Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Aug  1 18:35:47 2024
| Host         : BELSPC0027 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_timing_summary_routed.rpt -pb basys3_timing_summary_routed.pb -rpx basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks               2           
TIMING-17  Critical Warning  Non-clocked sequential cell                           2           
TIMING-18  Warning           Missing input or output delay                         4           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (20)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_100M_to_clk_1k/clk_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.669        0.000                      0                  210        0.000        0.000                      0                  210        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)                     Period(ns)      Frequency(MHz)
-----     ------------                     ----------      --------------
clk_100   {0.000 5.000}                    10.000          100.000         
  clk_1k  {0.000 125000000.000}            250000000.000   0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
clk_100                5.669           0.000                      0                   95           0.261           0.000                      0                   95           4.500           0.000                       0                    53  
  clk_1k       249999984.000           0.000                      0                   84           0.215           0.000                      0                   84   124999992.000           0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock             WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------             -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------  
clk_1k        clk_100                6.814           0.000                      0                    1           0.000           0.000                      0                    1  
clk_100       clk_1k         249990000.000           0.000                      0                   66           0.270           0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_100                     
(none)        clk_1k                      
(none)                      clk_100       
(none)                      clk_1k        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        5.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.932ns (24.865%)  route 2.816ns (75.135%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.563     5.084    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y42         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_100M_to_clk_4/counter_q_reg[0]/Q
                         net (fo=4, routed)           1.204     6.744    clk_100M_to_clk_4/counter_q[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150     6.894 r  clk_100M_to_clk_4/counter_q[25]_i_4/O
                         net (fo=1, routed)           0.718     7.612    clk_100M_to_clk_4/counter_q[25]_i_4_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.326     7.938 r  clk_100M_to_clk_4/counter_q[25]_i_1/O
                         net (fo=26, routed)          0.895     8.833    clk_100M_to_clk_4/p_0_in
    SLICE_X34Y47         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.445    14.786    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y47         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk_100M_to_clk_4/counter_q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.932ns (24.865%)  route 2.816ns (75.135%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.563     5.084    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y42         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_100M_to_clk_4/counter_q_reg[0]/Q
                         net (fo=4, routed)           1.204     6.744    clk_100M_to_clk_4/counter_q[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150     6.894 r  clk_100M_to_clk_4/counter_q[25]_i_4/O
                         net (fo=1, routed)           0.718     7.612    clk_100M_to_clk_4/counter_q[25]_i_4_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.326     7.938 r  clk_100M_to_clk_4/counter_q[25]_i_1/O
                         net (fo=26, routed)          0.895     8.833    clk_100M_to_clk_4/p_0_in
    SLICE_X34Y47         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.445    14.786    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y47         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk_100M_to_clk_4/counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.932ns (24.865%)  route 2.816ns (75.135%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.563     5.084    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y42         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_100M_to_clk_4/counter_q_reg[0]/Q
                         net (fo=4, routed)           1.204     6.744    clk_100M_to_clk_4/counter_q[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150     6.894 r  clk_100M_to_clk_4/counter_q[25]_i_4/O
                         net (fo=1, routed)           0.718     7.612    clk_100M_to_clk_4/counter_q[25]_i_4_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.326     7.938 r  clk_100M_to_clk_4/counter_q[25]_i_1/O
                         net (fo=26, routed)          0.895     8.833    clk_100M_to_clk_4/p_0_in
    SLICE_X34Y47         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.445    14.786    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y47         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk_100M_to_clk_4/counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.932ns (24.865%)  route 2.816ns (75.135%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.563     5.084    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y42         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_100M_to_clk_4/counter_q_reg[0]/Q
                         net (fo=4, routed)           1.204     6.744    clk_100M_to_clk_4/counter_q[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150     6.894 r  clk_100M_to_clk_4/counter_q[25]_i_4/O
                         net (fo=1, routed)           0.718     7.612    clk_100M_to_clk_4/counter_q[25]_i_4_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.326     7.938 r  clk_100M_to_clk_4/counter_q[25]_i_1/O
                         net (fo=26, routed)          0.895     8.833    clk_100M_to_clk_4/p_0_in
    SLICE_X34Y47         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.445    14.786    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y47         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk_100M_to_clk_4/counter_q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.932ns (25.818%)  route 2.678ns (74.182%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.563     5.084    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y42         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_100M_to_clk_4/counter_q_reg[0]/Q
                         net (fo=4, routed)           1.204     6.744    clk_100M_to_clk_4/counter_q[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150     6.894 r  clk_100M_to_clk_4/counter_q[25]_i_4/O
                         net (fo=1, routed)           0.718     7.612    clk_100M_to_clk_4/counter_q[25]_i_4_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.326     7.938 r  clk_100M_to_clk_4/counter_q[25]_i_1/O
                         net (fo=26, routed)          0.756     8.694    clk_100M_to_clk_4/p_0_in
    SLICE_X34Y46         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y46         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    clk_100M_to_clk_4/counter_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.932ns (25.818%)  route 2.678ns (74.182%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.563     5.084    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y42         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_100M_to_clk_4/counter_q_reg[0]/Q
                         net (fo=4, routed)           1.204     6.744    clk_100M_to_clk_4/counter_q[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150     6.894 r  clk_100M_to_clk_4/counter_q[25]_i_4/O
                         net (fo=1, routed)           0.718     7.612    clk_100M_to_clk_4/counter_q[25]_i_4_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.326     7.938 r  clk_100M_to_clk_4/counter_q[25]_i_1/O
                         net (fo=26, routed)          0.756     8.694    clk_100M_to_clk_4/p_0_in
    SLICE_X34Y46         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y46         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    clk_100M_to_clk_4/counter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.932ns (25.818%)  route 2.678ns (74.182%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.563     5.084    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y42         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_100M_to_clk_4/counter_q_reg[0]/Q
                         net (fo=4, routed)           1.204     6.744    clk_100M_to_clk_4/counter_q[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150     6.894 r  clk_100M_to_clk_4/counter_q[25]_i_4/O
                         net (fo=1, routed)           0.718     7.612    clk_100M_to_clk_4/counter_q[25]_i_4_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.326     7.938 r  clk_100M_to_clk_4/counter_q[25]_i_1/O
                         net (fo=26, routed)          0.756     8.694    clk_100M_to_clk_4/p_0_in
    SLICE_X34Y46         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y46         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    clk_100M_to_clk_4/counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.932ns (25.818%)  route 2.678ns (74.182%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.563     5.084    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y42         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_100M_to_clk_4/counter_q_reg[0]/Q
                         net (fo=4, routed)           1.204     6.744    clk_100M_to_clk_4/counter_q[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150     6.894 r  clk_100M_to_clk_4/counter_q[25]_i_4/O
                         net (fo=1, routed)           0.718     7.612    clk_100M_to_clk_4/counter_q[25]_i_4_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.326     7.938 r  clk_100M_to_clk_4/counter_q[25]_i_1/O
                         net (fo=26, routed)          0.756     8.694    clk_100M_to_clk_4/p_0_in
    SLICE_X34Y46         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y46         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    clk_100M_to_clk_4/counter_q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.932ns (26.220%)  route 2.623ns (73.780%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.563     5.084    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y42         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_100M_to_clk_4/counter_q_reg[0]/Q
                         net (fo=4, routed)           1.204     6.744    clk_100M_to_clk_4/counter_q[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150     6.894 r  clk_100M_to_clk_4/counter_q[25]_i_4/O
                         net (fo=1, routed)           0.718     7.612    clk_100M_to_clk_4/counter_q[25]_i_4_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.326     7.938 r  clk_100M_to_clk_4/counter_q[25]_i_1/O
                         net (fo=26, routed)          0.701     8.639    clk_100M_to_clk_4/p_0_in
    SLICE_X34Y48         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.445    14.786    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y48         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk_100M_to_clk_4/counter_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.932ns (26.896%)  route 2.533ns (73.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.563     5.084    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y42         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  clk_100M_to_clk_4/counter_q_reg[0]/Q
                         net (fo=4, routed)           1.204     6.744    clk_100M_to_clk_4/counter_q[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.150     6.894 r  clk_100M_to_clk_4/counter_q[25]_i_4/O
                         net (fo=1, routed)           0.718     7.612    clk_100M_to_clk_4/counter_q[25]_i_4_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I1_O)        0.326     7.938 r  clk_100M_to_clk_4/counter_q[25]_i_1/O
                         net (fo=26, routed)          0.612     8.549    clk_100M_to_clk_4/p_0_in
    SLICE_X34Y43         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y43         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    clk_100M_to_clk_4/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  5.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/clk_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.254ns (69.531%)  route 0.111ns (30.469%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y45         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_100M_to_clk_4/counter_q_reg[14]/Q
                         net (fo=3, routed)           0.060     1.669    clk_100M_to_clk_4/counter_q[14]
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.714 r  clk_100M_to_clk_4/clk_q_i_3/O
                         net (fo=1, routed)           0.051     1.765    clk_100M_to_clk_4/clk_q_i_3_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  clk_100M_to_clk_4/clk_q_i_1/O
                         net (fo=1, routed)           0.000     1.810    clk_100M_to_clk_4/clk_d
    SLICE_X35Y45         FDRE                                         r  clk_100M_to_clk_4/clk_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE                                         r  clk_100M_to_clk_4/clk_q_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.549    clk_100M_to_clk_4/clk_q_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X57Y28         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk_100M_to_clk_1k/counter_q_reg[4]/Q
                         net (fo=3, routed)           0.120     1.702    clk_100M_to_clk_1k/counter_q[4]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  clk_100M_to_clk_1k/counter_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    clk_100M_to_clk_1k/p_1_in[4]
    SLICE_X57Y28         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.952    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X57Y28         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[4]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.105     1.546    clk_100M_to_clk_1k/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.446    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y47         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_100M_to_clk_4/counter_q_reg[23]/Q
                         net (fo=4, routed)           0.127     1.737    clk_100M_to_clk_4/counter_q[23]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  clk_100M_to_clk_4/counter_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    clk_100M_to_clk_4/p_1_in[23]
    SLICE_X34Y47         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.959    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y47         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_100M_to_clk_4/counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (65.993%)  route 0.128ns (34.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.560     1.443    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X57Y30         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_100M_to_clk_1k/counter_q_reg[12]/Q
                         net (fo=3, routed)           0.128     1.712    clk_100M_to_clk_1k/counter_q[12]
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  clk_100M_to_clk_1k/counter_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    clk_100M_to_clk_1k/p_1_in[12]
    SLICE_X57Y30         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.954    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X57Y30         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[12]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_100M_to_clk_1k/counter_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.559     1.442    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X57Y29         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_100M_to_clk_1k/counter_q_reg[8]/Q
                         net (fo=3, routed)           0.131     1.715    clk_100M_to_clk_1k/counter_q[8]
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  clk_100M_to_clk_1k/counter_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    clk_100M_to_clk_1k/p_1_in[8]
    SLICE_X57Y29         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.953    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X57Y29         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[8]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y29         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_100M_to_clk_1k/counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_1k/counter_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_1k/counter_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.444    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X57Y31         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_100M_to_clk_1k/counter_q_reg[16]/Q
                         net (fo=3, routed)           0.131     1.717    clk_100M_to_clk_1k/counter_q[16]
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  clk_100M_to_clk_1k/counter_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    clk_100M_to_clk_1k/p_1_in[16]
    SLICE_X57Y31         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.955    clk_100M_to_clk_1k/clk_100M_i
    SLICE_X57Y31         FDRE                                         r  clk_100M_to_clk_1k/counter_q_reg[16]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X57Y31         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_100M_to_clk_1k/counter_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y43         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_100M_to_clk_4/counter_q_reg[7]/Q
                         net (fo=3, routed)           0.137     1.746    clk_100M_to_clk_4/counter_q[7]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.856 r  clk_100M_to_clk_4/counter_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    clk_100M_to_clk_4/p_1_in[7]
    SLICE_X34Y43         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y43         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_100M_to_clk_4/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y45         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_100M_to_clk_4/counter_q_reg[15]/Q
                         net (fo=4, routed)           0.138     1.747    clk_100M_to_clk_4/counter_q[15]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  clk_100M_to_clk_4/counter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    clk_100M_to_clk_4/p_1_in[15]
    SLICE_X34Y45         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y45         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_100M_to_clk_4/counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y44         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_100M_to_clk_4/counter_q_reg[11]/Q
                         net (fo=3, routed)           0.138     1.747    clk_100M_to_clk_4/counter_q[11]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  clk_100M_to_clk_4/counter_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    clk_100M_to_clk_4/p_1_in[11]
    SLICE_X34Y44         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y44         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_100M_to_clk_4/counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_4/counter_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100M_to_clk_4/counter_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.495%)  route 0.138ns (33.505%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y46         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_100M_to_clk_4/counter_q_reg[19]/Q
                         net (fo=3, routed)           0.138     1.747    clk_100M_to_clk_4/counter_q[19]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  clk_100M_to_clk_4/counter_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    clk_100M_to_clk_4/p_1_in[19]
    SLICE_X34Y46         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X34Y46         FDRE                                         r  clk_100M_to_clk_4/counter_q_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_100M_to_clk_4/counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y30   clk_100M_to_clk_1k/clk_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   clk_100M_to_clk_1k/counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31   clk_100M_to_clk_1k/counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31   clk_100M_to_clk_1k/counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31   clk_100M_to_clk_1k/counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31   clk_100M_to_clk_1k/counter_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   clk_100M_to_clk_1k/clk_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   clk_100M_to_clk_1k/clk_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   clk_100M_to_clk_1k/counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   clk_100M_to_clk_1k/counter_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   clk_100M_to_clk_1k/clk_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   clk_100M_to_clk_1k/clk_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   clk_100M_to_clk_1k/counter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   clk_100M_to_clk_1k/counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   clk_100M_to_clk_1k/counter_q_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_1k
  To Clock:  clk_1k

Setup :            0  Failing Endpoints,  Worst Slack 249999984.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 124999992.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             249999984.000ns  (required time - arrival time)
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250000000.000ns  (clk_1k rise@250000000.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.138ns (19.441%)  route 4.715ns (80.559%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    7.896ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.559     7.896    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     8.414 r  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.830     9.244    stop_it/timerVal[0]
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.368 r  stop_it/led_shifter_i_2/O
                         net (fo=16, routed)          1.068    10.436    stop_it/led_shifter/off_i
    SLICE_X50Y32         LUT2 (Prop_lut2_I1_O)        0.124    10.560 f  stop_it/led_shifter/leds_o[2]_INST_0/O
                         net (fo=2, routed)           0.951    11.511    stop_it/leds_o[2]
    SLICE_X51Y31         LUT4 (Prop_lut4_I3_O)        0.124    11.635 f  stop_it/led_shifter_i_6/O
                         net (fo=1, routed)           0.520    12.155    stop_it/led_shifter_i_6_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I1_O)        0.124    12.279 f  stop_it/led_shifter_i_4/O
                         net (fo=5, routed)           1.346    13.625    stop_it/led_shifter_i_4_n_0
    SLICE_X54Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.749 r  stop_it/FSM_onehot_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.749    stop_it/FSM_onehot_state_q[0]_i_1_n_0
    SLICE_X54Y31         FDSE                                         r  stop_it/FSM_onehot_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.442 250000000.000    stop_it/clk_4_i
    SLICE_X54Y31         FDSE                                         r  stop_it/FSM_onehot_state_q_reg[0]/C
                         clock pessimism              0.567 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X54Y31         FDSE (Setup_fdse_C_D)        0.081 250000000.000    stop_it/FSM_onehot_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                         -13.749    
  -------------------------------------------------------------------
                         slack                              249999984.000    

Slack (MET) :             249999984.000ns  (required time - arrival time)
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250000000.000ns  (clk_1k rise@250000000.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.138ns (20.479%)  route 4.419ns (79.521%))
  Logic Levels:           5  (LUT2=2 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    7.896ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.559     7.896    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     8.414 f  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.830     9.244    stop_it/timerVal[0]
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.368 f  stop_it/led_shifter_i_2/O
                         net (fo=16, routed)          1.068    10.436    stop_it/led_shifter/off_i
    SLICE_X50Y32         LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  stop_it/led_shifter/leds_o[2]_INST_0/O
                         net (fo=2, routed)           0.951    11.511    stop_it/leds_o[2]
    SLICE_X51Y31         LUT4 (Prop_lut4_I3_O)        0.124    11.635 r  stop_it/led_shifter_i_6/O
                         net (fo=1, routed)           0.520    12.155    stop_it/led_shifter_i_6_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I1_O)        0.124    12.279 r  stop_it/led_shifter_i_4/O
                         net (fo=5, routed)           1.049    13.329    stop_it/led_shifter_i_4_n_0
    SLICE_X52Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.453 r  stop_it/FSM_onehot_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.453    stop_it/FSM_onehot_state_q[1]_i_1_n_0
    SLICE_X52Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.442 250000000.000    stop_it/clk_4_i
    SLICE_X52Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[1]/C
                         clock pessimism              0.553 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X52Y31         FDRE (Setup_fdre_C_D)        0.077 250000000.000    stop_it/FSM_onehot_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                         -13.453    
  -------------------------------------------------------------------
                         slack                              249999984.000    

Slack (MET) :             249999984.000ns  (required time - arrival time)
  Source:                 stop_it/lfsr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250000000.000ns  (clk_1k rise@250000000.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.890ns (29.266%)  route 2.151ns (70.734%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    7.900ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.563     7.900    stop_it/lfsr/clk_i
    SLICE_X56Y33         FDRE                                         r  stop_it/lfsr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.518     8.418 r  stop_it/lfsr/state_reg[3]/Q
                         net (fo=3, routed)           0.869     9.286    stop_it/digit2_o[3]
    SLICE_X56Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.410 r  stop_it/FSM_onehot_state_q[3]_i_3/O
                         net (fo=1, routed)           0.818    10.229    stop_it/FSM_onehot_state_q[3]_i_3_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.353 r  stop_it/FSM_onehot_state_q[3]_i_2/O
                         net (fo=2, routed)           0.464    10.817    stop_it/FSM_onehot_state_q[3]_i_2_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.941 r  stop_it/FSM_onehot_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.941    stop_it/FSM_onehot_state_q[2]_i_1_n_0
    SLICE_X54Y32         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.444 250000000.000    stop_it/clk_4_i
    SLICE_X54Y32         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[2]/C
                         clock pessimism              0.553 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)        0.077 250000000.000    stop_it/FSM_onehot_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                              249999984.000    

Slack (MET) :             249999984.000ns  (required time - arrival time)
  Source:                 stop_it/lfsr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250000000.000ns  (clk_1k rise@250000000.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.890ns (27.977%)  route 2.291ns (72.023%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    7.900ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.563     7.900    stop_it/lfsr/clk_i
    SLICE_X56Y33         FDRE                                         r  stop_it/lfsr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.518     8.418 r  stop_it/lfsr/state_reg[3]/Q
                         net (fo=3, routed)           0.869     9.286    stop_it/digit2_o[3]
    SLICE_X56Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.410 f  stop_it/FSM_onehot_state_q[3]_i_3/O
                         net (fo=1, routed)           0.818    10.229    stop_it/FSM_onehot_state_q[3]_i_3_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.353 f  stop_it/FSM_onehot_state_q[3]_i_2/O
                         net (fo=2, routed)           0.604    10.957    stop_it/FSM_onehot_state_q[3]_i_2_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I0_O)        0.124    11.081 r  stop_it/FSM_onehot_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.081    stop_it/FSM_onehot_state_q[3]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.442 250000000.000    stop_it/clk_4_i
    SLICE_X54Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[3]/C
                         clock pessimism              0.553 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X54Y31         FDRE (Setup_fdre_C_D)        0.077 250000000.000    stop_it/FSM_onehot_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                         -11.081    
  -------------------------------------------------------------------
                         slack                              249999984.000    

Slack (MET) :             249999984.000ns  (required time - arrival time)
  Source:                 stop_it/time_counter/state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250000000.000ns  (clk_1k rise@250000000.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.897ns (39.882%)  route 1.352ns (60.118%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.305ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    7.896ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.559     7.896    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.478     8.374 f  stop_it/time_counter/state_q_reg[2]/Q
                         net (fo=5, routed)           0.675     9.049    stop_it/timerVal[2]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.295     9.344 f  stop_it/FSM_onehot_state_q[5]_i_3/O
                         net (fo=2, routed)           0.677    10.021    stop_it/FSM_onehot_state_q[5]_i_3_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.145 r  stop_it/FSM_onehot_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.145    stop_it/FSM_onehot_state_q[4]_i_1_n_0
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.441 250000000.000    stop_it/clk_4_i
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/C
                         clock pessimism              0.569 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X55Y30         FDRE (Setup_fdre_C_D)        0.029 250000000.000    stop_it/FSM_onehot_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                              249999984.000    

Slack (MET) :             249999984.000ns  (required time - arrival time)
  Source:                 stop_it/time_counter/state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250000000.000ns  (clk_1k rise@250000000.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.897ns (20.174%)  route 3.549ns (79.826%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.305ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    7.896ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.559     7.896    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.478     8.374 r  stop_it/time_counter/state_q_reg[2]/Q
                         net (fo=5, routed)           0.675     9.049    stop_it/timerVal[2]
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.295     9.344 r  stop_it/FSM_onehot_state_q[5]_i_3/O
                         net (fo=2, routed)           0.793    10.137    stop_it/FSM_onehot_state_q[5]_i_3_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.261 r  stop_it/FSM_onehot_state_q[5]_i_2/O
                         net (fo=2, routed)           2.081    12.342    stop_it/FSM_onehot_state_q[5]_i_2_n_0
    SLICE_X55Y29         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.441 250000000.000    stop_it/clk_4_i
    SLICE_X55Y29         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[5]/C
                         clock pessimism              0.567 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)       -0.067 250000000.000    stop_it/FSM_onehot_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                              249999984.000    

Slack (MET) :             249999984.000ns  (required time - arrival time)
  Source:                 stop_it/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/game_counter/state_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250000000.000ns  (clk_1k rise@250000000.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.580ns (19.464%)  route 2.400ns (80.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    7.896ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.559     7.896    stop_it/clk_4_i
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     8.352 r  stop_it/FSM_onehot_state_q_reg[4]/Q
                         net (fo=9, routed)           0.905     9.256    stop_it/p_2_in
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.380 r  stop_it/game_counter_i_2/O
                         net (fo=5, routed)           1.495    10.876    stop_it/game_counter/en_i
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.444 250000000.000    stop_it/game_counter/clk_4_i
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[0]/C
                         clock pessimism              0.567 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X55Y32         FDSE (Setup_fdse_C_CE)      -0.205 250000000.000    stop_it/game_counter/state_q_reg[0]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                              249999984.000    

Slack (MET) :             249999984.000ns  (required time - arrival time)
  Source:                 stop_it/game_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/game_counter/state_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250000000.000ns  (clk_1k rise@250000000.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.580ns (45.689%)  route 0.689ns (54.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    7.899ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.562     7.899    stop_it/game_counter/clk_4_i
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDSE (Prop_fdse_C_Q)         0.456     8.355 f  stop_it/game_counter/state_q_reg[0]/Q
                         net (fo=7, routed)           0.689     9.044    stop_it/game_counter/count_o[0]
    SLICE_X55Y32         LUT1 (Prop_lut1_I0_O)        0.124     9.168 r  stop_it/game_counter/state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     9.168    stop_it/game_counter/state_q0[0]
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.444 250000000.000    stop_it/game_counter/clk_4_i
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[0]/C
                         clock pessimism              0.591 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X55Y32         FDSE (Setup_fdse_C_D)        0.031 250000000.000    stop_it/game_counter/state_q_reg[0]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                              249999984.000    

Slack (MET) :             249999984.000ns  (required time - arrival time)
  Source:                 stop_it/FSM_onehot_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/game_counter/state_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250000000.000ns  (clk_1k rise@250000000.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.580ns (27.543%)  route 1.526ns (72.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    7.895ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.558     7.895    stop_it/clk_4_i
    SLICE_X55Y29         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     8.351 f  stop_it/FSM_onehot_state_q_reg[5]/Q
                         net (fo=6, routed)           0.994     9.344    stop_it/p_3_in
    SLICE_X55Y31         LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  stop_it/game_counter_i_1/O
                         net (fo=5, routed)           0.532    10.001    stop_it/game_counter/clear
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.444 250000000.000    stop_it/game_counter/clk_4_i
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[0]/C
                         clock pessimism              0.567 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X55Y32         FDSE (Setup_fdse_C_S)       -0.429 250000000.000    stop_it/game_counter/state_q_reg[0]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                              249999984.000    

Slack (MET) :             249999984.000ns  (required time - arrival time)
  Source:                 stop_it/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/game_counter/state_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250000000.000ns  (clk_1k rise@250000000.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.580ns (19.464%)  route 2.400ns (80.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    7.896ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.559     7.896    stop_it/clk_4_i
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456     8.352 r  stop_it/FSM_onehot_state_q_reg[4]/Q
                         net (fo=9, routed)           0.905     9.256    stop_it/p_2_in
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.380 r  stop_it/game_counter_i_2/O
                         net (fo=5, routed)           1.495    10.876    stop_it/game_counter/en_i
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.444 250000000.000    stop_it/game_counter/clk_4_i
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[1]/C
                         clock pessimism              0.567 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X55Y32         FDSE (Setup_fdse_C_CE)      -0.205 250000000.000    stop_it/game_counter/state_q_reg[1]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                              249999984.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 stop_it/lfsr/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/lfsr/state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.561     2.438    stop_it/lfsr/clk_i
    SLICE_X56Y31         FDRE                                         r  stop_it/lfsr/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.164     2.602 r  stop_it/lfsr/state_reg[6]/Q
                         net (fo=2, routed)           0.127     2.728    stop_it/lfsr/state[6]
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.045     2.773 r  stop_it/lfsr/state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.773    stop_it/lfsr/p_0_out[0]
    SLICE_X56Y31         FDSE                                         r  stop_it/lfsr/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.828     3.289    stop_it/lfsr/clk_i
    SLICE_X56Y31         FDSE                                         r  stop_it/lfsr/state_reg[0]/C
                         clock pessimism             -0.851     2.438    
    SLICE_X56Y31         FDSE (Hold_fdse_C_D)         0.121     2.559    stop_it/lfsr/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 stop_it/lfsr/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/lfsr/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.986%)  route 0.140ns (46.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.563     2.440    stop_it/lfsr/clk_i
    SLICE_X56Y33         FDRE                                         r  stop_it/lfsr/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.164     2.604 r  stop_it/lfsr/state_reg[4]/Q
                         net (fo=3, routed)           0.140     2.744    stop_it/lfsr/rand_o[4]
    SLICE_X57Y33         FDRE                                         r  stop_it/lfsr/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.830     3.291    stop_it/lfsr/clk_i
    SLICE_X57Y33         FDRE                                         r  stop_it/lfsr/state_reg[5]/C
                         clock pessimism             -0.838     2.453    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.070     2.523    stop_it/lfsr/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 stop_it/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.770%)  route 0.142ns (43.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.558     2.435    stop_it/clk_4_i
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     2.576 r  stop_it/FSM_onehot_state_q_reg[4]/Q
                         net (fo=9, routed)           0.142     2.717    stop_it/p_2_in
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.045     2.762 r  stop_it/FSM_onehot_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.762    stop_it/FSM_onehot_state_q[4]_i_1_n_0
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.827     3.288    stop_it/clk_4_i
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/C
                         clock pessimism             -0.853     2.435    
    SLICE_X55Y30         FDRE (Hold_fdre_C_D)         0.091     2.526    stop_it/FSM_onehot_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 stop_it/lfsr/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/lfsr/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.971%)  route 0.195ns (58.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.559     2.436    stop_it/lfsr/clk_i
    SLICE_X55Y31         FDRE                                         r  stop_it/lfsr/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141     2.577 r  stop_it/lfsr/state_reg[2]/Q
                         net (fo=3, routed)           0.195     2.772    stop_it/lfsr/rand_o[2]
    SLICE_X56Y33         FDRE                                         r  stop_it/lfsr/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.830     3.291    stop_it/lfsr/clk_i
    SLICE_X56Y33         FDRE                                         r  stop_it/lfsr/state_reg[3]/C
                         clock pessimism             -0.818     2.473    
    SLICE_X56Y33         FDRE (Hold_fdre_C_D)         0.059     2.532    stop_it/lfsr/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 stop_it/lfsr/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/lfsr/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.096%)  route 0.179ns (55.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.837ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.563     2.440    stop_it/lfsr/clk_i
    SLICE_X57Y33         FDRE                                         r  stop_it/lfsr/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     2.581 r  stop_it/lfsr/state_reg[5]/Q
                         net (fo=2, routed)           0.179     2.760    stop_it/lfsr/state[5]
    SLICE_X56Y31         FDRE                                         r  stop_it/lfsr/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.828     3.289    stop_it/lfsr/clk_i
    SLICE_X56Y31         FDRE                                         r  stop_it/lfsr/state_reg[6]/C
                         clock pessimism             -0.837     2.452    
    SLICE_X56Y31         FDRE (Hold_fdre_C_D)         0.063     2.515    stop_it/lfsr/state_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 stop_it/game_counter/state_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/game_counter/state_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.187ns (45.493%)  route 0.224ns (54.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.560     2.437    stop_it/game_counter/clk_4_i
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDSE (Prop_fdse_C_Q)         0.141     2.578 r  stop_it/game_counter/state_q_reg[1]/Q
                         net (fo=6, routed)           0.224     2.802    stop_it/game_counter/count_o[1]
    SLICE_X56Y32         LUT5 (Prop_lut5_I1_O)        0.046     2.848 r  stop_it/game_counter/state_q[4]_i_2/O
                         net (fo=1, routed)           0.000     2.848    stop_it/game_counter/state_q[4]_i_2_n_0
    SLICE_X56Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.829     3.290    stop_it/game_counter/clk_4_i
    SLICE_X56Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[4]/C
                         clock pessimism             -0.818     2.472    
    SLICE_X56Y32         FDSE (Hold_fdse_C_D)         0.131     2.603    stop_it/game_counter/state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 stop_it/lfsr/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/lfsr/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.996%)  route 0.193ns (54.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.561     2.438    stop_it/lfsr/clk_i
    SLICE_X56Y31         FDRE                                         r  stop_it/lfsr/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.164     2.602 r  stop_it/lfsr/state_reg[1]/Q
                         net (fo=3, routed)           0.193     2.794    stop_it/lfsr/rand_o[1]
    SLICE_X55Y31         FDRE                                         r  stop_it/lfsr/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.828     3.289    stop_it/lfsr/clk_i
    SLICE_X55Y31         FDRE                                         r  stop_it/lfsr/state_reg[2]/C
                         clock pessimism             -0.818     2.471    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.070     2.541    stop_it/lfsr/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 stop_it/game_counter/state_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/game_counter/state_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.360%)  route 0.224ns (54.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.560     2.437    stop_it/game_counter/clk_4_i
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDSE (Prop_fdse_C_Q)         0.141     2.578 r  stop_it/game_counter/state_q_reg[1]/Q
                         net (fo=6, routed)           0.224     2.802    stop_it/game_counter/count_o[1]
    SLICE_X56Y32         LUT4 (Prop_lut4_I2_O)        0.045     2.847 r  stop_it/game_counter/state_q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.847    stop_it/game_counter/state_q[3]_i_1_n_0
    SLICE_X56Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.829     3.290    stop_it/game_counter/clk_4_i
    SLICE_X56Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[3]/C
                         clock pessimism             -0.818     2.472    
    SLICE_X56Y32         FDSE (Hold_fdse_C_D)         0.120     2.592    stop_it/game_counter/state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 stop_it/FSM_onehot_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.326%)  route 0.190ns (47.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.560     2.437    stop_it/clk_4_i
    SLICE_X54Y32         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.164     2.601 r  stop_it/FSM_onehot_state_q_reg[2]/Q
                         net (fo=10, routed)          0.190     2.791    stop_it/FSM_onehot_state_q_reg_n_0_[2]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.836 r  stop_it/FSM_onehot_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.836    stop_it/FSM_onehot_state_q[0]_i_1_n_0
    SLICE_X54Y31         FDSE                                         r  stop_it/FSM_onehot_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.828     3.289    stop_it/clk_4_i
    SLICE_X54Y31         FDSE                                         r  stop_it/FSM_onehot_state_q_reg[0]/C
                         clock pessimism             -0.839     2.450    
    SLICE_X54Y31         FDSE (Hold_fdse_C_D)         0.121     2.571    stop_it/FSM_onehot_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 stop_it/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.196%)  route 0.217ns (53.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.558     2.435    stop_it/clk_4_i
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     2.576 r  stop_it/FSM_onehot_state_q_reg[4]/Q
                         net (fo=9, routed)           0.217     2.792    stop_it/p_2_in
    SLICE_X54Y31         LUT5 (Prop_lut5_I2_O)        0.045     2.837 r  stop_it/FSM_onehot_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.837    stop_it/FSM_onehot_state_q[3]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.828     3.289    stop_it/clk_4_i
    SLICE_X54Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[3]/C
                         clock pessimism             -0.839     2.450    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.120     2.570    stop_it/FSM_onehot_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1k
Waveform(ns):       { 0.000 125000000.000 }
Period(ns):         250000000.000
Sources:            { clk_100M_to_clk_4/clk_4_o }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)     Slack(ns)      Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         250000000.000  250000000.000  SLICE_X54Y31  stop_it/FSM_onehot_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         250000000.000  250000000.000  SLICE_X52Y31  stop_it/FSM_onehot_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         250000000.000  250000000.000  SLICE_X54Y32  stop_it/FSM_onehot_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         250000000.000  250000000.000  SLICE_X54Y31  stop_it/FSM_onehot_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         250000000.000  250000000.000  SLICE_X55Y30  stop_it/FSM_onehot_state_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         250000000.000  250000000.000  SLICE_X55Y29  stop_it/FSM_onehot_state_q_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         250000000.000  250000000.000  SLICE_X55Y32  stop_it/game_counter/state_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         250000000.000  250000000.000  SLICE_X55Y32  stop_it/game_counter/state_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         250000000.000  250000000.000  SLICE_X55Y32  stop_it/game_counter/state_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         250000000.000  250000000.000  SLICE_X56Y32  stop_it/game_counter/state_q_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         125000000.000  125000000.000  SLICE_X54Y31  stop_it/FSM_onehot_state_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         125000000.000  125000000.000  SLICE_X54Y31  stop_it/FSM_onehot_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         125000000.000  125000000.000  SLICE_X52Y31  stop_it/FSM_onehot_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         125000000.000  125000000.000  SLICE_X52Y31  stop_it/FSM_onehot_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         125000000.000  125000000.000  SLICE_X54Y32  stop_it/FSM_onehot_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         125000000.000  125000000.000  SLICE_X54Y32  stop_it/FSM_onehot_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         125000000.000  125000000.000  SLICE_X54Y31  stop_it/FSM_onehot_state_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         125000000.000  125000000.000  SLICE_X54Y31  stop_it/FSM_onehot_state_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         125000000.000  125000000.000  SLICE_X55Y30  stop_it/FSM_onehot_state_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         125000000.000  125000000.000  SLICE_X55Y30  stop_it/FSM_onehot_state_q_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         124999992.549  124999992.549  SLICE_X54Y31  stop_it/FSM_onehot_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         124999992.549  124999992.549  SLICE_X52Y31  stop_it/FSM_onehot_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         124999992.549  124999992.549  SLICE_X54Y32  stop_it/FSM_onehot_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         124999992.549  124999992.549  SLICE_X54Y31  stop_it/FSM_onehot_state_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         124999992.549  124999992.549  SLICE_X55Y30  stop_it/FSM_onehot_state_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         124999992.549  124999992.549  SLICE_X55Y29  stop_it/FSM_onehot_state_q_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         124999992.549  124999992.549  SLICE_X55Y32  stop_it/game_counter/state_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         124999992.549  124999992.549  SLICE_X55Y32  stop_it/game_counter/state_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         124999992.549  124999992.549  SLICE_X55Y32  stop_it/game_counter/state_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         124999992.549  124999992.549  SLICE_X56Y32  stop_it/game_counter/state_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_1k
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        6.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                            (clock source 'clk_1k'  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            synchronizer/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_1k rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.000ns (0.000%)  route 1.746ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.746     8.082    synchronizer/clk_target_i
    SLICE_X50Y30         FDRE                                         r  synchronizer/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.441    14.782    synchronizer/clk_sample_i
    SLICE_X50Y30         FDRE                                         r  synchronizer/clk_target_q1_reg/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X50Y30         FDRE (Setup_fdre_C_D)       -0.031    14.896    synchronizer/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  6.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                            (clock source 'clk_1k'  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            synchronizer/clk_target_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@125000000.000ns - clk_1k fall@125000000.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 1.590ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 125000008.000 - 125000000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 125000000.000 - 125000000.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k fall edge) 125000000.000 125000000.000 f  
    W5                                                0.000 125000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 125000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 125000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 125000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 125000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 125000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 125000000.000 f  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 125000000.000    clk_100M_to_clk_4/clk_4_o
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 125000000.000 f  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.590 125000000.000    synchronizer/clk_target_i
    SLICE_X50Y30         FDRE                                         f  synchronizer/clk_target_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)125000000.000 125000000.000 r  
    W5                                                0.000 125000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 125000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458 125000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967 125000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 125000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.559 125000000.000    synchronizer/clk_sample_i
    SLICE_X50Y30         FDRE                                         r  synchronizer/clk_target_q1_reg/C
                         clock pessimism             -0.180 125000000.000    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.243 125000000.000    synchronizer/clk_target_q1_reg
  -------------------------------------------------------------------
                         required time                      -125000000.000    
                         arrival time                       125000000.000    
  -------------------------------------------------------------------
                         slack                                  0.000    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_1k

Setup :            0  Failing Endpoints,  Worst Slack 249990000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             249990000.000ns  (required time - arrival time)
  Source:                 synchronizer/sync_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            249990016.000ns  (clk_1k rise@250000000.000ns - clk_100 rise@9990.000ns)
  Data Path Delay:        4.379ns  (logic 0.642ns (14.660%)  route 3.737ns (85.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 9995.079 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.558  9995.079    synchronizer/clk_sample_i
    SLICE_X54Y29         FDRE                                         r  synchronizer/sync_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518  9995.597 f  synchronizer/sync_data_q_reg[3]/Q
                         net (fo=2, routed)           3.737  9999.334    stop_it/go_i
    SLICE_X54Y31         LUT6 (Prop_lut6_I1_O)        0.124  9999.458 r  stop_it/FSM_onehot_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000  9999.458    stop_it/FSM_onehot_state_q[0]_i_1_n_0
    SLICE_X54Y31         FDSE                                         r  stop_it/FSM_onehot_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.442 250000000.000    stop_it/clk_4_i
    SLICE_X54Y31         FDSE                                         r  stop_it/FSM_onehot_state_q_reg[0]/C
                         clock pessimism              0.180 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X54Y31         FDSE (Setup_fdse_C_D)        0.081 250000000.000    stop_it/FSM_onehot_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                       -9999.459    
  -------------------------------------------------------------------
                         slack                              249990000.000    

Slack (MET) :             249990000.000ns  (required time - arrival time)
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            249990016.000ns  (clk_1k rise@250000000.000ns - clk_100 rise@9990.000ns)
  Data Path Delay:        4.750ns  (logic 0.456ns (9.600%)  route 4.294ns (90.400%))
  Logic Levels:           0  
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 9995.079 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.558  9995.079    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456  9995.535 r  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          4.294  9999.829    stop_it/FSM_onehot_state_q[5]_i_1_n_0
    SLICE_X54Y31         FDSE                                         r  stop_it/FSM_onehot_state_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.442 250000000.000    stop_it/clk_4_i
    SLICE_X54Y31         FDSE                                         r  stop_it/FSM_onehot_state_q_reg[0]/C
                         clock pessimism              0.180 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X54Y31         FDSE (Setup_fdse_C_S)       -0.524 250000000.000    stop_it/FSM_onehot_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                       -9999.830    
  -------------------------------------------------------------------
                         slack                              249990000.000    

Slack (MET) :             249990000.000ns  (required time - arrival time)
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            249990016.000ns  (clk_1k rise@250000000.000ns - clk_100 rise@9990.000ns)
  Data Path Delay:        4.424ns  (logic 0.456ns (10.308%)  route 3.968ns (89.692%))
  Logic Levels:           0  
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 9995.079 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.558  9995.079    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456  9995.535 r  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          3.968  9999.503    stop_it/FSM_onehot_state_q[5]_i_1_n_0
    SLICE_X52Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.442 250000000.000    stop_it/clk_4_i
    SLICE_X52Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[1]/C
                         clock pessimism              0.180 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X52Y31         FDRE (Setup_fdre_C_R)       -0.524 250000000.000    stop_it/FSM_onehot_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                       -9999.503    
  -------------------------------------------------------------------
                         slack                              249990000.000    

Slack (MET) :             249990000.000ns  (required time - arrival time)
  Source:                 synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            249990016.000ns  (clk_1k rise@250000000.000ns - clk_100 rise@9990.000ns)
  Data Path Delay:        5.034ns  (logic 0.580ns (11.522%)  route 4.454ns (88.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    5.080ns = ( 9995.080 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.559  9995.080    synchronizer/clk_sample_i
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.456  9995.536 r  synchronizer/sync_data_q_reg[2]/Q
                         net (fo=5, routed)           4.454  9999.990    stop_it/stop_i
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.124 10000.114 r  stop_it/FSM_onehot_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000 10000.114    stop_it/FSM_onehot_state_q[2]_i_1_n_0
    SLICE_X54Y32         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.444 250000000.000    stop_it/clk_4_i
    SLICE_X54Y32         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[2]/C
                         clock pessimism              0.180 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)        0.077 250000000.000    stop_it/FSM_onehot_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                       -10000.114    
  -------------------------------------------------------------------
                         slack                              249990000.000    

Slack (MET) :             249990000.000ns  (required time - arrival time)
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            249990016.000ns  (clk_1k rise@250000000.000ns - clk_100 rise@9990.000ns)
  Data Path Delay:        4.889ns  (logic 0.456ns (9.328%)  route 4.433ns (90.672%))
  Logic Levels:           0  
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 9995.079 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.558  9995.079    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456  9995.535 r  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          4.433  9999.968    stop_it/FSM_onehot_state_q[5]_i_1_n_0
    SLICE_X54Y32         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.444 250000000.000    stop_it/clk_4_i
    SLICE_X54Y32         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[2]/C
                         clock pessimism              0.180 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X54Y32         FDRE (Setup_fdre_C_R)       -0.524 250000000.000    stop_it/FSM_onehot_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                       -9999.968    
  -------------------------------------------------------------------
                         slack                              249990000.000    

Slack (MET) :             249990000.000ns  (required time - arrival time)
  Source:                 synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            249990016.000ns  (clk_1k rise@250000000.000ns - clk_100 rise@9990.000ns)
  Data Path Delay:        5.067ns  (logic 0.580ns (11.448%)  route 4.487ns (88.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    5.080ns = ( 9995.080 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.559  9995.080    synchronizer/clk_sample_i
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.456  9995.536 r  synchronizer/sync_data_q_reg[2]/Q
                         net (fo=5, routed)           4.487 10000.022    stop_it/stop_i
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.124 10000.146 r  stop_it/FSM_onehot_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000 10000.146    stop_it/FSM_onehot_state_q[3]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.442 250000000.000    stop_it/clk_4_i
    SLICE_X54Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[3]/C
                         clock pessimism              0.180 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X54Y31         FDRE (Setup_fdre_C_D)        0.077 250000000.000    stop_it/FSM_onehot_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                       -10000.147    
  -------------------------------------------------------------------
                         slack                              249990000.000    

Slack (MET) :             249990000.000ns  (required time - arrival time)
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            249990016.000ns  (clk_1k rise@250000000.000ns - clk_100 rise@9990.000ns)
  Data Path Delay:        4.750ns  (logic 0.456ns (9.600%)  route 4.294ns (90.400%))
  Logic Levels:           0  
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 9995.079 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.558  9995.079    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456  9995.535 r  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          4.294  9999.829    stop_it/FSM_onehot_state_q[5]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.442 250000000.000    stop_it/clk_4_i
    SLICE_X54Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[3]/C
                         clock pessimism              0.180 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524 250000000.000    stop_it/FSM_onehot_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                       -9999.830    
  -------------------------------------------------------------------
                         slack                              249990000.000    

Slack (MET) :             249990000.000ns  (required time - arrival time)
  Source:                 synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            249990016.000ns  (clk_1k rise@250000000.000ns - clk_100 rise@9990.000ns)
  Data Path Delay:        4.911ns  (logic 0.580ns (11.811%)  route 4.331ns (88.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.305ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    5.080ns = ( 9995.080 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.559  9995.080    synchronizer/clk_sample_i
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.456  9995.536 f  synchronizer/sync_data_q_reg[2]/Q
                         net (fo=5, routed)           4.331  9999.867    stop_it/stop_i
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124  9999.991 r  stop_it/FSM_onehot_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000  9999.991    stop_it/FSM_onehot_state_q[4]_i_1_n_0
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.441 250000000.000    stop_it/clk_4_i
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/C
                         clock pessimism              0.180 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X55Y30         FDRE (Setup_fdre_C_D)        0.029 250000000.000    stop_it/FSM_onehot_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                       -9999.990    
  -------------------------------------------------------------------
                         slack                              249990000.000    

Slack (MET) :             249990000.000ns  (required time - arrival time)
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            249990016.000ns  (clk_1k rise@250000000.000ns - clk_100 rise@9990.000ns)
  Data Path Delay:        4.585ns  (logic 0.456ns (9.946%)  route 4.129ns (90.054%))
  Logic Levels:           0  
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.305ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 9995.079 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.558  9995.079    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456  9995.535 r  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          4.129  9999.664    stop_it/FSM_onehot_state_q[5]_i_1_n_0
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.441 250000000.000    stop_it/clk_4_i
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/C
                         clock pessimism              0.180 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X55Y30         FDRE (Setup_fdre_C_R)       -0.429 250000000.000    stop_it/FSM_onehot_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                       -9999.664    
  -------------------------------------------------------------------
                         slack                              249990000.000    

Slack (MET) :             249990000.000ns  (required time - arrival time)
  Source:                 synchronizer/sync_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            249990016.000ns  (clk_1k rise@250000000.000ns - clk_100 rise@9990.000ns)
  Data Path Delay:        5.803ns  (logic 0.642ns (11.063%)  route 5.161ns (88.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.305ns = ( 250000000.000 - 250000000.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 9995.079 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge) 9990.000  9990.000 r  
    W5                                                0.000  9990.000 r  clk_100 (IN)
                         net (fo=0)                   0.000  9990.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458  9991.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967  9993.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  9993.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.558  9995.079    synchronizer/clk_sample_i
    SLICE_X54Y29         FDRE                                         r  synchronizer/sync_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.518  9995.597 r  synchronizer/sync_data_q_reg[3]/Q
                         net (fo=2, routed)           3.080  9998.677    stop_it/go_i
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124  9998.801 r  stop_it/FSM_onehot_state_q[5]_i_2/O
                         net (fo=2, routed)           2.081 10000.882    stop_it/FSM_onehot_state_q[5]_i_2_n_0
    SLICE_X55Y29         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge) 250000000.000 250000000.000 r  
    W5                                                0.000 250000000.000 r  clk_100 (IN)
                         net (fo=0)                   0.000 250000000.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388 250000000.000 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862 250000000.000    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444 250000000.000    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367 250000000.000 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620 250000000.000    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 250000000.000 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.441 250000000.000    stop_it/clk_4_i
    SLICE_X55Y29         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[5]/C
                         clock pessimism              0.180 250000000.000    
                         clock uncertainty           -0.035 250000000.000    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)       -0.067 250000000.000    stop_it/FSM_onehot_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                      250000000.000    
                         arrival time                       -10000.883    
  -------------------------------------------------------------------
                         slack                              249990000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/led_shifter/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.141ns (7.598%)  route 1.715ns (92.402%))
  Logic Levels:           0  
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          1.715     3.297    stop_it/led_shifter/rst_ni
    SLICE_X51Y31         FDRE                                         r  stop_it/led_shifter/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.828     3.289    stop_it/led_shifter/clk_i
    SLICE_X51Y31         FDRE                                         r  stop_it/led_shifter/state_reg[3]/C
                         clock pessimism             -0.244     3.045    
    SLICE_X51Y31         FDRE (Hold_fdre_C_R)        -0.018     3.027    stop_it/led_shifter/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.186ns (9.457%)  route 1.781ns (90.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    synchronizer/clk_sample_i
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  synchronizer/sync_data_q_reg[2]/Q
                         net (fo=5, routed)           1.781     3.363    stop_it/stop_i
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.045     3.408 r  stop_it/FSM_onehot_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000     3.408    stop_it/FSM_onehot_state_q[4]_i_1_n_0
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.827     3.288    stop_it/clk_4_i
    SLICE_X55Y30         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[4]/C
                         clock pessimism             -0.244     3.044    
    SLICE_X55Y30         FDRE (Hold_fdre_C_D)         0.091     3.135    stop_it/FSM_onehot_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.186ns (9.133%)  route 1.851ns (90.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    synchronizer/clk_sample_i
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  synchronizer/sync_data_q_reg[2]/Q
                         net (fo=5, routed)           1.851     3.433    stop_it/stop_i
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.045     3.478 r  stop_it/FSM_onehot_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000     3.478    stop_it/FSM_onehot_state_q[3]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.828     3.289    stop_it/clk_4_i
    SLICE_X54Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[3]/C
                         clock pessimism             -0.244     3.045    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.120     3.165    stop_it/FSM_onehot_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.165    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 synchronizer/sync_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.209ns (10.239%)  route 1.832ns (89.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.557     1.440    synchronizer/clk_sample_i
    SLICE_X54Y29         FDRE                                         r  synchronizer/sync_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  synchronizer/sync_data_q_reg[3]/Q
                         net (fo=2, routed)           1.832     3.436    stop_it/go_i
    SLICE_X54Y31         LUT6 (Prop_lut6_I1_O)        0.045     3.481 r  stop_it/FSM_onehot_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.481    stop_it/FSM_onehot_state_q[0]_i_1_n_0
    SLICE_X54Y31         FDSE                                         r  stop_it/FSM_onehot_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.828     3.289    stop_it/clk_4_i
    SLICE_X54Y31         FDSE                                         r  stop_it/FSM_onehot_state_q_reg[0]/C
                         clock pessimism             -0.244     3.045    
    SLICE_X54Y31         FDSE (Hold_fdse_C_D)         0.121     3.166    stop_it/FSM_onehot_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.186ns (9.109%)  route 1.856ns (90.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    synchronizer/clk_sample_i
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  synchronizer/sync_data_q_reg[2]/Q
                         net (fo=5, routed)           1.856     3.438    stop_it/stop_i
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.045     3.483 r  stop_it/FSM_onehot_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     3.483    stop_it/FSM_onehot_state_q[2]_i_1_n_0
    SLICE_X54Y32         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.829     3.290    stop_it/clk_4_i
    SLICE_X54Y32         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[2]/C
                         clock pessimism             -0.244     3.046    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.120     3.166    stop_it/FSM_onehot_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/led_shifter/state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.141ns (7.284%)  route 1.795ns (92.716%))
  Logic Levels:           0  
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          1.795     3.377    stop_it/led_shifter/rst_ni
    SLICE_X51Y33         FDRE                                         r  stop_it/led_shifter/state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.830     3.291    stop_it/led_shifter/clk_i
    SLICE_X51Y33         FDRE                                         r  stop_it/led_shifter/state_reg[11]/C
                         clock pessimism             -0.244     3.047    
    SLICE_X51Y33         FDRE (Hold_fdre_C_R)        -0.018     3.029    stop_it/led_shifter/state_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/led_shifter/state_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.141ns (7.284%)  route 1.795ns (92.716%))
  Logic Levels:           0  
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          1.795     3.377    stop_it/led_shifter/rst_ni
    SLICE_X51Y33         FDRE                                         r  stop_it/led_shifter/state_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.830     3.291    stop_it/led_shifter/clk_i
    SLICE_X51Y33         FDRE                                         r  stop_it/led_shifter/state_reg[8]/C
                         clock pessimism             -0.244     3.047    
    SLICE_X51Y33         FDRE (Hold_fdre_C_R)        -0.018     3.029    stop_it/led_shifter/state_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/FSM_onehot_state_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.141ns (7.155%)  route 1.830ns (92.845%))
  Logic Levels:           0  
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          1.830     3.412    stop_it/FSM_onehot_state_q[5]_i_1_n_0
    SLICE_X52Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.828     3.289    stop_it/clk_4_i
    SLICE_X52Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[1]/C
                         clock pessimism             -0.244     3.045    
    SLICE_X52Y31         FDRE (Hold_fdre_C_R)         0.009     3.054    stop_it/FSM_onehot_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/time_counter/state_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.186ns (9.464%)  route 1.779ns (90.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    synchronizer/clk_sample_i
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  synchronizer/sync_data_q_reg[2]/Q
                         net (fo=5, routed)           0.859     2.442    stop_it/stop_i
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.487 r  stop_it/time_counter_i_2/O
                         net (fo=5, routed)           0.920     3.406    stop_it/time_counter/en_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.827     3.288    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
                         clock pessimism             -0.244     3.044    
    SLICE_X54Y30         FDRE (Hold_fdre_C_CE)       -0.016     3.028    stop_it/time_counter/state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.028    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 synchronizer/sync_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_it/time_counter/state_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             clk_1k
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1k rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.186ns (9.464%)  route 1.779ns (90.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    synchronizer/clk_sample_i
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  synchronizer/sync_data_q_reg[2]/Q
                         net (fo=5, routed)           0.859     2.442    stop_it/stop_i
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.487 r  stop_it/time_counter_i_2/O
                         net (fo=5, routed)           0.920     3.406    stop_it/time_counter/en_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.827     3.288    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[1]/C
                         clock pessimism             -0.244     3.044    
    SLICE_X54Y30         FDRE (Hold_fdre_C_CE)       -0.016     3.028    stop_it/time_counter/state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.028    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.379    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.065ns  (logic 4.848ns (48.171%)  route 5.217ns (51.829%))
  Logic Levels:           5  (FDRE=1 LUT4=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[0]/C
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.861     1.379    basys3_7seg_driver/state_q[0]
    SLICE_X56Y31         LUT4 (Prop_lut4_I2_O)        0.148     1.527 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           1.307     2.833    basys3_7seg_driver/hex7seg/d3
    SLICE_X56Y27         LUT4 (Prop_lut4_I2_O)        0.350     3.183 r  basys3_7seg_driver/hex7seg/B_INST_0/O
                         net (fo=1, routed)           0.834     4.017    basys3_7seg_driver/B
    SLICE_X56Y26         LUT4 (Prop_lut4_I0_O)        0.328     4.345 r  basys3_7seg_driver/segments_o[5]_INST_0/O
                         net (fo=1, routed)           2.216     6.561    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.065 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.065    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.009ns  (logic 4.879ns (48.750%)  route 5.130ns (51.250%))
  Logic Levels:           5  (FDRE=1 LUT4=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[0]/C
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.861     1.379    basys3_7seg_driver/state_q[0]
    SLICE_X56Y31         LUT4 (Prop_lut4_I2_O)        0.148     1.527 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           1.307     2.833    basys3_7seg_driver/hex7seg/d3
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.328     3.161 r  basys3_7seg_driver/hex7seg/A_INST_0/O
                         net (fo=1, routed)           0.594     3.756    basys3_7seg_driver/A
    SLICE_X56Y26         LUT4 (Prop_lut4_I0_O)        0.150     3.906 r  basys3_7seg_driver/segments_o[6]_INST_0/O
                         net (fo=1, routed)           2.368     6.274    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.735    10.009 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.009    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.595ns  (logic 4.647ns (48.433%)  route 4.948ns (51.567%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[0]/C
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.859     1.377    basys3_7seg_driver/state_q[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I3_O)        0.124     1.501 r  basys3_7seg_driver/hex7seg_i_4/O
                         net (fo=7, routed)           1.227     2.728    basys3_7seg_driver/hex7seg/d0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     2.852 r  basys3_7seg_driver/hex7seg/F_INST_0/O
                         net (fo=1, routed)           0.817     3.669    basys3_7seg_driver/F
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.150     3.819 r  basys3_7seg_driver/segments_o[1]_INST_0/O
                         net (fo=1, routed)           2.045     5.864    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     9.595 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.595    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.589ns  (logic 4.870ns (50.789%)  route 4.719ns (49.211%))
  Logic Levels:           5  (FDRE=1 LUT4=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[0]/C
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.861     1.379    basys3_7seg_driver/state_q[0]
    SLICE_X56Y31         LUT4 (Prop_lut4_I2_O)        0.148     1.527 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.932     2.458    basys3_7seg_driver/hex7seg/d3
    SLICE_X56Y27         LUT4 (Prop_lut4_I2_O)        0.321     2.779 r  basys3_7seg_driver/hex7seg/E_INST_0/O
                         net (fo=1, routed)           1.047     3.826    basys3_7seg_driver/E
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.348     4.174 r  basys3_7seg_driver/segments_o[2]_INST_0/O
                         net (fo=1, routed)           1.880     6.054    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.589 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.589    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.552ns  (logic 4.606ns (48.220%)  route 4.946ns (51.780%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[0]/C
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.859     1.377    basys3_7seg_driver/state_q[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I3_O)        0.124     1.501 r  basys3_7seg_driver/hex7seg_i_4/O
                         net (fo=7, routed)           1.202     2.703    basys3_7seg_driver/hex7seg/d0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124     2.827 r  basys3_7seg_driver/hex7seg/C_INST_0/O
                         net (fo=1, routed)           0.794     3.622    basys3_7seg_driver/C
    SLICE_X58Y27         LUT4 (Prop_lut4_I0_O)        0.118     3.740 r  basys3_7seg_driver/segments_o[4]_INST_0/O
                         net (fo=1, routed)           2.090     5.830    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722     9.552 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.552    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.534ns  (logic 4.637ns (48.634%)  route 4.897ns (51.366%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[0]/C
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.859     1.377    basys3_7seg_driver/state_q[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I3_O)        0.124     1.501 r  basys3_7seg_driver/hex7seg_i_4/O
                         net (fo=7, routed)           1.227     2.728    basys3_7seg_driver/hex7seg/d0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.153     2.881 r  basys3_7seg_driver/hex7seg/G_INST_0/O
                         net (fo=1, routed)           0.671     3.552    basys3_7seg_driver/G
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.331     3.883 r  basys3_7seg_driver/segments_o[0]_INST_0/O
                         net (fo=1, routed)           2.141     6.023    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.534 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.534    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.244ns  (logic 4.654ns (50.340%)  route 4.591ns (49.660%))
  Logic Levels:           5  (FDRE=1 LUT4=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[0]/C
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.861     1.379    basys3_7seg_driver/state_q[0]
    SLICE_X56Y31         LUT4 (Prop_lut4_I2_O)        0.148     1.527 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           0.932     2.458    basys3_7seg_driver/hex7seg/d3
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.328     2.786 r  basys3_7seg_driver/hex7seg/D_INST_0/O
                         net (fo=1, routed)           0.888     3.674    basys3_7seg_driver/D
    SLICE_X58Y27         LUT4 (Prop_lut4_I0_O)        0.124     3.798 r  basys3_7seg_driver/segments_o[3]_INST_0/O
                         net (fo=1, routed)           1.910     5.709    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.244 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.244    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.425ns  (logic 4.409ns (59.378%)  route 3.016ns (40.622%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[0]/C
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.905     1.423    basys3_7seg_driver/state_q[0]
    SLICE_X56Y27         LUT3 (Prop_lut3_I1_O)        0.157     1.580 r  basys3_7seg_driver/anode_o[0]_INST_0/O
                         net (fo=1, routed)           2.111     3.691    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.734     7.425 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.425    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 4.388ns (59.150%)  route 3.031ns (40.850%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[1]/C
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=16, routed)          0.851     1.369    basys3_7seg_driver/state_q[1]
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.153     1.522 r  basys3_7seg_driver/anode_o[3]_INST_0/O
                         net (fo=1, routed)           2.179     3.702    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.717     7.419 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.419    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.654ns  (logic 4.165ns (62.592%)  route 2.489ns (37.408%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[0]/C
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.565     1.083    basys3_7seg_driver/state_q[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.124     1.207 r  basys3_7seg_driver/anode_o[2]_INST_0/O
                         net (fo=1, routed)           1.924     3.131    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.654 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.654    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7seg_driver/state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.209ns (42.208%)  route 0.286ns (57.792%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[1]/C
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=16, routed)          0.170     0.334    basys3_7seg_driver/state_q[1]
    SLICE_X56Y31         LUT3 (Prop_lut3_I0_O)        0.045     0.379 r  basys3_7seg_driver/state_q[1]_i_1/O
                         net (fo=1, routed)           0.117     0.495    basys3_7seg_driver/state_q[1]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7seg_driver/state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.209ns (27.673%)  route 0.546ns (72.327%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[0]/C
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  basys3_7seg_driver/state_q_reg[0]/Q
                         net (fo=10, routed)          0.320     0.484    basys3_7seg_driver/state_q[0]
    SLICE_X56Y28         LUT2 (Prop_lut2_I0_O)        0.045     0.529 r  basys3_7seg_driver/state_q[0]_i_1/O
                         net (fo=1, routed)           0.226     0.755    basys3_7seg_driver/state_q[0]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.409ns (68.201%)  route 0.657ns (31.799%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[1]/C
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=16, routed)          0.181     0.345    basys3_7seg_driver/state_q[1]
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  basys3_7seg_driver/anode_o[1]_INST_0/O
                         net (fo=1, routed)           0.476     0.866    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.066 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.066    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.433ns (68.758%)  route 0.651ns (31.242%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[1]/C
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=16, routed)          0.185     0.349    basys3_7seg_driver/state_q[1]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.394 r  basys3_7seg_driver/anode_o[2]_INST_0/O
                         net (fo=1, routed)           0.466     0.860    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.084 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.084    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.421ns (61.843%)  route 0.877ns (38.157%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[1]/C
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=16, routed)          0.291     0.455    basys3_7seg_driver/state_q[1]
    SLICE_X56Y27         LUT4 (Prop_lut4_I2_O)        0.045     0.500 r  basys3_7seg_driver/segments_o[0]_INST_0/O
                         net (fo=1, routed)           0.586     1.086    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.297 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.297    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.490ns (63.693%)  route 0.849ns (36.307%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[1]/C
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=16, routed)          0.291     0.455    basys3_7seg_driver/state_q[1]
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.048     0.503 r  basys3_7seg_driver/anode_o[0]_INST_0/O
                         net (fo=1, routed)           0.558     1.061    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.278     2.339 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.339    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.445ns (60.347%)  route 0.950ns (39.653%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[1]/C
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=16, routed)          0.510     0.674    basys3_7seg_driver/state_q[1]
    SLICE_X58Y27         LUT4 (Prop_lut4_I2_O)        0.045     0.719 r  basys3_7seg_driver/segments_o[3]_INST_0/O
                         net (fo=1, routed)           0.439     1.159    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.395 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.395    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.487ns (61.108%)  route 0.947ns (38.892%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[1]/C
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=16, routed)          0.319     0.483    basys3_7seg_driver/state_q[1]
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.044     0.527 r  basys3_7seg_driver/anode_o[3]_INST_0/O
                         net (fo=1, routed)           0.627     1.155    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.279     2.434 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.434    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.415ns (56.643%)  route 1.083ns (43.357%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[1]/C
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=16, routed)          0.445     0.609    basys3_7seg_driver/state_q[1]
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.654 r  basys3_7seg_driver/segments_o[5]_INST_0/O
                         net (fo=1, routed)           0.638     1.292    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.497 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.497    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7seg_driver/state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.445ns (57.469%)  route 1.069ns (42.531%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE                         0.000     0.000 r  basys3_7seg_driver/state_q_reg[1]/C
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7seg_driver/state_q_reg[1]/Q
                         net (fo=16, routed)          0.636     0.800    basys3_7seg_driver/state_q[1]
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.845 r  basys3_7seg_driver/segments_o[2]_INST_0/O
                         net (fo=1, routed)           0.433     1.278    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.514 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.514    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 0.580ns (9.832%)  route 5.319ns (90.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.558     5.079    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          4.680    10.215    basys3_7seg_driver/rst_ni
    SLICE_X56Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.339 r  basys3_7seg_driver/state_q[0]_i_1/O
                         net (fo=1, routed)           0.640    10.979    basys3_7seg_driver/state_q[0]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.411ns  (logic 0.580ns (13.148%)  route 3.831ns (86.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.558     5.079    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          3.497     9.032    basys3_7seg_driver/rst_ni
    SLICE_X56Y31         LUT3 (Prop_lut3_I2_O)        0.124     9.156 r  basys3_7seg_driver/state_q[1]_i_1/O
                         net (fo=1, routed)           0.335     9.491    basys3_7seg_driver/state_q[1]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 0.186ns (9.646%)  route 1.742ns (90.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          1.626     3.208    basys3_7seg_driver/rst_ni
    SLICE_X56Y31         LUT3 (Prop_lut3_I2_O)        0.045     3.253 r  basys3_7seg_driver/state_q[1]_i_1/O
                         net (fo=1, routed)           0.117     3.369    basys3_7seg_driver/state_q[1]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  basys3_7seg_driver/state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synchronizer/sync_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7seg_driver/state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 0.186ns (7.439%)  route 2.314ns (92.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  synchronizer/sync_data_q_reg[0]/Q
                         net (fo=32, routed)          2.089     3.671    basys3_7seg_driver/rst_ni
    SLICE_X56Y28         LUT2 (Prop_lut2_I1_O)        0.045     3.716 r  basys3_7seg_driver/state_q[0]_i_1/O
                         net (fo=1, routed)           0.226     3.941    basys3_7seg_driver/state_q[0]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  basys3_7seg_driver/state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_1k
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop_it/lfsr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.192ns  (logic 4.850ns (47.592%)  route 5.341ns (52.408%))
  Logic Levels:           4  (LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.563     7.900    stop_it/lfsr/clk_i
    SLICE_X56Y33         FDRE                                         r  stop_it/lfsr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.518     8.418 r  stop_it/lfsr/state_reg[3]/Q
                         net (fo=3, routed)           0.985     9.403    basys3_7seg_driver/digit2_i[3]
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.150     9.553 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           1.307    10.860    basys3_7seg_driver/hex7seg/d3
    SLICE_X56Y27         LUT4 (Prop_lut4_I2_O)        0.350    11.210 r  basys3_7seg_driver/hex7seg/B_INST_0/O
                         net (fo=1, routed)           0.834    12.043    basys3_7seg_driver/B
    SLICE_X56Y26         LUT4 (Prop_lut4_I0_O)        0.328    12.371 r  basys3_7seg_driver/segments_o[5]_INST_0/O
                         net (fo=1, routed)           2.216    14.587    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.091 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.091    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/lfsr/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.136ns  (logic 4.881ns (48.161%)  route 5.254ns (51.839%))
  Logic Levels:           4  (LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.563     7.900    stop_it/lfsr/clk_i
    SLICE_X56Y33         FDRE                                         r  stop_it/lfsr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.518     8.418 r  stop_it/lfsr/state_reg[3]/Q
                         net (fo=3, routed)           0.985     9.403    basys3_7seg_driver/digit2_i[3]
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.150     9.553 r  basys3_7seg_driver/hex7seg_i_1/O
                         net (fo=7, routed)           1.307    10.860    basys3_7seg_driver/hex7seg/d3
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.328    11.188 r  basys3_7seg_driver/hex7seg/A_INST_0/O
                         net (fo=1, routed)           0.594    11.782    basys3_7seg_driver/A
    SLICE_X56Y26         LUT4 (Prop_lut4_I0_O)        0.150    11.932 r  basys3_7seg_driver/segments_o[6]_INST_0/O
                         net (fo=1, routed)           2.368    14.300    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.735    18.036 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.036    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.062ns  (logic 4.267ns (42.403%)  route 5.795ns (57.597%))
  Logic Levels:           3  (LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.559     7.896    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     8.414 f  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.830     9.244    stop_it/timerVal[0]
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.368 f  stop_it/led_shifter_i_2/O
                         net (fo=16, routed)          1.022    10.390    stop_it/led_shifter/off_i
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.124    10.514 r  stop_it/led_shifter/leds_o[7]_INST_0/O
                         net (fo=2, routed)           3.943    14.457    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    17.958 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.958    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.018ns  (logic 4.280ns (42.726%)  route 5.738ns (57.274%))
  Logic Levels:           3  (LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.559     7.896    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     8.414 f  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.830     9.244    stop_it/timerVal[0]
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.368 f  stop_it/led_shifter_i_2/O
                         net (fo=16, routed)          0.871    10.240    stop_it/led_shifter/off_i
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    10.364 r  stop_it/led_shifter/leds_o[5]_INST_0/O
                         net (fo=2, routed)           4.036    14.400    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    17.914 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.914    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.818ns  (logic 4.270ns (43.491%)  route 5.548ns (56.509%))
  Logic Levels:           3  (LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.559     7.896    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     8.414 f  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.830     9.244    stop_it/timerVal[0]
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.368 f  stop_it/led_shifter_i_2/O
                         net (fo=16, routed)          0.699    10.068    stop_it/led_shifter/off_i
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124    10.192 r  stop_it/led_shifter/leds_o[8]_INST_0/O
                         net (fo=2, routed)           4.018    14.210    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    17.714 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.714    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/game_counter/state_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.772ns  (logic 4.867ns (49.808%)  route 4.905ns (50.192%))
  Logic Levels:           4  (LUT4=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.562     7.899    stop_it/game_counter/clk_4_i
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDSE (Prop_fdse_C_Q)         0.456     8.355 r  stop_it/game_counter/state_q_reg[1]/Q
                         net (fo=6, routed)           1.130     9.485    basys3_7seg_driver/digit0_i[1]
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.152     9.637 r  basys3_7seg_driver/hex7seg_i_3/O
                         net (fo=7, routed)           0.848    10.485    basys3_7seg_driver/hex7seg/d1
    SLICE_X56Y27         LUT4 (Prop_lut4_I1_O)        0.376    10.861 r  basys3_7seg_driver/hex7seg/E_INST_0/O
                         net (fo=1, routed)           1.047    11.907    basys3_7seg_driver/E
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.348    12.255 r  basys3_7seg_driver/segments_o[2]_INST_0/O
                         net (fo=1, routed)           1.880    14.135    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.671 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.671    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 4.287ns (43.881%)  route 5.483ns (56.119%))
  Logic Levels:           3  (LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.559     7.896    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     8.414 f  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.830     9.244    stop_it/timerVal[0]
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.368 f  stop_it/led_shifter_i_2/O
                         net (fo=16, routed)          0.844    10.212    stop_it/led_shifter/off_i
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.124    10.336 r  stop_it/led_shifter/leds_o[15]_INST_0/O
                         net (fo=2, routed)           3.809    14.145    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    17.666 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.666    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.692ns  (logic 4.272ns (44.081%)  route 5.419ns (55.919%))
  Logic Levels:           3  (LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.559     7.896    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     8.414 f  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.830     9.244    stop_it/timerVal[0]
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.368 f  stop_it/led_shifter_i_2/O
                         net (fo=16, routed)          0.789    10.158    stop_it/led_shifter/off_i
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.124    10.282 r  stop_it/led_shifter/leds_o[6]_INST_0/O
                         net (fo=2, routed)           3.800    14.081    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    17.587 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.587    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.690ns  (logic 4.275ns (44.112%)  route 5.416ns (55.888%))
  Logic Levels:           3  (LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.559     7.896    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     8.414 f  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.830     9.244    stop_it/timerVal[0]
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.368 f  stop_it/led_shifter_i_2/O
                         net (fo=16, routed)          1.012    10.381    stop_it/led_shifter/off_i
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124    10.505 r  stop_it/led_shifter/leds_o[4]_INST_0/O
                         net (fo=2, routed)           3.573    14.078    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    17.586 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.586    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/game_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 4.585ns (47.406%)  route 5.087ns (52.594%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.699     6.240    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.336 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.562     7.899    stop_it/game_counter/clk_4_i
    SLICE_X55Y32         FDSE                                         r  stop_it/game_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDSE (Prop_fdse_C_Q)         0.456     8.355 r  stop_it/game_counter/state_q_reg[0]/Q
                         net (fo=7, routed)           0.998     9.353    basys3_7seg_driver/digit0_i[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.477 r  basys3_7seg_driver/hex7seg_i_4/O
                         net (fo=7, routed)           1.227    10.704    basys3_7seg_driver/hex7seg/d0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124    10.828 r  basys3_7seg_driver/hex7seg/F_INST_0/O
                         net (fo=1, routed)           0.817    11.645    basys3_7seg_driver/F
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.150    11.795 r  basys3_7seg_driver/segments_o[1]_INST_0/O
                         net (fo=1, routed)           2.045    13.840    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    17.571 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.571    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop_it/led_shifter/state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.412ns (63.684%)  route 0.805ns (36.316%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.559     2.436    stop_it/led_shifter/clk_i
    SLICE_X53Y31         FDRE                                         r  stop_it/led_shifter/state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     2.577 r  stop_it/led_shifter/state_reg[10]/Q
                         net (fo=2, routed)           0.146     2.723    stop_it/led_shifter/state[10]
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.768 r  stop_it/led_shifter/leds_o[10]_INST_0/O
                         net (fo=2, routed)           0.659     3.427    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.654 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.654    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/led_shifter/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.391ns (62.237%)  route 0.844ns (37.763%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.561     2.438    stop_it/led_shifter/clk_i
    SLICE_X51Y33         FDRE                                         r  stop_it/led_shifter/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     2.579 r  stop_it/led_shifter/state_reg[11]/Q
                         net (fo=2, routed)           0.270     2.849    stop_it/led_shifter/state[11]
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.894 r  stop_it/led_shifter/leds_o[11]_INST_0/O
                         net (fo=2, routed)           0.574     3.468    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.673 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.673    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/led_shifter/state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.418ns (63.104%)  route 0.829ns (36.896%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.560     2.437    stop_it/led_shifter/clk_i
    SLICE_X50Y32         FDRE                                         r  stop_it/led_shifter/state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164     2.601 r  stop_it/led_shifter/state_reg[9]/Q
                         net (fo=2, routed)           0.220     2.821    stop_it/led_shifter/state[9]
    SLICE_X52Y32         LUT2 (Prop_lut2_I0_O)        0.045     2.866 r  stop_it/led_shifter/leds_o[9]_INST_0/O
                         net (fo=2, routed)           0.609     3.475    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.684 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.684    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.478ns (61.477%)  route 0.926ns (38.523%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.558     2.435    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     2.599 r  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.160     2.759    stop_it/timerVal[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.804 r  stop_it/digit3_en_o_INST_0/O
                         net (fo=9, routed)           0.300     3.104    basys3_7seg_driver/digit3_en_i
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.045     3.149 r  basys3_7seg_driver/anode_o[2]_INST_0/O
                         net (fo=1, routed)           0.466     3.615    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.839 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.839    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/FSM_onehot_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.454ns (59.713%)  route 0.981ns (40.287%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.559     2.436    stop_it/clk_4_i
    SLICE_X54Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     2.600 f  stop_it/FSM_onehot_state_q_reg[3]/Q
                         net (fo=7, routed)           0.151     2.751    stop_it/p_1_in
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.045     2.796 r  stop_it/digit0_en_o_INST_0/O
                         net (fo=9, routed)           0.355     3.150    basys3_7seg_driver/digit0_en_i
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.045     3.195 r  basys3_7seg_driver/anode_o[1]_INST_0/O
                         net (fo=1, routed)           0.476     3.671    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.871 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.871    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.466ns (57.370%)  route 1.089ns (42.630%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.558     2.435    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     2.599 r  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.160     2.759    stop_it/timerVal[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.804 r  stop_it/digit3_en_o_INST_0/O
                         net (fo=9, routed)           0.343     3.148    basys3_7seg_driver/digit3_en_i
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.045     3.193 r  basys3_7seg_driver/segments_o[0]_INST_0/O
                         net (fo=1, routed)           0.586     3.778    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.990 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.990    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.490ns (58.171%)  route 1.072ns (41.829%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.558     2.435    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     2.599 r  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.160     2.759    stop_it/timerVal[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.804 r  stop_it/digit3_en_o_INST_0/O
                         net (fo=9, routed)           0.472     3.276    basys3_7seg_driver/digit3_en_i
    SLICE_X58Y27         LUT4 (Prop_lut4_I3_O)        0.045     3.321 r  basys3_7seg_driver/segments_o[3]_INST_0/O
                         net (fo=1, routed)           0.439     3.761    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.997 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.997    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/FSM_onehot_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.490ns (57.968%)  route 1.080ns (42.032%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.559     2.436    stop_it/clk_4_i
    SLICE_X54Y31         FDRE                                         r  stop_it/FSM_onehot_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     2.600 f  stop_it/FSM_onehot_state_q_reg[3]/Q
                         net (fo=7, routed)           0.151     2.751    stop_it/p_1_in
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.045     2.796 r  stop_it/digit0_en_o_INST_0/O
                         net (fo=9, routed)           0.496     3.292    basys3_7seg_driver/digit0_en_i
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.045     3.337 r  basys3_7seg_driver/segments_o[2]_INST_0/O
                         net (fo=1, routed)           0.433     3.770    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     5.006 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.006    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.531ns (58.438%)  route 1.089ns (41.562%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.558     2.435    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     2.599 r  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.160     2.759    stop_it/timerVal[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.804 r  stop_it/digit3_en_o_INST_0/O
                         net (fo=9, routed)           0.301     3.106    basys3_7seg_driver/digit3_en_i
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.043     3.149 r  basys3_7seg_driver/anode_o[3]_INST_0/O
                         net (fo=1, routed)           0.627     3.776    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.279     5.055 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.055    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_it/time_counter/state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.460ns (55.647%)  route 1.163ns (44.353%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.265     1.851    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.877 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.558     2.435    stop_it/time_counter/clk_4_i
    SLICE_X54Y30         FDRE                                         r  stop_it/time_counter/state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     2.599 r  stop_it/time_counter/state_q_reg[0]/Q
                         net (fo=10, routed)          0.160     2.759    stop_it/timerVal[0]
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.804 r  stop_it/digit3_en_o_INST_0/O
                         net (fo=9, routed)           0.365     3.170    basys3_7seg_driver/digit3_en_i
    SLICE_X56Y26         LUT4 (Prop_lut4_I3_O)        0.045     3.215 r  basys3_7seg_driver/segments_o[5]_INST_0/O
                         net (fo=1, routed)           0.638     3.852    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     5.058 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.058    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 1.601ns (29.458%)  route 3.834ns (70.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           3.490     4.941    synchronizer/async_data_i[0]
    SLICE_X50Y30         LUT3 (Prop_lut3_I2_O)        0.150     5.091 r  synchronizer/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.344     5.435    synchronizer/p_4_out[0]
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.440     4.781    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.251ns  (logic 1.604ns (30.545%)  route 3.647ns (69.455%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           3.075     4.529    synchronizer/async_data_i[2]
    SLICE_X50Y30         LUT3 (Prop_lut3_I2_O)        0.150     4.679 r  synchronizer/sync_data_q[2]_i_1/O
                         net (fo=1, routed)           0.572     5.251    synchronizer/p_4_out[2]
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.441     4.782    synchronizer/clk_sample_i
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.565ns (30.169%)  route 3.623ns (69.831%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           2.993     4.434    synchronizer/async_data_i[3]
    SLICE_X50Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.558 r  synchronizer/sync_data_q[3]_i_1/O
                         net (fo=1, routed)           0.630     5.188    synchronizer/p_4_out[3]
    SLICE_X54Y29         FDRE                                         r  synchronizer/sync_data_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.441     4.782    synchronizer/clk_sample_i
    SLICE_X54Y29         FDRE                                         r  synchronizer/sync_data_q_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.997ns  (logic 1.575ns (31.525%)  route 3.422ns (68.475%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           2.907     4.359    synchronizer/async_data_i[1]
    SLICE_X50Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.483 r  synchronizer/sync_data_q[1]_i_1/O
                         net (fo=1, routed)           0.514     4.997    synchronizer/p_4_out[1]
    SLICE_X50Y31         FDRE                                         r  synchronizer/sync_data_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.442     4.783    synchronizer/clk_sample_i
    SLICE_X50Y31         FDRE                                         r  synchronizer/sync_data_q_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.610ns  (logic 1.441ns (31.265%)  route 3.169ns (68.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.169     4.610    synchronizer/async_data_i[3]
    SLICE_X54Y29         FDRE                                         r  synchronizer/sync_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.441     4.782    synchronizer/clk_sample_i
    SLICE_X54Y29         FDRE                                         r  synchronizer/sync_data_q_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 1.454ns (32.935%)  route 2.960ns (67.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           2.960     4.414    synchronizer/async_data_i[2]
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.441     4.782    synchronizer/clk_sample_i
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.164ns  (logic 1.451ns (34.846%)  route 2.713ns (65.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           2.713     4.164    synchronizer/async_data_i[0]
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.440     4.781    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.451ns (35.203%)  route 2.671ns (64.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           2.671     4.123    synchronizer/async_data_i[1]
    SLICE_X50Y31         FDRE                                         r  synchronizer/sync_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.442     4.783    synchronizer/clk_sample_i
    SLICE_X50Y31         FDRE                                         r  synchronizer/sync_data_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.219ns (14.826%)  route 1.260ns (85.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.260     1.480    synchronizer/async_data_i[1]
    SLICE_X50Y31         FDRE                                         r  synchronizer/sync_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.955    synchronizer/clk_sample_i
    SLICE_X50Y31         FDRE                                         r  synchronizer/sync_data_q_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.219ns (14.506%)  route 1.292ns (85.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           1.292     1.512    synchronizer/async_data_i[0]
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.953    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.222ns (13.909%)  route 1.373ns (86.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           1.373     1.595    synchronizer/async_data_i[2]
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.954    synchronizer/clk_sample_i
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.210ns (12.697%)  route 1.441ns (87.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.441     1.650    synchronizer/async_data_i[3]
    SLICE_X54Y29         FDRE                                         r  synchronizer/sync_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.953    synchronizer/clk_sample_i
    SLICE_X54Y29         FDRE                                         r  synchronizer/sync_data_q_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.264ns (14.720%)  route 1.532ns (85.280%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.348     1.568    synchronizer/async_data_i[1]
    SLICE_X50Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.613 r  synchronizer/sync_data_q[1]_i_1/O
                         net (fo=1, routed)           0.183     1.796    synchronizer/p_4_out[1]
    SLICE_X50Y31         FDRE                                         r  synchronizer/sync_data_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.955    synchronizer/clk_sample_i
    SLICE_X50Y31         FDRE                                         r  synchronizer/sync_data_q_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.269ns (14.552%)  route 1.579ns (85.448%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           1.399     1.621    synchronizer/async_data_i[2]
    SLICE_X50Y30         LUT3 (Prop_lut3_I2_O)        0.047     1.668 r  synchronizer/sync_data_q[2]_i_1/O
                         net (fo=1, routed)           0.180     1.848    synchronizer/p_4_out[2]
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.954    synchronizer/clk_sample_i
    SLICE_X51Y30         FDRE                                         r  synchronizer/sync_data_q_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.255ns (13.731%)  route 1.599ns (86.269%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.367     1.577    synchronizer/async_data_i[3]
    SLICE_X50Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.622 r  synchronizer/sync_data_q[3]_i_1/O
                         net (fo=1, routed)           0.232     1.854    synchronizer/p_4_out[3]
    SLICE_X54Y29         FDRE                                         r  synchronizer/sync_data_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.953    synchronizer/clk_sample_i
    SLICE_X54Y29         FDRE                                         r  synchronizer/sync_data_q_reg[3]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            synchronizer/sync_data_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.963ns  (logic 0.263ns (13.408%)  route 1.700ns (86.592%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           1.579     1.798    synchronizer/async_data_i[0]
    SLICE_X50Y30         LUT3 (Prop_lut3_I2_O)        0.044     1.842 r  synchronizer/sync_data_q[0]_i_1/O
                         net (fo=1, routed)           0.121     1.963    synchronizer/p_4_out[0]
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.953    synchronizer/clk_sample_i
    SLICE_X49Y30         FDRE                                         r  synchronizer/sync_data_q_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_1k

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.449ns  (logic 1.583ns (29.050%)  route 3.866ns (70.950%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.362     4.821    stop_it/led_shifter/switches_i[7]
    SLICE_X50Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.945 r  stop_it/led_shifter/state[7]_i_1/O
                         net (fo=1, routed)           0.503     5.449    stop_it/led_shifter/state[7]_i_1_n_0
    SLICE_X48Y32         FDRE                                         r  stop_it/led_shifter/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620     5.773    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.864 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.443     7.307    stop_it/led_shifter/clk_i
    SLICE_X48Y32         FDRE                                         r  stop_it/led_shifter/state_reg[7]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 1.574ns (28.990%)  route 3.855ns (71.010%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.524     4.973    stop_it/led_shifter/switches_i[6]
    SLICE_X48Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.097 r  stop_it/led_shifter/state[6]_i_1/O
                         net (fo=1, routed)           0.331     5.429    stop_it/led_shifter/state[6]_i_1_n_0
    SLICE_X49Y32         FDRE                                         r  stop_it/led_shifter/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620     5.773    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.864 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.443     7.307    stop_it/led_shifter/clk_i
    SLICE_X49Y32         FDRE                                         r  stop_it/led_shifter/state_reg[6]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.312ns  (logic 1.572ns (29.602%)  route 3.740ns (70.398%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           3.342     4.790    stop_it/led_shifter/switches_i[3]
    SLICE_X50Y31         LUT3 (Prop_lut3_I2_O)        0.124     4.914 r  stop_it/led_shifter/state[3]_i_1/O
                         net (fo=1, routed)           0.398     5.312    stop_it/led_shifter/state[3]_i_1_n_0
    SLICE_X51Y31         FDRE                                         r  stop_it/led_shifter/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620     5.773    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.864 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.442     7.306    stop_it/led_shifter/clk_i
    SLICE_X51Y31         FDRE                                         r  stop_it/led_shifter/state_reg[3]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.031ns  (logic 1.575ns (31.303%)  route 3.456ns (68.697%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.126     4.577    stop_it/led_shifter/switches_i[4]
    SLICE_X48Y31         LUT3 (Prop_lut3_I2_O)        0.124     4.701 r  stop_it/led_shifter/state[4]_i_1/O
                         net (fo=1, routed)           0.330     5.031    stop_it/led_shifter/state[4]_i_1_n_0
    SLICE_X49Y32         FDRE                                         r  stop_it/led_shifter/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620     5.773    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.864 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.443     7.307    stop_it/led_shifter/clk_i
    SLICE_X49Y32         FDRE                                         r  stop_it/led_shifter/state_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.577ns (31.841%)  route 3.375ns (68.159%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.375     4.828    stop_it/led_shifter/switches_i[0]
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.124     4.952 r  stop_it/led_shifter/state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.952    stop_it/led_shifter/state[0]_i_1_n_0
    SLICE_X51Y32         FDRE                                         r  stop_it/led_shifter/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620     5.773    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.864 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.444     7.308    stop_it/led_shifter/clk_i
    SLICE_X51Y32         FDRE                                         r  stop_it/led_shifter/state_reg[0]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.807ns  (logic 1.590ns (33.074%)  route 3.217ns (66.926%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           2.895     4.361    stop_it/led_shifter/switches_i[5]
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.485 r  stop_it/led_shifter/state[5]_i_1/O
                         net (fo=1, routed)           0.323     4.807    stop_it/led_shifter/state[5]_i_1_n_0
    SLICE_X51Y32         FDRE                                         r  stop_it/led_shifter/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620     5.773    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.864 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.444     7.308    stop_it/led_shifter/clk_i
    SLICE_X51Y32         FDRE                                         r  stop_it/led_shifter/state_reg[5]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.585ns (33.228%)  route 3.186ns (66.772%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.186     4.647    stop_it/led_shifter/switches_i[1]
    SLICE_X51Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.771 r  stop_it/led_shifter/state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.771    stop_it/led_shifter/state[1]_i_1_n_0
    SLICE_X51Y32         FDRE                                         r  stop_it/led_shifter/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620     5.773    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.864 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.444     7.308    stop_it/led_shifter/clk_i
    SLICE_X51Y32         FDRE                                         r  stop_it/led_shifter/state_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.705ns  (logic 1.588ns (33.745%)  route 3.118ns (66.255%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.118     4.581    stop_it/led_shifter/switches_i[2]
    SLICE_X48Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.705 r  stop_it/led_shifter/state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.705    stop_it/led_shifter/state[2]_i_1_n_0
    SLICE_X48Y32         FDRE                                         r  stop_it/led_shifter/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620     5.773    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.864 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.443     7.307    stop_it/led_shifter/clk_i
    SLICE_X48Y32         FDRE                                         r  stop_it/led_shifter/state_reg[2]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.016ns  (logic 1.582ns (39.391%)  route 2.434ns (60.609%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           2.099     3.557    stop_it/led_shifter/switches_i[10]
    SLICE_X52Y33         LUT3 (Prop_lut3_I2_O)        0.124     3.681 r  stop_it/led_shifter/state[10]_i_1/O
                         net (fo=1, routed)           0.335     4.016    stop_it/led_shifter/state[10]_i_1_n_0
    SLICE_X53Y31         FDRE                                         r  stop_it/led_shifter/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620     5.773    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.864 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.442     7.306    stop_it/led_shifter/clk_i
    SLICE_X53Y31         FDRE                                         r  stop_it/led_shifter/state_reg[10]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.740ns  (logic 1.576ns (42.143%)  route 2.164ns (57.857%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           1.638     3.090    stop_it/led_shifter/switches_i[9]
    SLICE_X52Y33         LUT3 (Prop_lut3_I2_O)        0.124     3.214 r  stop_it/led_shifter/state[9]_i_1/O
                         net (fo=1, routed)           0.526     3.740    stop_it/led_shifter/state[9]_i_1_n_0
    SLICE_X50Y32         FDRE                                         r  stop_it/led_shifter/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.785    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.367     5.152 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.620     5.773    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.864 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          1.444     7.308    stop_it/led_shifter/clk_i
    SLICE_X50Y32         FDRE                                         r  stop_it/led_shifter/state_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.266ns (28.393%)  route 0.671ns (71.607%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.671     0.892    stop_it/led_shifter/switches_i[13]
    SLICE_X54Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.937 r  stop_it/led_shifter/state[13]_i_1/O
                         net (fo=1, routed)           0.000     0.937    stop_it/led_shifter/state[13]_i_1_n_0
    SLICE_X54Y36         FDRE                                         r  stop_it/led_shifter/state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.832     3.293    stop_it/led_shifter/clk_i
    SLICE_X54Y36         FDRE                                         r  stop_it/led_shifter/state_reg[13]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.269ns (27.633%)  route 0.705ns (72.367%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.705     0.929    stop_it/led_shifter/switches_i[15]
    SLICE_X51Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.974 r  stop_it/led_shifter/state[15]_i_3/O
                         net (fo=1, routed)           0.000     0.974    stop_it/led_shifter/state[15]_i_3_n_0
    SLICE_X51Y36         FDRE                                         r  stop_it/led_shifter/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.832     3.293    stop_it/led_shifter/clk_i
    SLICE_X51Y36         FDRE                                         r  stop_it/led_shifter/state_reg[15]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.277ns (28.395%)  route 0.698ns (71.605%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.698     0.930    stop_it/led_shifter/switches_i[11]
    SLICE_X51Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.975 r  stop_it/led_shifter/state[11]_i_1/O
                         net (fo=1, routed)           0.000     0.975    stop_it/led_shifter/state[11]_i_1_n_0
    SLICE_X51Y33         FDRE                                         r  stop_it/led_shifter/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.830     3.291    stop_it/led_shifter/clk_i
    SLICE_X51Y33         FDRE                                         r  stop_it/led_shifter/state_reg[11]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.268ns (25.377%)  route 0.789ns (74.623%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.789     1.012    stop_it/led_shifter/switches_i[14]
    SLICE_X54Y36         LUT3 (Prop_lut3_I2_O)        0.045     1.057 r  stop_it/led_shifter/state[14]_i_1/O
                         net (fo=1, routed)           0.000     1.057    stop_it/led_shifter/state[14]_i_1_n_0
    SLICE_X54Y36         FDRE                                         r  stop_it/led_shifter/state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.832     3.293    stop_it/led_shifter/clk_i
    SLICE_X54Y36         FDRE                                         r  stop_it/led_shifter/state_reg[14]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.282ns (26.454%)  route 0.783ns (73.546%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.673     0.910    stop_it/led_shifter/switches_i[12]
    SLICE_X50Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.955 r  stop_it/led_shifter/state[12]_i_1/O
                         net (fo=1, routed)           0.110     1.065    stop_it/led_shifter/state[12]_i_1_n_0
    SLICE_X51Y32         FDRE                                         r  stop_it/led_shifter/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.829     3.290    stop_it/led_shifter/clk_i
    SLICE_X51Y32         FDRE                                         r  stop_it/led_shifter/state_reg[12]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.268ns (23.973%)  route 0.849ns (76.027%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.737     0.959    stop_it/led_shifter/switches_i[8]
    SLICE_X51Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.004 r  stop_it/led_shifter/state[8]_i_1/O
                         net (fo=1, routed)           0.112     1.116    stop_it/led_shifter/state[8]_i_1_n_0
    SLICE_X51Y33         FDRE                                         r  stop_it/led_shifter/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.830     3.291    stop_it/led_shifter/clk_i
    SLICE_X51Y33         FDRE                                         r  stop_it/led_shifter/state_reg[8]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.265ns (22.886%)  route 0.894ns (77.114%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.735     0.955    stop_it/led_shifter/switches_i[9]
    SLICE_X52Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.000 r  stop_it/led_shifter/state[9]_i_1/O
                         net (fo=1, routed)           0.159     1.159    stop_it/led_shifter/state[9]_i_1_n_0
    SLICE_X50Y32         FDRE                                         r  stop_it/led_shifter/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.829     3.290    stop_it/led_shifter/clk_i
    SLICE_X50Y32         FDRE                                         r  stop_it/led_shifter/state_reg[9]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.271ns (21.386%)  route 0.996ns (78.614%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.879     1.105    stop_it/led_shifter/switches_i[10]
    SLICE_X52Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.150 r  stop_it/led_shifter/state[10]_i_1/O
                         net (fo=1, routed)           0.117     1.267    stop_it/led_shifter/state[10]_i_1_n_0
    SLICE_X53Y31         FDRE                                         r  stop_it/led_shifter/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.828     3.289    stop_it/led_shifter/clk_i
    SLICE_X53Y31         FDRE                                         r  stop_it/led_shifter/state_reg[10]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.274ns (15.840%)  route 1.458ns (84.160%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.458     1.687    stop_it/led_shifter/switches_i[1]
    SLICE_X51Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.732 r  stop_it/led_shifter/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.732    stop_it/led_shifter/state[1]_i_1_n_0
    SLICE_X51Y32         FDRE                                         r  stop_it/led_shifter/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.829     3.290    stop_it/led_shifter/clk_i
    SLICE_X51Y32         FDRE                                         r  stop_it/led_shifter/state_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            stop_it/led_shifter/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1k  {rise@0.000ns fall@125000000.000ns period=250000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.277ns (15.969%)  route 1.457ns (84.031%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.457     1.688    stop_it/led_shifter/switches_i[2]
    SLICE_X48Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.733 r  stop_it/led_shifter/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.733    stop_it/led_shifter/state[2]_i_1_n_0
    SLICE_X48Y32         FDRE                                         r  stop_it/led_shifter/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1k rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    clk_100M_to_clk_4/clk_100M_i
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.175     2.133 r  clk_100M_to_clk_4/clk_q_reg/Q
                         net (fo=1, routed)           0.299     2.432    clk_100M_to_clk_4/clk_4_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.461 r  clk_100M_to_clk_4/clk_4_o_BUFG_inst/O
                         net (fo=41, routed)          0.828     3.289    stop_it/led_shifter/clk_i
    SLICE_X48Y32         FDRE                                         r  stop_it/led_shifter/state_reg[2]/C





