{"Source Block": ["hdl/library/axi_ad9162/axi_ad9162.v@112:122@HdlStmAssign", "    assign up_clk = s_axi_aclk;\n    assign up_rstn = s_axi_aresetn;\n\n    // defaults\n\n    assign tx_valid = 1'b1;\n    \n    // device interface\n    \n    axi_ad9162_if i_if (\n      .tx_clk (tx_clk),\n"], "Clone Blocks": [["hdl/library/axi_ad9152/axi_ad9152.v@112:122", "\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n  assign tx_valid = 1'b1;\n\n  // device interface\n\n  axi_ad9152_if i_if (\n    .tx_clk (tx_clk),\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@111:121", "  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n  assign tx_valid = 1'b1;\n\n  // device interface\n\n  axi_ad9152_if i_if (\n"]], "Diff Content": {"Delete": [[117, "    assign tx_valid = 1'b1;\n"]], "Add": []}}