Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec  5 19:07:29 2024
| Host         : DELLINS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file IMain_timing_summary_routed.rpt -pb IMain_timing_summary_routed.pb -rpx IMain_timing_summary_routed.rpx -warn_on_violation
| Design       : IMain
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     45          
LUTAR-1    Warning           LUT drives async reset alert    20          
TIMING-18  Warning           Missing input or output delay   23          
TIMING-20  Warning           Non-clocked latch               18          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1074)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (119)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1074)
---------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: piIMEna (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: piIMRst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: piIMRx (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: instDecodeCmd/auto_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instDecodeCmd/poDCMDSetMD_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instDecodeCmd/poDCMDSetMI_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instDecodeCmd/stop_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/FSM_onehot_state_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/instUaRxBRG/auxCount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: instUaTx/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (119)
--------------------------------------------------
 There are 119 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.887        0.000                      0                  458        0.178        0.000                      0                  458        4.500        0.000                       0                   267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.887        0.000                      0                  408        0.178        0.000                      0                  408        4.500        0.000                       0                   267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.048        0.000                      0                   50        0.662        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/fpower_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.918ns (20.793%)  route 3.497ns (79.207%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 r  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.669     7.529    instCommProtRx/avg_power_reg[0]_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=23, routed)          1.189     8.842    instCommProtRx/r_cmd_reg[2]_1[0]
    SLICE_X11Y112        LUT3 (Prop_lut3_I0_O)        0.152     8.994 r  instCommProtRx/fpower[2]_i_1/O
                         net (fo=3, routed)           0.641     9.635    instDecodeCmd/SR[0]
    SLICE_X11Y112        FDSE                                         r  instDecodeCmd/fpower_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.507    14.929    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X11Y112        FDSE                                         r  instDecodeCmd/fpower_reg[2]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X11Y112        FDSE (Setup_fdse_C_S)       -0.631    14.522    instDecodeCmd/fpower_reg[2]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/fpower_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.918ns (21.396%)  route 3.373ns (78.604%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 r  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.669     7.529    instCommProtRx/avg_power_reg[0]_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=23, routed)          1.189     8.842    instCommProtRx/r_cmd_reg[2]_1[0]
    SLICE_X11Y112        LUT3 (Prop_lut3_I0_O)        0.152     8.994 r  instCommProtRx/fpower[2]_i_1/O
                         net (fo=3, routed)           0.516     9.511    instDecodeCmd/SR[0]
    SLICE_X9Y111         FDRE                                         r  instDecodeCmd/fpower_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.505    14.927    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  instDecodeCmd/fpower_reg[0]/C
                         clock pessimism              0.277    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y111         FDRE (Setup_fdre_C_R)       -0.631    14.538    instDecodeCmd/fpower_reg[0]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/fpower_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.918ns (21.396%)  route 3.373ns (78.604%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 r  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.669     7.529    instCommProtRx/avg_power_reg[0]_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=23, routed)          1.189     8.842    instCommProtRx/r_cmd_reg[2]_1[0]
    SLICE_X11Y112        LUT3 (Prop_lut3_I0_O)        0.152     8.994 r  instCommProtRx/fpower[2]_i_1/O
                         net (fo=3, routed)           0.516     9.511    instDecodeCmd/SR[0]
    SLICE_X9Y111         FDRE                                         r  instDecodeCmd/fpower_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.505    14.927    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  instDecodeCmd/fpower_reg[1]/C
                         clock pessimism              0.277    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y111         FDRE (Setup_fdre_C_R)       -0.631    14.538    instDecodeCmd/fpower_reg[1]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.890ns (21.312%)  route 3.286ns (78.688%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 r  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.669     7.529    instCommProtRx/avg_power_reg[0]_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=23, routed)          0.804     8.458    instCommProtRx/r_cmd_reg[2]_1[0]
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.124     8.582 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.815     9.396    instDecodeCmd/lpower_reg[6]_1[0]
    SLICE_X8Y112         FDRE                                         r  instDecodeCmd/lpower_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.504    14.926    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X8Y112         FDRE                                         r  instDecodeCmd/lpower_reg[0]/C
                         clock pessimism              0.277    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y112         FDRE (Setup_fdre_C_R)       -0.524    14.644    instDecodeCmd/lpower_reg[0]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.890ns (21.312%)  route 3.286ns (78.688%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 r  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.669     7.529    instCommProtRx/avg_power_reg[0]_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=23, routed)          0.804     8.458    instCommProtRx/r_cmd_reg[2]_1[0]
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.124     8.582 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.815     9.396    instDecodeCmd/lpower_reg[6]_1[0]
    SLICE_X8Y112         FDRE                                         r  instDecodeCmd/lpower_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.504    14.926    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X8Y112         FDRE                                         r  instDecodeCmd/lpower_reg[1]/C
                         clock pessimism              0.277    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y112         FDRE (Setup_fdre_C_R)       -0.524    14.644    instDecodeCmd/lpower_reg[1]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.890ns (21.312%)  route 3.286ns (78.688%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 r  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.669     7.529    instCommProtRx/avg_power_reg[0]_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=23, routed)          0.804     8.458    instCommProtRx/r_cmd_reg[2]_1[0]
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.124     8.582 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.815     9.396    instDecodeCmd/lpower_reg[6]_1[0]
    SLICE_X8Y112         FDRE                                         r  instDecodeCmd/lpower_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.504    14.926    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X8Y112         FDRE                                         r  instDecodeCmd/lpower_reg[2]/C
                         clock pessimism              0.277    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y112         FDRE (Setup_fdre_C_R)       -0.524    14.644    instDecodeCmd/lpower_reg[2]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDSetMI_reg__0_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.856ns (19.040%)  route 3.640ns (80.960%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.619     5.221    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  instUaRx/synlatch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  instUaRx/synlatch_reg[2]/Q
                         net (fo=7, routed)           1.178     6.855    instUaRx/rxdata[2]
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     6.979 f  instUaRx/fpower[6]_i_5/O
                         net (fo=3, routed)           0.824     7.804    instCommProtRx/avg_power_reg[0]
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.928 r  instCommProtRx/sensors[3]_i_3/O
                         net (fo=8, routed)           1.097     9.025    instCommProtRx/sensors[3]_i_3_n_0
    SLICE_X7Y115         LUT3 (Prop_lut3_I1_O)        0.152     9.177 r  instCommProtRx/poDCMDSetMI__0_C_i_1/O
                         net (fo=2, routed)           0.540     9.717    instDecodeCmd/poDCMDSetMI_reg__0_P_1
    SLICE_X6Y116         FDCE                                         r  instDecodeCmd/poDCMDSetMI_reg__0_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.580    15.002    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X6Y116         FDCE                                         r  instDecodeCmd/poDCMDSetMI_reg__0_C/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X6Y116         FDCE (Setup_fdce_C_D)       -0.239    14.987    instDecodeCmd/poDCMDSetMI_reg__0_C
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDSetMD_reg__0_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.828ns (18.140%)  route 3.737ns (81.860%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.619     5.221    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  instUaRx/synlatch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  instUaRx/synlatch_reg[2]/Q
                         net (fo=7, routed)           1.178     6.855    instUaRx/rxdata[2]
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     6.979 f  instUaRx/fpower[6]_i_5/O
                         net (fo=3, routed)           0.824     7.804    instCommProtRx/avg_power_reg[0]
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.928 r  instCommProtRx/sensors[3]_i_3/O
                         net (fo=8, routed)           1.097     9.025    instCommProtRx/sensors[3]_i_3_n_0
    SLICE_X7Y115         LUT3 (Prop_lut3_I1_O)        0.124     9.149 r  instCommProtRx/poDCMDSetMD__0_C_i_1/O
                         net (fo=2, routed)           0.637     9.786    instDecodeCmd/poDCMDSetMD_reg__0_P_0
    SLICE_X3Y113         FDPE                                         r  instDecodeCmd/poDCMDSetMD_reg__0_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.584    15.006    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X3Y113         FDPE                                         r  instDecodeCmd/poDCMDSetMD_reg__0_P/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X3Y113         FDPE (Setup_fdpe_C_D)       -0.067    15.163    instDecodeCmd/poDCMDSetMD_reg__0_P
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.890ns (21.941%)  route 3.166ns (78.059%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 r  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.669     7.529    instCommProtRx/avg_power_reg[0]_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=23, routed)          0.804     8.458    instCommProtRx/r_cmd_reg[2]_1[0]
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.124     8.582 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.695     9.277    instDecodeCmd/lpower_reg[6]_1[0]
    SLICE_X6Y111         FDRE                                         r  instDecodeCmd/lpower_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.584    15.006    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X6Y111         FDRE                                         r  instDecodeCmd/lpower_reg[5]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    14.706    instDecodeCmd/lpower_reg[5]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.890ns (21.941%)  route 3.166ns (78.059%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 r  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.669     7.529    instCommProtRx/avg_power_reg[0]_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.653 r  instCommProtRx/fpower[6]_i_1/O
                         net (fo=23, routed)          0.804     8.458    instCommProtRx/r_cmd_reg[2]_1[0]
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.124     8.582 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.695     9.277    instDecodeCmd/lpower_reg[6]_1[0]
    SLICE_X6Y111         FDRE                                         r  instDecodeCmd/lpower_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.584    15.006    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X6Y111         FDRE                                         r  instDecodeCmd/lpower_reg[6]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    14.706    instDecodeCmd/lpower_reg[6]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  5.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/synlatch_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  instUaRx/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  instUaRx/FSM_onehot_state_reg[7]/Q
                         net (fo=5, routed)           0.126     1.747    instUaRx/instUaRxBRG/Q[7]
    SLICE_X8Y119         LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  instUaRx/instUaRxBRG/synlatch[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    instUaRx/instUaRxBRG_n_6
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.830     1.995    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[5]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.121     1.614    instUaRx/synlatch_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 instUaRx/synlatch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/r_cmd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.563%)  route 0.155ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.483    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  instUaRx/synlatch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  instUaRx/synlatch_reg[4]/Q
                         net (fo=5, routed)           0.155     1.780    instCommProtRx/rxdata[4]
    SLICE_X11Y116        FDRE                                         r  instCommProtRx/r_cmd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.833     1.998    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X11Y116        FDRE                                         r  instCommProtRx/r_cmd_reg[4]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X11Y116        FDRE (Hold_fdre_C_D)         0.075     1.593    instCommProtRx/r_cmd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 instUaTx/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.908%)  route 0.119ns (42.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.588     1.507    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  instUaTx/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  instUaTx/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.119     1.791    instUaTx/FSM_onehot_state_reg_n_0_[4]
    SLICE_X6Y119         FDRE                                         r  instUaTx/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.857     2.023    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  instUaTx/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.076     1.598    instUaTx/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 instUaTx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.683%)  route 0.135ns (39.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.509    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X6Y118         FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  instUaTx/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.135     1.809    instUaTx/instUaTxBRG/Q[0]
    SLICE_X6Y117         LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  instUaTx/instUaTxBRG/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    instUaTx/instUaTxBRG_n_3
    SLICE_X6Y117         FDRE                                         r  instUaTx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     2.025    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  instUaTx/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X6Y117         FDRE (Hold_fdre_C_D)         0.120     1.644    instUaTx/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.261%)  route 0.192ns (50.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.565     1.484    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X9Y115         FDCE                                         r  instCommProtRx/instTTrigger/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  instCommProtRx/instTTrigger/trigger_reg/Q
                         net (fo=9, routed)           0.192     1.817    instCommProtRx/instTTrigger/tout
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  instCommProtRx/instTTrigger/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    instCommProtRx/instTTrigger_n_3
    SLICE_X10Y115        FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.834     1.999    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.121     1.640    instCommProtRx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.482    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  instUaRx/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  instUaRx/FSM_onehot_state_reg[10]/Q
                         net (fo=3, routed)           0.086     1.696    instUaRx/FSM_onehot_state_reg_n_0_[10]
    SLICE_X9Y117         LUT3 (Prop_lut3_I0_O)        0.099     1.795 r  instUaRx/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    instUaRx/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X9Y117         FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.832     1.997    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y117         FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X9Y117         FDSE (Hold_fdse_C_D)         0.091     1.573    instUaRx/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/synlatch_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.297%)  route 0.163ns (46.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.481    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  instUaRx/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  instUaRx/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.163     1.785    instUaRx/instUaRxBRG/Q[4]
    SLICE_X9Y118         LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  instUaRx/instUaRxBRG/synlatch[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    instUaRx/instUaRxBRG_n_9
    SLICE_X9Y118         FDRE                                         r  instUaRx/synlatch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.831     1.996    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  instUaRx/synlatch_reg[2]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X9Y118         FDRE (Hold_fdre_C_D)         0.092     1.608    instUaRx/synlatch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/synlatch_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.309%)  route 0.144ns (43.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.482    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  instUaRx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  instUaRx/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.144     1.768    instUaRx/instUaRxBRG/Q[1]
    SLICE_X9Y116         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  instUaRx/instUaRxBRG/synlatch[7]_i_1/O
                         net (fo=1, routed)           0.000     1.813    instUaRx/instUaRxBRG_n_4
    SLICE_X9Y116         FDRE                                         r  instUaRx/synlatch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.833     1.998    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  instUaRx/synlatch_reg[7]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.092     1.589    instUaRx/synlatch_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 instCommProtRx/instTTrigger/trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.002%)  route 0.194ns (50.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.565     1.484    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X9Y115         FDCE                                         r  instCommProtRx/instTTrigger/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  instCommProtRx/instTTrigger/trigger_reg/Q
                         net (fo=9, routed)           0.194     1.819    instCommProtRx/instTTrigger/tout
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  instCommProtRx/instTTrigger/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.864    instCommProtRx/instTTrigger_n_4
    SLICE_X10Y115        FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.834     1.999    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.120     1.639    instCommProtRx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 instCommProtRx/r_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/avg_power_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.823%)  route 0.173ns (48.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.565     1.484    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X11Y114        FDRE                                         r  instCommProtRx/r_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  instCommProtRx/r_data_reg[9]/Q
                         net (fo=38, routed)          0.173     1.798    instCommProtRx/data[9]
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  instCommProtRx/avg_power[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    instDecodeCmd/avg_power_reg[6]_0[1]
    SLICE_X9Y114         FDRE                                         r  instDecodeCmd/avg_power_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     2.000    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X9Y114         FDRE                                         r  instDecodeCmd/avg_power_reg[3]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.091     1.611    instDecodeCmd/avg_power_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { piIMClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  piIMClk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y108   instComStatus/auxCount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y110   instComStatus/auxCount_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y110   instComStatus/auxCount_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y111   instComStatus/auxCount_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y111   instComStatus/auxCount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y111   instComStatus/auxCount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y111   instComStatus/auxCount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y112   instComStatus/auxCount_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y112   instComStatus/auxCount_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   instComStatus/auxCount_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   instComStatus/auxCount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y110   instComStatus/auxCount_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y110   instComStatus/auxCount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y110   instComStatus/auxCount_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y110   instComStatus/auxCount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   instComStatus/auxCount_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   instComStatus/auxCount_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   instComStatus/auxCount_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   instComStatus/auxCount_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   instComStatus/auxCount_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y108   instComStatus/auxCount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y110   instComStatus/auxCount_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y110   instComStatus/auxCount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y110   instComStatus/auxCount_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y110   instComStatus/auxCount_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   instComStatus/auxCount_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   instComStatus/auxCount_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   instComStatus/auxCount_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   instComStatus/auxCount_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 instUaRx/instUaRxBRG/auxCount_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.897ns (25.228%)  route 2.659ns (74.772%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.619     5.221    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X10Y119        FDSE                                         r  instUaRx/instUaRxBRG/auxCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDSE (Prop_fdse_C_Q)         0.478     5.699 r  instUaRx/instUaRxBRG/auxCount_reg[12]/Q
                         net (fo=4, routed)           0.875     6.574    instUaRx/instUaRxBRG/auxCount[12]
    SLICE_X10Y118        LUT4 (Prop_lut4_I1_O)        0.295     6.869 r  instUaRx/instUaRxBRG/rxrdy_i_4/O
                         net (fo=2, routed)           0.667     7.536    instUaRx/instUaRxBRG/rxrdy_i_4_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I3_O)        0.124     7.660 f  instUaRx/instUaRxBRG/rxrdy_i_1/O
                         net (fo=28, routed)          1.117     8.777    instCommProtRx/instTTrigger/rxc
    SLICE_X8Y118         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.498    14.920    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[16]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X8Y118         FDCE (Recov_fdce_C_CLR)     -0.319    14.825    instCommProtRx/instTTrigger/auxCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 instUaRx/instUaRxBRG/auxCount_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.897ns (25.228%)  route 2.659ns (74.772%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.619     5.221    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X10Y119        FDSE                                         r  instUaRx/instUaRxBRG/auxCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDSE (Prop_fdse_C_Q)         0.478     5.699 r  instUaRx/instUaRxBRG/auxCount_reg[12]/Q
                         net (fo=4, routed)           0.875     6.574    instUaRx/instUaRxBRG/auxCount[12]
    SLICE_X10Y118        LUT4 (Prop_lut4_I1_O)        0.295     6.869 r  instUaRx/instUaRxBRG/rxrdy_i_4/O
                         net (fo=2, routed)           0.667     7.536    instUaRx/instUaRxBRG/rxrdy_i_4_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I3_O)        0.124     7.660 f  instUaRx/instUaRxBRG/rxrdy_i_1/O
                         net (fo=28, routed)          1.117     8.777    instCommProtRx/instTTrigger/rxc
    SLICE_X8Y118         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.498    14.920    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[17]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X8Y118         FDCE (Recov_fdce_C_CLR)     -0.319    14.825    instCommProtRx/instTTrigger/auxCount_reg[17]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 instUaRx/instUaRxBRG/auxCount_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.897ns (25.228%)  route 2.659ns (74.772%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.619     5.221    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X10Y119        FDSE                                         r  instUaRx/instUaRxBRG/auxCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDSE (Prop_fdse_C_Q)         0.478     5.699 r  instUaRx/instUaRxBRG/auxCount_reg[12]/Q
                         net (fo=4, routed)           0.875     6.574    instUaRx/instUaRxBRG/auxCount[12]
    SLICE_X10Y118        LUT4 (Prop_lut4_I1_O)        0.295     6.869 r  instUaRx/instUaRxBRG/rxrdy_i_4/O
                         net (fo=2, routed)           0.667     7.536    instUaRx/instUaRxBRG/rxrdy_i_4_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I3_O)        0.124     7.660 f  instUaRx/instUaRxBRG/rxrdy_i_1/O
                         net (fo=28, routed)          1.117     8.777    instCommProtRx/instTTrigger/rxc
    SLICE_X8Y118         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.498    14.920    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[18]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X8Y118         FDCE (Recov_fdce_C_CLR)     -0.319    14.825    instCommProtRx/instTTrigger/auxCount_reg[18]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 instUaRx/instUaRxBRG/auxCount_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.897ns (25.228%)  route 2.659ns (74.772%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.619     5.221    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X10Y119        FDSE                                         r  instUaRx/instUaRxBRG/auxCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDSE (Prop_fdse_C_Q)         0.478     5.699 r  instUaRx/instUaRxBRG/auxCount_reg[12]/Q
                         net (fo=4, routed)           0.875     6.574    instUaRx/instUaRxBRG/auxCount[12]
    SLICE_X10Y118        LUT4 (Prop_lut4_I1_O)        0.295     6.869 r  instUaRx/instUaRxBRG/rxrdy_i_4/O
                         net (fo=2, routed)           0.667     7.536    instUaRx/instUaRxBRG/rxrdy_i_4_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I3_O)        0.124     7.660 f  instUaRx/instUaRxBRG/rxrdy_i_1/O
                         net (fo=28, routed)          1.117     8.777    instCommProtRx/instTTrigger/rxc
    SLICE_X8Y118         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.498    14.920    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X8Y118         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[19]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X8Y118         FDCE (Recov_fdce_C_CLR)     -0.319    14.825    instCommProtRx/instTTrigger/auxCount_reg[19]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.766ns (21.647%)  route 2.773ns (78.353%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 f  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.664     7.524    instUaRx/synlatch_reg[5]_0
    SLICE_X11Y115        LUT5 (Prop_lut5_I0_O)        0.124     7.648 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=30, routed)          1.111     8.759    instComStatus/cmdc
    SLICE_X10Y108        FDCE                                         f  instComStatus/auxCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.510    14.932    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X10Y108        FDCE                                         r  instComStatus/auxCount_reg[0]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y108        FDCE (Recov_fdce_C_CLR)     -0.319    14.837    instComStatus/auxCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.766ns (21.647%)  route 2.773ns (78.353%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 f  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.664     7.524    instUaRx/synlatch_reg[5]_0
    SLICE_X11Y115        LUT5 (Prop_lut5_I0_O)        0.124     7.648 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=30, routed)          1.111     8.759    instComStatus/cmdc
    SLICE_X10Y108        FDCE                                         f  instComStatus/auxCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.510    14.932    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X10Y108        FDCE                                         r  instComStatus/auxCount_reg[1]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y108        FDCE (Recov_fdce_C_CLR)     -0.319    14.837    instComStatus/auxCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.766ns (21.647%)  route 2.773ns (78.353%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 f  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.664     7.524    instUaRx/synlatch_reg[5]_0
    SLICE_X11Y115        LUT5 (Prop_lut5_I0_O)        0.124     7.648 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=30, routed)          1.111     8.759    instComStatus/cmdc
    SLICE_X10Y108        FDCE                                         f  instComStatus/auxCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.510    14.932    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X10Y108        FDCE                                         r  instComStatus/auxCount_reg[2]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y108        FDCE (Recov_fdce_C_CLR)     -0.319    14.837    instComStatus/auxCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.766ns (21.647%)  route 2.773ns (78.353%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 f  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.664     7.524    instUaRx/synlatch_reg[5]_0
    SLICE_X11Y115        LUT5 (Prop_lut5_I0_O)        0.124     7.648 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=30, routed)          1.111     8.759    instComStatus/cmdc
    SLICE_X10Y108        FDCE                                         f  instComStatus/auxCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.510    14.932    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X10Y108        FDCE                                         r  instComStatus/auxCount_reg[3]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y108        FDCE (Recov_fdce_C_CLR)     -0.319    14.837    instComStatus/auxCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/trigger_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.766ns (22.497%)  route 2.639ns (77.503%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 f  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.664     7.524    instUaRx/synlatch_reg[5]_0
    SLICE_X11Y115        LUT5 (Prop_lut5_I0_O)        0.124     7.648 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=30, routed)          0.977     8.625    instComStatus/cmdc
    SLICE_X11Y110        FDCE                                         f  instComStatus/trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.509    14.931    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X11Y110        FDCE                                         r  instComStatus/trigger_reg/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X11Y110        FDCE (Recov_fdce_C_CLR)     -0.405    14.750    instComStatus/trigger_reg
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.766ns (22.225%)  route 2.681ns (77.775%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.618     5.220    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.998     6.737    instUaRx/rxdata[6]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.124     6.861 f  instUaRx/fpower[6]_i_6/O
                         net (fo=4, routed)           0.664     7.524    instUaRx/synlatch_reg[5]_0
    SLICE_X11Y115        LUT5 (Prop_lut5_I0_O)        0.124     7.648 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=30, routed)          1.018     8.667    instComStatus/cmdc
    SLICE_X10Y109        FDCE                                         f  instComStatus/auxCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.509    14.931    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X10Y109        FDCE                                         r  instComStatus/auxCount_reg[4]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X10Y109        FDCE (Recov_fdce_C_CLR)     -0.319    14.836    instComStatus/auxCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  6.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 instUaRx/instUaRxBRG/auxCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.291ns (46.184%)  route 0.339ns (53.816%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.482    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  instUaRx/instUaRxBRG/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.148     1.630 r  instUaRx/instUaRxBRG/auxCount_reg[2]/Q
                         net (fo=3, routed)           0.073     1.703    instUaRx/instUaRxBRG/auxCount[2]
    SLICE_X10Y117        LUT6 (Prop_lut6_I3_O)        0.098     1.801 f  instUaRx/instUaRxBRG/rxrdy_i_2/O
                         net (fo=3, routed)           0.077     1.878    instUaRx/instUaRxBRG/rxrdy_i_2_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I1_O)        0.045     1.923 f  instUaRx/instUaRxBRG/rxrdy_i_1/O
                         net (fo=28, routed)          0.189     2.113    instCommProtRx/instTTrigger/rxc
    SLICE_X8Y117         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.832     1.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[12]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X8Y117         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    instCommProtRx/instTTrigger/auxCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 instUaRx/instUaRxBRG/auxCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.291ns (46.184%)  route 0.339ns (53.816%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.482    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  instUaRx/instUaRxBRG/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.148     1.630 r  instUaRx/instUaRxBRG/auxCount_reg[2]/Q
                         net (fo=3, routed)           0.073     1.703    instUaRx/instUaRxBRG/auxCount[2]
    SLICE_X10Y117        LUT6 (Prop_lut6_I3_O)        0.098     1.801 f  instUaRx/instUaRxBRG/rxrdy_i_2/O
                         net (fo=3, routed)           0.077     1.878    instUaRx/instUaRxBRG/rxrdy_i_2_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I1_O)        0.045     1.923 f  instUaRx/instUaRxBRG/rxrdy_i_1/O
                         net (fo=28, routed)          0.189     2.113    instCommProtRx/instTTrigger/rxc
    SLICE_X8Y117         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.832     1.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[13]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X8Y117         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    instCommProtRx/instTTrigger/auxCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 instUaRx/instUaRxBRG/auxCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.291ns (46.184%)  route 0.339ns (53.816%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.482    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  instUaRx/instUaRxBRG/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.148     1.630 r  instUaRx/instUaRxBRG/auxCount_reg[2]/Q
                         net (fo=3, routed)           0.073     1.703    instUaRx/instUaRxBRG/auxCount[2]
    SLICE_X10Y117        LUT6 (Prop_lut6_I3_O)        0.098     1.801 f  instUaRx/instUaRxBRG/rxrdy_i_2/O
                         net (fo=3, routed)           0.077     1.878    instUaRx/instUaRxBRG/rxrdy_i_2_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I1_O)        0.045     1.923 f  instUaRx/instUaRxBRG/rxrdy_i_1/O
                         net (fo=28, routed)          0.189     2.113    instCommProtRx/instTTrigger/rxc
    SLICE_X8Y117         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.832     1.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X8Y117         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    instCommProtRx/instTTrigger/auxCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 instUaRx/instUaRxBRG/auxCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.291ns (46.184%)  route 0.339ns (53.816%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.482    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  instUaRx/instUaRxBRG/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.148     1.630 r  instUaRx/instUaRxBRG/auxCount_reg[2]/Q
                         net (fo=3, routed)           0.073     1.703    instUaRx/instUaRxBRG/auxCount[2]
    SLICE_X10Y117        LUT6 (Prop_lut6_I3_O)        0.098     1.801 f  instUaRx/instUaRxBRG/rxrdy_i_2/O
                         net (fo=3, routed)           0.077     1.878    instUaRx/instUaRxBRG/rxrdy_i_2_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I1_O)        0.045     1.923 f  instUaRx/instUaRxBRG/rxrdy_i_1/O
                         net (fo=28, routed)          0.189     2.113    instCommProtRx/instTTrigger/rxc
    SLICE_X8Y117         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.832     1.997    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X8Y117         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[15]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X8Y117         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    instCommProtRx/instTTrigger/auxCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 instUaRx/instUaRxBRG/auxCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.291ns (44.838%)  route 0.358ns (55.162%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.482    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  instUaRx/instUaRxBRG/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.148     1.630 r  instUaRx/instUaRxBRG/auxCount_reg[2]/Q
                         net (fo=3, routed)           0.073     1.703    instUaRx/instUaRxBRG/auxCount[2]
    SLICE_X10Y117        LUT6 (Prop_lut6_I3_O)        0.098     1.801 f  instUaRx/instUaRxBRG/rxrdy_i_2/O
                         net (fo=3, routed)           0.077     1.878    instUaRx/instUaRxBRG/rxrdy_i_2_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I1_O)        0.045     1.923 f  instUaRx/instUaRxBRG/rxrdy_i_1/O
                         net (fo=28, routed)          0.208     2.131    instCommProtRx/instTTrigger/rxc
    SLICE_X8Y116         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.833     1.998    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[10]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X8Y116         FDCE (Remov_fdce_C_CLR)     -0.067     1.451    instCommProtRx/instTTrigger/auxCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 instUaRx/instUaRxBRG/auxCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.291ns (44.838%)  route 0.358ns (55.162%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.482    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  instUaRx/instUaRxBRG/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.148     1.630 r  instUaRx/instUaRxBRG/auxCount_reg[2]/Q
                         net (fo=3, routed)           0.073     1.703    instUaRx/instUaRxBRG/auxCount[2]
    SLICE_X10Y117        LUT6 (Prop_lut6_I3_O)        0.098     1.801 f  instUaRx/instUaRxBRG/rxrdy_i_2/O
                         net (fo=3, routed)           0.077     1.878    instUaRx/instUaRxBRG/rxrdy_i_2_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I1_O)        0.045     1.923 f  instUaRx/instUaRxBRG/rxrdy_i_1/O
                         net (fo=28, routed)          0.208     2.131    instCommProtRx/instTTrigger/rxc
    SLICE_X8Y116         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.833     1.998    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[11]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X8Y116         FDCE (Remov_fdce_C_CLR)     -0.067     1.451    instCommProtRx/instTTrigger/auxCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 instUaRx/instUaRxBRG/auxCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.291ns (44.838%)  route 0.358ns (55.162%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.482    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  instUaRx/instUaRxBRG/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.148     1.630 r  instUaRx/instUaRxBRG/auxCount_reg[2]/Q
                         net (fo=3, routed)           0.073     1.703    instUaRx/instUaRxBRG/auxCount[2]
    SLICE_X10Y117        LUT6 (Prop_lut6_I3_O)        0.098     1.801 f  instUaRx/instUaRxBRG/rxrdy_i_2/O
                         net (fo=3, routed)           0.077     1.878    instUaRx/instUaRxBRG/rxrdy_i_2_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I1_O)        0.045     1.923 f  instUaRx/instUaRxBRG/rxrdy_i_1/O
                         net (fo=28, routed)          0.208     2.131    instCommProtRx/instTTrigger/rxc
    SLICE_X8Y116         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.833     1.998    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[8]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X8Y116         FDCE (Remov_fdce_C_CLR)     -0.067     1.451    instCommProtRx/instTTrigger/auxCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 instUaRx/instUaRxBRG/auxCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.291ns (44.838%)  route 0.358ns (55.162%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.482    instUaRx/instUaRxBRG/piIMClk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  instUaRx/instUaRxBRG/auxCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.148     1.630 r  instUaRx/instUaRxBRG/auxCount_reg[2]/Q
                         net (fo=3, routed)           0.073     1.703    instUaRx/instUaRxBRG/auxCount[2]
    SLICE_X10Y117        LUT6 (Prop_lut6_I3_O)        0.098     1.801 f  instUaRx/instUaRxBRG/rxrdy_i_2/O
                         net (fo=3, routed)           0.077     1.878    instUaRx/instUaRxBRG/rxrdy_i_2_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I1_O)        0.045     1.923 f  instUaRx/instUaRxBRG/rxrdy_i_1/O
                         net (fo=28, routed)          0.208     2.131    instCommProtRx/instTTrigger/rxc
    SLICE_X8Y116         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.833     1.998    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X8Y116         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[9]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X8Y116         FDCE (Remov_fdce_C_CLR)     -0.067     1.451    instCommProtRx/instTTrigger/auxCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 instUaRx/synlatch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.772%)  route 0.536ns (74.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.483    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  instUaRx/synlatch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  instUaRx/synlatch_reg[1]/Q
                         net (fo=9, routed)           0.333     1.958    instUaRx/rxdata[1]
    SLICE_X11Y115        LUT5 (Prop_lut5_I2_O)        0.045     2.003 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=30, routed)          0.203     2.205    instComStatus/cmdc
    SLICE_X10Y113        FDCE                                         f  instComStatus/auxCount_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     2.000    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X10Y113        FDCE                                         r  instComStatus/auxCount_reg[20]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X10Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.453    instComStatus/auxCount_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 instUaRx/synlatch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.772%)  route 0.536ns (74.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.483    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  instUaRx/synlatch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  instUaRx/synlatch_reg[1]/Q
                         net (fo=9, routed)           0.333     1.958    instUaRx/rxdata[1]
    SLICE_X11Y115        LUT5 (Prop_lut5_I2_O)        0.045     2.003 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=30, routed)          0.203     2.205    instComStatus/cmdc
    SLICE_X10Y113        FDCE                                         f  instComStatus/auxCount_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     2.000    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X10Y113        FDCE                                         r  instComStatus/auxCount_reg[21]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X10Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.453    instComStatus/auxCount_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.752    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMDirMD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.895ns  (logic 5.393ns (33.928%)  route 10.502ns (66.072%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         6.607     8.116    instHBridgeCtrlMD/piIMRst_IBUF
    SLICE_X10Y102        LUT2 (Prop_lut2_I0_O)        0.150     8.266 r  instHBridgeCtrlMD/poIMDirMD_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.895    12.162    poIMDirMD_OBUF[1]
    H5                   OBUF (Prop_obuf_I_O)         3.734    15.895 r  poIMDirMD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.895    poIMDirMD[1]
    H5                                                                r  poIMDirMD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMDirMD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.416ns  (logic 5.144ns (33.367%)  route 10.272ns (66.633%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         6.607     8.116    instHBridgeCtrlMD/piIMRst_IBUF
    SLICE_X10Y102        LUT2 (Prop_lut2_I1_O)        0.124     8.240 r  instHBridgeCtrlMD/poIMDirMD_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.665    11.906    poIMDirMD_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         3.511    15.416 r  poIMDirMD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.416    poIMDirMD[0]
    J5                                                                r  poIMDirMD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMDirMI[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.922ns  (logic 5.404ns (38.815%)  route 8.518ns (61.185%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         5.189     6.698    instHBridgeCtrlMI/piIMRst_IBUF
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.116     6.814 r  instHBridgeCtrlMI/poIMDirMI_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.329    10.143    poIMDirMI_OBUF[1]
    T9                   OBUF (Prop_obuf_I_O)         3.778    13.922 r  poIMDirMI_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.922    poIMDirMI[1]
    T9                                                                r  poIMDirMI[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMDirMI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.896ns  (logic 5.210ns (37.496%)  route 8.685ns (62.504%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         5.189     6.698    instHBridgeCtrlMI/piIMRst_IBUF
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.124     6.822 r  instHBridgeCtrlMI/poIMDirMI_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.497    10.319    poIMDirMI_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.896 r  poIMDirMI_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.896    poIMDirMI[0]
    T10                                                               r  poIMDirMI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.414ns  (logic 5.221ns (38.923%)  route 8.193ns (61.077%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=107, routed)         4.867     6.409    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X0Y100         LUT5 (Prop_lut5_I4_O)        0.124     6.533 r  instToDisplay/instCounter/g0_b2/O
                         net (fo=1, routed)           3.325     9.858    poIMSevSeg_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.414 r  poIMSevSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.414    poIMSevSeg[2]
    R10                                                               r  poIMSevSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.966ns  (logic 5.199ns (40.098%)  route 7.767ns (59.902%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=107, routed)         5.040     6.582    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X0Y100         LUT5 (Prop_lut5_I4_O)        0.124     6.706 r  instToDisplay/instCounter/g0_b6/O
                         net (fo=1, routed)           2.726     9.432    poIMSevSeg_OBUF[6]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.966 r  poIMSevSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.966    poIMSevSeg[6]
    P15                                                               r  poIMSevSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.915ns  (logic 5.430ns (42.048%)  route 7.485ns (57.952%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=107, routed)         5.039     6.581    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X0Y100         LUT5 (Prop_lut5_I4_O)        0.154     6.735 r  instToDisplay/instCounter/g0_b5/O
                         net (fo=1, routed)           2.446     9.180    poIMSevSeg_OBUF[5]
    R15                  OBUF (Prop_obuf_I_O)         3.735    12.915 r  poIMSevSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.915    poIMSevSeg[5]
    R15                                                               r  poIMSevSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.868ns  (logic 5.213ns (40.512%)  route 7.655ns (59.488%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=107, routed)         4.875     6.417    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X0Y100         LUT5 (Prop_lut5_I4_O)        0.124     6.541 r  instToDisplay/instCounter/g0_b0/O
                         net (fo=1, routed)           2.780     9.320    poIMSevSeg_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.868 r  poIMSevSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.868    poIMSevSeg[0]
    V16                                                               r  poIMSevSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMPowerMD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.787ns  (logic 5.165ns (40.391%)  route 7.622ns (59.609%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         4.939     6.448    instHBridgeCtrlMD/instPwmGen/piIMRst_IBUF
    SLICE_X2Y108         LUT3 (Prop_lut3_I2_O)        0.124     6.572 r  instHBridgeCtrlMD/instPwmGen/poIMPowerMD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.683     9.255    poIMPowerMD_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.531    12.787 r  poIMPowerMD_OBUF_inst/O
                         net (fo=0)                   0.000    12.787    poIMPowerMD
    N17                                                               r  poIMPowerMD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMPowerMI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.628ns  (logic 5.168ns (40.926%)  route 7.460ns (59.074%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         4.929     6.438    instHBridgeCtrlMI/instPwmGen/piIMRst_IBUF
    SLICE_X2Y108         LUT3 (Prop_lut3_I2_O)        0.124     6.562 r  instHBridgeCtrlMI/instPwmGen/poIMPowerMI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.531     9.093    poIMPowerMI_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.535    12.628 r  poIMPowerMI_OBUF_inst/O
                         net (fo=0)                   0.000    12.628    poIMPowerMI
    P18                                                               r  poIMPowerMI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instDecodeCmd/flop_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            instDecodeCmd/poDCMDSetMD_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE                         0.000     0.000 r  instDecodeCmd/flop_reg/C
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instDecodeCmd/flop_reg/Q
                         net (fo=3, routed)           0.128     0.292    instDecodeCmd/flop
    SLICE_X2Y115         FDRE                                         r  instDecodeCmd/poDCMDSetMD_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/instPwmGen/powerCount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMI/instPwmGen/powerCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.293ns (78.142%)  route 0.082ns (21.858%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE                         0.000     0.000 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[4]/C
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[4]/Q
                         net (fo=6, routed)           0.082     0.276    instHBridgeCtrlMI/instPwmGen/powerCount[4]
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.099     0.375 r  instHBridgeCtrlMI/instPwmGen/powerCount[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.375    instHBridgeCtrlMI/instPwmGen/powerCount_0[5]
    SLICE_X3Y110         FDCE                                         r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/instPwmGen/powerCount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/instPwmGen/powerCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.300ns (78.597%)  route 0.082ns (21.403%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE                         0.000     0.000 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[4]/C
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.201     0.201 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[4]/Q
                         net (fo=6, routed)           0.082     0.283    instHBridgeCtrlMD/instPwmGen/powerCount[4]
    SLICE_X5Y109         LUT6 (Prop_lut6_I5_O)        0.099     0.382 r  instHBridgeCtrlMD/instPwmGen/powerCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.382    instHBridgeCtrlMD/instPwmGen/powerCount_0[5]
    SLICE_X5Y109         FDCE                                         r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/instPwmGen/powerCount_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.259ns (64.201%)  route 0.144ns (35.799%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE                         0.000     0.000 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/C
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.214     0.214 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/Q
                         net (fo=7, routed)           0.144     0.358    instHBridgeCtrlMD/instPwmGen/powerCount[2]
    SLICE_X5Y109         LUT6 (Prop_lut6_I2_O)        0.045     0.403 r  instHBridgeCtrlMD/instPwmGen/powerCount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.403    instHBridgeCtrlMD/instPwmGen/powerCount_0[6]
    SLICE_X5Y109         FDCE                                         r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.259ns (63.727%)  route 0.147ns (36.273%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE                         0.000     0.000 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/C
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.214     0.214 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/Q
                         net (fo=7, routed)           0.147     0.361    instHBridgeCtrlMD/instPwmGen/powerCount[2]
    SLICE_X5Y109         LUT6 (Prop_lut6_I0_O)        0.045     0.406 r  instHBridgeCtrlMD/instPwmGen/powerCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.406    instHBridgeCtrlMD/instPwmGen/powerCount_0[2]
    SLICE_X5Y109         FDCE                                         r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/flop_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            instDecodeCmd/flop_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.209ns (49.685%)  route 0.212ns (50.315%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE                         0.000     0.000 r  instDecodeCmd/flop_reg/C
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instDecodeCmd/flop_reg/Q
                         net (fo=3, routed)           0.212     0.376    instDecodeCmd/flop
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  instDecodeCmd/flop_i_1/O
                         net (fo=1, routed)           0.000     0.421    instDecodeCmd/flop_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  instDecodeCmd/flop_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/flop_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            instDecodeCmd/poDCMDSetMI_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.210ns (49.805%)  route 0.212ns (50.195%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE                         0.000     0.000 r  instDecodeCmd/flop_reg/C
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  instDecodeCmd/flop_reg/Q
                         net (fo=3, routed)           0.212     0.376    instDecodeCmd/flop
    SLICE_X2Y115         LUT1 (Prop_lut1_I0_O)        0.046     0.422 r  instDecodeCmd/poDCMDSetMI_i_1/O
                         net (fo=1, routed)           0.000     0.422    instDecodeCmd/p_0_in
    SLICE_X2Y115         FDRE                                         r  instDecodeCmd/poDCMDSetMI_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMI/instPwmGen/powerCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.252ns (58.675%)  route 0.177ns (41.325%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE                         0.000     0.000 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/C
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.207     0.207 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/Q
                         net (fo=7, routed)           0.177     0.384    instHBridgeCtrlMI/instPwmGen/powerCount[3]
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.045     0.429 r  instHBridgeCtrlMI/instPwmGen/powerCount[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.429    instHBridgeCtrlMI/instPwmGen/powerCount_0[2]
    SLICE_X3Y110         FDCE                                         r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMI/instPwmGen/powerCount_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.252ns (58.675%)  route 0.177ns (41.325%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE                         0.000     0.000 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/C
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.207     0.207 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/Q
                         net (fo=7, routed)           0.177     0.384    instHBridgeCtrlMI/instPwmGen/powerCount[3]
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.045     0.429 r  instHBridgeCtrlMI/instPwmGen/powerCount[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.429    instHBridgeCtrlMI/instPwmGen/powerCount_0[6]
    SLICE_X3Y110         FDCE                                         r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/instPwmGen/powerCount_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMI/instPwmGen/powerCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.252ns (58.086%)  route 0.182ns (41.914%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE                         0.000     0.000 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[1]/C
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.207     0.207 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[1]/Q
                         net (fo=6, routed)           0.182     0.389    instHBridgeCtrlMI/instPwmGen/powerCount[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.045     0.434 r  instHBridgeCtrlMI/instPwmGen/powerCount[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.434    instHBridgeCtrlMI/instPwmGen/powerCount_0[1]
    SLICE_X1Y111         FDCE                                         r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instToDisplay/instCounter/val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.154ns  (logic 5.054ns (41.586%)  route 7.100ns (58.414%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.704     5.306    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.518     5.824 r  instToDisplay/instCounter/val_reg[0]/Q
                         net (fo=13, routed)          1.305     7.130    instToDisplay/instCounter/val_reg[0]_1
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.154     7.284 f  instToDisplay/instCounter/poIMDot_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.975     8.258    instHBridgeCtrlMD/poIMDot_1
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.355     8.613 r  instHBridgeCtrlMD/g0_b0_i_10/O
                         net (fo=1, routed)           0.286     8.899    instToDisplay/instCounter/g0_b0_2
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.348     9.247 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           1.209    10.456    instToDisplay/instCounter/dispData[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I2_O)        0.124    10.580 r  instToDisplay/instCounter/g0_b2/O
                         net (fo=1, routed)           3.325    13.905    poIMSevSeg_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.460 r  poIMSevSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.460    poIMSevSeg[2]
    R10                                                               r  poIMSevSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instToDisplay/instCounter/val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.667ns  (logic 5.264ns (45.120%)  route 6.403ns (54.881%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.704     5.306    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.518     5.824 f  instToDisplay/instCounter/val_reg[0]/Q
                         net (fo=13, routed)          1.305     7.130    instToDisplay/instCounter/val_reg[0]_1
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.154     7.284 r  instToDisplay/instCounter/poIMDot_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.975     8.258    instHBridgeCtrlMD/poIMDot_1
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.355     8.613 f  instHBridgeCtrlMD/g0_b0_i_10/O
                         net (fo=1, routed)           0.286     8.899    instToDisplay/instCounter/g0_b0_2
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.348     9.247 f  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           1.392    10.638    instToDisplay/instCounter/dispData[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I2_O)        0.154    10.792 r  instToDisplay/instCounter/g0_b5/O
                         net (fo=1, routed)           2.446    13.238    poIMSevSeg_OBUF[5]
    R15                  OBUF (Prop_obuf_I_O)         3.735    16.973 r  poIMSevSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.973    poIMSevSeg[5]
    R15                                                               r  poIMSevSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instToDisplay/instCounter/val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.597ns  (logic 5.047ns (43.517%)  route 6.550ns (56.483%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.704     5.306    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.518     5.824 r  instToDisplay/instCounter/val_reg[0]/Q
                         net (fo=13, routed)          1.305     7.130    instToDisplay/instCounter/val_reg[0]_1
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.154     7.284 f  instToDisplay/instCounter/poIMDot_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.975     8.258    instHBridgeCtrlMD/poIMDot_1
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.355     8.613 r  instHBridgeCtrlMD/g0_b0_i_10/O
                         net (fo=1, routed)           0.286     8.899    instToDisplay/instCounter/g0_b0_2
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.348     9.247 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           1.205    10.452    instToDisplay/instCounter/dispData[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I2_O)        0.124    10.576 r  instToDisplay/instCounter/g0_b0/O
                         net (fo=1, routed)           2.780    13.355    poIMSevSeg_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    16.903 r  poIMSevSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.903    poIMSevSeg[0]
    V16                                                               r  poIMSevSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instToDisplay/instCounter/val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.486ns  (logic 5.033ns (43.815%)  route 6.453ns (56.185%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.704     5.306    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.518     5.824 r  instToDisplay/instCounter/val_reg[0]/Q
                         net (fo=13, routed)          1.305     7.130    instToDisplay/instCounter/val_reg[0]_1
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.154     7.284 f  instToDisplay/instCounter/poIMDot_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.975     8.258    instHBridgeCtrlMD/poIMDot_1
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.355     8.613 r  instHBridgeCtrlMD/g0_b0_i_10/O
                         net (fo=1, routed)           0.286     8.899    instToDisplay/instCounter/g0_b0_2
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.348     9.247 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           1.161    10.408    instToDisplay/instCounter/dispData[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I2_O)        0.124    10.532 r  instToDisplay/instCounter/g0_b6/O
                         net (fo=1, routed)           2.726    13.259    poIMSevSeg_OBUF[6]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.792 r  poIMSevSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.792    poIMSevSeg[6]
    P15                                                               r  poIMSevSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instToDisplay/instCounter/val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.094ns  (logic 5.062ns (45.624%)  route 6.033ns (54.376%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.704     5.306    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.518     5.824 r  instToDisplay/instCounter/val_reg[0]/Q
                         net (fo=13, routed)          1.305     7.130    instToDisplay/instCounter/val_reg[0]_1
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.154     7.284 f  instToDisplay/instCounter/poIMDot_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.975     8.258    instHBridgeCtrlMD/poIMDot_1
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.355     8.613 r  instHBridgeCtrlMD/g0_b0_i_10/O
                         net (fo=1, routed)           0.286     8.899    instToDisplay/instCounter/g0_b0_2
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.348     9.247 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           1.392    10.638    instToDisplay/instCounter/dispData[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I2_O)        0.124    10.762 r  instToDisplay/instCounter/g0_b4/O
                         net (fo=1, routed)           2.076    12.838    poIMSevSeg_OBUF[4]
    R13                  OBUF (Prop_obuf_I_O)         3.563    16.401 r  poIMSevSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.401    poIMSevSeg[4]
    R13                                                               r  poIMSevSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instToDisplay/instCounter/val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.090ns  (logic 5.235ns (47.204%)  route 5.855ns (52.796%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.704     5.306    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.518     5.824 r  instToDisplay/instCounter/val_reg[0]/Q
                         net (fo=13, routed)          1.305     7.130    instToDisplay/instCounter/val_reg[0]_1
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.154     7.284 f  instToDisplay/instCounter/poIMDot_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.975     8.258    instHBridgeCtrlMD/poIMDot_1
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.355     8.613 r  instHBridgeCtrlMD/g0_b0_i_10/O
                         net (fo=1, routed)           0.286     8.899    instToDisplay/instCounter/g0_b0_2
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.348     9.247 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           1.205    10.452    instToDisplay/instCounter/dispData[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I2_O)        0.118    10.570 r  instToDisplay/instCounter/g0_b1/O
                         net (fo=1, routed)           2.085    12.654    poIMSevSeg_OBUF[1]
    M13                  OBUF (Prop_obuf_I_O)         3.742    16.396 r  poIMSevSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.396    poIMSevSeg[1]
    M13                                                               r  poIMSevSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instToDisplay/instCounter/val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.841ns  (logic 5.243ns (48.366%)  route 5.597ns (51.634%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.704     5.306    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.518     5.824 r  instToDisplay/instCounter/val_reg[0]/Q
                         net (fo=13, routed)          1.305     7.130    instToDisplay/instCounter/val_reg[0]_1
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.154     7.284 f  instToDisplay/instCounter/poIMDot_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.975     8.258    instHBridgeCtrlMD/poIMDot_1
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.355     8.613 r  instHBridgeCtrlMD/g0_b0_i_10/O
                         net (fo=1, routed)           0.286     8.899    instToDisplay/instCounter/g0_b0_2
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.348     9.247 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           1.209    10.456    instToDisplay/instCounter/dispData[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I2_O)        0.119    10.575 r  instToDisplay/instCounter/g0_b3/O
                         net (fo=1, routed)           1.823    12.398    poIMSevSeg_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         3.749    16.147 r  poIMSevSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.147    poIMSevSeg[3]
    R11                                                               r  poIMSevSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instToDisplay/instCounter/val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMDot
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.816ns  (logic 4.688ns (43.340%)  route 6.128ns (56.660%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.704     5.306    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.518     5.824 r  instToDisplay/instCounter/val_reg[0]/Q
                         net (fo=13, routed)          1.305     7.130    instToDisplay/instCounter/val_reg[0]_1
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.154     7.284 f  instToDisplay/instCounter/poIMDot_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.834     8.117    instHBridgeCtrlMD/poIMDot_1
    SLICE_X2Y110         LUT6 (Prop_lut6_I3_O)        0.327     8.444 r  instHBridgeCtrlMD/poIMDot_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.666     9.110    instHBridgeCtrlMD/poIMDot_OBUF_inst_i_5_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I3_O)        0.124     9.234 r  instHBridgeCtrlMD/poIMDot_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.323    12.558    poIMDot_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.565    16.122 r  poIMDot_OBUF_inst/O
                         net (fo=0)                   0.000    16.122    poIMDot
    U11                                                               r  poIMDot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMPowerMD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.016ns  (logic 4.633ns (46.261%)  route 5.382ns (53.739%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.703     5.305    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X5Y113         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  instHBridgeCtrlMD/powerSel_reg[4]/Q
                         net (fo=11, routed)          1.577     7.338    instHBridgeCtrlMD/instPwmGen/Q[4]
    SLICE_X5Y110         LUT4 (Prop_lut4_I1_O)        0.124     7.462 r  instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.462    instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry_i_6_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.860 r  instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry/CO[3]
                         net (fo=1, routed)           1.122     8.982    instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry_n_0
    SLICE_X2Y108         LUT3 (Prop_lut3_I0_O)        0.124     9.106 r  instHBridgeCtrlMD/instPwmGen/poIMPowerMD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.683    11.790    poIMPowerMD_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.531    15.321 r  poIMPowerMD_OBUF_inst/O
                         net (fo=0)                   0.000    15.321    poIMPowerMD
    N17                                                               r  poIMPowerMD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaTx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 4.413ns (45.603%)  route 5.263ns (54.397%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.696     5.298    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  instUaTx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.518     5.816 r  instUaTx/FSM_onehot_state_reg[5]/Q
                         net (fo=2, routed)           1.121     6.937    instUaTx/FSM_onehot_state_reg_n_0_[5]
    SLICE_X6Y119         LUT4 (Prop_lut4_I1_O)        0.124     7.061 r  instUaTx/poIMTx_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.689     7.751    instUaTx/poIMTx_OBUF_inst_i_4_n_0
    SLICE_X6Y119         LUT5 (Prop_lut5_I4_O)        0.124     7.875 r  instUaTx/poIMTx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.799     8.674    instUaTx/poIMTx_OBUF_inst_i_2_n_0
    SLICE_X5Y119         LUT5 (Prop_lut5_I0_O)        0.124     8.798 r  instUaTx/poIMTx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.654    11.452    poIMTx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    14.974 r  poIMTx_OBUF_inst/O
                         net (fo=0)                   0.000    14.974    poIMTx
    D10                                                               r  poIMTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instUaRx/synlatch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.164ns (41.994%)  route 0.227ns (58.006%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  instUaRx/synlatch_reg[5]/Q
                         net (fo=4, routed)           0.227     1.871    instUaTx/D[5]
    SLICE_X7Y119         LDCE                                         r  instUaTx/latch_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/synlatch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.483    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  instUaRx/synlatch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  instUaRx/synlatch_reg[4]/Q
                         net (fo=5, routed)           0.263     1.888    instUaTx/D[4]
    SLICE_X7Y117         LDCE                                         r  instUaTx/latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/synlatch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.141ns (33.630%)  route 0.278ns (66.370%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.481    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  instUaRx/synlatch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  instUaRx/synlatch_reg[2]/Q
                         net (fo=7, routed)           0.278     1.901    instUaTx/D[2]
    SLICE_X7Y118         LDCE                                         r  instUaTx/latch_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/synlatch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.141ns (33.540%)  route 0.279ns (66.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.483    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  instUaRx/synlatch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  instUaRx/synlatch_reg[1]/Q
                         net (fo=9, routed)           0.279     1.904    instUaTx/D[1]
    SLICE_X7Y117         LDCE                                         r  instUaTx/latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/fpower_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMI_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.209ns (53.425%)  route 0.182ns (46.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.594     1.513    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  instDecodeCmd/fpower_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  instDecodeCmd/fpower_reg[4]/Q
                         net (fo=2, routed)           0.182     1.860    instDecodeCmd/fpower_reg_n_0_[4]
    SLICE_X7Y114         LUT6 (Prop_lut6_I2_O)        0.045     1.905 r  instDecodeCmd/poDCMDPowerSelMI[4]_C_i_1/O
                         net (fo=2, routed)           0.000     1.905    instDecodeCmd/poDCMDPowerSelMI[4]_C_i_1_n_0
    SLICE_X7Y114         FDCE                                         r  instDecodeCmd/poDCMDPowerSelMI_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/fpower_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMD_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.209ns (53.288%)  route 0.183ns (46.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.594     1.513    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  instDecodeCmd/fpower_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  instDecodeCmd/fpower_reg[4]/Q
                         net (fo=2, routed)           0.183     1.861    instDecodeCmd/fpower_reg_n_0_[4]
    SLICE_X7Y114         LUT6 (Prop_lut6_I4_O)        0.045     1.906 r  instDecodeCmd/poDCMDPowerSelMD[4]_C_i_1/O
                         net (fo=2, routed)           0.000     1.906    instDecodeCmd/p_0_out[4]
    SLICE_X7Y114         FDCE                                         r  instDecodeCmd/poDCMDPowerSelMD_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/synlatch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.141ns (32.209%)  route 0.297ns (67.791%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.481    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  instUaRx/synlatch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  instUaRx/synlatch_reg[0]/Q
                         net (fo=6, routed)           0.297     1.919    instUaTx/D[0]
    SLICE_X7Y118         LDCE                                         r  instUaTx/latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.164ns (36.578%)  route 0.284ns (63.422%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  instUaRx/synlatch_reg[6]/Q
                         net (fo=4, routed)           0.284     1.929    instUaTx/D[6]
    SLICE_X7Y119         LDCE                                         r  instUaTx/latch_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/synlatch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.164ns (36.561%)  route 0.285ns (63.439%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.480    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  instUaRx/synlatch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  instUaRx/synlatch_reg[3]/Q
                         net (fo=7, routed)           0.285     1.929    instUaTx/D[3]
    SLICE_X7Y119         LDCE                                         r  instUaTx/latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/synlatch_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.141ns (29.284%)  route 0.340ns (70.716%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.483    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  instUaRx/synlatch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  instUaRx/synlatch_reg[7]/Q
                         net (fo=4, routed)           0.340     1.965    instUaTx/D[7]
    SLICE_X7Y119         LDCE                                         r  instUaTx/latch_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           365 Endpoints
Min Delay           365 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instDecodeCmd/instModuleCounter/auxCount_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.925ns  (logic 1.509ns (16.911%)  route 7.416ns (83.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         7.416     8.925    instDecodeCmd/instModuleCounter/piIMRst_IBUF
    SLICE_X51Y97         FDCE                                         f  instDecodeCmd/instModuleCounter/auxCount_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.512     4.935    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[17]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instDecodeCmd/instModuleCounter/auxCount_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.925ns  (logic 1.509ns (16.911%)  route 7.416ns (83.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         7.416     8.925    instDecodeCmd/instModuleCounter/piIMRst_IBUF
    SLICE_X51Y97         FDCE                                         f  instDecodeCmd/instModuleCounter/auxCount_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.512     4.935    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[18]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instDecodeCmd/instModuleCounter/auxCount_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.925ns  (logic 1.509ns (16.911%)  route 7.416ns (83.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         7.416     8.925    instDecodeCmd/instModuleCounter/piIMRst_IBUF
    SLICE_X51Y97         FDCE                                         f  instDecodeCmd/instModuleCounter/auxCount_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.512     4.935    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[19]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instDecodeCmd/instModuleCounter/auxCount_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.919ns  (logic 1.509ns (16.923%)  route 7.409ns (83.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         7.409     8.919    instDecodeCmd/instModuleCounter/piIMRst_IBUF
    SLICE_X51Y94         FDCE                                         f  instDecodeCmd/instModuleCounter/auxCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.511     4.934    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[1]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instDecodeCmd/instModuleCounter/auxCount_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.919ns  (logic 1.509ns (16.923%)  route 7.409ns (83.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         7.409     8.919    instDecodeCmd/instModuleCounter/piIMRst_IBUF
    SLICE_X51Y94         FDCE                                         f  instDecodeCmd/instModuleCounter/auxCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.511     4.934    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[2]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instDecodeCmd/instModuleCounter/auxCount_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.919ns  (logic 1.509ns (16.923%)  route 7.409ns (83.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         7.409     8.919    instDecodeCmd/instModuleCounter/piIMRst_IBUF
    SLICE_X51Y94         FDCE                                         f  instDecodeCmd/instModuleCounter/auxCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.511     4.934    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[5]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instDecodeCmd/instModuleCounter/auxCount_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.919ns  (logic 1.509ns (16.923%)  route 7.409ns (83.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         7.409     8.919    instDecodeCmd/instModuleCounter/piIMRst_IBUF
    SLICE_X51Y94         FDCE                                         f  instDecodeCmd/instModuleCounter/auxCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.511     4.934    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[7]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instDecodeCmd/instModuleCounter/auxCount_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.786ns  (logic 1.509ns (17.178%)  route 7.277ns (82.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         7.277     8.786    instDecodeCmd/instModuleCounter/piIMRst_IBUF
    SLICE_X51Y96         FDCE                                         f  instDecodeCmd/instModuleCounter/auxCount_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.511     4.934    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[14]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instDecodeCmd/instModuleCounter/auxCount_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.786ns  (logic 1.509ns (17.178%)  route 7.277ns (82.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         7.277     8.786    instDecodeCmd/instModuleCounter/piIMRst_IBUF
    SLICE_X51Y96         FDCE                                         f  instDecodeCmd/instModuleCounter/auxCount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.511     4.934    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[15]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instDecodeCmd/instModuleCounter/auxCount_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.786ns  (logic 1.509ns (17.178%)  route 7.277ns (82.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=161, routed)         7.277     8.786    instDecodeCmd/instModuleCounter/piIMRst_IBUF
    SLICE_X51Y96         FDCE                                         f  instDecodeCmd/instModuleCounter/auxCount_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.511     4.934    instDecodeCmd/instModuleCounter/piIMClk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  instDecodeCmd/instModuleCounter/auxCount_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/C
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/Q
                         net (fo=1, routed)           0.086     0.227    instDecodeCmd/poDCMDPowerSelMD_reg[0]_C_n_0
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  instDecodeCmd/powerSel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.272    instHBridgeCtrlMD/D[0]
    SLICE_X5Y111         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.866     2.031    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[0]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[3]_C/C
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[3]_C/Q
                         net (fo=1, routed)           0.126     0.267    instDecodeCmd/poDCMDPowerSelMD_reg[3]_C_n_0
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.045     0.312 r  instDecodeCmd/powerSel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    instHBridgeCtrlMD/D[3]
    SLICE_X5Y111         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.866     2.031    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.536%)  route 0.126ns (40.464%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[4]_C/C
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[4]_C/Q
                         net (fo=1, routed)           0.126     0.267    instDecodeCmd/poDCMDPowerSelMD_reg[4]_C_n_0
    SLICE_X5Y113         LUT3 (Prop_lut3_I2_O)        0.045     0.312 r  instDecodeCmd/powerSel[4]_i_1/O
                         net (fo=1, routed)           0.000     0.312    instHBridgeCtrlMD/D[4]
    SLICE_X5Y113         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     2.028    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X5Y113         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[4]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDSetMI_reg__0_LDC/G
                            (positive level-sensitive latch)
  Destination:            instHBridgeCtrlMI/dirSel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.265ns (71.775%)  route 0.104ns (28.225%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         LDCE                         0.000     0.000 r  instDecodeCmd/poDCMDSetMI_reg__0_LDC/G
    SLICE_X5Y115         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  instDecodeCmd/poDCMDSetMI_reg__0_LDC/Q
                         net (fo=2, routed)           0.104     0.324    instDecodeCmd/poDCMDSetMI_reg__0_LDC_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I2_O)        0.045     0.369 r  instDecodeCmd/dirSel_i_1__0/O
                         net (fo=1, routed)           0.000     0.369    instHBridgeCtrlMI/dirSel_reg_1
    SLICE_X7Y115         FDRE                                         r  instHBridgeCtrlMI/dirSel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.861     2.027    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  instHBridgeCtrlMI/dirSel_reg/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.501%)  route 0.190ns (50.499%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[6]_C/C
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[6]_C/Q
                         net (fo=1, routed)           0.190     0.331    instDecodeCmd/poDCMDPowerSelMD_reg[6]_C_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I2_O)        0.045     0.376 r  instDecodeCmd/powerSel[6]_i_2/O
                         net (fo=1, routed)           0.000     0.376    instHBridgeCtrlMD/D[6]
    SLICE_X2Y111         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.869     2.034    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[6]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.917%)  route 0.202ns (52.083%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[1]_C/C
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[1]_C/Q
                         net (fo=1, routed)           0.202     0.343    instDecodeCmd/poDCMDPowerSelMD_reg[1]_C_n_0
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.045     0.388 r  instDecodeCmd/powerSel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    instHBridgeCtrlMD/D[1]
    SLICE_X5Y111         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.866     2.031    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[1]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            instHBridgeCtrlMD/powerSel_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.203ns (51.812%)  route 0.189ns (48.188%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         LDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC/G
    SLICE_X1Y113         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC/Q
                         net (fo=2, routed)           0.189     0.347    instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC_n_0
    SLICE_X5Y113         LUT3 (Prop_lut3_I1_O)        0.045     0.392 r  instDecodeCmd/powerSel[5]_i_1/O
                         net (fo=1, routed)           0.000     0.392    instHBridgeCtrlMD/D[5]
    SLICE_X5Y113         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     2.028    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X5Y113         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[5]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMI_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMI/powerSel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.212ns (51.436%)  route 0.200ns (48.564%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMI_reg[6]_P/C
    SLICE_X2Y110         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  instDecodeCmd/poDCMDPowerSelMI_reg[6]_P/Q
                         net (fo=1, routed)           0.141     0.305    instDecodeCmd/poDCMDPowerSelMI_reg[6]_P_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I0_O)        0.048     0.353 r  instDecodeCmd/powerSel[6]_i_2__0/O
                         net (fo=1, routed)           0.059     0.412    instHBridgeCtrlMI/D[6]
    SLICE_X3Y111         FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.869     2.034    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[6]/C

Slack:                    inf
  Source:                 instUaTx/txrdy_reg/G
                            (positive level-sensitive latch)
  Destination:            instUaTx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.271ns (57.583%)  route 0.200ns (42.417%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         LDCE                         0.000     0.000 r  instUaTx/txrdy_reg/G
    SLICE_X4Y118         LDCE (EnToQ_ldce_G_Q)        0.226     0.226 f  instUaTx/txrdy_reg/Q
                         net (fo=2, routed)           0.200     0.426    instUaTx/txrdy
    SLICE_X6Y118         LUT5 (Prop_lut5_I2_O)        0.045     0.471 r  instUaTx/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.471    instUaTx/FSM_onehot_state[0]_i_1_n_0
    SLICE_X6Y118         FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     2.024    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X6Y118         FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.781%)  route 0.294ns (61.219%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/C
    SLICE_X9Y113         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/Q
                         net (fo=1, routed)           0.294     0.435    instDecodeCmd/poDCMDPowerSelMD_reg[2]_C_n_0
    SLICE_X5Y113         LUT3 (Prop_lut3_I2_O)        0.045     0.480 r  instDecodeCmd/powerSel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.480    instHBridgeCtrlMD/D[2]
    SLICE_X5Y113         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     2.028    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X5Y113         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/C





