Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6f4da2671f104324b54c035c2fae5118 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pre_lab_tb_behav xil_defaultlib.pre_lab_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling architecture struct of entity xil_defaultlib.pre_lab [pre_lab_default]
Compiling architecture tb of entity xil_defaultlib.pre_lab_tb
Built simulation snapshot pre_lab_tb_behav
