
OperationalModes.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000118  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000248  08000250  00010250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000248  08000248  00010250  2**0
                  CONTENTS
  4 .ARM          00000000  08000248  08000248  00010250  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000248  08000250  00010250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000248  08000248  00010248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800024c  0800024c  0001024c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000250  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000250  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010250  2**0
                  CONTENTS, READONLY
 12 .debug_info   000000c8  00000000  00000000  00010279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000073  00000000  00000000  00010341  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000050  00000000  00000000  000103b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000038  00000000  00000000  00010408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000198e  00000000  00000000  00010440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000005e7  00000000  00000000  00011dce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000071e3  00000000  00000000  000123b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00019598  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000078  00000000  00000000  000195e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000230 	.word	0x08000230

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000230 	.word	0x08000230

08000170 <SwitchToUnprivilegeMode>:
//
//	//Generate Software interrupt for IRQ3
//	*pSTIR = (3 &0x1FF);
//}

void SwitchToUnprivilegeMode(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	// 1- read CONTROL register
	__asm volatile ("MRS R0, CONTROL");
 8000174:	f3ef 8014 	mrs	r0, CONTROL
	// 2- Modify ORing '|'
	__asm volatile ("ORR R0, #0x01");
 8000178:	f040 0001 	orr.w	r0, r0, #1
	// 3- Write
	__asm volatile ("MSR CONTROL, R0");
 800017c:	f380 8814 	msr	CONTROL, r0
}
 8000180:	bf00      	nop
 8000182:	46bd      	mov	sp, r7
 8000184:	bc80      	pop	{r7}
 8000186:	4770      	bx	lr

08000188 <main>:

int main(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	af00      	add	r7, sp, #0
//	printf("In Thread mode, before interrupt\n");
//
//	GenerateInterrupt();
//
//	printf("In Thread mode, after interrupt\n");
	SwitchToUnprivilegeMode();
 800018c:	f7ff fff0 	bl	8000170 <SwitchToUnprivilegeMode>

    /* Loop forever */
	for(;;);
 8000190:	e7fe      	b.n	8000190 <main+0x8>
	...

08000194 <Reset_Handler>:
 8000194:	480d      	ldr	r0, [pc, #52]	; (80001cc <LoopForever+0x2>)
 8000196:	4685      	mov	sp, r0
 8000198:	f3af 8000 	nop.w
 800019c:	480c      	ldr	r0, [pc, #48]	; (80001d0 <LoopForever+0x6>)
 800019e:	490d      	ldr	r1, [pc, #52]	; (80001d4 <LoopForever+0xa>)
 80001a0:	4a0d      	ldr	r2, [pc, #52]	; (80001d8 <LoopForever+0xe>)
 80001a2:	2300      	movs	r3, #0
 80001a4:	e002      	b.n	80001ac <LoopCopyDataInit>

080001a6 <CopyDataInit>:
 80001a6:	58d4      	ldr	r4, [r2, r3]
 80001a8:	50c4      	str	r4, [r0, r3]
 80001aa:	3304      	adds	r3, #4

080001ac <LoopCopyDataInit>:
 80001ac:	18c4      	adds	r4, r0, r3
 80001ae:	428c      	cmp	r4, r1
 80001b0:	d3f9      	bcc.n	80001a6 <CopyDataInit>
 80001b2:	4a0a      	ldr	r2, [pc, #40]	; (80001dc <LoopForever+0x12>)
 80001b4:	4c0a      	ldr	r4, [pc, #40]	; (80001e0 <LoopForever+0x16>)
 80001b6:	2300      	movs	r3, #0
 80001b8:	e001      	b.n	80001be <LoopFillZerobss>

080001ba <FillZerobss>:
 80001ba:	6013      	str	r3, [r2, #0]
 80001bc:	3204      	adds	r2, #4

080001be <LoopFillZerobss>:
 80001be:	42a2      	cmp	r2, r4
 80001c0:	d3fb      	bcc.n	80001ba <FillZerobss>
 80001c2:	f000 f811 	bl	80001e8 <__libc_init_array>
 80001c6:	f7ff ffdf 	bl	8000188 <main>

080001ca <LoopForever>:
 80001ca:	e7fe      	b.n	80001ca <LoopForever>
 80001cc:	20005000 	.word	0x20005000
 80001d0:	20000000 	.word	0x20000000
 80001d4:	20000000 	.word	0x20000000
 80001d8:	08000250 	.word	0x08000250
 80001dc:	20000000 	.word	0x20000000
 80001e0:	2000001c 	.word	0x2000001c

080001e4 <ADC1_2_IRQHandler>:
 80001e4:	e7fe      	b.n	80001e4 <ADC1_2_IRQHandler>
	...

080001e8 <__libc_init_array>:
 80001e8:	b570      	push	{r4, r5, r6, lr}
 80001ea:	2600      	movs	r6, #0
 80001ec:	4d0c      	ldr	r5, [pc, #48]	; (8000220 <__libc_init_array+0x38>)
 80001ee:	4c0d      	ldr	r4, [pc, #52]	; (8000224 <__libc_init_array+0x3c>)
 80001f0:	1b64      	subs	r4, r4, r5
 80001f2:	10a4      	asrs	r4, r4, #2
 80001f4:	42a6      	cmp	r6, r4
 80001f6:	d109      	bne.n	800020c <__libc_init_array+0x24>
 80001f8:	f000 f81a 	bl	8000230 <_init>
 80001fc:	2600      	movs	r6, #0
 80001fe:	4d0a      	ldr	r5, [pc, #40]	; (8000228 <__libc_init_array+0x40>)
 8000200:	4c0a      	ldr	r4, [pc, #40]	; (800022c <__libc_init_array+0x44>)
 8000202:	1b64      	subs	r4, r4, r5
 8000204:	10a4      	asrs	r4, r4, #2
 8000206:	42a6      	cmp	r6, r4
 8000208:	d105      	bne.n	8000216 <__libc_init_array+0x2e>
 800020a:	bd70      	pop	{r4, r5, r6, pc}
 800020c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000210:	4798      	blx	r3
 8000212:	3601      	adds	r6, #1
 8000214:	e7ee      	b.n	80001f4 <__libc_init_array+0xc>
 8000216:	f855 3b04 	ldr.w	r3, [r5], #4
 800021a:	4798      	blx	r3
 800021c:	3601      	adds	r6, #1
 800021e:	e7f2      	b.n	8000206 <__libc_init_array+0x1e>
 8000220:	08000248 	.word	0x08000248
 8000224:	08000248 	.word	0x08000248
 8000228:	08000248 	.word	0x08000248
 800022c:	0800024c 	.word	0x0800024c

08000230 <_init>:
 8000230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000232:	bf00      	nop
 8000234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000236:	bc08      	pop	{r3}
 8000238:	469e      	mov	lr, r3
 800023a:	4770      	bx	lr

0800023c <_fini>:
 800023c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800023e:	bf00      	nop
 8000240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000242:	bc08      	pop	{r3}
 8000244:	469e      	mov	lr, r3
 8000246:	4770      	bx	lr
