0.6
2016.4
Jan 23 2017
19:37:30
D:/code/courses/lab2/project/project.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/code/courses/lab2/project/project.srcs/sources_1/imports/rtl/cordic.v,1702555449,verilog,,,,cordic,,,,,,,,
D:/code/courses/lab2/project/project.srcs/sources_1/imports/rtl/multiplier.v,1702555066,verilog,,,,adder_16bit;multiply_and_add;unsigned_unit_first_line;unsigned_unit_line;unsigned_unit_second_line,,,,,,,,
D:/code/courses/lab2/project/project.srcs/sources_1/imports/rtl/subckt.v,1702466152,verilog,,,,adder_24bit;adder_32bit;adder_9bit_unit;basic_unit_fa_and;basic_unit_fa_nand;basic_unit_first_line;basic_unit_ha_and;basic_unit_ha_nand;basic_unit_last_line;basic_unit_line;fa;ha;lut,,,,,,,,
D:/code/courses/lab2/project/project.srcs/sources_1/imports/rtl/top_tb.v,1702556225,verilog,,,,top_tb,,,,,,,,
