Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Sun Jun  9 15:32:31 2019
| Host             : T3 running 64-bit Ubuntu 18.04.2 LTS
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xczu17eg-ffvc1760-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.157        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.052        |
| Device Static (W)        | 1.105        |
| Effective TJA (C/W)      | 0.7          |
| Max Ambient (C)          | 99.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.013 |        3 |       --- |             --- |
| CLB Logic      |     0.008 |    68064 |       --- |             --- |
|   LUT as Logic |     0.008 |    40249 |    423403 |            9.51 |
|   Register     |    <0.001 |      901 |    846806 |            0.11 |
|   Others       |     0.000 |       55 |       --- |             --- |
| Signals        |     0.008 |    10974 |       --- |             --- |
| Block RAM      |     0.012 |        5 |       796 |            0.63 |
| I/O            |     0.010 |       65 |       512 |           12.70 |
| Static Power   |     1.105 |          |           |                 |
| Total          |     1.157 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.347 |       0.049 |      0.298 |
| Vccint_io       |       0.850 |     0.096 |       0.000 |      0.096 |
| Vccbram         |       0.850 |     0.005 |       0.001 |      0.004 |
| Vccaux          |       1.800 |     0.338 |       0.000 |      0.338 |
| Vccaux_io       |       1.800 |     0.078 |       0.005 |      0.073 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------+--------+-----------------+
| Clock   | Domain | Constraint (ns) |
+---------+--------+-----------------+
| sys_clk | CLK    |             5.0 |
+---------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| main                                     |     0.052 |
|   ARRAY_OF_TCAM_INST                     |     0.012 |
|     GEN_TCAM_MEMORIES[3].TCAM_INST       |     0.001 |
|     GEN_TCAM_MEMORIES[4].TCAM_INST       |     0.001 |
|     GEN_TCAM_MEMORIES[5].TCAM_INST       |     0.001 |
|     GEN_TCAM_MEMORIES[6].TCAM_INST       |     0.001 |
|     GEN_TCAM_MEMORIES[7].TCAM_INST       |     0.001 |
|     GEN_TCAM_MEMORIES[8].TCAM_INST       |     0.001 |
|     GEN_TCAM_MEMORIES[9].TCAM_INST       |     0.001 |
|   ENCODER_INST                           |     0.024 |
|     GEN_PMAP_MEMORIES[0].DECODER_OUT_MEM |     0.001 |
|       xpm_memory_base_inst               |     0.001 |
|     GEN_PMAP_MEMORIES[1].DECODER_OUT_MEM |     0.001 |
|       xpm_memory_base_inst               |     0.001 |
|     GEN_PMAP_MEMORIES[2].DECODER_OUT_MEM |     0.001 |
|       xpm_memory_base_inst               |     0.001 |
|     GEN_PMAP_MEMORIES[3].DECODER_OUT_MEM |     0.001 |
|       xpm_memory_base_inst               |     0.001 |
|     GEN_PMAP_MEMORIES[4].DECODER_OUT_MEM |     0.001 |
|       xpm_memory_base_inst               |     0.001 |
|     GEN_PMAP_MEMORIES[5].DECODER_OUT_MEM |     0.001 |
|       xpm_memory_base_inst               |     0.001 |
|     GEN_PMAP_MEMORIES[6].DECODER_OUT_MEM |     0.001 |
|       xpm_memory_base_inst               |     0.001 |
|     GEN_PMAP_MEMORIES[7].DECODER_OUT_MEM |     0.001 |
|       xpm_memory_base_inst               |     0.001 |
|     GEN_PMAP_MEMORIES[8].DECODER_OUT_MEM |     0.001 |
|       xpm_memory_base_inst               |     0.001 |
|     GEN_PMAP_MEMORIES[9].DECODER_OUT_MEM |     0.001 |
|       xpm_memory_base_inst               |     0.001 |
+------------------------------------------+-----------+


