
LED_FREERTOS_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b9c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08003cac  08003cac  00013cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cf4  08003cf4  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08003cf4  08003cf4  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003cf4  08003cf4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cf4  08003cf4  00013cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003cf8  08003cf8  00013cf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003cfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001050  20000010  08003d0c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001060  08003d0c  00021060  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010047  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a9b  00000000  00000000  00030080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001120  00000000  00000000  00032b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001018  00000000  00000000  00033c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018734  00000000  00000000  00034c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000112f4  00000000  00000000  0004d38c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091b76  00000000  00000000  0005e680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f01f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004724  00000000  00000000  000f0248  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08003c94 	.word	0x08003c94

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08003c94 	.word	0x08003c94

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	; (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	; (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	; 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000002c 	.word	0x2000002c
 800017c:	20000080 	.word	0x20000080

08000180 <main>:
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
  return ch;
}

int main(void)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000186:	f000 faaf 	bl	80006e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f8af 	bl	80002ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f91b 	bl	80003c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000192:	f000 f8ef 	bl	8000374 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  if(!(mutex = xSemaphoreCreateMutex()))
 8000196:	2001      	movs	r0, #1
 8000198:	f001 fe89 	bl	8001eae <xQueueCreateMutex>
 800019c:	4603      	mov	r3, r0
 800019e:	4a14      	ldr	r2, [pc, #80]	; (80001f0 <main+0x70>)
 80001a0:	6013      	str	r3, [r2, #0]
 80001a2:	4b13      	ldr	r3, [pc, #76]	; (80001f0 <main+0x70>)
 80001a4:	681b      	ldr	r3, [r3, #0]
 80001a6:	2b00      	cmp	r3, #0
 80001a8:	d101      	bne.n	80001ae <main+0x2e>
	{
		findelprograma();
 80001aa:	f000 f885 	bl	80002b8 <findelprograma>
	}



  if(xTaskCreate(tarea_rojo,
 80001ae:	2300      	movs	r3, #0
 80001b0:	9301      	str	r3, [sp, #4]
 80001b2:	2301      	movs	r3, #1
 80001b4:	9300      	str	r3, [sp, #0]
 80001b6:	2300      	movs	r3, #0
 80001b8:	2280      	movs	r2, #128	; 0x80
 80001ba:	490e      	ldr	r1, [pc, #56]	; (80001f4 <main+0x74>)
 80001bc:	480e      	ldr	r0, [pc, #56]	; (80001f8 <main+0x78>)
 80001be:	f002 f9f6 	bl	80025ae <xTaskCreate>
 80001c2:	4603      	mov	r3, r0
 80001c4:	2b01      	cmp	r3, #1
 80001c6:	d001      	beq.n	80001cc <main+0x4c>
   		  	  	  "tarea rojo",
				  128,
				  NULL,
				  1,
				  NULL)!= pdPASS) findelprograma();
 80001c8:	f000 f876 	bl	80002b8 <findelprograma>

  if(xTaskCreate(tarea_verde,
 80001cc:	2300      	movs	r3, #0
 80001ce:	9301      	str	r3, [sp, #4]
 80001d0:	2301      	movs	r3, #1
 80001d2:	9300      	str	r3, [sp, #0]
 80001d4:	2300      	movs	r3, #0
 80001d6:	2280      	movs	r2, #128	; 0x80
 80001d8:	4908      	ldr	r1, [pc, #32]	; (80001fc <main+0x7c>)
 80001da:	4809      	ldr	r0, [pc, #36]	; (8000200 <main+0x80>)
 80001dc:	f002 f9e7 	bl	80025ae <xTaskCreate>
 80001e0:	4603      	mov	r3, r0
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	d001      	beq.n	80001ea <main+0x6a>
  		  	  	  "tarea verde",
				  128,
				  NULL,
				  1,
				  NULL)!= pdPASS) findelprograma();
 80001e6:	f000 f867 	bl	80002b8 <findelprograma>


  /* Start scheduler */
  osKernelStart();
 80001ea:	f001 fccb 	bl	8001b84 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001ee:	e7fe      	b.n	80001ee <main+0x6e>
 80001f0:	200002c4 	.word	0x200002c4
 80001f4:	08003cac 	.word	0x08003cac
 80001f8:	08000205 	.word	0x08000205
 80001fc:	08003cb8 	.word	0x08003cb8
 8000200:	0800025d 	.word	0x0800025d

08000204 <tarea_rojo>:
  /* USER CODE END 3 */
}


void tarea_rojo()
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	for(;;){

		if(xSemaphoreTake(mutex,portMAX_DELAY) == pdTRUE){
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <tarea_rojo+0x50>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	f04f 31ff 	mov.w	r1, #4294967295
 8000210:	4618      	mov	r0, r3
 8000212:	f001 ff63 	bl	80020dc <xQueueSemaphoreTake>
 8000216:	4603      	mov	r3, r0
 8000218:	2b01      	cmp	r3, #1
 800021a:	d1f5      	bne.n	8000208 <tarea_rojo+0x4>

			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,GPIO_PIN_SET);
 800021c:	2201      	movs	r2, #1
 800021e:	2180      	movs	r1, #128	; 0x80
 8000220:	480d      	ldr	r0, [pc, #52]	; (8000258 <tarea_rojo+0x54>)
 8000222:	f000 fd0e 	bl	8000c42 <HAL_GPIO_WritePin>

			if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)){//entra si el pulsador 2 esta presionado
 8000226:	2101      	movs	r1, #1
 8000228:	480b      	ldr	r0, [pc, #44]	; (8000258 <tarea_rojo+0x54>)
 800022a:	f000 fcf3 	bl	8000c14 <HAL_GPIO_ReadPin>
 800022e:	4603      	mov	r3, r0
 8000230:	2b00      	cmp	r3, #0
 8000232:	d1e9      	bne.n	8000208 <tarea_rojo+0x4>

				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,GPIO_PIN_RESET);//apago el led
 8000234:	2200      	movs	r2, #0
 8000236:	2180      	movs	r1, #128	; 0x80
 8000238:	4807      	ldr	r0, [pc, #28]	; (8000258 <tarea_rojo+0x54>)
 800023a:	f000 fd02 	bl	8000c42 <HAL_GPIO_WritePin>
				xSemaphoreGive(mutex);
 800023e:	4b05      	ldr	r3, [pc, #20]	; (8000254 <tarea_rojo+0x50>)
 8000240:	6818      	ldr	r0, [r3, #0]
 8000242:	2300      	movs	r3, #0
 8000244:	2200      	movs	r2, #0
 8000246:	2100      	movs	r1, #0
 8000248:	f001 fe4a 	bl	8001ee0 <xQueueGenericSend>
				vTaskDelay(1/portTICK_RATE_MS);//duerme 1ms
 800024c:	2001      	movs	r0, #1
 800024e:	f002 fadd 	bl	800280c <vTaskDelay>
		if(xSemaphoreTake(mutex,portMAX_DELAY) == pdTRUE){
 8000252:	e7d9      	b.n	8000208 <tarea_rojo+0x4>
 8000254:	200002c4 	.word	0x200002c4
 8000258:	40010c00 	.word	0x40010c00

0800025c <tarea_verde>:
	}
}


void tarea_verde()
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
	for(;;){

		if(xSemaphoreTake(mutex,portMAX_DELAY) == pdTRUE){
 8000260:	4b13      	ldr	r3, [pc, #76]	; (80002b0 <tarea_verde+0x54>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	f04f 31ff 	mov.w	r1, #4294967295
 8000268:	4618      	mov	r0, r3
 800026a:	f001 ff37 	bl	80020dc <xQueueSemaphoreTake>
 800026e:	4603      	mov	r3, r0
 8000270:	2b01      	cmp	r3, #1
 8000272:	d1f5      	bne.n	8000260 <tarea_verde+0x4>

			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,GPIO_PIN_SET);
 8000274:	2201      	movs	r2, #1
 8000276:	f44f 7100 	mov.w	r1, #512	; 0x200
 800027a:	480e      	ldr	r0, [pc, #56]	; (80002b4 <tarea_verde+0x58>)
 800027c:	f000 fce1 	bl	8000c42 <HAL_GPIO_WritePin>

			if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1)){//entra si el pulsador 1 esta presionado
 8000280:	2102      	movs	r1, #2
 8000282:	480c      	ldr	r0, [pc, #48]	; (80002b4 <tarea_verde+0x58>)
 8000284:	f000 fcc6 	bl	8000c14 <HAL_GPIO_ReadPin>
 8000288:	4603      	mov	r3, r0
 800028a:	2b00      	cmp	r3, #0
 800028c:	d1e8      	bne.n	8000260 <tarea_verde+0x4>

				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,GPIO_PIN_RESET);//apago el led
 800028e:	2200      	movs	r2, #0
 8000290:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000294:	4807      	ldr	r0, [pc, #28]	; (80002b4 <tarea_verde+0x58>)
 8000296:	f000 fcd4 	bl	8000c42 <HAL_GPIO_WritePin>
				xSemaphoreGive(mutex);
 800029a:	4b05      	ldr	r3, [pc, #20]	; (80002b0 <tarea_verde+0x54>)
 800029c:	6818      	ldr	r0, [r3, #0]
 800029e:	2300      	movs	r3, #0
 80002a0:	2200      	movs	r2, #0
 80002a2:	2100      	movs	r1, #0
 80002a4:	f001 fe1c 	bl	8001ee0 <xQueueGenericSend>
				vTaskDelay(1/portTICK_RATE_MS);//duerme 1ms
 80002a8:	2001      	movs	r0, #1
 80002aa:	f002 faaf 	bl	800280c <vTaskDelay>
		if(xSemaphoreTake(mutex,portMAX_DELAY) == pdTRUE){
 80002ae:	e7d7      	b.n	8000260 <tarea_verde+0x4>
 80002b0:	200002c4 	.word	0x200002c4
 80002b4:	40010c00 	.word	0x40010c00

080002b8 <findelprograma>:
}



void findelprograma(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b082      	sub	sp, #8
 80002bc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002be:	b672      	cpsid	i
}
 80002c0:	bf00      	nop
	volatile int32_t i;
	__disable_irq();
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80002c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002c6:	4807      	ldr	r0, [pc, #28]	; (80002e4 <findelprograma+0x2c>)
 80002c8:	f000 fcd3 	bl	8000c72 <HAL_GPIO_TogglePin>
		for(i=0;i<200000; i++);
 80002cc:	2300      	movs	r3, #0
 80002ce:	607b      	str	r3, [r7, #4]
 80002d0:	e002      	b.n	80002d8 <findelprograma+0x20>
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	3301      	adds	r3, #1
 80002d6:	607b      	str	r3, [r7, #4]
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	4a03      	ldr	r2, [pc, #12]	; (80002e8 <findelprograma+0x30>)
 80002dc:	4293      	cmp	r3, r2
 80002de:	ddf8      	ble.n	80002d2 <findelprograma+0x1a>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80002e0:	e7ef      	b.n	80002c2 <findelprograma+0xa>
 80002e2:	bf00      	nop
 80002e4:	40011000 	.word	0x40011000
 80002e8:	00030d3f 	.word	0x00030d3f

080002ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b090      	sub	sp, #64	; 0x40
 80002f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f2:	f107 0318 	add.w	r3, r7, #24
 80002f6:	2228      	movs	r2, #40	; 0x28
 80002f8:	2100      	movs	r1, #0
 80002fa:	4618      	mov	r0, r3
 80002fc:	f003 fcc2 	bl	8003c84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	2200      	movs	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
 8000306:	605a      	str	r2, [r3, #4]
 8000308:	609a      	str	r2, [r3, #8]
 800030a:	60da      	str	r2, [r3, #12]
 800030c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800030e:	2301      	movs	r3, #1
 8000310:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000312:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000316:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000318:	2300      	movs	r3, #0
 800031a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800031c:	2301      	movs	r3, #1
 800031e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000320:	2302      	movs	r3, #2
 8000322:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000324:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000328:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800032a:	2300      	movs	r3, #0
 800032c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800032e:	f107 0318 	add.w	r3, r7, #24
 8000332:	4618      	mov	r0, r3
 8000334:	f000 fcb6 	bl	8000ca4 <HAL_RCC_OscConfig>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <SystemClock_Config+0x56>
  {
    Error_Handler();
 800033e:	f000 f8ad 	bl	800049c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000342:	230f      	movs	r3, #15
 8000344:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000346:	2302      	movs	r3, #2
 8000348:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800034a:	2300      	movs	r3, #0
 800034c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800034e:	2300      	movs	r3, #0
 8000350:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000352:	2300      	movs	r3, #0
 8000354:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000356:	1d3b      	adds	r3, r7, #4
 8000358:	2100      	movs	r1, #0
 800035a:	4618      	mov	r0, r3
 800035c:	f000 ff24 	bl	80011a8 <HAL_RCC_ClockConfig>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000366:	f000 f899 	bl	800049c <Error_Handler>
  }
}
 800036a:	bf00      	nop
 800036c:	3740      	adds	r7, #64	; 0x40
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
	...

08000374 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000378:	4b11      	ldr	r3, [pc, #68]	; (80003c0 <MX_USART2_UART_Init+0x4c>)
 800037a:	4a12      	ldr	r2, [pc, #72]	; (80003c4 <MX_USART2_UART_Init+0x50>)
 800037c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800037e:	4b10      	ldr	r3, [pc, #64]	; (80003c0 <MX_USART2_UART_Init+0x4c>)
 8000380:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000384:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000386:	4b0e      	ldr	r3, [pc, #56]	; (80003c0 <MX_USART2_UART_Init+0x4c>)
 8000388:	2200      	movs	r2, #0
 800038a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800038c:	4b0c      	ldr	r3, [pc, #48]	; (80003c0 <MX_USART2_UART_Init+0x4c>)
 800038e:	2200      	movs	r2, #0
 8000390:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000392:	4b0b      	ldr	r3, [pc, #44]	; (80003c0 <MX_USART2_UART_Init+0x4c>)
 8000394:	2200      	movs	r2, #0
 8000396:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000398:	4b09      	ldr	r3, [pc, #36]	; (80003c0 <MX_USART2_UART_Init+0x4c>)
 800039a:	220c      	movs	r2, #12
 800039c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800039e:	4b08      	ldr	r3, [pc, #32]	; (80003c0 <MX_USART2_UART_Init+0x4c>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003a4:	4b06      	ldr	r3, [pc, #24]	; (80003c0 <MX_USART2_UART_Init+0x4c>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003aa:	4805      	ldr	r0, [pc, #20]	; (80003c0 <MX_USART2_UART_Init+0x4c>)
 80003ac:	f001 fb0e 	bl	80019cc <HAL_UART_Init>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d001      	beq.n	80003ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003b6:	f000 f871 	bl	800049c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003ba:	bf00      	nop
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	20000280 	.word	0x20000280
 80003c4:	40004400 	.word	0x40004400

080003c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b088      	sub	sp, #32
 80003cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ce:	f107 0310 	add.w	r3, r7, #16
 80003d2:	2200      	movs	r2, #0
 80003d4:	601a      	str	r2, [r3, #0]
 80003d6:	605a      	str	r2, [r3, #4]
 80003d8:	609a      	str	r2, [r3, #8]
 80003da:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003dc:	4b24      	ldr	r3, [pc, #144]	; (8000470 <MX_GPIO_Init+0xa8>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	4a23      	ldr	r2, [pc, #140]	; (8000470 <MX_GPIO_Init+0xa8>)
 80003e2:	f043 0320 	orr.w	r3, r3, #32
 80003e6:	6193      	str	r3, [r2, #24]
 80003e8:	4b21      	ldr	r3, [pc, #132]	; (8000470 <MX_GPIO_Init+0xa8>)
 80003ea:	699b      	ldr	r3, [r3, #24]
 80003ec:	f003 0320 	and.w	r3, r3, #32
 80003f0:	60fb      	str	r3, [r7, #12]
 80003f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f4:	4b1e      	ldr	r3, [pc, #120]	; (8000470 <MX_GPIO_Init+0xa8>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	4a1d      	ldr	r2, [pc, #116]	; (8000470 <MX_GPIO_Init+0xa8>)
 80003fa:	f043 0304 	orr.w	r3, r3, #4
 80003fe:	6193      	str	r3, [r2, #24]
 8000400:	4b1b      	ldr	r3, [pc, #108]	; (8000470 <MX_GPIO_Init+0xa8>)
 8000402:	699b      	ldr	r3, [r3, #24]
 8000404:	f003 0304 	and.w	r3, r3, #4
 8000408:	60bb      	str	r3, [r7, #8]
 800040a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800040c:	4b18      	ldr	r3, [pc, #96]	; (8000470 <MX_GPIO_Init+0xa8>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	4a17      	ldr	r2, [pc, #92]	; (8000470 <MX_GPIO_Init+0xa8>)
 8000412:	f043 0308 	orr.w	r3, r3, #8
 8000416:	6193      	str	r3, [r2, #24]
 8000418:	4b15      	ldr	r3, [pc, #84]	; (8000470 <MX_GPIO_Init+0xa8>)
 800041a:	699b      	ldr	r3, [r3, #24]
 800041c:	f003 0308 	and.w	r3, r3, #8
 8000420:	607b      	str	r3, [r7, #4]
 8000422:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 8000424:	2200      	movs	r2, #0
 8000426:	f44f 7120 	mov.w	r1, #640	; 0x280
 800042a:	4812      	ldr	r0, [pc, #72]	; (8000474 <MX_GPIO_Init+0xac>)
 800042c:	f000 fc09 	bl	8000c42 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000430:	2303      	movs	r3, #3
 8000432:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000434:	2300      	movs	r3, #0
 8000436:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000438:	2301      	movs	r3, #1
 800043a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800043c:	f107 0310 	add.w	r3, r7, #16
 8000440:	4619      	mov	r1, r3
 8000442:	480c      	ldr	r0, [pc, #48]	; (8000474 <MX_GPIO_Init+0xac>)
 8000444:	f000 fa62 	bl	800090c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB7 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000448:	f44f 7320 	mov.w	r3, #640	; 0x280
 800044c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800044e:	2301      	movs	r3, #1
 8000450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000452:	2300      	movs	r3, #0
 8000454:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000456:	2302      	movs	r3, #2
 8000458:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800045a:	f107 0310 	add.w	r3, r7, #16
 800045e:	4619      	mov	r1, r3
 8000460:	4804      	ldr	r0, [pc, #16]	; (8000474 <MX_GPIO_Init+0xac>)
 8000462:	f000 fa53 	bl	800090c <HAL_GPIO_Init>

}
 8000466:	bf00      	nop
 8000468:	3720      	adds	r7, #32
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	40021000 	.word	0x40021000
 8000474:	40010c00 	.word	0x40010c00

08000478 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	4a04      	ldr	r2, [pc, #16]	; (8000498 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000486:	4293      	cmp	r3, r2
 8000488:	d101      	bne.n	800048e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800048a:	f000 f943 	bl	8000714 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800048e:	bf00      	nop
 8000490:	3708      	adds	r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	40012c00 	.word	0x40012c00

0800049c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80004a0:	bf00      	nop
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bc80      	pop	{r7}
 80004a6:	4770      	bx	lr

080004a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	b085      	sub	sp, #20
 80004ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004ae:	4b15      	ldr	r3, [pc, #84]	; (8000504 <HAL_MspInit+0x5c>)
 80004b0:	699b      	ldr	r3, [r3, #24]
 80004b2:	4a14      	ldr	r2, [pc, #80]	; (8000504 <HAL_MspInit+0x5c>)
 80004b4:	f043 0301 	orr.w	r3, r3, #1
 80004b8:	6193      	str	r3, [r2, #24]
 80004ba:	4b12      	ldr	r3, [pc, #72]	; (8000504 <HAL_MspInit+0x5c>)
 80004bc:	699b      	ldr	r3, [r3, #24]
 80004be:	f003 0301 	and.w	r3, r3, #1
 80004c2:	60bb      	str	r3, [r7, #8]
 80004c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004c6:	4b0f      	ldr	r3, [pc, #60]	; (8000504 <HAL_MspInit+0x5c>)
 80004c8:	69db      	ldr	r3, [r3, #28]
 80004ca:	4a0e      	ldr	r2, [pc, #56]	; (8000504 <HAL_MspInit+0x5c>)
 80004cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004d0:	61d3      	str	r3, [r2, #28]
 80004d2:	4b0c      	ldr	r3, [pc, #48]	; (8000504 <HAL_MspInit+0x5c>)
 80004d4:	69db      	ldr	r3, [r3, #28]
 80004d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004da:	607b      	str	r3, [r7, #4]
 80004dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004de:	4b0a      	ldr	r3, [pc, #40]	; (8000508 <HAL_MspInit+0x60>)
 80004e0:	685b      	ldr	r3, [r3, #4]
 80004e2:	60fb      	str	r3, [r7, #12]
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004ea:	60fb      	str	r3, [r7, #12]
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	4a04      	ldr	r2, [pc, #16]	; (8000508 <HAL_MspInit+0x60>)
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004fa:	bf00      	nop
 80004fc:	3714      	adds	r7, #20
 80004fe:	46bd      	mov	sp, r7
 8000500:	bc80      	pop	{r7}
 8000502:	4770      	bx	lr
 8000504:	40021000 	.word	0x40021000
 8000508:	40010000 	.word	0x40010000

0800050c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b088      	sub	sp, #32
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000514:	f107 0310 	add.w	r3, r7, #16
 8000518:	2200      	movs	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
 800051c:	605a      	str	r2, [r3, #4]
 800051e:	609a      	str	r2, [r3, #8]
 8000520:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	4a1b      	ldr	r2, [pc, #108]	; (8000594 <HAL_UART_MspInit+0x88>)
 8000528:	4293      	cmp	r3, r2
 800052a:	d12f      	bne.n	800058c <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800052c:	4b1a      	ldr	r3, [pc, #104]	; (8000598 <HAL_UART_MspInit+0x8c>)
 800052e:	69db      	ldr	r3, [r3, #28]
 8000530:	4a19      	ldr	r2, [pc, #100]	; (8000598 <HAL_UART_MspInit+0x8c>)
 8000532:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000536:	61d3      	str	r3, [r2, #28]
 8000538:	4b17      	ldr	r3, [pc, #92]	; (8000598 <HAL_UART_MspInit+0x8c>)
 800053a:	69db      	ldr	r3, [r3, #28]
 800053c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000540:	60fb      	str	r3, [r7, #12]
 8000542:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000544:	4b14      	ldr	r3, [pc, #80]	; (8000598 <HAL_UART_MspInit+0x8c>)
 8000546:	699b      	ldr	r3, [r3, #24]
 8000548:	4a13      	ldr	r2, [pc, #76]	; (8000598 <HAL_UART_MspInit+0x8c>)
 800054a:	f043 0304 	orr.w	r3, r3, #4
 800054e:	6193      	str	r3, [r2, #24]
 8000550:	4b11      	ldr	r3, [pc, #68]	; (8000598 <HAL_UART_MspInit+0x8c>)
 8000552:	699b      	ldr	r3, [r3, #24]
 8000554:	f003 0304 	and.w	r3, r3, #4
 8000558:	60bb      	str	r3, [r7, #8]
 800055a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800055c:	2304      	movs	r3, #4
 800055e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000560:	2302      	movs	r3, #2
 8000562:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000564:	2303      	movs	r3, #3
 8000566:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000568:	f107 0310 	add.w	r3, r7, #16
 800056c:	4619      	mov	r1, r3
 800056e:	480b      	ldr	r0, [pc, #44]	; (800059c <HAL_UART_MspInit+0x90>)
 8000570:	f000 f9cc 	bl	800090c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000574:	2308      	movs	r3, #8
 8000576:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000578:	2300      	movs	r3, #0
 800057a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057c:	2300      	movs	r3, #0
 800057e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000580:	f107 0310 	add.w	r3, r7, #16
 8000584:	4619      	mov	r1, r3
 8000586:	4805      	ldr	r0, [pc, #20]	; (800059c <HAL_UART_MspInit+0x90>)
 8000588:	f000 f9c0 	bl	800090c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800058c:	bf00      	nop
 800058e:	3720      	adds	r7, #32
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	40004400 	.word	0x40004400
 8000598:	40021000 	.word	0x40021000
 800059c:	40010800 	.word	0x40010800

080005a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b08c      	sub	sp, #48	; 0x30
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80005a8:	2300      	movs	r3, #0
 80005aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80005ac:	2300      	movs	r3, #0
 80005ae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80005b0:	2200      	movs	r2, #0
 80005b2:	6879      	ldr	r1, [r7, #4]
 80005b4:	2019      	movs	r0, #25
 80005b6:	f000 f97e 	bl	80008b6 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80005ba:	2019      	movs	r0, #25
 80005bc:	f000 f997 	bl	80008ee <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80005c0:	4b1e      	ldr	r3, [pc, #120]	; (800063c <HAL_InitTick+0x9c>)
 80005c2:	699b      	ldr	r3, [r3, #24]
 80005c4:	4a1d      	ldr	r2, [pc, #116]	; (800063c <HAL_InitTick+0x9c>)
 80005c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80005ca:	6193      	str	r3, [r2, #24]
 80005cc:	4b1b      	ldr	r3, [pc, #108]	; (800063c <HAL_InitTick+0x9c>)
 80005ce:	699b      	ldr	r3, [r3, #24]
 80005d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80005d4:	60fb      	str	r3, [r7, #12]
 80005d6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80005d8:	f107 0210 	add.w	r2, r7, #16
 80005dc:	f107 0314 	add.w	r3, r7, #20
 80005e0:	4611      	mov	r1, r2
 80005e2:	4618      	mov	r0, r3
 80005e4:	f000 ff5a 	bl	800149c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80005e8:	f000 ff44 	bl	8001474 <HAL_RCC_GetPCLK2Freq>
 80005ec:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80005ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005f0:	4a13      	ldr	r2, [pc, #76]	; (8000640 <HAL_InitTick+0xa0>)
 80005f2:	fba2 2303 	umull	r2, r3, r2, r3
 80005f6:	0c9b      	lsrs	r3, r3, #18
 80005f8:	3b01      	subs	r3, #1
 80005fa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80005fc:	4b11      	ldr	r3, [pc, #68]	; (8000644 <HAL_InitTick+0xa4>)
 80005fe:	4a12      	ldr	r2, [pc, #72]	; (8000648 <HAL_InitTick+0xa8>)
 8000600:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000602:	4b10      	ldr	r3, [pc, #64]	; (8000644 <HAL_InitTick+0xa4>)
 8000604:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000608:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800060a:	4a0e      	ldr	r2, [pc, #56]	; (8000644 <HAL_InitTick+0xa4>)
 800060c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800060e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000610:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <HAL_InitTick+0xa4>)
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000616:	4b0b      	ldr	r3, [pc, #44]	; (8000644 <HAL_InitTick+0xa4>)
 8000618:	2200      	movs	r2, #0
 800061a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800061c:	4809      	ldr	r0, [pc, #36]	; (8000644 <HAL_InitTick+0xa4>)
 800061e:	f000 ff8b 	bl	8001538 <HAL_TIM_Base_Init>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d104      	bne.n	8000632 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000628:	4806      	ldr	r0, [pc, #24]	; (8000644 <HAL_InitTick+0xa4>)
 800062a:	f000 ffdd 	bl	80015e8 <HAL_TIM_Base_Start_IT>
 800062e:	4603      	mov	r3, r0
 8000630:	e000      	b.n	8000634 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000632:	2301      	movs	r3, #1
}
 8000634:	4618      	mov	r0, r3
 8000636:	3730      	adds	r7, #48	; 0x30
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40021000 	.word	0x40021000
 8000640:	431bde83 	.word	0x431bde83
 8000644:	200002c8 	.word	0x200002c8
 8000648:	40012c00 	.word	0x40012c00

0800064c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800065c:	e7fe      	b.n	800065c <HardFault_Handler+0x4>

0800065e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800065e:	b480      	push	{r7}
 8000660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000662:	e7fe      	b.n	8000662 <MemManage_Handler+0x4>

08000664 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000668:	e7fe      	b.n	8000668 <BusFault_Handler+0x4>

0800066a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800066a:	b480      	push	{r7}
 800066c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800066e:	e7fe      	b.n	800066e <UsageFault_Handler+0x4>

08000670 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000674:	bf00      	nop
 8000676:	46bd      	mov	sp, r7
 8000678:	bc80      	pop	{r7}
 800067a:	4770      	bx	lr

0800067c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000680:	4802      	ldr	r0, [pc, #8]	; (800068c <TIM1_UP_IRQHandler+0x10>)
 8000682:	f001 f803 	bl	800168c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000686:	bf00      	nop
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	200002c8 	.word	0x200002c8

08000690 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	bc80      	pop	{r7}
 800069a:	4770      	bx	lr

0800069c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800069c:	480c      	ldr	r0, [pc, #48]	; (80006d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800069e:	490d      	ldr	r1, [pc, #52]	; (80006d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006a0:	4a0d      	ldr	r2, [pc, #52]	; (80006d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006a4:	e002      	b.n	80006ac <LoopCopyDataInit>

080006a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006aa:	3304      	adds	r3, #4

080006ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006b0:	d3f9      	bcc.n	80006a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006b2:	4a0a      	ldr	r2, [pc, #40]	; (80006dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006b4:	4c0a      	ldr	r4, [pc, #40]	; (80006e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b8:	e001      	b.n	80006be <LoopFillZerobss>

080006ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006bc:	3204      	adds	r2, #4

080006be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006c0:	d3fb      	bcc.n	80006ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006c2:	f7ff ffe5 	bl	8000690 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006c6:	f003 faab 	bl	8003c20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006ca:	f7ff fd59 	bl	8000180 <main>
  bx lr
 80006ce:	4770      	bx	lr
  ldr r0, =_sdata
 80006d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006d4:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80006d8:	08003cfc 	.word	0x08003cfc
  ldr r2, =_sbss
 80006dc:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80006e0:	20001060 	.word	0x20001060

080006e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006e4:	e7fe      	b.n	80006e4 <ADC1_2_IRQHandler>
	...

080006e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006ec:	4b08      	ldr	r3, [pc, #32]	; (8000710 <HAL_Init+0x28>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a07      	ldr	r2, [pc, #28]	; (8000710 <HAL_Init+0x28>)
 80006f2:	f043 0310 	orr.w	r3, r3, #16
 80006f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006f8:	2003      	movs	r0, #3
 80006fa:	f000 f8d1 	bl	80008a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006fe:	2000      	movs	r0, #0
 8000700:	f7ff ff4e 	bl	80005a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000704:	f7ff fed0 	bl	80004a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000708:	2300      	movs	r3, #0
}
 800070a:	4618      	mov	r0, r3
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40022000 	.word	0x40022000

08000714 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000718:	4b05      	ldr	r3, [pc, #20]	; (8000730 <HAL_IncTick+0x1c>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	461a      	mov	r2, r3
 800071e:	4b05      	ldr	r3, [pc, #20]	; (8000734 <HAL_IncTick+0x20>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4413      	add	r3, r2
 8000724:	4a03      	ldr	r2, [pc, #12]	; (8000734 <HAL_IncTick+0x20>)
 8000726:	6013      	str	r3, [r2, #0]
}
 8000728:	bf00      	nop
 800072a:	46bd      	mov	sp, r7
 800072c:	bc80      	pop	{r7}
 800072e:	4770      	bx	lr
 8000730:	20000008 	.word	0x20000008
 8000734:	20000310 	.word	0x20000310

08000738 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  return uwTick;
 800073c:	4b02      	ldr	r3, [pc, #8]	; (8000748 <HAL_GetTick+0x10>)
 800073e:	681b      	ldr	r3, [r3, #0]
}
 8000740:	4618      	mov	r0, r3
 8000742:	46bd      	mov	sp, r7
 8000744:	bc80      	pop	{r7}
 8000746:	4770      	bx	lr
 8000748:	20000310 	.word	0x20000310

0800074c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800074c:	b480      	push	{r7}
 800074e:	b085      	sub	sp, #20
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	f003 0307 	and.w	r3, r3, #7
 800075a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800075c:	4b0c      	ldr	r3, [pc, #48]	; (8000790 <__NVIC_SetPriorityGrouping+0x44>)
 800075e:	68db      	ldr	r3, [r3, #12]
 8000760:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000762:	68ba      	ldr	r2, [r7, #8]
 8000764:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000768:	4013      	ands	r3, r2
 800076a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000774:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000778:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800077c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800077e:	4a04      	ldr	r2, [pc, #16]	; (8000790 <__NVIC_SetPriorityGrouping+0x44>)
 8000780:	68bb      	ldr	r3, [r7, #8]
 8000782:	60d3      	str	r3, [r2, #12]
}
 8000784:	bf00      	nop
 8000786:	3714      	adds	r7, #20
 8000788:	46bd      	mov	sp, r7
 800078a:	bc80      	pop	{r7}
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	e000ed00 	.word	0xe000ed00

08000794 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000798:	4b04      	ldr	r3, [pc, #16]	; (80007ac <__NVIC_GetPriorityGrouping+0x18>)
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	0a1b      	lsrs	r3, r3, #8
 800079e:	f003 0307 	and.w	r3, r3, #7
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bc80      	pop	{r7}
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	4603      	mov	r3, r0
 80007b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	db0b      	blt.n	80007da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007c2:	79fb      	ldrb	r3, [r7, #7]
 80007c4:	f003 021f 	and.w	r2, r3, #31
 80007c8:	4906      	ldr	r1, [pc, #24]	; (80007e4 <__NVIC_EnableIRQ+0x34>)
 80007ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ce:	095b      	lsrs	r3, r3, #5
 80007d0:	2001      	movs	r0, #1
 80007d2:	fa00 f202 	lsl.w	r2, r0, r2
 80007d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007da:	bf00      	nop
 80007dc:	370c      	adds	r7, #12
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr
 80007e4:	e000e100 	.word	0xe000e100

080007e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4603      	mov	r3, r0
 80007f0:	6039      	str	r1, [r7, #0]
 80007f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	db0a      	blt.n	8000812 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	b2da      	uxtb	r2, r3
 8000800:	490c      	ldr	r1, [pc, #48]	; (8000834 <__NVIC_SetPriority+0x4c>)
 8000802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000806:	0112      	lsls	r2, r2, #4
 8000808:	b2d2      	uxtb	r2, r2
 800080a:	440b      	add	r3, r1
 800080c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000810:	e00a      	b.n	8000828 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	b2da      	uxtb	r2, r3
 8000816:	4908      	ldr	r1, [pc, #32]	; (8000838 <__NVIC_SetPriority+0x50>)
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	f003 030f 	and.w	r3, r3, #15
 800081e:	3b04      	subs	r3, #4
 8000820:	0112      	lsls	r2, r2, #4
 8000822:	b2d2      	uxtb	r2, r2
 8000824:	440b      	add	r3, r1
 8000826:	761a      	strb	r2, [r3, #24]
}
 8000828:	bf00      	nop
 800082a:	370c      	adds	r7, #12
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	e000e100 	.word	0xe000e100
 8000838:	e000ed00 	.word	0xe000ed00

0800083c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800083c:	b480      	push	{r7}
 800083e:	b089      	sub	sp, #36	; 0x24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	60b9      	str	r1, [r7, #8]
 8000846:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000850:	69fb      	ldr	r3, [r7, #28]
 8000852:	f1c3 0307 	rsb	r3, r3, #7
 8000856:	2b04      	cmp	r3, #4
 8000858:	bf28      	it	cs
 800085a:	2304      	movcs	r3, #4
 800085c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	3304      	adds	r3, #4
 8000862:	2b06      	cmp	r3, #6
 8000864:	d902      	bls.n	800086c <NVIC_EncodePriority+0x30>
 8000866:	69fb      	ldr	r3, [r7, #28]
 8000868:	3b03      	subs	r3, #3
 800086a:	e000      	b.n	800086e <NVIC_EncodePriority+0x32>
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000870:	f04f 32ff 	mov.w	r2, #4294967295
 8000874:	69bb      	ldr	r3, [r7, #24]
 8000876:	fa02 f303 	lsl.w	r3, r2, r3
 800087a:	43da      	mvns	r2, r3
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	401a      	ands	r2, r3
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000884:	f04f 31ff 	mov.w	r1, #4294967295
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	fa01 f303 	lsl.w	r3, r1, r3
 800088e:	43d9      	mvns	r1, r3
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000894:	4313      	orrs	r3, r2
         );
}
 8000896:	4618      	mov	r0, r3
 8000898:	3724      	adds	r7, #36	; 0x24
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr

080008a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff ff4f 	bl	800074c <__NVIC_SetPriorityGrouping>
}
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}

080008b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008b6:	b580      	push	{r7, lr}
 80008b8:	b086      	sub	sp, #24
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	4603      	mov	r3, r0
 80008be:	60b9      	str	r1, [r7, #8]
 80008c0:	607a      	str	r2, [r7, #4]
 80008c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008c4:	2300      	movs	r3, #0
 80008c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008c8:	f7ff ff64 	bl	8000794 <__NVIC_GetPriorityGrouping>
 80008cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008ce:	687a      	ldr	r2, [r7, #4]
 80008d0:	68b9      	ldr	r1, [r7, #8]
 80008d2:	6978      	ldr	r0, [r7, #20]
 80008d4:	f7ff ffb2 	bl	800083c <NVIC_EncodePriority>
 80008d8:	4602      	mov	r2, r0
 80008da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008de:	4611      	mov	r1, r2
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff ff81 	bl	80007e8 <__NVIC_SetPriority>
}
 80008e6:	bf00      	nop
 80008e8:	3718      	adds	r7, #24
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}

080008ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	b082      	sub	sp, #8
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	4603      	mov	r3, r0
 80008f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff ff57 	bl	80007b0 <__NVIC_EnableIRQ>
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
	...

0800090c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800090c:	b480      	push	{r7}
 800090e:	b08b      	sub	sp, #44	; 0x2c
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000916:	2300      	movs	r3, #0
 8000918:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800091a:	2300      	movs	r3, #0
 800091c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800091e:	e169      	b.n	8000bf4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000920:	2201      	movs	r2, #1
 8000922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000924:	fa02 f303 	lsl.w	r3, r2, r3
 8000928:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	69fa      	ldr	r2, [r7, #28]
 8000930:	4013      	ands	r3, r2
 8000932:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000934:	69ba      	ldr	r2, [r7, #24]
 8000936:	69fb      	ldr	r3, [r7, #28]
 8000938:	429a      	cmp	r2, r3
 800093a:	f040 8158 	bne.w	8000bee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	4a9a      	ldr	r2, [pc, #616]	; (8000bac <HAL_GPIO_Init+0x2a0>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d05e      	beq.n	8000a06 <HAL_GPIO_Init+0xfa>
 8000948:	4a98      	ldr	r2, [pc, #608]	; (8000bac <HAL_GPIO_Init+0x2a0>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d875      	bhi.n	8000a3a <HAL_GPIO_Init+0x12e>
 800094e:	4a98      	ldr	r2, [pc, #608]	; (8000bb0 <HAL_GPIO_Init+0x2a4>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d058      	beq.n	8000a06 <HAL_GPIO_Init+0xfa>
 8000954:	4a96      	ldr	r2, [pc, #600]	; (8000bb0 <HAL_GPIO_Init+0x2a4>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d86f      	bhi.n	8000a3a <HAL_GPIO_Init+0x12e>
 800095a:	4a96      	ldr	r2, [pc, #600]	; (8000bb4 <HAL_GPIO_Init+0x2a8>)
 800095c:	4293      	cmp	r3, r2
 800095e:	d052      	beq.n	8000a06 <HAL_GPIO_Init+0xfa>
 8000960:	4a94      	ldr	r2, [pc, #592]	; (8000bb4 <HAL_GPIO_Init+0x2a8>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d869      	bhi.n	8000a3a <HAL_GPIO_Init+0x12e>
 8000966:	4a94      	ldr	r2, [pc, #592]	; (8000bb8 <HAL_GPIO_Init+0x2ac>)
 8000968:	4293      	cmp	r3, r2
 800096a:	d04c      	beq.n	8000a06 <HAL_GPIO_Init+0xfa>
 800096c:	4a92      	ldr	r2, [pc, #584]	; (8000bb8 <HAL_GPIO_Init+0x2ac>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d863      	bhi.n	8000a3a <HAL_GPIO_Init+0x12e>
 8000972:	4a92      	ldr	r2, [pc, #584]	; (8000bbc <HAL_GPIO_Init+0x2b0>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d046      	beq.n	8000a06 <HAL_GPIO_Init+0xfa>
 8000978:	4a90      	ldr	r2, [pc, #576]	; (8000bbc <HAL_GPIO_Init+0x2b0>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d85d      	bhi.n	8000a3a <HAL_GPIO_Init+0x12e>
 800097e:	2b12      	cmp	r3, #18
 8000980:	d82a      	bhi.n	80009d8 <HAL_GPIO_Init+0xcc>
 8000982:	2b12      	cmp	r3, #18
 8000984:	d859      	bhi.n	8000a3a <HAL_GPIO_Init+0x12e>
 8000986:	a201      	add	r2, pc, #4	; (adr r2, 800098c <HAL_GPIO_Init+0x80>)
 8000988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800098c:	08000a07 	.word	0x08000a07
 8000990:	080009e1 	.word	0x080009e1
 8000994:	080009f3 	.word	0x080009f3
 8000998:	08000a35 	.word	0x08000a35
 800099c:	08000a3b 	.word	0x08000a3b
 80009a0:	08000a3b 	.word	0x08000a3b
 80009a4:	08000a3b 	.word	0x08000a3b
 80009a8:	08000a3b 	.word	0x08000a3b
 80009ac:	08000a3b 	.word	0x08000a3b
 80009b0:	08000a3b 	.word	0x08000a3b
 80009b4:	08000a3b 	.word	0x08000a3b
 80009b8:	08000a3b 	.word	0x08000a3b
 80009bc:	08000a3b 	.word	0x08000a3b
 80009c0:	08000a3b 	.word	0x08000a3b
 80009c4:	08000a3b 	.word	0x08000a3b
 80009c8:	08000a3b 	.word	0x08000a3b
 80009cc:	08000a3b 	.word	0x08000a3b
 80009d0:	080009e9 	.word	0x080009e9
 80009d4:	080009fd 	.word	0x080009fd
 80009d8:	4a79      	ldr	r2, [pc, #484]	; (8000bc0 <HAL_GPIO_Init+0x2b4>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d013      	beq.n	8000a06 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80009de:	e02c      	b.n	8000a3a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	68db      	ldr	r3, [r3, #12]
 80009e4:	623b      	str	r3, [r7, #32]
          break;
 80009e6:	e029      	b.n	8000a3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	3304      	adds	r3, #4
 80009ee:	623b      	str	r3, [r7, #32]
          break;
 80009f0:	e024      	b.n	8000a3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	68db      	ldr	r3, [r3, #12]
 80009f6:	3308      	adds	r3, #8
 80009f8:	623b      	str	r3, [r7, #32]
          break;
 80009fa:	e01f      	b.n	8000a3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	68db      	ldr	r3, [r3, #12]
 8000a00:	330c      	adds	r3, #12
 8000a02:	623b      	str	r3, [r7, #32]
          break;
 8000a04:	e01a      	b.n	8000a3c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	689b      	ldr	r3, [r3, #8]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d102      	bne.n	8000a14 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a0e:	2304      	movs	r3, #4
 8000a10:	623b      	str	r3, [r7, #32]
          break;
 8000a12:	e013      	b.n	8000a3c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d105      	bne.n	8000a28 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a1c:	2308      	movs	r3, #8
 8000a1e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	69fa      	ldr	r2, [r7, #28]
 8000a24:	611a      	str	r2, [r3, #16]
          break;
 8000a26:	e009      	b.n	8000a3c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a28:	2308      	movs	r3, #8
 8000a2a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	69fa      	ldr	r2, [r7, #28]
 8000a30:	615a      	str	r2, [r3, #20]
          break;
 8000a32:	e003      	b.n	8000a3c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a34:	2300      	movs	r3, #0
 8000a36:	623b      	str	r3, [r7, #32]
          break;
 8000a38:	e000      	b.n	8000a3c <HAL_GPIO_Init+0x130>
          break;
 8000a3a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a3c:	69bb      	ldr	r3, [r7, #24]
 8000a3e:	2bff      	cmp	r3, #255	; 0xff
 8000a40:	d801      	bhi.n	8000a46 <HAL_GPIO_Init+0x13a>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	e001      	b.n	8000a4a <HAL_GPIO_Init+0x13e>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	3304      	adds	r3, #4
 8000a4a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a4c:	69bb      	ldr	r3, [r7, #24]
 8000a4e:	2bff      	cmp	r3, #255	; 0xff
 8000a50:	d802      	bhi.n	8000a58 <HAL_GPIO_Init+0x14c>
 8000a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a54:	009b      	lsls	r3, r3, #2
 8000a56:	e002      	b.n	8000a5e <HAL_GPIO_Init+0x152>
 8000a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a5a:	3b08      	subs	r3, #8
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	210f      	movs	r1, #15
 8000a66:	693b      	ldr	r3, [r7, #16]
 8000a68:	fa01 f303 	lsl.w	r3, r1, r3
 8000a6c:	43db      	mvns	r3, r3
 8000a6e:	401a      	ands	r2, r3
 8000a70:	6a39      	ldr	r1, [r7, #32]
 8000a72:	693b      	ldr	r3, [r7, #16]
 8000a74:	fa01 f303 	lsl.w	r3, r1, r3
 8000a78:	431a      	orrs	r2, r3
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	f000 80b1 	beq.w	8000bee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a8c:	4b4d      	ldr	r3, [pc, #308]	; (8000bc4 <HAL_GPIO_Init+0x2b8>)
 8000a8e:	699b      	ldr	r3, [r3, #24]
 8000a90:	4a4c      	ldr	r2, [pc, #304]	; (8000bc4 <HAL_GPIO_Init+0x2b8>)
 8000a92:	f043 0301 	orr.w	r3, r3, #1
 8000a96:	6193      	str	r3, [r2, #24]
 8000a98:	4b4a      	ldr	r3, [pc, #296]	; (8000bc4 <HAL_GPIO_Init+0x2b8>)
 8000a9a:	699b      	ldr	r3, [r3, #24]
 8000a9c:	f003 0301 	and.w	r3, r3, #1
 8000aa0:	60bb      	str	r3, [r7, #8]
 8000aa2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000aa4:	4a48      	ldr	r2, [pc, #288]	; (8000bc8 <HAL_GPIO_Init+0x2bc>)
 8000aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa8:	089b      	lsrs	r3, r3, #2
 8000aaa:	3302      	adds	r3, #2
 8000aac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ab0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab4:	f003 0303 	and.w	r3, r3, #3
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	220f      	movs	r2, #15
 8000abc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	68fa      	ldr	r2, [r7, #12]
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4a40      	ldr	r2, [pc, #256]	; (8000bcc <HAL_GPIO_Init+0x2c0>)
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d013      	beq.n	8000af8 <HAL_GPIO_Init+0x1ec>
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	4a3f      	ldr	r2, [pc, #252]	; (8000bd0 <HAL_GPIO_Init+0x2c4>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d00d      	beq.n	8000af4 <HAL_GPIO_Init+0x1e8>
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4a3e      	ldr	r2, [pc, #248]	; (8000bd4 <HAL_GPIO_Init+0x2c8>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d007      	beq.n	8000af0 <HAL_GPIO_Init+0x1e4>
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	4a3d      	ldr	r2, [pc, #244]	; (8000bd8 <HAL_GPIO_Init+0x2cc>)
 8000ae4:	4293      	cmp	r3, r2
 8000ae6:	d101      	bne.n	8000aec <HAL_GPIO_Init+0x1e0>
 8000ae8:	2303      	movs	r3, #3
 8000aea:	e006      	b.n	8000afa <HAL_GPIO_Init+0x1ee>
 8000aec:	2304      	movs	r3, #4
 8000aee:	e004      	b.n	8000afa <HAL_GPIO_Init+0x1ee>
 8000af0:	2302      	movs	r3, #2
 8000af2:	e002      	b.n	8000afa <HAL_GPIO_Init+0x1ee>
 8000af4:	2301      	movs	r3, #1
 8000af6:	e000      	b.n	8000afa <HAL_GPIO_Init+0x1ee>
 8000af8:	2300      	movs	r3, #0
 8000afa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000afc:	f002 0203 	and.w	r2, r2, #3
 8000b00:	0092      	lsls	r2, r2, #2
 8000b02:	4093      	lsls	r3, r2
 8000b04:	68fa      	ldr	r2, [r7, #12]
 8000b06:	4313      	orrs	r3, r2
 8000b08:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b0a:	492f      	ldr	r1, [pc, #188]	; (8000bc8 <HAL_GPIO_Init+0x2bc>)
 8000b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b0e:	089b      	lsrs	r3, r3, #2
 8000b10:	3302      	adds	r3, #2
 8000b12:	68fa      	ldr	r2, [r7, #12]
 8000b14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d006      	beq.n	8000b32 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b24:	4b2d      	ldr	r3, [pc, #180]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	492c      	ldr	r1, [pc, #176]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b2a:	69bb      	ldr	r3, [r7, #24]
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	600b      	str	r3, [r1, #0]
 8000b30:	e006      	b.n	8000b40 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b32:	4b2a      	ldr	r3, [pc, #168]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	69bb      	ldr	r3, [r7, #24]
 8000b38:	43db      	mvns	r3, r3
 8000b3a:	4928      	ldr	r1, [pc, #160]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d006      	beq.n	8000b5a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b4c:	4b23      	ldr	r3, [pc, #140]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b4e:	685a      	ldr	r2, [r3, #4]
 8000b50:	4922      	ldr	r1, [pc, #136]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b52:	69bb      	ldr	r3, [r7, #24]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	604b      	str	r3, [r1, #4]
 8000b58:	e006      	b.n	8000b68 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b5a:	4b20      	ldr	r3, [pc, #128]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b5c:	685a      	ldr	r2, [r3, #4]
 8000b5e:	69bb      	ldr	r3, [r7, #24]
 8000b60:	43db      	mvns	r3, r3
 8000b62:	491e      	ldr	r1, [pc, #120]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b64:	4013      	ands	r3, r2
 8000b66:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d006      	beq.n	8000b82 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b74:	4b19      	ldr	r3, [pc, #100]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b76:	689a      	ldr	r2, [r3, #8]
 8000b78:	4918      	ldr	r1, [pc, #96]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b7a:	69bb      	ldr	r3, [r7, #24]
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	608b      	str	r3, [r1, #8]
 8000b80:	e006      	b.n	8000b90 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b82:	4b16      	ldr	r3, [pc, #88]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b84:	689a      	ldr	r2, [r3, #8]
 8000b86:	69bb      	ldr	r3, [r7, #24]
 8000b88:	43db      	mvns	r3, r3
 8000b8a:	4914      	ldr	r1, [pc, #80]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d021      	beq.n	8000be0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000b9e:	68da      	ldr	r2, [r3, #12]
 8000ba0:	490e      	ldr	r1, [pc, #56]	; (8000bdc <HAL_GPIO_Init+0x2d0>)
 8000ba2:	69bb      	ldr	r3, [r7, #24]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	60cb      	str	r3, [r1, #12]
 8000ba8:	e021      	b.n	8000bee <HAL_GPIO_Init+0x2e2>
 8000baa:	bf00      	nop
 8000bac:	10320000 	.word	0x10320000
 8000bb0:	10310000 	.word	0x10310000
 8000bb4:	10220000 	.word	0x10220000
 8000bb8:	10210000 	.word	0x10210000
 8000bbc:	10120000 	.word	0x10120000
 8000bc0:	10110000 	.word	0x10110000
 8000bc4:	40021000 	.word	0x40021000
 8000bc8:	40010000 	.word	0x40010000
 8000bcc:	40010800 	.word	0x40010800
 8000bd0:	40010c00 	.word	0x40010c00
 8000bd4:	40011000 	.word	0x40011000
 8000bd8:	40011400 	.word	0x40011400
 8000bdc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000be0:	4b0b      	ldr	r3, [pc, #44]	; (8000c10 <HAL_GPIO_Init+0x304>)
 8000be2:	68da      	ldr	r2, [r3, #12]
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	43db      	mvns	r3, r3
 8000be8:	4909      	ldr	r1, [pc, #36]	; (8000c10 <HAL_GPIO_Init+0x304>)
 8000bea:	4013      	ands	r3, r2
 8000bec:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	f47f ae8e 	bne.w	8000920 <HAL_GPIO_Init+0x14>
  }
}
 8000c04:	bf00      	nop
 8000c06:	bf00      	nop
 8000c08:	372c      	adds	r7, #44	; 0x2c
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bc80      	pop	{r7}
 8000c0e:	4770      	bx	lr
 8000c10:	40010400 	.word	0x40010400

08000c14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b085      	sub	sp, #20
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	689a      	ldr	r2, [r3, #8]
 8000c24:	887b      	ldrh	r3, [r7, #2]
 8000c26:	4013      	ands	r3, r2
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d002      	beq.n	8000c32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	73fb      	strb	r3, [r7, #15]
 8000c30:	e001      	b.n	8000c36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000c32:	2300      	movs	r3, #0
 8000c34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c36:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3714      	adds	r7, #20
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr

08000c42 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c42:	b480      	push	{r7}
 8000c44:	b083      	sub	sp, #12
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
 8000c4a:	460b      	mov	r3, r1
 8000c4c:	807b      	strh	r3, [r7, #2]
 8000c4e:	4613      	mov	r3, r2
 8000c50:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c52:	787b      	ldrb	r3, [r7, #1]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d003      	beq.n	8000c60 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c58:	887a      	ldrh	r2, [r7, #2]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c5e:	e003      	b.n	8000c68 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c60:	887b      	ldrh	r3, [r7, #2]
 8000c62:	041a      	lsls	r2, r3, #16
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	611a      	str	r2, [r3, #16]
}
 8000c68:	bf00      	nop
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bc80      	pop	{r7}
 8000c70:	4770      	bx	lr

08000c72 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c72:	b480      	push	{r7}
 8000c74:	b085      	sub	sp, #20
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	6078      	str	r0, [r7, #4]
 8000c7a:	460b      	mov	r3, r1
 8000c7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	68db      	ldr	r3, [r3, #12]
 8000c82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c84:	887a      	ldrh	r2, [r7, #2]
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	4013      	ands	r3, r2
 8000c8a:	041a      	lsls	r2, r3, #16
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	43d9      	mvns	r1, r3
 8000c90:	887b      	ldrh	r3, [r7, #2]
 8000c92:	400b      	ands	r3, r1
 8000c94:	431a      	orrs	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	611a      	str	r2, [r3, #16]
}
 8000c9a:	bf00      	nop
 8000c9c:	3714      	adds	r7, #20
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bc80      	pop	{r7}
 8000ca2:	4770      	bx	lr

08000ca4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d101      	bne.n	8000cb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e272      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	f000 8087 	beq.w	8000dd2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cc4:	4b92      	ldr	r3, [pc, #584]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f003 030c 	and.w	r3, r3, #12
 8000ccc:	2b04      	cmp	r3, #4
 8000cce:	d00c      	beq.n	8000cea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cd0:	4b8f      	ldr	r3, [pc, #572]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f003 030c 	and.w	r3, r3, #12
 8000cd8:	2b08      	cmp	r3, #8
 8000cda:	d112      	bne.n	8000d02 <HAL_RCC_OscConfig+0x5e>
 8000cdc:	4b8c      	ldr	r3, [pc, #560]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ce4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ce8:	d10b      	bne.n	8000d02 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cea:	4b89      	ldr	r3, [pc, #548]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d06c      	beq.n	8000dd0 <HAL_RCC_OscConfig+0x12c>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d168      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e24c      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d0a:	d106      	bne.n	8000d1a <HAL_RCC_OscConfig+0x76>
 8000d0c:	4b80      	ldr	r3, [pc, #512]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a7f      	ldr	r2, [pc, #508]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d16:	6013      	str	r3, [r2, #0]
 8000d18:	e02e      	b.n	8000d78 <HAL_RCC_OscConfig+0xd4>
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d10c      	bne.n	8000d3c <HAL_RCC_OscConfig+0x98>
 8000d22:	4b7b      	ldr	r3, [pc, #492]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a7a      	ldr	r2, [pc, #488]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d2c:	6013      	str	r3, [r2, #0]
 8000d2e:	4b78      	ldr	r3, [pc, #480]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a77      	ldr	r2, [pc, #476]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d38:	6013      	str	r3, [r2, #0]
 8000d3a:	e01d      	b.n	8000d78 <HAL_RCC_OscConfig+0xd4>
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d44:	d10c      	bne.n	8000d60 <HAL_RCC_OscConfig+0xbc>
 8000d46:	4b72      	ldr	r3, [pc, #456]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a71      	ldr	r2, [pc, #452]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d50:	6013      	str	r3, [r2, #0]
 8000d52:	4b6f      	ldr	r3, [pc, #444]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a6e      	ldr	r2, [pc, #440]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d5c:	6013      	str	r3, [r2, #0]
 8000d5e:	e00b      	b.n	8000d78 <HAL_RCC_OscConfig+0xd4>
 8000d60:	4b6b      	ldr	r3, [pc, #428]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a6a      	ldr	r2, [pc, #424]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d6a:	6013      	str	r3, [r2, #0]
 8000d6c:	4b68      	ldr	r3, [pc, #416]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a67      	ldr	r2, [pc, #412]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d76:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d013      	beq.n	8000da8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d80:	f7ff fcda 	bl	8000738 <HAL_GetTick>
 8000d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d86:	e008      	b.n	8000d9a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d88:	f7ff fcd6 	bl	8000738 <HAL_GetTick>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	2b64      	cmp	r3, #100	; 0x64
 8000d94:	d901      	bls.n	8000d9a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d96:	2303      	movs	r3, #3
 8000d98:	e200      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d9a:	4b5d      	ldr	r3, [pc, #372]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d0f0      	beq.n	8000d88 <HAL_RCC_OscConfig+0xe4>
 8000da6:	e014      	b.n	8000dd2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da8:	f7ff fcc6 	bl	8000738 <HAL_GetTick>
 8000dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dae:	e008      	b.n	8000dc2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000db0:	f7ff fcc2 	bl	8000738 <HAL_GetTick>
 8000db4:	4602      	mov	r2, r0
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	2b64      	cmp	r3, #100	; 0x64
 8000dbc:	d901      	bls.n	8000dc2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000dbe:	2303      	movs	r3, #3
 8000dc0:	e1ec      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dc2:	4b53      	ldr	r3, [pc, #332]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d1f0      	bne.n	8000db0 <HAL_RCC_OscConfig+0x10c>
 8000dce:	e000      	b.n	8000dd2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f003 0302 	and.w	r3, r3, #2
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d063      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000dde:	4b4c      	ldr	r3, [pc, #304]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f003 030c 	and.w	r3, r3, #12
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d00b      	beq.n	8000e02 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000dea:	4b49      	ldr	r3, [pc, #292]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	f003 030c 	and.w	r3, r3, #12
 8000df2:	2b08      	cmp	r3, #8
 8000df4:	d11c      	bne.n	8000e30 <HAL_RCC_OscConfig+0x18c>
 8000df6:	4b46      	ldr	r3, [pc, #280]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d116      	bne.n	8000e30 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e02:	4b43      	ldr	r3, [pc, #268]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f003 0302 	and.w	r3, r3, #2
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d005      	beq.n	8000e1a <HAL_RCC_OscConfig+0x176>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	691b      	ldr	r3, [r3, #16]
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d001      	beq.n	8000e1a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e16:	2301      	movs	r3, #1
 8000e18:	e1c0      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e1a:	4b3d      	ldr	r3, [pc, #244]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	695b      	ldr	r3, [r3, #20]
 8000e26:	00db      	lsls	r3, r3, #3
 8000e28:	4939      	ldr	r1, [pc, #228]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e2e:	e03a      	b.n	8000ea6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	691b      	ldr	r3, [r3, #16]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d020      	beq.n	8000e7a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e38:	4b36      	ldr	r3, [pc, #216]	; (8000f14 <HAL_RCC_OscConfig+0x270>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e3e:	f7ff fc7b 	bl	8000738 <HAL_GetTick>
 8000e42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e44:	e008      	b.n	8000e58 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e46:	f7ff fc77 	bl	8000738 <HAL_GetTick>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	1ad3      	subs	r3, r2, r3
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d901      	bls.n	8000e58 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e54:	2303      	movs	r3, #3
 8000e56:	e1a1      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e58:	4b2d      	ldr	r3, [pc, #180]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f003 0302 	and.w	r3, r3, #2
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d0f0      	beq.n	8000e46 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e64:	4b2a      	ldr	r3, [pc, #168]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	695b      	ldr	r3, [r3, #20]
 8000e70:	00db      	lsls	r3, r3, #3
 8000e72:	4927      	ldr	r1, [pc, #156]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000e74:	4313      	orrs	r3, r2
 8000e76:	600b      	str	r3, [r1, #0]
 8000e78:	e015      	b.n	8000ea6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e7a:	4b26      	ldr	r3, [pc, #152]	; (8000f14 <HAL_RCC_OscConfig+0x270>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e80:	f7ff fc5a 	bl	8000738 <HAL_GetTick>
 8000e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e86:	e008      	b.n	8000e9a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e88:	f7ff fc56 	bl	8000738 <HAL_GetTick>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b02      	cmp	r3, #2
 8000e94:	d901      	bls.n	8000e9a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e96:	2303      	movs	r3, #3
 8000e98:	e180      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e9a:	4b1d      	ldr	r3, [pc, #116]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f003 0302 	and.w	r3, r3, #2
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d1f0      	bne.n	8000e88 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f003 0308 	and.w	r3, r3, #8
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d03a      	beq.n	8000f28 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	699b      	ldr	r3, [r3, #24]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d019      	beq.n	8000eee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000eba:	4b17      	ldr	r3, [pc, #92]	; (8000f18 <HAL_RCC_OscConfig+0x274>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ec0:	f7ff fc3a 	bl	8000738 <HAL_GetTick>
 8000ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ec6:	e008      	b.n	8000eda <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ec8:	f7ff fc36 	bl	8000738 <HAL_GetTick>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	1ad3      	subs	r3, r2, r3
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	d901      	bls.n	8000eda <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	e160      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eda:	4b0d      	ldr	r3, [pc, #52]	; (8000f10 <HAL_RCC_OscConfig+0x26c>)
 8000edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ede:	f003 0302 	and.w	r3, r3, #2
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d0f0      	beq.n	8000ec8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	f000 fb08 	bl	80014fc <RCC_Delay>
 8000eec:	e01c      	b.n	8000f28 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000eee:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <HAL_RCC_OscConfig+0x274>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ef4:	f7ff fc20 	bl	8000738 <HAL_GetTick>
 8000ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000efa:	e00f      	b.n	8000f1c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000efc:	f7ff fc1c 	bl	8000738 <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d908      	bls.n	8000f1c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	e146      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
 8000f0e:	bf00      	nop
 8000f10:	40021000 	.word	0x40021000
 8000f14:	42420000 	.word	0x42420000
 8000f18:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f1c:	4b92      	ldr	r3, [pc, #584]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f20:	f003 0302 	and.w	r3, r3, #2
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d1e9      	bne.n	8000efc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f003 0304 	and.w	r3, r3, #4
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	f000 80a6 	beq.w	8001082 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f36:	2300      	movs	r3, #0
 8000f38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f3a:	4b8b      	ldr	r3, [pc, #556]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000f3c:	69db      	ldr	r3, [r3, #28]
 8000f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d10d      	bne.n	8000f62 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f46:	4b88      	ldr	r3, [pc, #544]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	4a87      	ldr	r2, [pc, #540]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000f4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f50:	61d3      	str	r3, [r2, #28]
 8000f52:	4b85      	ldr	r3, [pc, #532]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000f54:	69db      	ldr	r3, [r3, #28]
 8000f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f5a:	60bb      	str	r3, [r7, #8]
 8000f5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f62:	4b82      	ldr	r3, [pc, #520]	; (800116c <HAL_RCC_OscConfig+0x4c8>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d118      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f6e:	4b7f      	ldr	r3, [pc, #508]	; (800116c <HAL_RCC_OscConfig+0x4c8>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a7e      	ldr	r2, [pc, #504]	; (800116c <HAL_RCC_OscConfig+0x4c8>)
 8000f74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f7a:	f7ff fbdd 	bl	8000738 <HAL_GetTick>
 8000f7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f80:	e008      	b.n	8000f94 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f82:	f7ff fbd9 	bl	8000738 <HAL_GetTick>
 8000f86:	4602      	mov	r2, r0
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	2b64      	cmp	r3, #100	; 0x64
 8000f8e:	d901      	bls.n	8000f94 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f90:	2303      	movs	r3, #3
 8000f92:	e103      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f94:	4b75      	ldr	r3, [pc, #468]	; (800116c <HAL_RCC_OscConfig+0x4c8>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d0f0      	beq.n	8000f82 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d106      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x312>
 8000fa8:	4b6f      	ldr	r3, [pc, #444]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000faa:	6a1b      	ldr	r3, [r3, #32]
 8000fac:	4a6e      	ldr	r2, [pc, #440]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000fae:	f043 0301 	orr.w	r3, r3, #1
 8000fb2:	6213      	str	r3, [r2, #32]
 8000fb4:	e02d      	b.n	8001012 <HAL_RCC_OscConfig+0x36e>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	68db      	ldr	r3, [r3, #12]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d10c      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x334>
 8000fbe:	4b6a      	ldr	r3, [pc, #424]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000fc0:	6a1b      	ldr	r3, [r3, #32]
 8000fc2:	4a69      	ldr	r2, [pc, #420]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000fc4:	f023 0301 	bic.w	r3, r3, #1
 8000fc8:	6213      	str	r3, [r2, #32]
 8000fca:	4b67      	ldr	r3, [pc, #412]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000fcc:	6a1b      	ldr	r3, [r3, #32]
 8000fce:	4a66      	ldr	r2, [pc, #408]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000fd0:	f023 0304 	bic.w	r3, r3, #4
 8000fd4:	6213      	str	r3, [r2, #32]
 8000fd6:	e01c      	b.n	8001012 <HAL_RCC_OscConfig+0x36e>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	2b05      	cmp	r3, #5
 8000fde:	d10c      	bne.n	8000ffa <HAL_RCC_OscConfig+0x356>
 8000fe0:	4b61      	ldr	r3, [pc, #388]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000fe2:	6a1b      	ldr	r3, [r3, #32]
 8000fe4:	4a60      	ldr	r2, [pc, #384]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000fe6:	f043 0304 	orr.w	r3, r3, #4
 8000fea:	6213      	str	r3, [r2, #32]
 8000fec:	4b5e      	ldr	r3, [pc, #376]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000fee:	6a1b      	ldr	r3, [r3, #32]
 8000ff0:	4a5d      	ldr	r2, [pc, #372]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000ff2:	f043 0301 	orr.w	r3, r3, #1
 8000ff6:	6213      	str	r3, [r2, #32]
 8000ff8:	e00b      	b.n	8001012 <HAL_RCC_OscConfig+0x36e>
 8000ffa:	4b5b      	ldr	r3, [pc, #364]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8000ffc:	6a1b      	ldr	r3, [r3, #32]
 8000ffe:	4a5a      	ldr	r2, [pc, #360]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8001000:	f023 0301 	bic.w	r3, r3, #1
 8001004:	6213      	str	r3, [r2, #32]
 8001006:	4b58      	ldr	r3, [pc, #352]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8001008:	6a1b      	ldr	r3, [r3, #32]
 800100a:	4a57      	ldr	r2, [pc, #348]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 800100c:	f023 0304 	bic.w	r3, r3, #4
 8001010:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d015      	beq.n	8001046 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800101a:	f7ff fb8d 	bl	8000738 <HAL_GetTick>
 800101e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001020:	e00a      	b.n	8001038 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001022:	f7ff fb89 	bl	8000738 <HAL_GetTick>
 8001026:	4602      	mov	r2, r0
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001030:	4293      	cmp	r3, r2
 8001032:	d901      	bls.n	8001038 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001034:	2303      	movs	r3, #3
 8001036:	e0b1      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001038:	4b4b      	ldr	r3, [pc, #300]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 800103a:	6a1b      	ldr	r3, [r3, #32]
 800103c:	f003 0302 	and.w	r3, r3, #2
 8001040:	2b00      	cmp	r3, #0
 8001042:	d0ee      	beq.n	8001022 <HAL_RCC_OscConfig+0x37e>
 8001044:	e014      	b.n	8001070 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001046:	f7ff fb77 	bl	8000738 <HAL_GetTick>
 800104a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800104c:	e00a      	b.n	8001064 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800104e:	f7ff fb73 	bl	8000738 <HAL_GetTick>
 8001052:	4602      	mov	r2, r0
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	f241 3288 	movw	r2, #5000	; 0x1388
 800105c:	4293      	cmp	r3, r2
 800105e:	d901      	bls.n	8001064 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001060:	2303      	movs	r3, #3
 8001062:	e09b      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001064:	4b40      	ldr	r3, [pc, #256]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8001066:	6a1b      	ldr	r3, [r3, #32]
 8001068:	f003 0302 	and.w	r3, r3, #2
 800106c:	2b00      	cmp	r3, #0
 800106e:	d1ee      	bne.n	800104e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001070:	7dfb      	ldrb	r3, [r7, #23]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d105      	bne.n	8001082 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001076:	4b3c      	ldr	r3, [pc, #240]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8001078:	69db      	ldr	r3, [r3, #28]
 800107a:	4a3b      	ldr	r2, [pc, #236]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 800107c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001080:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	69db      	ldr	r3, [r3, #28]
 8001086:	2b00      	cmp	r3, #0
 8001088:	f000 8087 	beq.w	800119a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800108c:	4b36      	ldr	r3, [pc, #216]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	f003 030c 	and.w	r3, r3, #12
 8001094:	2b08      	cmp	r3, #8
 8001096:	d061      	beq.n	800115c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	69db      	ldr	r3, [r3, #28]
 800109c:	2b02      	cmp	r3, #2
 800109e:	d146      	bne.n	800112e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010a0:	4b33      	ldr	r3, [pc, #204]	; (8001170 <HAL_RCC_OscConfig+0x4cc>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a6:	f7ff fb47 	bl	8000738 <HAL_GetTick>
 80010aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010ac:	e008      	b.n	80010c0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ae:	f7ff fb43 	bl	8000738 <HAL_GetTick>
 80010b2:	4602      	mov	r2, r0
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d901      	bls.n	80010c0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e06d      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010c0:	4b29      	ldr	r3, [pc, #164]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1f0      	bne.n	80010ae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6a1b      	ldr	r3, [r3, #32]
 80010d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010d4:	d108      	bne.n	80010e8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010d6:	4b24      	ldr	r3, [pc, #144]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	4921      	ldr	r1, [pc, #132]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 80010e4:	4313      	orrs	r3, r2
 80010e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010e8:	4b1f      	ldr	r3, [pc, #124]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6a19      	ldr	r1, [r3, #32]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010f8:	430b      	orrs	r3, r1
 80010fa:	491b      	ldr	r1, [pc, #108]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 80010fc:	4313      	orrs	r3, r2
 80010fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001100:	4b1b      	ldr	r3, [pc, #108]	; (8001170 <HAL_RCC_OscConfig+0x4cc>)
 8001102:	2201      	movs	r2, #1
 8001104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001106:	f7ff fb17 	bl	8000738 <HAL_GetTick>
 800110a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800110c:	e008      	b.n	8001120 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800110e:	f7ff fb13 	bl	8000738 <HAL_GetTick>
 8001112:	4602      	mov	r2, r0
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	2b02      	cmp	r3, #2
 800111a:	d901      	bls.n	8001120 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800111c:	2303      	movs	r3, #3
 800111e:	e03d      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001120:	4b11      	ldr	r3, [pc, #68]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d0f0      	beq.n	800110e <HAL_RCC_OscConfig+0x46a>
 800112c:	e035      	b.n	800119a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800112e:	4b10      	ldr	r3, [pc, #64]	; (8001170 <HAL_RCC_OscConfig+0x4cc>)
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001134:	f7ff fb00 	bl	8000738 <HAL_GetTick>
 8001138:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800113a:	e008      	b.n	800114e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800113c:	f7ff fafc 	bl	8000738 <HAL_GetTick>
 8001140:	4602      	mov	r2, r0
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	2b02      	cmp	r3, #2
 8001148:	d901      	bls.n	800114e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e026      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800114e:	4b06      	ldr	r3, [pc, #24]	; (8001168 <HAL_RCC_OscConfig+0x4c4>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d1f0      	bne.n	800113c <HAL_RCC_OscConfig+0x498>
 800115a:	e01e      	b.n	800119a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	69db      	ldr	r3, [r3, #28]
 8001160:	2b01      	cmp	r3, #1
 8001162:	d107      	bne.n	8001174 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001164:	2301      	movs	r3, #1
 8001166:	e019      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
 8001168:	40021000 	.word	0x40021000
 800116c:	40007000 	.word	0x40007000
 8001170:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001174:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <HAL_RCC_OscConfig+0x500>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6a1b      	ldr	r3, [r3, #32]
 8001184:	429a      	cmp	r2, r3
 8001186:	d106      	bne.n	8001196 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001192:	429a      	cmp	r2, r3
 8001194:	d001      	beq.n	800119a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e000      	b.n	800119c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800119a:	2300      	movs	r3, #0
}
 800119c:	4618      	mov	r0, r3
 800119e:	3718      	adds	r7, #24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40021000 	.word	0x40021000

080011a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d101      	bne.n	80011bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	e0d0      	b.n	800135e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011bc:	4b6a      	ldr	r3, [pc, #424]	; (8001368 <HAL_RCC_ClockConfig+0x1c0>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0307 	and.w	r3, r3, #7
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d910      	bls.n	80011ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ca:	4b67      	ldr	r3, [pc, #412]	; (8001368 <HAL_RCC_ClockConfig+0x1c0>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f023 0207 	bic.w	r2, r3, #7
 80011d2:	4965      	ldr	r1, [pc, #404]	; (8001368 <HAL_RCC_ClockConfig+0x1c0>)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011da:	4b63      	ldr	r3, [pc, #396]	; (8001368 <HAL_RCC_ClockConfig+0x1c0>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0307 	and.w	r3, r3, #7
 80011e2:	683a      	ldr	r2, [r7, #0]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d001      	beq.n	80011ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80011e8:	2301      	movs	r3, #1
 80011ea:	e0b8      	b.n	800135e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d020      	beq.n	800123a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f003 0304 	and.w	r3, r3, #4
 8001200:	2b00      	cmp	r3, #0
 8001202:	d005      	beq.n	8001210 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001204:	4b59      	ldr	r3, [pc, #356]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	4a58      	ldr	r2, [pc, #352]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 800120a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800120e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 0308 	and.w	r3, r3, #8
 8001218:	2b00      	cmp	r3, #0
 800121a:	d005      	beq.n	8001228 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800121c:	4b53      	ldr	r3, [pc, #332]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	4a52      	ldr	r2, [pc, #328]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001222:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001226:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001228:	4b50      	ldr	r3, [pc, #320]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	494d      	ldr	r1, [pc, #308]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001236:	4313      	orrs	r3, r2
 8001238:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	2b00      	cmp	r3, #0
 8001244:	d040      	beq.n	80012c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	2b01      	cmp	r3, #1
 800124c:	d107      	bne.n	800125e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800124e:	4b47      	ldr	r3, [pc, #284]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d115      	bne.n	8001286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e07f      	b.n	800135e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	2b02      	cmp	r3, #2
 8001264:	d107      	bne.n	8001276 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001266:	4b41      	ldr	r3, [pc, #260]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d109      	bne.n	8001286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e073      	b.n	800135e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001276:	4b3d      	ldr	r3, [pc, #244]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0302 	and.w	r3, r3, #2
 800127e:	2b00      	cmp	r3, #0
 8001280:	d101      	bne.n	8001286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e06b      	b.n	800135e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001286:	4b39      	ldr	r3, [pc, #228]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f023 0203 	bic.w	r2, r3, #3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	4936      	ldr	r1, [pc, #216]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001294:	4313      	orrs	r3, r2
 8001296:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001298:	f7ff fa4e 	bl	8000738 <HAL_GetTick>
 800129c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800129e:	e00a      	b.n	80012b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012a0:	f7ff fa4a 	bl	8000738 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e053      	b.n	800135e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012b6:	4b2d      	ldr	r3, [pc, #180]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f003 020c 	and.w	r2, r3, #12
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d1eb      	bne.n	80012a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012c8:	4b27      	ldr	r3, [pc, #156]	; (8001368 <HAL_RCC_ClockConfig+0x1c0>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f003 0307 	and.w	r3, r3, #7
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d210      	bcs.n	80012f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d6:	4b24      	ldr	r3, [pc, #144]	; (8001368 <HAL_RCC_ClockConfig+0x1c0>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f023 0207 	bic.w	r2, r3, #7
 80012de:	4922      	ldr	r1, [pc, #136]	; (8001368 <HAL_RCC_ClockConfig+0x1c0>)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012e6:	4b20      	ldr	r3, [pc, #128]	; (8001368 <HAL_RCC_ClockConfig+0x1c0>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	683a      	ldr	r2, [r7, #0]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d001      	beq.n	80012f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e032      	b.n	800135e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0304 	and.w	r3, r3, #4
 8001300:	2b00      	cmp	r3, #0
 8001302:	d008      	beq.n	8001316 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001304:	4b19      	ldr	r3, [pc, #100]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	4916      	ldr	r1, [pc, #88]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001312:	4313      	orrs	r3, r2
 8001314:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0308 	and.w	r3, r3, #8
 800131e:	2b00      	cmp	r3, #0
 8001320:	d009      	beq.n	8001336 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001322:	4b12      	ldr	r3, [pc, #72]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	691b      	ldr	r3, [r3, #16]
 800132e:	00db      	lsls	r3, r3, #3
 8001330:	490e      	ldr	r1, [pc, #56]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 8001332:	4313      	orrs	r3, r2
 8001334:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001336:	f000 f821 	bl	800137c <HAL_RCC_GetSysClockFreq>
 800133a:	4602      	mov	r2, r0
 800133c:	4b0b      	ldr	r3, [pc, #44]	; (800136c <HAL_RCC_ClockConfig+0x1c4>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	091b      	lsrs	r3, r3, #4
 8001342:	f003 030f 	and.w	r3, r3, #15
 8001346:	490a      	ldr	r1, [pc, #40]	; (8001370 <HAL_RCC_ClockConfig+0x1c8>)
 8001348:	5ccb      	ldrb	r3, [r1, r3]
 800134a:	fa22 f303 	lsr.w	r3, r2, r3
 800134e:	4a09      	ldr	r2, [pc, #36]	; (8001374 <HAL_RCC_ClockConfig+0x1cc>)
 8001350:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001352:	4b09      	ldr	r3, [pc, #36]	; (8001378 <HAL_RCC_ClockConfig+0x1d0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff f922 	bl	80005a0 <HAL_InitTick>

  return HAL_OK;
 800135c:	2300      	movs	r3, #0
}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40022000 	.word	0x40022000
 800136c:	40021000 	.word	0x40021000
 8001370:	08003cdc 	.word	0x08003cdc
 8001374:	20000000 	.word	0x20000000
 8001378:	20000004 	.word	0x20000004

0800137c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800137c:	b490      	push	{r4, r7}
 800137e:	b08a      	sub	sp, #40	; 0x28
 8001380:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001382:	4b29      	ldr	r3, [pc, #164]	; (8001428 <HAL_RCC_GetSysClockFreq+0xac>)
 8001384:	1d3c      	adds	r4, r7, #4
 8001386:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001388:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800138c:	f240 2301 	movw	r3, #513	; 0x201
 8001390:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001392:	2300      	movs	r3, #0
 8001394:	61fb      	str	r3, [r7, #28]
 8001396:	2300      	movs	r3, #0
 8001398:	61bb      	str	r3, [r7, #24]
 800139a:	2300      	movs	r3, #0
 800139c:	627b      	str	r3, [r7, #36]	; 0x24
 800139e:	2300      	movs	r3, #0
 80013a0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80013a2:	2300      	movs	r3, #0
 80013a4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013a6:	4b21      	ldr	r3, [pc, #132]	; (800142c <HAL_RCC_GetSysClockFreq+0xb0>)
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	f003 030c 	and.w	r3, r3, #12
 80013b2:	2b04      	cmp	r3, #4
 80013b4:	d002      	beq.n	80013bc <HAL_RCC_GetSysClockFreq+0x40>
 80013b6:	2b08      	cmp	r3, #8
 80013b8:	d003      	beq.n	80013c2 <HAL_RCC_GetSysClockFreq+0x46>
 80013ba:	e02b      	b.n	8001414 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013bc:	4b1c      	ldr	r3, [pc, #112]	; (8001430 <HAL_RCC_GetSysClockFreq+0xb4>)
 80013be:	623b      	str	r3, [r7, #32]
      break;
 80013c0:	e02b      	b.n	800141a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	0c9b      	lsrs	r3, r3, #18
 80013c6:	f003 030f 	and.w	r3, r3, #15
 80013ca:	3328      	adds	r3, #40	; 0x28
 80013cc:	443b      	add	r3, r7
 80013ce:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80013d2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d012      	beq.n	8001404 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80013de:	4b13      	ldr	r3, [pc, #76]	; (800142c <HAL_RCC_GetSysClockFreq+0xb0>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	0c5b      	lsrs	r3, r3, #17
 80013e4:	f003 0301 	and.w	r3, r3, #1
 80013e8:	3328      	adds	r3, #40	; 0x28
 80013ea:	443b      	add	r3, r7
 80013ec:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80013f0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	4a0e      	ldr	r2, [pc, #56]	; (8001430 <HAL_RCC_GetSysClockFreq+0xb4>)
 80013f6:	fb03 f202 	mul.w	r2, r3, r2
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001400:	627b      	str	r3, [r7, #36]	; 0x24
 8001402:	e004      	b.n	800140e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	4a0b      	ldr	r2, [pc, #44]	; (8001434 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001408:	fb02 f303 	mul.w	r3, r2, r3
 800140c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800140e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001410:	623b      	str	r3, [r7, #32]
      break;
 8001412:	e002      	b.n	800141a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001414:	4b06      	ldr	r3, [pc, #24]	; (8001430 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001416:	623b      	str	r3, [r7, #32]
      break;
 8001418:	bf00      	nop
    }
  }
  return sysclockfreq;
 800141a:	6a3b      	ldr	r3, [r7, #32]
}
 800141c:	4618      	mov	r0, r3
 800141e:	3728      	adds	r7, #40	; 0x28
 8001420:	46bd      	mov	sp, r7
 8001422:	bc90      	pop	{r4, r7}
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	08003cc4 	.word	0x08003cc4
 800142c:	40021000 	.word	0x40021000
 8001430:	007a1200 	.word	0x007a1200
 8001434:	003d0900 	.word	0x003d0900

08001438 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800143c:	4b02      	ldr	r3, [pc, #8]	; (8001448 <HAL_RCC_GetHCLKFreq+0x10>)
 800143e:	681b      	ldr	r3, [r3, #0]
}
 8001440:	4618      	mov	r0, r3
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr
 8001448:	20000000 	.word	0x20000000

0800144c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001450:	f7ff fff2 	bl	8001438 <HAL_RCC_GetHCLKFreq>
 8001454:	4602      	mov	r2, r0
 8001456:	4b05      	ldr	r3, [pc, #20]	; (800146c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	0a1b      	lsrs	r3, r3, #8
 800145c:	f003 0307 	and.w	r3, r3, #7
 8001460:	4903      	ldr	r1, [pc, #12]	; (8001470 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001462:	5ccb      	ldrb	r3, [r1, r3]
 8001464:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001468:	4618      	mov	r0, r3
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40021000 	.word	0x40021000
 8001470:	08003cec 	.word	0x08003cec

08001474 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001478:	f7ff ffde 	bl	8001438 <HAL_RCC_GetHCLKFreq>
 800147c:	4602      	mov	r2, r0
 800147e:	4b05      	ldr	r3, [pc, #20]	; (8001494 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	0adb      	lsrs	r3, r3, #11
 8001484:	f003 0307 	and.w	r3, r3, #7
 8001488:	4903      	ldr	r1, [pc, #12]	; (8001498 <HAL_RCC_GetPCLK2Freq+0x24>)
 800148a:	5ccb      	ldrb	r3, [r1, r3]
 800148c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001490:	4618      	mov	r0, r3
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40021000 	.word	0x40021000
 8001498:	08003cec 	.word	0x08003cec

0800149c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	220f      	movs	r2, #15
 80014aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80014ac:	4b11      	ldr	r3, [pc, #68]	; (80014f4 <HAL_RCC_GetClockConfig+0x58>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f003 0203 	and.w	r2, r3, #3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80014b8:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <HAL_RCC_GetClockConfig+0x58>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80014c4:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <HAL_RCC_GetClockConfig+0x58>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80014d0:	4b08      	ldr	r3, [pc, #32]	; (80014f4 <HAL_RCC_GetClockConfig+0x58>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	08db      	lsrs	r3, r3, #3
 80014d6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80014de:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <HAL_RCC_GetClockConfig+0x5c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0207 	and.w	r2, r3, #7
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80014ea:	bf00      	nop
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr
 80014f4:	40021000 	.word	0x40021000
 80014f8:	40022000 	.word	0x40022000

080014fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001504:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <RCC_Delay+0x34>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a0a      	ldr	r2, [pc, #40]	; (8001534 <RCC_Delay+0x38>)
 800150a:	fba2 2303 	umull	r2, r3, r2, r3
 800150e:	0a5b      	lsrs	r3, r3, #9
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	fb02 f303 	mul.w	r3, r2, r3
 8001516:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001518:	bf00      	nop
  }
  while (Delay --);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	1e5a      	subs	r2, r3, #1
 800151e:	60fa      	str	r2, [r7, #12]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d1f9      	bne.n	8001518 <RCC_Delay+0x1c>
}
 8001524:	bf00      	nop
 8001526:	bf00      	nop
 8001528:	3714      	adds	r7, #20
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr
 8001530:	20000000 	.word	0x20000000
 8001534:	10624dd3 	.word	0x10624dd3

08001538 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d101      	bne.n	800154a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e041      	b.n	80015ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001550:	b2db      	uxtb	r3, r3
 8001552:	2b00      	cmp	r3, #0
 8001554:	d106      	bne.n	8001564 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2200      	movs	r2, #0
 800155a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f000 f839 	bl	80015d6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2202      	movs	r2, #2
 8001568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	3304      	adds	r3, #4
 8001574:	4619      	mov	r1, r3
 8001576:	4610      	mov	r0, r2
 8001578:	f000 f9b4 	bl	80018e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2201      	movs	r2, #1
 8001580:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2201      	movs	r2, #1
 8001588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2201      	movs	r2, #1
 8001590:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2201      	movs	r2, #1
 8001598:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2201      	movs	r2, #1
 80015a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2201      	movs	r2, #1
 80015a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2201      	movs	r2, #1
 80015b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2201      	movs	r2, #1
 80015b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2201      	movs	r2, #1
 80015c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2201      	movs	r2, #1
 80015c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80015d6:	b480      	push	{r7}
 80015d8:	b083      	sub	sp, #12
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr

080015e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d001      	beq.n	8001600 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e03a      	b.n	8001676 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2202      	movs	r2, #2
 8001604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	68da      	ldr	r2, [r3, #12]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f042 0201 	orr.w	r2, r2, #1
 8001616:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a18      	ldr	r2, [pc, #96]	; (8001680 <HAL_TIM_Base_Start_IT+0x98>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d00e      	beq.n	8001640 <HAL_TIM_Base_Start_IT+0x58>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800162a:	d009      	beq.n	8001640 <HAL_TIM_Base_Start_IT+0x58>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a14      	ldr	r2, [pc, #80]	; (8001684 <HAL_TIM_Base_Start_IT+0x9c>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d004      	beq.n	8001640 <HAL_TIM_Base_Start_IT+0x58>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a13      	ldr	r2, [pc, #76]	; (8001688 <HAL_TIM_Base_Start_IT+0xa0>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d111      	bne.n	8001664 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f003 0307 	and.w	r3, r3, #7
 800164a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2b06      	cmp	r3, #6
 8001650:	d010      	beq.n	8001674 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f042 0201 	orr.w	r2, r2, #1
 8001660:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001662:	e007      	b.n	8001674 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f042 0201 	orr.w	r2, r2, #1
 8001672:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	3714      	adds	r7, #20
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr
 8001680:	40012c00 	.word	0x40012c00
 8001684:	40000400 	.word	0x40000400
 8001688:	40000800 	.word	0x40000800

0800168c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	691b      	ldr	r3, [r3, #16]
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d122      	bne.n	80016e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	f003 0302 	and.w	r3, r3, #2
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d11b      	bne.n	80016e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f06f 0202 	mvn.w	r2, #2
 80016b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2201      	movs	r2, #1
 80016be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	f003 0303 	and.w	r3, r3, #3
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d003      	beq.n	80016d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f000 f8ed 	bl	80018ae <HAL_TIM_IC_CaptureCallback>
 80016d4:	e005      	b.n	80016e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f000 f8e0 	bl	800189c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f000 f8ef 	bl	80018c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2200      	movs	r2, #0
 80016e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	691b      	ldr	r3, [r3, #16]
 80016ee:	f003 0304 	and.w	r3, r3, #4
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	d122      	bne.n	800173c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	2b04      	cmp	r3, #4
 8001702:	d11b      	bne.n	800173c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f06f 0204 	mvn.w	r2, #4
 800170c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2202      	movs	r2, #2
 8001712:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	699b      	ldr	r3, [r3, #24]
 800171a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800171e:	2b00      	cmp	r3, #0
 8001720:	d003      	beq.n	800172a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f000 f8c3 	bl	80018ae <HAL_TIM_IC_CaptureCallback>
 8001728:	e005      	b.n	8001736 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f000 f8b6 	bl	800189c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f000 f8c5 	bl	80018c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2200      	movs	r2, #0
 800173a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	691b      	ldr	r3, [r3, #16]
 8001742:	f003 0308 	and.w	r3, r3, #8
 8001746:	2b08      	cmp	r3, #8
 8001748:	d122      	bne.n	8001790 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	f003 0308 	and.w	r3, r3, #8
 8001754:	2b08      	cmp	r3, #8
 8001756:	d11b      	bne.n	8001790 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f06f 0208 	mvn.w	r2, #8
 8001760:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2204      	movs	r2, #4
 8001766:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	69db      	ldr	r3, [r3, #28]
 800176e:	f003 0303 	and.w	r3, r3, #3
 8001772:	2b00      	cmp	r3, #0
 8001774:	d003      	beq.n	800177e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f000 f899 	bl	80018ae <HAL_TIM_IC_CaptureCallback>
 800177c:	e005      	b.n	800178a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f000 f88c 	bl	800189c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f000 f89b 	bl	80018c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	691b      	ldr	r3, [r3, #16]
 8001796:	f003 0310 	and.w	r3, r3, #16
 800179a:	2b10      	cmp	r3, #16
 800179c:	d122      	bne.n	80017e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	f003 0310 	and.w	r3, r3, #16
 80017a8:	2b10      	cmp	r3, #16
 80017aa:	d11b      	bne.n	80017e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f06f 0210 	mvn.w	r2, #16
 80017b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2208      	movs	r2, #8
 80017ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f000 f86f 	bl	80018ae <HAL_TIM_IC_CaptureCallback>
 80017d0:	e005      	b.n	80017de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f000 f862 	bl	800189c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f000 f871 	bl	80018c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2200      	movs	r2, #0
 80017e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	691b      	ldr	r3, [r3, #16]
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d10e      	bne.n	8001810 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	f003 0301 	and.w	r3, r3, #1
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d107      	bne.n	8001810 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f06f 0201 	mvn.w	r2, #1
 8001808:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f7fe fe34 	bl	8000478 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	691b      	ldr	r3, [r3, #16]
 8001816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800181a:	2b80      	cmp	r3, #128	; 0x80
 800181c:	d10e      	bne.n	800183c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001828:	2b80      	cmp	r3, #128	; 0x80
 800182a:	d107      	bne.n	800183c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	f000 f8bf 	bl	80019ba <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	691b      	ldr	r3, [r3, #16]
 8001842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001846:	2b40      	cmp	r3, #64	; 0x40
 8001848:	d10e      	bne.n	8001868 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001854:	2b40      	cmp	r3, #64	; 0x40
 8001856:	d107      	bne.n	8001868 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f000 f835 	bl	80018d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	691b      	ldr	r3, [r3, #16]
 800186e:	f003 0320 	and.w	r3, r3, #32
 8001872:	2b20      	cmp	r3, #32
 8001874:	d10e      	bne.n	8001894 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	f003 0320 	and.w	r3, r3, #32
 8001880:	2b20      	cmp	r3, #32
 8001882:	d107      	bne.n	8001894 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f06f 0220 	mvn.w	r2, #32
 800188c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f000 f88a 	bl	80019a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001894:	bf00      	nop
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80018a4:	bf00      	nop
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr

080018ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80018ae:	b480      	push	{r7}
 80018b0:	b083      	sub	sp, #12
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr

080018c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bc80      	pop	{r7}
 80018d0:	4770      	bx	lr

080018d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b083      	sub	sp, #12
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a29      	ldr	r2, [pc, #164]	; (800199c <TIM_Base_SetConfig+0xb8>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d00b      	beq.n	8001914 <TIM_Base_SetConfig+0x30>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001902:	d007      	beq.n	8001914 <TIM_Base_SetConfig+0x30>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4a26      	ldr	r2, [pc, #152]	; (80019a0 <TIM_Base_SetConfig+0xbc>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d003      	beq.n	8001914 <TIM_Base_SetConfig+0x30>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a25      	ldr	r2, [pc, #148]	; (80019a4 <TIM_Base_SetConfig+0xc0>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d108      	bne.n	8001926 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800191a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	68fa      	ldr	r2, [r7, #12]
 8001922:	4313      	orrs	r3, r2
 8001924:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a1c      	ldr	r2, [pc, #112]	; (800199c <TIM_Base_SetConfig+0xb8>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d00b      	beq.n	8001946 <TIM_Base_SetConfig+0x62>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001934:	d007      	beq.n	8001946 <TIM_Base_SetConfig+0x62>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a19      	ldr	r2, [pc, #100]	; (80019a0 <TIM_Base_SetConfig+0xbc>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d003      	beq.n	8001946 <TIM_Base_SetConfig+0x62>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a18      	ldr	r2, [pc, #96]	; (80019a4 <TIM_Base_SetConfig+0xc0>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d108      	bne.n	8001958 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800194c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	68fa      	ldr	r2, [r7, #12]
 8001954:	4313      	orrs	r3, r2
 8001956:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	4313      	orrs	r3, r2
 8001964:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	68fa      	ldr	r2, [r7, #12]
 800196a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	689a      	ldr	r2, [r3, #8]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4a07      	ldr	r2, [pc, #28]	; (800199c <TIM_Base_SetConfig+0xb8>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d103      	bne.n	800198c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	691a      	ldr	r2, [r3, #16]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2201      	movs	r2, #1
 8001990:	615a      	str	r2, [r3, #20]
}
 8001992:	bf00      	nop
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr
 800199c:	40012c00 	.word	0x40012c00
 80019a0:	40000400 	.word	0x40000400
 80019a4:	40000800 	.word	0x40000800

080019a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr

080019ba <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80019c2:	bf00      	nop
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr

080019cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d101      	bne.n	80019de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e03f      	b.n	8001a5e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d106      	bne.n	80019f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7fe fd8a 	bl	800050c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2224      	movs	r2, #36	; 0x24
 80019fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	68da      	ldr	r2, [r3, #12]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f000 f829 	bl	8001a68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	691a      	ldr	r2, [r3, #16]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	695a      	ldr	r2, [r3, #20]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	68da      	ldr	r2, [r3, #12]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2220      	movs	r2, #32
 8001a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2220      	movs	r2, #32
 8001a58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
	...

08001a68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	691b      	ldr	r3, [r3, #16]
 8001a76:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	68da      	ldr	r2, [r3, #12]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	430a      	orrs	r2, r1
 8001a84:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	689a      	ldr	r2, [r3, #8]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	431a      	orrs	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	695b      	ldr	r3, [r3, #20]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001aa2:	f023 030c 	bic.w	r3, r3, #12
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	6812      	ldr	r2, [r2, #0]
 8001aaa:	68b9      	ldr	r1, [r7, #8]
 8001aac:	430b      	orrs	r3, r1
 8001aae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	699a      	ldr	r2, [r3, #24]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a2c      	ldr	r2, [pc, #176]	; (8001b7c <UART_SetConfig+0x114>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d103      	bne.n	8001ad8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001ad0:	f7ff fcd0 	bl	8001474 <HAL_RCC_GetPCLK2Freq>
 8001ad4:	60f8      	str	r0, [r7, #12]
 8001ad6:	e002      	b.n	8001ade <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001ad8:	f7ff fcb8 	bl	800144c <HAL_RCC_GetPCLK1Freq>
 8001adc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	4413      	add	r3, r2
 8001ae6:	009a      	lsls	r2, r3, #2
 8001ae8:	441a      	add	r2, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af4:	4a22      	ldr	r2, [pc, #136]	; (8001b80 <UART_SetConfig+0x118>)
 8001af6:	fba2 2303 	umull	r2, r3, r2, r3
 8001afa:	095b      	lsrs	r3, r3, #5
 8001afc:	0119      	lsls	r1, r3, #4
 8001afe:	68fa      	ldr	r2, [r7, #12]
 8001b00:	4613      	mov	r3, r2
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	4413      	add	r3, r2
 8001b06:	009a      	lsls	r2, r3, #2
 8001b08:	441a      	add	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b14:	4b1a      	ldr	r3, [pc, #104]	; (8001b80 <UART_SetConfig+0x118>)
 8001b16:	fba3 0302 	umull	r0, r3, r3, r2
 8001b1a:	095b      	lsrs	r3, r3, #5
 8001b1c:	2064      	movs	r0, #100	; 0x64
 8001b1e:	fb00 f303 	mul.w	r3, r0, r3
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	011b      	lsls	r3, r3, #4
 8001b26:	3332      	adds	r3, #50	; 0x32
 8001b28:	4a15      	ldr	r2, [pc, #84]	; (8001b80 <UART_SetConfig+0x118>)
 8001b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b2e:	095b      	lsrs	r3, r3, #5
 8001b30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b34:	4419      	add	r1, r3
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	4413      	add	r3, r2
 8001b3e:	009a      	lsls	r2, r3, #2
 8001b40:	441a      	add	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	; (8001b80 <UART_SetConfig+0x118>)
 8001b4e:	fba3 0302 	umull	r0, r3, r3, r2
 8001b52:	095b      	lsrs	r3, r3, #5
 8001b54:	2064      	movs	r0, #100	; 0x64
 8001b56:	fb00 f303 	mul.w	r3, r0, r3
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	011b      	lsls	r3, r3, #4
 8001b5e:	3332      	adds	r3, #50	; 0x32
 8001b60:	4a07      	ldr	r2, [pc, #28]	; (8001b80 <UART_SetConfig+0x118>)
 8001b62:	fba2 2303 	umull	r2, r3, r2, r3
 8001b66:	095b      	lsrs	r3, r3, #5
 8001b68:	f003 020f 	and.w	r2, r3, #15
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	440a      	add	r2, r1
 8001b72:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001b74:	bf00      	nop
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40013800 	.word	0x40013800
 8001b80:	51eb851f 	.word	0x51eb851f

08001b84 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001b88:	f000 fe74 	bl	8002874 <vTaskStartScheduler>
  
  return osOK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001b92:	b480      	push	{r7}
 8001b94:	b083      	sub	sp, #12
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f103 0208 	add.w	r2, r3, #8
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f04f 32ff 	mov.w	r2, #4294967295
 8001baa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f103 0208 	add.w	r2, r3, #8
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f103 0208 	add.w	r2, r3, #8
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr

08001bd0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001bde:	bf00      	nop
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bc80      	pop	{r7}
 8001be6:	4770      	bx	lr

08001be8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	68fa      	ldr	r2, [r7, #12]
 8001bfc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	689a      	ldr	r2, [r3, #8]
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	683a      	ldr	r2, [r7, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	1c5a      	adds	r2, r3, #1
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	601a      	str	r2, [r3, #0]
}
 8001c24:	bf00      	nop
 8001c26:	3714      	adds	r7, #20
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bc80      	pop	{r7}
 8001c2c:	4770      	bx	lr

08001c2e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001c2e:	b480      	push	{r7}
 8001c30:	b085      	sub	sp, #20
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
 8001c36:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c44:	d103      	bne.n	8001c4e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	e00c      	b.n	8001c68 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	3308      	adds	r3, #8
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	e002      	b.n	8001c5c <vListInsert+0x2e>
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	68ba      	ldr	r2, [r7, #8]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d2f6      	bcs.n	8001c56 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	683a      	ldr	r2, [r7, #0]
 8001c82:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	1c5a      	adds	r2, r3, #1
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	601a      	str	r2, [r3, #0]
}
 8001c94:	bf00      	nop
 8001c96:	3714      	adds	r7, #20
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr

08001c9e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	b085      	sub	sp, #20
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	6892      	ldr	r2, [r2, #8]
 8001cb4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	6852      	ldr	r2, [r2, #4]
 8001cbe:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d103      	bne.n	8001cd2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	689a      	ldr	r2, [r3, #8]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	1e5a      	subs	r2, r3, #1
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3714      	adds	r7, #20
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr

08001cf0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d10a      	bne.n	8001d1a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d08:	f383 8811 	msr	BASEPRI, r3
 8001d0c:	f3bf 8f6f 	isb	sy
 8001d10:	f3bf 8f4f 	dsb	sy
 8001d14:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001d16:	bf00      	nop
 8001d18:	e7fe      	b.n	8001d18 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001d1a:	f001 fce7 	bl	80036ec <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d26:	68f9      	ldr	r1, [r7, #12]
 8001d28:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001d2a:	fb01 f303 	mul.w	r3, r1, r3
 8001d2e:	441a      	add	r2, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2200      	movs	r2, #0
 8001d38:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	68f9      	ldr	r1, [r7, #12]
 8001d4e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001d50:	fb01 f303 	mul.w	r3, r1, r3
 8001d54:	441a      	add	r2, r3
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	22ff      	movs	r2, #255	; 0xff
 8001d5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	22ff      	movs	r2, #255	; 0xff
 8001d66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d114      	bne.n	8001d9a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d01a      	beq.n	8001dae <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	3310      	adds	r3, #16
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f000 ffbf 	bl	8002d00 <xTaskRemoveFromEventList>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d012      	beq.n	8001dae <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001d88:	4b0c      	ldr	r3, [pc, #48]	; (8001dbc <xQueueGenericReset+0xcc>)
 8001d8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	f3bf 8f4f 	dsb	sy
 8001d94:	f3bf 8f6f 	isb	sy
 8001d98:	e009      	b.n	8001dae <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	3310      	adds	r3, #16
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff fef7 	bl	8001b92 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	3324      	adds	r3, #36	; 0x24
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff fef2 	bl	8001b92 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001dae:	f001 fccd 	bl	800374c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001db2:	2301      	movs	r3, #1
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	e000ed04 	.word	0xe000ed04

08001dc0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b08a      	sub	sp, #40	; 0x28
 8001dc4:	af02      	add	r7, sp, #8
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d10a      	bne.n	8001dea <xQueueGenericCreate+0x2a>
	__asm volatile
 8001dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dd8:	f383 8811 	msr	BASEPRI, r3
 8001ddc:	f3bf 8f6f 	isb	sy
 8001de0:	f3bf 8f4f 	dsb	sy
 8001de4:	613b      	str	r3, [r7, #16]
}
 8001de6:	bf00      	nop
 8001de8:	e7fe      	b.n	8001de8 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d102      	bne.n	8001df6 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8001df0:	2300      	movs	r3, #0
 8001df2:	61fb      	str	r3, [r7, #28]
 8001df4:	e004      	b.n	8001e00 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	68ba      	ldr	r2, [r7, #8]
 8001dfa:	fb02 f303 	mul.w	r3, r2, r3
 8001dfe:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	3348      	adds	r3, #72	; 0x48
 8001e04:	4618      	mov	r0, r3
 8001e06:	f001 fd33 	bl	8003870 <pvPortMalloc>
 8001e0a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001e0c:	69bb      	ldr	r3, [r7, #24]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d00f      	beq.n	8001e32 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	3348      	adds	r3, #72	; 0x48
 8001e16:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001e20:	79fa      	ldrb	r2, [r7, #7]
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	4613      	mov	r3, r2
 8001e28:	697a      	ldr	r2, [r7, #20]
 8001e2a:	68b9      	ldr	r1, [r7, #8]
 8001e2c:	68f8      	ldr	r0, [r7, #12]
 8001e2e:	f000 f805 	bl	8001e3c <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8001e32:	69bb      	ldr	r3, [r7, #24]
	}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3720      	adds	r7, #32
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
 8001e48:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d103      	bne.n	8001e58 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	601a      	str	r2, [r3, #0]
 8001e56:	e002      	b.n	8001e5e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001e64:	69bb      	ldr	r3, [r7, #24]
 8001e66:	68ba      	ldr	r2, [r7, #8]
 8001e68:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	69b8      	ldr	r0, [r7, #24]
 8001e6e:	f7ff ff3f 	bl	8001cf0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d00e      	beq.n	8001ea6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f000 f81d 	bl	8001ee0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b086      	sub	sp, #24
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	617b      	str	r3, [r7, #20]
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	6939      	ldr	r1, [r7, #16]
 8001ec6:	6978      	ldr	r0, [r7, #20]
 8001ec8:	f7ff ff7a 	bl	8001dc0 <xQueueGenericCreate>
 8001ecc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8001ece:	68f8      	ldr	r0, [r7, #12]
 8001ed0:	f7ff ffd3 	bl	8001e7a <prvInitialiseMutex>

		return pxNewQueue;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
	}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
	...

08001ee0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08e      	sub	sp, #56	; 0x38
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	60f8      	str	r0, [r7, #12]
 8001ee8:	60b9      	str	r1, [r7, #8]
 8001eea:	607a      	str	r2, [r7, #4]
 8001eec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d10a      	bne.n	8001f12 <xQueueGenericSend+0x32>
	__asm volatile
 8001efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f00:	f383 8811 	msr	BASEPRI, r3
 8001f04:	f3bf 8f6f 	isb	sy
 8001f08:	f3bf 8f4f 	dsb	sy
 8001f0c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8001f0e:	bf00      	nop
 8001f10:	e7fe      	b.n	8001f10 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d103      	bne.n	8001f20 <xQueueGenericSend+0x40>
 8001f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <xQueueGenericSend+0x44>
 8001f20:	2301      	movs	r3, #1
 8001f22:	e000      	b.n	8001f26 <xQueueGenericSend+0x46>
 8001f24:	2300      	movs	r3, #0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d10a      	bne.n	8001f40 <xQueueGenericSend+0x60>
	__asm volatile
 8001f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f2e:	f383 8811 	msr	BASEPRI, r3
 8001f32:	f3bf 8f6f 	isb	sy
 8001f36:	f3bf 8f4f 	dsb	sy
 8001f3a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001f3c:	bf00      	nop
 8001f3e:	e7fe      	b.n	8001f3e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d103      	bne.n	8001f4e <xQueueGenericSend+0x6e>
 8001f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d101      	bne.n	8001f52 <xQueueGenericSend+0x72>
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e000      	b.n	8001f54 <xQueueGenericSend+0x74>
 8001f52:	2300      	movs	r3, #0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d10a      	bne.n	8001f6e <xQueueGenericSend+0x8e>
	__asm volatile
 8001f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f5c:	f383 8811 	msr	BASEPRI, r3
 8001f60:	f3bf 8f6f 	isb	sy
 8001f64:	f3bf 8f4f 	dsb	sy
 8001f68:	623b      	str	r3, [r7, #32]
}
 8001f6a:	bf00      	nop
 8001f6c:	e7fe      	b.n	8001f6c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001f6e:	f001 f887 	bl	8003080 <xTaskGetSchedulerState>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d102      	bne.n	8001f7e <xQueueGenericSend+0x9e>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <xQueueGenericSend+0xa2>
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e000      	b.n	8001f84 <xQueueGenericSend+0xa4>
 8001f82:	2300      	movs	r3, #0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d10a      	bne.n	8001f9e <xQueueGenericSend+0xbe>
	__asm volatile
 8001f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f8c:	f383 8811 	msr	BASEPRI, r3
 8001f90:	f3bf 8f6f 	isb	sy
 8001f94:	f3bf 8f4f 	dsb	sy
 8001f98:	61fb      	str	r3, [r7, #28]
}
 8001f9a:	bf00      	nop
 8001f9c:	e7fe      	b.n	8001f9c <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001f9e:	f001 fba5 	bl	80036ec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d302      	bcc.n	8001fb4 <xQueueGenericSend+0xd4>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	d129      	bne.n	8002008 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	68b9      	ldr	r1, [r7, #8]
 8001fb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001fba:	f000 f9b2 	bl	8002322 <prvCopyDataToQueue>
 8001fbe:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d010      	beq.n	8001fea <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fca:	3324      	adds	r3, #36	; 0x24
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f000 fe97 	bl	8002d00 <xTaskRemoveFromEventList>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d013      	beq.n	8002000 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001fd8:	4b3f      	ldr	r3, [pc, #252]	; (80020d8 <xQueueGenericSend+0x1f8>)
 8001fda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	f3bf 8f4f 	dsb	sy
 8001fe4:	f3bf 8f6f 	isb	sy
 8001fe8:	e00a      	b.n	8002000 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d007      	beq.n	8002000 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001ff0:	4b39      	ldr	r3, [pc, #228]	; (80020d8 <xQueueGenericSend+0x1f8>)
 8001ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	f3bf 8f4f 	dsb	sy
 8001ffc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002000:	f001 fba4 	bl	800374c <vPortExitCritical>
				return pdPASS;
 8002004:	2301      	movs	r3, #1
 8002006:	e063      	b.n	80020d0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d103      	bne.n	8002016 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800200e:	f001 fb9d 	bl	800374c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002012:	2300      	movs	r3, #0
 8002014:	e05c      	b.n	80020d0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002016:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002018:	2b00      	cmp	r3, #0
 800201a:	d106      	bne.n	800202a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800201c:	f107 0314 	add.w	r3, r7, #20
 8002020:	4618      	mov	r0, r3
 8002022:	f000 fecf 	bl	8002dc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002026:	2301      	movs	r3, #1
 8002028:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800202a:	f001 fb8f 	bl	800374c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800202e:	f000 fc81 	bl	8002934 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002032:	f001 fb5b 	bl	80036ec <vPortEnterCritical>
 8002036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002038:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800203c:	b25b      	sxtb	r3, r3
 800203e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002042:	d103      	bne.n	800204c <xQueueGenericSend+0x16c>
 8002044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002046:	2200      	movs	r2, #0
 8002048:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800204c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800204e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002052:	b25b      	sxtb	r3, r3
 8002054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002058:	d103      	bne.n	8002062 <xQueueGenericSend+0x182>
 800205a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002062:	f001 fb73 	bl	800374c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002066:	1d3a      	adds	r2, r7, #4
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	4611      	mov	r1, r2
 800206e:	4618      	mov	r0, r3
 8002070:	f000 febe 	bl	8002df0 <xTaskCheckForTimeOut>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d124      	bne.n	80020c4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800207a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800207c:	f000 fa23 	bl	80024c6 <prvIsQueueFull>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d018      	beq.n	80020b8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002088:	3310      	adds	r3, #16
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	4611      	mov	r1, r2
 800208e:	4618      	mov	r0, r3
 8002090:	f000 fe12 	bl	8002cb8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002094:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002096:	f000 f9ae 	bl	80023f6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800209a:	f000 fc59 	bl	8002950 <xTaskResumeAll>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	f47f af7c 	bne.w	8001f9e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80020a6:	4b0c      	ldr	r3, [pc, #48]	; (80020d8 <xQueueGenericSend+0x1f8>)
 80020a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020ac:	601a      	str	r2, [r3, #0]
 80020ae:	f3bf 8f4f 	dsb	sy
 80020b2:	f3bf 8f6f 	isb	sy
 80020b6:	e772      	b.n	8001f9e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80020b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80020ba:	f000 f99c 	bl	80023f6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80020be:	f000 fc47 	bl	8002950 <xTaskResumeAll>
 80020c2:	e76c      	b.n	8001f9e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80020c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80020c6:	f000 f996 	bl	80023f6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80020ca:	f000 fc41 	bl	8002950 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80020ce:	2300      	movs	r3, #0
		}
	}
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3738      	adds	r7, #56	; 0x38
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	e000ed04 	.word	0xe000ed04

080020dc <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08e      	sub	sp, #56	; 0x38
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80020e6:	2300      	movs	r3, #0
 80020e8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80020ee:	2300      	movs	r3, #0
 80020f0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80020f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d10a      	bne.n	800210e <xQueueSemaphoreTake+0x32>
	__asm volatile
 80020f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020fc:	f383 8811 	msr	BASEPRI, r3
 8002100:	f3bf 8f6f 	isb	sy
 8002104:	f3bf 8f4f 	dsb	sy
 8002108:	623b      	str	r3, [r7, #32]
}
 800210a:	bf00      	nop
 800210c:	e7fe      	b.n	800210c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800210e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00a      	beq.n	800212c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8002116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800211a:	f383 8811 	msr	BASEPRI, r3
 800211e:	f3bf 8f6f 	isb	sy
 8002122:	f3bf 8f4f 	dsb	sy
 8002126:	61fb      	str	r3, [r7, #28]
}
 8002128:	bf00      	nop
 800212a:	e7fe      	b.n	800212a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800212c:	f000 ffa8 	bl	8003080 <xTaskGetSchedulerState>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d102      	bne.n	800213c <xQueueSemaphoreTake+0x60>
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d101      	bne.n	8002140 <xQueueSemaphoreTake+0x64>
 800213c:	2301      	movs	r3, #1
 800213e:	e000      	b.n	8002142 <xQueueSemaphoreTake+0x66>
 8002140:	2300      	movs	r3, #0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d10a      	bne.n	800215c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8002146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800214a:	f383 8811 	msr	BASEPRI, r3
 800214e:	f3bf 8f6f 	isb	sy
 8002152:	f3bf 8f4f 	dsb	sy
 8002156:	61bb      	str	r3, [r7, #24]
}
 8002158:	bf00      	nop
 800215a:	e7fe      	b.n	800215a <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800215c:	f001 fac6 	bl	80036ec <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002164:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8002166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002168:	2b00      	cmp	r3, #0
 800216a:	d024      	beq.n	80021b6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800216c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800216e:	1e5a      	subs	r2, r3, #1
 8002170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002172:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d104      	bne.n	8002186 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800217c:	f001 f94a 	bl	8003414 <pvTaskIncrementMutexHeldCount>
 8002180:	4602      	mov	r2, r0
 8002182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002184:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00f      	beq.n	80021ae <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800218e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002190:	3310      	adds	r3, #16
 8002192:	4618      	mov	r0, r3
 8002194:	f000 fdb4 	bl	8002d00 <xTaskRemoveFromEventList>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d007      	beq.n	80021ae <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800219e:	4b54      	ldr	r3, [pc, #336]	; (80022f0 <xQueueSemaphoreTake+0x214>)
 80021a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	f3bf 8f4f 	dsb	sy
 80021aa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80021ae:	f001 facd 	bl	800374c <vPortExitCritical>
				return pdPASS;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e097      	b.n	80022e6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d111      	bne.n	80021e0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80021bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00a      	beq.n	80021d8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80021c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021c6:	f383 8811 	msr	BASEPRI, r3
 80021ca:	f3bf 8f6f 	isb	sy
 80021ce:	f3bf 8f4f 	dsb	sy
 80021d2:	617b      	str	r3, [r7, #20]
}
 80021d4:	bf00      	nop
 80021d6:	e7fe      	b.n	80021d6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80021d8:	f001 fab8 	bl	800374c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80021dc:	2300      	movs	r3, #0
 80021de:	e082      	b.n	80022e6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80021e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d106      	bne.n	80021f4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80021e6:	f107 030c 	add.w	r3, r7, #12
 80021ea:	4618      	mov	r0, r3
 80021ec:	f000 fdea 	bl	8002dc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80021f0:	2301      	movs	r3, #1
 80021f2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80021f4:	f001 faaa 	bl	800374c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80021f8:	f000 fb9c 	bl	8002934 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80021fc:	f001 fa76 	bl	80036ec <vPortEnterCritical>
 8002200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002202:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002206:	b25b      	sxtb	r3, r3
 8002208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800220c:	d103      	bne.n	8002216 <xQueueSemaphoreTake+0x13a>
 800220e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002218:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800221c:	b25b      	sxtb	r3, r3
 800221e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002222:	d103      	bne.n	800222c <xQueueSemaphoreTake+0x150>
 8002224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002226:	2200      	movs	r2, #0
 8002228:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800222c:	f001 fa8e 	bl	800374c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002230:	463a      	mov	r2, r7
 8002232:	f107 030c 	add.w	r3, r7, #12
 8002236:	4611      	mov	r1, r2
 8002238:	4618      	mov	r0, r3
 800223a:	f000 fdd9 	bl	8002df0 <xTaskCheckForTimeOut>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d132      	bne.n	80022aa <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002244:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002246:	f000 f928 	bl	800249a <prvIsQueueEmpty>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d026      	beq.n	800229e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d109      	bne.n	800226c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8002258:	f001 fa48 	bl	80036ec <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800225c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	4618      	mov	r0, r3
 8002262:	f000 ff2b 	bl	80030bc <xTaskPriorityInherit>
 8002266:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8002268:	f001 fa70 	bl	800374c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800226c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800226e:	3324      	adds	r3, #36	; 0x24
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	4611      	mov	r1, r2
 8002274:	4618      	mov	r0, r3
 8002276:	f000 fd1f 	bl	8002cb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800227a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800227c:	f000 f8bb 	bl	80023f6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002280:	f000 fb66 	bl	8002950 <xTaskResumeAll>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	f47f af68 	bne.w	800215c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800228c:	4b18      	ldr	r3, [pc, #96]	; (80022f0 <xQueueSemaphoreTake+0x214>)
 800228e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	f3bf 8f4f 	dsb	sy
 8002298:	f3bf 8f6f 	isb	sy
 800229c:	e75e      	b.n	800215c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800229e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80022a0:	f000 f8a9 	bl	80023f6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80022a4:	f000 fb54 	bl	8002950 <xTaskResumeAll>
 80022a8:	e758      	b.n	800215c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80022aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80022ac:	f000 f8a3 	bl	80023f6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80022b0:	f000 fb4e 	bl	8002950 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80022b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80022b6:	f000 f8f0 	bl	800249a <prvIsQueueEmpty>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	f43f af4d 	beq.w	800215c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80022c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d00d      	beq.n	80022e4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80022c8:	f001 fa10 	bl	80036ec <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80022cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80022ce:	f000 f811 	bl	80022f4 <prvGetDisinheritPriorityAfterTimeout>
 80022d2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80022d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 fffa 	bl	80032d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80022e0:	f001 fa34 	bl	800374c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80022e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3738      	adds	r7, #56	; 0x38
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	e000ed04 	.word	0xe000ed04

080022f4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002300:	2b00      	cmp	r3, #0
 8002302:	d006      	beq.n	8002312 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f1c3 0307 	rsb	r3, r3, #7
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	e001      	b.n	8002316 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002312:	2300      	movs	r3, #0
 8002314:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8002316:	68fb      	ldr	r3, [r7, #12]
	}
 8002318:	4618      	mov	r0, r3
 800231a:	3714      	adds	r7, #20
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr

08002322 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002322:	b580      	push	{r7, lr}
 8002324:	b086      	sub	sp, #24
 8002326:	af00      	add	r7, sp, #0
 8002328:	60f8      	str	r0, [r7, #12]
 800232a:	60b9      	str	r1, [r7, #8]
 800232c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800232e:	2300      	movs	r3, #0
 8002330:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002336:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233c:	2b00      	cmp	r3, #0
 800233e:	d10d      	bne.n	800235c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d14d      	bne.n	80023e4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	4618      	mov	r0, r3
 800234e:	f000 ff3b 	bl	80031c8 <xTaskPriorityDisinherit>
 8002352:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	605a      	str	r2, [r3, #4]
 800235a:	e043      	b.n	80023e4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d119      	bne.n	8002396 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	6898      	ldr	r0, [r3, #8]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236a:	461a      	mov	r2, r3
 800236c:	68b9      	ldr	r1, [r7, #8]
 800236e:	f001 fc7b 	bl	8003c68 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	689a      	ldr	r2, [r3, #8]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	441a      	add	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	689a      	ldr	r2, [r3, #8]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	429a      	cmp	r2, r3
 800238a:	d32b      	bcc.n	80023e4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	609a      	str	r2, [r3, #8]
 8002394:	e026      	b.n	80023e4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	68d8      	ldr	r0, [r3, #12]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	461a      	mov	r2, r3
 80023a0:	68b9      	ldr	r1, [r7, #8]
 80023a2:	f001 fc61 	bl	8003c68 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	68da      	ldr	r2, [r3, #12]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	425b      	negs	r3, r3
 80023b0:	441a      	add	r2, r3
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	68da      	ldr	r2, [r3, #12]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	429a      	cmp	r2, r3
 80023c0:	d207      	bcs.n	80023d2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	685a      	ldr	r2, [r3, #4]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ca:	425b      	negs	r3, r3
 80023cc:	441a      	add	r2, r3
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d105      	bne.n	80023e4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d002      	beq.n	80023e4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	3b01      	subs	r3, #1
 80023e2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	1c5a      	adds	r2, r3, #1
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80023ec:	697b      	ldr	r3, [r7, #20]
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3718      	adds	r7, #24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b084      	sub	sp, #16
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80023fe:	f001 f975 	bl	80036ec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002408:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800240a:	e011      	b.n	8002430 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002410:	2b00      	cmp	r3, #0
 8002412:	d012      	beq.n	800243a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3324      	adds	r3, #36	; 0x24
 8002418:	4618      	mov	r0, r3
 800241a:	f000 fc71 	bl	8002d00 <xTaskRemoveFromEventList>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002424:	f000 fd46 	bl	8002eb4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002428:	7bfb      	ldrb	r3, [r7, #15]
 800242a:	3b01      	subs	r3, #1
 800242c:	b2db      	uxtb	r3, r3
 800242e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002430:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002434:	2b00      	cmp	r3, #0
 8002436:	dce9      	bgt.n	800240c <prvUnlockQueue+0x16>
 8002438:	e000      	b.n	800243c <prvUnlockQueue+0x46>
					break;
 800243a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	22ff      	movs	r2, #255	; 0xff
 8002440:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002444:	f001 f982 	bl	800374c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002448:	f001 f950 	bl	80036ec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002452:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002454:	e011      	b.n	800247a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d012      	beq.n	8002484 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	3310      	adds	r3, #16
 8002462:	4618      	mov	r0, r3
 8002464:	f000 fc4c 	bl	8002d00 <xTaskRemoveFromEventList>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800246e:	f000 fd21 	bl	8002eb4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002472:	7bbb      	ldrb	r3, [r7, #14]
 8002474:	3b01      	subs	r3, #1
 8002476:	b2db      	uxtb	r3, r3
 8002478:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800247a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800247e:	2b00      	cmp	r3, #0
 8002480:	dce9      	bgt.n	8002456 <prvUnlockQueue+0x60>
 8002482:	e000      	b.n	8002486 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002484:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	22ff      	movs	r2, #255	; 0xff
 800248a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800248e:	f001 f95d 	bl	800374c <vPortExitCritical>
}
 8002492:	bf00      	nop
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b084      	sub	sp, #16
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80024a2:	f001 f923 	bl	80036ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d102      	bne.n	80024b4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80024ae:	2301      	movs	r3, #1
 80024b0:	60fb      	str	r3, [r7, #12]
 80024b2:	e001      	b.n	80024b8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80024b4:	2300      	movs	r3, #0
 80024b6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80024b8:	f001 f948 	bl	800374c <vPortExitCritical>

	return xReturn;
 80024bc:	68fb      	ldr	r3, [r7, #12]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b084      	sub	sp, #16
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80024ce:	f001 f90d 	bl	80036ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024da:	429a      	cmp	r2, r3
 80024dc:	d102      	bne.n	80024e4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80024de:	2301      	movs	r3, #1
 80024e0:	60fb      	str	r3, [r7, #12]
 80024e2:	e001      	b.n	80024e8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80024e4:	2300      	movs	r3, #0
 80024e6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80024e8:	f001 f930 	bl	800374c <vPortExitCritical>

	return xReturn;
 80024ec:	68fb      	ldr	r3, [r7, #12]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b08e      	sub	sp, #56	; 0x38
 80024fa:	af04      	add	r7, sp, #16
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002504:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002506:	2b00      	cmp	r3, #0
 8002508:	d10a      	bne.n	8002520 <xTaskCreateStatic+0x2a>
	__asm volatile
 800250a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800250e:	f383 8811 	msr	BASEPRI, r3
 8002512:	f3bf 8f6f 	isb	sy
 8002516:	f3bf 8f4f 	dsb	sy
 800251a:	623b      	str	r3, [r7, #32]
}
 800251c:	bf00      	nop
 800251e:	e7fe      	b.n	800251e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10a      	bne.n	800253c <xTaskCreateStatic+0x46>
	__asm volatile
 8002526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800252a:	f383 8811 	msr	BASEPRI, r3
 800252e:	f3bf 8f6f 	isb	sy
 8002532:	f3bf 8f4f 	dsb	sy
 8002536:	61fb      	str	r3, [r7, #28]
}
 8002538:	bf00      	nop
 800253a:	e7fe      	b.n	800253a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800253c:	2354      	movs	r3, #84	; 0x54
 800253e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	2b54      	cmp	r3, #84	; 0x54
 8002544:	d00a      	beq.n	800255c <xTaskCreateStatic+0x66>
	__asm volatile
 8002546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800254a:	f383 8811 	msr	BASEPRI, r3
 800254e:	f3bf 8f6f 	isb	sy
 8002552:	f3bf 8f4f 	dsb	sy
 8002556:	61bb      	str	r3, [r7, #24]
}
 8002558:	bf00      	nop
 800255a:	e7fe      	b.n	800255a <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800255c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800255e:	2b00      	cmp	r3, #0
 8002560:	d01e      	beq.n	80025a0 <xTaskCreateStatic+0xaa>
 8002562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002564:	2b00      	cmp	r3, #0
 8002566:	d01b      	beq.n	80025a0 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800256a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800256c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002570:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002574:	2202      	movs	r2, #2
 8002576:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800257a:	2300      	movs	r3, #0
 800257c:	9303      	str	r3, [sp, #12]
 800257e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002580:	9302      	str	r3, [sp, #8]
 8002582:	f107 0314 	add.w	r3, r7, #20
 8002586:	9301      	str	r3, [sp, #4]
 8002588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800258a:	9300      	str	r3, [sp, #0]
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	68b9      	ldr	r1, [r7, #8]
 8002592:	68f8      	ldr	r0, [r7, #12]
 8002594:	f000 f850 	bl	8002638 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002598:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800259a:	f000 f8cd 	bl	8002738 <prvAddNewTaskToReadyList>
 800259e:	e001      	b.n	80025a4 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80025a4:	697b      	ldr	r3, [r7, #20]
	}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3728      	adds	r7, #40	; 0x28
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b08c      	sub	sp, #48	; 0x30
 80025b2:	af04      	add	r7, sp, #16
 80025b4:	60f8      	str	r0, [r7, #12]
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	603b      	str	r3, [r7, #0]
 80025ba:	4613      	mov	r3, r2
 80025bc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025be:	88fb      	ldrh	r3, [r7, #6]
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4618      	mov	r0, r3
 80025c4:	f001 f954 	bl	8003870 <pvPortMalloc>
 80025c8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d00e      	beq.n	80025ee <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80025d0:	2054      	movs	r0, #84	; 0x54
 80025d2:	f001 f94d 	bl	8003870 <pvPortMalloc>
 80025d6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d003      	beq.n	80025e6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	697a      	ldr	r2, [r7, #20]
 80025e2:	631a      	str	r2, [r3, #48]	; 0x30
 80025e4:	e005      	b.n	80025f2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80025e6:	6978      	ldr	r0, [r7, #20]
 80025e8:	f001 fa06 	bl	80039f8 <vPortFree>
 80025ec:	e001      	b.n	80025f2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80025ee:	2300      	movs	r3, #0
 80025f0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d017      	beq.n	8002628 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002600:	88fa      	ldrh	r2, [r7, #6]
 8002602:	2300      	movs	r3, #0
 8002604:	9303      	str	r3, [sp, #12]
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	9302      	str	r3, [sp, #8]
 800260a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800260c:	9301      	str	r3, [sp, #4]
 800260e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	68b9      	ldr	r1, [r7, #8]
 8002616:	68f8      	ldr	r0, [r7, #12]
 8002618:	f000 f80e 	bl	8002638 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800261c:	69f8      	ldr	r0, [r7, #28]
 800261e:	f000 f88b 	bl	8002738 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002622:	2301      	movs	r3, #1
 8002624:	61bb      	str	r3, [r7, #24]
 8002626:	e002      	b.n	800262e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002628:	f04f 33ff 	mov.w	r3, #4294967295
 800262c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800262e:	69bb      	ldr	r3, [r7, #24]
	}
 8002630:	4618      	mov	r0, r3
 8002632:	3720      	adds	r7, #32
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b088      	sub	sp, #32
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
 8002644:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002648:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002650:	3b01      	subs	r3, #1
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	4413      	add	r3, r2
 8002656:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	f023 0307 	bic.w	r3, r3, #7
 800265e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00a      	beq.n	8002680 <prvInitialiseNewTask+0x48>
	__asm volatile
 800266a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800266e:	f383 8811 	msr	BASEPRI, r3
 8002672:	f3bf 8f6f 	isb	sy
 8002676:	f3bf 8f4f 	dsb	sy
 800267a:	617b      	str	r3, [r7, #20]
}
 800267c:	bf00      	nop
 800267e:	e7fe      	b.n	800267e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002680:	2300      	movs	r3, #0
 8002682:	61fb      	str	r3, [r7, #28]
 8002684:	e012      	b.n	80026ac <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002686:	68ba      	ldr	r2, [r7, #8]
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	4413      	add	r3, r2
 800268c:	7819      	ldrb	r1, [r3, #0]
 800268e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	4413      	add	r3, r2
 8002694:	3334      	adds	r3, #52	; 0x34
 8002696:	460a      	mov	r2, r1
 8002698:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800269a:	68ba      	ldr	r2, [r7, #8]
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	4413      	add	r3, r2
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d006      	beq.n	80026b4 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	3301      	adds	r3, #1
 80026aa:	61fb      	str	r3, [r7, #28]
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	2b0f      	cmp	r3, #15
 80026b0:	d9e9      	bls.n	8002686 <prvInitialiseNewTask+0x4e>
 80026b2:	e000      	b.n	80026b6 <prvInitialiseNewTask+0x7e>
		{
			break;
 80026b4:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80026b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80026be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026c0:	2b06      	cmp	r3, #6
 80026c2:	d901      	bls.n	80026c8 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80026c4:	2306      	movs	r3, #6
 80026c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80026c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80026ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026d2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80026d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026d6:	2200      	movs	r2, #0
 80026d8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80026da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026dc:	3304      	adds	r3, #4
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff fa76 	bl	8001bd0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80026e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e6:	3318      	adds	r3, #24
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff fa71 	bl	8001bd0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80026ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026f6:	f1c3 0207 	rsb	r2, r3, #7
 80026fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80026fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002700:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002702:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002706:	2200      	movs	r2, #0
 8002708:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800270a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800270c:	2200      	movs	r2, #0
 800270e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002712:	683a      	ldr	r2, [r7, #0]
 8002714:	68f9      	ldr	r1, [r7, #12]
 8002716:	69b8      	ldr	r0, [r7, #24]
 8002718:	f000 fef6 	bl	8003508 <pxPortInitialiseStack>
 800271c:	4602      	mov	r2, r0
 800271e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002720:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002724:	2b00      	cmp	r3, #0
 8002726:	d002      	beq.n	800272e <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800272a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800272c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800272e:	bf00      	nop
 8002730:	3720      	adds	r7, #32
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002740:	f000 ffd4 	bl	80036ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002744:	4b2a      	ldr	r3, [pc, #168]	; (80027f0 <prvAddNewTaskToReadyList+0xb8>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	3301      	adds	r3, #1
 800274a:	4a29      	ldr	r2, [pc, #164]	; (80027f0 <prvAddNewTaskToReadyList+0xb8>)
 800274c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800274e:	4b29      	ldr	r3, [pc, #164]	; (80027f4 <prvAddNewTaskToReadyList+0xbc>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d109      	bne.n	800276a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002756:	4a27      	ldr	r2, [pc, #156]	; (80027f4 <prvAddNewTaskToReadyList+0xbc>)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800275c:	4b24      	ldr	r3, [pc, #144]	; (80027f0 <prvAddNewTaskToReadyList+0xb8>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d110      	bne.n	8002786 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002764:	f000 fbca 	bl	8002efc <prvInitialiseTaskLists>
 8002768:	e00d      	b.n	8002786 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800276a:	4b23      	ldr	r3, [pc, #140]	; (80027f8 <prvAddNewTaskToReadyList+0xc0>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d109      	bne.n	8002786 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002772:	4b20      	ldr	r3, [pc, #128]	; (80027f4 <prvAddNewTaskToReadyList+0xbc>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800277c:	429a      	cmp	r2, r3
 800277e:	d802      	bhi.n	8002786 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002780:	4a1c      	ldr	r2, [pc, #112]	; (80027f4 <prvAddNewTaskToReadyList+0xbc>)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002786:	4b1d      	ldr	r3, [pc, #116]	; (80027fc <prvAddNewTaskToReadyList+0xc4>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	3301      	adds	r3, #1
 800278c:	4a1b      	ldr	r2, [pc, #108]	; (80027fc <prvAddNewTaskToReadyList+0xc4>)
 800278e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002794:	2201      	movs	r2, #1
 8002796:	409a      	lsls	r2, r3
 8002798:	4b19      	ldr	r3, [pc, #100]	; (8002800 <prvAddNewTaskToReadyList+0xc8>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4313      	orrs	r3, r2
 800279e:	4a18      	ldr	r2, [pc, #96]	; (8002800 <prvAddNewTaskToReadyList+0xc8>)
 80027a0:	6013      	str	r3, [r2, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027a6:	4613      	mov	r3, r2
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	4413      	add	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4a15      	ldr	r2, [pc, #84]	; (8002804 <prvAddNewTaskToReadyList+0xcc>)
 80027b0:	441a      	add	r2, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	3304      	adds	r3, #4
 80027b6:	4619      	mov	r1, r3
 80027b8:	4610      	mov	r0, r2
 80027ba:	f7ff fa15 	bl	8001be8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80027be:	f000 ffc5 	bl	800374c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80027c2:	4b0d      	ldr	r3, [pc, #52]	; (80027f8 <prvAddNewTaskToReadyList+0xc0>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d00e      	beq.n	80027e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80027ca:	4b0a      	ldr	r3, [pc, #40]	; (80027f4 <prvAddNewTaskToReadyList+0xbc>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d207      	bcs.n	80027e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80027d8:	4b0b      	ldr	r3, [pc, #44]	; (8002808 <prvAddNewTaskToReadyList+0xd0>)
 80027da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	f3bf 8f4f 	dsb	sy
 80027e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80027e8:	bf00      	nop
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	20000414 	.word	0x20000414
 80027f4:	20000314 	.word	0x20000314
 80027f8:	20000420 	.word	0x20000420
 80027fc:	20000430 	.word	0x20000430
 8002800:	2000041c 	.word	0x2000041c
 8002804:	20000318 	.word	0x20000318
 8002808:	e000ed04 	.word	0xe000ed04

0800280c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002814:	2300      	movs	r3, #0
 8002816:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d017      	beq.n	800284e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800281e:	4b13      	ldr	r3, [pc, #76]	; (800286c <vTaskDelay+0x60>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00a      	beq.n	800283c <vTaskDelay+0x30>
	__asm volatile
 8002826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800282a:	f383 8811 	msr	BASEPRI, r3
 800282e:	f3bf 8f6f 	isb	sy
 8002832:	f3bf 8f4f 	dsb	sy
 8002836:	60bb      	str	r3, [r7, #8]
}
 8002838:	bf00      	nop
 800283a:	e7fe      	b.n	800283a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800283c:	f000 f87a 	bl	8002934 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002840:	2100      	movs	r1, #0
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 fdfa 	bl	800343c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002848:	f000 f882 	bl	8002950 <xTaskResumeAll>
 800284c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d107      	bne.n	8002864 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8002854:	4b06      	ldr	r3, [pc, #24]	; (8002870 <vTaskDelay+0x64>)
 8002856:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	f3bf 8f4f 	dsb	sy
 8002860:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002864:	bf00      	nop
 8002866:	3710      	adds	r7, #16
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	2000043c 	.word	0x2000043c
 8002870:	e000ed04 	.word	0xe000ed04

08002874 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b08a      	sub	sp, #40	; 0x28
 8002878:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800287a:	2300      	movs	r3, #0
 800287c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800287e:	2300      	movs	r3, #0
 8002880:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002882:	463a      	mov	r2, r7
 8002884:	1d39      	adds	r1, r7, #4
 8002886:	f107 0308 	add.w	r3, r7, #8
 800288a:	4618      	mov	r0, r3
 800288c:	f7fd fc60 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002890:	6839      	ldr	r1, [r7, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68ba      	ldr	r2, [r7, #8]
 8002896:	9202      	str	r2, [sp, #8]
 8002898:	9301      	str	r3, [sp, #4]
 800289a:	2300      	movs	r3, #0
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	2300      	movs	r3, #0
 80028a0:	460a      	mov	r2, r1
 80028a2:	491e      	ldr	r1, [pc, #120]	; (800291c <vTaskStartScheduler+0xa8>)
 80028a4:	481e      	ldr	r0, [pc, #120]	; (8002920 <vTaskStartScheduler+0xac>)
 80028a6:	f7ff fe26 	bl	80024f6 <xTaskCreateStatic>
 80028aa:	4603      	mov	r3, r0
 80028ac:	4a1d      	ldr	r2, [pc, #116]	; (8002924 <vTaskStartScheduler+0xb0>)
 80028ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80028b0:	4b1c      	ldr	r3, [pc, #112]	; (8002924 <vTaskStartScheduler+0xb0>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d002      	beq.n	80028be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80028b8:	2301      	movs	r3, #1
 80028ba:	617b      	str	r3, [r7, #20]
 80028bc:	e001      	b.n	80028c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80028be:	2300      	movs	r3, #0
 80028c0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d116      	bne.n	80028f6 <vTaskStartScheduler+0x82>
	__asm volatile
 80028c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028cc:	f383 8811 	msr	BASEPRI, r3
 80028d0:	f3bf 8f6f 	isb	sy
 80028d4:	f3bf 8f4f 	dsb	sy
 80028d8:	613b      	str	r3, [r7, #16]
}
 80028da:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80028dc:	4b12      	ldr	r3, [pc, #72]	; (8002928 <vTaskStartScheduler+0xb4>)
 80028de:	f04f 32ff 	mov.w	r2, #4294967295
 80028e2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80028e4:	4b11      	ldr	r3, [pc, #68]	; (800292c <vTaskStartScheduler+0xb8>)
 80028e6:	2201      	movs	r2, #1
 80028e8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80028ea:	4b11      	ldr	r3, [pc, #68]	; (8002930 <vTaskStartScheduler+0xbc>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80028f0:	f000 fe8a 	bl	8003608 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80028f4:	e00e      	b.n	8002914 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028fc:	d10a      	bne.n	8002914 <vTaskStartScheduler+0xa0>
	__asm volatile
 80028fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002902:	f383 8811 	msr	BASEPRI, r3
 8002906:	f3bf 8f6f 	isb	sy
 800290a:	f3bf 8f4f 	dsb	sy
 800290e:	60fb      	str	r3, [r7, #12]
}
 8002910:	bf00      	nop
 8002912:	e7fe      	b.n	8002912 <vTaskStartScheduler+0x9e>
}
 8002914:	bf00      	nop
 8002916:	3718      	adds	r7, #24
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	08003cd4 	.word	0x08003cd4
 8002920:	08002ecd 	.word	0x08002ecd
 8002924:	20000438 	.word	0x20000438
 8002928:	20000434 	.word	0x20000434
 800292c:	20000420 	.word	0x20000420
 8002930:	20000418 	.word	0x20000418

08002934 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002938:	4b04      	ldr	r3, [pc, #16]	; (800294c <vTaskSuspendAll+0x18>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	3301      	adds	r3, #1
 800293e:	4a03      	ldr	r2, [pc, #12]	; (800294c <vTaskSuspendAll+0x18>)
 8002940:	6013      	str	r3, [r2, #0]
}
 8002942:	bf00      	nop
 8002944:	46bd      	mov	sp, r7
 8002946:	bc80      	pop	{r7}
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	2000043c 	.word	0x2000043c

08002950 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002956:	2300      	movs	r3, #0
 8002958:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800295a:	2300      	movs	r3, #0
 800295c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800295e:	4b41      	ldr	r3, [pc, #260]	; (8002a64 <xTaskResumeAll+0x114>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10a      	bne.n	800297c <xTaskResumeAll+0x2c>
	__asm volatile
 8002966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800296a:	f383 8811 	msr	BASEPRI, r3
 800296e:	f3bf 8f6f 	isb	sy
 8002972:	f3bf 8f4f 	dsb	sy
 8002976:	603b      	str	r3, [r7, #0]
}
 8002978:	bf00      	nop
 800297a:	e7fe      	b.n	800297a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800297c:	f000 feb6 	bl	80036ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002980:	4b38      	ldr	r3, [pc, #224]	; (8002a64 <xTaskResumeAll+0x114>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	3b01      	subs	r3, #1
 8002986:	4a37      	ldr	r2, [pc, #220]	; (8002a64 <xTaskResumeAll+0x114>)
 8002988:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800298a:	4b36      	ldr	r3, [pc, #216]	; (8002a64 <xTaskResumeAll+0x114>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d161      	bne.n	8002a56 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002992:	4b35      	ldr	r3, [pc, #212]	; (8002a68 <xTaskResumeAll+0x118>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d05d      	beq.n	8002a56 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800299a:	e02e      	b.n	80029fa <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800299c:	4b33      	ldr	r3, [pc, #204]	; (8002a6c <xTaskResumeAll+0x11c>)
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	3318      	adds	r3, #24
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff f978 	bl	8001c9e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	3304      	adds	r3, #4
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff f973 	bl	8001c9e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029bc:	2201      	movs	r2, #1
 80029be:	409a      	lsls	r2, r3
 80029c0:	4b2b      	ldr	r3, [pc, #172]	; (8002a70 <xTaskResumeAll+0x120>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	4a2a      	ldr	r2, [pc, #168]	; (8002a70 <xTaskResumeAll+0x120>)
 80029c8:	6013      	str	r3, [r2, #0]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ce:	4613      	mov	r3, r2
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	4413      	add	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	4a27      	ldr	r2, [pc, #156]	; (8002a74 <xTaskResumeAll+0x124>)
 80029d8:	441a      	add	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	3304      	adds	r3, #4
 80029de:	4619      	mov	r1, r3
 80029e0:	4610      	mov	r0, r2
 80029e2:	f7ff f901 	bl	8001be8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ea:	4b23      	ldr	r3, [pc, #140]	; (8002a78 <xTaskResumeAll+0x128>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d302      	bcc.n	80029fa <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80029f4:	4b21      	ldr	r3, [pc, #132]	; (8002a7c <xTaskResumeAll+0x12c>)
 80029f6:	2201      	movs	r2, #1
 80029f8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029fa:	4b1c      	ldr	r3, [pc, #112]	; (8002a6c <xTaskResumeAll+0x11c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1cc      	bne.n	800299c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002a08:	f000 fb16 	bl	8003038 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002a0c:	4b1c      	ldr	r3, [pc, #112]	; (8002a80 <xTaskResumeAll+0x130>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d010      	beq.n	8002a3a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002a18:	f000 f836 	bl	8002a88 <xTaskIncrementTick>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d002      	beq.n	8002a28 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002a22:	4b16      	ldr	r3, [pc, #88]	; (8002a7c <xTaskResumeAll+0x12c>)
 8002a24:	2201      	movs	r2, #1
 8002a26:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1f1      	bne.n	8002a18 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8002a34:	4b12      	ldr	r3, [pc, #72]	; (8002a80 <xTaskResumeAll+0x130>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002a3a:	4b10      	ldr	r3, [pc, #64]	; (8002a7c <xTaskResumeAll+0x12c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d009      	beq.n	8002a56 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002a42:	2301      	movs	r3, #1
 8002a44:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002a46:	4b0f      	ldr	r3, [pc, #60]	; (8002a84 <xTaskResumeAll+0x134>)
 8002a48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a4c:	601a      	str	r2, [r3, #0]
 8002a4e:	f3bf 8f4f 	dsb	sy
 8002a52:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002a56:	f000 fe79 	bl	800374c <vPortExitCritical>

	return xAlreadyYielded;
 8002a5a:	68bb      	ldr	r3, [r7, #8]
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	2000043c 	.word	0x2000043c
 8002a68:	20000414 	.word	0x20000414
 8002a6c:	200003d4 	.word	0x200003d4
 8002a70:	2000041c 	.word	0x2000041c
 8002a74:	20000318 	.word	0x20000318
 8002a78:	20000314 	.word	0x20000314
 8002a7c:	20000428 	.word	0x20000428
 8002a80:	20000424 	.word	0x20000424
 8002a84:	e000ed04 	.word	0xe000ed04

08002a88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a92:	4b51      	ldr	r3, [pc, #324]	; (8002bd8 <xTaskIncrementTick+0x150>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f040 808d 	bne.w	8002bb6 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002a9c:	4b4f      	ldr	r3, [pc, #316]	; (8002bdc <xTaskIncrementTick+0x154>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002aa4:	4a4d      	ldr	r2, [pc, #308]	; (8002bdc <xTaskIncrementTick+0x154>)
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d120      	bne.n	8002af2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002ab0:	4b4b      	ldr	r3, [pc, #300]	; (8002be0 <xTaskIncrementTick+0x158>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00a      	beq.n	8002ad0 <xTaskIncrementTick+0x48>
	__asm volatile
 8002aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002abe:	f383 8811 	msr	BASEPRI, r3
 8002ac2:	f3bf 8f6f 	isb	sy
 8002ac6:	f3bf 8f4f 	dsb	sy
 8002aca:	603b      	str	r3, [r7, #0]
}
 8002acc:	bf00      	nop
 8002ace:	e7fe      	b.n	8002ace <xTaskIncrementTick+0x46>
 8002ad0:	4b43      	ldr	r3, [pc, #268]	; (8002be0 <xTaskIncrementTick+0x158>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	60fb      	str	r3, [r7, #12]
 8002ad6:	4b43      	ldr	r3, [pc, #268]	; (8002be4 <xTaskIncrementTick+0x15c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a41      	ldr	r2, [pc, #260]	; (8002be0 <xTaskIncrementTick+0x158>)
 8002adc:	6013      	str	r3, [r2, #0]
 8002ade:	4a41      	ldr	r2, [pc, #260]	; (8002be4 <xTaskIncrementTick+0x15c>)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6013      	str	r3, [r2, #0]
 8002ae4:	4b40      	ldr	r3, [pc, #256]	; (8002be8 <xTaskIncrementTick+0x160>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	4a3f      	ldr	r2, [pc, #252]	; (8002be8 <xTaskIncrementTick+0x160>)
 8002aec:	6013      	str	r3, [r2, #0]
 8002aee:	f000 faa3 	bl	8003038 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002af2:	4b3e      	ldr	r3, [pc, #248]	; (8002bec <xTaskIncrementTick+0x164>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d34d      	bcc.n	8002b98 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002afc:	4b38      	ldr	r3, [pc, #224]	; (8002be0 <xTaskIncrementTick+0x158>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <xTaskIncrementTick+0x82>
 8002b06:	2301      	movs	r3, #1
 8002b08:	e000      	b.n	8002b0c <xTaskIncrementTick+0x84>
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d004      	beq.n	8002b1a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b10:	4b36      	ldr	r3, [pc, #216]	; (8002bec <xTaskIncrementTick+0x164>)
 8002b12:	f04f 32ff 	mov.w	r2, #4294967295
 8002b16:	601a      	str	r2, [r3, #0]
					break;
 8002b18:	e03e      	b.n	8002b98 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002b1a:	4b31      	ldr	r3, [pc, #196]	; (8002be0 <xTaskIncrementTick+0x158>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d203      	bcs.n	8002b3a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002b32:	4a2e      	ldr	r2, [pc, #184]	; (8002bec <xTaskIncrementTick+0x164>)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6013      	str	r3, [r2, #0]
						break;
 8002b38:	e02e      	b.n	8002b98 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	3304      	adds	r3, #4
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff f8ad 	bl	8001c9e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d004      	beq.n	8002b56 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	3318      	adds	r3, #24
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff f8a4 	bl	8001c9e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	409a      	lsls	r2, r3
 8002b5e:	4b24      	ldr	r3, [pc, #144]	; (8002bf0 <xTaskIncrementTick+0x168>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	4a22      	ldr	r2, [pc, #136]	; (8002bf0 <xTaskIncrementTick+0x168>)
 8002b66:	6013      	str	r3, [r2, #0]
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	4413      	add	r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	4a1f      	ldr	r2, [pc, #124]	; (8002bf4 <xTaskIncrementTick+0x16c>)
 8002b76:	441a      	add	r2, r3
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	3304      	adds	r3, #4
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	4610      	mov	r0, r2
 8002b80:	f7ff f832 	bl	8001be8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b88:	4b1b      	ldr	r3, [pc, #108]	; (8002bf8 <xTaskIncrementTick+0x170>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d3b4      	bcc.n	8002afc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002b92:	2301      	movs	r3, #1
 8002b94:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b96:	e7b1      	b.n	8002afc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002b98:	4b17      	ldr	r3, [pc, #92]	; (8002bf8 <xTaskIncrementTick+0x170>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b9e:	4915      	ldr	r1, [pc, #84]	; (8002bf4 <xTaskIncrementTick+0x16c>)
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	4413      	add	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	440b      	add	r3, r1
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d907      	bls.n	8002bc0 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	617b      	str	r3, [r7, #20]
 8002bb4:	e004      	b.n	8002bc0 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002bb6:	4b11      	ldr	r3, [pc, #68]	; (8002bfc <xTaskIncrementTick+0x174>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	3301      	adds	r3, #1
 8002bbc:	4a0f      	ldr	r2, [pc, #60]	; (8002bfc <xTaskIncrementTick+0x174>)
 8002bbe:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002bc0:	4b0f      	ldr	r3, [pc, #60]	; (8002c00 <xTaskIncrementTick+0x178>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d001      	beq.n	8002bcc <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002bcc:	697b      	ldr	r3, [r7, #20]
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3718      	adds	r7, #24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	2000043c 	.word	0x2000043c
 8002bdc:	20000418 	.word	0x20000418
 8002be0:	200003cc 	.word	0x200003cc
 8002be4:	200003d0 	.word	0x200003d0
 8002be8:	2000042c 	.word	0x2000042c
 8002bec:	20000434 	.word	0x20000434
 8002bf0:	2000041c 	.word	0x2000041c
 8002bf4:	20000318 	.word	0x20000318
 8002bf8:	20000314 	.word	0x20000314
 8002bfc:	20000424 	.word	0x20000424
 8002c00:	20000428 	.word	0x20000428

08002c04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c04:	b480      	push	{r7}
 8002c06:	b087      	sub	sp, #28
 8002c08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c0a:	4b26      	ldr	r3, [pc, #152]	; (8002ca4 <vTaskSwitchContext+0xa0>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d003      	beq.n	8002c1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002c12:	4b25      	ldr	r3, [pc, #148]	; (8002ca8 <vTaskSwitchContext+0xa4>)
 8002c14:	2201      	movs	r2, #1
 8002c16:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002c18:	e03f      	b.n	8002c9a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8002c1a:	4b23      	ldr	r3, [pc, #140]	; (8002ca8 <vTaskSwitchContext+0xa4>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002c20:	4b22      	ldr	r3, [pc, #136]	; (8002cac <vTaskSwitchContext+0xa8>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	fab3 f383 	clz	r3, r3
 8002c2c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002c2e:	7afb      	ldrb	r3, [r7, #11]
 8002c30:	f1c3 031f 	rsb	r3, r3, #31
 8002c34:	617b      	str	r3, [r7, #20]
 8002c36:	491e      	ldr	r1, [pc, #120]	; (8002cb0 <vTaskSwitchContext+0xac>)
 8002c38:	697a      	ldr	r2, [r7, #20]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	4413      	add	r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	440b      	add	r3, r1
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10a      	bne.n	8002c60 <vTaskSwitchContext+0x5c>
	__asm volatile
 8002c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c4e:	f383 8811 	msr	BASEPRI, r3
 8002c52:	f3bf 8f6f 	isb	sy
 8002c56:	f3bf 8f4f 	dsb	sy
 8002c5a:	607b      	str	r3, [r7, #4]
}
 8002c5c:	bf00      	nop
 8002c5e:	e7fe      	b.n	8002c5e <vTaskSwitchContext+0x5a>
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	4613      	mov	r3, r2
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	4413      	add	r3, r2
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	4a11      	ldr	r2, [pc, #68]	; (8002cb0 <vTaskSwitchContext+0xac>)
 8002c6c:	4413      	add	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	605a      	str	r2, [r3, #4]
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	3308      	adds	r3, #8
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d104      	bne.n	8002c90 <vTaskSwitchContext+0x8c>
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	685a      	ldr	r2, [r3, #4]
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	605a      	str	r2, [r3, #4]
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	4a07      	ldr	r2, [pc, #28]	; (8002cb4 <vTaskSwitchContext+0xb0>)
 8002c98:	6013      	str	r3, [r2, #0]
}
 8002c9a:	bf00      	nop
 8002c9c:	371c      	adds	r7, #28
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr
 8002ca4:	2000043c 	.word	0x2000043c
 8002ca8:	20000428 	.word	0x20000428
 8002cac:	2000041c 	.word	0x2000041c
 8002cb0:	20000318 	.word	0x20000318
 8002cb4:	20000314 	.word	0x20000314

08002cb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10a      	bne.n	8002cde <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8002cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ccc:	f383 8811 	msr	BASEPRI, r3
 8002cd0:	f3bf 8f6f 	isb	sy
 8002cd4:	f3bf 8f4f 	dsb	sy
 8002cd8:	60fb      	str	r3, [r7, #12]
}
 8002cda:	bf00      	nop
 8002cdc:	e7fe      	b.n	8002cdc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002cde:	4b07      	ldr	r3, [pc, #28]	; (8002cfc <vTaskPlaceOnEventList+0x44>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	3318      	adds	r3, #24
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f7fe ffa1 	bl	8001c2e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002cec:	2101      	movs	r1, #1
 8002cee:	6838      	ldr	r0, [r7, #0]
 8002cf0:	f000 fba4 	bl	800343c <prvAddCurrentTaskToDelayedList>
}
 8002cf4:	bf00      	nop
 8002cf6:	3710      	adds	r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	20000314 	.word	0x20000314

08002d00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d10a      	bne.n	8002d2c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8002d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d1a:	f383 8811 	msr	BASEPRI, r3
 8002d1e:	f3bf 8f6f 	isb	sy
 8002d22:	f3bf 8f4f 	dsb	sy
 8002d26:	60fb      	str	r3, [r7, #12]
}
 8002d28:	bf00      	nop
 8002d2a:	e7fe      	b.n	8002d2a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	3318      	adds	r3, #24
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7fe ffb4 	bl	8001c9e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002d36:	4b1d      	ldr	r3, [pc, #116]	; (8002dac <xTaskRemoveFromEventList+0xac>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d11c      	bne.n	8002d78 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	3304      	adds	r3, #4
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7fe ffab 	bl	8001c9e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	409a      	lsls	r2, r3
 8002d50:	4b17      	ldr	r3, [pc, #92]	; (8002db0 <xTaskRemoveFromEventList+0xb0>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	4a16      	ldr	r2, [pc, #88]	; (8002db0 <xTaskRemoveFromEventList+0xb0>)
 8002d58:	6013      	str	r3, [r2, #0]
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d5e:	4613      	mov	r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	4413      	add	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	4a13      	ldr	r2, [pc, #76]	; (8002db4 <xTaskRemoveFromEventList+0xb4>)
 8002d68:	441a      	add	r2, r3
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	3304      	adds	r3, #4
 8002d6e:	4619      	mov	r1, r3
 8002d70:	4610      	mov	r0, r2
 8002d72:	f7fe ff39 	bl	8001be8 <vListInsertEnd>
 8002d76:	e005      	b.n	8002d84 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	3318      	adds	r3, #24
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	480e      	ldr	r0, [pc, #56]	; (8002db8 <xTaskRemoveFromEventList+0xb8>)
 8002d80:	f7fe ff32 	bl	8001be8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d88:	4b0c      	ldr	r3, [pc, #48]	; (8002dbc <xTaskRemoveFromEventList+0xbc>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d905      	bls.n	8002d9e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002d92:	2301      	movs	r3, #1
 8002d94:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002d96:	4b0a      	ldr	r3, [pc, #40]	; (8002dc0 <xTaskRemoveFromEventList+0xc0>)
 8002d98:	2201      	movs	r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]
 8002d9c:	e001      	b.n	8002da2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8002da2:	697b      	ldr	r3, [r7, #20]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3718      	adds	r7, #24
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	2000043c 	.word	0x2000043c
 8002db0:	2000041c 	.word	0x2000041c
 8002db4:	20000318 	.word	0x20000318
 8002db8:	200003d4 	.word	0x200003d4
 8002dbc:	20000314 	.word	0x20000314
 8002dc0:	20000428 	.word	0x20000428

08002dc4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002dcc:	4b06      	ldr	r3, [pc, #24]	; (8002de8 <vTaskInternalSetTimeOutState+0x24>)
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002dd4:	4b05      	ldr	r3, [pc, #20]	; (8002dec <vTaskInternalSetTimeOutState+0x28>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	605a      	str	r2, [r3, #4]
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	2000042c 	.word	0x2000042c
 8002dec:	20000418 	.word	0x20000418

08002df0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b088      	sub	sp, #32
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d10a      	bne.n	8002e16 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8002e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e04:	f383 8811 	msr	BASEPRI, r3
 8002e08:	f3bf 8f6f 	isb	sy
 8002e0c:	f3bf 8f4f 	dsb	sy
 8002e10:	613b      	str	r3, [r7, #16]
}
 8002e12:	bf00      	nop
 8002e14:	e7fe      	b.n	8002e14 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d10a      	bne.n	8002e32 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8002e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e20:	f383 8811 	msr	BASEPRI, r3
 8002e24:	f3bf 8f6f 	isb	sy
 8002e28:	f3bf 8f4f 	dsb	sy
 8002e2c:	60fb      	str	r3, [r7, #12]
}
 8002e2e:	bf00      	nop
 8002e30:	e7fe      	b.n	8002e30 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8002e32:	f000 fc5b 	bl	80036ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002e36:	4b1d      	ldr	r3, [pc, #116]	; (8002eac <xTaskCheckForTimeOut+0xbc>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e4e:	d102      	bne.n	8002e56 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002e50:	2300      	movs	r3, #0
 8002e52:	61fb      	str	r3, [r7, #28]
 8002e54:	e023      	b.n	8002e9e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	4b15      	ldr	r3, [pc, #84]	; (8002eb0 <xTaskCheckForTimeOut+0xc0>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d007      	beq.n	8002e72 <xTaskCheckForTimeOut+0x82>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d302      	bcc.n	8002e72 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	61fb      	str	r3, [r7, #28]
 8002e70:	e015      	b.n	8002e9e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d20b      	bcs.n	8002e94 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	1ad2      	subs	r2, r2, r3
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f7ff ff9b 	bl	8002dc4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61fb      	str	r3, [r7, #28]
 8002e92:	e004      	b.n	8002e9e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	2200      	movs	r2, #0
 8002e98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002e9e:	f000 fc55 	bl	800374c <vPortExitCritical>

	return xReturn;
 8002ea2:	69fb      	ldr	r3, [r7, #28]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3720      	adds	r7, #32
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	20000418 	.word	0x20000418
 8002eb0:	2000042c 	.word	0x2000042c

08002eb4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002eb8:	4b03      	ldr	r3, [pc, #12]	; (8002ec8 <vTaskMissedYield+0x14>)
 8002eba:	2201      	movs	r2, #1
 8002ebc:	601a      	str	r2, [r3, #0]
}
 8002ebe:	bf00      	nop
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bc80      	pop	{r7}
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	20000428 	.word	0x20000428

08002ecc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002ed4:	f000 f852 	bl	8002f7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002ed8:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <prvIdleTask+0x28>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d9f9      	bls.n	8002ed4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002ee0:	4b05      	ldr	r3, [pc, #20]	; (8002ef8 <prvIdleTask+0x2c>)
 8002ee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	f3bf 8f4f 	dsb	sy
 8002eec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002ef0:	e7f0      	b.n	8002ed4 <prvIdleTask+0x8>
 8002ef2:	bf00      	nop
 8002ef4:	20000318 	.word	0x20000318
 8002ef8:	e000ed04 	.word	0xe000ed04

08002efc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f02:	2300      	movs	r3, #0
 8002f04:	607b      	str	r3, [r7, #4]
 8002f06:	e00c      	b.n	8002f22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4413      	add	r3, r2
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	4a12      	ldr	r2, [pc, #72]	; (8002f5c <prvInitialiseTaskLists+0x60>)
 8002f14:	4413      	add	r3, r2
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7fe fe3b 	bl	8001b92 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	3301      	adds	r3, #1
 8002f20:	607b      	str	r3, [r7, #4]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2b06      	cmp	r3, #6
 8002f26:	d9ef      	bls.n	8002f08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002f28:	480d      	ldr	r0, [pc, #52]	; (8002f60 <prvInitialiseTaskLists+0x64>)
 8002f2a:	f7fe fe32 	bl	8001b92 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002f2e:	480d      	ldr	r0, [pc, #52]	; (8002f64 <prvInitialiseTaskLists+0x68>)
 8002f30:	f7fe fe2f 	bl	8001b92 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002f34:	480c      	ldr	r0, [pc, #48]	; (8002f68 <prvInitialiseTaskLists+0x6c>)
 8002f36:	f7fe fe2c 	bl	8001b92 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002f3a:	480c      	ldr	r0, [pc, #48]	; (8002f6c <prvInitialiseTaskLists+0x70>)
 8002f3c:	f7fe fe29 	bl	8001b92 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002f40:	480b      	ldr	r0, [pc, #44]	; (8002f70 <prvInitialiseTaskLists+0x74>)
 8002f42:	f7fe fe26 	bl	8001b92 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002f46:	4b0b      	ldr	r3, [pc, #44]	; (8002f74 <prvInitialiseTaskLists+0x78>)
 8002f48:	4a05      	ldr	r2, [pc, #20]	; (8002f60 <prvInitialiseTaskLists+0x64>)
 8002f4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002f4c:	4b0a      	ldr	r3, [pc, #40]	; (8002f78 <prvInitialiseTaskLists+0x7c>)
 8002f4e:	4a05      	ldr	r2, [pc, #20]	; (8002f64 <prvInitialiseTaskLists+0x68>)
 8002f50:	601a      	str	r2, [r3, #0]
}
 8002f52:	bf00      	nop
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	20000318 	.word	0x20000318
 8002f60:	200003a4 	.word	0x200003a4
 8002f64:	200003b8 	.word	0x200003b8
 8002f68:	200003d4 	.word	0x200003d4
 8002f6c:	200003e8 	.word	0x200003e8
 8002f70:	20000400 	.word	0x20000400
 8002f74:	200003cc 	.word	0x200003cc
 8002f78:	200003d0 	.word	0x200003d0

08002f7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002f82:	e019      	b.n	8002fb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002f84:	f000 fbb2 	bl	80036ec <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002f88:	4b10      	ldr	r3, [pc, #64]	; (8002fcc <prvCheckTasksWaitingTermination+0x50>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	3304      	adds	r3, #4
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7fe fe82 	bl	8001c9e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002f9a:	4b0d      	ldr	r3, [pc, #52]	; (8002fd0 <prvCheckTasksWaitingTermination+0x54>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	4a0b      	ldr	r2, [pc, #44]	; (8002fd0 <prvCheckTasksWaitingTermination+0x54>)
 8002fa2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002fa4:	4b0b      	ldr	r3, [pc, #44]	; (8002fd4 <prvCheckTasksWaitingTermination+0x58>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	4a0a      	ldr	r2, [pc, #40]	; (8002fd4 <prvCheckTasksWaitingTermination+0x58>)
 8002fac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002fae:	f000 fbcd 	bl	800374c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 f810 	bl	8002fd8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002fb8:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <prvCheckTasksWaitingTermination+0x58>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d1e1      	bne.n	8002f84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002fc0:	bf00      	nop
 8002fc2:	bf00      	nop
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	200003e8 	.word	0x200003e8
 8002fd0:	20000414 	.word	0x20000414
 8002fd4:	200003fc 	.word	0x200003fc

08002fd8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d108      	bne.n	8002ffc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 fd02 	bl	80039f8 <vPortFree>
				vPortFree( pxTCB );
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f000 fcff 	bl	80039f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002ffa:	e018      	b.n	800302e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003002:	2b01      	cmp	r3, #1
 8003004:	d103      	bne.n	800300e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 fcf6 	bl	80039f8 <vPortFree>
	}
 800300c:	e00f      	b.n	800302e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003014:	2b02      	cmp	r3, #2
 8003016:	d00a      	beq.n	800302e <prvDeleteTCB+0x56>
	__asm volatile
 8003018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800301c:	f383 8811 	msr	BASEPRI, r3
 8003020:	f3bf 8f6f 	isb	sy
 8003024:	f3bf 8f4f 	dsb	sy
 8003028:	60fb      	str	r3, [r7, #12]
}
 800302a:	bf00      	nop
 800302c:	e7fe      	b.n	800302c <prvDeleteTCB+0x54>
	}
 800302e:	bf00      	nop
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
	...

08003038 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800303e:	4b0e      	ldr	r3, [pc, #56]	; (8003078 <prvResetNextTaskUnblockTime+0x40>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d101      	bne.n	800304c <prvResetNextTaskUnblockTime+0x14>
 8003048:	2301      	movs	r3, #1
 800304a:	e000      	b.n	800304e <prvResetNextTaskUnblockTime+0x16>
 800304c:	2300      	movs	r3, #0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d004      	beq.n	800305c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003052:	4b0a      	ldr	r3, [pc, #40]	; (800307c <prvResetNextTaskUnblockTime+0x44>)
 8003054:	f04f 32ff 	mov.w	r2, #4294967295
 8003058:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800305a:	e008      	b.n	800306e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800305c:	4b06      	ldr	r3, [pc, #24]	; (8003078 <prvResetNextTaskUnblockTime+0x40>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	4a04      	ldr	r2, [pc, #16]	; (800307c <prvResetNextTaskUnblockTime+0x44>)
 800306c:	6013      	str	r3, [r2, #0]
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	bc80      	pop	{r7}
 8003076:	4770      	bx	lr
 8003078:	200003cc 	.word	0x200003cc
 800307c:	20000434 	.word	0x20000434

08003080 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003086:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <xTaskGetSchedulerState+0x34>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d102      	bne.n	8003094 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800308e:	2301      	movs	r3, #1
 8003090:	607b      	str	r3, [r7, #4]
 8003092:	e008      	b.n	80030a6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003094:	4b08      	ldr	r3, [pc, #32]	; (80030b8 <xTaskGetSchedulerState+0x38>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d102      	bne.n	80030a2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800309c:	2302      	movs	r3, #2
 800309e:	607b      	str	r3, [r7, #4]
 80030a0:	e001      	b.n	80030a6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80030a2:	2300      	movs	r3, #0
 80030a4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80030a6:	687b      	ldr	r3, [r7, #4]
	}
 80030a8:	4618      	mov	r0, r3
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bc80      	pop	{r7}
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	20000420 	.word	0x20000420
 80030b8:	2000043c 	.word	0x2000043c

080030bc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80030c8:	2300      	movs	r3, #0
 80030ca:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d06e      	beq.n	80031b0 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030d6:	4b39      	ldr	r3, [pc, #228]	; (80031bc <xTaskPriorityInherit+0x100>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030dc:	429a      	cmp	r2, r3
 80030de:	d25e      	bcs.n	800319e <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	db06      	blt.n	80030f6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80030e8:	4b34      	ldr	r3, [pc, #208]	; (80031bc <xTaskPriorityInherit+0x100>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ee:	f1c3 0207 	rsb	r2, r3, #7
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	6959      	ldr	r1, [r3, #20]
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030fe:	4613      	mov	r3, r2
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	4413      	add	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	4a2e      	ldr	r2, [pc, #184]	; (80031c0 <xTaskPriorityInherit+0x104>)
 8003108:	4413      	add	r3, r2
 800310a:	4299      	cmp	r1, r3
 800310c:	d101      	bne.n	8003112 <xTaskPriorityInherit+0x56>
 800310e:	2301      	movs	r3, #1
 8003110:	e000      	b.n	8003114 <xTaskPriorityInherit+0x58>
 8003112:	2300      	movs	r3, #0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d03a      	beq.n	800318e <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	3304      	adds	r3, #4
 800311c:	4618      	mov	r0, r3
 800311e:	f7fe fdbe 	bl	8001c9e <uxListRemove>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d115      	bne.n	8003154 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800312c:	4924      	ldr	r1, [pc, #144]	; (80031c0 <xTaskPriorityInherit+0x104>)
 800312e:	4613      	mov	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4413      	add	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	440b      	add	r3, r1
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10a      	bne.n	8003154 <xTaskPriorityInherit+0x98>
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003142:	2201      	movs	r2, #1
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	43da      	mvns	r2, r3
 800314a:	4b1e      	ldr	r3, [pc, #120]	; (80031c4 <xTaskPriorityInherit+0x108>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4013      	ands	r3, r2
 8003150:	4a1c      	ldr	r2, [pc, #112]	; (80031c4 <xTaskPriorityInherit+0x108>)
 8003152:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003154:	4b19      	ldr	r3, [pc, #100]	; (80031bc <xTaskPriorityInherit+0x100>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003162:	2201      	movs	r2, #1
 8003164:	409a      	lsls	r2, r3
 8003166:	4b17      	ldr	r3, [pc, #92]	; (80031c4 <xTaskPriorityInherit+0x108>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4313      	orrs	r3, r2
 800316c:	4a15      	ldr	r2, [pc, #84]	; (80031c4 <xTaskPriorityInherit+0x108>)
 800316e:	6013      	str	r3, [r2, #0]
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003174:	4613      	mov	r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	4413      	add	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4a10      	ldr	r2, [pc, #64]	; (80031c0 <xTaskPriorityInherit+0x104>)
 800317e:	441a      	add	r2, r3
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	3304      	adds	r3, #4
 8003184:	4619      	mov	r1, r3
 8003186:	4610      	mov	r0, r2
 8003188:	f7fe fd2e 	bl	8001be8 <vListInsertEnd>
 800318c:	e004      	b.n	8003198 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800318e:	4b0b      	ldr	r3, [pc, #44]	; (80031bc <xTaskPriorityInherit+0x100>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8003198:	2301      	movs	r3, #1
 800319a:	60fb      	str	r3, [r7, #12]
 800319c:	e008      	b.n	80031b0 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031a2:	4b06      	ldr	r3, [pc, #24]	; (80031bc <xTaskPriorityInherit+0x100>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d201      	bcs.n	80031b0 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80031ac:	2301      	movs	r3, #1
 80031ae:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80031b0:	68fb      	ldr	r3, [r7, #12]
	}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	20000314 	.word	0x20000314
 80031c0:	20000318 	.word	0x20000318
 80031c4:	2000041c 	.word	0x2000041c

080031c8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b086      	sub	sp, #24
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80031d4:	2300      	movs	r3, #0
 80031d6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d06e      	beq.n	80032bc <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80031de:	4b3a      	ldr	r3, [pc, #232]	; (80032c8 <xTaskPriorityDisinherit+0x100>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d00a      	beq.n	80031fe <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80031e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ec:	f383 8811 	msr	BASEPRI, r3
 80031f0:	f3bf 8f6f 	isb	sy
 80031f4:	f3bf 8f4f 	dsb	sy
 80031f8:	60fb      	str	r3, [r7, #12]
}
 80031fa:	bf00      	nop
 80031fc:	e7fe      	b.n	80031fc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003202:	2b00      	cmp	r3, #0
 8003204:	d10a      	bne.n	800321c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800320a:	f383 8811 	msr	BASEPRI, r3
 800320e:	f3bf 8f6f 	isb	sy
 8003212:	f3bf 8f4f 	dsb	sy
 8003216:	60bb      	str	r3, [r7, #8]
}
 8003218:	bf00      	nop
 800321a:	e7fe      	b.n	800321a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003220:	1e5a      	subs	r2, r3, #1
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800322e:	429a      	cmp	r2, r3
 8003230:	d044      	beq.n	80032bc <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003236:	2b00      	cmp	r3, #0
 8003238:	d140      	bne.n	80032bc <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	3304      	adds	r3, #4
 800323e:	4618      	mov	r0, r3
 8003240:	f7fe fd2d 	bl	8001c9e <uxListRemove>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d115      	bne.n	8003276 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800324e:	491f      	ldr	r1, [pc, #124]	; (80032cc <xTaskPriorityDisinherit+0x104>)
 8003250:	4613      	mov	r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	4413      	add	r3, r2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	440b      	add	r3, r1
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d10a      	bne.n	8003276 <xTaskPriorityDisinherit+0xae>
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003264:	2201      	movs	r2, #1
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	43da      	mvns	r2, r3
 800326c:	4b18      	ldr	r3, [pc, #96]	; (80032d0 <xTaskPriorityDisinherit+0x108>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4013      	ands	r3, r2
 8003272:	4a17      	ldr	r2, [pc, #92]	; (80032d0 <xTaskPriorityDisinherit+0x108>)
 8003274:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003282:	f1c3 0207 	rsb	r2, r3, #7
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328e:	2201      	movs	r2, #1
 8003290:	409a      	lsls	r2, r3
 8003292:	4b0f      	ldr	r3, [pc, #60]	; (80032d0 <xTaskPriorityDisinherit+0x108>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4313      	orrs	r3, r2
 8003298:	4a0d      	ldr	r2, [pc, #52]	; (80032d0 <xTaskPriorityDisinherit+0x108>)
 800329a:	6013      	str	r3, [r2, #0]
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032a0:	4613      	mov	r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	4413      	add	r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	4a08      	ldr	r2, [pc, #32]	; (80032cc <xTaskPriorityDisinherit+0x104>)
 80032aa:	441a      	add	r2, r3
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	3304      	adds	r3, #4
 80032b0:	4619      	mov	r1, r3
 80032b2:	4610      	mov	r0, r2
 80032b4:	f7fe fc98 	bl	8001be8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80032b8:	2301      	movs	r3, #1
 80032ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80032bc:	697b      	ldr	r3, [r7, #20]
	}
 80032be:	4618      	mov	r0, r3
 80032c0:	3718      	adds	r7, #24
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	20000314 	.word	0x20000314
 80032cc:	20000318 	.word	0x20000318
 80032d0:	2000041c 	.word	0x2000041c

080032d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b088      	sub	sp, #32
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80032e2:	2301      	movs	r3, #1
 80032e4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	f000 8088 	beq.w	80033fe <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d10a      	bne.n	800330c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80032f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032fa:	f383 8811 	msr	BASEPRI, r3
 80032fe:	f3bf 8f6f 	isb	sy
 8003302:	f3bf 8f4f 	dsb	sy
 8003306:	60fb      	str	r3, [r7, #12]
}
 8003308:	bf00      	nop
 800330a:	e7fe      	b.n	800330a <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800330c:	69bb      	ldr	r3, [r7, #24]
 800330e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d902      	bls.n	800331c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	61fb      	str	r3, [r7, #28]
 800331a:	e002      	b.n	8003322 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003320:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003326:	69fa      	ldr	r2, [r7, #28]
 8003328:	429a      	cmp	r2, r3
 800332a:	d068      	beq.n	80033fe <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003330:	697a      	ldr	r2, [r7, #20]
 8003332:	429a      	cmp	r2, r3
 8003334:	d163      	bne.n	80033fe <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8003336:	4b34      	ldr	r3, [pc, #208]	; (8003408 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	429a      	cmp	r2, r3
 800333e:	d10a      	bne.n	8003356 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 8003340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003344:	f383 8811 	msr	BASEPRI, r3
 8003348:	f3bf 8f6f 	isb	sy
 800334c:	f3bf 8f4f 	dsb	sy
 8003350:	60bb      	str	r3, [r7, #8]
}
 8003352:	bf00      	nop
 8003354:	e7fe      	b.n	8003354 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800335a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	69fa      	ldr	r2, [r7, #28]
 8003360:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	2b00      	cmp	r3, #0
 8003368:	db04      	blt.n	8003374 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	f1c3 0207 	rsb	r2, r3, #7
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	6959      	ldr	r1, [r3, #20]
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	4613      	mov	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	4413      	add	r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	4a22      	ldr	r2, [pc, #136]	; (800340c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8003384:	4413      	add	r3, r2
 8003386:	4299      	cmp	r1, r3
 8003388:	d101      	bne.n	800338e <vTaskPriorityDisinheritAfterTimeout+0xba>
 800338a:	2301      	movs	r3, #1
 800338c:	e000      	b.n	8003390 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 800338e:	2300      	movs	r3, #0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d034      	beq.n	80033fe <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	3304      	adds	r3, #4
 8003398:	4618      	mov	r0, r3
 800339a:	f7fe fc80 	bl	8001c9e <uxListRemove>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d115      	bne.n	80033d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033a8:	4918      	ldr	r1, [pc, #96]	; (800340c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80033aa:	4613      	mov	r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	4413      	add	r3, r2
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	440b      	add	r3, r1
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d10a      	bne.n	80033d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033be:	2201      	movs	r2, #1
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	43da      	mvns	r2, r3
 80033c6:	4b12      	ldr	r3, [pc, #72]	; (8003410 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4013      	ands	r3, r2
 80033cc:	4a10      	ldr	r2, [pc, #64]	; (8003410 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80033ce:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d4:	2201      	movs	r2, #1
 80033d6:	409a      	lsls	r2, r3
 80033d8:	4b0d      	ldr	r3, [pc, #52]	; (8003410 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4313      	orrs	r3, r2
 80033de:	4a0c      	ldr	r2, [pc, #48]	; (8003410 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80033e0:	6013      	str	r3, [r2, #0]
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	4a07      	ldr	r2, [pc, #28]	; (800340c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80033f0:	441a      	add	r2, r3
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	3304      	adds	r3, #4
 80033f6:	4619      	mov	r1, r3
 80033f8:	4610      	mov	r0, r2
 80033fa:	f7fe fbf5 	bl	8001be8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80033fe:	bf00      	nop
 8003400:	3720      	adds	r7, #32
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	20000314 	.word	0x20000314
 800340c:	20000318 	.word	0x20000318
 8003410:	2000041c 	.word	0x2000041c

08003414 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8003418:	4b07      	ldr	r3, [pc, #28]	; (8003438 <pvTaskIncrementMutexHeldCount+0x24>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d004      	beq.n	800342a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8003420:	4b05      	ldr	r3, [pc, #20]	; (8003438 <pvTaskIncrementMutexHeldCount+0x24>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003426:	3201      	adds	r2, #1
 8003428:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800342a:	4b03      	ldr	r3, [pc, #12]	; (8003438 <pvTaskIncrementMutexHeldCount+0x24>)
 800342c:	681b      	ldr	r3, [r3, #0]
	}
 800342e:	4618      	mov	r0, r3
 8003430:	46bd      	mov	sp, r7
 8003432:	bc80      	pop	{r7}
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	20000314 	.word	0x20000314

0800343c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003446:	4b29      	ldr	r3, [pc, #164]	; (80034ec <prvAddCurrentTaskToDelayedList+0xb0>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800344c:	4b28      	ldr	r3, [pc, #160]	; (80034f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	3304      	adds	r3, #4
 8003452:	4618      	mov	r0, r3
 8003454:	f7fe fc23 	bl	8001c9e <uxListRemove>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10b      	bne.n	8003476 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800345e:	4b24      	ldr	r3, [pc, #144]	; (80034f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003464:	2201      	movs	r2, #1
 8003466:	fa02 f303 	lsl.w	r3, r2, r3
 800346a:	43da      	mvns	r2, r3
 800346c:	4b21      	ldr	r3, [pc, #132]	; (80034f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4013      	ands	r3, r2
 8003472:	4a20      	ldr	r2, [pc, #128]	; (80034f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003474:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800347c:	d10a      	bne.n	8003494 <prvAddCurrentTaskToDelayedList+0x58>
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d007      	beq.n	8003494 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003484:	4b1a      	ldr	r3, [pc, #104]	; (80034f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	3304      	adds	r3, #4
 800348a:	4619      	mov	r1, r3
 800348c:	481a      	ldr	r0, [pc, #104]	; (80034f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800348e:	f7fe fbab 	bl	8001be8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003492:	e026      	b.n	80034e2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4413      	add	r3, r2
 800349a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800349c:	4b14      	ldr	r3, [pc, #80]	; (80034f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68ba      	ldr	r2, [r7, #8]
 80034a2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d209      	bcs.n	80034c0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034ac:	4b13      	ldr	r3, [pc, #76]	; (80034fc <prvAddCurrentTaskToDelayedList+0xc0>)
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	4b0f      	ldr	r3, [pc, #60]	; (80034f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	3304      	adds	r3, #4
 80034b6:	4619      	mov	r1, r3
 80034b8:	4610      	mov	r0, r2
 80034ba:	f7fe fbb8 	bl	8001c2e <vListInsert>
}
 80034be:	e010      	b.n	80034e2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034c0:	4b0f      	ldr	r3, [pc, #60]	; (8003500 <prvAddCurrentTaskToDelayedList+0xc4>)
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	4b0a      	ldr	r3, [pc, #40]	; (80034f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	3304      	adds	r3, #4
 80034ca:	4619      	mov	r1, r3
 80034cc:	4610      	mov	r0, r2
 80034ce:	f7fe fbae 	bl	8001c2e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80034d2:	4b0c      	ldr	r3, [pc, #48]	; (8003504 <prvAddCurrentTaskToDelayedList+0xc8>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d202      	bcs.n	80034e2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80034dc:	4a09      	ldr	r2, [pc, #36]	; (8003504 <prvAddCurrentTaskToDelayedList+0xc8>)
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	6013      	str	r3, [r2, #0]
}
 80034e2:	bf00      	nop
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	20000418 	.word	0x20000418
 80034f0:	20000314 	.word	0x20000314
 80034f4:	2000041c 	.word	0x2000041c
 80034f8:	20000400 	.word	0x20000400
 80034fc:	200003d0 	.word	0x200003d0
 8003500:	200003cc 	.word	0x200003cc
 8003504:	20000434 	.word	0x20000434

08003508 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	3b04      	subs	r3, #4
 8003518:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003520:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	3b04      	subs	r3, #4
 8003526:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	f023 0201 	bic.w	r2, r3, #1
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	3b04      	subs	r3, #4
 8003536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003538:	4a08      	ldr	r2, [pc, #32]	; (800355c <pxPortInitialiseStack+0x54>)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	3b14      	subs	r3, #20
 8003542:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	3b20      	subs	r3, #32
 800354e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003550:	68fb      	ldr	r3, [r7, #12]
}
 8003552:	4618      	mov	r0, r3
 8003554:	3714      	adds	r7, #20
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr
 800355c:	08003561 	.word	0x08003561

08003560 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003560:	b480      	push	{r7}
 8003562:	b085      	sub	sp, #20
 8003564:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003566:	2300      	movs	r3, #0
 8003568:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800356a:	4b12      	ldr	r3, [pc, #72]	; (80035b4 <prvTaskExitError+0x54>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003572:	d00a      	beq.n	800358a <prvTaskExitError+0x2a>
	__asm volatile
 8003574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003578:	f383 8811 	msr	BASEPRI, r3
 800357c:	f3bf 8f6f 	isb	sy
 8003580:	f3bf 8f4f 	dsb	sy
 8003584:	60fb      	str	r3, [r7, #12]
}
 8003586:	bf00      	nop
 8003588:	e7fe      	b.n	8003588 <prvTaskExitError+0x28>
	__asm volatile
 800358a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800358e:	f383 8811 	msr	BASEPRI, r3
 8003592:	f3bf 8f6f 	isb	sy
 8003596:	f3bf 8f4f 	dsb	sy
 800359a:	60bb      	str	r3, [r7, #8]
}
 800359c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800359e:	bf00      	nop
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d0fc      	beq.n	80035a0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80035a6:	bf00      	nop
 80035a8:	bf00      	nop
 80035aa:	3714      	adds	r7, #20
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bc80      	pop	{r7}
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	2000000c 	.word	0x2000000c
	...

080035c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80035c0:	4b07      	ldr	r3, [pc, #28]	; (80035e0 <pxCurrentTCBConst2>)
 80035c2:	6819      	ldr	r1, [r3, #0]
 80035c4:	6808      	ldr	r0, [r1, #0]
 80035c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80035ca:	f380 8809 	msr	PSP, r0
 80035ce:	f3bf 8f6f 	isb	sy
 80035d2:	f04f 0000 	mov.w	r0, #0
 80035d6:	f380 8811 	msr	BASEPRI, r0
 80035da:	f04e 0e0d 	orr.w	lr, lr, #13
 80035de:	4770      	bx	lr

080035e0 <pxCurrentTCBConst2>:
 80035e0:	20000314 	.word	0x20000314
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80035e4:	bf00      	nop
 80035e6:	bf00      	nop

080035e8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80035e8:	4806      	ldr	r0, [pc, #24]	; (8003604 <prvPortStartFirstTask+0x1c>)
 80035ea:	6800      	ldr	r0, [r0, #0]
 80035ec:	6800      	ldr	r0, [r0, #0]
 80035ee:	f380 8808 	msr	MSP, r0
 80035f2:	b662      	cpsie	i
 80035f4:	b661      	cpsie	f
 80035f6:	f3bf 8f4f 	dsb	sy
 80035fa:	f3bf 8f6f 	isb	sy
 80035fe:	df00      	svc	0
 8003600:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003602:	bf00      	nop
 8003604:	e000ed08 	.word	0xe000ed08

08003608 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800360e:	4b32      	ldr	r3, [pc, #200]	; (80036d8 <xPortStartScheduler+0xd0>)
 8003610:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	b2db      	uxtb	r3, r3
 8003618:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	22ff      	movs	r2, #255	; 0xff
 800361e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	b2db      	uxtb	r3, r3
 8003626:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003628:	78fb      	ldrb	r3, [r7, #3]
 800362a:	b2db      	uxtb	r3, r3
 800362c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003630:	b2da      	uxtb	r2, r3
 8003632:	4b2a      	ldr	r3, [pc, #168]	; (80036dc <xPortStartScheduler+0xd4>)
 8003634:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003636:	4b2a      	ldr	r3, [pc, #168]	; (80036e0 <xPortStartScheduler+0xd8>)
 8003638:	2207      	movs	r2, #7
 800363a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800363c:	e009      	b.n	8003652 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800363e:	4b28      	ldr	r3, [pc, #160]	; (80036e0 <xPortStartScheduler+0xd8>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	3b01      	subs	r3, #1
 8003644:	4a26      	ldr	r2, [pc, #152]	; (80036e0 <xPortStartScheduler+0xd8>)
 8003646:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003648:	78fb      	ldrb	r3, [r7, #3]
 800364a:	b2db      	uxtb	r3, r3
 800364c:	005b      	lsls	r3, r3, #1
 800364e:	b2db      	uxtb	r3, r3
 8003650:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003652:	78fb      	ldrb	r3, [r7, #3]
 8003654:	b2db      	uxtb	r3, r3
 8003656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800365a:	2b80      	cmp	r3, #128	; 0x80
 800365c:	d0ef      	beq.n	800363e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800365e:	4b20      	ldr	r3, [pc, #128]	; (80036e0 <xPortStartScheduler+0xd8>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f1c3 0307 	rsb	r3, r3, #7
 8003666:	2b04      	cmp	r3, #4
 8003668:	d00a      	beq.n	8003680 <xPortStartScheduler+0x78>
	__asm volatile
 800366a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800366e:	f383 8811 	msr	BASEPRI, r3
 8003672:	f3bf 8f6f 	isb	sy
 8003676:	f3bf 8f4f 	dsb	sy
 800367a:	60bb      	str	r3, [r7, #8]
}
 800367c:	bf00      	nop
 800367e:	e7fe      	b.n	800367e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003680:	4b17      	ldr	r3, [pc, #92]	; (80036e0 <xPortStartScheduler+0xd8>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	021b      	lsls	r3, r3, #8
 8003686:	4a16      	ldr	r2, [pc, #88]	; (80036e0 <xPortStartScheduler+0xd8>)
 8003688:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800368a:	4b15      	ldr	r3, [pc, #84]	; (80036e0 <xPortStartScheduler+0xd8>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003692:	4a13      	ldr	r2, [pc, #76]	; (80036e0 <xPortStartScheduler+0xd8>)
 8003694:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	b2da      	uxtb	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800369e:	4b11      	ldr	r3, [pc, #68]	; (80036e4 <xPortStartScheduler+0xdc>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a10      	ldr	r2, [pc, #64]	; (80036e4 <xPortStartScheduler+0xdc>)
 80036a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036a8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80036aa:	4b0e      	ldr	r3, [pc, #56]	; (80036e4 <xPortStartScheduler+0xdc>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a0d      	ldr	r2, [pc, #52]	; (80036e4 <xPortStartScheduler+0xdc>)
 80036b0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80036b4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80036b6:	f000 f8b9 	bl	800382c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80036ba:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <xPortStartScheduler+0xe0>)
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80036c0:	f7ff ff92 	bl	80035e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80036c4:	f7ff fa9e 	bl	8002c04 <vTaskSwitchContext>
	prvTaskExitError();
 80036c8:	f7ff ff4a 	bl	8003560 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	e000e400 	.word	0xe000e400
 80036dc:	20000440 	.word	0x20000440
 80036e0:	20000444 	.word	0x20000444
 80036e4:	e000ed20 	.word	0xe000ed20
 80036e8:	2000000c 	.word	0x2000000c

080036ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
	__asm volatile
 80036f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036f6:	f383 8811 	msr	BASEPRI, r3
 80036fa:	f3bf 8f6f 	isb	sy
 80036fe:	f3bf 8f4f 	dsb	sy
 8003702:	607b      	str	r3, [r7, #4]
}
 8003704:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003706:	4b0f      	ldr	r3, [pc, #60]	; (8003744 <vPortEnterCritical+0x58>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	3301      	adds	r3, #1
 800370c:	4a0d      	ldr	r2, [pc, #52]	; (8003744 <vPortEnterCritical+0x58>)
 800370e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003710:	4b0c      	ldr	r3, [pc, #48]	; (8003744 <vPortEnterCritical+0x58>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2b01      	cmp	r3, #1
 8003716:	d10f      	bne.n	8003738 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003718:	4b0b      	ldr	r3, [pc, #44]	; (8003748 <vPortEnterCritical+0x5c>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00a      	beq.n	8003738 <vPortEnterCritical+0x4c>
	__asm volatile
 8003722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003726:	f383 8811 	msr	BASEPRI, r3
 800372a:	f3bf 8f6f 	isb	sy
 800372e:	f3bf 8f4f 	dsb	sy
 8003732:	603b      	str	r3, [r7, #0]
}
 8003734:	bf00      	nop
 8003736:	e7fe      	b.n	8003736 <vPortEnterCritical+0x4a>
	}
}
 8003738:	bf00      	nop
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	bc80      	pop	{r7}
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	2000000c 	.word	0x2000000c
 8003748:	e000ed04 	.word	0xe000ed04

0800374c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003752:	4b11      	ldr	r3, [pc, #68]	; (8003798 <vPortExitCritical+0x4c>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10a      	bne.n	8003770 <vPortExitCritical+0x24>
	__asm volatile
 800375a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800375e:	f383 8811 	msr	BASEPRI, r3
 8003762:	f3bf 8f6f 	isb	sy
 8003766:	f3bf 8f4f 	dsb	sy
 800376a:	607b      	str	r3, [r7, #4]
}
 800376c:	bf00      	nop
 800376e:	e7fe      	b.n	800376e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003770:	4b09      	ldr	r3, [pc, #36]	; (8003798 <vPortExitCritical+0x4c>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	3b01      	subs	r3, #1
 8003776:	4a08      	ldr	r2, [pc, #32]	; (8003798 <vPortExitCritical+0x4c>)
 8003778:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800377a:	4b07      	ldr	r3, [pc, #28]	; (8003798 <vPortExitCritical+0x4c>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d105      	bne.n	800378e <vPortExitCritical+0x42>
 8003782:	2300      	movs	r3, #0
 8003784:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800378c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800378e:	bf00      	nop
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	bc80      	pop	{r7}
 8003796:	4770      	bx	lr
 8003798:	2000000c 	.word	0x2000000c
 800379c:	00000000 	.word	0x00000000

080037a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80037a0:	f3ef 8009 	mrs	r0, PSP
 80037a4:	f3bf 8f6f 	isb	sy
 80037a8:	4b0d      	ldr	r3, [pc, #52]	; (80037e0 <pxCurrentTCBConst>)
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80037b0:	6010      	str	r0, [r2, #0]
 80037b2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80037b6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80037ba:	f380 8811 	msr	BASEPRI, r0
 80037be:	f7ff fa21 	bl	8002c04 <vTaskSwitchContext>
 80037c2:	f04f 0000 	mov.w	r0, #0
 80037c6:	f380 8811 	msr	BASEPRI, r0
 80037ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80037ce:	6819      	ldr	r1, [r3, #0]
 80037d0:	6808      	ldr	r0, [r1, #0]
 80037d2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80037d6:	f380 8809 	msr	PSP, r0
 80037da:	f3bf 8f6f 	isb	sy
 80037de:	4770      	bx	lr

080037e0 <pxCurrentTCBConst>:
 80037e0:	20000314 	.word	0x20000314
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80037e4:	bf00      	nop
 80037e6:	bf00      	nop

080037e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
	__asm volatile
 80037ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f2:	f383 8811 	msr	BASEPRI, r3
 80037f6:	f3bf 8f6f 	isb	sy
 80037fa:	f3bf 8f4f 	dsb	sy
 80037fe:	607b      	str	r3, [r7, #4]
}
 8003800:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003802:	f7ff f941 	bl	8002a88 <xTaskIncrementTick>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d003      	beq.n	8003814 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800380c:	4b06      	ldr	r3, [pc, #24]	; (8003828 <SysTick_Handler+0x40>)
 800380e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	2300      	movs	r3, #0
 8003816:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	f383 8811 	msr	BASEPRI, r3
}
 800381e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003820:	bf00      	nop
 8003822:	3708      	adds	r7, #8
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	e000ed04 	.word	0xe000ed04

0800382c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003830:	4b0a      	ldr	r3, [pc, #40]	; (800385c <vPortSetupTimerInterrupt+0x30>)
 8003832:	2200      	movs	r2, #0
 8003834:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003836:	4b0a      	ldr	r3, [pc, #40]	; (8003860 <vPortSetupTimerInterrupt+0x34>)
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800383c:	4b09      	ldr	r3, [pc, #36]	; (8003864 <vPortSetupTimerInterrupt+0x38>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a09      	ldr	r2, [pc, #36]	; (8003868 <vPortSetupTimerInterrupt+0x3c>)
 8003842:	fba2 2303 	umull	r2, r3, r2, r3
 8003846:	099b      	lsrs	r3, r3, #6
 8003848:	4a08      	ldr	r2, [pc, #32]	; (800386c <vPortSetupTimerInterrupt+0x40>)
 800384a:	3b01      	subs	r3, #1
 800384c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800384e:	4b03      	ldr	r3, [pc, #12]	; (800385c <vPortSetupTimerInterrupt+0x30>)
 8003850:	2207      	movs	r2, #7
 8003852:	601a      	str	r2, [r3, #0]
}
 8003854:	bf00      	nop
 8003856:	46bd      	mov	sp, r7
 8003858:	bc80      	pop	{r7}
 800385a:	4770      	bx	lr
 800385c:	e000e010 	.word	0xe000e010
 8003860:	e000e018 	.word	0xe000e018
 8003864:	20000000 	.word	0x20000000
 8003868:	10624dd3 	.word	0x10624dd3
 800386c:	e000e014 	.word	0xe000e014

08003870 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b08a      	sub	sp, #40	; 0x28
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003878:	2300      	movs	r3, #0
 800387a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800387c:	f7ff f85a 	bl	8002934 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003880:	4b58      	ldr	r3, [pc, #352]	; (80039e4 <pvPortMalloc+0x174>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d101      	bne.n	800388c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003888:	f000 f910 	bl	8003aac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800388c:	4b56      	ldr	r3, [pc, #344]	; (80039e8 <pvPortMalloc+0x178>)
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4013      	ands	r3, r2
 8003894:	2b00      	cmp	r3, #0
 8003896:	f040 808e 	bne.w	80039b6 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d01d      	beq.n	80038dc <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80038a0:	2208      	movs	r2, #8
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4413      	add	r3, r2
 80038a6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f003 0307 	and.w	r3, r3, #7
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d014      	beq.n	80038dc <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f023 0307 	bic.w	r3, r3, #7
 80038b8:	3308      	adds	r3, #8
 80038ba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f003 0307 	and.w	r3, r3, #7
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00a      	beq.n	80038dc <pvPortMalloc+0x6c>
	__asm volatile
 80038c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ca:	f383 8811 	msr	BASEPRI, r3
 80038ce:	f3bf 8f6f 	isb	sy
 80038d2:	f3bf 8f4f 	dsb	sy
 80038d6:	617b      	str	r3, [r7, #20]
}
 80038d8:	bf00      	nop
 80038da:	e7fe      	b.n	80038da <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d069      	beq.n	80039b6 <pvPortMalloc+0x146>
 80038e2:	4b42      	ldr	r3, [pc, #264]	; (80039ec <pvPortMalloc+0x17c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d864      	bhi.n	80039b6 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80038ec:	4b40      	ldr	r3, [pc, #256]	; (80039f0 <pvPortMalloc+0x180>)
 80038ee:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80038f0:	4b3f      	ldr	r3, [pc, #252]	; (80039f0 <pvPortMalloc+0x180>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038f6:	e004      	b.n	8003902 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80038f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fa:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80038fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	687a      	ldr	r2, [r7, #4]
 8003908:	429a      	cmp	r2, r3
 800390a:	d903      	bls.n	8003914 <pvPortMalloc+0xa4>
 800390c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1f1      	bne.n	80038f8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003914:	4b33      	ldr	r3, [pc, #204]	; (80039e4 <pvPortMalloc+0x174>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800391a:	429a      	cmp	r2, r3
 800391c:	d04b      	beq.n	80039b6 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800391e:	6a3b      	ldr	r3, [r7, #32]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2208      	movs	r2, #8
 8003924:	4413      	add	r3, r2
 8003926:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	6a3b      	ldr	r3, [r7, #32]
 800392e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003932:	685a      	ldr	r2, [r3, #4]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	1ad2      	subs	r2, r2, r3
 8003938:	2308      	movs	r3, #8
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	429a      	cmp	r2, r3
 800393e:	d91f      	bls.n	8003980 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003940:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4413      	add	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	f003 0307 	and.w	r3, r3, #7
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00a      	beq.n	8003968 <pvPortMalloc+0xf8>
	__asm volatile
 8003952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003956:	f383 8811 	msr	BASEPRI, r3
 800395a:	f3bf 8f6f 	isb	sy
 800395e:	f3bf 8f4f 	dsb	sy
 8003962:	613b      	str	r3, [r7, #16]
}
 8003964:	bf00      	nop
 8003966:	e7fe      	b.n	8003966 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396a:	685a      	ldr	r2, [r3, #4]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	1ad2      	subs	r2, r2, r3
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800397a:	69b8      	ldr	r0, [r7, #24]
 800397c:	f000 f8f8 	bl	8003b70 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003980:	4b1a      	ldr	r3, [pc, #104]	; (80039ec <pvPortMalloc+0x17c>)
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	4a18      	ldr	r2, [pc, #96]	; (80039ec <pvPortMalloc+0x17c>)
 800398c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800398e:	4b17      	ldr	r3, [pc, #92]	; (80039ec <pvPortMalloc+0x17c>)
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	4b18      	ldr	r3, [pc, #96]	; (80039f4 <pvPortMalloc+0x184>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	429a      	cmp	r2, r3
 8003998:	d203      	bcs.n	80039a2 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800399a:	4b14      	ldr	r3, [pc, #80]	; (80039ec <pvPortMalloc+0x17c>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a15      	ldr	r2, [pc, #84]	; (80039f4 <pvPortMalloc+0x184>)
 80039a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80039a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	4b10      	ldr	r3, [pc, #64]	; (80039e8 <pvPortMalloc+0x178>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	431a      	orrs	r2, r3
 80039ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80039b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b2:	2200      	movs	r2, #0
 80039b4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80039b6:	f7fe ffcb 	bl	8002950 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d00a      	beq.n	80039da <pvPortMalloc+0x16a>
	__asm volatile
 80039c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039c8:	f383 8811 	msr	BASEPRI, r3
 80039cc:	f3bf 8f6f 	isb	sy
 80039d0:	f3bf 8f4f 	dsb	sy
 80039d4:	60fb      	str	r3, [r7, #12]
}
 80039d6:	bf00      	nop
 80039d8:	e7fe      	b.n	80039d8 <pvPortMalloc+0x168>
	return pvReturn;
 80039da:	69fb      	ldr	r3, [r7, #28]
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3728      	adds	r7, #40	; 0x28
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	20001050 	.word	0x20001050
 80039e8:	2000105c 	.word	0x2000105c
 80039ec:	20001054 	.word	0x20001054
 80039f0:	20001048 	.word	0x20001048
 80039f4:	20001058 	.word	0x20001058

080039f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b086      	sub	sp, #24
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d048      	beq.n	8003a9c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003a0a:	2308      	movs	r3, #8
 8003a0c:	425b      	negs	r3, r3
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	4413      	add	r3, r2
 8003a12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	685a      	ldr	r2, [r3, #4]
 8003a1c:	4b21      	ldr	r3, [pc, #132]	; (8003aa4 <vPortFree+0xac>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d10a      	bne.n	8003a3c <vPortFree+0x44>
	__asm volatile
 8003a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a2a:	f383 8811 	msr	BASEPRI, r3
 8003a2e:	f3bf 8f6f 	isb	sy
 8003a32:	f3bf 8f4f 	dsb	sy
 8003a36:	60fb      	str	r3, [r7, #12]
}
 8003a38:	bf00      	nop
 8003a3a:	e7fe      	b.n	8003a3a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00a      	beq.n	8003a5a <vPortFree+0x62>
	__asm volatile
 8003a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a48:	f383 8811 	msr	BASEPRI, r3
 8003a4c:	f3bf 8f6f 	isb	sy
 8003a50:	f3bf 8f4f 	dsb	sy
 8003a54:	60bb      	str	r3, [r7, #8]
}
 8003a56:	bf00      	nop
 8003a58:	e7fe      	b.n	8003a58 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	4b11      	ldr	r3, [pc, #68]	; (8003aa4 <vPortFree+0xac>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4013      	ands	r3, r2
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d019      	beq.n	8003a9c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d115      	bne.n	8003a9c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	4b0b      	ldr	r3, [pc, #44]	; (8003aa4 <vPortFree+0xac>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	401a      	ands	r2, r3
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003a80:	f7fe ff58 	bl	8002934 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	685a      	ldr	r2, [r3, #4]
 8003a88:	4b07      	ldr	r3, [pc, #28]	; (8003aa8 <vPortFree+0xb0>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4413      	add	r3, r2
 8003a8e:	4a06      	ldr	r2, [pc, #24]	; (8003aa8 <vPortFree+0xb0>)
 8003a90:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003a92:	6938      	ldr	r0, [r7, #16]
 8003a94:	f000 f86c 	bl	8003b70 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003a98:	f7fe ff5a 	bl	8002950 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003a9c:	bf00      	nop
 8003a9e:	3718      	adds	r7, #24
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	2000105c 	.word	0x2000105c
 8003aa8:	20001054 	.word	0x20001054

08003aac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003ab2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003ab6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003ab8:	4b27      	ldr	r3, [pc, #156]	; (8003b58 <prvHeapInit+0xac>)
 8003aba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f003 0307 	and.w	r3, r3, #7
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00c      	beq.n	8003ae0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	3307      	adds	r3, #7
 8003aca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f023 0307 	bic.w	r3, r3, #7
 8003ad2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	4a1f      	ldr	r2, [pc, #124]	; (8003b58 <prvHeapInit+0xac>)
 8003adc:	4413      	add	r3, r2
 8003ade:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003ae4:	4a1d      	ldr	r2, [pc, #116]	; (8003b5c <prvHeapInit+0xb0>)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003aea:	4b1c      	ldr	r3, [pc, #112]	; (8003b5c <prvHeapInit+0xb0>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	68ba      	ldr	r2, [r7, #8]
 8003af4:	4413      	add	r3, r2
 8003af6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003af8:	2208      	movs	r2, #8
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	1a9b      	subs	r3, r3, r2
 8003afe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f023 0307 	bic.w	r3, r3, #7
 8003b06:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	4a15      	ldr	r2, [pc, #84]	; (8003b60 <prvHeapInit+0xb4>)
 8003b0c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003b0e:	4b14      	ldr	r3, [pc, #80]	; (8003b60 <prvHeapInit+0xb4>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2200      	movs	r2, #0
 8003b14:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003b16:	4b12      	ldr	r3, [pc, #72]	; (8003b60 <prvHeapInit+0xb4>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	68fa      	ldr	r2, [r7, #12]
 8003b26:	1ad2      	subs	r2, r2, r3
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003b2c:	4b0c      	ldr	r3, [pc, #48]	; (8003b60 <prvHeapInit+0xb4>)
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	4a0a      	ldr	r2, [pc, #40]	; (8003b64 <prvHeapInit+0xb8>)
 8003b3a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	4a09      	ldr	r2, [pc, #36]	; (8003b68 <prvHeapInit+0xbc>)
 8003b42:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003b44:	4b09      	ldr	r3, [pc, #36]	; (8003b6c <prvHeapInit+0xc0>)
 8003b46:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003b4a:	601a      	str	r2, [r3, #0]
}
 8003b4c:	bf00      	nop
 8003b4e:	3714      	adds	r7, #20
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bc80      	pop	{r7}
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	20000448 	.word	0x20000448
 8003b5c:	20001048 	.word	0x20001048
 8003b60:	20001050 	.word	0x20001050
 8003b64:	20001058 	.word	0x20001058
 8003b68:	20001054 	.word	0x20001054
 8003b6c:	2000105c 	.word	0x2000105c

08003b70 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003b70:	b480      	push	{r7}
 8003b72:	b085      	sub	sp, #20
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003b78:	4b27      	ldr	r3, [pc, #156]	; (8003c18 <prvInsertBlockIntoFreeList+0xa8>)
 8003b7a:	60fb      	str	r3, [r7, #12]
 8003b7c:	e002      	b.n	8003b84 <prvInsertBlockIntoFreeList+0x14>
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	60fb      	str	r3, [r7, #12]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d8f7      	bhi.n	8003b7e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	4413      	add	r3, r2
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d108      	bne.n	8003bb2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	685a      	ldr	r2, [r3, #4]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	441a      	add	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	68ba      	ldr	r2, [r7, #8]
 8003bbc:	441a      	add	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d118      	bne.n	8003bf8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	4b14      	ldr	r3, [pc, #80]	; (8003c1c <prvInsertBlockIntoFreeList+0xac>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d00d      	beq.n	8003bee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685a      	ldr	r2, [r3, #4]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	441a      	add	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	601a      	str	r2, [r3, #0]
 8003bec:	e008      	b.n	8003c00 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003bee:	4b0b      	ldr	r3, [pc, #44]	; (8003c1c <prvInsertBlockIntoFreeList+0xac>)
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	601a      	str	r2, [r3, #0]
 8003bf6:	e003      	b.n	8003c00 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d002      	beq.n	8003c0e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c0e:	bf00      	nop
 8003c10:	3714      	adds	r7, #20
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bc80      	pop	{r7}
 8003c16:	4770      	bx	lr
 8003c18:	20001048 	.word	0x20001048
 8003c1c:	20001050 	.word	0x20001050

08003c20 <__libc_init_array>:
 8003c20:	b570      	push	{r4, r5, r6, lr}
 8003c22:	2600      	movs	r6, #0
 8003c24:	4d0c      	ldr	r5, [pc, #48]	; (8003c58 <__libc_init_array+0x38>)
 8003c26:	4c0d      	ldr	r4, [pc, #52]	; (8003c5c <__libc_init_array+0x3c>)
 8003c28:	1b64      	subs	r4, r4, r5
 8003c2a:	10a4      	asrs	r4, r4, #2
 8003c2c:	42a6      	cmp	r6, r4
 8003c2e:	d109      	bne.n	8003c44 <__libc_init_array+0x24>
 8003c30:	f000 f830 	bl	8003c94 <_init>
 8003c34:	2600      	movs	r6, #0
 8003c36:	4d0a      	ldr	r5, [pc, #40]	; (8003c60 <__libc_init_array+0x40>)
 8003c38:	4c0a      	ldr	r4, [pc, #40]	; (8003c64 <__libc_init_array+0x44>)
 8003c3a:	1b64      	subs	r4, r4, r5
 8003c3c:	10a4      	asrs	r4, r4, #2
 8003c3e:	42a6      	cmp	r6, r4
 8003c40:	d105      	bne.n	8003c4e <__libc_init_array+0x2e>
 8003c42:	bd70      	pop	{r4, r5, r6, pc}
 8003c44:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c48:	4798      	blx	r3
 8003c4a:	3601      	adds	r6, #1
 8003c4c:	e7ee      	b.n	8003c2c <__libc_init_array+0xc>
 8003c4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c52:	4798      	blx	r3
 8003c54:	3601      	adds	r6, #1
 8003c56:	e7f2      	b.n	8003c3e <__libc_init_array+0x1e>
 8003c58:	08003cf4 	.word	0x08003cf4
 8003c5c:	08003cf4 	.word	0x08003cf4
 8003c60:	08003cf4 	.word	0x08003cf4
 8003c64:	08003cf8 	.word	0x08003cf8

08003c68 <memcpy>:
 8003c68:	440a      	add	r2, r1
 8003c6a:	4291      	cmp	r1, r2
 8003c6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c70:	d100      	bne.n	8003c74 <memcpy+0xc>
 8003c72:	4770      	bx	lr
 8003c74:	b510      	push	{r4, lr}
 8003c76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c7a:	4291      	cmp	r1, r2
 8003c7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c80:	d1f9      	bne.n	8003c76 <memcpy+0xe>
 8003c82:	bd10      	pop	{r4, pc}

08003c84 <memset>:
 8003c84:	4603      	mov	r3, r0
 8003c86:	4402      	add	r2, r0
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d100      	bne.n	8003c8e <memset+0xa>
 8003c8c:	4770      	bx	lr
 8003c8e:	f803 1b01 	strb.w	r1, [r3], #1
 8003c92:	e7f9      	b.n	8003c88 <memset+0x4>

08003c94 <_init>:
 8003c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c96:	bf00      	nop
 8003c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c9a:	bc08      	pop	{r3}
 8003c9c:	469e      	mov	lr, r3
 8003c9e:	4770      	bx	lr

08003ca0 <_fini>:
 8003ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca2:	bf00      	nop
 8003ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ca6:	bc08      	pop	{r3}
 8003ca8:	469e      	mov	lr, r3
 8003caa:	4770      	bx	lr
