module tb_demux_1x2;

  reg a, s;
  wire y0, y1;

  demux_1x2_dataflow uut (
    .a(a),
    .s(s),
    .y0(y0),
    .y1(y1)
  );

  initial begin
    $dumpfile("demux_1x2.vcd");
    $dumpvars(0, tb_demux_1x2);

    $display(" s  a  | y0 y1 ");
    $monitor(" %b  %b  |  %b  %b", s, a, y0, y1);

    s = 0; a = 1; #10;
    s = 0; a = 0; #10;

    s = 1; a = 1; #10;
    s = 1; a = 0; #10;

    $finish;
  end

endmodule
