<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] Cortex-A8 problems
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-August/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Cortex-A8%20problems&In-Reply-To=%3C4A9BEDEB.6020404%40mlu.mine.nu%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="010255.html">
   <LINK REL="Next"  HREF="010258.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] Cortex-A8 problems</H1>
    <B>Magnus Lundin</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Cortex-A8%20problems&In-Reply-To=%3C4A9BEDEB.6020404%40mlu.mine.nu%3E"
       TITLE="[Openocd-development] Cortex-A8 problems">lundin at mlu.mine.nu
       </A><BR>
    <I>Mon Aug 31 17:36:11 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="010255.html">[Openocd-development] Cortex-A8 problems
</A></li>
        <LI>Next message: <A HREF="010258.html">[Openocd-development] Debugging from NAND Flash
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10256">[ date ]</a>
              <a href="thread.html#10256">[ thread ]</a>
              <a href="subject.html#10256">[ subject ]</a>
              <a href="author.html#10256">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Beautiful work.

Harald Welte wrote:
&gt;<i> Hi All!
</I>&gt;<i>
</I>&gt;<i> Throughout the last week or so, I've been trying to get OpenOCD to work
</I>&gt;<i> on a new (not public yet) Cortex-A8 based SoC.  Right now I feel a bit
</I>&gt;<i> stuck, despite having read the CoreSight docs from ARM as well as the
</I>&gt;<i> Cortex-A8 reference manual chapter 12...
</I>&gt;<i>
</I>&gt;<i> The first thing I obviously did was to redefine OMAP3530_DEBUG_BASE
</I>&gt;<i>
</I>&gt;<i> On the SoC that I'm working on, the base address (on the APB) for the
</I>&gt;<i> Cortex-A8 is 0x80005000.
</I>&gt;<i>
</I>&gt;<i> The ROMTABLE starts at 0x80000000 and the entries are also valid, I can decode
</I>&gt;<i> them properly using 'dap info'.  DAPSEL 0 is the AHB, where DAPSEL1 is the APB,
</I>&gt;<i> like on the OMAP.
</I>&gt;<i>
</I>&gt;<i> The only thing special about the Coresight implementation on this SoC is that
</I>&gt;<i> the 0x80000000 / 0x00000000 base address is only valid on the APB.  The same
</I>&gt;<i> addresses are mapped to 0xE0D00000 on the AHB.
</I>&gt;<i>
</I>&gt;<i> However, OpenOCD does not even get to the point of creating the telnet
</I>&gt;<i> socket for the command interface.
</I>&gt;<i>
</I>&gt;<i> In order to get the code to do anything at all, I had to manually insert a 
</I>&gt;<i>
</I>&gt;<i> 	dap_ap_select(swjdp, 1);
</I>&gt;<i> before the two lines
</I>&gt;<i>         dap_ap_read_reg_u32(swjdp, 0xFC, &amp;idreg);
</I>&gt;<i>         dap_ap_read_reg_u32(swjdp, 0xF8, &amp;romaddr);
</I>&gt;<i> in ahbap_debugport_init()
</I>&gt;<i>
</I>&gt;<i>   
</I>What happens when you do  &quot;dap info 0&quot; from the telnet interface ?
&gt;<i> After that change was made, I can successfully get OpenOCD started, telnet in
</I>&gt;<i> and then use comands like dap info, dap apsel, etc.
</I>&gt;<i>
</I>&gt;<i> However, the Cortex-A8 part is still not working.  cortex_a8_examine() works
</I>&gt;<i> great, i.e. it reads the CPUID, CTYPR, TTYPR and DIDR and they all provide
</I>&gt;<i> reasonable results.
</I>&gt;<i>
</I>&gt;<i> However, as soon as the code enters cortex_a8_poll() and calls
</I>&gt;<i>
</I>&gt;<i>        retval = mem_ap_read_atomic_u32(swjdp,
</I>&gt;<i>                         OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
</I>&gt;<i>
</I>&gt;<i> the implicit swjdp_transaction_endcheck(). Specifically,
</I>&gt;<i> SSTICKYORUN is set during the first DP_CTRL_STAT read.
</I>&gt;<i>
</I>&gt;<i> The LOG_DEBUG(&quot;swjdp: status 0x%&quot; PRIx32 &quot;&quot;, ctrlstat); tells me that the clear
</I>&gt;<i> of the STICKY bit was successful.  However, during the next cortex_a8_poll()
</I>&gt;<i> timer, the same error happens again and again.
</I>&gt;<i>
</I>&gt;<i> However, I can already access system memory using &quot;mdr&quot; from the telnet
</I>&gt;<i> interface. Just anything regarding the A8 does not work.
</I>&gt;<i>
</I>&gt;<i> By manually peeking around in the AHB address space, I can also read the
</I>&gt;<i> coresight memory range (on 0xE0D00000), including some of the A8 registers,
</I>&gt;<i> including the 0xE0D05000 CPUDBG_DIDR or 0xE0D05D00 CPUDBG_CPUID register.
</I>&gt;<i> However, if I try to read some other registers such as CPUDBG_DRCR or
</I>&gt;<i> CPUDBG_WFAR, I will again run into transaction problems.  I'm not sure if
</I>&gt;<i> this is now expected, since I'm now using the AHB to access those registers.
</I>&gt;<i>
</I>&gt;<i> Does anyone have a clue how to further debug this problem?  By now I
</I>&gt;<i> unvoluntarily know way more about coresight than I ever wanted to know, so I'm
</I>&gt;<i> quite happy to receive high-level ideas which I can then try and/or implement.
</I>&gt;<i>
</I>&gt;<i> And yes, if I get this fixed I'll obviously contribute the code as well as
</I>&gt;<i> the .tcl files.
</I>&gt;<i>
</I>&gt;<i> Thanks in advance,
</I>&gt;<i>   
</I>So you can read some of the registers,  can you read CPUDBG_DSCR ? and 
its value is?

Your problems are probably related to the DBGEN signal, this is an input 
to the Cortex_A8 core and controls debug access. There is some 
documentation of this in the Cortex_A8 TRM, but no way to controling it 
from the debug registers defined by ARM.

On the Omap3530 this signal can be set by bit 13 in address 0x5401d030 . 
This can be found in section 25.6.4 of the OMAP353x TRM but they call 
the signal DBGEM which is probably a mistake.
So in the OMAP initialisation script we have the line

     # set DBGEN signal
     mww 0x5401d030 0x00002000

Hope this can give some help.

Best regards
Magnus



</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="010255.html">[Openocd-development] Cortex-A8 problems
</A></li>
	<LI>Next message: <A HREF="010258.html">[Openocd-development] Debugging from NAND Flash
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10256">[ date ]</a>
              <a href="thread.html#10256">[ thread ]</a>
              <a href="subject.html#10256">[ subject ]</a>
              <a href="author.html#10256">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
