#--------------------------|-------------
# Design is pgcbcg
#--------------------------|-------------
#   Number of flops                |      129
#   Number of latches              |      0
#--------------------------|-------------


#---------------------------------------
#   Clock            Number of flops/latches
#---------------------------------------


# All latches are on some clocks
# Total number of Flops not on the clock lines are: 129
# Flops not on the clock lines are:
# ------------------------------------------------
set flops_on_comb_logic {
  iosf_cdc_ism_fabric_f_reg_4
  iosf_cdc_ism_fabric_f_reg_3
  iosf_cdc_ism_fabric_f_reg_2
  iosf_cdc_ism_fabric_f_reg_1
  iosf_cdc_ism_fabric_f_reg_0
  i_pgcb_ctech_doublesync_async_wake_b_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  LOOP_PGCB_SYNC_1_i_pgcb_ctech_doublesync_idle_event_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  LOOP_PGCB_SYNC_0_i_pgcb_ctech_doublesync_idle_event_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  i_pgcb_ctech_doublesync_pmcpgwake_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  i_pgcb_ctech_doublesync_pwrgate_disabled_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  i_pcgu_aww_pgcbidle/sync_wake_detect_b_reg
  i_pcgu_aww_pgcbidle/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  i_pcgu_aww_pgcbidle/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  i_pcgu_aww_pgcbidle/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  i_pcgu_aww_pgdis_wake/sync_wake_detect_b_reg
  i_pcgu_aww_pgdis_wake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  i_pcgu_aww_pgdis_wake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  i_pcgu_aww_pgdis_wake/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NCLKREQ_LOOP_3_i_pcgu_aww_nclkreq/sync_wake_detect_b_reg
  NCLKREQ_LOOP_3_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NCLKREQ_LOOP_3_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NCLKREQ_LOOP_3_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NCLKREQ_LOOP_2_i_pcgu_aww_nclkreq/sync_wake_detect_b_reg
  NCLKREQ_LOOP_2_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NCLKREQ_LOOP_2_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NCLKREQ_LOOP_2_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NCLKREQ_LOOP_1_i_pcgu_aww_nclkreq/sync_wake_detect_b_reg
  NCLKREQ_LOOP_1_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NCLKREQ_LOOP_1_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NCLKREQ_LOOP_1_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NCLKREQ_LOOP_0_i_pcgu_aww_nclkreq/sync_wake_detect_b_reg
  NCLKREQ_LOOP_0_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NCLKREQ_LOOP_0_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NCLKREQ_LOOP_0_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_4_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg
  ICLKREQ_LOOP_4_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_4_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_4_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_3_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg
  ICLKREQ_LOOP_3_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_3_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_3_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_2_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg
  ICLKREQ_LOOP_2_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_2_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_2_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_1_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg
  ICLKREQ_LOOP_1_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_1_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_1_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_0_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg
  ICLKREQ_LOOP_0_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_0_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  ICLKREQ_LOOP_0_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_4_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg
  NGCLK_REQ_LOOP_4_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_4_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_4_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_3_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg
  NGCLK_REQ_LOOP_3_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_3_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_3_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_2_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg
  NGCLK_REQ_LOOP_2_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_2_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_2_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_1_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg
  NGCLK_REQ_LOOP_1_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_1_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_1_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_0_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg
  NGCLK_REQ_LOOP_0_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_0_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  NGCLK_REQ_LOOP_0_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_4_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg
  IGCLK_REQ_LOOP_4_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_4_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_4_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_3_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg
  IGCLK_REQ_LOOP_3_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_3_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_3_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_2_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg
  IGCLK_REQ_LOOP_2_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_2_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_2_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_1_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg
  IGCLK_REQ_LOOP_1_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_1_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_1_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_0_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg
  IGCLK_REQ_LOOP_0_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_0_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  IGCLK_REQ_LOOP_0_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_4_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg
  FABRIC_WAKE_LOOP_4_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_4_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_4_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_3_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg
  FABRIC_WAKE_LOOP_3_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_3_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_3_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_2_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg
  FABRIC_WAKE_LOOP_2_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_2_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_2_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_1_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg
  FABRIC_WAKE_LOOP_1_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_1_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_1_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_0_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg
  FABRIC_WAKE_LOOP_0_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_0_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  FABRIC_WAKE_LOOP_0_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  i_pcgu/sync_clkvld_reg
  i_pcgu/acc_wake_flop_reg
  i_pcgu/mask_acc_wake_reg
  i_pcgu/tmr_reg_2
  i_pcgu/tmr_reg_1
  i_pcgu/tmr_reg_0
  i_pcgu/clkreqseqsm_ps_reg_2
  i_pcgu/clkreqseqsm_ps_reg_0
  i_pcgu/tmr_reg_3
  i_pcgu/mask_pmc_wake_reg
  i_pcgu/clkreqseqsm_ps_reg_1
  i_pcgu/clkreq_sustain_reg
  i_pcgu/i_pgcb_ctech_doublesync_pmc_wake_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  i_pcgu/i_pgcb_ctech_doublesync_acc_wake_ctech_lib_doublesync_rst1_ctech_lib_dcszo
  i_pcgu/i_pgcb_ctech_doublesync_clkack_ctech_lib_doublesync_rst1_ctech_lib_dcszo
}


