Rajeev Alur , Thomas A. Henzinger, Real-time logics: complexity and expressiveness, Information and Computation, v.104 n.1, p.35-77, May 1993[doi>10.1006/inco.1993.1025]
Rajeev Alur , Thomas A. Henzinger, A really temporal logic, Journal of the ACM (JACM), v.41 n.1, p.181-203, Jan. 1994[doi>10.1145/174644.174651]
Rajeev Alur , Tomás Feder , Thomas A. Henzinger, The benefits of relaxing punctuality, Journal of the ACM (JACM), v.43 n.1, p.116-146, Jan. 1996[doi>10.1145/227595.227602]
Doron Bustan , John Havlicek, Some complexity results for systemverilog assertions, Proceedings of the 18th international conference on Computer Aided Verification, August 17-20, 2006, Seattle, WA[doi>10.1007/11817963_21]
Pallab Dasgupta, A Roadmap for Formal Property Verification, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
Tathagato Rai Dastidar , P. P. Chakrabarti, A verification system for transient response of analog circuits, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-39, August 2007[doi>10.1145/1255456.1255468]
Maria Garcia de la Banda , Peter J. Stuckey , Jeremy Wazny, Finding all minimal unsatisfiable subsets, Proceedings of the 5th ACM SIGPLAN international conference on Principles and practice of declaritive programming, p.32-43, August 27-29, 2003, Uppsala, Sweden[doi>10.1145/888251.888256]
Georgios E. Fainekos , George J. Pappas, Robustness of temporal logic specifications for continuous-time signals, Theoretical Computer Science, v.410 n.42, p.4262-4291, September, 2009[doi>10.1016/j.tcs.2009.06.021]
Jinfeng Huang , Jeroen Voeten , Marc Geilen, Real-time Property Preservation in Approximations of Timed Systems, Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, p.163, June 24-26, 2003
IEEE Std 1800-2009. 2010. IEEE standard for system verilog: Unified hardware design, specification and verification language. http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber;=5354441&url;=http&percnt;&url;=http&percnt;&percnt;3A&percnt;2Fieeexplore.ieee.org&percnt;2Fxpls&percnt;2Fabs_all.jsp&percnt;3Farnumber&percnt;3D5354441.
IEEE Std 1850-2010. 2010. IEEE standard for property Specification language (PSL). http://standards.ieee.org/findstds/standard/1850-2010.html.
Jesser, A., Lämmermann, S., Pacholik, A., Weiss, R., Ruf, J., Fengler, W., Hedrich, L., Kropf, T., and Rosenstiel, W.2007. Analog simulation meets digital verification - A formal assertion approach for mixed-signal verification. InProceedings of the 14th Workshop on Synthesis and System Integration of Mixed Information Technologies. 507--514.
Li, G. and Tang, Z.2003. Translating a continuous-time temporal logic into timed automata. InProceedings of the Asian Symposium on Programming Languages and Systems. 322--338.
Maler, O. and Nickovic, D.2004. Monitoring temporal properties of continuous signals. InProceedings of the International Conference on Formal Modelling and Analysis of Timed Systems (FORMATS).Lecture Notes in Computer Science, vol. 3253. Springer, 152--166.
Oded Maler , Dejan Nickovic , Amir Pnueli, Real time temporal logic: past, present, future, Proceedings of the Third international conference on Formal Modeling and Analysis of Timed Systems, September 26-28, 2005, Uppsala, Sweden[doi>10.1007/11603009_2]
Oded Maler , Dejan Nickovic , Amir Pnueli, Checking temporal properties of discrete, timed and continuous behaviors, Pillars of computer science: essays dedicated to Boris (Boaz) Trakhtenbrot on the occasion of his 85th birthday, Springer-Verlag, Berlin, Heidelberg, 2008
Nicolas Markey , Jean-François Raskin, Model checking restricted sets of timed paths, Theoretical Computer Science, v.358 n.2, p.273-292, 7 August 2006[doi>10.1016/j.tcs.2006.01.019]
Mukherjee, S. and Dasgupta, P.2011. AMS-LTL properties: Samples from industrial test cases. http://www.facweb.iithgp.ernet.in/~pallab/PMU.pdf.
Subhankar Mukhopadhyay , Pallab Dasgupta , Siddhartha Mukhopadhyay, Auxiliary Specifications for Context-Sensitive Monitoring of AMS Assertions, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.10, p.1446-1457, October 2011[doi>10.1109/TCAD.2011.2155065]
Rajdeep Mukhopadhyay , S. K. Panda , Pallab Dasgupta , John Gough, Instrumenting AMS assertion verification on commercial platforms, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.2, p.1-47, March 2009[doi>10.1145/1497561.1497564]
Nickovic, D.2008. Checking timed and hybrid properties: Theory and applications. Ph.D. thesis, University Joseph Fourier Grenoble 1.
Dejan Nickovic , Oded Maler, AMT: a property-based monitoring tool for analog systems, Proceedings of the 5th international conference on Formal modeling and analysis of timed systems, p.304-319, October 03-05, 2007, Salzburg, Austria
Amir Pnueli, The temporal logic of programs, Proceedings of the 18th Annual Symposium on Foundations of Computer Science, p.46-57, September 30-October 31, 1977[doi>10.1109/SFCS.1977.32]
Sebastian Steinhorst , Lars Hedrich, Model checking of analog systems using an analog specification language, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403453]
Sundararajan, D.2003.Digital Signal Processing: Theory and Practice. World Scientific.
Verilog-AMS. 2010. Verilog-AMS language reference manual. www.eda.org/verilog-ams/.
B. P. Weems, Operations on sets of intervals - an exercise for data structures or algorithms, ACM SIGCSE Bulletin, v.21 n.1, p.174-176, Feb. 1989[doi>10.1145/65294.71210]
Jun Yan , Jian Zhang , Zhongxing Xu, Finding relations among linear constraints, Proceedings of the 8th international conference on Artificial Intelligence and Symbolic Computation, September 20-22, 2006, Beijing, China[doi>10.1007/11856290_20]
