// Seed: 69343031
module module_0 (
    output wire id_0,
    input wire id_1,
    input supply0 id_2,
    input wand id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input supply0 id_8,
    output supply0 id_9,
    input tri id_10
);
  wire id_12;
  ;
  wire id_13;
  assign id_12 = id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd60,
    parameter id_2 = 32'd17
) (
    input wire _id_0,
    input tri1 id_1,
    output tri1 _id_2,
    output wor id_3,
    output supply1 id_4
);
  logic [7:0] id_6;
  logic [id_2 : id_2] id_7;
  ;
  assign id_6 = id_7;
  assign id_6[-1 : id_0] = -1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1,
      id_1,
      id_3,
      id_1,
      id_4,
      id_1
  );
  assign modCall_1.id_4 = 0;
  genvar id_8;
  logic id_9;
endmodule
