Analysis & Synthesis report for student
Thu Dec 28 17:14:38 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram
 16. Source assignments for parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 17. Parameter Settings for User Entity Instance: system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: reset_generator:rst_gen_inst
 19. Parameter Settings for User Entity Instance: student_block:student_block_inst
 20. Parameter Settings for User Entity Instance: student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component
 21. Parameter Settings for User Entity Instance: parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component
 22. altpll Parameter Settings by Entity Instance
 23. scfifo Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "parameter_ctrl:parameter_ctrl_inst|source:source_inst"
 25. Port Connectivity Checks: "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1"
 26. Port Connectivity Checks: "student_block:student_block_inst"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 28 17:14:38 2017      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; student                                    ;
; Top-level Entity Name              ; student_top                                ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 946                                        ;
;     Total combinational functions  ; 827                                        ;
;     Dedicated logic registers      ; 527                                        ;
; Total registers                    ; 527                                        ;
; Total pins                         ; 25                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 15,360                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C10E144C8       ;                    ;
; Top-level entity name                                                      ; student_top        ; student            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; ../MGF/FIFO/fifo_1kx16.v         ; yes             ; User Wizard-Generated File   ; C:/Users/metel/QuartusProjects/v.1.0/MGF/FIFO/fifo_1kx16.v              ;         ;
; ../HDL/student_top.v             ; yes             ; User Verilog HDL File        ; C:/Users/metel/QuartusProjects/v.1.0/HDL/student_top.v                  ;         ;
; ../HDL/parameter_ctrl.v          ; yes             ; User Verilog HDL File        ; C:/Users/metel/QuartusProjects/v.1.0/HDL/parameter_ctrl.v               ;         ;
; ../HDL/system_clock.v            ; yes             ; User Verilog HDL File        ; C:/Users/metel/QuartusProjects/v.1.0/HDL/system_clock.v                 ;         ;
; ../HDL/reset_generator.v         ; yes             ; User Verilog HDL File        ; C:/Users/metel/QuartusProjects/v.1.0/HDL/reset_generator.v              ;         ;
; ../HDL/adc_controller.v          ; yes             ; User Verilog HDL File        ; C:/Users/metel/QuartusProjects/v.1.0/HDL/adc_controller.v               ;         ;
; ../HDL/student_block.v           ; yes             ; User Verilog HDL File        ; C:/Users/metel/QuartusProjects/v.1.0/HDL/student_block.v                ;         ;
; ../HDL/dac_controller.v          ; yes             ; User Verilog HDL File        ; C:/Users/metel/QuartusProjects/v.1.0/HDL/dac_controller.v               ;         ;
; ../MGF/PLL/pll_40_mhz.v          ; yes             ; User Wizard-Generated File   ; C:/Users/metel/QuartusProjects/v.1.0/MGF/PLL/pll_40_mhz.v               ;         ;
; ../MGF/ALTCLKCTRL/global_buf.v   ; yes             ; User Wizard-Generated File   ; C:/Users/metel/QuartusProjects/v.1.0/MGF/ALTCLKCTRL/global_buf.v        ;         ;
; ../MGF/SOURCE/source.v           ; yes             ; User Wizard-Generated File   ; C:/Users/metel/QuartusProjects/v.1.0/MGF/SOURCE/source.v                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf               ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc        ;         ;
; db/pll_40_mhz_altpll.v           ; yes             ; Auto-Generated Megafunction  ; C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/db/pll_40_mhz_altpll.v      ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf               ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc            ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc             ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc             ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc             ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc             ;         ;
; db/scfifo_t171.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/db/scfifo_t171.tdf          ;         ;
; db/a_dpfifo_gp61.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/db/a_dpfifo_gp61.tdf        ;         ;
; db/altsyncram_52g1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/db/altsyncram_52g1.tdf      ;         ;
; db/cmpr_ls8.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/db/cmpr_ls8.tdf             ;         ;
; db/cntr_p8b.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/db/cntr_p8b.tdf             ;         ;
; db/cntr_da7.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/db/cntr_da7.tdf             ;         ;
; db/cntr_1ab.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/db/cntr_1ab.tdf             ;         ;
; altsource_probe.v                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsource_probe.v        ;         ;
; altsource_probe_body.vhd         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsource_probe_body.vhd ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd           ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd              ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd         ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 946                                                                                                                                            ;
;                                             ;                                                                                                                                                ;
; Total combinational functions               ; 827                                                                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                ;
;     -- 4 input functions                    ; 289                                                                                                                                            ;
;     -- 3 input functions                    ; 199                                                                                                                                            ;
;     -- <=2 input functions                  ; 339                                                                                                                                            ;
;                                             ;                                                                                                                                                ;
; Logic elements by mode                      ;                                                                                                                                                ;
;     -- normal mode                          ; 642                                                                                                                                            ;
;     -- arithmetic mode                      ; 185                                                                                                                                            ;
;                                             ;                                                                                                                                                ;
; Total registers                             ; 527                                                                                                                                            ;
;     -- Dedicated logic registers            ; 527                                                                                                                                            ;
;     -- I/O registers                        ; 0                                                                                                                                              ;
;                                             ;                                                                                                                                                ;
; I/O pins                                    ; 25                                                                                                                                             ;
; Total memory bits                           ; 15360                                                                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                              ;
; Total PLLs                                  ; 1                                                                                                                                              ;
;     -- PLLs                                 ; 1                                                                                                                                              ;
;                                             ;                                                                                                                                                ;
; Maximum fan-out node                        ; system_clock:sys_clk_inst|global_buf:global_buf_clk_108_mhz|global_buf_altclkctrl_uhi:global_buf_altclkctrl_uhi_component|wire_clkctrl1_outclk ;
; Maximum fan-out                             ; 397                                                                                                                                            ;
; Total fan-out                               ; 4420                                                                                                                                           ;
; Average fan-out                             ; 3.09                                                                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |student_top                                                              ; 827 (1)           ; 527 (0)      ; 15360       ; 0            ; 0       ; 0         ; 25   ; 0            ; |student_top                                                                                                                                                                                                                                                      ; work         ;
;    |adc_controller:adc_ctrl_inst|                                         ; 46 (46)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|adc_controller:adc_ctrl_inst                                                                                                                                                                                                                         ; work         ;
;    |dac_controller:dac_ctrl_inst|                                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|dac_controller:dac_ctrl_inst                                                                                                                                                                                                                         ; work         ;
;    |parameter_ctrl:parameter_ctrl_inst|                                   ; 73 (0)            ; 108 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|parameter_ctrl:parameter_ctrl_inst                                                                                                                                                                                                                   ; work         ;
;       |source:source_inst|                                                ; 73 (0)            ; 108 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst                                                                                                                                                                                                ; work         ;
;          |altsource_probe:altsource_probe_component|                      ; 73 (0)            ; 108 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component                                                                                                                                                      ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|              ; 73 (4)            ; 108 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                       ; work         ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst| ; 69 (56)           ; 108 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                              ; work         ;
;                   |sld_rom_sr:\no_instance_id_gen:rom_info_inst|          ; 13 (13)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst ; work         ;
;    |reset_generator:rst_gen_inst|                                         ; 17 (17)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|reset_generator:rst_gen_inst                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                     ; 114 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|sld_hub:auto_hub                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                      ; 113 (77)          ; 78 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                        ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                              ; work         ;
;    |student_block:student_block_inst|                                     ; 576 (499)         ; 270 (223)    ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|student_block:student_block_inst                                                                                                                                                                                                                     ; work         ;
;       |fifo_1kx16:fifo_1kx16_inst1|                                       ; 77 (0)            ; 47 (0)       ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1                                                                                                                                                                                         ; work         ;
;          |scfifo:scfifo_component|                                        ; 77 (0)            ; 47 (0)       ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component                                                                                                                                                                 ; work         ;
;             |scfifo_t171:auto_generated|                                  ; 77 (0)            ; 47 (0)       ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated                                                                                                                                      ; work         ;
;                |a_dpfifo_gp61:dpfifo|                                     ; 77 (45)           ; 47 (18)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo                                                                                                                 ; work         ;
;                   |altsyncram_52g1:FIFOram|                               ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram                                                                                         ; work         ;
;                   |cntr_1ab:wr_ptr|                                       ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr                                                                                                 ; work         ;
;                   |cntr_da7:usedw_counter|                                ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter                                                                                          ; work         ;
;                   |cntr_p8b:rd_ptr_msb|                                   ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb                                                                                             ; work         ;
;    |system_clock:sys_clk_inst|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|system_clock:sys_clk_inst                                                                                                                                                                                                                            ; work         ;
;       |global_buf:global_buf_clk_108_mhz|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|system_clock:sys_clk_inst|global_buf:global_buf_clk_108_mhz                                                                                                                                                                                          ; work         ;
;          |global_buf_altclkctrl_uhi:global_buf_altclkctrl_uhi_component|  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|system_clock:sys_clk_inst|global_buf:global_buf_clk_108_mhz|global_buf_altclkctrl_uhi:global_buf_altclkctrl_uhi_component                                                                                                                            ; work         ;
;       |global_buf:global_buf_clk_13_mhz|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|system_clock:sys_clk_inst|global_buf:global_buf_clk_13_mhz                                                                                                                                                                                           ; work         ;
;          |global_buf_altclkctrl_uhi:global_buf_altclkctrl_uhi_component|  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|system_clock:sys_clk_inst|global_buf:global_buf_clk_13_mhz|global_buf_altclkctrl_uhi:global_buf_altclkctrl_uhi_component                                                                                                                             ; work         ;
;       |pll_40_mhz:pll_40_mhz_inst|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst                                                                                                                                                                                                 ; work         ;
;          |altpll:altpll_component|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component                                                                                                                                                                         ; work         ;
;             |pll_40_mhz_altpll:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |student_top|system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated                                                                                                                                        ; work         ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                        ;
+--------+------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                                                           ; IP Include File                                                  ;
+--------+------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------+------------------------------------------------------------------+
; Altera ; In-System Sources and Probes ; 13.1    ; N/A          ; N/A          ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst        ; C:/Users/metel/QuartusProjects/v.1.0/MGF/SOURCE/source.v         ;
; Altera ; FIFO                         ; 13.1    ; N/A          ; N/A          ; |student_top|student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1 ; C:/Users/metel/QuartusProjects/v.1.0/MGF/FIFO/fifo_1kx16.v       ;
; Altera ; ALTCLKCTRL                   ; 9.1     ; N/A          ; N/A          ; |student_top|system_clock:sys_clk_inst|global_buf:global_buf_clk_13_mhz   ; C:/Users/metel/QuartusProjects/v.1.0/MGF/ALTCLKCTRL/global_buf.v ;
; Altera ; ALTCLKCTRL                   ; 9.1     ; N/A          ; N/A          ; |student_top|system_clock:sys_clk_inst|global_buf:global_buf_clk_108_mhz  ; C:/Users/metel/QuartusProjects/v.1.0/MGF/ALTCLKCTRL/global_buf.v ;
; Altera ; ALTPLL                       ; 13.1    ; N/A          ; N/A          ; |student_top|system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst         ; C:/Users/metel/QuartusProjects/v.1.0/MGF/PLL/pll_40_mhz.v        ;
+--------+------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+------------------------------------------------------+------------------------------------------------------------+
; Register name                                        ; Reason for Removal                                         ;
+------------------------------------------------------+------------------------------------------------------------+
; student_block:student_block_inst|startPose[0,5..9]   ; Stuck at GND due to stuck port data_in                     ;
; student_block:student_block_inst|endPose[2,3,5..7,9] ; Stuck at GND due to stuck port data_in                     ;
; student_block:student_block_inst|curPose[0]          ; Stuck at GND due to stuck port data_in                     ;
; student_block:student_block_inst|outdataReg[0,1]     ; Merged with student_block:student_block_inst|outdataReg[5] ;
; student_block:student_block_inst|outdataReg[2]       ; Merged with student_block:student_block_inst|outdataReg[4] ;
; adc_controller:adc_ctrl_inst|comp_sync_mstb[2]       ; Merged with adc_controller:adc_ctrl_inst|pulse[0]          ;
; student_block:student_block_inst|curPose[2]          ; Merged with student_block:student_block_inst|curPose[1]    ;
; student_block:student_block_inst|endPose[1,4,8]      ; Merged with student_block:student_block_inst|endPose[0]    ;
; student_block:student_block_inst|startPose[2..4]     ; Merged with student_block:student_block_inst|startPose[1]  ;
; student_block:student_block_inst|fifo_enable[0]      ; Stuck at VCC due to stuck port data_in                     ;
; Total Number of Removed Registers = 25               ;                                                            ;
+------------------------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                             ;
+-----------------------------------------------+---------------------------+---------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register      ;
+-----------------------------------------------+---------------------------+---------------------------------------------+
; student_block:student_block_inst|startPose[0] ; Stuck at GND              ; student_block:student_block_inst|curPose[0] ;
;                                               ; due to stuck port data_in ;                                             ;
+-----------------------------------------------+---------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 527   ;
; Number of registers using Synchronous Clear  ; 73    ;
; Number of registers using Synchronous Load   ; 55    ;
; Number of registers using Asynchronous Clear ; 52    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 340   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; adc_controller:adc_ctrl_inst|local_reset                                     ; 3       ;
; reset_generator:rst_gen_inst|hw_reset_ff                                     ; 1       ;
; reset_generator:rst_gen_inst|timer_cnt[7]                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 6                                       ;         ;
+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]                                                 ;
; 3:1                ; 121 bits  ; 242 LEs       ; 121 LEs              ; 121 LEs                ; Yes        ; |student_top|student_block:student_block_inst|window[20][15]                                                                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |student_top|reset_generator:rst_gen_inst|timer_cnt[4]                                                                                                                                                                                                                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[12]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |student_top|student_block:student_block_inst|cnt_v[2]                                                                                                                                                                                                                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |student_top|student_block:student_block_inst|cnt_h[3]                                                                                                                                                                                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |student_top|student_block:student_block_inst|curPose[22]                                                                                                                                                                                                                         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |student_top|parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[1]      ;
; 11:1               ; 7 bits    ; 49 LEs        ; 7 LEs                ; 42 LEs                 ; Yes        ; |student_top|student_block:student_block_inst|curPose[16]                                                                                                                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |student_top|student_block:student_block_inst|curPose[6]                                                                                                                                                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; Yes        ; |student_top|student_block:student_block_inst|curPose[3]                                                                                                                                                                                                                          ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |student_top|student_block:student_block_inst|stRight[1]                                                                                                                                                                                                                          ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |student_top|student_block:student_block_inst|stLeft[9]                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |student_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |student_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |student_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |student_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                            ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |student_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |student_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                                                           ;
+---------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                                                            ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[24]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[23]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[22]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[21]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[20]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[19]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[18]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[17]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[16]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[15]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[14]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[13]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[12]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[11]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[10]                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[9]                                                                                                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[8]                                                                                                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[7]                                                                                                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[6]                                                                                                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[5]                                                                                                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[4]                                                                                                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[3]                                                                                                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[2]                                                                                                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[1]                                                                                                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[1]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[2]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[3]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[4]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[5]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[6]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[7]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[8]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[9]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[10]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[11]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[12]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[13]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[14]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[15]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[16]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[17]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[18]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[19]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[20]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[21]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[22]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[23]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[24]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[1]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[2]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[3]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[4]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[5]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[6]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[7]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[8]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[9]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[10]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[11]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[12]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[13]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[14]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[15]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[16]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[17]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[18]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[19]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[20]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[21]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[22]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[23]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[24]                                                                                                                                        ;
+---------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------------------------------------------+
; Parameter Name                ; Value                        ; Type                                                       ;
+-------------------------------+------------------------------+------------------------------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION              ; Untyped                                                    ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_40_mhz ; Untyped                                                    ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                                    ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                                    ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                                    ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                                    ;
; INCLK0_INPUT_FREQUENCY        ; 25000                        ; Signed Integer                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                                    ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                                    ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                                    ;
; LOCK_HIGH                     ; 1                            ; Untyped                                                    ;
; LOCK_LOW                      ; 1                            ; Untyped                                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                                    ;
; SKIP_VCO                      ; OFF                          ; Untyped                                                    ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                                    ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                                    ;
; BANDWIDTH                     ; 0                            ; Untyped                                                    ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                                    ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                                    ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                                    ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                                    ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                                    ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                                    ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                                    ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                                    ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                                    ;
; CLK3_MULTIPLY_BY              ; 27                           ; Signed Integer                                             ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                                                    ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                                                    ;
; CLK0_MULTIPLY_BY              ; 27                           ; Signed Integer                                             ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                                    ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                                    ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                                    ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                                    ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                                    ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                                    ;
; CLK3_DIVIDE_BY                ; 10                           ; Signed Integer                                             ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                                                    ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                                                    ;
; CLK0_DIVIDE_BY                ; 80                           ; Signed Integer                                             ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                                    ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                                    ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                                    ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                                    ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                                    ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                                    ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK3_DUTY_CYCLE               ; 50                           ; Signed Integer                                             ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                                    ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                                    ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                                    ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                                    ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                                    ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                                    ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                                    ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                                    ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                                    ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                                    ;
; VCO_MIN                       ; 0                            ; Untyped                                                    ;
; VCO_MAX                       ; 0                            ; Untyped                                                    ;
; VCO_CENTER                    ; 0                            ; Untyped                                                    ;
; PFD_MIN                       ; 0                            ; Untyped                                                    ;
; PFD_MAX                       ; 0                            ; Untyped                                                    ;
; M_INITIAL                     ; 0                            ; Untyped                                                    ;
; M                             ; 0                            ; Untyped                                                    ;
; N                             ; 1                            ; Untyped                                                    ;
; M2                            ; 1                            ; Untyped                                                    ;
; N2                            ; 1                            ; Untyped                                                    ;
; SS                            ; 1                            ; Untyped                                                    ;
; C0_HIGH                       ; 0                            ; Untyped                                                    ;
; C1_HIGH                       ; 0                            ; Untyped                                                    ;
; C2_HIGH                       ; 0                            ; Untyped                                                    ;
; C3_HIGH                       ; 0                            ; Untyped                                                    ;
; C4_HIGH                       ; 0                            ; Untyped                                                    ;
; C5_HIGH                       ; 0                            ; Untyped                                                    ;
; C6_HIGH                       ; 0                            ; Untyped                                                    ;
; C7_HIGH                       ; 0                            ; Untyped                                                    ;
; C8_HIGH                       ; 0                            ; Untyped                                                    ;
; C9_HIGH                       ; 0                            ; Untyped                                                    ;
; C0_LOW                        ; 0                            ; Untyped                                                    ;
; C1_LOW                        ; 0                            ; Untyped                                                    ;
; C2_LOW                        ; 0                            ; Untyped                                                    ;
; C3_LOW                        ; 0                            ; Untyped                                                    ;
; C4_LOW                        ; 0                            ; Untyped                                                    ;
; C5_LOW                        ; 0                            ; Untyped                                                    ;
; C6_LOW                        ; 0                            ; Untyped                                                    ;
; C7_LOW                        ; 0                            ; Untyped                                                    ;
; C8_LOW                        ; 0                            ; Untyped                                                    ;
; C9_LOW                        ; 0                            ; Untyped                                                    ;
; C0_INITIAL                    ; 0                            ; Untyped                                                    ;
; C1_INITIAL                    ; 0                            ; Untyped                                                    ;
; C2_INITIAL                    ; 0                            ; Untyped                                                    ;
; C3_INITIAL                    ; 0                            ; Untyped                                                    ;
; C4_INITIAL                    ; 0                            ; Untyped                                                    ;
; C5_INITIAL                    ; 0                            ; Untyped                                                    ;
; C6_INITIAL                    ; 0                            ; Untyped                                                    ;
; C7_INITIAL                    ; 0                            ; Untyped                                                    ;
; C8_INITIAL                    ; 0                            ; Untyped                                                    ;
; C9_INITIAL                    ; 0                            ; Untyped                                                    ;
; C0_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C1_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C2_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C3_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C4_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C5_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C6_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C7_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C8_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C9_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C0_PH                         ; 0                            ; Untyped                                                    ;
; C1_PH                         ; 0                            ; Untyped                                                    ;
; C2_PH                         ; 0                            ; Untyped                                                    ;
; C3_PH                         ; 0                            ; Untyped                                                    ;
; C4_PH                         ; 0                            ; Untyped                                                    ;
; C5_PH                         ; 0                            ; Untyped                                                    ;
; C6_PH                         ; 0                            ; Untyped                                                    ;
; C7_PH                         ; 0                            ; Untyped                                                    ;
; C8_PH                         ; 0                            ; Untyped                                                    ;
; C9_PH                         ; 0                            ; Untyped                                                    ;
; L0_HIGH                       ; 1                            ; Untyped                                                    ;
; L1_HIGH                       ; 1                            ; Untyped                                                    ;
; G0_HIGH                       ; 1                            ; Untyped                                                    ;
; G1_HIGH                       ; 1                            ; Untyped                                                    ;
; G2_HIGH                       ; 1                            ; Untyped                                                    ;
; G3_HIGH                       ; 1                            ; Untyped                                                    ;
; E0_HIGH                       ; 1                            ; Untyped                                                    ;
; E1_HIGH                       ; 1                            ; Untyped                                                    ;
; E2_HIGH                       ; 1                            ; Untyped                                                    ;
; E3_HIGH                       ; 1                            ; Untyped                                                    ;
; L0_LOW                        ; 1                            ; Untyped                                                    ;
; L1_LOW                        ; 1                            ; Untyped                                                    ;
; G0_LOW                        ; 1                            ; Untyped                                                    ;
; G1_LOW                        ; 1                            ; Untyped                                                    ;
; G2_LOW                        ; 1                            ; Untyped                                                    ;
; G3_LOW                        ; 1                            ; Untyped                                                    ;
; E0_LOW                        ; 1                            ; Untyped                                                    ;
; E1_LOW                        ; 1                            ; Untyped                                                    ;
; E2_LOW                        ; 1                            ; Untyped                                                    ;
; E3_LOW                        ; 1                            ; Untyped                                                    ;
; L0_INITIAL                    ; 1                            ; Untyped                                                    ;
; L1_INITIAL                    ; 1                            ; Untyped                                                    ;
; G0_INITIAL                    ; 1                            ; Untyped                                                    ;
; G1_INITIAL                    ; 1                            ; Untyped                                                    ;
; G2_INITIAL                    ; 1                            ; Untyped                                                    ;
; G3_INITIAL                    ; 1                            ; Untyped                                                    ;
; E0_INITIAL                    ; 1                            ; Untyped                                                    ;
; E1_INITIAL                    ; 1                            ; Untyped                                                    ;
; E2_INITIAL                    ; 1                            ; Untyped                                                    ;
; E3_INITIAL                    ; 1                            ; Untyped                                                    ;
; L0_MODE                       ; BYPASS                       ; Untyped                                                    ;
; L1_MODE                       ; BYPASS                       ; Untyped                                                    ;
; G0_MODE                       ; BYPASS                       ; Untyped                                                    ;
; G1_MODE                       ; BYPASS                       ; Untyped                                                    ;
; G2_MODE                       ; BYPASS                       ; Untyped                                                    ;
; G3_MODE                       ; BYPASS                       ; Untyped                                                    ;
; E0_MODE                       ; BYPASS                       ; Untyped                                                    ;
; E1_MODE                       ; BYPASS                       ; Untyped                                                    ;
; E2_MODE                       ; BYPASS                       ; Untyped                                                    ;
; E3_MODE                       ; BYPASS                       ; Untyped                                                    ;
; L0_PH                         ; 0                            ; Untyped                                                    ;
; L1_PH                         ; 0                            ; Untyped                                                    ;
; G0_PH                         ; 0                            ; Untyped                                                    ;
; G1_PH                         ; 0                            ; Untyped                                                    ;
; G2_PH                         ; 0                            ; Untyped                                                    ;
; G3_PH                         ; 0                            ; Untyped                                                    ;
; E0_PH                         ; 0                            ; Untyped                                                    ;
; E1_PH                         ; 0                            ; Untyped                                                    ;
; E2_PH                         ; 0                            ; Untyped                                                    ;
; E3_PH                         ; 0                            ; Untyped                                                    ;
; M_PH                          ; 0                            ; Untyped                                                    ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                                    ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                                    ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                                    ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                                    ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                                    ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                                    ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                                    ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                                    ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                                    ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                                    ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                                    ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                                    ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                                    ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                                    ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                                    ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                                    ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                                    ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                                    ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                                    ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                                    ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                                    ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                                    ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                  ; Untyped                                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                                    ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK3                     ; PORT_USED                    ; Untyped                                                    ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                                    ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                                    ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; CBXI_PARAMETER                ; pll_40_mhz_altpll            ; Untyped                                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                                    ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                                    ;
; DEVICE_FAMILY                 ; Cyclone III                  ; Untyped                                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                                    ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                                             ;
+-------------------------------+------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_generator:rst_gen_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; W              ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: student_block:student_block_inst ;
+----------------+------------+-------------------------------------------------+
; Parameter Name ; Value      ; Type                                            ;
+----------------+------------+-------------------------------------------------+
; centerV        ; 0000001000 ; Unsigned Binary                                 ;
; centerH        ; 0000001111 ; Unsigned Binary                                 ;
; windowSize     ; 0000011111 ; Unsigned Binary                                 ;
; fifoSize       ; 0000010000 ; Unsigned Binary                                 ;
; stepH          ; 0000001000 ; Unsigned Binary                                 ;
; stepV          ; 0000001000 ; Unsigned Binary                                 ;
+----------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                      ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                            ;
; lpm_width               ; 16          ; Signed Integer                                                                            ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                            ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                   ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                   ;
; CBXI_PARAMETER          ; scfifo_t171 ; Untyped                                                                                   ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                             ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                           ;
; lpm_hint                ; UNUSED          ; String                                                                                           ;
; sld_auto_instance_index ; NO              ; String                                                                                           ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                   ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                   ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                   ;
; instance_id             ; NONE            ; String                                                                                           ;
; probe_width             ; 0               ; Signed Integer                                                                                   ;
; source_width            ; 25              ; Signed Integer                                                                                   ;
; source_initial_value    ;  0              ; String                                                                                           ;
; enable_metastability    ; YES             ; String                                                                                           ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                 ;
+-------------------------------+------------------------------------------------------------------------------+
; Name                          ; Value                                                                        ;
+-------------------------------+------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                            ;
; Entity Instance               ; system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 25000                                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                                            ;
+-------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                    ;
; Entity Instance            ; student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                         ;
;     -- lpm_width           ; 16                                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                   ;
;     -- USE_EAB             ; ON                                                                                   ;
+----------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parameter_ctrl:parameter_ctrl_inst|source:source_inst"                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; probe         ; Input  ; Info     ; Stuck at GND                                                                        ;
; source[15..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1"                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "student_block:student_block_inst"  ;
+------------------+--------+----------+------------------------+
; Port             ; Type   ; Severity ; Details                ;
+------------------+--------+----------+------------------------+
; video_data_ready ; Output ; Info     ; Explicitly unconnected ;
+------------------+--------+----------+------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:03     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 28 17:14:25 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off student -c student
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/mgf/fifo/fifo_1kx16.v
    Info (12023): Found entity 1: fifo_1kx16
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/hdl/student_top.v
    Info (12023): Found entity 1: student_top
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/hdl/parameter_ctrl.v
    Info (12023): Found entity 1: parameter_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/hdl/system_clock.v
    Info (12023): Found entity 1: system_clock
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/hdl/reset_generator.v
    Info (12023): Found entity 1: reset_generator
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/hdl/adc_controller.v
    Info (12023): Found entity 1: adc_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/hdl/student_block.v
    Info (12023): Found entity 1: student_block
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/hdl/dac_controller.v
    Info (12023): Found entity 1: dac_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/mgf/pll/pll_40_mhz.v
    Info (12023): Found entity 1: pll_40_mhz
Info (12021): Found 2 design units, including 2 entities, in source file /users/metel/quartusprojects/v.1.0/mgf/altclkctrl/global_buf.v
    Info (12023): Found entity 1: global_buf_altclkctrl_uhi
    Info (12023): Found entity 2: global_buf
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/mgf/source/source.v
    Info (12023): Found entity 1: source
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/mgf/fifo/fifo_1kx32.v
    Info (12023): Found entity 1: fifo_1kx32
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/mgf/divider/divider_16.v
    Info (12023): Found entity 1: divider_16
Info (12021): Found 1 design units, including 1 entities, in source file /users/metel/quartusprojects/v.1.0/hdl/find_geometric_centers.v
    Info (12023): Found entity 1: find_geometric_centers
Warning (10236): Verilog HDL Implicit Net warning at student_block.v(150): created implicit net for "fifo_wrreq"
Warning (10236): Verilog HDL Implicit Net warning at student_block.v(151): created implicit net for "fifo_rdreq"
Info (12127): Elaborating entity "student_top" for the top level hierarchy
Info (12128): Elaborating entity "system_clock" for hierarchy "system_clock:sys_clk_inst"
Info (12128): Elaborating entity "pll_40_mhz" for hierarchy "system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "80"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "27"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "10"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "27"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "25000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_40_mhz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_40_mhz_altpll.v
    Info (12023): Found entity 1: pll_40_mhz_altpll
Info (12128): Elaborating entity "pll_40_mhz_altpll" for hierarchy "system_clock:sys_clk_inst|pll_40_mhz:pll_40_mhz_inst|altpll:altpll_component|pll_40_mhz_altpll:auto_generated"
Info (12128): Elaborating entity "global_buf" for hierarchy "system_clock:sys_clk_inst|global_buf:global_buf_clk_108_mhz"
Info (12128): Elaborating entity "global_buf_altclkctrl_uhi" for hierarchy "system_clock:sys_clk_inst|global_buf:global_buf_clk_108_mhz|global_buf_altclkctrl_uhi:global_buf_altclkctrl_uhi_component"
Info (12128): Elaborating entity "reset_generator" for hierarchy "reset_generator:rst_gen_inst"
Info (12128): Elaborating entity "adc_controller" for hierarchy "adc_controller:adc_ctrl_inst"
Info (12128): Elaborating entity "student_block" for hierarchy "student_block:student_block_inst"
Warning (10855): Verilog HDL warning at student_block.v(49): initial value for variable window should be constant
Warning (10230): Verilog HDL assignment warning at student_block.v(173): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at student_block.v(178): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at student_block.v(317): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at student_block.v(374): truncated value with size 10 to match size of target (8)
Info (12128): Elaborating entity "fifo_1kx16" for hierarchy "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1"
Info (12128): Elaborating entity "scfifo" for hierarchy "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_t171.tdf
    Info (12023): Found entity 1: scfifo_t171
Info (12128): Elaborating entity "scfifo_t171" for hierarchy "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp61.tdf
    Info (12023): Found entity 1: a_dpfifo_gp61
Info (12128): Elaborating entity "a_dpfifo_gp61" for hierarchy "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_52g1.tdf
    Info (12023): Found entity 1: altsyncram_52g1
Info (12128): Elaborating entity "altsyncram_52g1" for hierarchy "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf
    Info (12023): Found entity 1: cmpr_ls8
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cmpr_ls8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cmpr_ls8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8b.tdf
    Info (12023): Found entity 1: cntr_p8b
Info (12128): Elaborating entity "cntr_p8b" for hierarchy "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_p8b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf
    Info (12023): Found entity 1: cntr_da7
Info (12128): Elaborating entity "cntr_da7" for hierarchy "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_da7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf
    Info (12023): Found entity 1: cntr_1ab
Info (12128): Elaborating entity "cntr_1ab" for hierarchy "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|cntr_1ab:wr_ptr"
Info (12128): Elaborating entity "dac_controller" for hierarchy "dac_controller:dac_ctrl_inst"
Info (12128): Elaborating entity "parameter_ctrl" for hierarchy "parameter_ctrl:parameter_ctrl_inst"
Info (12128): Elaborating entity "source" for hierarchy "parameter_ctrl:parameter_ctrl_inst|source:source_inst"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component"
Info (12130): Elaborated megafunction instantiation "parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component"
Info (12133): Instantiated megafunction "parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component" with the following parameter:
    Info (12134): Parameter "enable_metastability" = "YES"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "25"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "parameter_ctrl:parameter_ctrl_inst|source:source_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst"
Warning (12010): Port "probe" on the entity instantiation of "altsource_probe_component" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "student_block:student_block_inst|fifo_1kx16:fifo_1kx16_inst1|scfifo:scfifo_component|scfifo_t171:auto_generated|a_dpfifo_gp61:dpfifo|altsyncram_52g1:FIFOram|q_b[15]"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/student.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1016 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 968 logic cells
    Info (21064): Implemented 15 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 629 megabytes
    Info: Processing ended: Thu Dec 28 17:14:38 2017
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/metel/QuartusProjects/v.1.0/SYSTEM/student.map.smsg.


