<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>8.000</TargetClockPeriod>
  <AchievedClockPeriod>7.929</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>7.929</CP_FINAL>
  <CP_ROUTE>7.929</CP_ROUTE>
  <CP_SYNTH>6.525</CP_SYNTH>
  <CP_TARGET>8.000</CP_TARGET>
  <SLACK_FINAL>0.071</SLACK_FINAL>
  <SLACK_ROUTE>0.071</SLACK_ROUTE>
  <SLACK_SYNTH>1.475</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>0.071</WNS_FINAL>
  <WNS_ROUTE>0.071</WNS_ROUTE>
  <WNS_SYNTH>1.475</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>20</BRAM>
    <CLB>5008</CLB>
    <DSP>274</DSP>
    <FF>13183</FF>
    <LATCH>0</LATCH>
    <LUT>26602</LUT>
    <SRL>56</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>2688</BRAM>
    <CLB>108960</CLB>
    <DSP>5952</DSP>
    <FF>1743360</FF>
    <LUT>871680</LUT>
    <URAM>640</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="fft1D_512" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="21">DATA_x_U DATA_y_U dadddsub_64ns_64ns_64_4_full_dsp_1_U84 dadddsub_64ns_64ns_64_4_full_dsp_1_U85 dadddsub_64ns_64ns_64_4_full_dsp_1_U86 dadddsub_64ns_64ns_64_4_full_dsp_1_U87 dadddsub_64ns_64ns_64_4_full_dsp_1_U88 dadddsub_64ns_64ns_64_4_full_dsp_1_U89 data_x_U_x data_y_U_x dmul_64ns_64ns_64_4_max_dsp_1_U92 dmul_64ns_64ns_64_4_max_dsp_1_U93 dmul_64ns_64ns_64_4_max_dsp_1_U94 dmul_64ns_64ns_64_4_max_dsp_1_U95 dmul_64ns_64ns_64_4_max_dsp_1_U96 dmul_64ns_64ns_64_4_max_dsp_1_U97 dsub_64ns_64ns_64_4_full_dsp_1_U90 dsub_64ns_64ns_64_4_full_dsp_1_U91 grp_loady8_fu_1853 grp_twiddles8_fu_1829 smem_U</SubModules>
    <Resources BRAM="20" DSP="274" FF="13183" LUT="26602" LogicLUT="26546" RAMB36="10" SRL="56"/>
    <LocalResources FF="2674" LUT="210" LogicLUT="210"/>
  </RtlModule>
  <RtlModule CELL="inst/DATA_x_U" BINDMODULE="fft1D_512_DATA_x_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_DATA_x_RAM_AUTO_1R1W">
    <Resources BRAM="4" LUT="1016" LogicLUT="1016" RAMB36="2"/>
  </RtlModule>
  <RtlModule CELL="inst/DATA_y_U" BINDMODULE="fft1D_512_DATA_x_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_DATA_x_RAM_AUTO_1R1W">
    <Resources BRAM="4" LUT="1283" LogicLUT="1283" RAMB36="2"/>
  </RtlModule>
  <RtlModule CELL="inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U84" BINDMODULE="fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="367" LUT="1552" LogicLUT="1552"/>
    <LocalResources FF="129" LUT="788" LogicLUT="788"/>
  </RtlModule>
  <RtlModule CELL="inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U85" BINDMODULE="fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="367" LUT="1558" LogicLUT="1558"/>
    <LocalResources FF="129" LUT="791" LogicLUT="791"/>
  </RtlModule>
  <RtlModule CELL="inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U86" BINDMODULE="fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="367" LUT="1261" LogicLUT="1261"/>
    <LocalResources FF="129" LUT="431" LogicLUT="431"/>
  </RtlModule>
  <RtlModule CELL="inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U87" BINDMODULE="fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="367" LUT="1301" LogicLUT="1301"/>
    <LocalResources FF="129" LUT="439" LogicLUT="439"/>
  </RtlModule>
  <RtlModule CELL="inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U88" BINDMODULE="fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="367" LUT="868" LogicLUT="868"/>
    <LocalResources FF="129" LUT="165" LogicLUT="165"/>
  </RtlModule>
  <RtlModule CELL="inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U89" BINDMODULE="fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="367" LUT="869" LogicLUT="869"/>
    <LocalResources FF="129" LUT="166" LogicLUT="166"/>
  </RtlModule>
  <RtlModule CELL="inst/data_x_U_x" BINDMODULE="fft1D_512_data_x_RAM_AUTO_1R1W_x" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_data_x_RAM_AUTO_1R1W_x">
    <Resources BRAM="4" LUT="8" LogicLUT="8" RAMB36="2"/>
  </RtlModule>
  <RtlModule CELL="inst/data_y_U_x" BINDMODULE="fft1D_512_data_x_RAM_AUTO_1R1W_x" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_data_x_RAM_AUTO_1R1W_x">
    <Resources BRAM="4" LUT="17" LogicLUT="17" RAMB36="2"/>
  </RtlModule>
  <RtlModule CELL="inst/dmul_64ns_64ns_64_4_max_dsp_1_U92" BINDMODULE="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="148" LUT="211" LogicLUT="211"/>
    <LocalResources FF="65" LUT="129" LogicLUT="129"/>
  </RtlModule>
  <RtlModule CELL="inst/dmul_64ns_64ns_64_4_max_dsp_1_U93" BINDMODULE="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="147" LUT="180" LogicLUT="180"/>
    <LocalResources FF="64" LUT="98" LogicLUT="98"/>
  </RtlModule>
  <RtlModule CELL="inst/dmul_64ns_64ns_64_4_max_dsp_1_U94" BINDMODULE="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="147" LUT="82" LogicLUT="82"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/dmul_64ns_64ns_64_4_max_dsp_1_U95" BINDMODULE="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="147" LUT="82" LogicLUT="82"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/dmul_64ns_64ns_64_4_max_dsp_1_U96" BINDMODULE="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="147" LUT="62" LogicLUT="62"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/dmul_64ns_64ns_64_4_max_dsp_1_U97" BINDMODULE="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="147" LUT="62" LogicLUT="62"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/dsub_64ns_64ns_64_4_full_dsp_1_U90" BINDMODULE="fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="366" LUT="771" LogicLUT="771"/>
    <LocalResources FF="128" LUT="68" LogicLUT="68"/>
  </RtlModule>
  <RtlModule CELL="inst/dsub_64ns_64ns_64_4_full_dsp_1_U91" BINDMODULE="fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="366" LUT="769" LogicLUT="769"/>
    <LocalResources FF="128" LUT="66" LogicLUT="66"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_loady8_fu_1853" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_loady8">
    <Resources FF="5" LUT="57" LogicLUT="57"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_twiddles8">
    <SubModules count="11">dadd_64ns_64ns_64_4_full_dsp_1_U63 ddiv_64ns_64ns_64_14_no_dsp_1_U68 dmul_64ns_64ns_64_4_max_dsp_1_U64 dmul_64ns_64ns_64_4_max_dsp_1_U65 dmul_64ns_64ns_64_4_max_dsp_1_U66 dmul_64ns_64ns_64_4_max_dsp_1_U67 dsub_64ns_64ns_64_4_full_dsp_1_U62 grp_sin_or_cos_double_s_fu_109 grp_sin_or_cos_double_s_fu_128 sitodp_32ns_64_2_no_dsp_1_U69 sitodp_32ns_64_2_no_dsp_1_U70</SubModules>
    <Resources DSP="202" FF="6687" LUT="14134" LogicLUT="14078" SRL="56"/>
    <LocalResources FF="618" LUT="26" LogicLUT="26"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/dadd_64ns_64ns_64_4_full_dsp_1_U63" BINDMODULE="fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1" DEPTH="2" FILE_NAME="fft1D_512_twiddles8.v" ORIG_REF_NAME="fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="366" LUT="700" LogicLUT="700"/>
    <LocalResources FF="128"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/ddiv_64ns_64ns_64_14_no_dsp_1_U68" BINDMODULE="fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1" DEPTH="2" FILE_NAME="fft1D_512_twiddles8.v" ORIG_REF_NAME="fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1">
    <Resources FF="1024" LUT="3090" LogicLUT="3034" SRL="56"/>
    <LocalResources FF="42"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U64" BINDMODULE="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="2" FILE_NAME="fft1D_512_twiddles8.v" ORIG_REF_NAME="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="211" LUT="227" LogicLUT="227"/>
    <LocalResources FF="128" LUT="127" LogicLUT="127"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U65" BINDMODULE="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="2" FILE_NAME="fft1D_512_twiddles8.v" ORIG_REF_NAME="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="147" LUT="100" LogicLUT="100"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U66" BINDMODULE="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="2" FILE_NAME="fft1D_512_twiddles8.v" ORIG_REF_NAME="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="147" LUT="100" LogicLUT="100"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67" BINDMODULE="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="2" FILE_NAME="fft1D_512_twiddles8.v" ORIG_REF_NAME="fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="211" LUT="100" LogicLUT="100"/>
    <LocalResources FF="128"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/dsub_64ns_64ns_64_4_full_dsp_1_U62" BINDMODULE="fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1" DEPTH="2" FILE_NAME="fft1D_512_twiddles8.v" ORIG_REF_NAME="fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="366" LUT="702" LogicLUT="702"/>
    <LocalResources FF="128"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109" DEPTH="2" FILE_NAME="fft1D_512_twiddles8.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s">
    <SubModules count="15">fourth_order_double_sin_cos_K0_U fourth_order_double_sin_cos_K1_U fourth_order_double_sin_cos_K2_U fourth_order_double_sin_cos_K3_U fourth_order_double_sin_cos_K4_U grp_scaled_fixed2ieee_63_1_s_fu_314 mul_170s_53ns_170_2_1_U40 mul_35ns_25ns_60_1_1_U33 mul_42ns_33ns_75_1_1_U34 mul_49ns_44s_93_1_1_U35 mul_49ns_49ns_98_1_1_U36 mul_49ns_49ns_98_1_1_U37 mul_56ns_52s_108_1_1_U38 mul_64s_63ns_126_1_1_U39 ref_4oPi_table_256_U</SubModules>
    <Resources DSP="82" FF="1555" LUT="4442" LogicLUT="4442"/>
    <LocalResources DSP="4" FF="637" LUT="1728" LogicLUT="1728"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/fourth_order_double_sin_cos_K0_U" BINDMODULE="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R">
    <Resources FF="59" LUT="249" LogicLUT="249"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/fourth_order_double_sin_cos_K1_U" BINDMODULE="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R">
    <Resources FF="18" LUT="207" LogicLUT="207"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/fourth_order_double_sin_cos_K2_U" BINDMODULE="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R">
    <Resources FF="26" LUT="165" LogicLUT="165"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/fourth_order_double_sin_cos_K3_U" BINDMODULE="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R">
    <Resources FF="16" LUT="128" LogicLUT="128"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/fourth_order_double_sin_cos_K4_U" BINDMODULE="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R">
    <Resources FF="25" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_scaled_fixed2ieee_63_1_s">
    <SubModules count="4">grp_scaled_fixed2ieee_63_1_Pipeline_1_fu_112 grp_scaled_fixed2ieee_63_1_Pipeline_2_fu_119 grp_scaled_fixed2ieee_63_1_Pipeline_3_fu_131 grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143</SubModules>
    <Resources FF="465" LUT="438" LogicLUT="438"/>
    <LocalResources FF="276" LUT="218" LogicLUT="218"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_1_fu_112" DEPTH="4" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_s.v" ORIG_REF_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="4" LUT="5" LogicLUT="5"/>
    <LocalResources FF="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_1_fu_112/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fft1D_512_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_1.v" ORIG_REF_NAME="fft1D_512_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_2_fu_119" DEPTH="4" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_s.v" ORIG_REF_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="55" LUT="44" LogicLUT="44"/>
    <LocalResources FF="53" LUT="30" LogicLUT="30"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_2_fu_119/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fft1D_512_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_2.v" ORIG_REF_NAME="fft1D_512_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_3_fu_131" DEPTH="4" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_s.v" ORIG_REF_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="29" LUT="73" LogicLUT="73"/>
    <LocalResources FF="27" LUT="55" LogicLUT="55"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_3_fu_131/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fft1D_512_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_3.v" ORIG_REF_NAME="fft1D_512_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143" DEPTH="4" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_s.v" ORIG_REF_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="101" LUT="98" LogicLUT="98"/>
    <LocalResources FF="99" LUT="94" LogicLUT="94"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fft1D_512_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4.v" ORIG_REF_NAME="fft1D_512_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_170s_53ns_170_2_1_U40" BINDMODULE="fft1D_512_mul_170s_53ns_170_2_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_170s_53ns_170_2_1">
    <Resources DSP="27" FF="86" LUT="455" LogicLUT="455"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_35ns_25ns_60_1_1_U33" BINDMODULE="fft1D_512_mul_35ns_25ns_60_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_35ns_25ns_60_1_1">
    <Resources DSP="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34" BINDMODULE="fft1D_512_mul_42ns_33ns_75_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_42ns_33ns_75_1_1">
    <Resources DSP="4" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_44s_93_1_1_U35" BINDMODULE="fft1D_512_mul_49ns_44s_93_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_49ns_44s_93_1_1">
    <Resources DSP="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36" BINDMODULE="fft1D_512_mul_49ns_49ns_98_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_49ns_49ns_98_1_1">
    <Resources DSP="9" LUT="139" LogicLUT="139"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U37" BINDMODULE="fft1D_512_mul_49ns_49ns_98_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_49ns_49ns_98_1_1">
    <Resources DSP="9" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38" BINDMODULE="fft1D_512_mul_56ns_52s_108_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_56ns_52s_108_1_1">
    <Resources DSP="9" LUT="561" LogicLUT="561"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_64s_63ns_126_1_1_U39" BINDMODULE="fft1D_512_mul_64s_63ns_126_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_64s_63ns_126_1_1">
    <Resources DSP="12" LUT="195" LogicLUT="195"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/ref_4oPi_table_256_U" BINDMODULE="fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R">
    <Resources FF="223" LUT="46" LogicLUT="46"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128" DEPTH="2" FILE_NAME="fft1D_512_twiddles8.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s">
    <SubModules count="15">fourth_order_double_sin_cos_K0_U fourth_order_double_sin_cos_K1_U fourth_order_double_sin_cos_K2_U fourth_order_double_sin_cos_K3_U fourth_order_double_sin_cos_K4_U grp_scaled_fixed2ieee_63_1_s_fu_314 mul_170s_53ns_170_2_1_U40 mul_35ns_25ns_60_1_1_U33 mul_42ns_33ns_75_1_1_U34 mul_49ns_44s_93_1_1_U35 mul_49ns_49ns_98_1_1_U36 mul_49ns_49ns_98_1_1_U37 mul_56ns_52s_108_1_1_U38 mul_64s_63ns_126_1_1_U39 ref_4oPi_table_256_U</SubModules>
    <Resources DSP="82" FF="2031" LUT="4489" LogicLUT="4489"/>
    <LocalResources DSP="4" FF="1015" LUT="1803" LogicLUT="1803"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/fourth_order_double_sin_cos_K0_U" BINDMODULE="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R">
    <Resources FF="59" LUT="243" LogicLUT="243"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/fourth_order_double_sin_cos_K1_U" BINDMODULE="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R">
    <Resources FF="18" LUT="208" LogicLUT="208"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/fourth_order_double_sin_cos_K2_U" BINDMODULE="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R">
    <Resources FF="26" LUT="165" LogicLUT="165"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/fourth_order_double_sin_cos_K3_U" BINDMODULE="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R">
    <Resources FF="16" LUT="128" LogicLUT="128"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/fourth_order_double_sin_cos_K4_U" BINDMODULE="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R">
    <Resources FF="25" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/grp_scaled_fixed2ieee_63_1_s_fu_314" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_scaled_fixed2ieee_63_1_s">
    <SubModules count="4">grp_scaled_fixed2ieee_63_1_Pipeline_1_fu_112 grp_scaled_fixed2ieee_63_1_Pipeline_2_fu_119 grp_scaled_fixed2ieee_63_1_Pipeline_3_fu_131 grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143</SubModules>
    <Resources FF="465" LUT="442" LogicLUT="442"/>
    <LocalResources FF="276" LUT="220" LogicLUT="220"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_1_fu_112" DEPTH="4" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_s.v" ORIG_REF_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="4" LUT="5" LogicLUT="5"/>
    <LocalResources FF="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_1_fu_112/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fft1D_512_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_1.v" ORIG_REF_NAME="fft1D_512_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_2_fu_119" DEPTH="4" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_s.v" ORIG_REF_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="55" LUT="46" LogicLUT="46"/>
    <LocalResources FF="53" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_2_fu_119/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fft1D_512_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_2.v" ORIG_REF_NAME="fft1D_512_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_3_fu_131" DEPTH="4" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_s.v" ORIG_REF_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="29" LUT="73" LogicLUT="73"/>
    <LocalResources FF="27" LUT="55" LogicLUT="55"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_3_fu_131/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fft1D_512_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_3.v" ORIG_REF_NAME="fft1D_512_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143" DEPTH="4" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_s.v" ORIG_REF_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="101" LUT="98" LogicLUT="98"/>
    <LocalResources FF="99" LUT="94" LogicLUT="94"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/grp_scaled_fixed2ieee_63_1_s_fu_314/grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fft1D_512_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4.v" ORIG_REF_NAME="fft1D_512_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_170s_53ns_170_2_1_U40" BINDMODULE="fft1D_512_mul_170s_53ns_170_2_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_170s_53ns_170_2_1">
    <Resources DSP="27" FF="86" LUT="456" LogicLUT="456"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_35ns_25ns_60_1_1_U33" BINDMODULE="fft1D_512_mul_35ns_25ns_60_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_35ns_25ns_60_1_1">
    <Resources DSP="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_42ns_33ns_75_1_1_U34" BINDMODULE="fft1D_512_mul_42ns_33ns_75_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_42ns_33ns_75_1_1">
    <Resources DSP="4" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_44s_93_1_1_U35" BINDMODULE="fft1D_512_mul_49ns_44s_93_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_49ns_44s_93_1_1">
    <Resources DSP="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36" BINDMODULE="fft1D_512_mul_49ns_49ns_98_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_49ns_49ns_98_1_1">
    <Resources DSP="9" LUT="148" LogicLUT="148"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37" BINDMODULE="fft1D_512_mul_49ns_49ns_98_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_49ns_49ns_98_1_1">
    <Resources DSP="9" FF="98" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38" BINDMODULE="fft1D_512_mul_56ns_52s_108_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_56ns_52s_108_1_1">
    <Resources DSP="9" LUT="568" LogicLUT="568"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_64s_63ns_126_1_1_U39" BINDMODULE="fft1D_512_mul_64s_63ns_126_1_1" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_mul_64s_63ns_126_1_1">
    <Resources DSP="12" LUT="195" LogicLUT="195"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ref_4oPi_table_256_U" BINDMODULE="fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R" DEPTH="3" FILE_NAME="fft1D_512_sin_or_cos_double_s.v" ORIG_REF_NAME="fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R">
    <Resources FF="223" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/sitodp_32ns_64_2_no_dsp_1_U69" BINDMODULE="fft1D_512_sitodp_32ns_64_2_no_dsp_1" DEPTH="2" FILE_NAME="fft1D_512_twiddles8.v" ORIG_REF_NAME="fft1D_512_sitodp_32ns_64_2_no_dsp_1">
    <Resources FF="5" LUT="97" LogicLUT="97"/>
    <LocalResources FF="5" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_twiddles8_fu_1829/sitodp_32ns_64_2_no_dsp_1_U70" BINDMODULE="fft1D_512_sitodp_32ns_64_2_no_dsp_1" DEPTH="2" FILE_NAME="fft1D_512_twiddles8.v" ORIG_REF_NAME="fft1D_512_sitodp_32ns_64_2_no_dsp_1">
    <Resources FF="6" LUT="64" LogicLUT="64"/>
    <LocalResources FF="6" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/smem_U" BINDMODULE="fft1D_512_smem_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="fft1D_512.v" ORIG_REF_NAME="fft1D_512_smem_RAM_AUTO_1R1W">
    <Resources BRAM="4" LUT="291" LogicLUT="291" RAMB36="2"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="7.910" DATAPATH_LOGIC_DELAY="3.853" DATAPATH_NET_DELAY="4.057" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47/D" LOGIC_LEVELS="20" MAX_FANOUT="136" SLACK="0.071" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="678"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.892" DATAPATH_LOGIC_DELAY="3.880" DATAPATH_NET_DELAY="4.012" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_43/D" LOGIC_LEVELS="20" MAX_FANOUT="136" SLACK="0.089" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="678"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_43" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.866" DATAPATH_LOGIC_DELAY="3.880" DATAPATH_NET_DELAY="3.986" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_45/D" LOGIC_LEVELS="20" MAX_FANOUT="136" SLACK="0.114" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="678"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_45" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.855" DATAPATH_LOGIC_DELAY="3.846" DATAPATH_NET_DELAY="4.009" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/i___67_psdsp_6/D" LOGIC_LEVELS="21" MAX_FANOUT="136" SLACK="0.126" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="678"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U37/i___67_psdsp_6" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.853" DATAPATH_LOGIC_DELAY="3.895" DATAPATH_NET_DELAY="3.958" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_135/D" LOGIC_LEVELS="21" MAX_FANOUT="136" SLACK="0.127" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="678"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="35"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="27"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_135" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER=""/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/fft1D_512_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/fft1D_512_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/fft1D_512_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/fft1D_512_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/fft1D_512_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/fft1D_512_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fft1D_512_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
