{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570347080193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570347080200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 00:31:20 2019 " "Processing started: Sun Oct 06 00:31:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570347080200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570347080200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570347080200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1570347080496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570347080496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087692 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087692 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087692 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570347087692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087693 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570347087693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087694 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570347087694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dfilpflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file dfilpflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "DFilpFlop.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/DFilpFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570347087695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64.sv 1 1 " "Found 1 design units, including 1 entities, in source file register64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64 " "Found entity 1: register64" {  } { { "register64.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/register64.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570347087696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders.sv 3 3 " "Found 3 design units, including 3 entities, in source file decoders.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoders.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/decoders.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087696 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3to8 " "Found entity 2: decoder3to8" {  } { { "decoders.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/decoders.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087696 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder5to32 " "Found entity 3: decoder5to32" {  } { { "decoders.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/decoders.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570347087696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.sv 6 6 " "Found 6 design units, including 6 entities, in source file muxes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "muxes.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/muxes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087697 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4to1 " "Found entity 2: mux4to1" {  } { { "muxes.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/muxes.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087697 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8to1 " "Found entity 3: mux8to1" {  } { { "muxes.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/muxes.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087697 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux16to1 " "Found entity 4: mux16to1" {  } { { "muxes.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/muxes.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087697 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux32to1 " "Found entity 5: mux32to1" {  } { { "muxes.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/muxes.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087697 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux32to1_64 " "Found entity 6: mux32to1_64" {  } { { "muxes.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/muxes.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570347087697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087698 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/regfile.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570347087698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570347087698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570347087741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 decoder5to32:writeDecoder " "Elaborating entity \"decoder5to32\" for hierarchy \"decoder5to32:writeDecoder\"" {  } { { "regfile.sv" "writeDecoder" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/regfile.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570347087790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 decoder5to32:writeDecoder\|decoder2to4:select " "Elaborating entity \"decoder2to4\" for hierarchy \"decoder5to32:writeDecoder\|decoder2to4:select\"" {  } { { "decoders.sv" "select" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/decoders.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570347087791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 decoder5to32:writeDecoder\|decoder3to8:gen_3to8_decoders\[0\].decoder " "Elaborating entity \"decoder3to8\" for hierarchy \"decoder5to32:writeDecoder\|decoder3to8:gen_3to8_decoders\[0\].decoder\"" {  } { { "decoders.sv" "gen_3to8_decoders\[0\].decoder" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/decoders.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570347087792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register64 register64:gen_registers\[0\].registers " "Elaborating entity \"register64\" for hierarchy \"register64:gen_registers\[0\].registers\"" {  } { { "regfile.sv" "gen_registers\[0\].registers" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/regfile.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570347087793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 register64:gen_registers\[0\].registers\|mux2to1:gen_reg_dff\[0\].dSel " "Elaborating entity \"mux2to1\" for hierarchy \"register64:gen_registers\[0\].registers\|mux2to1:gen_reg_dff\[0\].dSel\"" {  } { { "register64.sv" "gen_reg_dff\[0\].dSel" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/register64.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570347087795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF register64:gen_registers\[0\].registers\|D_FF:gen_reg_dff\[0\].ff " "Elaborating entity \"D_FF\" for hierarchy \"register64:gen_registers\[0\].registers\|D_FF:gen_reg_dff\[0\].ff\"" {  } { { "register64.sv" "gen_reg_dff\[0\].ff" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/register64.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570347087795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1_64 mux32to1_64:OutMux1 " "Elaborating entity \"mux32to1_64\" for hierarchy \"mux32to1_64:OutMux1\"" {  } { { "regfile.sv" "OutMux1" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/regfile.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570347088402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1 mux32to1_64:OutMux1\|mux32to1:gen_mux_64bit\[0\].muxByBit " "Elaborating entity \"mux32to1\" for hierarchy \"mux32to1_64:OutMux1\|mux32to1:gen_mux_64bit\[0\].muxByBit\"" {  } { { "muxes.sv" "gen_mux_64bit\[0\].muxByBit" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/muxes.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570347088409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16to1 mux32to1_64:OutMux1\|mux32to1:gen_mux_64bit\[0\].muxByBit\|mux16to1:mux0 " "Elaborating entity \"mux16to1\" for hierarchy \"mux32to1_64:OutMux1\|mux32to1:gen_mux_64bit\[0\].muxByBit\|mux16to1:mux0\"" {  } { { "muxes.sv" "mux0" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/muxes.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570347088410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 mux32to1_64:OutMux1\|mux32to1:gen_mux_64bit\[0\].muxByBit\|mux16to1:mux0\|mux8to1:mux0 " "Elaborating entity \"mux8to1\" for hierarchy \"mux32to1_64:OutMux1\|mux32to1:gen_mux_64bit\[0\].muxByBit\|mux16to1:mux0\|mux8to1:mux0\"" {  } { { "muxes.sv" "mux0" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/muxes.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570347088411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux32to1_64:OutMux1\|mux32to1:gen_mux_64bit\[0\].muxByBit\|mux16to1:mux0\|mux8to1:mux0\|mux4to1:mux0 " "Elaborating entity \"mux4to1\" for hierarchy \"mux32to1_64:OutMux1\|mux32to1:gen_mux_64bit\[0\].muxByBit\|mux16to1:mux0\|mux8to1:mux0\|mux4to1:mux0\"" {  } { { "muxes.sv" "mux0" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/muxes.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570347088411 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[63\] GND " "Pin \"ReadData1\[63\]\" is stuck at GND" {  } { { "regfile.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/regfile.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570347191159 "|regfile|ReadData1[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[63\] GND " "Pin \"ReadData2\[63\]\" is stuck at GND" {  } { { "regfile.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/regfile.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570347191159 "|regfile|ReadData2[63]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1570347191159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570347191287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570347191799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570347192836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570347192836 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteData\[63\] " "No output dependent on input pin \"WriteData\[63\]\"" {  } { { "regfile.sv" "" { Text "D:/University of Washington/2019-20/Autumn/EE469/Labs/Lab1/Lab1_files/regfile.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570347193124 "|regfile|WriteData[63]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1570347193124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3457 " "Implemented 3457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "81 " "Implemented 81 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570347193131 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570347193131 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3248 " "Implemented 3248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570347193131 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570347193131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570347193175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 06 00:33:13 2019 " "Processing ended: Sun Oct 06 00:33:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570347193175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570347193175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570347193175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570347193175 ""}
