$date
	Wed Aug 06 16:14:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ula $end
$var wire 1 ! zero $end
$var wire 4 " r [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 3 % op [2:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 3 ( op [2:0] $end
$var wire 1 ! zero $end
$var reg 4 ) r [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 )
b0 (
b10 '
b11 &
b0 %
b10 $
b11 #
b101 "
0!
$end
#1
b10 "
b10 )
b1 %
b1 (
b101 $
b101 '
b111 #
b111 &
#2
b1000 "
b1000 )
b10 %
b10 (
b1010 $
b1010 '
b1100 #
b1100 &
#3
b111 "
b111 )
b11 %
b11 (
b11 $
b11 '
b101 #
b101 &
#4
b1010 "
b1010 )
b100 %
b100 (
b101 $
b101 '
b1111 #
b1111 &
#5
b1 "
b1 )
b101 %
b101 (
b1001 $
b1001 '
b1001 #
b1001 &
#6
1!
b0 "
b0 )
b1000 $
b1000 '
#7
b111 %
b111 (
b1 $
b1 '
b1 #
b1 &
#8
