/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 320 176)
	(text "contrast" (rect 5 0 61 12)(font "Arial" ))
	(text "inst" (rect 8 144 36 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK10" (rect 0 0 35 12)(font "Arial" ))
		(text "CLK10" (rect 21 27 56 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLK100" (rect 0 0 42 12)(font "Arial" ))
		(text "CLK100" (rect 21 43 63 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "RESET" (rect 0 0 35 12)(font "Arial" ))
		(text "RESET" (rect 21 59 56 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "RESET_FRAME" (rect 0 0 77 12)(font "Arial" ))
		(text "RESET_FRAME" (rect 21 75 98 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "ENABLE" (rect 0 0 42 12)(font "Arial" ))
		(text "ENABLE" (rect 21 91 63 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "MODE_FPGA[31..0]" (rect 0 0 113 12)(font "Arial" ))
		(text "MODE_FPGA[31..0]" (rect 21 107 134 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "DATA_IN[13..0]" (rect 0 0 99 12)(font "Arial" ))
		(text "DATA_IN[13..0]" (rect 21 123 120 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 304 32)
		(output)
		(text "MIN[13..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "MIN[13..0]" (rect 213 27 283 39)(font "Arial" ))
		(line (pt 304 32)(pt 288 32)(line_width 3))
	)
	(port
		(pt 304 48)
		(output)
		(text "MAX[13..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "MAX[13..0]" (rect 213 43 283 55)(font "Arial" ))
		(line (pt 304 48)(pt 288 48)(line_width 3))
	)
	(port
		(pt 304 64)
		(output)
		(text "MULT_CONTRAST[7..0]" (rect 0 0 134 12)(font "Arial" ))
		(text "MULT_CONTRAST[7..0]" (rect 149 59 283 71)(font "Arial" ))
		(line (pt 304 64)(pt 288 64)(line_width 3))
	)
	(parameter
		"idle_s"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"count_s"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 288 144)(line_width 1))
	)
	(annotation_block (parameter)(rect 320 -64 420 16))
)
