// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ladmatr_getinstream (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        inStreamTop_TDATA,
        inStreamTop_TVALID,
        inStreamTop_TREADY,
        inStreamTop_TKEEP,
        inStreamTop_TSTRB,
        inStreamTop_TUSER,
        inStreamTop_TLAST,
        sts_clear,
        in_s2m_len,
        in_pattern,
        buf_r_din,
        buf_r_num_data_valid,
        buf_r_fifo_cap,
        buf_r_full_n,
        buf_r_write,
        count19_din,
        count19_num_data_valid,
        count19_fifo_cap,
        count19_full_n,
        count19_write,
        sts_clear_c_din,
        sts_clear_c_num_data_valid,
        sts_clear_c_fifo_cap,
        sts_clear_c_full_n,
        sts_clear_c_write,
        s2m_len_c_din,
        s2m_len_c_num_data_valid,
        s2m_len_c_fifo_cap,
        s2m_len_c_full_n,
        s2m_len_c_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] inStreamTop_TDATA;
input   inStreamTop_TVALID;
output   inStreamTop_TREADY;
input  [3:0] inStreamTop_TKEEP;
input  [3:0] inStreamTop_TSTRB;
input  [1:0] inStreamTop_TUSER;
input  [0:0] inStreamTop_TLAST;
input  [0:0] sts_clear;
input  [31:0] in_s2m_len;
input  [31:0] in_pattern;
output  [32:0] buf_r_din;
input  [7:0] buf_r_num_data_valid;
input  [7:0] buf_r_fifo_cap;
input   buf_r_full_n;
output   buf_r_write;
output  [31:0] count19_din;
input  [3:0] count19_num_data_valid;
input  [3:0] count19_fifo_cap;
input   count19_full_n;
output   count19_write;
output  [0:0] sts_clear_c_din;
input  [1:0] sts_clear_c_num_data_valid;
input  [1:0] sts_clear_c_fifo_cap;
input   sts_clear_c_full_n;
output   sts_clear_c_write;
output  [31:0] s2m_len_c_din;
input  [1:0] s2m_len_c_num_data_valid;
input  [1:0] s2m_len_c_fifo_cap;
input   s2m_len_c_full_n;
output   s2m_len_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg buf_r_write;
reg count19_write;
reg sts_clear_c_write;
reg s2m_len_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] matched;
reg   [31:0] in_len_V;
reg    inStreamTop_TDATA_blk_n;
wire    ap_CS_fsm_state4;
reg    sts_clear_c_blk_n;
reg    s2m_len_c_blk_n;
wire   [0:0] sts_clear_read_read_fu_82_p2;
wire   [23:0] empty_fu_142_p1;
reg   [23:0] empty_reg_167;
wire    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start;
wire    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_done;
wire    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_idle;
wire    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_ready;
wire   [32:0] grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_buf_r_din;
wire    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_buf_r_write;
wire   [31:0] grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_count19_din;
wire    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_count19_write;
wire    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_inStreamTop_TREADY;
wire   [0:0] grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_matched_o;
wire    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_matched_o_ap_vld;
wire   [31:0] grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o;
wire    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o_ap_vld;
reg    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    ap_block_state1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    regslice_both_inStreamTop_V_data_V_U_apdone_blk;
wire   [31:0] inStreamTop_TDATA_int_regslice;
wire    inStreamTop_TVALID_int_regslice;
reg    inStreamTop_TREADY_int_regslice;
wire    regslice_both_inStreamTop_V_data_V_U_ack_in;
wire    regslice_both_inStreamTop_V_keep_V_U_apdone_blk;
wire   [3:0] inStreamTop_TKEEP_int_regslice;
wire    regslice_both_inStreamTop_V_keep_V_U_vld_out;
wire    regslice_both_inStreamTop_V_keep_V_U_ack_in;
wire    regslice_both_inStreamTop_V_strb_V_U_apdone_blk;
wire   [3:0] inStreamTop_TSTRB_int_regslice;
wire    regslice_both_inStreamTop_V_strb_V_U_vld_out;
wire    regslice_both_inStreamTop_V_strb_V_U_ack_in;
wire    regslice_both_inStreamTop_V_user_V_U_apdone_blk;
wire   [1:0] inStreamTop_TUSER_int_regslice;
wire    regslice_both_inStreamTop_V_user_V_U_vld_out;
wire    regslice_both_inStreamTop_V_user_V_U_ack_in;
wire    regslice_both_inStreamTop_V_last_V_U_apdone_blk;
wire   [0:0] inStreamTop_TLAST_int_regslice;
wire    regslice_both_inStreamTop_V_last_V_U_vld_out;
wire    regslice_both_inStreamTop_V_last_V_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 matched = 1'd0;
#0 in_len_V = 32'd0;
#0 grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg = 1'b0;
end

ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1 grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start),
    .ap_done(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_done),
    .ap_idle(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_idle),
    .ap_ready(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_ready),
    .inStreamTop_TVALID(inStreamTop_TVALID_int_regslice),
    .buf_r_din(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_buf_r_din),
    .buf_r_num_data_valid(8'd0),
    .buf_r_fifo_cap(8'd0),
    .buf_r_full_n(buf_r_full_n),
    .buf_r_write(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_buf_r_write),
    .count19_din(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_count19_din),
    .count19_num_data_valid(4'd0),
    .count19_fifo_cap(4'd0),
    .count19_full_n(count19_full_n),
    .count19_write(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_count19_write),
    .inStreamTop_TDATA(inStreamTop_TDATA_int_regslice),
    .inStreamTop_TREADY(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_inStreamTop_TREADY),
    .inStreamTop_TKEEP(inStreamTop_TKEEP_int_regslice),
    .inStreamTop_TSTRB(inStreamTop_TSTRB_int_regslice),
    .inStreamTop_TUSER(inStreamTop_TUSER_int_regslice),
    .inStreamTop_TLAST(inStreamTop_TLAST_int_regslice),
    .in_s2m_len(in_s2m_len),
    .in_pattern_cast(empty_reg_167),
    .matched_i(matched),
    .matched_o(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_matched_o),
    .matched_o_ap_vld(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_matched_o_ap_vld),
    .in_len_V_i(in_len_V),
    .in_len_V_o(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o),
    .in_len_V_o_ap_vld(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o_ap_vld)
);

ladmatr_regslice_both #(
    .DataWidth( 32 ))
regslice_both_inStreamTop_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(inStreamTop_TDATA),
    .vld_in(inStreamTop_TVALID),
    .ack_in(regslice_both_inStreamTop_V_data_V_U_ack_in),
    .data_out(inStreamTop_TDATA_int_regslice),
    .vld_out(inStreamTop_TVALID_int_regslice),
    .ack_out(inStreamTop_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStreamTop_V_data_V_U_apdone_blk)
);

ladmatr_regslice_both #(
    .DataWidth( 4 ))
regslice_both_inStreamTop_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(inStreamTop_TKEEP),
    .vld_in(inStreamTop_TVALID),
    .ack_in(regslice_both_inStreamTop_V_keep_V_U_ack_in),
    .data_out(inStreamTop_TKEEP_int_regslice),
    .vld_out(regslice_both_inStreamTop_V_keep_V_U_vld_out),
    .ack_out(inStreamTop_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStreamTop_V_keep_V_U_apdone_blk)
);

ladmatr_regslice_both #(
    .DataWidth( 4 ))
regslice_both_inStreamTop_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(inStreamTop_TSTRB),
    .vld_in(inStreamTop_TVALID),
    .ack_in(regslice_both_inStreamTop_V_strb_V_U_ack_in),
    .data_out(inStreamTop_TSTRB_int_regslice),
    .vld_out(regslice_both_inStreamTop_V_strb_V_U_vld_out),
    .ack_out(inStreamTop_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStreamTop_V_strb_V_U_apdone_blk)
);

ladmatr_regslice_both #(
    .DataWidth( 2 ))
regslice_both_inStreamTop_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(inStreamTop_TUSER),
    .vld_in(inStreamTop_TVALID),
    .ack_in(regslice_both_inStreamTop_V_user_V_U_ack_in),
    .data_out(inStreamTop_TUSER_int_regslice),
    .vld_out(regslice_both_inStreamTop_V_user_V_U_vld_out),
    .ack_out(inStreamTop_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStreamTop_V_user_V_U_apdone_blk)
);

ladmatr_regslice_both #(
    .DataWidth( 1 ))
regslice_both_inStreamTop_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(inStreamTop_TLAST),
    .vld_in(inStreamTop_TVALID),
    .ack_in(regslice_both_inStreamTop_V_last_V_U_ack_in),
    .data_out(inStreamTop_TLAST_int_regslice),
    .vld_out(regslice_both_inStreamTop_V_last_V_U_vld_out),
    .ack_out(inStreamTop_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStreamTop_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (inStreamTop_TVALID_int_regslice == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_ready == 1'b1)) begin
            grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((sts_clear_read_read_fu_82_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (inStreamTop_TVALID_int_regslice == 1'b1))) begin
        in_len_V <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o_ap_vld == 1'b1))) begin
        in_len_V <= grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (inStreamTop_TVALID_int_regslice == 1'b1))) begin
        matched <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_matched_o_ap_vld == 1'b1))) begin
        matched <= grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_matched_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_167 <= empty_fu_142_p1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (s2m_len_c_full_n == 1'b0) | (sts_clear_c_full_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((inStreamTop_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (inStreamTop_TVALID_int_regslice == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (inStreamTop_TVALID_int_regslice == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_r_write = grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_buf_r_write;
    end else begin
        buf_r_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        count19_write = grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_count19_write;
    end else begin
        count19_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        inStreamTop_TDATA_blk_n = inStreamTop_TVALID_int_regslice;
    end else begin
        inStreamTop_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (inStreamTop_TVALID_int_regslice == 1'b1))) begin
        inStreamTop_TREADY_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inStreamTop_TREADY_int_regslice = grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_inStreamTop_TREADY;
    end else begin
        inStreamTop_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        s2m_len_c_blk_n = s2m_len_c_full_n;
    end else begin
        s2m_len_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (s2m_len_c_full_n == 1'b0) | (sts_clear_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        s2m_len_c_write = 1'b1;
    end else begin
        s2m_len_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        sts_clear_c_blk_n = sts_clear_c_full_n;
    end else begin
        sts_clear_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (s2m_len_c_full_n == 1'b0) | (sts_clear_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        sts_clear_c_write = 1'b1;
    end else begin
        sts_clear_c_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (s2m_len_c_full_n == 1'b0) | (sts_clear_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (inStreamTop_TVALID_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (s2m_len_c_full_n == 1'b0) | (sts_clear_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign buf_r_din = grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_buf_r_din;

assign count19_din = grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_count19_din;

assign empty_fu_142_p1 = in_pattern[23:0];

assign grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start = grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg;

assign inStreamTop_TREADY = regslice_both_inStreamTop_V_data_V_U_ack_in;

assign s2m_len_c_din = in_s2m_len;

assign sts_clear_c_din = sts_clear;

assign sts_clear_read_read_fu_82_p2 = sts_clear;

endmodule //ladmatr_getinstream
