;redcode
;assert 1
	SPL 0, #-22
	MOV -1, <-26
	SPL 249, 60
	ADD 271, @60
	ADD 271, @60
	SUB @121, 106
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -1, <-26
	JMP <-154, 107
	JMP -9, @-12
	MOV -1, <-26
	MOV -9, <-20
	SUB @129, 106
	SUB @129, 106
	SUB @129, 106
	ADD 10, 20
	MOV -9, <-20
	MOV -1, <-26
	JMN @18, #20
	JMZ <129, 106
	SPL 100, 200
	MOV -1, <-26
	SLT 700, -0
	ADD <-94, <50
	JMZ 94, @20
	SUB @24, 4
	SUB @18, @18
	SUB @26, 4
	JMN @18, #20
	SUB @18, @18
	SUB @18, @18
	JMP @72, #200
	SUB @-9, @2
	JMZ 96, @20
	JMZ 94, @20
	JMZ 94, @20
	SPL 0, #-22
	JMN @18, #20
	MOV -1, <-26
	JMN @18, #20
	JMN @18, #20
	SPL 0, #-22
	ADD 271, @60
	SPL 0, #-22
	SPL 0, #-22
	MOV -1, <-26
