digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002566" [label="(Call,op->operands[0].reg << 3)"];
"1002590" [label="(Call,op->operands[0].reg << 3)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002045" [label="(Identifier,op)"];
"1002796" [label="(Call,op->operands[0].reg << 3)"];
"1002314" [label="(Call,(ut32)op->operands[0].reg)"];
"1002029" [label="(ControlStructure,if (op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED))"];
"1002167" [label="(Identifier,op)"];
"1002050" [label="(Identifier,X86R_UNDEFINED)"];
"1002388" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002039" [label="(Identifier,X86R_EAX)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1003220" [label="(MethodReturn,static int)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002041" [label="(Call,op->operands[1].regs[0])"];
"1002651" [label="(Call,op->operands[0].reg << 3)"];
"1002925" [label="(Call,op->operands[0].reg << 3)"];
"1002229" [label="(Call,op->operands[0].reg << 3)"];
"1003048" [label="(Call,op->operands[0].reg << 3)"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1002032" [label="(Call,op->operands[0].reg)"];
"1002290" [label="(Call,op->operands[1].regs[0] % 6)"];
"1002541" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002055" [label="(Identifier,a)"];
"1002201" [label="(Call,op->operands[0].reg < 4)"];
"1002030" -> "1002029"  [label="AST: "];
"1002030" -> "1002031"  [label="CFG: "];
"1002030" -> "1002040"  [label="CFG: "];
"1002031" -> "1002030"  [label="AST: "];
"1002040" -> "1002030"  [label="AST: "];
"1002055" -> "1002030"  [label="CFG: "];
"1002167" -> "1002030"  [label="CFG: "];
"1002030" -> "1003220"  [label="DDG: op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED"];
"1002030" -> "1003220"  [label="DDG: op->operands[0].reg == X86R_EAX"];
"1002030" -> "1003220"  [label="DDG: op->operands[1].regs[0] == X86R_UNDEFINED"];
"1002031" -> "1002030"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="DDG: X86R_EAX"];
"1002040" -> "1002030"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002030"  [label="DDG: X86R_UNDEFINED"];
"1002031" -> "1002039"  [label="CFG: "];
"1002032" -> "1002031"  [label="AST: "];
"1002039" -> "1002031"  [label="AST: "];
"1002045" -> "1002031"  [label="CFG: "];
"1002031" -> "1003220"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003220"  [label="DDG: X86R_EAX"];
"1002031" -> "1002201"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002229"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002314"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002566"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002590"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002651"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002796"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002925"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003048"  [label="DDG: op->operands[0].reg"];
"1002040" -> "1002050"  [label="CFG: "];
"1002041" -> "1002040"  [label="AST: "];
"1002050" -> "1002040"  [label="AST: "];
"1002040" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1003220"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002172"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002290"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002388"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002541"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002541"  [label="DDG: X86R_UNDEFINED"];
}
