|sram
DataOut[0] <= DataOut~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE
Reg[0] => sram_register:inst30.Sel
Reg[0] => inst31[15].OE
Reg[0] => inst31[14].OE
Reg[0] => inst31[13].OE
Reg[0] => inst31[12].OE
Reg[0] => inst31[11].OE
Reg[0] => inst31[10].OE
Reg[0] => inst31[9].OE
Reg[0] => inst31[8].OE
Reg[0] => inst31[7].OE
Reg[0] => inst31[6].OE
Reg[0] => inst31[5].OE
Reg[0] => inst31[4].OE
Reg[0] => inst31[3].OE
Reg[0] => inst31[2].OE
Reg[0] => inst31[1].OE
Reg[0] => inst31[0].OE
Reg[1] => sram_register:inst28.Sel
Reg[1] => inst29[15].OE
Reg[1] => inst29[14].OE
Reg[1] => inst29[13].OE
Reg[1] => inst29[12].OE
Reg[1] => inst29[11].OE
Reg[1] => inst29[10].OE
Reg[1] => inst29[9].OE
Reg[1] => inst29[8].OE
Reg[1] => inst29[7].OE
Reg[1] => inst29[6].OE
Reg[1] => inst29[5].OE
Reg[1] => inst29[4].OE
Reg[1] => inst29[3].OE
Reg[1] => inst29[2].OE
Reg[1] => inst29[1].OE
Reg[1] => inst29[0].OE
Reg[2] => sram_register:inst26.Sel
Reg[2] => inst27[15].OE
Reg[2] => inst27[14].OE
Reg[2] => inst27[13].OE
Reg[2] => inst27[12].OE
Reg[2] => inst27[11].OE
Reg[2] => inst27[10].OE
Reg[2] => inst27[9].OE
Reg[2] => inst27[8].OE
Reg[2] => inst27[7].OE
Reg[2] => inst27[6].OE
Reg[2] => inst27[5].OE
Reg[2] => inst27[4].OE
Reg[2] => inst27[3].OE
Reg[2] => inst27[2].OE
Reg[2] => inst27[1].OE
Reg[2] => inst27[0].OE
Reg[3] => sram_register:inst24.Sel
Reg[3] => inst25[15].OE
Reg[3] => inst25[14].OE
Reg[3] => inst25[13].OE
Reg[3] => inst25[12].OE
Reg[3] => inst25[11].OE
Reg[3] => inst25[10].OE
Reg[3] => inst25[9].OE
Reg[3] => inst25[8].OE
Reg[3] => inst25[7].OE
Reg[3] => inst25[6].OE
Reg[3] => inst25[5].OE
Reg[3] => inst25[4].OE
Reg[3] => inst25[3].OE
Reg[3] => inst25[2].OE
Reg[3] => inst25[1].OE
Reg[3] => inst25[0].OE
Reg[4] => sram_register:inst14.Sel
Reg[4] => inst15[15].OE
Reg[4] => inst15[14].OE
Reg[4] => inst15[13].OE
Reg[4] => inst15[12].OE
Reg[4] => inst15[11].OE
Reg[4] => inst15[10].OE
Reg[4] => inst15[9].OE
Reg[4] => inst15[8].OE
Reg[4] => inst15[7].OE
Reg[4] => inst15[6].OE
Reg[4] => inst15[5].OE
Reg[4] => inst15[4].OE
Reg[4] => inst15[3].OE
Reg[4] => inst15[2].OE
Reg[4] => inst15[1].OE
Reg[4] => inst15[0].OE
Reg[5] => sram_register:inst12.Sel
Reg[5] => inst13[15].OE
Reg[5] => inst13[14].OE
Reg[5] => inst13[13].OE
Reg[5] => inst13[12].OE
Reg[5] => inst13[11].OE
Reg[5] => inst13[10].OE
Reg[5] => inst13[9].OE
Reg[5] => inst13[8].OE
Reg[5] => inst13[7].OE
Reg[5] => inst13[6].OE
Reg[5] => inst13[5].OE
Reg[5] => inst13[4].OE
Reg[5] => inst13[3].OE
Reg[5] => inst13[2].OE
Reg[5] => inst13[1].OE
Reg[5] => inst13[0].OE
Reg[6] => sram_register:inst10.Sel
Reg[6] => inst11[15].OE
Reg[6] => inst11[14].OE
Reg[6] => inst11[13].OE
Reg[6] => inst11[12].OE
Reg[6] => inst11[11].OE
Reg[6] => inst11[10].OE
Reg[6] => inst11[9].OE
Reg[6] => inst11[8].OE
Reg[6] => inst11[7].OE
Reg[6] => inst11[6].OE
Reg[6] => inst11[5].OE
Reg[6] => inst11[4].OE
Reg[6] => inst11[3].OE
Reg[6] => inst11[2].OE
Reg[6] => inst11[1].OE
Reg[6] => inst11[0].OE
Reg[7] => sram_register:inst8.Sel
Reg[7] => inst9[15].OE
Reg[7] => inst9[14].OE
Reg[7] => inst9[13].OE
Reg[7] => inst9[12].OE
Reg[7] => inst9[11].OE
Reg[7] => inst9[10].OE
Reg[7] => inst9[9].OE
Reg[7] => inst9[8].OE
Reg[7] => inst9[7].OE
Reg[7] => inst9[6].OE
Reg[7] => inst9[5].OE
Reg[7] => inst9[4].OE
Reg[7] => inst9[3].OE
Reg[7] => inst9[2].OE
Reg[7] => inst9[1].OE
Reg[7] => inst9[0].OE
Reg[8] => sram_register:inst22.Sel
Reg[8] => inst23[15].OE
Reg[8] => inst23[14].OE
Reg[8] => inst23[13].OE
Reg[8] => inst23[12].OE
Reg[8] => inst23[11].OE
Reg[8] => inst23[10].OE
Reg[8] => inst23[9].OE
Reg[8] => inst23[8].OE
Reg[8] => inst23[7].OE
Reg[8] => inst23[6].OE
Reg[8] => inst23[5].OE
Reg[8] => inst23[4].OE
Reg[8] => inst23[3].OE
Reg[8] => inst23[2].OE
Reg[8] => inst23[1].OE
Reg[8] => inst23[0].OE
Reg[9] => sram_register:inst18.Sel
Reg[9] => inst19[15].OE
Reg[9] => inst19[14].OE
Reg[9] => inst19[13].OE
Reg[9] => inst19[12].OE
Reg[9] => inst19[11].OE
Reg[9] => inst19[10].OE
Reg[9] => inst19[9].OE
Reg[9] => inst19[8].OE
Reg[9] => inst19[7].OE
Reg[9] => inst19[6].OE
Reg[9] => inst19[5].OE
Reg[9] => inst19[4].OE
Reg[9] => inst19[3].OE
Reg[9] => inst19[2].OE
Reg[9] => inst19[1].OE
Reg[9] => inst19[0].OE
Reg[10] => sram_register:inst17.Sel
Reg[10] => inst20[15].OE
Reg[10] => inst20[14].OE
Reg[10] => inst20[13].OE
Reg[10] => inst20[12].OE
Reg[10] => inst20[11].OE
Reg[10] => inst20[10].OE
Reg[10] => inst20[9].OE
Reg[10] => inst20[8].OE
Reg[10] => inst20[7].OE
Reg[10] => inst20[6].OE
Reg[10] => inst20[5].OE
Reg[10] => inst20[4].OE
Reg[10] => inst20[3].OE
Reg[10] => inst20[2].OE
Reg[10] => inst20[1].OE
Reg[10] => inst20[0].OE
Reg[11] => sram_register:inst16.Sel
Reg[11] => inst21[15].OE
Reg[11] => inst21[14].OE
Reg[11] => inst21[13].OE
Reg[11] => inst21[12].OE
Reg[11] => inst21[11].OE
Reg[11] => inst21[10].OE
Reg[11] => inst21[9].OE
Reg[11] => inst21[8].OE
Reg[11] => inst21[7].OE
Reg[11] => inst21[6].OE
Reg[11] => inst21[5].OE
Reg[11] => inst21[4].OE
Reg[11] => inst21[3].OE
Reg[11] => inst21[2].OE
Reg[11] => inst21[1].OE
Reg[11] => inst21[0].OE
Reg[12] => sram_register:inst3.Sel
Reg[12] => inst4[15].OE
Reg[12] => inst4[14].OE
Reg[12] => inst4[13].OE
Reg[12] => inst4[12].OE
Reg[12] => inst4[11].OE
Reg[12] => inst4[10].OE
Reg[12] => inst4[9].OE
Reg[12] => inst4[8].OE
Reg[12] => inst4[7].OE
Reg[12] => inst4[6].OE
Reg[12] => inst4[5].OE
Reg[12] => inst4[4].OE
Reg[12] => inst4[3].OE
Reg[12] => inst4[2].OE
Reg[12] => inst4[1].OE
Reg[12] => inst4[0].OE
Reg[13] => sram_register:inst2.Sel
Reg[13] => inst5[15].OE
Reg[13] => inst5[14].OE
Reg[13] => inst5[13].OE
Reg[13] => inst5[12].OE
Reg[13] => inst5[11].OE
Reg[13] => inst5[10].OE
Reg[13] => inst5[9].OE
Reg[13] => inst5[8].OE
Reg[13] => inst5[7].OE
Reg[13] => inst5[6].OE
Reg[13] => inst5[5].OE
Reg[13] => inst5[4].OE
Reg[13] => inst5[3].OE
Reg[13] => inst5[2].OE
Reg[13] => inst5[1].OE
Reg[13] => inst5[0].OE
Reg[14] => sram_register:inst1.Sel
Reg[14] => inst6[15].OE
Reg[14] => inst6[14].OE
Reg[14] => inst6[13].OE
Reg[14] => inst6[12].OE
Reg[14] => inst6[11].OE
Reg[14] => inst6[10].OE
Reg[14] => inst6[9].OE
Reg[14] => inst6[8].OE
Reg[14] => inst6[7].OE
Reg[14] => inst6[6].OE
Reg[14] => inst6[5].OE
Reg[14] => inst6[4].OE
Reg[14] => inst6[3].OE
Reg[14] => inst6[2].OE
Reg[14] => inst6[1].OE
Reg[14] => inst6[0].OE
Reg[15] => sram_register:inst.Sel
Reg[15] => inst7[15].OE
Reg[15] => inst7[14].OE
Reg[15] => inst7[13].OE
Reg[15] => inst7[12].OE
Reg[15] => inst7[11].OE
Reg[15] => inst7[10].OE
Reg[15] => inst7[9].OE
Reg[15] => inst7[8].OE
Reg[15] => inst7[7].OE
Reg[15] => inst7[6].OE
Reg[15] => inst7[5].OE
Reg[15] => inst7[4].OE
Reg[15] => inst7[3].OE
Reg[15] => inst7[2].OE
Reg[15] => inst7[1].OE
Reg[15] => inst7[0].OE
WE => sram_register:inst.Write_Enable
WE => sram_register:inst8.Write_Enable
WE => sram_register:inst1.Write_Enable
WE => sram_register:inst10.Write_Enable
WE => sram_register:inst2.Write_Enable
WE => sram_register:inst12.Write_Enable
WE => sram_register:inst3.Write_Enable
WE => sram_register:inst14.Write_Enable
WE => sram_register:inst16.Write_Enable
WE => sram_register:inst24.Write_Enable
WE => sram_register:inst17.Write_Enable
WE => sram_register:inst26.Write_Enable
WE => sram_register:inst18.Write_Enable
WE => sram_register:inst28.Write_Enable
WE => sram_register:inst22.Write_Enable
WE => sram_register:inst30.Write_Enable
CS => sram_register:inst.Chip_Select
CS => sram_register:inst8.Chip_Select
CS => sram_register:inst1.Chip_Select
CS => sram_register:inst10.Chip_Select
CS => sram_register:inst2.Chip_Select
CS => sram_register:inst12.Chip_Select
CS => sram_register:inst3.Chip_Select
CS => sram_register:inst14.Chip_Select
CS => sram_register:inst16.Chip_Select
CS => sram_register:inst24.Chip_Select
CS => sram_register:inst17.Chip_Select
CS => sram_register:inst26.Chip_Select
CS => sram_register:inst18.Chip_Select
CS => sram_register:inst28.Chip_Select
CS => sram_register:inst22.Chip_Select
CS => sram_register:inst30.Chip_Select
OE => sram_register:inst.Output_Enable
OE => sram_register:inst8.Output_Enable
OE => sram_register:inst1.Output_Enable
OE => sram_register:inst10.Output_Enable
OE => sram_register:inst2.Output_Enable
OE => sram_register:inst12.Output_Enable
OE => sram_register:inst3.Output_Enable
OE => sram_register:inst14.Output_Enable
OE => sram_register:inst16.Output_Enable
OE => sram_register:inst24.Output_Enable
OE => sram_register:inst17.Output_Enable
OE => sram_register:inst26.Output_Enable
OE => sram_register:inst18.Output_Enable
OE => sram_register:inst28.Output_Enable
OE => sram_register:inst22.Output_Enable
OE => sram_register:inst30.Output_Enable
DataIn[0] => sram_register:inst.DataIn[0]
DataIn[0] => sram_register:inst8.DataIn[0]
DataIn[0] => sram_register:inst1.DataIn[0]
DataIn[0] => sram_register:inst10.DataIn[0]
DataIn[0] => sram_register:inst2.DataIn[0]
DataIn[0] => sram_register:inst12.DataIn[0]
DataIn[0] => sram_register:inst3.DataIn[0]
DataIn[0] => sram_register:inst14.DataIn[0]
DataIn[0] => sram_register:inst16.DataIn[0]
DataIn[0] => sram_register:inst24.DataIn[0]
DataIn[0] => sram_register:inst17.DataIn[0]
DataIn[0] => sram_register:inst26.DataIn[0]
DataIn[0] => sram_register:inst18.DataIn[0]
DataIn[0] => sram_register:inst28.DataIn[0]
DataIn[0] => sram_register:inst22.DataIn[0]
DataIn[0] => sram_register:inst30.DataIn[0]
DataIn[1] => sram_register:inst.DataIn[1]
DataIn[1] => sram_register:inst8.DataIn[1]
DataIn[1] => sram_register:inst1.DataIn[1]
DataIn[1] => sram_register:inst10.DataIn[1]
DataIn[1] => sram_register:inst2.DataIn[1]
DataIn[1] => sram_register:inst12.DataIn[1]
DataIn[1] => sram_register:inst3.DataIn[1]
DataIn[1] => sram_register:inst14.DataIn[1]
DataIn[1] => sram_register:inst16.DataIn[1]
DataIn[1] => sram_register:inst24.DataIn[1]
DataIn[1] => sram_register:inst17.DataIn[1]
DataIn[1] => sram_register:inst26.DataIn[1]
DataIn[1] => sram_register:inst18.DataIn[1]
DataIn[1] => sram_register:inst28.DataIn[1]
DataIn[1] => sram_register:inst22.DataIn[1]
DataIn[1] => sram_register:inst30.DataIn[1]
DataIn[2] => sram_register:inst.DataIn[2]
DataIn[2] => sram_register:inst8.DataIn[2]
DataIn[2] => sram_register:inst1.DataIn[2]
DataIn[2] => sram_register:inst10.DataIn[2]
DataIn[2] => sram_register:inst2.DataIn[2]
DataIn[2] => sram_register:inst12.DataIn[2]
DataIn[2] => sram_register:inst3.DataIn[2]
DataIn[2] => sram_register:inst14.DataIn[2]
DataIn[2] => sram_register:inst16.DataIn[2]
DataIn[2] => sram_register:inst24.DataIn[2]
DataIn[2] => sram_register:inst17.DataIn[2]
DataIn[2] => sram_register:inst26.DataIn[2]
DataIn[2] => sram_register:inst18.DataIn[2]
DataIn[2] => sram_register:inst28.DataIn[2]
DataIn[2] => sram_register:inst22.DataIn[2]
DataIn[2] => sram_register:inst30.DataIn[2]
DataIn[3] => sram_register:inst.DataIn[3]
DataIn[3] => sram_register:inst8.DataIn[3]
DataIn[3] => sram_register:inst1.DataIn[3]
DataIn[3] => sram_register:inst10.DataIn[3]
DataIn[3] => sram_register:inst2.DataIn[3]
DataIn[3] => sram_register:inst12.DataIn[3]
DataIn[3] => sram_register:inst3.DataIn[3]
DataIn[3] => sram_register:inst14.DataIn[3]
DataIn[3] => sram_register:inst16.DataIn[3]
DataIn[3] => sram_register:inst24.DataIn[3]
DataIn[3] => sram_register:inst17.DataIn[3]
DataIn[3] => sram_register:inst26.DataIn[3]
DataIn[3] => sram_register:inst18.DataIn[3]
DataIn[3] => sram_register:inst28.DataIn[3]
DataIn[3] => sram_register:inst22.DataIn[3]
DataIn[3] => sram_register:inst30.DataIn[3]
DataIn[4] => sram_register:inst.DataIn[4]
DataIn[4] => sram_register:inst8.DataIn[4]
DataIn[4] => sram_register:inst1.DataIn[4]
DataIn[4] => sram_register:inst10.DataIn[4]
DataIn[4] => sram_register:inst2.DataIn[4]
DataIn[4] => sram_register:inst12.DataIn[4]
DataIn[4] => sram_register:inst3.DataIn[4]
DataIn[4] => sram_register:inst14.DataIn[4]
DataIn[4] => sram_register:inst16.DataIn[4]
DataIn[4] => sram_register:inst24.DataIn[4]
DataIn[4] => sram_register:inst17.DataIn[4]
DataIn[4] => sram_register:inst26.DataIn[4]
DataIn[4] => sram_register:inst18.DataIn[4]
DataIn[4] => sram_register:inst28.DataIn[4]
DataIn[4] => sram_register:inst22.DataIn[4]
DataIn[4] => sram_register:inst30.DataIn[4]
DataIn[5] => sram_register:inst.DataIn[5]
DataIn[5] => sram_register:inst8.DataIn[5]
DataIn[5] => sram_register:inst1.DataIn[5]
DataIn[5] => sram_register:inst10.DataIn[5]
DataIn[5] => sram_register:inst2.DataIn[5]
DataIn[5] => sram_register:inst12.DataIn[5]
DataIn[5] => sram_register:inst3.DataIn[5]
DataIn[5] => sram_register:inst14.DataIn[5]
DataIn[5] => sram_register:inst16.DataIn[5]
DataIn[5] => sram_register:inst24.DataIn[5]
DataIn[5] => sram_register:inst17.DataIn[5]
DataIn[5] => sram_register:inst26.DataIn[5]
DataIn[5] => sram_register:inst18.DataIn[5]
DataIn[5] => sram_register:inst28.DataIn[5]
DataIn[5] => sram_register:inst22.DataIn[5]
DataIn[5] => sram_register:inst30.DataIn[5]
DataIn[6] => sram_register:inst.DataIn[6]
DataIn[6] => sram_register:inst8.DataIn[6]
DataIn[6] => sram_register:inst1.DataIn[6]
DataIn[6] => sram_register:inst10.DataIn[6]
DataIn[6] => sram_register:inst2.DataIn[6]
DataIn[6] => sram_register:inst12.DataIn[6]
DataIn[6] => sram_register:inst3.DataIn[6]
DataIn[6] => sram_register:inst14.DataIn[6]
DataIn[6] => sram_register:inst16.DataIn[6]
DataIn[6] => sram_register:inst24.DataIn[6]
DataIn[6] => sram_register:inst17.DataIn[6]
DataIn[6] => sram_register:inst26.DataIn[6]
DataIn[6] => sram_register:inst18.DataIn[6]
DataIn[6] => sram_register:inst28.DataIn[6]
DataIn[6] => sram_register:inst22.DataIn[6]
DataIn[6] => sram_register:inst30.DataIn[6]
DataIn[7] => sram_register:inst.DataIn[7]
DataIn[7] => sram_register:inst8.DataIn[7]
DataIn[7] => sram_register:inst1.DataIn[7]
DataIn[7] => sram_register:inst10.DataIn[7]
DataIn[7] => sram_register:inst2.DataIn[7]
DataIn[7] => sram_register:inst12.DataIn[7]
DataIn[7] => sram_register:inst3.DataIn[7]
DataIn[7] => sram_register:inst14.DataIn[7]
DataIn[7] => sram_register:inst16.DataIn[7]
DataIn[7] => sram_register:inst24.DataIn[7]
DataIn[7] => sram_register:inst17.DataIn[7]
DataIn[7] => sram_register:inst26.DataIn[7]
DataIn[7] => sram_register:inst18.DataIn[7]
DataIn[7] => sram_register:inst28.DataIn[7]
DataIn[7] => sram_register:inst22.DataIn[7]
DataIn[7] => sram_register:inst30.DataIn[7]
DataIn[8] => sram_register:inst.DataIn[8]
DataIn[8] => sram_register:inst8.DataIn[8]
DataIn[8] => sram_register:inst1.DataIn[8]
DataIn[8] => sram_register:inst10.DataIn[8]
DataIn[8] => sram_register:inst2.DataIn[8]
DataIn[8] => sram_register:inst12.DataIn[8]
DataIn[8] => sram_register:inst3.DataIn[8]
DataIn[8] => sram_register:inst14.DataIn[8]
DataIn[8] => sram_register:inst16.DataIn[8]
DataIn[8] => sram_register:inst24.DataIn[8]
DataIn[8] => sram_register:inst17.DataIn[8]
DataIn[8] => sram_register:inst26.DataIn[8]
DataIn[8] => sram_register:inst18.DataIn[8]
DataIn[8] => sram_register:inst28.DataIn[8]
DataIn[8] => sram_register:inst22.DataIn[8]
DataIn[8] => sram_register:inst30.DataIn[8]
DataIn[9] => sram_register:inst.DataIn[9]
DataIn[9] => sram_register:inst8.DataIn[9]
DataIn[9] => sram_register:inst1.DataIn[9]
DataIn[9] => sram_register:inst10.DataIn[9]
DataIn[9] => sram_register:inst2.DataIn[9]
DataIn[9] => sram_register:inst12.DataIn[9]
DataIn[9] => sram_register:inst3.DataIn[9]
DataIn[9] => sram_register:inst14.DataIn[9]
DataIn[9] => sram_register:inst16.DataIn[9]
DataIn[9] => sram_register:inst24.DataIn[9]
DataIn[9] => sram_register:inst17.DataIn[9]
DataIn[9] => sram_register:inst26.DataIn[9]
DataIn[9] => sram_register:inst18.DataIn[9]
DataIn[9] => sram_register:inst28.DataIn[9]
DataIn[9] => sram_register:inst22.DataIn[9]
DataIn[9] => sram_register:inst30.DataIn[9]
DataIn[10] => sram_register:inst.DataIn[10]
DataIn[10] => sram_register:inst8.DataIn[10]
DataIn[10] => sram_register:inst1.DataIn[10]
DataIn[10] => sram_register:inst10.DataIn[10]
DataIn[10] => sram_register:inst2.DataIn[10]
DataIn[10] => sram_register:inst12.DataIn[10]
DataIn[10] => sram_register:inst3.DataIn[10]
DataIn[10] => sram_register:inst14.DataIn[10]
DataIn[10] => sram_register:inst16.DataIn[10]
DataIn[10] => sram_register:inst24.DataIn[10]
DataIn[10] => sram_register:inst17.DataIn[10]
DataIn[10] => sram_register:inst26.DataIn[10]
DataIn[10] => sram_register:inst18.DataIn[10]
DataIn[10] => sram_register:inst28.DataIn[10]
DataIn[10] => sram_register:inst22.DataIn[10]
DataIn[10] => sram_register:inst30.DataIn[10]
DataIn[11] => sram_register:inst.DataIn[11]
DataIn[11] => sram_register:inst8.DataIn[11]
DataIn[11] => sram_register:inst1.DataIn[11]
DataIn[11] => sram_register:inst10.DataIn[11]
DataIn[11] => sram_register:inst2.DataIn[11]
DataIn[11] => sram_register:inst12.DataIn[11]
DataIn[11] => sram_register:inst3.DataIn[11]
DataIn[11] => sram_register:inst14.DataIn[11]
DataIn[11] => sram_register:inst16.DataIn[11]
DataIn[11] => sram_register:inst24.DataIn[11]
DataIn[11] => sram_register:inst17.DataIn[11]
DataIn[11] => sram_register:inst26.DataIn[11]
DataIn[11] => sram_register:inst18.DataIn[11]
DataIn[11] => sram_register:inst28.DataIn[11]
DataIn[11] => sram_register:inst22.DataIn[11]
DataIn[11] => sram_register:inst30.DataIn[11]
DataIn[12] => sram_register:inst.DataIn[12]
DataIn[12] => sram_register:inst8.DataIn[12]
DataIn[12] => sram_register:inst1.DataIn[12]
DataIn[12] => sram_register:inst10.DataIn[12]
DataIn[12] => sram_register:inst2.DataIn[12]
DataIn[12] => sram_register:inst12.DataIn[12]
DataIn[12] => sram_register:inst3.DataIn[12]
DataIn[12] => sram_register:inst14.DataIn[12]
DataIn[12] => sram_register:inst16.DataIn[12]
DataIn[12] => sram_register:inst24.DataIn[12]
DataIn[12] => sram_register:inst17.DataIn[12]
DataIn[12] => sram_register:inst26.DataIn[12]
DataIn[12] => sram_register:inst18.DataIn[12]
DataIn[12] => sram_register:inst28.DataIn[12]
DataIn[12] => sram_register:inst22.DataIn[12]
DataIn[12] => sram_register:inst30.DataIn[12]
DataIn[13] => sram_register:inst.DataIn[13]
DataIn[13] => sram_register:inst8.DataIn[13]
DataIn[13] => sram_register:inst1.DataIn[13]
DataIn[13] => sram_register:inst10.DataIn[13]
DataIn[13] => sram_register:inst2.DataIn[13]
DataIn[13] => sram_register:inst12.DataIn[13]
DataIn[13] => sram_register:inst3.DataIn[13]
DataIn[13] => sram_register:inst14.DataIn[13]
DataIn[13] => sram_register:inst16.DataIn[13]
DataIn[13] => sram_register:inst24.DataIn[13]
DataIn[13] => sram_register:inst17.DataIn[13]
DataIn[13] => sram_register:inst26.DataIn[13]
DataIn[13] => sram_register:inst18.DataIn[13]
DataIn[13] => sram_register:inst28.DataIn[13]
DataIn[13] => sram_register:inst22.DataIn[13]
DataIn[13] => sram_register:inst30.DataIn[13]
DataIn[14] => sram_register:inst.DataIn[14]
DataIn[14] => sram_register:inst8.DataIn[14]
DataIn[14] => sram_register:inst1.DataIn[14]
DataIn[14] => sram_register:inst10.DataIn[14]
DataIn[14] => sram_register:inst2.DataIn[14]
DataIn[14] => sram_register:inst12.DataIn[14]
DataIn[14] => sram_register:inst3.DataIn[14]
DataIn[14] => sram_register:inst14.DataIn[14]
DataIn[14] => sram_register:inst16.DataIn[14]
DataIn[14] => sram_register:inst24.DataIn[14]
DataIn[14] => sram_register:inst17.DataIn[14]
DataIn[14] => sram_register:inst26.DataIn[14]
DataIn[14] => sram_register:inst18.DataIn[14]
DataIn[14] => sram_register:inst28.DataIn[14]
DataIn[14] => sram_register:inst22.DataIn[14]
DataIn[14] => sram_register:inst30.DataIn[14]
DataIn[15] => sram_register:inst.DataIn[15]
DataIn[15] => sram_register:inst8.DataIn[15]
DataIn[15] => sram_register:inst1.DataIn[15]
DataIn[15] => sram_register:inst10.DataIn[15]
DataIn[15] => sram_register:inst2.DataIn[15]
DataIn[15] => sram_register:inst12.DataIn[15]
DataIn[15] => sram_register:inst3.DataIn[15]
DataIn[15] => sram_register:inst14.DataIn[15]
DataIn[15] => sram_register:inst16.DataIn[15]
DataIn[15] => sram_register:inst24.DataIn[15]
DataIn[15] => sram_register:inst17.DataIn[15]
DataIn[15] => sram_register:inst26.DataIn[15]
DataIn[15] => sram_register:inst18.DataIn[15]
DataIn[15] => sram_register:inst28.DataIn[15]
DataIn[15] => sram_register:inst22.DataIn[15]
DataIn[15] => sram_register:inst30.DataIn[15]


|sram|sram_register:inst
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst10|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst10|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst26|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst26|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst18|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst18|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst28|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst28|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst22|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst22|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Sel => sram_cell:cell0.CS
Sel => sram_cell:cell1.CS
Sel => sram_cell:cell2.CS
Sel => sram_cell:cell3.CS
Sel => sram_cell:cell4.CS
Sel => sram_cell:cell5.CS
Sel => sram_cell:cell6.CS
Sel => sram_cell:cell7.CS
Sel => sram_cell:cell8.CS
Sel => sram_cell:cell9.CS
Sel => sram_cell:cell10.CS
Sel => sram_cell:cell11.CS
Sel => sram_cell:cell12.CS
Sel => sram_cell:cell13.CS
Sel => sram_cell:cell14.CS
Sel => sram_cell:cell15.CS
Write_Enable => comb~0.IN0
Write_Enable => comb~1.IN0
Write_Enable => comb~2.IN0
Write_Enable => comb~3.IN0
Write_Enable => comb~4.IN0
Write_Enable => comb~5.IN0
Write_Enable => comb~6.IN0
Write_Enable => comb~7.IN0
Write_Enable => comb~8.IN0
Write_Enable => comb~9.IN0
Write_Enable => comb~10.IN0
Write_Enable => comb~11.IN0
Write_Enable => comb~12.IN0
Write_Enable => comb~13.IN0
Write_Enable => comb~14.IN0
Write_Enable => comb~15.IN0
Chip_Select => comb~0.IN1
Chip_Select => comb~1.IN1
Chip_Select => comb~2.IN1
Chip_Select => comb~3.IN1
Chip_Select => comb~4.IN1
Chip_Select => comb~5.IN1
Chip_Select => comb~6.IN1
Chip_Select => comb~7.IN1
Chip_Select => comb~8.IN1
Chip_Select => comb~9.IN1
Chip_Select => comb~10.IN1
Chip_Select => comb~11.IN1
Chip_Select => comb~12.IN1
Chip_Select => comb~13.IN1
Chip_Select => comb~14.IN1
Chip_Select => comb~15.IN1
Chip_Select => DataOut~16.IN0
Output_Enable => DataOut~16.IN1
DataOut[0] <= DataOut[0]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
CS => comb~0.IN0
CS => DataOut~0.OE
WE => comb~0.IN1
DataOut <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|sram|sram_register:inst30|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


|sram|sram_register:inst30|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q~1.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ~0.DB_MAX_OUTPUT_PORT_TYPE


