// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv_conv,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.912000,HLS_SYN_LAT=8408,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=3890,HLS_SYN_LUT=3332,HLS_VERSION=2020_2}" *)

module conv (
        ap_clk,
        ap_rst_n,
        strm_in_TDATA,
        strm_in_TVALID,
        strm_in_TREADY,
        strm_in_TKEEP,
        strm_in_TSTRB,
        strm_in_TLAST,
        strm_out_TDATA,
        strm_out_TVALID,
        strm_out_TREADY,
        strm_out_TKEEP,
        strm_out_TSTRB,
        strm_out_TLAST,
        filterN,
        kernelN,
        kernelSize,
        mapSizeX,
        mapSizeY,
        relu
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_pp1_stage0 = 17'd256;
parameter    ap_ST_fsm_state16 = 17'd512;
parameter    ap_ST_fsm_state17 = 17'd1024;
parameter    ap_ST_fsm_state18 = 17'd2048;
parameter    ap_ST_fsm_state19 = 17'd4096;
parameter    ap_ST_fsm_state20 = 17'd8192;
parameter    ap_ST_fsm_state21 = 17'd16384;
parameter    ap_ST_fsm_pp2_stage0 = 17'd32768;
parameter    ap_ST_fsm_state35 = 17'd65536;

input   ap_clk;
input   ap_rst_n;
input  [31:0] strm_in_TDATA;
input   strm_in_TVALID;
output   strm_in_TREADY;
input  [3:0] strm_in_TKEEP;
input  [3:0] strm_in_TSTRB;
input  [0:0] strm_in_TLAST;
output  [31:0] strm_out_TDATA;
output   strm_out_TVALID;
input   strm_out_TREADY;
output  [3:0] strm_out_TKEEP;
output  [3:0] strm_out_TSTRB;
output  [0:0] strm_out_TLAST;
input  [31:0] filterN;
input  [31:0] kernelN;
input  [31:0] kernelSize;
input  [31:0] mapSizeX;
input  [31:0] mapSizeY;
input   relu;

 reg    ap_rst_n_inv;
reg    strm_in_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln54_fu_1078_p2;
wire   [0:0] icmp_ln57_fu_1084_p2;
wire   [0:0] icmp_ln58_fu_1089_p2;
wire   [0:0] icmp_ln59_fu_1094_p2;
wire   [0:0] icmp_ln60_fu_1099_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage0;
wire   [0:0] icmp_ln76_fu_1237_p2;
wire   [0:0] icmp_ln79_fu_1247_p2;
wire   [0:0] icmp_ln80_fu_1252_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage0;
wire   [0:0] icmp_ln103_fu_1361_p2;
wire   [0:0] icmp_ln108_fu_1395_p2;
wire   [0:0] icmp_ln109_fu_1400_p2;
wire   [0:0] icmp_ln110_fu_1405_p2;
wire   [0:0] icmp_ln111_fu_1410_p2;
wire   [0:0] icmp_ln112_fu_1415_p2;
wire   [0:0] icmp_ln113_fu_1420_p2;
wire   [0:0] and_ln119_fu_1464_p2;
wire   [0:0] and_ln120_fu_1481_p2;
reg    strm_out_TDATA_blk_n;
reg    ap_enable_reg_pp2_iter11;
reg   [0:0] icmp_ln103_reg_1955;
reg   [0:0] icmp_ln103_reg_1955_pp2_iter10_reg;
reg   [0:0] icmp_ln108_reg_1990;
reg   [0:0] icmp_ln108_reg_1990_pp2_iter10_reg;
reg   [0:0] icmp_ln109_reg_1994;
reg   [0:0] icmp_ln109_reg_1994_pp2_iter10_reg;
reg   [0:0] icmp_ln110_reg_1998;
reg   [0:0] icmp_ln110_reg_1998_pp2_iter10_reg;
reg   [0:0] icmp_ln111_reg_2002;
reg   [0:0] icmp_ln111_reg_2002_pp2_iter10_reg;
reg   [0:0] icmp_ln112_reg_2006;
reg   [0:0] icmp_ln112_reg_2006_pp2_iter10_reg;
reg   [0:0] icmp_ln113_reg_2010;
reg   [0:0] icmp_ln113_reg_2010_pp2_iter10_reg;
reg   [0:0] and_ln119_reg_2030;
reg   [0:0] and_ln119_reg_2030_pp2_iter10_reg;
reg   [0:0] and_ln125_reg_2038;
reg   [0:0] and_ln125_reg_2038_pp2_iter10_reg;
reg    ap_enable_reg_pp2_iter12;
reg   [0:0] icmp_ln103_reg_1955_pp2_iter11_reg;
reg   [0:0] icmp_ln108_reg_1990_pp2_iter11_reg;
reg   [0:0] icmp_ln109_reg_1994_pp2_iter11_reg;
reg   [0:0] icmp_ln110_reg_1998_pp2_iter11_reg;
reg   [0:0] icmp_ln111_reg_2002_pp2_iter11_reg;
reg   [0:0] icmp_ln112_reg_2006_pp2_iter11_reg;
reg   [0:0] icmp_ln113_reg_2010_pp2_iter11_reg;
reg   [0:0] and_ln119_reg_2030_pp2_iter11_reg;
reg   [0:0] and_ln125_reg_2038_pp2_iter11_reg;
reg   [31:0] x_3_reg_496;
reg   [31:0] n_5_reg_507;
reg   [31:0] x_8_reg_518;
reg   [31:0] y_12_reg_724;
reg   [31:0] x_12_reg_736;
reg   [31:0] f_10_reg_748;
reg   [31:0] ky_2_reg_760;
reg   [31:0] kx_1_reg_772;
reg   [31:0] kn_reg_783;
reg   [31:0] y_13_reg_794;
reg   [31:0] x_13_reg_828;
reg   [31:0] f_11_reg_862;
reg   [31:0] ky_4_reg_896;
reg   [31:0] kx_3_reg_928;
reg   [31:0] reg_1000;
reg   [31:0] reg_1000_pp2_iter1_reg;
reg    ap_predicate_op304_read_state22;
reg    ap_block_state22_pp2_stage0_iter0;
wire    ap_block_state23_pp2_stage0_iter1;
wire    ap_block_state24_pp2_stage0_iter2;
wire    ap_block_state25_pp2_stage0_iter3;
wire    ap_block_state26_pp2_stage0_iter4;
wire    ap_block_state27_pp2_stage0_iter5;
wire    ap_block_state28_pp2_stage0_iter6;
wire    ap_block_state29_pp2_stage0_iter7;
wire    ap_block_state30_pp2_stage0_iter8;
wire    ap_block_state31_pp2_stage0_iter9;
wire    ap_block_state32_pp2_stage0_iter10;
reg    ap_predicate_op385_write_state33;
reg    ap_block_state33_pp2_stage0_iter11;
reg    ap_block_state33_io;
reg    ap_predicate_op386_write_state34;
reg    ap_block_state34_pp2_stage0_iter12;
reg    ap_block_state34_io;
reg    ap_block_pp2_stage0_11001;
reg   [31:0] reg_1000_pp2_iter2_reg;
reg   [31:0] reg_1000_pp2_iter3_reg;
reg   [31:0] reg_1000_pp2_iter4_reg;
reg   [31:0] reg_1000_pp2_iter5_reg;
reg   [31:0] reg_1000_pp2_iter6_reg;
wire  signed [6:0] empty_fu_1005_p1;
reg  signed [6:0] empty_reg_1732;
wire  signed [6:0] empty_23_fu_1009_p1;
reg  signed [6:0] empty_23_reg_1738;
wire  signed [10:0] empty_24_fu_1013_p1;
reg  signed [10:0] empty_24_reg_1743;
wire  signed [10:0] empty_25_fu_1017_p1;
reg  signed [10:0] empty_25_reg_1750;
wire   [15:0] empty_26_fu_1021_p1;
reg   [15:0] empty_26_reg_1756;
wire   [15:0] empty_27_fu_1025_p1;
reg   [15:0] empty_27_reg_1761;
wire   [15:0] empty_28_fu_1029_p1;
reg   [15:0] empty_28_reg_1767;
wire   [31:0] f_5_fu_1060_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln50_fu_1054_p2;
wire   [0:0] icmp_ln52_fu_1066_p2;
wire    ap_CS_fsm_state4;
wire   [31:0] n_3_fu_1072_p2;
wire   [31:0] x_10_fu_1123_p2;
reg    ap_predicate_op125_read_state5;
reg    ap_block_state5;
wire   [31:0] y_7_fu_1129_p2;
wire    ap_CS_fsm_state6;
wire   [1:0] y_5_fu_1135_p2;
reg   [1:0] y_5_reg_1817;
wire    ap_CS_fsm_state7;
wire   [10:0] zext_ln72_fu_1147_p1;
reg   [10:0] zext_ln72_reg_1825;
wire   [0:0] icmp_ln72_fu_1141_p2;
wire  signed [31:0] conv50_fu_1171_p1;
reg  signed [31:0] conv50_reg_1837;
wire  signed [31:0] conv63_fu_1179_p1;
reg  signed [31:0] conv63_reg_1842;
wire   [31:0] sub86_fu_1187_p2;
reg   [31:0] sub86_reg_1847;
wire  signed [63:0] accum_V_6_fu_1192_p1;
reg  signed [63:0] accum_V_6_reg_1857;
wire  signed [31:0] sub91_cast_fu_1202_p1;
reg  signed [31:0] sub91_cast_reg_1862;
wire   [31:0] sub105_fu_1206_p2;
reg   [31:0] sub105_reg_1867;
wire  signed [31:0] sext_ln93_fu_1217_p1;
reg  signed [31:0] sext_ln93_reg_1873;
wire   [0:0] icmp_ln74_fu_1231_p2;
wire    ap_CS_fsm_state8;
reg   [0:0] icmp_ln76_reg_1882;
reg    ap_predicate_op183_read_state9;
reg    ap_block_state9_pp1_stage0_iter0;
wire    ap_block_state10_pp1_stage0_iter1;
wire    ap_block_state11_pp1_stage0_iter2;
wire    ap_block_state12_pp1_stage0_iter3;
wire    ap_block_state13_pp1_stage0_iter4;
wire    ap_block_state14_pp1_stage0_iter5;
wire    ap_block_state15_pp1_stage0_iter6;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln76_reg_1882_pp1_iter1_reg;
reg   [0:0] icmp_ln76_reg_1882_pp1_iter2_reg;
reg   [0:0] icmp_ln76_reg_1882_pp1_iter3_reg;
reg   [0:0] icmp_ln76_reg_1882_pp1_iter4_reg;
reg   [0:0] icmp_ln76_reg_1882_pp1_iter5_reg;
reg   [0:0] icmp_ln79_reg_1891;
reg   [0:0] icmp_ln79_reg_1891_pp1_iter1_reg;
reg   [0:0] icmp_ln79_reg_1891_pp1_iter2_reg;
reg   [0:0] icmp_ln79_reg_1891_pp1_iter3_reg;
reg   [0:0] icmp_ln79_reg_1891_pp1_iter4_reg;
reg   [0:0] icmp_ln79_reg_1891_pp1_iter5_reg;
reg   [0:0] icmp_ln80_reg_1895;
reg   [0:0] icmp_ln80_reg_1895_pp1_iter1_reg;
reg   [0:0] icmp_ln80_reg_1895_pp1_iter2_reg;
reg   [0:0] icmp_ln80_reg_1895_pp1_iter3_reg;
reg   [0:0] icmp_ln80_reg_1895_pp1_iter4_reg;
reg   [0:0] icmp_ln80_reg_1895_pp1_iter5_reg;
reg   [31:0] tmp_data_V_reg_1899;
reg   [31:0] tmp_data_V_reg_1899_pp1_iter1_reg;
reg   [31:0] tmp_data_V_reg_1899_pp1_iter2_reg;
reg   [31:0] tmp_data_V_reg_1899_pp1_iter3_reg;
reg   [31:0] tmp_data_V_reg_1899_pp1_iter4_reg;
reg   [31:0] tmp_data_V_reg_1899_pp1_iter5_reg;
wire   [31:0] n_7_fu_1257_p2;
wire   [10:0] trunc_ln76_fu_1263_p1;
reg   [10:0] trunc_ln76_reg_1909;
reg   [10:0] trunc_ln76_reg_1909_pp1_iter2_reg;
reg   [10:0] trunc_ln76_reg_1909_pp1_iter3_reg;
reg   [10:0] trunc_ln76_reg_1909_pp1_iter4_reg;
wire   [31:0] x_5_fu_1271_p2;
wire    ap_CS_fsm_state16;
wire   [31:0] y_8_fu_1309_p2;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln95_fu_1303_p2;
wire   [31:0] x_7_fu_1331_p2;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln97_fu_1325_p2;
wire   [31:0] f_8_fu_1343_p2;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln99_fu_1337_p2;
wire   [0:0] icmp_ln101_fu_1349_p2;
wire    ap_CS_fsm_state21;
wire   [31:0] ky_3_fu_1355_p2;
reg   [0:0] icmp_ln103_reg_1955_pp2_iter1_reg;
reg   [0:0] icmp_ln103_reg_1955_pp2_iter2_reg;
reg   [0:0] icmp_ln103_reg_1955_pp2_iter3_reg;
reg   [0:0] icmp_ln103_reg_1955_pp2_iter4_reg;
reg   [0:0] icmp_ln103_reg_1955_pp2_iter5_reg;
reg   [0:0] icmp_ln103_reg_1955_pp2_iter6_reg;
reg   [0:0] icmp_ln103_reg_1955_pp2_iter7_reg;
reg   [0:0] icmp_ln103_reg_1955_pp2_iter8_reg;
reg   [0:0] icmp_ln103_reg_1955_pp2_iter9_reg;
wire   [6:0] trunc_ln37_1_fu_1367_p1;
reg   [6:0] trunc_ln37_1_reg_1959;
reg   [6:0] trunc_ln37_1_reg_1959_pp2_iter1_reg;
reg   [6:0] trunc_ln37_1_reg_1959_pp2_iter2_reg;
reg   [6:0] trunc_ln37_1_reg_1959_pp2_iter3_reg;
wire   [6:0] trunc_ln37_2_fu_1371_p1;
reg   [6:0] trunc_ln37_2_reg_1964;
reg   [6:0] trunc_ln37_2_reg_1964_pp2_iter1_reg;
wire   [10:0] trunc_ln37_5_fu_1379_p1;
reg   [10:0] trunc_ln37_5_reg_1974;
reg   [10:0] trunc_ln37_5_reg_1974_pp2_iter1_reg;
reg   [10:0] trunc_ln37_5_reg_1974_pp2_iter2_reg;
reg   [10:0] trunc_ln37_5_reg_1974_pp2_iter3_reg;
reg   [10:0] trunc_ln37_5_reg_1974_pp2_iter4_reg;
wire   [1:0] trunc_ln37_6_fu_1383_p1;
reg   [1:0] trunc_ln37_6_reg_1980;
reg   [1:0] trunc_ln37_6_reg_1980_pp2_iter1_reg;
reg   [1:0] trunc_ln37_6_reg_1980_pp2_iter2_reg;
reg   [0:0] icmp_ln108_reg_1990_pp2_iter1_reg;
reg   [0:0] icmp_ln108_reg_1990_pp2_iter2_reg;
reg   [0:0] icmp_ln108_reg_1990_pp2_iter3_reg;
reg   [0:0] icmp_ln108_reg_1990_pp2_iter4_reg;
reg   [0:0] icmp_ln108_reg_1990_pp2_iter5_reg;
reg   [0:0] icmp_ln108_reg_1990_pp2_iter6_reg;
reg   [0:0] icmp_ln108_reg_1990_pp2_iter7_reg;
reg   [0:0] icmp_ln108_reg_1990_pp2_iter8_reg;
reg   [0:0] icmp_ln108_reg_1990_pp2_iter9_reg;
reg   [0:0] icmp_ln109_reg_1994_pp2_iter1_reg;
reg   [0:0] icmp_ln109_reg_1994_pp2_iter2_reg;
reg   [0:0] icmp_ln109_reg_1994_pp2_iter3_reg;
reg   [0:0] icmp_ln109_reg_1994_pp2_iter4_reg;
reg   [0:0] icmp_ln109_reg_1994_pp2_iter5_reg;
reg   [0:0] icmp_ln109_reg_1994_pp2_iter6_reg;
reg   [0:0] icmp_ln109_reg_1994_pp2_iter7_reg;
reg   [0:0] icmp_ln109_reg_1994_pp2_iter8_reg;
reg   [0:0] icmp_ln109_reg_1994_pp2_iter9_reg;
reg   [0:0] icmp_ln110_reg_1998_pp2_iter1_reg;
reg   [0:0] icmp_ln110_reg_1998_pp2_iter2_reg;
reg   [0:0] icmp_ln110_reg_1998_pp2_iter3_reg;
reg   [0:0] icmp_ln110_reg_1998_pp2_iter4_reg;
reg   [0:0] icmp_ln110_reg_1998_pp2_iter5_reg;
reg   [0:0] icmp_ln110_reg_1998_pp2_iter6_reg;
reg   [0:0] icmp_ln110_reg_1998_pp2_iter7_reg;
reg   [0:0] icmp_ln110_reg_1998_pp2_iter8_reg;
reg   [0:0] icmp_ln110_reg_1998_pp2_iter9_reg;
reg   [0:0] icmp_ln111_reg_2002_pp2_iter1_reg;
reg   [0:0] icmp_ln111_reg_2002_pp2_iter2_reg;
reg   [0:0] icmp_ln111_reg_2002_pp2_iter3_reg;
reg   [0:0] icmp_ln111_reg_2002_pp2_iter4_reg;
reg   [0:0] icmp_ln111_reg_2002_pp2_iter5_reg;
reg   [0:0] icmp_ln111_reg_2002_pp2_iter6_reg;
reg   [0:0] icmp_ln111_reg_2002_pp2_iter7_reg;
reg   [0:0] icmp_ln111_reg_2002_pp2_iter8_reg;
reg   [0:0] icmp_ln111_reg_2002_pp2_iter9_reg;
reg   [0:0] icmp_ln112_reg_2006_pp2_iter1_reg;
reg   [0:0] icmp_ln112_reg_2006_pp2_iter2_reg;
reg   [0:0] icmp_ln112_reg_2006_pp2_iter3_reg;
reg   [0:0] icmp_ln112_reg_2006_pp2_iter4_reg;
reg   [0:0] icmp_ln112_reg_2006_pp2_iter5_reg;
reg   [0:0] icmp_ln112_reg_2006_pp2_iter6_reg;
reg   [0:0] icmp_ln112_reg_2006_pp2_iter7_reg;
reg   [0:0] icmp_ln112_reg_2006_pp2_iter8_reg;
reg   [0:0] icmp_ln112_reg_2006_pp2_iter9_reg;
reg   [0:0] icmp_ln113_reg_2010_pp2_iter1_reg;
reg   [0:0] icmp_ln113_reg_2010_pp2_iter2_reg;
reg   [0:0] icmp_ln113_reg_2010_pp2_iter3_reg;
reg   [0:0] icmp_ln113_reg_2010_pp2_iter4_reg;
reg   [0:0] icmp_ln113_reg_2010_pp2_iter5_reg;
reg   [0:0] icmp_ln113_reg_2010_pp2_iter6_reg;
reg   [0:0] icmp_ln113_reg_2010_pp2_iter7_reg;
reg   [0:0] icmp_ln113_reg_2010_pp2_iter8_reg;
reg   [0:0] icmp_ln113_reg_2010_pp2_iter9_reg;
wire   [0:0] icmp_ln115_fu_1437_p2;
reg   [0:0] icmp_ln115_reg_2014;
reg   [0:0] icmp_ln115_reg_2014_pp2_iter1_reg;
reg   [0:0] icmp_ln115_reg_2014_pp2_iter2_reg;
reg   [0:0] icmp_ln115_reg_2014_pp2_iter3_reg;
reg   [0:0] icmp_ln115_reg_2014_pp2_iter4_reg;
reg   [0:0] icmp_ln115_reg_2014_pp2_iter5_reg;
reg   [0:0] icmp_ln115_reg_2014_pp2_iter6_reg;
reg   [0:0] icmp_ln115_reg_2014_pp2_iter7_reg;
reg   [0:0] icmp_ln115_reg_2014_pp2_iter8_reg;
reg   [0:0] icmp_ln115_reg_2014_pp2_iter9_reg;
reg   [0:0] icmp_ln115_reg_2014_pp2_iter10_reg;
wire   [0:0] icmp_ln115_1_fu_1443_p2;
reg   [0:0] icmp_ln115_1_reg_2019;
reg   [0:0] icmp_ln115_1_reg_2019_pp2_iter1_reg;
reg   [0:0] icmp_ln115_1_reg_2019_pp2_iter2_reg;
reg   [0:0] icmp_ln115_1_reg_2019_pp2_iter3_reg;
reg   [0:0] icmp_ln115_1_reg_2019_pp2_iter4_reg;
reg   [0:0] icmp_ln115_1_reg_2019_pp2_iter5_reg;
reg   [0:0] icmp_ln115_1_reg_2019_pp2_iter6_reg;
reg   [0:0] icmp_ln115_1_reg_2019_pp2_iter7_reg;
reg   [0:0] icmp_ln115_1_reg_2019_pp2_iter8_reg;
reg   [0:0] icmp_ln115_1_reg_2019_pp2_iter9_reg;
reg   [0:0] icmp_ln115_1_reg_2019_pp2_iter10_reg;
wire   [1:0] add_ln116_fu_1448_p2;
reg   [1:0] add_ln116_reg_2025;
reg   [1:0] add_ln116_reg_2025_pp2_iter1_reg;
reg   [1:0] add_ln116_reg_2025_pp2_iter2_reg;
reg   [0:0] and_ln119_reg_2030_pp2_iter1_reg;
reg   [0:0] and_ln119_reg_2030_pp2_iter2_reg;
reg   [0:0] and_ln119_reg_2030_pp2_iter3_reg;
reg   [0:0] and_ln119_reg_2030_pp2_iter4_reg;
reg   [0:0] and_ln119_reg_2030_pp2_iter5_reg;
reg   [0:0] and_ln119_reg_2030_pp2_iter6_reg;
reg   [0:0] and_ln119_reg_2030_pp2_iter7_reg;
reg   [0:0] and_ln119_reg_2030_pp2_iter8_reg;
reg   [0:0] and_ln119_reg_2030_pp2_iter9_reg;
reg   [0:0] and_ln120_reg_2034;
reg   [0:0] and_ln120_reg_2034_pp2_iter1_reg;
reg   [0:0] and_ln120_reg_2034_pp2_iter2_reg;
reg   [0:0] and_ln120_reg_2034_pp2_iter3_reg;
reg   [0:0] and_ln120_reg_2034_pp2_iter4_reg;
reg   [0:0] and_ln120_reg_2034_pp2_iter5_reg;
reg   [0:0] and_ln120_reg_2034_pp2_iter6_reg;
wire   [0:0] and_ln125_fu_1492_p2;
reg   [0:0] and_ln125_reg_2038_pp2_iter1_reg;
reg   [0:0] and_ln125_reg_2038_pp2_iter2_reg;
reg   [0:0] and_ln125_reg_2038_pp2_iter3_reg;
reg   [0:0] and_ln125_reg_2038_pp2_iter4_reg;
reg   [0:0] and_ln125_reg_2038_pp2_iter5_reg;
reg   [0:0] and_ln125_reg_2038_pp2_iter6_reg;
reg   [0:0] and_ln125_reg_2038_pp2_iter7_reg;
reg   [0:0] and_ln125_reg_2038_pp2_iter8_reg;
reg   [0:0] and_ln125_reg_2038_pp2_iter9_reg;
wire   [0:0] tmpo_last_V_fu_1515_p2;
reg   [0:0] tmpo_last_V_reg_2042;
reg   [0:0] tmpo_last_V_reg_2042_pp2_iter1_reg;
reg   [0:0] tmpo_last_V_reg_2042_pp2_iter2_reg;
reg   [0:0] tmpo_last_V_reg_2042_pp2_iter3_reg;
reg   [0:0] tmpo_last_V_reg_2042_pp2_iter4_reg;
reg   [0:0] tmpo_last_V_reg_2042_pp2_iter5_reg;
reg   [0:0] tmpo_last_V_reg_2042_pp2_iter6_reg;
reg   [0:0] tmpo_last_V_reg_2042_pp2_iter7_reg;
reg   [0:0] tmpo_last_V_reg_2042_pp2_iter8_reg;
reg   [0:0] tmpo_last_V_reg_2042_pp2_iter9_reg;
reg   [0:0] tmpo_last_V_reg_2042_pp2_iter10_reg;
wire   [31:0] kn_2_fu_1521_p2;
wire   [6:0] trunc_ln37_fu_1527_p1;
reg   [6:0] trunc_ln37_reg_2052;
reg   [6:0] trunc_ln37_reg_2052_pp2_iter2_reg;
reg   [6:0] trunc_ln37_reg_2052_pp2_iter3_reg;
reg   [6:0] trunc_ln37_reg_2052_pp2_iter4_reg;
reg   [6:0] trunc_ln37_reg_2052_pp2_iter5_reg;
wire   [10:0] trunc_ln37_4_fu_1531_p1;
reg   [10:0] trunc_ln37_4_reg_2057;
reg   [10:0] trunc_ln37_4_reg_2057_pp2_iter2_reg;
reg   [10:0] trunc_ln37_4_reg_2057_pp2_iter3_reg;
reg   [10:0] trunc_ln37_4_reg_2057_pp2_iter4_reg;
reg   [10:0] trunc_ln37_4_reg_2057_pp2_iter5_reg;
wire  signed [6:0] grp_fu_1660_p3;
reg  signed [6:0] add_ln116_3_reg_2062;
reg    ap_enable_reg_pp2_iter3;
(* use_dsp48 = "no" *) wire   [10:0] add_ln116_2_fu_1551_p2;
reg   [10:0] add_ln116_2_reg_2067;
wire  signed [10:0] grp_fu_1675_p4;
reg  signed [10:0] add_ln122_1_reg_2072;
reg    ap_enable_reg_pp2_iter6;
wire   [31:0] featureMap_V_q1;
reg  signed [31:0] lhs_reg_2087;
reg    ap_enable_reg_pp2_iter8;
wire   [31:0] filter_V_q0;
reg  signed [31:0] rhs_reg_2092;
wire   [63:0] grp_fu_1573_p2;
reg   [63:0] ret_reg_2107;
wire   [63:0] accum_V_5_fu_1619_p3;
reg   [63:0] accum_V_5_reg_2112;
wire   [31:0] kx_2_fu_1636_p2;
wire    ap_CS_fsm_state35;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state9;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state22;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg   [6:0] filter_V_address0;
reg    filter_V_ce0;
reg    filter_V_we0;
reg   [10:0] featureMap_V_address0;
reg    featureMap_V_ce0;
reg    featureMap_V_we0;
reg   [31:0] featureMap_V_d0;
wire   [10:0] featureMap_V_address1;
reg    featureMap_V_ce1;
reg   [31:0] f_reg_271;
reg   [31:0] n_reg_283;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln48_fu_1048_p2;
reg   [31:0] f_1_reg_295;
reg   [31:0] y_2_reg_306;
reg   [31:0] n_1_reg_318;
reg   [31:0] n_2_reg_363;
reg   [31:0] f_2_reg_329;
reg   [31:0] f_3_reg_375;
reg   [31:0] x_1_reg_341;
reg   [31:0] y_1_reg_352;
reg   [31:0] ap_phi_mux_y_4_phi_fu_411_p10;
reg   [31:0] ap_phi_mux_n_4_phi_fu_433_p10;
reg   [31:0] ap_phi_mux_f_4_phi_fu_455_p10;
reg   [31:0] ap_phi_mux_x_4_phi_fu_390_p10;
reg   [1:0] y_reg_473;
reg   [31:0] x_reg_484;
reg   [31:0] ap_phi_mux_x_3_phi_fu_499_p4;
wire   [31:0] ap_phi_reg_pp1_iter0_x_8_reg_518;
reg   [31:0] ap_phi_mux_n_6_phi_fu_537_p6;
wire   [31:0] ap_phi_reg_pp1_iter0_n_6_reg_534;
reg   [31:0] y_3_reg_548;
reg   [31:0] y_6_reg_560;
wire    ap_CS_fsm_state17;
wire    regslice_both_strm_out_V_data_V_U_apdone_blk;
wire   [0:0] icmp_ln93_fu_1287_p2;
reg   [31:0] x_2_reg_571;
reg   [31:0] y_9_reg_583;
reg   [31:0] x_6_reg_595;
reg   [31:0] f_6_reg_606;
reg   [31:0] y_10_reg_618;
reg   [31:0] x_9_reg_630;
reg   [31:0] f_7_reg_642;
reg   [31:0] ky_reg_653;
reg   [31:0] y_11_reg_665;
reg   [31:0] x_11_reg_677;
reg   [31:0] f_9_reg_689;
reg   [31:0] ky_1_reg_701;
reg   [31:0] kx_reg_712;
reg   [31:0] ap_phi_mux_y_12_phi_fu_728_p4;
reg   [31:0] ap_phi_mux_x_12_phi_fu_740_p4;
reg   [31:0] ap_phi_mux_f_10_phi_fu_752_p4;
reg   [31:0] ap_phi_mux_ky_2_phi_fu_764_p4;
reg   [31:0] ap_phi_mux_kx_1_phi_fu_775_p4;
wire   [31:0] ap_phi_reg_pp2_iter0_y_13_reg_794;
wire   [31:0] ap_phi_reg_pp2_iter0_x_13_reg_828;
wire   [31:0] ap_phi_reg_pp2_iter0_f_11_reg_862;
wire   [31:0] ap_phi_reg_pp2_iter0_ky_4_reg_896;
wire   [31:0] ap_phi_reg_pp2_iter0_kx_3_reg_928;
reg   [31:0] ap_phi_mux_kn_1_phi_fu_963_p18;
wire   [31:0] ap_phi_reg_pp2_iter0_kn_1_reg_960;
wire   [63:0] zext_ln63_fu_1113_p1;
wire   [63:0] zext_ln83_fu_1267_p1;
wire   [63:0] zext_ln116_fu_1555_p1;
wire   [63:0] zext_ln116_1_fu_1559_p1;
wire   [63:0] zext_ln122_fu_1563_p1;
reg   [31:0] count_fu_140;
wire   [31:0] count_1_fu_1107_p2;
reg   [63:0] accum_V_fu_152;
reg   [63:0] ap_sig_allocacmp_accum_V_load;
wire   [63:0] accum_V_4_fu_1598_p3;
reg    ap_block_pp2_stage0_01001;
wire   [26:0] tmp_1_fu_1038_p4;
wire   [15:0] sub_ln90_fu_1151_p2;
wire   [15:0] sub_ln91_fu_1161_p2;
wire  signed [15:0] outMapYSize_fu_1155_p2;
wire  signed [15:0] outMapXSize_fu_1165_p2;
wire  signed [16:0] outMapYSize_cast_fu_1175_p1;
wire   [16:0] sub91_fu_1196_p2;
wire  signed [16:0] outMapXSize_cast_fu_1183_p1;
wire   [16:0] sub120_fu_1211_p2;
wire   [21:0] tmp_3_fu_1221_p4;
wire  signed [10:0] grp_fu_1647_p4;
wire   [21:0] tmp_2_fu_1277_p4;
wire   [21:0] tmp_4_fu_1293_p4;
wire   [26:0] tmp_5_fu_1315_p4;
wire   [31:0] or_ln115_fu_1425_p2;
wire   [31:0] or_ln115_1_fu_1431_p2;
wire   [1:0] trunc_ln37_7_fu_1387_p1;
wire   [0:0] icmp_ln119_fu_1454_p2;
wire   [0:0] icmp_ln119_1_fu_1459_p2;
wire   [0:0] icmp_ln120_fu_1470_p2;
wire   [0:0] icmp_ln120_1_fu_1475_p2;
wire   [0:0] icmp_ln125_fu_1487_p2;
wire   [0:0] icmp_ln130_fu_1498_p2;
wire   [0:0] xor_ln130_1_fu_1503_p2;
wire   [0:0] xor_ln130_fu_1509_p2;
wire   [1:0] add_ln122_fu_1538_p2;
wire  signed [10:0] grp_fu_1666_p4;
wire  signed [6:0] grp_fu_1683_p4;
wire   [0:0] and_ln115_fu_1582_p2;
wire   [63:0] accum_V_2_fu_1586_p3;
wire   [63:0] accum_V_3_fu_1593_p2;
wire   [0:0] tmp_6_fu_1606_p3;
wire   [0:0] and_ln126_fu_1614_p1;
wire   [0:0] and_ln126_fu_1614_p2;
wire  signed [10:0] grp_fu_1642_p0;
wire  signed [10:0] grp_fu_1642_p2;
wire   [1:0] grp_fu_1647_p1;
wire  signed [10:0] grp_fu_1655_p0;
wire  signed [6:0] grp_fu_1660_p0;
wire  signed [10:0] grp_fu_1655_p2;
wire   [1:0] grp_fu_1666_p1;
wire   [1:0] grp_fu_1675_p1;
wire   [6:0] mul_ln116_2_fu_1547_p2;
reg    grp_fu_1573_ce;
reg    grp_fu_1642_ce;
reg    grp_fu_1647_ce;
reg    grp_fu_1655_ce;
reg    grp_fu_1660_ce;
reg    grp_fu_1666_ce;
reg    grp_fu_1675_ce;
reg    grp_fu_1683_ce;
reg   [16:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    regslice_both_strm_in_V_data_V_U_apdone_blk;
wire   [31:0] strm_in_TDATA_int_regslice;
wire    strm_in_TVALID_int_regslice;
reg    strm_in_TREADY_int_regslice;
wire    regslice_both_strm_in_V_data_V_U_ack_in;
wire    regslice_both_strm_in_V_keep_V_U_apdone_blk;
wire   [3:0] strm_in_TKEEP_int_regslice;
wire    regslice_both_strm_in_V_keep_V_U_vld_out;
wire    regslice_both_strm_in_V_keep_V_U_ack_in;
wire    regslice_both_strm_in_V_strb_V_U_apdone_blk;
wire   [3:0] strm_in_TSTRB_int_regslice;
wire    regslice_both_strm_in_V_strb_V_U_vld_out;
wire    regslice_both_strm_in_V_strb_V_U_ack_in;
wire    regslice_both_strm_in_V_last_V_U_apdone_blk;
wire   [0:0] strm_in_TLAST_int_regslice;
wire    regslice_both_strm_in_V_last_V_U_vld_out;
wire    regslice_both_strm_in_V_last_V_U_ack_in;
wire   [31:0] strm_out_TDATA_int_regslice;
reg    strm_out_TVALID_int_regslice;
wire    strm_out_TREADY_int_regslice;
wire    regslice_both_strm_out_V_data_V_U_vld_out;
wire    regslice_both_strm_out_V_keep_V_U_apdone_blk;
wire    regslice_both_strm_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_strm_out_V_keep_V_U_vld_out;
wire    regslice_both_strm_out_V_strb_V_U_apdone_blk;
wire    regslice_both_strm_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_strm_out_V_strb_V_U_vld_out;
wire    regslice_both_strm_out_V_last_V_U_apdone_blk;
wire    regslice_both_strm_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_strm_out_V_last_V_U_vld_out;
wire   [10:0] grp_fu_1666_p10;
wire   [10:0] grp_fu_1675_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
end

conv_filter_V #(
    .DataWidth( 32 ),
    .AddressRange( 90 ),
    .AddressWidth( 7 ))
filter_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(filter_V_address0),
    .ce0(filter_V_ce0),
    .we0(filter_V_we0),
    .d0(strm_in_TDATA_int_regslice),
    .q0(filter_V_q0)
);

conv_featureMap_V #(
    .DataWidth( 32 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
featureMap_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(featureMap_V_address0),
    .ce0(featureMap_V_ce0),
    .we0(featureMap_V_we0),
    .d0(featureMap_V_d0),
    .address1(featureMap_V_address1),
    .ce1(featureMap_V_ce1),
    .q1(featureMap_V_q1)
);

conv_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U1(
    .din0(add_ln116_3_reg_2062),
    .din1(empty_reg_1732),
    .dout(mul_ln116_2_fu_1547_p2)
);

conv_mul_32s_32s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(rhs_reg_2092),
    .din1(lhs_reg_2087),
    .ce(grp_fu_1573_ce),
    .dout(grp_fu_1573_p2)
);

conv_mul_mul_11s_11s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_mul_11s_11s_11_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1642_p0),
    .din1(empty_25_reg_1750),
    .ce(grp_fu_1642_ce),
    .dout(grp_fu_1642_p2)
);

conv_ama_addmuladd_11s_2ns_11s_11ns_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
ama_addmuladd_11s_2ns_11s_11ns_11_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1642_p2),
    .din1(grp_fu_1647_p1),
    .din2(empty_24_reg_1743),
    .din3(trunc_ln76_reg_1909_pp1_iter4_reg),
    .ce(grp_fu_1647_ce),
    .dout(grp_fu_1647_p4)
);

conv_mul_mul_11s_11s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_mul_11s_11s_11_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1655_p0),
    .din1(empty_25_reg_1750),
    .ce(grp_fu_1655_ce),
    .dout(grp_fu_1655_p2)
);

conv_mac_muladd_7s_7s_7ns_7_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mac_muladd_7s_7s_7ns_7_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1660_p0),
    .din1(empty_23_reg_1738),
    .din2(trunc_ln37_2_reg_1964_pp2_iter1_reg),
    .ce(grp_fu_1660_ce),
    .dout(grp_fu_1660_p3)
);

conv_ama_addmuladd_11s_2ns_11s_11ns_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
ama_addmuladd_11s_2ns_11s_11ns_11_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1655_p2),
    .din1(grp_fu_1666_p1),
    .din2(empty_24_reg_1743),
    .din3(trunc_ln37_5_reg_1974_pp2_iter4_reg),
    .ce(grp_fu_1666_ce),
    .dout(grp_fu_1666_p4)
);

conv_ama_addmuladd_11s_2ns_11s_11ns_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
ama_addmuladd_11s_2ns_11s_11ns_11_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1655_p2),
    .din1(grp_fu_1675_p1),
    .din2(empty_24_reg_1743),
    .din3(trunc_ln37_5_reg_1974_pp2_iter4_reg),
    .ce(grp_fu_1675_ce),
    .dout(grp_fu_1675_p4)
);

conv_ama_addmuladd_7ns_7ns_7s_7ns_7_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
ama_addmuladd_7ns_7ns_7s_7ns_7_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(mul_ln116_2_fu_1547_p2),
    .din1(trunc_ln37_1_reg_1959_pp2_iter3_reg),
    .din2(empty_reg_1732),
    .din3(trunc_ln37_reg_2052_pp2_iter5_reg),
    .ce(grp_fu_1683_ce),
    .dout(grp_fu_1683_p4)
);

conv_regslice_both #(
    .DataWidth( 32 ))
regslice_both_strm_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(strm_in_TDATA),
    .vld_in(strm_in_TVALID),
    .ack_in(regslice_both_strm_in_V_data_V_U_ack_in),
    .data_out(strm_in_TDATA_int_regslice),
    .vld_out(strm_in_TVALID_int_regslice),
    .ack_out(strm_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_strm_in_V_data_V_U_apdone_blk)
);

conv_regslice_both #(
    .DataWidth( 4 ))
regslice_both_strm_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(strm_in_TKEEP),
    .vld_in(strm_in_TVALID),
    .ack_in(regslice_both_strm_in_V_keep_V_U_ack_in),
    .data_out(strm_in_TKEEP_int_regslice),
    .vld_out(regslice_both_strm_in_V_keep_V_U_vld_out),
    .ack_out(strm_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_strm_in_V_keep_V_U_apdone_blk)
);

conv_regslice_both #(
    .DataWidth( 4 ))
regslice_both_strm_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(strm_in_TSTRB),
    .vld_in(strm_in_TVALID),
    .ack_in(regslice_both_strm_in_V_strb_V_U_ack_in),
    .data_out(strm_in_TSTRB_int_regslice),
    .vld_out(regslice_both_strm_in_V_strb_V_U_vld_out),
    .ack_out(strm_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_strm_in_V_strb_V_U_apdone_blk)
);

conv_regslice_both #(
    .DataWidth( 1 ))
regslice_both_strm_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(strm_in_TLAST),
    .vld_in(strm_in_TVALID),
    .ack_in(regslice_both_strm_in_V_last_V_U_ack_in),
    .data_out(strm_in_TLAST_int_regslice),
    .vld_out(regslice_both_strm_in_V_last_V_U_vld_out),
    .ack_out(strm_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_strm_in_V_last_V_U_apdone_blk)
);

conv_regslice_both #(
    .DataWidth( 32 ))
regslice_both_strm_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(strm_out_TDATA_int_regslice),
    .vld_in(strm_out_TVALID_int_regslice),
    .ack_in(strm_out_TREADY_int_regslice),
    .data_out(strm_out_TDATA),
    .vld_out(regslice_both_strm_out_V_data_V_U_vld_out),
    .ack_out(strm_out_TREADY),
    .apdone_blk(regslice_both_strm_out_V_data_V_U_apdone_blk)
);

conv_regslice_both #(
    .DataWidth( 4 ))
regslice_both_strm_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd15),
    .vld_in(strm_out_TVALID_int_regslice),
    .ack_in(regslice_both_strm_out_V_keep_V_U_ack_in_dummy),
    .data_out(strm_out_TKEEP),
    .vld_out(regslice_both_strm_out_V_keep_V_U_vld_out),
    .ack_out(strm_out_TREADY),
    .apdone_blk(regslice_both_strm_out_V_keep_V_U_apdone_blk)
);

conv_regslice_both #(
    .DataWidth( 4 ))
regslice_both_strm_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd15),
    .vld_in(strm_out_TVALID_int_regslice),
    .ack_in(regslice_both_strm_out_V_strb_V_U_ack_in_dummy),
    .data_out(strm_out_TSTRB),
    .vld_out(regslice_both_strm_out_V_strb_V_U_vld_out),
    .ack_out(strm_out_TREADY),
    .apdone_blk(regslice_both_strm_out_V_strb_V_U_apdone_blk)
);

conv_regslice_both #(
    .DataWidth( 1 ))
regslice_both_strm_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmpo_last_V_reg_2042_pp2_iter10_reg),
    .vld_in(strm_out_TVALID_int_regslice),
    .ack_in(regslice_both_strm_out_V_last_V_U_ack_in_dummy),
    .data_out(strm_out_TLAST),
    .vld_out(regslice_both_strm_out_V_last_V_U_vld_out),
    .ack_out(strm_out_TREADY),
    .apdone_blk(regslice_both_strm_out_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln74_fu_1231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state9)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end else if (((icmp_ln74_fu_1231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp1_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state22) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((icmp_ln101_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state22)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state22);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end else if (((icmp_ln101_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
            ap_enable_reg_pp2_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln119_reg_2030_pp2_iter10_reg) & (1'd0 == and_ln125_reg_2038_pp2_iter10_reg) & (icmp_ln113_reg_2010_pp2_iter10_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter10_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter10_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter10_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter10_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter10_reg == 1'd1) & (icmp_ln103_reg_1955_pp2_iter10_reg == 1'd1) & (ap_enable_reg_pp2_iter11 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'd0 == and_ln119_reg_2030_pp2_iter10_reg) & (icmp_ln113_reg_2010_pp2_iter10_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter10_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter10_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter10_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter10_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter10_reg == 1'd1) & (icmp_ln103_reg_1955_pp2_iter10_reg == 1'd1) & (ap_enable_reg_pp2_iter11 == 1'b1)))) begin
        accum_V_fu_152 <= accum_V_4_fu_1598_p3;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln125_reg_2038_pp2_iter11_reg) & (1'd1 == and_ln119_reg_2030_pp2_iter11_reg) & (icmp_ln113_reg_2010_pp2_iter11_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter11_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter11_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter11_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter11_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter11_reg == 1'd1) & (icmp_ln103_reg_1955_pp2_iter11_reg == 1'd1) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        accum_V_fu_152 <= accum_V_5_reg_2112;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (strm_in_TVALID_int_regslice == 1'b1))) begin
        count_fu_140 <= 32'd0;
    end else if ((~((ap_predicate_op125_read_state5 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0)) & (icmp_ln60_fu_1099_p2 == 1'd1) & (icmp_ln59_fu_1094_p2 == 1'd1) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        count_fu_140 <= count_1_fu_1107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_reg_1955 == 1'd1))) begin
        f_10_reg_748 <= f_11_reg_862;
    end else if (((icmp_ln101_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        f_10_reg_748 <= f_9_reg_689;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln110_fu_1405_p2 == 1'd0) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        f_11_reg_862 <= 32'd32;
    end else if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln125_fu_1492_p2) & (1'd1 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln119_fu_1464_p2) & (1'd0 == and_ln125_fu_1492_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'd0 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd0) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln112_fu_1415_p2 == 1'd0) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln111_fu_1410_p2 == 1'd0) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln109_fu_1400_p2 == 1'd0) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln108_fu_1395_p2 == 1'd0) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        f_11_reg_862 <= ap_phi_mux_f_10_phi_fu_752_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        f_11_reg_862 <= ap_phi_reg_pp2_iter0_f_11_reg_862;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln52_fu_1066_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        f_1_reg_295 <= f_2_reg_329;
    end else if (((icmp_ln48_fu_1048_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        f_1_reg_295 <= f_reg_271;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        f_2_reg_329 <= f_3_reg_375;
    end else if (((icmp_ln50_fu_1054_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        f_2_reg_329 <= f_1_reg_295;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op125_read_state5 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0)) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        f_3_reg_375 <= ap_phi_mux_f_4_phi_fu_455_p10;
    end else if (((icmp_ln52_fu_1066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        f_3_reg_375 <= f_2_reg_329;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln99_fu_1337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        f_6_reg_606 <= f_8_fu_1343_p2;
    end else if (((icmp_ln95_fu_1303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        f_6_reg_606 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln101_fu_1349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        f_7_reg_642 <= f_9_reg_689;
    end else if (((icmp_ln97_fu_1325_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        f_7_reg_642 <= f_6_reg_606;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        f_9_reg_689 <= f_10_reg_748;
    end else if (((icmp_ln99_fu_1337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        f_9_reg_689 <= f_7_reg_642;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_fu_1054_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        f_reg_271 <= f_5_fu_1060_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (strm_in_TVALID_int_regslice == 1'b1))) begin
        f_reg_271 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        kn_reg_783 <= kn_2_fu_1521_p2;
    end else if (((icmp_ln101_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        kn_reg_783 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_reg_1955 == 1'd1))) begin
        kx_1_reg_772 <= kx_3_reg_928;
    end else if (((icmp_ln101_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        kx_1_reg_772 <= kx_reg_712;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln112_fu_1415_p2 == 1'd0) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        kx_3_reg_928 <= 32'd3;
    end else if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'd0 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd0) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln111_fu_1410_p2 == 1'd0) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln110_fu_1405_p2 == 1'd0) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln109_fu_1400_p2 == 1'd0) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln108_fu_1395_p2 == 1'd0) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        kx_3_reg_928 <= ap_phi_mux_kx_1_phi_fu_775_p4;
    end else if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln125_fu_1492_p2) & (1'd1 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln119_fu_1464_p2) & (1'd0 == and_ln125_fu_1492_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        kx_3_reg_928 <= sub86_reg_1847;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        kx_3_reg_928 <= ap_phi_reg_pp2_iter0_kx_3_reg_928;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        kx_reg_712 <= kx_2_fu_1636_p2;
    end else if (((icmp_ln99_fu_1337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        kx_reg_712 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        ky_1_reg_701 <= ky_2_reg_760;
    end else if (((icmp_ln99_fu_1337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ky_1_reg_701 <= ky_reg_653;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_reg_1955 == 1'd1))) begin
        ky_2_reg_760 <= ky_4_reg_896;
    end else if (((icmp_ln101_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        ky_2_reg_760 <= ky_1_reg_701;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln111_fu_1410_p2 == 1'd0) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ky_4_reg_896 <= 32'd3;
    end else if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'd0 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd0) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln112_fu_1415_p2 == 1'd0) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln110_fu_1405_p2 == 1'd0) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln109_fu_1400_p2 == 1'd0) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln108_fu_1395_p2 == 1'd0) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        ky_4_reg_896 <= ap_phi_mux_ky_2_phi_fu_764_p4;
    end else if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln125_fu_1492_p2) & (1'd1 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln119_fu_1464_p2) & (1'd0 == and_ln125_fu_1492_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        ky_4_reg_896 <= sub86_reg_1847;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        ky_4_reg_896 <= ap_phi_reg_pp2_iter0_ky_4_reg_896;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln101_fu_1349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        ky_reg_653 <= ky_3_fu_1355_p2;
    end else if (((icmp_ln97_fu_1325_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        ky_reg_653 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        n_1_reg_318 <= n_2_reg_363;
    end else if (((icmp_ln50_fu_1054_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        n_1_reg_318 <= n_reg_283;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op125_read_state5 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0)) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        n_2_reg_363 <= ap_phi_mux_n_4_phi_fu_433_p10;
    end else if (((icmp_ln52_fu_1066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        n_2_reg_363 <= n_1_reg_318;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1237_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        n_5_reg_507 <= n_7_fu_1257_p2;
    end else if (((icmp_ln74_fu_1231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        n_5_reg_507 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln52_fu_1066_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        n_reg_283 <= n_3_fu_1072_p2;
    end else if (((icmp_ln48_fu_1048_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        n_reg_283 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        x_11_reg_677 <= x_12_reg_736;
    end else if (((icmp_ln99_fu_1337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        x_11_reg_677 <= x_9_reg_630;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_reg_1955 == 1'd1))) begin
        x_12_reg_736 <= x_13_reg_828;
    end else if (((icmp_ln101_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        x_12_reg_736 <= x_11_reg_677;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln109_fu_1400_p2 == 1'd0) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        x_13_reg_828 <= 32'd1024;
    end else if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln125_fu_1492_p2) & (1'd1 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln119_fu_1464_p2) & (1'd0 == and_ln125_fu_1492_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'd0 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd0) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln112_fu_1415_p2 == 1'd0) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln111_fu_1410_p2 == 1'd0) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln110_fu_1405_p2 == 1'd0) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln108_fu_1395_p2 == 1'd0) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        x_13_reg_828 <= ap_phi_mux_x_12_phi_fu_740_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        x_13_reg_828 <= ap_phi_reg_pp2_iter0_x_13_reg_828;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op125_read_state5 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0)) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        x_1_reg_341 <= x_10_fu_1123_p2;
    end else if (((icmp_ln52_fu_1066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        x_1_reg_341 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln97_fu_1325_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        x_2_reg_571 <= x_7_fu_1331_p2;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln93_fu_1287_p2 == 1'd1) & (regslice_both_strm_out_V_data_V_U_apdone_blk == 1'b0))) begin
        x_2_reg_571 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln76_reg_1882 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x_3_reg_496 <= x_8_reg_518;
    end else if (((icmp_ln74_fu_1231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        x_3_reg_496 <= x_reg_484;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln99_fu_1337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        x_6_reg_595 <= x_9_reg_630;
    end else if (((icmp_ln95_fu_1303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        x_6_reg_595 <= x_2_reg_571;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_1247_p2 == 1'd0) & (icmp_ln76_fu_1237_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x_8_reg_518 <= 32'd1024;
    end else if ((((icmp_ln80_fu_1252_p2 == 1'd1) & (icmp_ln79_fu_1247_p2 == 1'd1) & (icmp_ln76_fu_1237_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln80_fu_1252_p2 == 1'd0) & (icmp_ln79_fu_1247_p2 == 1'd1) & (icmp_ln76_fu_1237_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        x_8_reg_518 <= ap_phi_mux_x_3_phi_fu_499_p4;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x_8_reg_518 <= ap_phi_reg_pp1_iter0_x_8_reg_518;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln101_fu_1349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        x_9_reg_630 <= x_11_reg_677;
    end else if (((icmp_ln97_fu_1325_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        x_9_reg_630 <= x_6_reg_595;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        x_reg_484 <= x_5_fu_1271_p2;
    end else if (((icmp_ln72_fu_1141_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        x_reg_484 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln101_fu_1349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        y_10_reg_618 <= y_11_reg_665;
    end else if (((icmp_ln97_fu_1325_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        y_10_reg_618 <= y_9_reg_583;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        y_11_reg_665 <= y_12_reg_724;
    end else if (((icmp_ln99_fu_1337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        y_11_reg_665 <= y_10_reg_618;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_reg_1955 == 1'd1))) begin
        y_12_reg_724 <= y_13_reg_794;
    end else if (((icmp_ln101_fu_1349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        y_12_reg_724 <= y_11_reg_665;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln108_fu_1395_p2 == 1'd0) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        y_13_reg_794 <= 32'd1024;
    end else if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln125_fu_1492_p2) & (1'd1 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln119_fu_1464_p2) & (1'd0 == and_ln125_fu_1492_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'd0 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd0) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln112_fu_1415_p2 == 1'd0) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln111_fu_1410_p2 == 1'd0) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln110_fu_1405_p2 == 1'd0) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln109_fu_1400_p2 == 1'd0) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        y_13_reg_794 <= ap_phi_mux_y_12_phi_fu_728_p4;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        y_13_reg_794 <= ap_phi_reg_pp2_iter0_y_13_reg_794;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op125_read_state5 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0)) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        y_1_reg_352 <= ap_phi_mux_y_4_phi_fu_411_p10;
    end else if (((icmp_ln52_fu_1066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        y_1_reg_352 <= y_2_reg_306;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        y_2_reg_306 <= y_7_fu_1129_p2;
    end else if (((icmp_ln50_fu_1054_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        y_2_reg_306 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_1303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        y_3_reg_548 <= y_8_fu_1309_p2;
    end else if (((icmp_ln72_fu_1141_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        y_3_reg_548 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln97_fu_1325_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        y_6_reg_560 <= y_9_reg_583;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln93_fu_1287_p2 == 1'd1) & (regslice_both_strm_out_V_data_V_U_apdone_blk == 1'b0))) begin
        y_6_reg_560 <= y_3_reg_548;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln99_fu_1337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        y_9_reg_583 <= y_10_reg_618;
    end else if (((icmp_ln95_fu_1303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        y_9_reg_583 <= y_6_reg_560;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln48_fu_1048_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_reg_473 <= 2'd0;
    end else if (((icmp_ln74_fu_1231_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        y_reg_473 <= y_5_reg_1817;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln125_reg_2038_pp2_iter10_reg) & (1'd1 == and_ln119_reg_2030_pp2_iter10_reg) & (icmp_ln113_reg_2010_pp2_iter10_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter10_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter10_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter10_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter10_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter10_reg == 1'd1) & (icmp_ln103_reg_1955_pp2_iter10_reg == 1'd1))) begin
        accum_V_5_reg_2112 <= accum_V_5_fu_1619_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_fu_1141_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        accum_V_6_reg_1857 <= accum_V_6_fu_1192_p1;
        conv50_reg_1837 <= conv50_fu_1171_p1;
        conv63_reg_1842 <= conv63_fu_1179_p1;
        sext_ln93_reg_1873 <= sext_ln93_fu_1217_p1;
        sub105_reg_1867 <= sub105_fu_1206_p2;
        sub86_reg_1847 <= sub86_fu_1187_p2;
        sub91_cast_reg_1862 <= sub91_cast_fu_1202_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln115_1_reg_2019_pp2_iter5_reg == 1'd1) & (icmp_ln113_reg_2010_pp2_iter5_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter5_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter5_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter5_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter5_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter5_reg == 1'd1))) begin
        add_ln116_2_reg_2067 <= add_ln116_2_fu_1551_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln115_1_reg_2019_pp2_iter2_reg == 1'd1) & (icmp_ln113_reg_2010_pp2_iter2_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter2_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter2_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter2_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter2_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter2_reg == 1'd1))) begin
        add_ln116_3_reg_2062 <= grp_fu_1660_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1))) begin
        add_ln116_reg_2025 <= add_ln116_fu_1448_p2;
        and_ln119_reg_2030 <= and_ln119_fu_1464_p2;
        icmp_ln115_1_reg_2019 <= icmp_ln115_1_fu_1443_p2;
        icmp_ln115_reg_2014 <= icmp_ln115_fu_1437_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        add_ln116_reg_2025_pp2_iter1_reg <= add_ln116_reg_2025;
        and_ln119_reg_2030_pp2_iter1_reg <= and_ln119_reg_2030;
        and_ln120_reg_2034_pp2_iter1_reg <= and_ln120_reg_2034;
        and_ln125_reg_2038_pp2_iter1_reg <= and_ln125_reg_2038;
        icmp_ln103_reg_1955 <= icmp_ln103_fu_1361_p2;
        icmp_ln103_reg_1955_pp2_iter1_reg <= icmp_ln103_reg_1955;
        icmp_ln108_reg_1990_pp2_iter1_reg <= icmp_ln108_reg_1990;
        icmp_ln109_reg_1994_pp2_iter1_reg <= icmp_ln109_reg_1994;
        icmp_ln110_reg_1998_pp2_iter1_reg <= icmp_ln110_reg_1998;
        icmp_ln111_reg_2002_pp2_iter1_reg <= icmp_ln111_reg_2002;
        icmp_ln112_reg_2006_pp2_iter1_reg <= icmp_ln112_reg_2006;
        icmp_ln113_reg_2010_pp2_iter1_reg <= icmp_ln113_reg_2010;
        icmp_ln115_1_reg_2019_pp2_iter1_reg <= icmp_ln115_1_reg_2019;
        icmp_ln115_reg_2014_pp2_iter1_reg <= icmp_ln115_reg_2014;
        reg_1000_pp2_iter1_reg <= reg_1000;
        tmpo_last_V_reg_2042_pp2_iter1_reg <= tmpo_last_V_reg_2042;
        trunc_ln37_1_reg_1959_pp2_iter1_reg <= trunc_ln37_1_reg_1959;
        trunc_ln37_2_reg_1964_pp2_iter1_reg <= trunc_ln37_2_reg_1964;
        trunc_ln37_5_reg_1974_pp2_iter1_reg <= trunc_ln37_5_reg_1974;
        trunc_ln37_6_reg_1980_pp2_iter1_reg <= trunc_ln37_6_reg_1980;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        add_ln116_reg_2025_pp2_iter2_reg <= add_ln116_reg_2025_pp2_iter1_reg;
        and_ln119_reg_2030_pp2_iter10_reg <= and_ln119_reg_2030_pp2_iter9_reg;
        and_ln119_reg_2030_pp2_iter11_reg <= and_ln119_reg_2030_pp2_iter10_reg;
        and_ln119_reg_2030_pp2_iter2_reg <= and_ln119_reg_2030_pp2_iter1_reg;
        and_ln119_reg_2030_pp2_iter3_reg <= and_ln119_reg_2030_pp2_iter2_reg;
        and_ln119_reg_2030_pp2_iter4_reg <= and_ln119_reg_2030_pp2_iter3_reg;
        and_ln119_reg_2030_pp2_iter5_reg <= and_ln119_reg_2030_pp2_iter4_reg;
        and_ln119_reg_2030_pp2_iter6_reg <= and_ln119_reg_2030_pp2_iter5_reg;
        and_ln119_reg_2030_pp2_iter7_reg <= and_ln119_reg_2030_pp2_iter6_reg;
        and_ln119_reg_2030_pp2_iter8_reg <= and_ln119_reg_2030_pp2_iter7_reg;
        and_ln119_reg_2030_pp2_iter9_reg <= and_ln119_reg_2030_pp2_iter8_reg;
        and_ln120_reg_2034_pp2_iter2_reg <= and_ln120_reg_2034_pp2_iter1_reg;
        and_ln120_reg_2034_pp2_iter3_reg <= and_ln120_reg_2034_pp2_iter2_reg;
        and_ln120_reg_2034_pp2_iter4_reg <= and_ln120_reg_2034_pp2_iter3_reg;
        and_ln120_reg_2034_pp2_iter5_reg <= and_ln120_reg_2034_pp2_iter4_reg;
        and_ln120_reg_2034_pp2_iter6_reg <= and_ln120_reg_2034_pp2_iter5_reg;
        and_ln125_reg_2038_pp2_iter10_reg <= and_ln125_reg_2038_pp2_iter9_reg;
        and_ln125_reg_2038_pp2_iter11_reg <= and_ln125_reg_2038_pp2_iter10_reg;
        and_ln125_reg_2038_pp2_iter2_reg <= and_ln125_reg_2038_pp2_iter1_reg;
        and_ln125_reg_2038_pp2_iter3_reg <= and_ln125_reg_2038_pp2_iter2_reg;
        and_ln125_reg_2038_pp2_iter4_reg <= and_ln125_reg_2038_pp2_iter3_reg;
        and_ln125_reg_2038_pp2_iter5_reg <= and_ln125_reg_2038_pp2_iter4_reg;
        and_ln125_reg_2038_pp2_iter6_reg <= and_ln125_reg_2038_pp2_iter5_reg;
        and_ln125_reg_2038_pp2_iter7_reg <= and_ln125_reg_2038_pp2_iter6_reg;
        and_ln125_reg_2038_pp2_iter8_reg <= and_ln125_reg_2038_pp2_iter7_reg;
        and_ln125_reg_2038_pp2_iter9_reg <= and_ln125_reg_2038_pp2_iter8_reg;
        icmp_ln103_reg_1955_pp2_iter10_reg <= icmp_ln103_reg_1955_pp2_iter9_reg;
        icmp_ln103_reg_1955_pp2_iter11_reg <= icmp_ln103_reg_1955_pp2_iter10_reg;
        icmp_ln103_reg_1955_pp2_iter2_reg <= icmp_ln103_reg_1955_pp2_iter1_reg;
        icmp_ln103_reg_1955_pp2_iter3_reg <= icmp_ln103_reg_1955_pp2_iter2_reg;
        icmp_ln103_reg_1955_pp2_iter4_reg <= icmp_ln103_reg_1955_pp2_iter3_reg;
        icmp_ln103_reg_1955_pp2_iter5_reg <= icmp_ln103_reg_1955_pp2_iter4_reg;
        icmp_ln103_reg_1955_pp2_iter6_reg <= icmp_ln103_reg_1955_pp2_iter5_reg;
        icmp_ln103_reg_1955_pp2_iter7_reg <= icmp_ln103_reg_1955_pp2_iter6_reg;
        icmp_ln103_reg_1955_pp2_iter8_reg <= icmp_ln103_reg_1955_pp2_iter7_reg;
        icmp_ln103_reg_1955_pp2_iter9_reg <= icmp_ln103_reg_1955_pp2_iter8_reg;
        icmp_ln108_reg_1990_pp2_iter10_reg <= icmp_ln108_reg_1990_pp2_iter9_reg;
        icmp_ln108_reg_1990_pp2_iter11_reg <= icmp_ln108_reg_1990_pp2_iter10_reg;
        icmp_ln108_reg_1990_pp2_iter2_reg <= icmp_ln108_reg_1990_pp2_iter1_reg;
        icmp_ln108_reg_1990_pp2_iter3_reg <= icmp_ln108_reg_1990_pp2_iter2_reg;
        icmp_ln108_reg_1990_pp2_iter4_reg <= icmp_ln108_reg_1990_pp2_iter3_reg;
        icmp_ln108_reg_1990_pp2_iter5_reg <= icmp_ln108_reg_1990_pp2_iter4_reg;
        icmp_ln108_reg_1990_pp2_iter6_reg <= icmp_ln108_reg_1990_pp2_iter5_reg;
        icmp_ln108_reg_1990_pp2_iter7_reg <= icmp_ln108_reg_1990_pp2_iter6_reg;
        icmp_ln108_reg_1990_pp2_iter8_reg <= icmp_ln108_reg_1990_pp2_iter7_reg;
        icmp_ln108_reg_1990_pp2_iter9_reg <= icmp_ln108_reg_1990_pp2_iter8_reg;
        icmp_ln109_reg_1994_pp2_iter10_reg <= icmp_ln109_reg_1994_pp2_iter9_reg;
        icmp_ln109_reg_1994_pp2_iter11_reg <= icmp_ln109_reg_1994_pp2_iter10_reg;
        icmp_ln109_reg_1994_pp2_iter2_reg <= icmp_ln109_reg_1994_pp2_iter1_reg;
        icmp_ln109_reg_1994_pp2_iter3_reg <= icmp_ln109_reg_1994_pp2_iter2_reg;
        icmp_ln109_reg_1994_pp2_iter4_reg <= icmp_ln109_reg_1994_pp2_iter3_reg;
        icmp_ln109_reg_1994_pp2_iter5_reg <= icmp_ln109_reg_1994_pp2_iter4_reg;
        icmp_ln109_reg_1994_pp2_iter6_reg <= icmp_ln109_reg_1994_pp2_iter5_reg;
        icmp_ln109_reg_1994_pp2_iter7_reg <= icmp_ln109_reg_1994_pp2_iter6_reg;
        icmp_ln109_reg_1994_pp2_iter8_reg <= icmp_ln109_reg_1994_pp2_iter7_reg;
        icmp_ln109_reg_1994_pp2_iter9_reg <= icmp_ln109_reg_1994_pp2_iter8_reg;
        icmp_ln110_reg_1998_pp2_iter10_reg <= icmp_ln110_reg_1998_pp2_iter9_reg;
        icmp_ln110_reg_1998_pp2_iter11_reg <= icmp_ln110_reg_1998_pp2_iter10_reg;
        icmp_ln110_reg_1998_pp2_iter2_reg <= icmp_ln110_reg_1998_pp2_iter1_reg;
        icmp_ln110_reg_1998_pp2_iter3_reg <= icmp_ln110_reg_1998_pp2_iter2_reg;
        icmp_ln110_reg_1998_pp2_iter4_reg <= icmp_ln110_reg_1998_pp2_iter3_reg;
        icmp_ln110_reg_1998_pp2_iter5_reg <= icmp_ln110_reg_1998_pp2_iter4_reg;
        icmp_ln110_reg_1998_pp2_iter6_reg <= icmp_ln110_reg_1998_pp2_iter5_reg;
        icmp_ln110_reg_1998_pp2_iter7_reg <= icmp_ln110_reg_1998_pp2_iter6_reg;
        icmp_ln110_reg_1998_pp2_iter8_reg <= icmp_ln110_reg_1998_pp2_iter7_reg;
        icmp_ln110_reg_1998_pp2_iter9_reg <= icmp_ln110_reg_1998_pp2_iter8_reg;
        icmp_ln111_reg_2002_pp2_iter10_reg <= icmp_ln111_reg_2002_pp2_iter9_reg;
        icmp_ln111_reg_2002_pp2_iter11_reg <= icmp_ln111_reg_2002_pp2_iter10_reg;
        icmp_ln111_reg_2002_pp2_iter2_reg <= icmp_ln111_reg_2002_pp2_iter1_reg;
        icmp_ln111_reg_2002_pp2_iter3_reg <= icmp_ln111_reg_2002_pp2_iter2_reg;
        icmp_ln111_reg_2002_pp2_iter4_reg <= icmp_ln111_reg_2002_pp2_iter3_reg;
        icmp_ln111_reg_2002_pp2_iter5_reg <= icmp_ln111_reg_2002_pp2_iter4_reg;
        icmp_ln111_reg_2002_pp2_iter6_reg <= icmp_ln111_reg_2002_pp2_iter5_reg;
        icmp_ln111_reg_2002_pp2_iter7_reg <= icmp_ln111_reg_2002_pp2_iter6_reg;
        icmp_ln111_reg_2002_pp2_iter8_reg <= icmp_ln111_reg_2002_pp2_iter7_reg;
        icmp_ln111_reg_2002_pp2_iter9_reg <= icmp_ln111_reg_2002_pp2_iter8_reg;
        icmp_ln112_reg_2006_pp2_iter10_reg <= icmp_ln112_reg_2006_pp2_iter9_reg;
        icmp_ln112_reg_2006_pp2_iter11_reg <= icmp_ln112_reg_2006_pp2_iter10_reg;
        icmp_ln112_reg_2006_pp2_iter2_reg <= icmp_ln112_reg_2006_pp2_iter1_reg;
        icmp_ln112_reg_2006_pp2_iter3_reg <= icmp_ln112_reg_2006_pp2_iter2_reg;
        icmp_ln112_reg_2006_pp2_iter4_reg <= icmp_ln112_reg_2006_pp2_iter3_reg;
        icmp_ln112_reg_2006_pp2_iter5_reg <= icmp_ln112_reg_2006_pp2_iter4_reg;
        icmp_ln112_reg_2006_pp2_iter6_reg <= icmp_ln112_reg_2006_pp2_iter5_reg;
        icmp_ln112_reg_2006_pp2_iter7_reg <= icmp_ln112_reg_2006_pp2_iter6_reg;
        icmp_ln112_reg_2006_pp2_iter8_reg <= icmp_ln112_reg_2006_pp2_iter7_reg;
        icmp_ln112_reg_2006_pp2_iter9_reg <= icmp_ln112_reg_2006_pp2_iter8_reg;
        icmp_ln113_reg_2010_pp2_iter10_reg <= icmp_ln113_reg_2010_pp2_iter9_reg;
        icmp_ln113_reg_2010_pp2_iter11_reg <= icmp_ln113_reg_2010_pp2_iter10_reg;
        icmp_ln113_reg_2010_pp2_iter2_reg <= icmp_ln113_reg_2010_pp2_iter1_reg;
        icmp_ln113_reg_2010_pp2_iter3_reg <= icmp_ln113_reg_2010_pp2_iter2_reg;
        icmp_ln113_reg_2010_pp2_iter4_reg <= icmp_ln113_reg_2010_pp2_iter3_reg;
        icmp_ln113_reg_2010_pp2_iter5_reg <= icmp_ln113_reg_2010_pp2_iter4_reg;
        icmp_ln113_reg_2010_pp2_iter6_reg <= icmp_ln113_reg_2010_pp2_iter5_reg;
        icmp_ln113_reg_2010_pp2_iter7_reg <= icmp_ln113_reg_2010_pp2_iter6_reg;
        icmp_ln113_reg_2010_pp2_iter8_reg <= icmp_ln113_reg_2010_pp2_iter7_reg;
        icmp_ln113_reg_2010_pp2_iter9_reg <= icmp_ln113_reg_2010_pp2_iter8_reg;
        icmp_ln115_1_reg_2019_pp2_iter10_reg <= icmp_ln115_1_reg_2019_pp2_iter9_reg;
        icmp_ln115_1_reg_2019_pp2_iter2_reg <= icmp_ln115_1_reg_2019_pp2_iter1_reg;
        icmp_ln115_1_reg_2019_pp2_iter3_reg <= icmp_ln115_1_reg_2019_pp2_iter2_reg;
        icmp_ln115_1_reg_2019_pp2_iter4_reg <= icmp_ln115_1_reg_2019_pp2_iter3_reg;
        icmp_ln115_1_reg_2019_pp2_iter5_reg <= icmp_ln115_1_reg_2019_pp2_iter4_reg;
        icmp_ln115_1_reg_2019_pp2_iter6_reg <= icmp_ln115_1_reg_2019_pp2_iter5_reg;
        icmp_ln115_1_reg_2019_pp2_iter7_reg <= icmp_ln115_1_reg_2019_pp2_iter6_reg;
        icmp_ln115_1_reg_2019_pp2_iter8_reg <= icmp_ln115_1_reg_2019_pp2_iter7_reg;
        icmp_ln115_1_reg_2019_pp2_iter9_reg <= icmp_ln115_1_reg_2019_pp2_iter8_reg;
        icmp_ln115_reg_2014_pp2_iter10_reg <= icmp_ln115_reg_2014_pp2_iter9_reg;
        icmp_ln115_reg_2014_pp2_iter2_reg <= icmp_ln115_reg_2014_pp2_iter1_reg;
        icmp_ln115_reg_2014_pp2_iter3_reg <= icmp_ln115_reg_2014_pp2_iter2_reg;
        icmp_ln115_reg_2014_pp2_iter4_reg <= icmp_ln115_reg_2014_pp2_iter3_reg;
        icmp_ln115_reg_2014_pp2_iter5_reg <= icmp_ln115_reg_2014_pp2_iter4_reg;
        icmp_ln115_reg_2014_pp2_iter6_reg <= icmp_ln115_reg_2014_pp2_iter5_reg;
        icmp_ln115_reg_2014_pp2_iter7_reg <= icmp_ln115_reg_2014_pp2_iter6_reg;
        icmp_ln115_reg_2014_pp2_iter8_reg <= icmp_ln115_reg_2014_pp2_iter7_reg;
        icmp_ln115_reg_2014_pp2_iter9_reg <= icmp_ln115_reg_2014_pp2_iter8_reg;
        reg_1000_pp2_iter2_reg <= reg_1000_pp2_iter1_reg;
        reg_1000_pp2_iter3_reg <= reg_1000_pp2_iter2_reg;
        reg_1000_pp2_iter4_reg <= reg_1000_pp2_iter3_reg;
        reg_1000_pp2_iter5_reg <= reg_1000_pp2_iter4_reg;
        reg_1000_pp2_iter6_reg <= reg_1000_pp2_iter5_reg;
        tmpo_last_V_reg_2042_pp2_iter10_reg <= tmpo_last_V_reg_2042_pp2_iter9_reg;
        tmpo_last_V_reg_2042_pp2_iter2_reg <= tmpo_last_V_reg_2042_pp2_iter1_reg;
        tmpo_last_V_reg_2042_pp2_iter3_reg <= tmpo_last_V_reg_2042_pp2_iter2_reg;
        tmpo_last_V_reg_2042_pp2_iter4_reg <= tmpo_last_V_reg_2042_pp2_iter3_reg;
        tmpo_last_V_reg_2042_pp2_iter5_reg <= tmpo_last_V_reg_2042_pp2_iter4_reg;
        tmpo_last_V_reg_2042_pp2_iter6_reg <= tmpo_last_V_reg_2042_pp2_iter5_reg;
        tmpo_last_V_reg_2042_pp2_iter7_reg <= tmpo_last_V_reg_2042_pp2_iter6_reg;
        tmpo_last_V_reg_2042_pp2_iter8_reg <= tmpo_last_V_reg_2042_pp2_iter7_reg;
        tmpo_last_V_reg_2042_pp2_iter9_reg <= tmpo_last_V_reg_2042_pp2_iter8_reg;
        trunc_ln37_1_reg_1959_pp2_iter2_reg <= trunc_ln37_1_reg_1959_pp2_iter1_reg;
        trunc_ln37_1_reg_1959_pp2_iter3_reg <= trunc_ln37_1_reg_1959_pp2_iter2_reg;
        trunc_ln37_4_reg_2057_pp2_iter2_reg <= trunc_ln37_4_reg_2057;
        trunc_ln37_4_reg_2057_pp2_iter3_reg <= trunc_ln37_4_reg_2057_pp2_iter2_reg;
        trunc_ln37_4_reg_2057_pp2_iter4_reg <= trunc_ln37_4_reg_2057_pp2_iter3_reg;
        trunc_ln37_4_reg_2057_pp2_iter5_reg <= trunc_ln37_4_reg_2057_pp2_iter4_reg;
        trunc_ln37_5_reg_1974_pp2_iter2_reg <= trunc_ln37_5_reg_1974_pp2_iter1_reg;
        trunc_ln37_5_reg_1974_pp2_iter3_reg <= trunc_ln37_5_reg_1974_pp2_iter2_reg;
        trunc_ln37_5_reg_1974_pp2_iter4_reg <= trunc_ln37_5_reg_1974_pp2_iter3_reg;
        trunc_ln37_6_reg_1980_pp2_iter2_reg <= trunc_ln37_6_reg_1980_pp2_iter1_reg;
        trunc_ln37_reg_2052_pp2_iter2_reg <= trunc_ln37_reg_2052;
        trunc_ln37_reg_2052_pp2_iter3_reg <= trunc_ln37_reg_2052_pp2_iter2_reg;
        trunc_ln37_reg_2052_pp2_iter4_reg <= trunc_ln37_reg_2052_pp2_iter3_reg;
        trunc_ln37_reg_2052_pp2_iter5_reg <= trunc_ln37_reg_2052_pp2_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter6 == 1'b1) & (icmp_ln113_reg_2010_pp2_iter5_reg == 1'd1) & (1'd1 == and_ln120_reg_2034_pp2_iter5_reg) & (1'd1 == and_ln119_reg_2030_pp2_iter5_reg) & (icmp_ln112_reg_2006_pp2_iter5_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter5_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter5_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter5_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter5_reg == 1'd1))) begin
        add_ln122_1_reg_2072 <= grp_fu_1675_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1))) begin
        and_ln120_reg_2034 <= and_ln120_fu_1481_p2;
        and_ln125_reg_2038 <= and_ln125_fu_1492_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_23_reg_1738 <= empty_23_fu_1009_p1;
        empty_24_reg_1743 <= empty_24_fu_1013_p1;
        empty_25_reg_1750 <= empty_25_fu_1017_p1;
        empty_26_reg_1756 <= empty_26_fu_1021_p1;
        empty_27_reg_1761 <= empty_27_fu_1025_p1;
        empty_28_reg_1767 <= empty_28_fu_1029_p1;
        empty_reg_1732 <= empty_fu_1005_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_fu_1361_p2 == 1'd1))) begin
        icmp_ln108_reg_1990 <= icmp_ln108_fu_1395_p2;
        trunc_ln37_1_reg_1959 <= trunc_ln37_1_fu_1367_p1;
        trunc_ln37_2_reg_1964 <= trunc_ln37_2_fu_1371_p1;
        trunc_ln37_5_reg_1974 <= trunc_ln37_5_fu_1379_p1;
        trunc_ln37_6_reg_1980 <= trunc_ln37_6_fu_1383_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1))) begin
        icmp_ln109_reg_1994 <= icmp_ln109_fu_1400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1))) begin
        icmp_ln110_reg_1998 <= icmp_ln110_fu_1405_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1))) begin
        icmp_ln111_reg_2002 <= icmp_ln111_fu_1410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1))) begin
        icmp_ln112_reg_2006 <= icmp_ln112_fu_1415_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1))) begin
        icmp_ln113_reg_2010 <= icmp_ln113_fu_1420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln76_reg_1882 <= icmp_ln76_fu_1237_p2;
        icmp_ln76_reg_1882_pp1_iter1_reg <= icmp_ln76_reg_1882;
        icmp_ln79_reg_1891_pp1_iter1_reg <= icmp_ln79_reg_1891;
        icmp_ln80_reg_1895_pp1_iter1_reg <= icmp_ln80_reg_1895;
        tmp_data_V_reg_1899_pp1_iter1_reg <= tmp_data_V_reg_1899;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln76_reg_1882_pp1_iter2_reg <= icmp_ln76_reg_1882_pp1_iter1_reg;
        icmp_ln76_reg_1882_pp1_iter3_reg <= icmp_ln76_reg_1882_pp1_iter2_reg;
        icmp_ln76_reg_1882_pp1_iter4_reg <= icmp_ln76_reg_1882_pp1_iter3_reg;
        icmp_ln76_reg_1882_pp1_iter5_reg <= icmp_ln76_reg_1882_pp1_iter4_reg;
        icmp_ln79_reg_1891_pp1_iter2_reg <= icmp_ln79_reg_1891_pp1_iter1_reg;
        icmp_ln79_reg_1891_pp1_iter3_reg <= icmp_ln79_reg_1891_pp1_iter2_reg;
        icmp_ln79_reg_1891_pp1_iter4_reg <= icmp_ln79_reg_1891_pp1_iter3_reg;
        icmp_ln79_reg_1891_pp1_iter5_reg <= icmp_ln79_reg_1891_pp1_iter4_reg;
        icmp_ln80_reg_1895_pp1_iter2_reg <= icmp_ln80_reg_1895_pp1_iter1_reg;
        icmp_ln80_reg_1895_pp1_iter3_reg <= icmp_ln80_reg_1895_pp1_iter2_reg;
        icmp_ln80_reg_1895_pp1_iter4_reg <= icmp_ln80_reg_1895_pp1_iter3_reg;
        icmp_ln80_reg_1895_pp1_iter5_reg <= icmp_ln80_reg_1895_pp1_iter4_reg;
        tmp_data_V_reg_1899_pp1_iter2_reg <= tmp_data_V_reg_1899_pp1_iter1_reg;
        tmp_data_V_reg_1899_pp1_iter3_reg <= tmp_data_V_reg_1899_pp1_iter2_reg;
        tmp_data_V_reg_1899_pp1_iter4_reg <= tmp_data_V_reg_1899_pp1_iter3_reg;
        tmp_data_V_reg_1899_pp1_iter5_reg <= tmp_data_V_reg_1899_pp1_iter4_reg;
        trunc_ln76_reg_1909_pp1_iter2_reg <= trunc_ln76_reg_1909;
        trunc_ln76_reg_1909_pp1_iter3_reg <= trunc_ln76_reg_1909_pp1_iter2_reg;
        trunc_ln76_reg_1909_pp1_iter4_reg <= trunc_ln76_reg_1909_pp1_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1237_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln79_reg_1891 <= icmp_ln79_fu_1247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_1247_p2 == 1'd1) & (icmp_ln76_fu_1237_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln80_reg_1895 <= icmp_ln80_fu_1252_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter8 == 1'b1) & (icmp_ln115_1_reg_2019_pp2_iter7_reg == 1'd1) & (icmp_ln113_reg_2010_pp2_iter7_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter7_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter7_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter7_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter7_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter7_reg == 1'd1))) begin
        lhs_reg_2087 <= featureMap_V_q1;
        rhs_reg_2092 <= filter_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln120_fu_1481_p2) & (1'd1 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        reg_1000 <= strm_in_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln115_1_reg_2019_pp2_iter9_reg == 1'd1) & (icmp_ln113_reg_2010_pp2_iter9_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter9_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter9_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter9_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter9_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter9_reg == 1'd1))) begin
        ret_reg_2107 <= grp_fu_1573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_1252_p2 == 1'd1) & (icmp_ln79_fu_1247_p2 == 1'd1) & (icmp_ln76_fu_1237_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_data_V_reg_1899 <= strm_in_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'd1 == and_ln125_fu_1492_p2) & (1'd1 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1))) begin
        tmpo_last_V_reg_2042 <= tmpo_last_V_fu_1515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln115_1_reg_2019 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_reg_1955 == 1'd1))) begin
        trunc_ln37_4_reg_2057 <= trunc_ln37_4_fu_1531_p1;
        trunc_ln37_reg_2052 <= trunc_ln37_fu_1527_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln76_reg_1882 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        trunc_ln76_reg_1909 <= trunc_ln76_fu_1263_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        y_5_reg_1817 <= y_5_fu_1135_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_fu_1141_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        zext_ln72_reg_1825[1 : 0] <= zext_ln72_fu_1147_p1[1 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln76_fu_1237_p2 == 1'd0)) begin
        ap_condition_pp1_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln103_fu_1361_p2 == 1'd0)) begin
        ap_condition_pp2_exit_iter0_state22 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state22 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_reg_1955 == 1'd1))) begin
        ap_phi_mux_f_10_phi_fu_752_p4 = f_11_reg_862;
    end else begin
        ap_phi_mux_f_10_phi_fu_752_p4 = f_10_reg_748;
    end
end

always @ (*) begin
    if (((icmp_ln57_fu_1084_p2 == 1'd0) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_f_4_phi_fu_455_p10 = 32'd32;
    end else if ((((icmp_ln60_fu_1099_p2 == 1'd0) & (icmp_ln59_fu_1094_p2 == 1'd1) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln59_fu_1094_p2 == 1'd0) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln58_fu_1089_p2 == 1'd0) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln60_fu_1099_p2 == 1'd1) & (icmp_ln59_fu_1094_p2 == 1'd1) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_f_4_phi_fu_455_p10 = f_3_reg_375;
    end else begin
        ap_phi_mux_f_4_phi_fu_455_p10 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln113_fu_1420_p2 == 1'd0) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1))) begin
        ap_phi_mux_kn_1_phi_fu_963_p18 = 32'd10;
    end else if ((((1'd1 == and_ln119_fu_1464_p2) & (1'd0 == and_ln125_fu_1492_p2) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1)) | ((1'd0 == and_ln119_fu_1464_p2) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1)) | ((icmp_ln112_fu_1415_p2 == 1'd0) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1)) | ((icmp_ln111_fu_1410_p2 == 1'd0) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1)) | ((icmp_ln110_fu_1405_p2 == 1'd0) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1)) | ((icmp_ln109_fu_1400_p2 == 1'd0) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1)) | ((icmp_ln108_fu_1395_p2 == 1'd0) & (icmp_ln103_fu_1361_p2 == 1'd1)))) begin
        ap_phi_mux_kn_1_phi_fu_963_p18 = kn_reg_783;
    end else if (((1'd1 == and_ln125_fu_1492_p2) & (1'd1 == and_ln119_fu_1464_p2) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1))) begin
        ap_phi_mux_kn_1_phi_fu_963_p18 = sub105_reg_1867;
    end else begin
        ap_phi_mux_kn_1_phi_fu_963_p18 = ap_phi_reg_pp2_iter0_kn_1_reg_960;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_reg_1955 == 1'd1))) begin
        ap_phi_mux_kx_1_phi_fu_775_p4 = kx_3_reg_928;
    end else begin
        ap_phi_mux_kx_1_phi_fu_775_p4 = kx_1_reg_772;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_reg_1955 == 1'd1))) begin
        ap_phi_mux_ky_2_phi_fu_764_p4 = ky_4_reg_896;
    end else begin
        ap_phi_mux_ky_2_phi_fu_764_p4 = ky_2_reg_760;
    end
end

always @ (*) begin
    if (((icmp_ln58_fu_1089_p2 == 1'd0) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_n_4_phi_fu_433_p10 = 32'd10;
    end else if ((((icmp_ln60_fu_1099_p2 == 1'd0) & (icmp_ln59_fu_1094_p2 == 1'd1) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln59_fu_1094_p2 == 1'd0) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln57_fu_1084_p2 == 1'd0) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln60_fu_1099_p2 == 1'd1) & (icmp_ln59_fu_1094_p2 == 1'd1) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_n_4_phi_fu_433_p10 = n_2_reg_363;
    end else begin
        ap_phi_mux_n_4_phi_fu_433_p10 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln80_fu_1252_p2 == 1'd0) & (icmp_ln79_fu_1247_p2 == 1'd1) & (icmp_ln76_fu_1237_p2 == 1'd1))) begin
        ap_phi_mux_n_6_phi_fu_537_p6 = 32'd10;
    end else if ((((icmp_ln80_fu_1252_p2 == 1'd1) & (icmp_ln79_fu_1247_p2 == 1'd1) & (icmp_ln76_fu_1237_p2 == 1'd1)) | ((icmp_ln79_fu_1247_p2 == 1'd0) & (icmp_ln76_fu_1237_p2 == 1'd1)))) begin
        ap_phi_mux_n_6_phi_fu_537_p6 = n_5_reg_507;
    end else begin
        ap_phi_mux_n_6_phi_fu_537_p6 = ap_phi_reg_pp1_iter0_n_6_reg_534;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_reg_1955 == 1'd1))) begin
        ap_phi_mux_x_12_phi_fu_740_p4 = x_13_reg_828;
    end else begin
        ap_phi_mux_x_12_phi_fu_740_p4 = x_12_reg_736;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln76_reg_1882 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_x_3_phi_fu_499_p4 = x_8_reg_518;
    end else begin
        ap_phi_mux_x_3_phi_fu_499_p4 = x_3_reg_496;
    end
end

always @ (*) begin
    if (((icmp_ln60_fu_1099_p2 == 1'd0) & (icmp_ln59_fu_1094_p2 == 1'd1) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_x_4_phi_fu_390_p10 = 32'd3;
    end else if ((((icmp_ln59_fu_1094_p2 == 1'd0) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln58_fu_1089_p2 == 1'd0) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln57_fu_1084_p2 == 1'd0) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln60_fu_1099_p2 == 1'd1) & (icmp_ln59_fu_1094_p2 == 1'd1) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_x_4_phi_fu_390_p10 = x_1_reg_341;
    end else begin
        ap_phi_mux_x_4_phi_fu_390_p10 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln103_reg_1955 == 1'd1))) begin
        ap_phi_mux_y_12_phi_fu_728_p4 = y_13_reg_794;
    end else begin
        ap_phi_mux_y_12_phi_fu_728_p4 = y_12_reg_724;
    end
end

always @ (*) begin
    if (((icmp_ln59_fu_1094_p2 == 1'd0) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_y_4_phi_fu_411_p10 = 32'd3;
    end else if ((((icmp_ln60_fu_1099_p2 == 1'd0) & (icmp_ln59_fu_1094_p2 == 1'd1) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln58_fu_1089_p2 == 1'd0) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln57_fu_1084_p2 == 1'd0) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln60_fu_1099_p2 == 1'd1) & (icmp_ln59_fu_1094_p2 == 1'd1) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_y_4_phi_fu_411_p10 = y_1_reg_352;
    end else begin
        ap_phi_mux_y_4_phi_fu_411_p10 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'd1 == and_ln125_reg_2038_pp2_iter11_reg) & (1'd1 == and_ln119_reg_2030_pp2_iter11_reg) & (icmp_ln113_reg_2010_pp2_iter11_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter11_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter11_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter11_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter11_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter11_reg == 1'd1) & (icmp_ln103_reg_1955_pp2_iter11_reg == 1'd1) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        ap_sig_allocacmp_accum_V_load = accum_V_5_reg_2112;
    end else begin
        ap_sig_allocacmp_accum_V_load = accum_V_fu_152;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        featureMap_V_address0 = zext_ln122_fu_1563_p1;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        featureMap_V_address0 = zext_ln83_fu_1267_p1;
    end else begin
        featureMap_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        featureMap_V_ce0 = 1'b1;
    end else begin
        featureMap_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        featureMap_V_ce1 = 1'b1;
    end else begin
        featureMap_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        featureMap_V_d0 = reg_1000_pp2_iter6_reg;
    end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        featureMap_V_d0 = tmp_data_V_reg_1899_pp1_iter5_reg;
    end else begin
        featureMap_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln113_reg_2010_pp2_iter6_reg == 1'd1) & (1'd1 == and_ln120_reg_2034_pp2_iter6_reg) & (1'd1 == and_ln119_reg_2030_pp2_iter6_reg) & (icmp_ln112_reg_2006_pp2_iter6_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter6_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter6_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter6_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter6_reg == 1'd1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln80_reg_1895_pp1_iter5_reg == 1'd1) & (icmp_ln79_reg_1891_pp1_iter5_reg == 1'd1) & (icmp_ln76_reg_1882_pp1_iter5_reg == 1'd1)))) begin
        featureMap_V_we0 = 1'b1;
    end else begin
        featureMap_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        filter_V_address0 = zext_ln116_1_fu_1559_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        filter_V_address0 = zext_ln63_fu_1113_p1;
    end else begin
        filter_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_predicate_op125_read_state5 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | ((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        filter_V_ce0 = 1'b1;
    end else begin
        filter_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_predicate_op125_read_state5 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0)) & (icmp_ln60_fu_1099_p2 == 1'd1) & (icmp_ln59_fu_1094_p2 == 1'd1) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        filter_V_we0 = 1'b1;
    end else begin
        filter_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1573_ce = 1'b1;
    end else begin
        grp_fu_1573_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1642_ce = 1'b1;
    end else begin
        grp_fu_1642_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1647_ce = 1'b1;
    end else begin
        grp_fu_1647_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1655_ce = 1'b1;
    end else begin
        grp_fu_1655_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1660_ce = 1'b1;
    end else begin
        grp_fu_1660_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1666_ce = 1'b1;
    end else begin
        grp_fu_1666_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1675_ce = 1'b1;
    end else begin
        grp_fu_1675_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1683_ce = 1'b1;
    end else begin
        grp_fu_1683_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((icmp_ln80_fu_1252_p2 == 1'd1) & (icmp_ln79_fu_1247_p2 == 1'd1) & (icmp_ln76_fu_1237_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln60_fu_1099_p2 == 1'd1) & (icmp_ln59_fu_1094_p2 == 1'd1) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_pp2_stage0) & (1'd1 == and_ln120_fu_1481_p2) & (1'd1 == and_ln119_fu_1464_p2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        strm_in_TDATA_blk_n = strm_in_TVALID_int_regslice;
    end else begin
        strm_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (strm_in_TVALID_int_regslice == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op183_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_predicate_op304_read_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | (~((ap_predicate_op125_read_state5 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0)) & (ap_predicate_op125_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        strm_in_TREADY_int_regslice = 1'b1;
    end else begin
        strm_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0) & (1'd1 == and_ln125_reg_2038_pp2_iter11_reg) & (1'd1 == and_ln119_reg_2030_pp2_iter11_reg) & (icmp_ln113_reg_2010_pp2_iter11_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter11_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter11_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter11_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter11_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter11_reg == 1'd1) & (icmp_ln103_reg_1955_pp2_iter11_reg == 1'd1) & (ap_enable_reg_pp2_iter12 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0) & (1'd1 == and_ln125_reg_2038_pp2_iter10_reg) & (1'd1 == and_ln119_reg_2030_pp2_iter10_reg) & (icmp_ln113_reg_2010_pp2_iter10_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter10_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter10_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter10_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter10_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter10_reg == 1'd1) & (icmp_ln103_reg_1955_pp2_iter10_reg == 1'd1) & (ap_enable_reg_pp2_iter11 == 1'b1)))) begin
        strm_out_TDATA_blk_n = strm_out_TREADY_int_regslice;
    end else begin
        strm_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_predicate_op385_write_state33 == 1'b1) & (ap_enable_reg_pp2_iter11 == 1'b1))) begin
        strm_out_TVALID_int_regslice = 1'b1;
    end else begin
        strm_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (strm_in_TVALID_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln48_fu_1048_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln50_fu_1054_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln52_fu_1066_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((ap_predicate_op125_read_state5 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0)) & (icmp_ln54_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((ap_predicate_op125_read_state5 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0)) & (icmp_ln54_fu_1078_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln72_fu_1141_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln74_fu_1231_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln76_fu_1237_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter6 == 1'b1) & (ap_enable_reg_pp1_iter5 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((icmp_ln76_fu_1237_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (ap_enable_reg_pp1_iter5 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln93_fu_1287_p2 == 1'd0) & (regslice_both_strm_out_V_data_V_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln93_fu_1287_p2 == 1'd1) & (regslice_both_strm_out_V_data_V_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln95_fu_1303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln97_fu_1325_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln99_fu_1337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln101_fu_1349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln103_fu_1361_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter12 == 1'b1) & (ap_enable_reg_pp2_iter11 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln103_fu_1361_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter12 == 1'b1) & (ap_enable_reg_pp2_iter11 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accum_V_2_fu_1586_p3 = ((and_ln115_fu_1582_p2[0:0] == 1'b1) ? accum_V_6_reg_1857 : ap_sig_allocacmp_accum_V_load);

assign accum_V_3_fu_1593_p2 = (ret_reg_2107 + accum_V_2_fu_1586_p3);

assign accum_V_4_fu_1598_p3 = ((icmp_ln115_1_reg_2019_pp2_iter10_reg[0:0] == 1'b1) ? accum_V_3_fu_1593_p2 : ap_sig_allocacmp_accum_V_load);

assign accum_V_5_fu_1619_p3 = ((and_ln126_fu_1614_p2[0:0] == 1'b1) ? 64'd0 : accum_V_4_fu_1598_p3);

assign accum_V_6_fu_1192_p1 = $signed(reg_1000);

assign add_ln116_2_fu_1551_p2 = ($signed(grp_fu_1666_p4) + $signed(trunc_ln37_4_reg_2057_pp2_iter5_reg));

assign add_ln116_fu_1448_p2 = (trunc_ln37_7_fu_1387_p1 + trunc_ln37_6_fu_1383_p1);

assign add_ln122_fu_1538_p2 = ($signed(trunc_ln37_6_reg_1980_pp2_iter2_reg) + $signed(2'd3));

assign and_ln115_fu_1582_p2 = (icmp_ln115_reg_2014_pp2_iter10_reg & icmp_ln115_1_reg_2019_pp2_iter10_reg);

assign and_ln119_fu_1464_p2 = (icmp_ln119_fu_1454_p2 & icmp_ln119_1_fu_1459_p2);

assign and_ln120_fu_1481_p2 = (icmp_ln120_fu_1470_p2 & icmp_ln120_1_fu_1475_p2);

assign and_ln125_fu_1492_p2 = (icmp_ln125_fu_1487_p2 & icmp_ln115_1_fu_1443_p2);

assign and_ln126_fu_1614_p1 = relu;

assign and_ln126_fu_1614_p2 = (tmp_6_fu_1606_p3 & and_ln126_fu_1614_p1);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op183_read_state9 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op183_read_state9 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = (((ap_predicate_op386_write_state34 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b1)) | ((ap_predicate_op385_write_state33 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b1)) | ((ap_predicate_op304_read_state22 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = (((ap_predicate_op304_read_state22 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter12 == 1'b1) & ((1'b1 == ap_block_state34_io) | ((ap_predicate_op386_write_state34 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp2_iter11 == 1'b1) & ((1'b1 == ap_block_state33_io) | ((ap_predicate_op385_write_state33 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = (((ap_predicate_op304_read_state22 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter12 == 1'b1) & ((1'b1 == ap_block_state34_io) | ((ap_predicate_op386_write_state34 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp2_iter11 == 1'b1) & ((1'b1 == ap_block_state33_io) | ((ap_predicate_op385_write_state33 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0)))));
end

assign ap_block_state10_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state22_pp2_stage0_iter0 = ((ap_predicate_op304_read_state22 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0));
end

assign ap_block_state23_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state33_io = ((ap_predicate_op385_write_state33 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state33_pp2_stage0_iter11 = ((ap_predicate_op385_write_state33 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state34_io = ((ap_predicate_op386_write_state34 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state34_pp2_stage0_iter12 = ((ap_predicate_op386_write_state34 == 1'b1) & (strm_out_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((ap_predicate_op125_read_state5 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp1_stage0_iter0 = ((ap_predicate_op183_read_state9 == 1'b1) & (strm_in_TVALID_int_regslice == 1'b0));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_n_6_reg_534 = 'bx;

assign ap_phi_reg_pp1_iter0_x_8_reg_518 = 'bx;

assign ap_phi_reg_pp2_iter0_f_11_reg_862 = 'bx;

assign ap_phi_reg_pp2_iter0_kn_1_reg_960 = 'bx;

assign ap_phi_reg_pp2_iter0_kx_3_reg_928 = 'bx;

assign ap_phi_reg_pp2_iter0_ky_4_reg_896 = 'bx;

assign ap_phi_reg_pp2_iter0_x_13_reg_828 = 'bx;

assign ap_phi_reg_pp2_iter0_y_13_reg_794 = 'bx;

always @ (*) begin
    ap_predicate_op125_read_state5 = ((icmp_ln60_fu_1099_p2 == 1'd1) & (icmp_ln59_fu_1094_p2 == 1'd1) & (icmp_ln58_fu_1089_p2 == 1'd1) & (icmp_ln57_fu_1084_p2 == 1'd1) & (icmp_ln54_fu_1078_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op183_read_state9 = ((icmp_ln80_fu_1252_p2 == 1'd1) & (icmp_ln79_fu_1247_p2 == 1'd1) & (icmp_ln76_fu_1237_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op304_read_state22 = ((1'd1 == and_ln120_fu_1481_p2) & (1'd1 == and_ln119_fu_1464_p2) & (icmp_ln113_fu_1420_p2 == 1'd1) & (icmp_ln112_fu_1415_p2 == 1'd1) & (icmp_ln111_fu_1410_p2 == 1'd1) & (icmp_ln110_fu_1405_p2 == 1'd1) & (icmp_ln109_fu_1400_p2 == 1'd1) & (icmp_ln108_fu_1395_p2 == 1'd1) & (icmp_ln103_fu_1361_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op385_write_state33 = ((1'd1 == and_ln125_reg_2038_pp2_iter10_reg) & (1'd1 == and_ln119_reg_2030_pp2_iter10_reg) & (icmp_ln113_reg_2010_pp2_iter10_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter10_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter10_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter10_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter10_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter10_reg == 1'd1) & (icmp_ln103_reg_1955_pp2_iter10_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op386_write_state34 = ((1'd1 == and_ln125_reg_2038_pp2_iter11_reg) & (1'd1 == and_ln119_reg_2030_pp2_iter11_reg) & (icmp_ln113_reg_2010_pp2_iter11_reg == 1'd1) & (icmp_ln112_reg_2006_pp2_iter11_reg == 1'd1) & (icmp_ln111_reg_2002_pp2_iter11_reg == 1'd1) & (icmp_ln110_reg_1998_pp2_iter11_reg == 1'd1) & (icmp_ln109_reg_1994_pp2_iter11_reg == 1'd1) & (icmp_ln108_reg_1990_pp2_iter11_reg == 1'd1) & (icmp_ln103_reg_1955_pp2_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign conv50_fu_1171_p1 = outMapYSize_fu_1155_p2;

assign conv63_fu_1179_p1 = outMapXSize_fu_1165_p2;

assign count_1_fu_1107_p2 = (count_fu_140 + 32'd1);

assign empty_23_fu_1009_p1 = kernelN[6:0];

assign empty_24_fu_1013_p1 = mapSizeX[10:0];

assign empty_25_fu_1017_p1 = mapSizeY[10:0];

assign empty_26_fu_1021_p1 = mapSizeX[15:0];

assign empty_27_fu_1025_p1 = kernelSize[15:0];

assign empty_28_fu_1029_p1 = mapSizeY[15:0];

assign empty_fu_1005_p1 = kernelSize[6:0];

assign f_5_fu_1060_p2 = (f_1_reg_295 + 32'd1);

assign f_8_fu_1343_p2 = (f_7_reg_642 + 32'd1);

assign featureMap_V_address1 = zext_ln116_fu_1555_p1;

assign grp_fu_1642_p0 = n_5_reg_507[10:0];

assign grp_fu_1647_p1 = zext_ln72_reg_1825;

assign grp_fu_1655_p0 = kn_reg_783[10:0];

assign grp_fu_1660_p0 = ap_phi_mux_f_10_phi_fu_752_p4[6:0];

assign grp_fu_1666_p1 = grp_fu_1666_p10;

assign grp_fu_1666_p10 = add_ln116_reg_2025_pp2_iter2_reg;

assign grp_fu_1675_p1 = grp_fu_1675_p10;

assign grp_fu_1675_p10 = add_ln122_fu_1538_p2;

assign icmp_ln101_fu_1349_p2 = (($signed(kx_reg_712) < $signed(32'd3)) ? 1'b1 : 1'b0);

assign icmp_ln103_fu_1361_p2 = (($signed(kn_reg_783) < $signed(32'd10)) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_1395_p2 = (($signed(ap_phi_mux_y_12_phi_fu_728_p4) < $signed(conv50_reg_1837)) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_1400_p2 = (($signed(ap_phi_mux_x_12_phi_fu_740_p4) < $signed(mapSizeX)) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_1405_p2 = (($signed(ap_phi_mux_f_10_phi_fu_752_p4) < $signed(filterN)) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_1410_p2 = (($signed(ap_phi_mux_ky_2_phi_fu_764_p4) < $signed(kernelSize)) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_1415_p2 = (($signed(ap_phi_mux_kx_1_phi_fu_775_p4) < $signed(kernelSize)) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_1420_p2 = (($signed(kn_reg_783) < $signed(kernelN)) ? 1'b1 : 1'b0);

assign icmp_ln115_1_fu_1443_p2 = (($signed(ap_phi_mux_x_12_phi_fu_740_p4) < $signed(conv63_reg_1842)) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_1437_p2 = ((or_ln115_1_fu_1431_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln119_1_fu_1459_p2 = ((ap_phi_mux_kx_1_phi_fu_775_p4 == sub86_reg_1847) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_1454_p2 = ((ap_phi_mux_ky_2_phi_fu_764_p4 == sub86_reg_1847) ? 1'b1 : 1'b0);

assign icmp_ln120_1_fu_1475_p2 = ((ap_phi_mux_f_10_phi_fu_752_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_fu_1470_p2 = (($signed(ap_phi_mux_y_12_phi_fu_728_p4) < $signed(sub91_cast_reg_1862)) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_1487_p2 = ((kn_reg_783 == sub105_reg_1867) ? 1'b1 : 1'b0);

assign icmp_ln130_fu_1498_p2 = (($signed(ap_phi_mux_x_12_phi_fu_740_p4) < $signed(sext_ln93_reg_1873)) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_1048_p2 = (($signed(tmp_1_fu_1038_p4) < $signed(27'd1)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_1054_p2 = (($signed(n_reg_283) < $signed(32'd10)) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_1066_p2 = (($signed(y_2_reg_306) < $signed(32'd3)) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_1078_p2 = (($signed(x_1_reg_341) < $signed(32'd3)) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_1084_p2 = (($signed(f_3_reg_375) < $signed(filterN)) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_1089_p2 = (($signed(n_2_reg_363) < $signed(kernelN)) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_1094_p2 = (($signed(y_1_reg_352) < $signed(kernelSize)) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_1099_p2 = (($signed(x_1_reg_341) < $signed(kernelSize)) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_1141_p2 = ((y_reg_473 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_1231_p2 = (($signed(tmp_3_fu_1221_p4) < $signed(22'd1)) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1237_p2 = (($signed(n_5_reg_507) < $signed(32'd10)) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_1247_p2 = (($signed(ap_phi_mux_x_3_phi_fu_499_p4) < $signed(mapSizeX)) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_1252_p2 = (($signed(n_5_reg_507) < $signed(kernelN)) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_1287_p2 = (($signed(tmp_2_fu_1277_p4) < $signed(22'd1)) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_1303_p2 = (($signed(tmp_4_fu_1293_p4) < $signed(22'd1)) ? 1'b1 : 1'b0);

assign icmp_ln97_fu_1325_p2 = (($signed(tmp_5_fu_1315_p4) < $signed(27'd1)) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_1337_p2 = (($signed(ky_reg_653) < $signed(32'd3)) ? 1'b1 : 1'b0);

assign kn_2_fu_1521_p2 = (ap_phi_mux_kn_1_phi_fu_963_p18 + 32'd1);

assign kx_2_fu_1636_p2 = (kx_1_reg_772 + 32'd1);

assign ky_3_fu_1355_p2 = (ky_1_reg_701 + 32'd1);

assign n_3_fu_1072_p2 = (n_1_reg_318 + 32'd1);

assign n_7_fu_1257_p2 = (ap_phi_mux_n_6_phi_fu_537_p6 + 32'd1);

assign or_ln115_1_fu_1431_p2 = (or_ln115_fu_1425_p2 | ap_phi_mux_kx_1_phi_fu_775_p4);

assign or_ln115_fu_1425_p2 = (kn_reg_783 | ap_phi_mux_ky_2_phi_fu_764_p4);

assign outMapXSize_cast_fu_1183_p1 = outMapXSize_fu_1165_p2;

assign outMapXSize_fu_1165_p2 = (sub_ln91_fu_1161_p2 + 16'd1);

assign outMapYSize_cast_fu_1175_p1 = outMapYSize_fu_1155_p2;

assign outMapYSize_fu_1155_p2 = (sub_ln90_fu_1151_p2 + 16'd1);

assign sext_ln93_fu_1217_p1 = $signed(sub120_fu_1211_p2);

assign strm_in_TREADY = regslice_both_strm_in_V_data_V_U_ack_in;

assign strm_out_TDATA_int_regslice = accum_V_5_fu_1619_p3[31:0];

assign strm_out_TVALID = regslice_both_strm_out_V_data_V_U_vld_out;

assign sub105_fu_1206_p2 = ($signed(kernelN) + $signed(32'd4294967295));

assign sub120_fu_1211_p2 = ($signed(outMapXSize_cast_fu_1183_p1) + $signed(17'd131071));

assign sub86_fu_1187_p2 = ($signed(kernelSize) + $signed(32'd4294967295));

assign sub91_cast_fu_1202_p1 = $signed(sub91_fu_1196_p2);

assign sub91_fu_1196_p2 = ($signed(outMapYSize_cast_fu_1175_p1) + $signed(17'd131071));

assign sub_ln90_fu_1151_p2 = (empty_28_reg_1767 - empty_27_reg_1761);

assign sub_ln91_fu_1161_p2 = (empty_26_reg_1756 - empty_27_reg_1761);

assign tmp_1_fu_1038_p4 = {{f_reg_271[31:5]}};

assign tmp_2_fu_1277_p4 = {{y_3_reg_548[31:10]}};

assign tmp_3_fu_1221_p4 = {{x_reg_484[31:10]}};

assign tmp_4_fu_1293_p4 = {{x_2_reg_571[31:10]}};

assign tmp_5_fu_1315_p4 = {{f_6_reg_606[31:5]}};

assign tmp_6_fu_1606_p3 = accum_V_4_fu_1598_p3[32'd63];

assign tmpo_last_V_fu_1515_p2 = (xor_ln130_fu_1509_p2 & xor_ln130_1_fu_1503_p2);

assign trunc_ln37_1_fu_1367_p1 = ap_phi_mux_ky_2_phi_fu_764_p4[6:0];

assign trunc_ln37_2_fu_1371_p1 = kn_reg_783[6:0];

assign trunc_ln37_4_fu_1531_p1 = kx_1_reg_772[10:0];

assign trunc_ln37_5_fu_1379_p1 = ap_phi_mux_x_12_phi_fu_740_p4[10:0];

assign trunc_ln37_6_fu_1383_p1 = ap_phi_mux_y_12_phi_fu_728_p4[1:0];

assign trunc_ln37_7_fu_1387_p1 = ap_phi_mux_ky_2_phi_fu_764_p4[1:0];

assign trunc_ln37_fu_1527_p1 = kx_1_reg_772[6:0];

assign trunc_ln76_fu_1263_p1 = x_3_reg_496[10:0];

assign x_10_fu_1123_p2 = (ap_phi_mux_x_4_phi_fu_390_p10 + 32'd1);

assign x_5_fu_1271_p2 = (x_3_reg_496 + 32'd1);

assign x_7_fu_1331_p2 = (x_6_reg_595 + 32'd1);

assign xor_ln130_1_fu_1503_p2 = (icmp_ln130_fu_1498_p2 ^ 1'd1);

assign xor_ln130_fu_1509_p2 = (icmp_ln120_fu_1470_p2 ^ 1'd1);

assign y_5_fu_1135_p2 = (y_reg_473 + 2'd1);

assign y_7_fu_1129_p2 = (y_1_reg_352 + 32'd1);

assign y_8_fu_1309_p2 = (y_6_reg_560 + 32'd1);

assign zext_ln116_1_fu_1559_p1 = $unsigned(grp_fu_1683_p4);

assign zext_ln116_fu_1555_p1 = add_ln116_2_reg_2067;

assign zext_ln122_fu_1563_p1 = $unsigned(add_ln122_1_reg_2072);

assign zext_ln63_fu_1113_p1 = count_fu_140;

assign zext_ln72_fu_1147_p1 = y_reg_473;

assign zext_ln83_fu_1267_p1 = $unsigned(grp_fu_1647_p4);

always @ (posedge ap_clk) begin
    zext_ln72_reg_1825[10:2] <= 9'b000000000;
end

endmodule //conv
