<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='navre.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: navre
    <br/>
    Created: Aug  5, 2010
    <br/>
    Updated: Apr 19, 2013
    <br/>
    SVN Updated: Aug 24, 2010
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     <b>
      Navr&#233; is part of the
      
       Milkymist System-on-Chip
      
      , the most advanced open source SoC for interactive multimedia applications.
     </b>
     <ul>
      <li>
       Atmel AVR compatible
      </li>
      <li>
       All
       
        Classic Core
       
       instructions implemented, except conditional branches on I/O registers
      </li>
      <li>
       No interrupt support
      </li>
      <li>
       Interrupt related instructions behave as if the I (interrupt enable) bit is hardwired to 0
      </li>
      <li>
       Verilog-2001
      </li>
      <li>
       Used to control the
       
        SoftUSB
       
       OHCI USB host
      </li>
      <li>
       Fully synchronous
      </li>
      <li>
       2-stage pipeline
      </li>
      <li>
       Almost cycle accurate with the original AVR. Most instructions execute in 1 cycle.
      </li>
      <li>
       Synthesis results (ISE 12.2 default, post performance evaluation P&amp;R, XC6SLX45-2): 1K LUTs, 11.7ns (85MHz) clock period
      </li>
     </ul>
     For downloading the core, check the
     
      SoftUSB
     
     project.
    </p>
   </div>
   <div id="d_Testing wanted!">
    <h2>
     
     
     Testing wanted!
    </h2>
    <p id="p_Testing wanted!">
     Even though simple C programs can be run, the Navr&#233; softcore still contains several bugs and testers are
     <em>
      most welcome
     </em>
     .
     <br/>
     The idea is to use Verilog simulations to run and verify every instruction just like the
     
      simulavr
     
     test suite (which can be used for inspiration). Simple and incomplete test benches can be found with the SoftUSB core.
     <br/>
     If you are interested in carrying out this work because you need an AVR compatible softcore in your design or just as a contribution to the Milkymist project, please contact
     
      the Milkymist-devel
     
     mailing list or drop by the #milkymist channel on the
     
      FreeNode
     
     IRC network.
     <br/>
     <em>
      I will happily fix any bug you may find!
     </em>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
