$date
	Tue Sep 30 08:36:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_JKFF $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
x!
$end
#5
1$
#10
0$
1%
#15
0!
1$
#20
0$
0%
#25
1$
#30
0$
1"
#35
1!
1$
#40
0$
#45
1$
#50
0$
1#
0"
#55
0!
1$
#60
0$
#65
1$
#70
0$
1"
#75
1!
1$
#80
0$
#85
0!
1$
#90
0$
0#
0"
#95
1$
#100
0$
#105
1$
#110
0$
1#
1"
#115
1!
1$
#120
0$
#125
0!
1$
#130
0$
#135
1!
1$
#140
0$
#145
0!
1$
#150
0$
#155
1!
1$
#160
0$
