<stg><name>conv_layer1</name>


<trans_list>

<trans id="2823" from="1" to="2">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="2" to="3">
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="2" to="4">
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="3" to="2">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="4" to="22">
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="4" to="5">
<condition id="195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="5" to="6">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="6" to="7">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="7" to="8">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="8" to="9">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="9" to="10">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="10" to="11">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="11" to="12">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="12" to="13">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="13" to="14">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="14" to="15">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="15" to="16">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="16" to="17">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="17" to="18">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="18" to="19">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="19" to="20">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="20" to="21">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="21" to="4">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str181, i32 0, i32 0, [1 x i8]* @p_str182, [1 x i8]* @p_str183, [1 x i8]* @p_str184, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str185, [1 x i8]* @p_str186)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  %empty_523 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 0, [1 x i8]* @p_str140, [1 x i8]* @p_str141, [1 x i8]* @p_str142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str143, [1 x i8]* @p_str144)

]]></Node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="64">
<![CDATA[
:2  %conv_buff_val_0_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_0_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
:3  %conv_buff_val_1_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_1_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
:4  %conv_buff_val_2_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_2_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
:5  %conv_buff_val_3_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_3_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
:6  %conv_buff_val_4_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="64">
<![CDATA[
:7  %conv_buff_val_5_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
:8  %conv_buff_val_6_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
:9  %conv_buff_val_7_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
:10  %conv_buff_val_8_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
:11  %conv_buff_val_9_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
:12  %conv_buff_val_10_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
:13  %conv_buff_val_11_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
:14  %conv_buff_val_12_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
:15  %conv_buff_val_13_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
:16  %conv_buff_val_14_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
:17  %conv_buff_val_15_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
:18  %conv_buff_val_16_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
:19  %conv_buff_val_17_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
:20  %conv_buff_val_18_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
:21  %conv_buff_val_19_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
:22  %conv_buff_val_20_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
:23  %conv_buff_val_21_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
:24  %conv_buff_val_22_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
:25  %conv_buff_val_23_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
:26  %conv_buff_val_24_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
:27  %conv_buff_val_25_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
:28  %conv_buff_val_26_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
:29  %conv_buff_val_27_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
:30  %conv_buff_val_28_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
:31  %conv_buff_val_29_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
:32  %conv_buff_val_30_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
:33  %conv_buff_val_31_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
:34  %conv_buff_val_32_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_32_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
:35  %conv_buff_val_33_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_33_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
:36  %conv_buff_val_34_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_34_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
:37  %conv_buff_val_35_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_35_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
:38  %conv_buff_val_36_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
:39  %conv_buff_val_37_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
:40  %conv_buff_val_38_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
:41  %conv_buff_val_39_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
:42  %conv_buff_val_40_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
:43  %conv_buff_val_41_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
:44  %conv_buff_val_42_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
:45  %conv_buff_val_43_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
:46  %conv_buff_val_44_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
:47  %conv_buff_val_45_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
:48  %conv_buff_val_46_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
:49  %conv_buff_val_47_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
:50  %conv_buff_val_48_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
:51  %conv_buff_val_49_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
:52  %conv_buff_val_50_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
:53  %conv_buff_val_51_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
:54  %conv_buff_val_52_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
:55  %conv_buff_val_53_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
:56  %conv_buff_val_54_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
:57  %conv_buff_val_55_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
:58  %conv_buff_val_56_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
:59  %conv_buff_val_57_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
:60  %conv_buff_val_58_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
:61  %conv_buff_val_59_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
:62  %conv_buff_val_60_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
:63  %conv_buff_val_61_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
:64  %conv_buff_val_62_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
:65  %conv_buff_val_63_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
:66  %conv_buff_val_64_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_64_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
:67  %conv_buff_val_65_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_65_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
:68  %conv_buff_val_66_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_66_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
:69  %conv_buff_val_67_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_67_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
:70  %conv_buff_val_68_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
:71  %conv_buff_val_69_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
:72  %conv_buff_val_70_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
:73  %conv_buff_val_71_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
:74  %conv_buff_val_72_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
:75  %conv_buff_val_73_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
:76  %conv_buff_val_74_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
:77  %conv_buff_val_75_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
:78  %conv_buff_val_76_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
:79  %conv_buff_val_77_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
:80  %conv_buff_val_78_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
:81  %conv_buff_val_79_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
:82  %conv_buff_val_80_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
:83  %conv_buff_val_81_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
:84  %conv_buff_val_82_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
:85  %conv_buff_val_83_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
:86  %conv_buff_val_84_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
:87  %conv_buff_val_85_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
:88  %conv_buff_val_86_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
:89  %conv_buff_val_87_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
:90  %conv_buff_val_88_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
:91  %conv_buff_val_89_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
:92  %conv_buff_val_90_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
:93  %conv_buff_val_91_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
:94  %conv_buff_val_92_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="64">
<![CDATA[
:95  %conv_buff_val_93_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
:96  %conv_buff_val_94_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="64">
<![CDATA[
:97  %conv_buff_val_95_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="64">
<![CDATA[
:98  %conv_buff_val_96_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_96_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
:99  %conv_buff_val_97_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_97_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="64">
<![CDATA[
:100  %conv_buff_val_98_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_98_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="64">
<![CDATA[
:101  %conv_buff_val_99_V = alloca [1 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_99_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:102  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([96 x i8]* @hls_KD_KD_LineBuffe_3) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:103  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([96 x i8]* @hls_KD_KD_LineBuffe_3, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %conv_buff_val_1_V_a = getelementptr [1 x i16]* %conv_buff_val_1_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_1_V_a"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %conv_buff_val_0_V_a = getelementptr [1 x i16]* %conv_buff_val_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_0_V_a"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %conv_buff_val_2_V_a = getelementptr [1 x i16]* %conv_buff_val_2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_2_V_a"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %conv_buff_val_3_V_a = getelementptr [1 x i16]* %conv_buff_val_3_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_3_V_a"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %conv_buff_val_4_V_a = getelementptr [1 x i16]* %conv_buff_val_4_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_a"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %conv_buff_val_5_V_a = getelementptr [1 x i16]* %conv_buff_val_5_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_a"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %conv_buff_val_6_V_a = getelementptr [1 x i16]* %conv_buff_val_6_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_a"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %conv_buff_val_7_V_a = getelementptr [1 x i16]* %conv_buff_val_7_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_a"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %conv_buff_val_8_V_a = getelementptr [1 x i16]* %conv_buff_val_8_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_a"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %conv_buff_val_9_V_a = getelementptr [1 x i16]* %conv_buff_val_9_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_a"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %conv_buff_val_10_V_s = getelementptr [1 x i16]* %conv_buff_val_10_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_s"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %conv_buff_val_11_V_s = getelementptr [1 x i16]* %conv_buff_val_11_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_s"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %conv_buff_val_12_V_s = getelementptr [1 x i16]* %conv_buff_val_12_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_s"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %conv_buff_val_13_V_s = getelementptr [1 x i16]* %conv_buff_val_13_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_s"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %conv_buff_val_14_V_s = getelementptr [1 x i16]* %conv_buff_val_14_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_s"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %conv_buff_val_15_V_s = getelementptr [1 x i16]* %conv_buff_val_15_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_s"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %conv_buff_val_16_V_s = getelementptr [1 x i16]* %conv_buff_val_16_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_s"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %conv_buff_val_17_V_s = getelementptr [1 x i16]* %conv_buff_val_17_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_s"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %conv_buff_val_18_V_s = getelementptr [1 x i16]* %conv_buff_val_18_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_s"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %conv_buff_val_19_V_s = getelementptr [1 x i16]* %conv_buff_val_19_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_s"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %conv_buff_val_20_V_s = getelementptr [1 x i16]* %conv_buff_val_20_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_s"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %conv_buff_val_21_V_s = getelementptr [1 x i16]* %conv_buff_val_21_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_s"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %conv_buff_val_22_V_s = getelementptr [1 x i16]* %conv_buff_val_22_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_s"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %conv_buff_val_23_V_s = getelementptr [1 x i16]* %conv_buff_val_23_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_s"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %conv_buff_val_24_V_s = getelementptr [1 x i16]* %conv_buff_val_24_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_s"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %conv_buff_val_25_V_s = getelementptr [1 x i16]* %conv_buff_val_25_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_s"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %conv_buff_val_26_V_s = getelementptr [1 x i16]* %conv_buff_val_26_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_s"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %conv_buff_val_27_V_s = getelementptr [1 x i16]* %conv_buff_val_27_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_s"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %conv_buff_val_28_V_s = getelementptr [1 x i16]* %conv_buff_val_28_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_s"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %conv_buff_val_29_V_s = getelementptr [1 x i16]* %conv_buff_val_29_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_s"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %conv_buff_val_30_V_s = getelementptr [1 x i16]* %conv_buff_val_30_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_s"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %conv_buff_val_31_V_s = getelementptr [1 x i16]* %conv_buff_val_31_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_s"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %conv_buff_val_32_V_s = getelementptr [1 x i16]* %conv_buff_val_32_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_32_V_s"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %conv_buff_val_33_V_s = getelementptr [1 x i16]* %conv_buff_val_33_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_33_V_s"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %conv_buff_val_34_V_s = getelementptr [1 x i16]* %conv_buff_val_34_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_34_V_s"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %conv_buff_val_35_V_s = getelementptr [1 x i16]* %conv_buff_val_35_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_35_V_s"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %conv_buff_val_36_V_s = getelementptr [1 x i16]* %conv_buff_val_36_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_s"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %conv_buff_val_37_V_s = getelementptr [1 x i16]* %conv_buff_val_37_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_s"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %conv_buff_val_38_V_s = getelementptr [1 x i16]* %conv_buff_val_38_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_s"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %conv_buff_val_39_V_s = getelementptr [1 x i16]* %conv_buff_val_39_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_s"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %conv_buff_val_40_V_s = getelementptr [1 x i16]* %conv_buff_val_40_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_s"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %conv_buff_val_41_V_s = getelementptr [1 x i16]* %conv_buff_val_41_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_s"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %conv_buff_val_42_V_s = getelementptr [1 x i16]* %conv_buff_val_42_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_s"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %conv_buff_val_43_V_s = getelementptr [1 x i16]* %conv_buff_val_43_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_s"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %conv_buff_val_44_V_s = getelementptr [1 x i16]* %conv_buff_val_44_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_s"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %conv_buff_val_45_V_s = getelementptr [1 x i16]* %conv_buff_val_45_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_s"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %conv_buff_val_46_V_s = getelementptr [1 x i16]* %conv_buff_val_46_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_s"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %conv_buff_val_47_V_s = getelementptr [1 x i16]* %conv_buff_val_47_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_s"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %conv_buff_val_48_V_s = getelementptr [1 x i16]* %conv_buff_val_48_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_s"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %conv_buff_val_49_V_s = getelementptr [1 x i16]* %conv_buff_val_49_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_s"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %conv_buff_val_50_V_s = getelementptr [1 x i16]* %conv_buff_val_50_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_s"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %conv_buff_val_51_V_s = getelementptr [1 x i16]* %conv_buff_val_51_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_s"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %conv_buff_val_52_V_s = getelementptr [1 x i16]* %conv_buff_val_52_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_s"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %conv_buff_val_53_V_s = getelementptr [1 x i16]* %conv_buff_val_53_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_s"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %conv_buff_val_54_V_s = getelementptr [1 x i16]* %conv_buff_val_54_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_s"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %conv_buff_val_55_V_s = getelementptr [1 x i16]* %conv_buff_val_55_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_s"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %conv_buff_val_56_V_s = getelementptr [1 x i16]* %conv_buff_val_56_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_s"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %conv_buff_val_57_V_s = getelementptr [1 x i16]* %conv_buff_val_57_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_s"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %conv_buff_val_58_V_s = getelementptr [1 x i16]* %conv_buff_val_58_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_s"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %conv_buff_val_59_V_s = getelementptr [1 x i16]* %conv_buff_val_59_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_s"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %conv_buff_val_60_V_s = getelementptr [1 x i16]* %conv_buff_val_60_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_s"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %conv_buff_val_61_V_s = getelementptr [1 x i16]* %conv_buff_val_61_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_s"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %conv_buff_val_62_V_s = getelementptr [1 x i16]* %conv_buff_val_62_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_s"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %conv_buff_val_63_V_s = getelementptr [1 x i16]* %conv_buff_val_63_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_s"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %conv_buff_val_64_V_s = getelementptr [1 x i16]* %conv_buff_val_64_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_64_V_s"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %conv_buff_val_65_V_s = getelementptr [1 x i16]* %conv_buff_val_65_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_65_V_s"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %conv_buff_val_66_V_s = getelementptr [1 x i16]* %conv_buff_val_66_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_66_V_s"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %conv_buff_val_67_V_s = getelementptr [1 x i16]* %conv_buff_val_67_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_67_V_s"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %conv_buff_val_68_V_s = getelementptr [1 x i16]* %conv_buff_val_68_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_s"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %conv_buff_val_69_V_s = getelementptr [1 x i16]* %conv_buff_val_69_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_s"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %conv_buff_val_70_V_s = getelementptr [1 x i16]* %conv_buff_val_70_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_s"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %conv_buff_val_71_V_s = getelementptr [1 x i16]* %conv_buff_val_71_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_s"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %conv_buff_val_72_V_s = getelementptr [1 x i16]* %conv_buff_val_72_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_s"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %conv_buff_val_73_V_s = getelementptr [1 x i16]* %conv_buff_val_73_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_s"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %conv_buff_val_74_V_s = getelementptr [1 x i16]* %conv_buff_val_74_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_s"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %conv_buff_val_75_V_s = getelementptr [1 x i16]* %conv_buff_val_75_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_s"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %conv_buff_val_76_V_s = getelementptr [1 x i16]* %conv_buff_val_76_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_s"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %conv_buff_val_77_V_s = getelementptr [1 x i16]* %conv_buff_val_77_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_s"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %conv_buff_val_78_V_s = getelementptr [1 x i16]* %conv_buff_val_78_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_s"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %conv_buff_val_79_V_s = getelementptr [1 x i16]* %conv_buff_val_79_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_s"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %conv_buff_val_80_V_s = getelementptr [1 x i16]* %conv_buff_val_80_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_s"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %conv_buff_val_81_V_s = getelementptr [1 x i16]* %conv_buff_val_81_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_s"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %conv_buff_val_82_V_s = getelementptr [1 x i16]* %conv_buff_val_82_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_s"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %conv_buff_val_83_V_s = getelementptr [1 x i16]* %conv_buff_val_83_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_s"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %conv_buff_val_84_V_s = getelementptr [1 x i16]* %conv_buff_val_84_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_s"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %conv_buff_val_85_V_s = getelementptr [1 x i16]* %conv_buff_val_85_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_s"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %conv_buff_val_86_V_s = getelementptr [1 x i16]* %conv_buff_val_86_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_s"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %conv_buff_val_87_V_s = getelementptr [1 x i16]* %conv_buff_val_87_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_s"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %conv_buff_val_88_V_s = getelementptr [1 x i16]* %conv_buff_val_88_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_s"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %conv_buff_val_89_V_s = getelementptr [1 x i16]* %conv_buff_val_89_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_s"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %conv_buff_val_90_V_s = getelementptr [1 x i16]* %conv_buff_val_90_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_s"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195  %conv_buff_val_91_V_s = getelementptr [1 x i16]* %conv_buff_val_91_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_s"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %conv_buff_val_92_V_s = getelementptr [1 x i16]* %conv_buff_val_92_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_s"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %conv_buff_val_93_V_s = getelementptr [1 x i16]* %conv_buff_val_93_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_s"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198  %conv_buff_val_94_V_s = getelementptr [1 x i16]* %conv_buff_val_94_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_s"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %conv_buff_val_95_V_s = getelementptr [1 x i16]* %conv_buff_val_95_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_s"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %conv_buff_val_96_V_s = getelementptr [1 x i16]* %conv_buff_val_96_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_96_V_s"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201  %conv_buff_val_97_V_s = getelementptr [1 x i16]* %conv_buff_val_97_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_97_V_s"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %conv_buff_val_98_V_s = getelementptr [1 x i16]* %conv_buff_val_98_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_98_V_s"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203  %conv_buff_val_99_V_s = getelementptr [1 x i16]* %conv_buff_val_99_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_val_99_V_s"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:204  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i = phi i7 [ 0, %0 ], [ %i_5, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond = icmp eq i7 %i, -28

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_524 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_5 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %.preheader106.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %in_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %.preheader.i.i.0, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:1  %conv_buff_val_1_V_l = load i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_1_V_l"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:3  %conv_buff_val_2_V_l = load i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_2_V_l"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:5  %conv_buff_val_3_V_l = load i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_3_V_l"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:7  %conv_buff_val_4_V_l = load i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_l"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:9  %conv_buff_val_5_V_l = load i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_l"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:11  %conv_buff_val_6_V_l = load i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_l"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:13  %conv_buff_val_7_V_l = load i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_l"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:15  %conv_buff_val_8_V_l = load i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_l"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:17  %conv_buff_val_9_V_l = load i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_l"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:19  %conv_buff_val_10_V_27 = load i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_27"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:21  %conv_buff_val_11_V_27 = load i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_27"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:23  %conv_buff_val_12_V_27 = load i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_27"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:25  %conv_buff_val_13_V_27 = load i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_27"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:27  %conv_buff_val_14_V_27 = load i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_27"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:29  %conv_buff_val_15_V_27 = load i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_27"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:31  %conv_buff_val_16_V_26 = load i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_26"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:33  %conv_buff_val_17_V_26 = load i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_26"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:35  %conv_buff_val_18_V_26 = load i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_26"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:37  %conv_buff_val_19_V_26 = load i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_26"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:39  %conv_buff_val_20_V_26 = load i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_26"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:41  %conv_buff_val_21_V_26 = load i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_26"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:43  %conv_buff_val_22_V_26 = load i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_26"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:45  %conv_buff_val_23_V_26 = load i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_26"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:47  %conv_buff_val_24_V_26 = load i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_26"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:49  %conv_buff_val_25_V_26 = load i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_26"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:51  %conv_buff_val_26_V_26 = load i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_26"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:53  %conv_buff_val_27_V_26 = load i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_26"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:55  %conv_buff_val_28_V_26 = load i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_26"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:57  %conv_buff_val_29_V_26 = load i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_26"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:59  %conv_buff_val_30_V_26 = load i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_26"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:61  %conv_buff_val_31_V_26 = load i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_26"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:63  %conv_buff_val_32_V_26 = load i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_32_V_26"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:65  %conv_buff_val_33_V_26 = load i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_33_V_26"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:67  %conv_buff_val_34_V_26 = load i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_34_V_26"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:69  %conv_buff_val_35_V_26 = load i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_35_V_26"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:71  %conv_buff_val_36_V_26 = load i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_26"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:73  %conv_buff_val_37_V_26 = load i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_26"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:75  %conv_buff_val_38_V_26 = load i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_26"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:77  %conv_buff_val_39_V_26 = load i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_26"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:79  %conv_buff_val_40_V_26 = load i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_26"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:81  %conv_buff_val_41_V_26 = load i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_26"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:83  %conv_buff_val_42_V_26 = load i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_26"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:85  %conv_buff_val_43_V_26 = load i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_26"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:87  %conv_buff_val_44_V_26 = load i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_26"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:89  %conv_buff_val_45_V_26 = load i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_26"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:91  %conv_buff_val_46_V_26 = load i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_26"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:93  %conv_buff_val_47_V_26 = load i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_26"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:95  %conv_buff_val_48_V_26 = load i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_26"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:97  %conv_buff_val_49_V_26 = load i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_26"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:99  %conv_buff_val_50_V_26 = load i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_26"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:101  %conv_buff_val_51_V_26 = load i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_26"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:103  %conv_buff_val_52_V_26 = load i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_26"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:105  %conv_buff_val_53_V_26 = load i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_26"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:107  %conv_buff_val_54_V_26 = load i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_26"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:109  %conv_buff_val_55_V_26 = load i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_26"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:111  %conv_buff_val_56_V_26 = load i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_26"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:113  %conv_buff_val_57_V_26 = load i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_26"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:115  %conv_buff_val_58_V_26 = load i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_26"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:117  %conv_buff_val_59_V_26 = load i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_26"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:119  %conv_buff_val_60_V_26 = load i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_26"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:121  %conv_buff_val_61_V_26 = load i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_26"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:123  %conv_buff_val_62_V_26 = load i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_26"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:125  %conv_buff_val_63_V_26 = load i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_26"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:127  %conv_buff_val_64_V_26 = load i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_64_V_26"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:129  %conv_buff_val_65_V_26 = load i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_65_V_26"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:131  %conv_buff_val_66_V_26 = load i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_66_V_26"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:133  %conv_buff_val_67_V_26 = load i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_67_V_26"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:135  %conv_buff_val_68_V_26 = load i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_26"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:137  %conv_buff_val_69_V_26 = load i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_26"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:139  %conv_buff_val_70_V_26 = load i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_26"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:141  %conv_buff_val_71_V_26 = load i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_26"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:143  %conv_buff_val_72_V_26 = load i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_26"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:145  %conv_buff_val_73_V_26 = load i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_26"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:147  %conv_buff_val_74_V_26 = load i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_26"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:149  %conv_buff_val_75_V_26 = load i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_26"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:151  %conv_buff_val_76_V_26 = load i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_26"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:153  %conv_buff_val_77_V_26 = load i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_26"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:155  %conv_buff_val_78_V_26 = load i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_26"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:157  %conv_buff_val_79_V_26 = load i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_26"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:159  %conv_buff_val_80_V_26 = load i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_26"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:161  %conv_buff_val_81_V_26 = load i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_26"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:163  %conv_buff_val_82_V_26 = load i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_26"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:165  %conv_buff_val_83_V_26 = load i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_26"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:167  %conv_buff_val_84_V_26 = load i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_26"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:169  %conv_buff_val_85_V_26 = load i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_26"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:171  %conv_buff_val_86_V_26 = load i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_26"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:173  %conv_buff_val_87_V_26 = load i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_26"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:175  %conv_buff_val_88_V_26 = load i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_26"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:177  %conv_buff_val_89_V_26 = load i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_26"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:179  %conv_buff_val_90_V_26 = load i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_26"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:181  %conv_buff_val_91_V_26 = load i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_26"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:183  %conv_buff_val_92_V_26 = load i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_26"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:185  %conv_buff_val_93_V_26 = load i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_26"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:187  %conv_buff_val_94_V_26 = load i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_26"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:189  %conv_buff_val_95_V_26 = load i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_26"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:191  %conv_buff_val_96_V_26 = load i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_96_V_26"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:193  %conv_buff_val_97_V_26 = load i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_97_V_26"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:195  %conv_buff_val_98_V_26 = load i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_98_V_26"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:197  %conv_buff_val_99_V_26 = load i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_99_V_26"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
.preheader106.preheader:0  br label %.preheader106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="335" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:0  %tmp_V_752 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_752"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:1  %conv_buff_val_1_V_l = load i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_1_V_l"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:2  store i16 %conv_buff_val_1_V_l, i16* %conv_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:3  %conv_buff_val_2_V_l = load i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_2_V_l"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:4  store i16 %conv_buff_val_2_V_l, i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:5  %conv_buff_val_3_V_l = load i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_3_V_l"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:6  store i16 %conv_buff_val_3_V_l, i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:7  %conv_buff_val_4_V_l = load i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_l"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:8  store i16 %conv_buff_val_4_V_l, i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:9  %conv_buff_val_5_V_l = load i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_l"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:10  store i16 %conv_buff_val_5_V_l, i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:11  %conv_buff_val_6_V_l = load i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_l"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:12  store i16 %conv_buff_val_6_V_l, i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:13  %conv_buff_val_7_V_l = load i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_l"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:14  store i16 %conv_buff_val_7_V_l, i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:15  %conv_buff_val_8_V_l = load i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_l"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:16  store i16 %conv_buff_val_8_V_l, i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:17  %conv_buff_val_9_V_l = load i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_l"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:18  store i16 %conv_buff_val_9_V_l, i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:19  %conv_buff_val_10_V_27 = load i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_27"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:20  store i16 %conv_buff_val_10_V_27, i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:21  %conv_buff_val_11_V_27 = load i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_27"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:22  store i16 %conv_buff_val_11_V_27, i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:23  %conv_buff_val_12_V_27 = load i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_27"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:24  store i16 %conv_buff_val_12_V_27, i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:25  %conv_buff_val_13_V_27 = load i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_27"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:26  store i16 %conv_buff_val_13_V_27, i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:27  %conv_buff_val_14_V_27 = load i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_27"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:28  store i16 %conv_buff_val_14_V_27, i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:29  %conv_buff_val_15_V_27 = load i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_27"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:30  store i16 %conv_buff_val_15_V_27, i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:31  %conv_buff_val_16_V_26 = load i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_26"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:32  store i16 %conv_buff_val_16_V_26, i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:33  %conv_buff_val_17_V_26 = load i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_26"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:34  store i16 %conv_buff_val_17_V_26, i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:35  %conv_buff_val_18_V_26 = load i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_26"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:36  store i16 %conv_buff_val_18_V_26, i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:37  %conv_buff_val_19_V_26 = load i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_26"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:38  store i16 %conv_buff_val_19_V_26, i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:39  %conv_buff_val_20_V_26 = load i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_26"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:40  store i16 %conv_buff_val_20_V_26, i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:41  %conv_buff_val_21_V_26 = load i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_26"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:42  store i16 %conv_buff_val_21_V_26, i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:43  %conv_buff_val_22_V_26 = load i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_26"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:44  store i16 %conv_buff_val_22_V_26, i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:45  %conv_buff_val_23_V_26 = load i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_26"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:46  store i16 %conv_buff_val_23_V_26, i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:47  %conv_buff_val_24_V_26 = load i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_26"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:48  store i16 %conv_buff_val_24_V_26, i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:49  %conv_buff_val_25_V_26 = load i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_26"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:50  store i16 %conv_buff_val_25_V_26, i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:51  %conv_buff_val_26_V_26 = load i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_26"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:52  store i16 %conv_buff_val_26_V_26, i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:53  %conv_buff_val_27_V_26 = load i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_26"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:54  store i16 %conv_buff_val_27_V_26, i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:55  %conv_buff_val_28_V_26 = load i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_26"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:56  store i16 %conv_buff_val_28_V_26, i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:57  %conv_buff_val_29_V_26 = load i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_26"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:58  store i16 %conv_buff_val_29_V_26, i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:59  %conv_buff_val_30_V_26 = load i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_26"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:60  store i16 %conv_buff_val_30_V_26, i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:61  %conv_buff_val_31_V_26 = load i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_26"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:62  store i16 %conv_buff_val_31_V_26, i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:63  %conv_buff_val_32_V_26 = load i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_32_V_26"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:64  store i16 %conv_buff_val_32_V_26, i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:65  %conv_buff_val_33_V_26 = load i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_33_V_26"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:66  store i16 %conv_buff_val_33_V_26, i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:67  %conv_buff_val_34_V_26 = load i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_34_V_26"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:68  store i16 %conv_buff_val_34_V_26, i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:69  %conv_buff_val_35_V_26 = load i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_35_V_26"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:70  store i16 %conv_buff_val_35_V_26, i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:71  %conv_buff_val_36_V_26 = load i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_26"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:72  store i16 %conv_buff_val_36_V_26, i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:73  %conv_buff_val_37_V_26 = load i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_26"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:74  store i16 %conv_buff_val_37_V_26, i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:75  %conv_buff_val_38_V_26 = load i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_26"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:76  store i16 %conv_buff_val_38_V_26, i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:77  %conv_buff_val_39_V_26 = load i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_26"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:78  store i16 %conv_buff_val_39_V_26, i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:79  %conv_buff_val_40_V_26 = load i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_26"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:80  store i16 %conv_buff_val_40_V_26, i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:81  %conv_buff_val_41_V_26 = load i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_26"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:82  store i16 %conv_buff_val_41_V_26, i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:83  %conv_buff_val_42_V_26 = load i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_26"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:84  store i16 %conv_buff_val_42_V_26, i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:85  %conv_buff_val_43_V_26 = load i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_26"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:86  store i16 %conv_buff_val_43_V_26, i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:87  %conv_buff_val_44_V_26 = load i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_26"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:88  store i16 %conv_buff_val_44_V_26, i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:89  %conv_buff_val_45_V_26 = load i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_26"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:90  store i16 %conv_buff_val_45_V_26, i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:91  %conv_buff_val_46_V_26 = load i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_26"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:92  store i16 %conv_buff_val_46_V_26, i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:93  %conv_buff_val_47_V_26 = load i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_26"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:94  store i16 %conv_buff_val_47_V_26, i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:95  %conv_buff_val_48_V_26 = load i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_26"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:96  store i16 %conv_buff_val_48_V_26, i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:97  %conv_buff_val_49_V_26 = load i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_26"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:98  store i16 %conv_buff_val_49_V_26, i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:99  %conv_buff_val_50_V_26 = load i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_26"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:100  store i16 %conv_buff_val_50_V_26, i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:101  %conv_buff_val_51_V_26 = load i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_26"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:102  store i16 %conv_buff_val_51_V_26, i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:103  %conv_buff_val_52_V_26 = load i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_26"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:104  store i16 %conv_buff_val_52_V_26, i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:105  %conv_buff_val_53_V_26 = load i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_26"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:106  store i16 %conv_buff_val_53_V_26, i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:107  %conv_buff_val_54_V_26 = load i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_26"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:108  store i16 %conv_buff_val_54_V_26, i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:109  %conv_buff_val_55_V_26 = load i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_26"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:110  store i16 %conv_buff_val_55_V_26, i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:111  %conv_buff_val_56_V_26 = load i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_26"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:112  store i16 %conv_buff_val_56_V_26, i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:113  %conv_buff_val_57_V_26 = load i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_26"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:114  store i16 %conv_buff_val_57_V_26, i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:115  %conv_buff_val_58_V_26 = load i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_26"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:116  store i16 %conv_buff_val_58_V_26, i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:117  %conv_buff_val_59_V_26 = load i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_26"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:118  store i16 %conv_buff_val_59_V_26, i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:119  %conv_buff_val_60_V_26 = load i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_26"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:120  store i16 %conv_buff_val_60_V_26, i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:121  %conv_buff_val_61_V_26 = load i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_26"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:122  store i16 %conv_buff_val_61_V_26, i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:123  %conv_buff_val_62_V_26 = load i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_26"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:124  store i16 %conv_buff_val_62_V_26, i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:125  %conv_buff_val_63_V_26 = load i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_26"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:126  store i16 %conv_buff_val_63_V_26, i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:127  %conv_buff_val_64_V_26 = load i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_64_V_26"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:128  store i16 %conv_buff_val_64_V_26, i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:129  %conv_buff_val_65_V_26 = load i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_65_V_26"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:130  store i16 %conv_buff_val_65_V_26, i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:131  %conv_buff_val_66_V_26 = load i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_66_V_26"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:132  store i16 %conv_buff_val_66_V_26, i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:133  %conv_buff_val_67_V_26 = load i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_67_V_26"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:134  store i16 %conv_buff_val_67_V_26, i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:135  %conv_buff_val_68_V_26 = load i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_26"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:136  store i16 %conv_buff_val_68_V_26, i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:137  %conv_buff_val_69_V_26 = load i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_26"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:138  store i16 %conv_buff_val_69_V_26, i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:139  %conv_buff_val_70_V_26 = load i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_26"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:140  store i16 %conv_buff_val_70_V_26, i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:141  %conv_buff_val_71_V_26 = load i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_26"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:142  store i16 %conv_buff_val_71_V_26, i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:143  %conv_buff_val_72_V_26 = load i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_26"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:144  store i16 %conv_buff_val_72_V_26, i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:145  %conv_buff_val_73_V_26 = load i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_26"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:146  store i16 %conv_buff_val_73_V_26, i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:147  %conv_buff_val_74_V_26 = load i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_26"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:148  store i16 %conv_buff_val_74_V_26, i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:149  %conv_buff_val_75_V_26 = load i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_26"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:150  store i16 %conv_buff_val_75_V_26, i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:151  %conv_buff_val_76_V_26 = load i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_26"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:152  store i16 %conv_buff_val_76_V_26, i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:153  %conv_buff_val_77_V_26 = load i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_26"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:154  store i16 %conv_buff_val_77_V_26, i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:155  %conv_buff_val_78_V_26 = load i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_26"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:156  store i16 %conv_buff_val_78_V_26, i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:157  %conv_buff_val_79_V_26 = load i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_26"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:158  store i16 %conv_buff_val_79_V_26, i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:159  %conv_buff_val_80_V_26 = load i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_26"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:160  store i16 %conv_buff_val_80_V_26, i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:161  %conv_buff_val_81_V_26 = load i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_26"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:162  store i16 %conv_buff_val_81_V_26, i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:163  %conv_buff_val_82_V_26 = load i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_26"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:164  store i16 %conv_buff_val_82_V_26, i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:165  %conv_buff_val_83_V_26 = load i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_26"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:166  store i16 %conv_buff_val_83_V_26, i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:167  %conv_buff_val_84_V_26 = load i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_26"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:168  store i16 %conv_buff_val_84_V_26, i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:169  %conv_buff_val_85_V_26 = load i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_26"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:170  store i16 %conv_buff_val_85_V_26, i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:171  %conv_buff_val_86_V_26 = load i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_26"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:172  store i16 %conv_buff_val_86_V_26, i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:173  %conv_buff_val_87_V_26 = load i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_26"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:174  store i16 %conv_buff_val_87_V_26, i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:175  %conv_buff_val_88_V_26 = load i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_26"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:176  store i16 %conv_buff_val_88_V_26, i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:177  %conv_buff_val_89_V_26 = load i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_26"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:178  store i16 %conv_buff_val_89_V_26, i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:179  %conv_buff_val_90_V_26 = load i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_26"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:180  store i16 %conv_buff_val_90_V_26, i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:181  %conv_buff_val_91_V_26 = load i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_26"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:182  store i16 %conv_buff_val_91_V_26, i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:183  %conv_buff_val_92_V_26 = load i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_26"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:184  store i16 %conv_buff_val_92_V_26, i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:185  %conv_buff_val_93_V_26 = load i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_26"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:186  store i16 %conv_buff_val_93_V_26, i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:187  %conv_buff_val_94_V_26 = load i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_26"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:188  store i16 %conv_buff_val_94_V_26, i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:189  %conv_buff_val_95_V_26 = load i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_26"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:190  store i16 %conv_buff_val_95_V_26, i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:191  %conv_buff_val_96_V_26 = load i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_96_V_26"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:192  store i16 %conv_buff_val_96_V_26, i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:193  %conv_buff_val_97_V_26 = load i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_97_V_26"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:194  store i16 %conv_buff_val_97_V_26, i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:195  %conv_buff_val_98_V_26 = load i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_98_V_26"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:196  store i16 %conv_buff_val_98_V_26, i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:197  %conv_buff_val_99_V_26 = load i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_99_V_26"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:198  store i16 %conv_buff_val_99_V_26, i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i.0:199  store i16 %tmp_V_752, i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.0:200  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader106:0  %indvar_flatten = phi i10 [ %indvar_flatten_next, %5 ], [ 0, %.preheader106.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader106:1  %i_1 = phi i5 [ %i_1_mid2, %5 ], [ 0, %.preheader106.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader106:2  %j = phi i5 [ %j_5, %5 ], [ 0, %.preheader106.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader106:3  %i_4 = add i5 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader106:4  %tmp_s = icmp ult i5 %i_4, -3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader106:5  %exitcond_flatten = icmp eq i10 %indvar_flatten, -183

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader106:6  %indvar_flatten_next = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader106:7  br i1 %exitcond_flatten, label %6, label %.preheader107.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader107.loopexit:2  %i_6_mid1 = add i5 %i_1, 2

]]></Node>
<StgValue><ssdm name="i_6_mid1"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader107.loopexit:3  %tmp_mid1 = icmp ult i5 %i_6_mid1, -3

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader107.loopexit:4  %exitcond2 = icmp eq i5 %j, -3

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader107.loopexit:5  %tmp_mid2 = select i1 %exitcond2, i1 %tmp_mid1, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader107.loopexit:6  %i_1_mid2 = select i1 %exitcond2, i5 %i_4, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader107.loopexit:8  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:10  %conv_buff_val_0_V_l = load i16* %conv_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_0_V_l"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:15  %conv_buff_val_1_V_l_26 = load i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_1_V_l_26"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:24  %conv_buff_val_2_V_l_26 = load i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_2_V_l_26"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:32  %conv_buff_val_3_V_l_26 = load i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_3_V_l_26"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:41  %conv_buff_val_32_V_27 = load i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_32_V_27"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:49  %conv_buff_val_33_V_27 = load i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_33_V_27"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:58  %conv_buff_val_34_V_27 = load i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_34_V_27"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:68  %conv_buff_val_35_V_27 = load i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_35_V_27"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:78  %conv_buff_val_64_V_27 = load i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_64_V_27"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:87  %conv_buff_val_65_V_27 = load i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_65_V_27"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:97  %conv_buff_val_66_V_27 = load i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_66_V_27"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:106  %conv_buff_val_67_V_27 = load i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_67_V_27"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:116  %conv_buff_val_96_V_27 = load i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_96_V_27"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:125  %conv_buff_val_97_V_27 = load i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_97_V_27"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:134  %conv_buff_val_98_V_27 = load i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_98_V_27"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:143  %conv_buff_val_99_V_27 = load i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_99_V_27"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader107.loopexit:801  %j_op = add i5 %j, 1

]]></Node>
<StgValue><ssdm name="j_op"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader107.loopexit:802  %j_5 = select i1 %exitcond2, i5 1, i5 %j_op

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader107.loopexit:803  %tmp_3 = icmp ult i5 %j_5, -3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader107.loopexit:804  br i1 %tmp_3, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_mid2, label %.preheader.0, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.0:0  %tmp_21 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %in_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:1  br i1 %tmp_21, label %.preheader.i.i127.0.0, label %._crit_edge112.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:4  %conv_buff_val_4_V_l_27 = load i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_l_27"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:6  %conv_buff_val_5_V_l_27 = load i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_l_27"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:8  %conv_buff_val_6_V_l_27 = load i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_l_27"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:10  %conv_buff_val_7_V_l_27 = load i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_l_27"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:12  %conv_buff_val_8_V_l_27 = load i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_l_27"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:14  %conv_buff_val_9_V_l_27 = load i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_l_27"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:16  %conv_buff_val_10_V_29 = load i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_29"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:18  %conv_buff_val_11_V_29 = load i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_29"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:20  %conv_buff_val_12_V_29 = load i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_29"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:22  %conv_buff_val_13_V_29 = load i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_29"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:24  %conv_buff_val_14_V_29 = load i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_29"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:26  %conv_buff_val_15_V_29 = load i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_29"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:28  %conv_buff_val_16_V_28 = load i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_28"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:30  %conv_buff_val_17_V_28 = load i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_28"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:32  %conv_buff_val_18_V_28 = load i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_28"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:34  %conv_buff_val_19_V_28 = load i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_28"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:36  %conv_buff_val_20_V_28 = load i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_28"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:38  %conv_buff_val_21_V_28 = load i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_28"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:40  %conv_buff_val_22_V_28 = load i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_28"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:42  %conv_buff_val_23_V_28 = load i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_28"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:44  %conv_buff_val_24_V_28 = load i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_28"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:46  %conv_buff_val_25_V_28 = load i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_28"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:48  %conv_buff_val_26_V_28 = load i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_28"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:50  %conv_buff_val_27_V_28 = load i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_28"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:52  %conv_buff_val_28_V_28 = load i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_28"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:54  %conv_buff_val_29_V_28 = load i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_28"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:56  %conv_buff_val_30_V_28 = load i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_28"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:58  %conv_buff_val_31_V_28 = load i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_28"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:64  %conv_buff_val_36_V_28 = load i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_28"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:66  %conv_buff_val_37_V_28 = load i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_28"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:68  %conv_buff_val_38_V_28 = load i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_28"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:70  %conv_buff_val_39_V_28 = load i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_28"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:72  %conv_buff_val_40_V_28 = load i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_28"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:74  %conv_buff_val_41_V_28 = load i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_28"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:76  %conv_buff_val_42_V_28 = load i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_28"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:78  %conv_buff_val_43_V_28 = load i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_28"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:80  %conv_buff_val_44_V_28 = load i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_28"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:82  %conv_buff_val_45_V_28 = load i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_28"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:84  %conv_buff_val_46_V_28 = load i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_28"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:86  %conv_buff_val_47_V_28 = load i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_28"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:88  %conv_buff_val_48_V_28 = load i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_28"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:90  %conv_buff_val_49_V_28 = load i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_28"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:92  %conv_buff_val_50_V_28 = load i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_28"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:94  %conv_buff_val_51_V_28 = load i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_28"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:96  %conv_buff_val_52_V_28 = load i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_28"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:98  %conv_buff_val_53_V_28 = load i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_28"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:100  %conv_buff_val_54_V_28 = load i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_28"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:102  %conv_buff_val_55_V_28 = load i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_28"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:104  %conv_buff_val_56_V_28 = load i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_28"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:106  %conv_buff_val_57_V_28 = load i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_28"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:108  %conv_buff_val_58_V_28 = load i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_28"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:110  %conv_buff_val_59_V_28 = load i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_28"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:112  %conv_buff_val_60_V_28 = load i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_28"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:114  %conv_buff_val_61_V_28 = load i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_28"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:116  %conv_buff_val_62_V_28 = load i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_28"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:118  %conv_buff_val_63_V_28 = load i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_28"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:124  %conv_buff_val_68_V_28 = load i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_28"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:126  %conv_buff_val_69_V_28 = load i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_28"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:128  %conv_buff_val_70_V_28 = load i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_28"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:130  %conv_buff_val_71_V_28 = load i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_28"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:132  %conv_buff_val_72_V_28 = load i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_28"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:134  %conv_buff_val_73_V_28 = load i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_28"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:136  %conv_buff_val_74_V_28 = load i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_28"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:138  %conv_buff_val_75_V_28 = load i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_28"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:140  %conv_buff_val_76_V_28 = load i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_28"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:142  %conv_buff_val_77_V_28 = load i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_28"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:144  %conv_buff_val_78_V_28 = load i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_28"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:146  %conv_buff_val_79_V_28 = load i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_28"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:148  %conv_buff_val_80_V_28 = load i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_28"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:150  %conv_buff_val_81_V_28 = load i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_28"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:152  %conv_buff_val_82_V_28 = load i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_28"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:154  %conv_buff_val_83_V_28 = load i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_28"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:156  %conv_buff_val_84_V_28 = load i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_28"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:158  %conv_buff_val_85_V_28 = load i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_28"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:160  %conv_buff_val_86_V_28 = load i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_28"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:162  %conv_buff_val_87_V_28 = load i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_28"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:164  %conv_buff_val_88_V_28 = load i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_28"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:166  %conv_buff_val_89_V_28 = load i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_28"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:168  %conv_buff_val_90_V_28 = load i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_28"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:170  %conv_buff_val_91_V_28 = load i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_28"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:172  %conv_buff_val_92_V_28 = load i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_28"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:174  %conv_buff_val_93_V_28 = load i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_28"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:176  %conv_buff_val_94_V_28 = load i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_28"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:178  %conv_buff_val_95_V_28 = load i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_28"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge112.3:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:0  %tmp_i4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %in_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_i4, label %.preheader.i.i132.0, label %._crit_edge110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:4  %conv_buff_val_4_V_l_26 = load i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_l_26"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:6  %conv_buff_val_5_V_l_26 = load i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_l_26"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:8  %conv_buff_val_6_V_l_26 = load i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_l_26"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:10  %conv_buff_val_7_V_l_26 = load i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_l_26"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:12  %conv_buff_val_8_V_l_26 = load i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_l_26"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:14  %conv_buff_val_9_V_l_26 = load i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_l_26"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:16  %conv_buff_val_10_V_28 = load i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_28"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:18  %conv_buff_val_11_V_28 = load i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_28"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:20  %conv_buff_val_12_V_28 = load i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_28"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:22  %conv_buff_val_13_V_28 = load i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_28"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:24  %conv_buff_val_14_V_28 = load i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_28"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:26  %conv_buff_val_15_V_28 = load i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_28"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:28  %conv_buff_val_16_V_27 = load i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_27"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:30  %conv_buff_val_17_V_27 = load i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_27"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:32  %conv_buff_val_18_V_27 = load i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_27"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:34  %conv_buff_val_19_V_27 = load i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_27"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:36  %conv_buff_val_20_V_27 = load i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_27"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:38  %conv_buff_val_21_V_27 = load i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_27"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:40  %conv_buff_val_22_V_27 = load i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_27"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:42  %conv_buff_val_23_V_27 = load i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_27"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:44  %conv_buff_val_24_V_27 = load i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_27"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:46  %conv_buff_val_25_V_27 = load i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_27"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:48  %conv_buff_val_26_V_27 = load i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_27"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:50  %conv_buff_val_27_V_27 = load i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_27"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:52  %conv_buff_val_28_V_27 = load i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_27"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:54  %conv_buff_val_29_V_27 = load i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_27"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:56  %conv_buff_val_30_V_27 = load i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_27"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:58  %conv_buff_val_31_V_27 = load i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_27"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:64  %conv_buff_val_36_V_27 = load i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_27"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:66  %conv_buff_val_37_V_27 = load i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_27"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:68  %conv_buff_val_38_V_27 = load i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_27"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:70  %conv_buff_val_39_V_27 = load i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_27"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:72  %conv_buff_val_40_V_27 = load i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_27"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:74  %conv_buff_val_41_V_27 = load i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_27"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:76  %conv_buff_val_42_V_27 = load i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_27"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:78  %conv_buff_val_43_V_27 = load i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_27"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:80  %conv_buff_val_44_V_27 = load i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_27"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:82  %conv_buff_val_45_V_27 = load i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_27"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:84  %conv_buff_val_46_V_27 = load i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_27"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:86  %conv_buff_val_47_V_27 = load i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_27"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:88  %conv_buff_val_48_V_27 = load i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_27"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:90  %conv_buff_val_49_V_27 = load i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_27"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:92  %conv_buff_val_50_V_27 = load i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_27"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:94  %conv_buff_val_51_V_27 = load i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_27"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:96  %conv_buff_val_52_V_27 = load i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_27"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:98  %conv_buff_val_53_V_27 = load i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_27"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:100  %conv_buff_val_54_V_27 = load i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_27"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:102  %conv_buff_val_55_V_27 = load i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_27"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:104  %conv_buff_val_56_V_27 = load i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_27"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:106  %conv_buff_val_57_V_27 = load i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_27"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:108  %conv_buff_val_58_V_27 = load i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_27"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:110  %conv_buff_val_59_V_27 = load i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_27"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:112  %conv_buff_val_60_V_27 = load i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_27"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:114  %conv_buff_val_61_V_27 = load i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_27"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:116  %conv_buff_val_62_V_27 = load i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_27"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:118  %conv_buff_val_63_V_27 = load i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_27"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:124  %conv_buff_val_68_V_27 = load i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_27"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:126  %conv_buff_val_69_V_27 = load i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_27"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:128  %conv_buff_val_70_V_27 = load i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_27"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:130  %conv_buff_val_71_V_27 = load i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_27"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:132  %conv_buff_val_72_V_27 = load i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_27"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:134  %conv_buff_val_73_V_27 = load i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_27"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:136  %conv_buff_val_74_V_27 = load i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_27"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:138  %conv_buff_val_75_V_27 = load i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_27"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:140  %conv_buff_val_76_V_27 = load i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_27"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:142  %conv_buff_val_77_V_27 = load i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_27"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:144  %conv_buff_val_78_V_27 = load i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_27"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:146  %conv_buff_val_79_V_27 = load i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_27"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:148  %conv_buff_val_80_V_27 = load i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_27"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:150  %conv_buff_val_81_V_27 = load i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_27"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:152  %conv_buff_val_82_V_27 = load i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_27"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:154  %conv_buff_val_83_V_27 = load i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_27"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:156  %conv_buff_val_84_V_27 = load i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_27"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:158  %conv_buff_val_85_V_27 = load i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_27"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:160  %conv_buff_val_86_V_27 = load i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_27"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:162  %conv_buff_val_87_V_27 = load i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_27"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:164  %conv_buff_val_88_V_27 = load i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_27"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:166  %conv_buff_val_89_V_27 = load i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_27"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:168  %conv_buff_val_90_V_27 = load i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_27"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:170  %conv_buff_val_91_V_27 = load i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_27"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:172  %conv_buff_val_92_V_27 = load i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_27"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:174  %conv_buff_val_93_V_27 = load i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_27"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:176  %conv_buff_val_94_V_27 = load i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_27"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:178  %conv_buff_val_95_V_27 = load i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_27"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge110:0  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_526 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="749" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:10  %conv_buff_val_0_V_l = load i16* %conv_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_0_V_l"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:11  %p_069_0_0_cast = sext i16 %conv_buff_val_0_V_l to i24

]]></Node>
<StgValue><ssdm name="p_069_0_0_cast"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:12  %p_069_0_0_cast1 = sext i16 %conv_buff_val_0_V_l to i27

]]></Node>
<StgValue><ssdm name="p_069_0_0_cast1"/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:13  %p_Val2_2 = mul i27 %p_069_0_0_cast1, 522

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="15" op_0_bw="15" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:14  %tmp_11 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %p_Val2_2, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:15  %conv_buff_val_1_V_l_26 = load i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_1_V_l_26"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:18  %p_069_0_0_1_cast2 = sext i16 %conv_buff_val_1_V_l_26 to i24

]]></Node>
<StgValue><ssdm name="p_069_0_0_1_cast2"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:24  %conv_buff_val_2_V_l_26 = load i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_2_V_l_26"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:32  %conv_buff_val_3_V_l_26 = load i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_3_V_l_26"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:41  %conv_buff_val_32_V_27 = load i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_32_V_27"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:43  %p_069_0_1_cast1 = sext i16 %conv_buff_val_32_V_27 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_1_cast1"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:49  %conv_buff_val_33_V_27 = load i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_33_V_27"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:58  %conv_buff_val_34_V_27 = load i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_34_V_27"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:68  %conv_buff_val_35_V_27 = load i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_35_V_27"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:78  %conv_buff_val_64_V_27 = load i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_64_V_27"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:87  %conv_buff_val_65_V_27 = load i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_65_V_27"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:97  %conv_buff_val_66_V_27 = load i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_66_V_27"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:106  %conv_buff_val_67_V_27 = load i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_67_V_27"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:116  %conv_buff_val_96_V_27 = load i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_96_V_27"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:125  %conv_buff_val_97_V_27 = load i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_97_V_27"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:134  %conv_buff_val_98_V_27 = load i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_98_V_27"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="1">
<![CDATA[
.preheader107.loopexit:143  %conv_buff_val_99_V_27 = load i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_99_V_27"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:159  %p_Val2_24_1 = mul i27 %p_069_0_0_cast1, -705

]]></Node>
<StgValue><ssdm name="p_Val2_24_1"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="15" op_0_bw="15" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:160  %tmp_15 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %p_Val2_24_1, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:252  %p_Val2_24_2 = mul i27 %p_069_0_0_cast1, 654

]]></Node>
<StgValue><ssdm name="p_Val2_24_2"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="15" op_0_bw="15" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:253  %tmp_19 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %p_Val2_24_2, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:341  %p_Val2_24_3 = mul i27 %p_069_0_0_cast1, -554

]]></Node>
<StgValue><ssdm name="p_Val2_24_3"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="15" op_0_bw="15" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:342  %tmp_23 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %p_Val2_24_3, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:360  %p_Val2_24_3_1 = mul i26 %p_069_0_1_cast1, 266

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_1"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:433  %p_Val2_24_4 = mul i27 %p_069_0_0_cast1, -731

]]></Node>
<StgValue><ssdm name="p_Val2_24_4"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="15" op_0_bw="15" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:434  %tmp_25 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %p_Val2_24_4, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader107.loopexit:525  %p_Val2_24_5 = mul i24 %p_069_0_0_cast, 75

]]></Node>
<StgValue><ssdm name="p_Val2_24_5"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:526  %tmp_27 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %p_Val2_24_5, i32 12, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader107.loopexit:610  %p_shl11 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %conv_buff_val_0_V_l, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="20" op_0_bw="19">
<![CDATA[
.preheader107.loopexit:611  %p_shl11_cast = sext i19 %p_shl11 to i20

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader107.loopexit:612  %p_shl12 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %conv_buff_val_0_V_l, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="20" op_0_bw="17">
<![CDATA[
.preheader107.loopexit:613  %p_shl12_cast = sext i17 %p_shl12 to i20

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader107.loopexit:614  %p_Val2_24_6 = sub i20 %p_shl11_cast, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24_6"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:615  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_24_6, i32 12, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader107.loopexit:616  %p_Val2_24_6_0_1 = mul i24 %p_069_0_0_1_cast2, -156

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_0_1"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="20" op_0_bw="20" op_1_bw="8" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:617  %tmp_147 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %tmp_29, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="24" op_0_bw="20">
<![CDATA[
.preheader107.loopexit:618  %tmp_101_6_0_1_cast = sext i20 %tmp_147 to i24

]]></Node>
<StgValue><ssdm name="tmp_101_6_0_1_cast"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader107.loopexit:619  %p_Val2_25_6_0_1 = add i24 %tmp_101_6_0_1_cast, %p_Val2_24_6_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_0_1"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:621  %tmp_34 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %p_Val2_25_6_0_1, i32 12, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:707  %p_Val2_24_7 = mul i27 %p_069_0_0_cast1, 710

]]></Node>
<StgValue><ssdm name="p_Val2_24_7"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="15" op_0_bw="15" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:708  %tmp_31 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %p_Val2_24_7, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i127.0.0:0  %tmp_V_748 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_748"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:1  store i16 %conv_buff_val_1_V_l_26, i16* %conv_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:2  store i16 %conv_buff_val_2_V_l_26, i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:3  store i16 %conv_buff_val_3_V_l_26, i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:4  %conv_buff_val_4_V_l_27 = load i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_l_27"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:5  store i16 %conv_buff_val_4_V_l_27, i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:6  %conv_buff_val_5_V_l_27 = load i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_l_27"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:7  store i16 %conv_buff_val_5_V_l_27, i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:8  %conv_buff_val_6_V_l_27 = load i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_l_27"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:9  store i16 %conv_buff_val_6_V_l_27, i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:10  %conv_buff_val_7_V_l_27 = load i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_l_27"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:11  store i16 %conv_buff_val_7_V_l_27, i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:12  %conv_buff_val_8_V_l_27 = load i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_l_27"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:13  store i16 %conv_buff_val_8_V_l_27, i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:14  %conv_buff_val_9_V_l_27 = load i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_l_27"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:15  store i16 %conv_buff_val_9_V_l_27, i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:16  %conv_buff_val_10_V_29 = load i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_29"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:17  store i16 %conv_buff_val_10_V_29, i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:18  %conv_buff_val_11_V_29 = load i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_29"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:19  store i16 %conv_buff_val_11_V_29, i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:20  %conv_buff_val_12_V_29 = load i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_29"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:21  store i16 %conv_buff_val_12_V_29, i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:22  %conv_buff_val_13_V_29 = load i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_29"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:23  store i16 %conv_buff_val_13_V_29, i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:24  %conv_buff_val_14_V_29 = load i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_29"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:25  store i16 %conv_buff_val_14_V_29, i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:26  %conv_buff_val_15_V_29 = load i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_29"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:27  store i16 %conv_buff_val_15_V_29, i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:28  %conv_buff_val_16_V_28 = load i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_28"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:29  store i16 %conv_buff_val_16_V_28, i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:30  %conv_buff_val_17_V_28 = load i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_28"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:31  store i16 %conv_buff_val_17_V_28, i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:32  %conv_buff_val_18_V_28 = load i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_28"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:33  store i16 %conv_buff_val_18_V_28, i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:34  %conv_buff_val_19_V_28 = load i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_28"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:35  store i16 %conv_buff_val_19_V_28, i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:36  %conv_buff_val_20_V_28 = load i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_28"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:37  store i16 %conv_buff_val_20_V_28, i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:38  %conv_buff_val_21_V_28 = load i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_28"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:39  store i16 %conv_buff_val_21_V_28, i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:40  %conv_buff_val_22_V_28 = load i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_28"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:41  store i16 %conv_buff_val_22_V_28, i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:42  %conv_buff_val_23_V_28 = load i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_28"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:43  store i16 %conv_buff_val_23_V_28, i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:44  %conv_buff_val_24_V_28 = load i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_28"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:45  store i16 %conv_buff_val_24_V_28, i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:46  %conv_buff_val_25_V_28 = load i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_28"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:47  store i16 %conv_buff_val_25_V_28, i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:48  %conv_buff_val_26_V_28 = load i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_28"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:49  store i16 %conv_buff_val_26_V_28, i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:50  %conv_buff_val_27_V_28 = load i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_28"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:51  store i16 %conv_buff_val_27_V_28, i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:52  %conv_buff_val_28_V_28 = load i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_28"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:53  store i16 %conv_buff_val_28_V_28, i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:54  %conv_buff_val_29_V_28 = load i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_28"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:55  store i16 %conv_buff_val_29_V_28, i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:56  %conv_buff_val_30_V_28 = load i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_28"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:57  store i16 %conv_buff_val_30_V_28, i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:58  %conv_buff_val_31_V_28 = load i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_28"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:59  store i16 %conv_buff_val_31_V_28, i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:60  store i16 %conv_buff_val_32_V_27, i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:61  store i16 %conv_buff_val_33_V_27, i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:62  store i16 %conv_buff_val_34_V_27, i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:63  store i16 %conv_buff_val_35_V_27, i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:64  %conv_buff_val_36_V_28 = load i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_28"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:65  store i16 %conv_buff_val_36_V_28, i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:66  %conv_buff_val_37_V_28 = load i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_28"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:67  store i16 %conv_buff_val_37_V_28, i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:68  %conv_buff_val_38_V_28 = load i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_28"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:69  store i16 %conv_buff_val_38_V_28, i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:70  %conv_buff_val_39_V_28 = load i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_28"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:71  store i16 %conv_buff_val_39_V_28, i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:72  %conv_buff_val_40_V_28 = load i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_28"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:73  store i16 %conv_buff_val_40_V_28, i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:74  %conv_buff_val_41_V_28 = load i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_28"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:75  store i16 %conv_buff_val_41_V_28, i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:76  %conv_buff_val_42_V_28 = load i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_28"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:77  store i16 %conv_buff_val_42_V_28, i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:78  %conv_buff_val_43_V_28 = load i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_28"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:79  store i16 %conv_buff_val_43_V_28, i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:80  %conv_buff_val_44_V_28 = load i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_28"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:81  store i16 %conv_buff_val_44_V_28, i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:82  %conv_buff_val_45_V_28 = load i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_28"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:83  store i16 %conv_buff_val_45_V_28, i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:84  %conv_buff_val_46_V_28 = load i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_28"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:85  store i16 %conv_buff_val_46_V_28, i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:86  %conv_buff_val_47_V_28 = load i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_28"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:87  store i16 %conv_buff_val_47_V_28, i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:88  %conv_buff_val_48_V_28 = load i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_28"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:89  store i16 %conv_buff_val_48_V_28, i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:90  %conv_buff_val_49_V_28 = load i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_28"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:91  store i16 %conv_buff_val_49_V_28, i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:92  %conv_buff_val_50_V_28 = load i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_28"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:93  store i16 %conv_buff_val_50_V_28, i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:94  %conv_buff_val_51_V_28 = load i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_28"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:95  store i16 %conv_buff_val_51_V_28, i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:96  %conv_buff_val_52_V_28 = load i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_28"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:97  store i16 %conv_buff_val_52_V_28, i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:98  %conv_buff_val_53_V_28 = load i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_28"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:99  store i16 %conv_buff_val_53_V_28, i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:100  %conv_buff_val_54_V_28 = load i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_28"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:101  store i16 %conv_buff_val_54_V_28, i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:102  %conv_buff_val_55_V_28 = load i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_28"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:103  store i16 %conv_buff_val_55_V_28, i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:104  %conv_buff_val_56_V_28 = load i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_28"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:105  store i16 %conv_buff_val_56_V_28, i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:106  %conv_buff_val_57_V_28 = load i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_28"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:107  store i16 %conv_buff_val_57_V_28, i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:108  %conv_buff_val_58_V_28 = load i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_28"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:109  store i16 %conv_buff_val_58_V_28, i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:110  %conv_buff_val_59_V_28 = load i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_28"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:111  store i16 %conv_buff_val_59_V_28, i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:112  %conv_buff_val_60_V_28 = load i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_28"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:113  store i16 %conv_buff_val_60_V_28, i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:114  %conv_buff_val_61_V_28 = load i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_28"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:115  store i16 %conv_buff_val_61_V_28, i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:116  %conv_buff_val_62_V_28 = load i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_28"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:117  store i16 %conv_buff_val_62_V_28, i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:118  %conv_buff_val_63_V_28 = load i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_28"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:119  store i16 %conv_buff_val_63_V_28, i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:120  store i16 %conv_buff_val_64_V_27, i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:121  store i16 %conv_buff_val_65_V_27, i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:122  store i16 %conv_buff_val_66_V_27, i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:123  store i16 %conv_buff_val_67_V_27, i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:124  %conv_buff_val_68_V_28 = load i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_28"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:125  store i16 %conv_buff_val_68_V_28, i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:126  %conv_buff_val_69_V_28 = load i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_28"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:127  store i16 %conv_buff_val_69_V_28, i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:128  %conv_buff_val_70_V_28 = load i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_28"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:129  store i16 %conv_buff_val_70_V_28, i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:130  %conv_buff_val_71_V_28 = load i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_28"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:131  store i16 %conv_buff_val_71_V_28, i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:132  %conv_buff_val_72_V_28 = load i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_28"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:133  store i16 %conv_buff_val_72_V_28, i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:134  %conv_buff_val_73_V_28 = load i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_28"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:135  store i16 %conv_buff_val_73_V_28, i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:136  %conv_buff_val_74_V_28 = load i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_28"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:137  store i16 %conv_buff_val_74_V_28, i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:138  %conv_buff_val_75_V_28 = load i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_28"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:139  store i16 %conv_buff_val_75_V_28, i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:140  %conv_buff_val_76_V_28 = load i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_28"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:141  store i16 %conv_buff_val_76_V_28, i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:142  %conv_buff_val_77_V_28 = load i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_28"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:143  store i16 %conv_buff_val_77_V_28, i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:144  %conv_buff_val_78_V_28 = load i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_28"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:145  store i16 %conv_buff_val_78_V_28, i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:146  %conv_buff_val_79_V_28 = load i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_28"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:147  store i16 %conv_buff_val_79_V_28, i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:148  %conv_buff_val_80_V_28 = load i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_28"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:149  store i16 %conv_buff_val_80_V_28, i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:150  %conv_buff_val_81_V_28 = load i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_28"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:151  store i16 %conv_buff_val_81_V_28, i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:152  %conv_buff_val_82_V_28 = load i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_28"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:153  store i16 %conv_buff_val_82_V_28, i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:154  %conv_buff_val_83_V_28 = load i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_28"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:155  store i16 %conv_buff_val_83_V_28, i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:156  %conv_buff_val_84_V_28 = load i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_28"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:157  store i16 %conv_buff_val_84_V_28, i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:158  %conv_buff_val_85_V_28 = load i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_28"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:159  store i16 %conv_buff_val_85_V_28, i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:160  %conv_buff_val_86_V_28 = load i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_28"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:161  store i16 %conv_buff_val_86_V_28, i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:162  %conv_buff_val_87_V_28 = load i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_28"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:163  store i16 %conv_buff_val_87_V_28, i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:164  %conv_buff_val_88_V_28 = load i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_28"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:165  store i16 %conv_buff_val_88_V_28, i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:166  %conv_buff_val_89_V_28 = load i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_28"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:167  store i16 %conv_buff_val_89_V_28, i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:168  %conv_buff_val_90_V_28 = load i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_28"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:169  store i16 %conv_buff_val_90_V_28, i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:170  %conv_buff_val_91_V_28 = load i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_28"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:171  store i16 %conv_buff_val_91_V_28, i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:172  %conv_buff_val_92_V_28 = load i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_28"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:173  store i16 %conv_buff_val_92_V_28, i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:174  %conv_buff_val_93_V_28 = load i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_28"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:175  store i16 %conv_buff_val_93_V_28, i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:176  %conv_buff_val_94_V_28 = load i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_28"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:177  store i16 %conv_buff_val_94_V_28, i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.0.0:178  %conv_buff_val_95_V_28 = load i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_28"/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:179  store i16 %conv_buff_val_95_V_28, i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:180  store i16 %conv_buff_val_96_V_27, i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:181  store i16 %conv_buff_val_97_V_27, i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:182  store i16 %conv_buff_val_98_V_27, i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:183  store i16 %conv_buff_val_99_V_27, i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.0.0:184  store i16 %tmp_V_748, i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i127.0.0:185  br label %._crit_edge112.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i132.0:0  %tmp_V_747 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_747"/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:1  store i16 %conv_buff_val_1_V_l_26, i16* %conv_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:2  store i16 %conv_buff_val_2_V_l_26, i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:3  store i16 %conv_buff_val_3_V_l_26, i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:4  %conv_buff_val_4_V_l_26 = load i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_l_26"/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:5  store i16 %conv_buff_val_4_V_l_26, i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:6  %conv_buff_val_5_V_l_26 = load i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_l_26"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:7  store i16 %conv_buff_val_5_V_l_26, i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:8  %conv_buff_val_6_V_l_26 = load i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_l_26"/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:9  store i16 %conv_buff_val_6_V_l_26, i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:10  %conv_buff_val_7_V_l_26 = load i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_l_26"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:11  store i16 %conv_buff_val_7_V_l_26, i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:12  %conv_buff_val_8_V_l_26 = load i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_l_26"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:13  store i16 %conv_buff_val_8_V_l_26, i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:14  %conv_buff_val_9_V_l_26 = load i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_l_26"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:15  store i16 %conv_buff_val_9_V_l_26, i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:16  %conv_buff_val_10_V_28 = load i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_28"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:17  store i16 %conv_buff_val_10_V_28, i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:18  %conv_buff_val_11_V_28 = load i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_28"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:19  store i16 %conv_buff_val_11_V_28, i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:20  %conv_buff_val_12_V_28 = load i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_28"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:21  store i16 %conv_buff_val_12_V_28, i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:22  %conv_buff_val_13_V_28 = load i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_28"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:23  store i16 %conv_buff_val_13_V_28, i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:24  %conv_buff_val_14_V_28 = load i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_28"/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:25  store i16 %conv_buff_val_14_V_28, i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:26  %conv_buff_val_15_V_28 = load i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_28"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:27  store i16 %conv_buff_val_15_V_28, i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:28  %conv_buff_val_16_V_27 = load i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_27"/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:29  store i16 %conv_buff_val_16_V_27, i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:30  %conv_buff_val_17_V_27 = load i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_27"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:31  store i16 %conv_buff_val_17_V_27, i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:32  %conv_buff_val_18_V_27 = load i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_27"/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:33  store i16 %conv_buff_val_18_V_27, i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:34  %conv_buff_val_19_V_27 = load i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_27"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:35  store i16 %conv_buff_val_19_V_27, i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:36  %conv_buff_val_20_V_27 = load i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_27"/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:37  store i16 %conv_buff_val_20_V_27, i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:38  %conv_buff_val_21_V_27 = load i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_27"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:39  store i16 %conv_buff_val_21_V_27, i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:40  %conv_buff_val_22_V_27 = load i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_27"/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:41  store i16 %conv_buff_val_22_V_27, i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:42  %conv_buff_val_23_V_27 = load i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_27"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:43  store i16 %conv_buff_val_23_V_27, i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:44  %conv_buff_val_24_V_27 = load i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_27"/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:45  store i16 %conv_buff_val_24_V_27, i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:46  %conv_buff_val_25_V_27 = load i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_27"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:47  store i16 %conv_buff_val_25_V_27, i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:48  %conv_buff_val_26_V_27 = load i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_27"/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:49  store i16 %conv_buff_val_26_V_27, i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:50  %conv_buff_val_27_V_27 = load i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_27"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:51  store i16 %conv_buff_val_27_V_27, i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:52  %conv_buff_val_28_V_27 = load i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_27"/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:53  store i16 %conv_buff_val_28_V_27, i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:54  %conv_buff_val_29_V_27 = load i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_27"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:55  store i16 %conv_buff_val_29_V_27, i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:56  %conv_buff_val_30_V_27 = load i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_27"/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:57  store i16 %conv_buff_val_30_V_27, i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:58  %conv_buff_val_31_V_27 = load i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_27"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:59  store i16 %conv_buff_val_31_V_27, i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:60  store i16 %conv_buff_val_32_V_27, i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:61  store i16 %conv_buff_val_33_V_27, i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:62  store i16 %conv_buff_val_34_V_27, i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:63  store i16 %conv_buff_val_35_V_27, i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:64  %conv_buff_val_36_V_27 = load i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_27"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:65  store i16 %conv_buff_val_36_V_27, i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:66  %conv_buff_val_37_V_27 = load i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_27"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:67  store i16 %conv_buff_val_37_V_27, i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:68  %conv_buff_val_38_V_27 = load i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_27"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:69  store i16 %conv_buff_val_38_V_27, i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:70  %conv_buff_val_39_V_27 = load i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_27"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:71  store i16 %conv_buff_val_39_V_27, i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:72  %conv_buff_val_40_V_27 = load i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_27"/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:73  store i16 %conv_buff_val_40_V_27, i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:74  %conv_buff_val_41_V_27 = load i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_27"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:75  store i16 %conv_buff_val_41_V_27, i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:76  %conv_buff_val_42_V_27 = load i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_27"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:77  store i16 %conv_buff_val_42_V_27, i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:78  %conv_buff_val_43_V_27 = load i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_27"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:79  store i16 %conv_buff_val_43_V_27, i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:80  %conv_buff_val_44_V_27 = load i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_27"/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:81  store i16 %conv_buff_val_44_V_27, i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:82  %conv_buff_val_45_V_27 = load i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_27"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:83  store i16 %conv_buff_val_45_V_27, i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:84  %conv_buff_val_46_V_27 = load i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_27"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:85  store i16 %conv_buff_val_46_V_27, i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:86  %conv_buff_val_47_V_27 = load i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_27"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:87  store i16 %conv_buff_val_47_V_27, i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:88  %conv_buff_val_48_V_27 = load i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_27"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:89  store i16 %conv_buff_val_48_V_27, i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:90  %conv_buff_val_49_V_27 = load i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_27"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:91  store i16 %conv_buff_val_49_V_27, i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:92  %conv_buff_val_50_V_27 = load i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_27"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:93  store i16 %conv_buff_val_50_V_27, i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:94  %conv_buff_val_51_V_27 = load i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_27"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:95  store i16 %conv_buff_val_51_V_27, i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:96  %conv_buff_val_52_V_27 = load i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_27"/></StgValue>
</operation>

<operation id="1078" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:97  store i16 %conv_buff_val_52_V_27, i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:98  %conv_buff_val_53_V_27 = load i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_27"/></StgValue>
</operation>

<operation id="1080" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:99  store i16 %conv_buff_val_53_V_27, i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1081" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:100  %conv_buff_val_54_V_27 = load i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_27"/></StgValue>
</operation>

<operation id="1082" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:101  store i16 %conv_buff_val_54_V_27, i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:102  %conv_buff_val_55_V_27 = load i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_27"/></StgValue>
</operation>

<operation id="1084" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:103  store i16 %conv_buff_val_55_V_27, i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:104  %conv_buff_val_56_V_27 = load i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_27"/></StgValue>
</operation>

<operation id="1086" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:105  store i16 %conv_buff_val_56_V_27, i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:106  %conv_buff_val_57_V_27 = load i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_27"/></StgValue>
</operation>

<operation id="1088" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:107  store i16 %conv_buff_val_57_V_27, i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:108  %conv_buff_val_58_V_27 = load i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_27"/></StgValue>
</operation>

<operation id="1090" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:109  store i16 %conv_buff_val_58_V_27, i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:110  %conv_buff_val_59_V_27 = load i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_27"/></StgValue>
</operation>

<operation id="1092" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:111  store i16 %conv_buff_val_59_V_27, i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1093" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:112  %conv_buff_val_60_V_27 = load i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_27"/></StgValue>
</operation>

<operation id="1094" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:113  store i16 %conv_buff_val_60_V_27, i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:114  %conv_buff_val_61_V_27 = load i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_27"/></StgValue>
</operation>

<operation id="1096" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:115  store i16 %conv_buff_val_61_V_27, i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:116  %conv_buff_val_62_V_27 = load i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_27"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:117  store i16 %conv_buff_val_62_V_27, i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:118  %conv_buff_val_63_V_27 = load i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_27"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:119  store i16 %conv_buff_val_63_V_27, i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1101" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:120  store i16 %conv_buff_val_64_V_27, i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1102" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:121  store i16 %conv_buff_val_65_V_27, i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:122  store i16 %conv_buff_val_66_V_27, i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1104" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:123  store i16 %conv_buff_val_67_V_27, i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:124  %conv_buff_val_68_V_27 = load i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_27"/></StgValue>
</operation>

<operation id="1106" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:125  store i16 %conv_buff_val_68_V_27, i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:126  %conv_buff_val_69_V_27 = load i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_27"/></StgValue>
</operation>

<operation id="1108" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:127  store i16 %conv_buff_val_69_V_27, i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:128  %conv_buff_val_70_V_27 = load i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_27"/></StgValue>
</operation>

<operation id="1110" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:129  store i16 %conv_buff_val_70_V_27, i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:130  %conv_buff_val_71_V_27 = load i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_27"/></StgValue>
</operation>

<operation id="1112" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:131  store i16 %conv_buff_val_71_V_27, i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1113" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:132  %conv_buff_val_72_V_27 = load i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_27"/></StgValue>
</operation>

<operation id="1114" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:133  store i16 %conv_buff_val_72_V_27, i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:134  %conv_buff_val_73_V_27 = load i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_27"/></StgValue>
</operation>

<operation id="1116" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:135  store i16 %conv_buff_val_73_V_27, i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:136  %conv_buff_val_74_V_27 = load i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_27"/></StgValue>
</operation>

<operation id="1118" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:137  store i16 %conv_buff_val_74_V_27, i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:138  %conv_buff_val_75_V_27 = load i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_27"/></StgValue>
</operation>

<operation id="1120" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:139  store i16 %conv_buff_val_75_V_27, i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1121" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:140  %conv_buff_val_76_V_27 = load i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_27"/></StgValue>
</operation>

<operation id="1122" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:141  store i16 %conv_buff_val_76_V_27, i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:142  %conv_buff_val_77_V_27 = load i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_27"/></StgValue>
</operation>

<operation id="1124" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:143  store i16 %conv_buff_val_77_V_27, i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:144  %conv_buff_val_78_V_27 = load i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_27"/></StgValue>
</operation>

<operation id="1126" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:145  store i16 %conv_buff_val_78_V_27, i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:146  %conv_buff_val_79_V_27 = load i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_27"/></StgValue>
</operation>

<operation id="1128" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:147  store i16 %conv_buff_val_79_V_27, i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1129" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:148  %conv_buff_val_80_V_27 = load i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_27"/></StgValue>
</operation>

<operation id="1130" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:149  store i16 %conv_buff_val_80_V_27, i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:150  %conv_buff_val_81_V_27 = load i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_27"/></StgValue>
</operation>

<operation id="1132" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:151  store i16 %conv_buff_val_81_V_27, i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1133" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:152  %conv_buff_val_82_V_27 = load i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_27"/></StgValue>
</operation>

<operation id="1134" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:153  store i16 %conv_buff_val_82_V_27, i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:154  %conv_buff_val_83_V_27 = load i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_27"/></StgValue>
</operation>

<operation id="1136" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:155  store i16 %conv_buff_val_83_V_27, i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:156  %conv_buff_val_84_V_27 = load i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_27"/></StgValue>
</operation>

<operation id="1138" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:157  store i16 %conv_buff_val_84_V_27, i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:158  %conv_buff_val_85_V_27 = load i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_27"/></StgValue>
</operation>

<operation id="1140" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:159  store i16 %conv_buff_val_85_V_27, i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1141" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:160  %conv_buff_val_86_V_27 = load i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_27"/></StgValue>
</operation>

<operation id="1142" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:161  store i16 %conv_buff_val_86_V_27, i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1143" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:162  %conv_buff_val_87_V_27 = load i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_27"/></StgValue>
</operation>

<operation id="1144" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:163  store i16 %conv_buff_val_87_V_27, i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1145" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:164  %conv_buff_val_88_V_27 = load i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_27"/></StgValue>
</operation>

<operation id="1146" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:165  store i16 %conv_buff_val_88_V_27, i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1147" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:166  %conv_buff_val_89_V_27 = load i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_27"/></StgValue>
</operation>

<operation id="1148" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:167  store i16 %conv_buff_val_89_V_27, i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1149" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:168  %conv_buff_val_90_V_27 = load i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_27"/></StgValue>
</operation>

<operation id="1150" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:169  store i16 %conv_buff_val_90_V_27, i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1151" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:170  %conv_buff_val_91_V_27 = load i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_27"/></StgValue>
</operation>

<operation id="1152" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:171  store i16 %conv_buff_val_91_V_27, i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1153" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:172  %conv_buff_val_92_V_27 = load i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_27"/></StgValue>
</operation>

<operation id="1154" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:173  store i16 %conv_buff_val_92_V_27, i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1155" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:174  %conv_buff_val_93_V_27 = load i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_27"/></StgValue>
</operation>

<operation id="1156" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:175  store i16 %conv_buff_val_93_V_27, i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1157" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:176  %conv_buff_val_94_V_27 = load i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_27"/></StgValue>
</operation>

<operation id="1158" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:177  store i16 %conv_buff_val_94_V_27, i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i132.0:178  %conv_buff_val_95_V_27 = load i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_27"/></StgValue>
</operation>

<operation id="1160" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:179  store i16 %conv_buff_val_95_V_27, i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1161" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:180  store i16 %conv_buff_val_96_V_27, i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1162" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:181  store i16 %conv_buff_val_97_V_27, i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1163" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:182  store i16 %conv_buff_val_98_V_27, i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1164" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:183  store i16 %conv_buff_val_99_V_27, i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1165" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i132.0:184  store i16 %tmp_V_747, i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i132.0:185  br label %._crit_edge110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:16  %p_069_0_0_1_cast = sext i16 %conv_buff_val_1_V_l_26 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_0_1_cast"/></StgValue>
</operation>

<operation id="1168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:17  %p_069_0_0_1_cast1 = sext i16 %conv_buff_val_1_V_l_26 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_0_1_cast1"/></StgValue>
</operation>

<operation id="1169" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:19  %p_Val2_24_0_0_1 = mul i26 %p_069_0_0_1_cast1, 283

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_0_1"/></StgValue>
</operation>

<operation id="1170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="27" op_0_bw="27" op_1_bw="15" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:20  %tmp_57 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %tmp_11, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:21  %tmp_101_0_0_1 = sext i27 %tmp_57 to i28

]]></Node>
<StgValue><ssdm name="tmp_101_0_0_1"/></StgValue>
</operation>

<operation id="1172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:22  %tmp_1023_0_0_1_cast = sext i26 %p_Val2_24_0_0_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_0_1_cast"/></StgValue>
</operation>

<operation id="1173" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:23  %p_Val2_25_0_0_1 = add i28 %tmp_101_0_0_1, %tmp_1023_0_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_0_1"/></StgValue>
</operation>

<operation id="1174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:25  %p_069_0_0_2_cast = sext i16 %conv_buff_val_2_V_l_26 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_0_2_cast"/></StgValue>
</operation>

<operation id="1175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:26  %p_069_0_0_2_cast1 = sext i16 %conv_buff_val_2_V_l_26 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_0_2_cast1"/></StgValue>
</operation>

<operation id="1176" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:27  %p_Val2_24_0_0_2 = mul i27 %p_069_0_0_2_cast, 593

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_0_2"/></StgValue>
</operation>

<operation id="1177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:28  %tmp_58 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_0_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:29  %tmp_101_0_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_58, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_0_2"/></StgValue>
</operation>

<operation id="1179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:30  %tmp_1023_0_0_2_cast = sext i27 %p_Val2_24_0_0_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_0_2_cast"/></StgValue>
</operation>

<operation id="1180" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:31  %p_Val2_25_0_0_2 = add i28 %tmp_101_0_0_2, %tmp_1023_0_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_0_2"/></StgValue>
</operation>

<operation id="1181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:33  %p_069_0_0_3_cast = sext i16 %conv_buff_val_3_V_l_26 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_0_3_cast"/></StgValue>
</operation>

<operation id="1182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:35  %p_069_0_0_3_cast2 = sext i16 %conv_buff_val_3_V_l_26 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_0_3_cast2"/></StgValue>
</operation>

<operation id="1183" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:36  %p_Val2_24_0_0_3 = mul i27 %p_069_0_0_3_cast, -771

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_0_3"/></StgValue>
</operation>

<operation id="1184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:37  %tmp_59 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_0_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:38  %tmp_101_0_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_59, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_0_3"/></StgValue>
</operation>

<operation id="1186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:39  %tmp_1023_0_0_3_cast = sext i27 %p_Val2_24_0_0_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_0_3_cast"/></StgValue>
</operation>

<operation id="1187" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:40  %p_Val2_25_0_0_3 = add i28 %tmp_101_0_0_3, %tmp_1023_0_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_0_3"/></StgValue>
</operation>

<operation id="1188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:45  %tmp_60 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_0_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1189" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:161  %p_Val2_24_1_0_1 = mul i27 %p_069_0_0_1_cast, 715

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_0_1"/></StgValue>
</operation>

<operation id="1190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="27" op_0_bw="27" op_1_bw="15" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:162  %tmp_72 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %tmp_15, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:163  %tmp_101_1_0_1 = sext i27 %tmp_72 to i28

]]></Node>
<StgValue><ssdm name="tmp_101_1_0_1"/></StgValue>
</operation>

<operation id="1192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:164  %tmp_1023_1_0_1_cast = sext i27 %p_Val2_24_1_0_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_0_1_cast"/></StgValue>
</operation>

<operation id="1193" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:165  %p_Val2_25_1_0_1 = add i28 %tmp_101_1_0_1, %tmp_1023_1_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_0_1"/></StgValue>
</operation>

<operation id="1194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
.preheader107.loopexit:166  %p_shl5 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %conv_buff_val_2_V_l_26, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="1195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="23">
<![CDATA[
.preheader107.loopexit:167  %p_shl5_cast = sext i23 %p_shl5 to i24

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="1196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader107.loopexit:168  %p_shl8 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %conv_buff_val_2_V_l_26, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="1197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="24" op_0_bw="21">
<![CDATA[
.preheader107.loopexit:169  %p_shl8_cast = sext i21 %p_shl8 to i24

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="1198" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader107.loopexit:170  %p_Val2_24_1_0_2 = add i24 %p_shl5_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_0_2"/></StgValue>
</operation>

<operation id="1199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:171  %tmp_73 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_0_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:172  %tmp_101_1_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_73, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_0_2"/></StgValue>
</operation>

<operation id="1201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="28" op_0_bw="24">
<![CDATA[
.preheader107.loopexit:173  %tmp_1023_1_0_2_cast = sext i24 %p_Val2_24_1_0_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_0_2_cast"/></StgValue>
</operation>

<operation id="1202" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:174  %p_Val2_25_1_0_2 = add i28 %tmp_101_1_0_2, %tmp_1023_1_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_0_2"/></StgValue>
</operation>

<operation id="1203" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:175  %p_Val2_24_1_0_3 = mul i27 %p_069_0_0_3_cast, -724

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_0_3"/></StgValue>
</operation>

<operation id="1204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:176  %tmp_74 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_0_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:177  %tmp_101_1_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_74, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_0_3"/></StgValue>
</operation>

<operation id="1206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:178  %tmp_1023_1_0_3_cast = sext i27 %p_Val2_24_1_0_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_0_3_cast"/></StgValue>
</operation>

<operation id="1207" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:179  %p_Val2_25_1_0_3 = add i28 %tmp_101_1_0_3, %tmp_1023_1_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_0_3"/></StgValue>
</operation>

<operation id="1208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:185  %tmp_75 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_0_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1209" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:254  %p_Val2_24_2_0_1 = mul i27 %p_069_0_0_1_cast, -632

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_0_1"/></StgValue>
</operation>

<operation id="1210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="27" op_0_bw="27" op_1_bw="15" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:255  %tmp_87 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %tmp_19, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:256  %tmp_101_2_0_1 = sext i27 %tmp_87 to i28

]]></Node>
<StgValue><ssdm name="tmp_101_2_0_1"/></StgValue>
</operation>

<operation id="1212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:257  %tmp_1023_2_0_1_cast = sext i27 %p_Val2_24_2_0_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_0_1_cast"/></StgValue>
</operation>

<operation id="1213" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:258  %p_Val2_25_2_0_1 = add i28 %tmp_101_2_0_1, %tmp_1023_2_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_0_1"/></StgValue>
</operation>

<operation id="1214" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:259  %p_Val2_24_2_0_2 = mul i26 %p_069_0_0_2_cast1, 461

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_0_2"/></StgValue>
</operation>

<operation id="1215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:260  %tmp_88 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_0_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:261  %tmp_101_2_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_88, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_0_2"/></StgValue>
</operation>

<operation id="1217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:262  %tmp_1023_2_0_2_cast = sext i26 %p_Val2_24_2_0_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_0_2_cast"/></StgValue>
</operation>

<operation id="1218" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:263  %p_Val2_25_2_0_2 = add i28 %tmp_101_2_0_2, %tmp_1023_2_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_0_2"/></StgValue>
</operation>

<operation id="1219" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:264  %p_Val2_24_2_0_3 = mul i26 %p_069_0_0_3_cast2, -290

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_0_3"/></StgValue>
</operation>

<operation id="1220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:265  %tmp_89 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_0_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:266  %tmp_101_2_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_89, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_0_3"/></StgValue>
</operation>

<operation id="1222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:267  %tmp_1023_2_0_3_cast = sext i26 %p_Val2_24_2_0_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_0_3_cast"/></StgValue>
</operation>

<operation id="1223" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:268  %p_Val2_25_2_0_3 = add i28 %tmp_101_2_0_3, %tmp_1023_2_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_0_3"/></StgValue>
</operation>

<operation id="1224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:270  %tmp_90 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_0_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1225" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:343  %p_Val2_24_3_0_1 = mul i27 %p_069_0_0_1_cast, 590

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_0_1"/></StgValue>
</operation>

<operation id="1226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="27" op_0_bw="27" op_1_bw="15" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:344  %tmp_102 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %tmp_23, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:345  %tmp_101_3_0_1 = sext i27 %tmp_102 to i28

]]></Node>
<StgValue><ssdm name="tmp_101_3_0_1"/></StgValue>
</operation>

<operation id="1228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:346  %tmp_1023_3_0_1_cast = sext i27 %p_Val2_24_3_0_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_0_1_cast"/></StgValue>
</operation>

<operation id="1229" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:347  %p_Val2_25_3_0_1 = add i28 %tmp_101_3_0_1, %tmp_1023_3_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_0_1"/></StgValue>
</operation>

<operation id="1230" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:348  %p_Val2_24_3_0_2 = mul i27 %p_069_0_0_2_cast, 790

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_0_2"/></StgValue>
</operation>

<operation id="1231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:349  %tmp_103 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_0_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:350  %tmp_101_3_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_103, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_0_2"/></StgValue>
</operation>

<operation id="1233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:351  %tmp_1023_3_0_2_cast = sext i27 %p_Val2_24_3_0_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_0_2_cast"/></StgValue>
</operation>

<operation id="1234" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:352  %p_Val2_25_3_0_2 = add i28 %tmp_101_3_0_2, %tmp_1023_3_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_0_2"/></StgValue>
</operation>

<operation id="1235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader107.loopexit:353  %p_shl19 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %conv_buff_val_3_V_l_26, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="1236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="21" op_0_bw="20">
<![CDATA[
.preheader107.loopexit:354  %p_shl21_cast = sext i20 %p_shl19 to i21

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="1237" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader107.loopexit:355  %p_Val2_24_3_0_3 = sub i21 0, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_0_3"/></StgValue>
</operation>

<operation id="1238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:356  %tmp_104 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_0_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:357  %tmp_101_3_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_104, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_0_3"/></StgValue>
</operation>

<operation id="1240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="28" op_0_bw="21">
<![CDATA[
.preheader107.loopexit:358  %tmp_1023_3_0_3_cast = sext i21 %p_Val2_24_3_0_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_0_3_cast"/></StgValue>
</operation>

<operation id="1241" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:359  %p_Val2_25_3_0_3 = add i28 %tmp_101_3_0_3, %tmp_1023_3_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_0_3"/></StgValue>
</operation>

<operation id="1242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:361  %tmp_105 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_0_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1243" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:435  %p_Val2_24_4_0_1 = mul i27 %p_069_0_0_1_cast, 676

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_0_1"/></StgValue>
</operation>

<operation id="1244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="27" op_0_bw="27" op_1_bw="15" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:436  %tmp_117 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %tmp_25, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:437  %tmp_101_4_0_1 = sext i27 %tmp_117 to i28

]]></Node>
<StgValue><ssdm name="tmp_101_4_0_1"/></StgValue>
</operation>

<operation id="1246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:438  %tmp_1023_4_0_1_cast = sext i27 %p_Val2_24_4_0_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_0_1_cast"/></StgValue>
</operation>

<operation id="1247" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:439  %p_Val2_25_4_0_1 = add i28 %tmp_101_4_0_1, %tmp_1023_4_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_0_1"/></StgValue>
</operation>

<operation id="1248" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:440  %p_Val2_24_4_0_2 = mul i27 %p_069_0_0_2_cast, -732

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_0_2"/></StgValue>
</operation>

<operation id="1249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:441  %tmp_118 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_0_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:442  %tmp_101_4_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_118, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_0_2"/></StgValue>
</operation>

<operation id="1251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:443  %tmp_1023_4_0_2_cast = sext i27 %p_Val2_24_4_0_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_0_2_cast"/></StgValue>
</operation>

<operation id="1252" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:444  %p_Val2_25_4_0_2 = add i28 %tmp_101_4_0_2, %tmp_1023_4_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_0_2"/></StgValue>
</operation>

<operation id="1253" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:445  %p_Val2_24_4_0_3 = mul i27 %p_069_0_0_3_cast, -645

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_0_3"/></StgValue>
</operation>

<operation id="1254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:446  %tmp_119 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_0_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:447  %tmp_101_4_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_119, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_0_3"/></StgValue>
</operation>

<operation id="1256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:448  %tmp_1023_4_0_3_cast = sext i27 %p_Val2_24_4_0_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_0_3_cast"/></StgValue>
</operation>

<operation id="1257" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:449  %p_Val2_25_4_0_3 = add i28 %tmp_101_4_0_3, %tmp_1023_4_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_0_3"/></StgValue>
</operation>

<operation id="1258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:451  %tmp_120 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_0_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1259" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:527  %p_Val2_24_5_0_1 = mul i26 %p_069_0_0_1_cast1, 351

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_0_1"/></StgValue>
</operation>

<operation id="1260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="24" op_0_bw="24" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:528  %tmp_133 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %tmp_27, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="26" op_0_bw="24">
<![CDATA[
.preheader107.loopexit:529  %tmp_101_5_0_1_cast = sext i24 %tmp_133 to i26

]]></Node>
<StgValue><ssdm name="tmp_101_5_0_1_cast"/></StgValue>
</operation>

<operation id="1262" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:530  %p_Val2_25_5_0_1 = add i26 %tmp_101_5_0_1_cast, %p_Val2_24_5_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_0_1"/></StgValue>
</operation>

<operation id="1263" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:531  %p_Val2_24_5_0_2 = mul i26 %p_069_0_0_2_cast1, -275

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_0_2"/></StgValue>
</operation>

<operation id="1264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:532  %tmp_20 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_25_5_0_1, i32 12, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="26" op_0_bw="26" op_1_bw="14" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:533  %tmp_33 = call i26 @_ssdm_op_BitConcatenate.i26.i14.i12(i14 %tmp_20, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:534  %tmp_101_5_0_2 = sext i26 %tmp_33 to i28

]]></Node>
<StgValue><ssdm name="tmp_101_5_0_2"/></StgValue>
</operation>

<operation id="1267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:535  %tmp_1023_5_0_2_cast = sext i26 %p_Val2_24_5_0_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_0_2_cast"/></StgValue>
</operation>

<operation id="1268" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:536  %p_Val2_25_5_0_2 = add i28 %tmp_101_5_0_2, %tmp_1023_5_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_0_2"/></StgValue>
</operation>

<operation id="1269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:538  %tmp_134 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_0_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
.preheader107.loopexit:709  %p_shl2 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %conv_buff_val_1_V_l_26, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="1271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="24" op_0_bw="23">
<![CDATA[
.preheader107.loopexit:710  %p_shl2_cast = sext i23 %p_shl2 to i24

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="1272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader107.loopexit:711  %p_shl3 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %conv_buff_val_1_V_l_26, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="1273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="24" op_0_bw="17">
<![CDATA[
.preheader107.loopexit:712  %p_shl3_cast = sext i17 %p_shl3 to i24

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="1274" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader107.loopexit:713  %p_Val2_24_7_0_1 = sub i24 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_0_1"/></StgValue>
</operation>

<operation id="1275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="27" op_0_bw="27" op_1_bw="15" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:714  %tmp_161 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %tmp_31, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:715  %tmp_101_7_0_1 = sext i27 %tmp_161 to i28

]]></Node>
<StgValue><ssdm name="tmp_101_7_0_1"/></StgValue>
</operation>

<operation id="1277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="28" op_0_bw="24">
<![CDATA[
.preheader107.loopexit:716  %tmp_1023_7_0_1_cast = sext i24 %p_Val2_24_7_0_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_0_1_cast"/></StgValue>
</operation>

<operation id="1278" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:717  %p_Val2_25_7_0_1 = add i28 %tmp_101_7_0_1, %tmp_1023_7_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_0_1"/></StgValue>
</operation>

<operation id="1279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:719  %tmp_162 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_0_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1280" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge112.0:0  %tmp_3_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %in_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="1281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge112.0:1  br i1 %tmp_3_1, label %.preheader.i.i127.1.0, label %._crit_edge112.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1282" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:1  %conv_buff_val_1_V_l_27 = load i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_1_V_l_27"/></StgValue>
</operation>

<operation id="1283" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:3  %conv_buff_val_2_V_l_27 = load i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_2_V_l_27"/></StgValue>
</operation>

<operation id="1284" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:5  %conv_buff_val_3_V_l_27 = load i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_3_V_l_27"/></StgValue>
</operation>

<operation id="1285" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:7  %conv_buff_val_4_V_l_28 = load i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_l_28"/></StgValue>
</operation>

<operation id="1286" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:9  %conv_buff_val_5_V_l_28 = load i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_l_28"/></StgValue>
</operation>

<operation id="1287" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:11  %conv_buff_val_6_V_l_28 = load i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_l_28"/></StgValue>
</operation>

<operation id="1288" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:13  %conv_buff_val_7_V_l_28 = load i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_l_28"/></StgValue>
</operation>

<operation id="1289" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:15  %conv_buff_val_8_V_l_28 = load i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_l_28"/></StgValue>
</operation>

<operation id="1290" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:17  %conv_buff_val_9_V_l_28 = load i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_l_28"/></StgValue>
</operation>

<operation id="1291" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:19  %conv_buff_val_10_V_30 = load i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_30"/></StgValue>
</operation>

<operation id="1292" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:21  %conv_buff_val_11_V_30 = load i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_30"/></StgValue>
</operation>

<operation id="1293" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:23  %conv_buff_val_12_V_30 = load i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_30"/></StgValue>
</operation>

<operation id="1294" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:25  %conv_buff_val_13_V_30 = load i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_30"/></StgValue>
</operation>

<operation id="1295" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:27  %conv_buff_val_14_V_30 = load i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_30"/></StgValue>
</operation>

<operation id="1296" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:29  %conv_buff_val_15_V_30 = load i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_30"/></StgValue>
</operation>

<operation id="1297" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:31  %conv_buff_val_16_V_29 = load i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_29"/></StgValue>
</operation>

<operation id="1298" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:33  %conv_buff_val_17_V_29 = load i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_29"/></StgValue>
</operation>

<operation id="1299" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:35  %conv_buff_val_18_V_29 = load i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_29"/></StgValue>
</operation>

<operation id="1300" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:37  %conv_buff_val_19_V_29 = load i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_29"/></StgValue>
</operation>

<operation id="1301" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:39  %conv_buff_val_20_V_29 = load i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_29"/></StgValue>
</operation>

<operation id="1302" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:41  %conv_buff_val_21_V_29 = load i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_29"/></StgValue>
</operation>

<operation id="1303" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:43  %conv_buff_val_22_V_29 = load i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_29"/></StgValue>
</operation>

<operation id="1304" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:45  %conv_buff_val_23_V_29 = load i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_29"/></StgValue>
</operation>

<operation id="1305" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:47  %conv_buff_val_24_V_29 = load i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_29"/></StgValue>
</operation>

<operation id="1306" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:49  %conv_buff_val_25_V_29 = load i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_29"/></StgValue>
</operation>

<operation id="1307" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:51  %conv_buff_val_26_V_29 = load i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_29"/></StgValue>
</operation>

<operation id="1308" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:53  %conv_buff_val_27_V_29 = load i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_29"/></StgValue>
</operation>

<operation id="1309" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:55  %conv_buff_val_28_V_29 = load i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_29"/></StgValue>
</operation>

<operation id="1310" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:57  %conv_buff_val_29_V_29 = load i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_29"/></StgValue>
</operation>

<operation id="1311" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:59  %conv_buff_val_30_V_29 = load i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_29"/></StgValue>
</operation>

<operation id="1312" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:61  %conv_buff_val_31_V_29 = load i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_29"/></StgValue>
</operation>

<operation id="1313" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:63  %conv_buff_val_32_V_28 = load i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_32_V_28"/></StgValue>
</operation>

<operation id="1314" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:65  %conv_buff_val_33_V_28 = load i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_33_V_28"/></StgValue>
</operation>

<operation id="1315" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:67  %conv_buff_val_34_V_28 = load i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_34_V_28"/></StgValue>
</operation>

<operation id="1316" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:69  %conv_buff_val_35_V_28 = load i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_35_V_28"/></StgValue>
</operation>

<operation id="1317" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:71  %conv_buff_val_36_V_29 = load i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_29"/></StgValue>
</operation>

<operation id="1318" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:73  %conv_buff_val_37_V_29 = load i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_29"/></StgValue>
</operation>

<operation id="1319" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:75  %conv_buff_val_38_V_29 = load i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_29"/></StgValue>
</operation>

<operation id="1320" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:77  %conv_buff_val_39_V_29 = load i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_29"/></StgValue>
</operation>

<operation id="1321" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:79  %conv_buff_val_40_V_29 = load i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_29"/></StgValue>
</operation>

<operation id="1322" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:81  %conv_buff_val_41_V_29 = load i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_29"/></StgValue>
</operation>

<operation id="1323" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:83  %conv_buff_val_42_V_29 = load i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_29"/></StgValue>
</operation>

<operation id="1324" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:85  %conv_buff_val_43_V_29 = load i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_29"/></StgValue>
</operation>

<operation id="1325" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:87  %conv_buff_val_44_V_29 = load i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_29"/></StgValue>
</operation>

<operation id="1326" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:89  %conv_buff_val_45_V_29 = load i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_29"/></StgValue>
</operation>

<operation id="1327" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:91  %conv_buff_val_46_V_29 = load i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_29"/></StgValue>
</operation>

<operation id="1328" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:93  %conv_buff_val_47_V_29 = load i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_29"/></StgValue>
</operation>

<operation id="1329" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:95  %conv_buff_val_48_V_29 = load i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_29"/></StgValue>
</operation>

<operation id="1330" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:97  %conv_buff_val_49_V_29 = load i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_29"/></StgValue>
</operation>

<operation id="1331" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:99  %conv_buff_val_50_V_29 = load i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_29"/></StgValue>
</operation>

<operation id="1332" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:101  %conv_buff_val_51_V_29 = load i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_29"/></StgValue>
</operation>

<operation id="1333" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:103  %conv_buff_val_52_V_29 = load i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_29"/></StgValue>
</operation>

<operation id="1334" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:105  %conv_buff_val_53_V_29 = load i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_29"/></StgValue>
</operation>

<operation id="1335" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:107  %conv_buff_val_54_V_29 = load i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_29"/></StgValue>
</operation>

<operation id="1336" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:109  %conv_buff_val_55_V_29 = load i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_29"/></StgValue>
</operation>

<operation id="1337" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:111  %conv_buff_val_56_V_29 = load i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_29"/></StgValue>
</operation>

<operation id="1338" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:113  %conv_buff_val_57_V_29 = load i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_29"/></StgValue>
</operation>

<operation id="1339" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:115  %conv_buff_val_58_V_29 = load i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_29"/></StgValue>
</operation>

<operation id="1340" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:117  %conv_buff_val_59_V_29 = load i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_29"/></StgValue>
</operation>

<operation id="1341" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:119  %conv_buff_val_60_V_29 = load i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_29"/></StgValue>
</operation>

<operation id="1342" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:121  %conv_buff_val_61_V_29 = load i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_29"/></StgValue>
</operation>

<operation id="1343" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:123  %conv_buff_val_62_V_29 = load i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_29"/></StgValue>
</operation>

<operation id="1344" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:125  %conv_buff_val_63_V_29 = load i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_29"/></StgValue>
</operation>

<operation id="1345" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:127  %conv_buff_val_64_V_28 = load i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_64_V_28"/></StgValue>
</operation>

<operation id="1346" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:129  %conv_buff_val_65_V_28 = load i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_65_V_28"/></StgValue>
</operation>

<operation id="1347" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:131  %conv_buff_val_66_V_28 = load i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_66_V_28"/></StgValue>
</operation>

<operation id="1348" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:133  %conv_buff_val_67_V_28 = load i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_67_V_28"/></StgValue>
</operation>

<operation id="1349" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:135  %conv_buff_val_68_V_29 = load i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_29"/></StgValue>
</operation>

<operation id="1350" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:137  %conv_buff_val_69_V_29 = load i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_29"/></StgValue>
</operation>

<operation id="1351" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:139  %conv_buff_val_70_V_29 = load i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_29"/></StgValue>
</operation>

<operation id="1352" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:141  %conv_buff_val_71_V_29 = load i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_29"/></StgValue>
</operation>

<operation id="1353" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:143  %conv_buff_val_72_V_29 = load i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_29"/></StgValue>
</operation>

<operation id="1354" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:145  %conv_buff_val_73_V_29 = load i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_29"/></StgValue>
</operation>

<operation id="1355" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:147  %conv_buff_val_74_V_29 = load i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_29"/></StgValue>
</operation>

<operation id="1356" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:149  %conv_buff_val_75_V_29 = load i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_29"/></StgValue>
</operation>

<operation id="1357" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:151  %conv_buff_val_76_V_29 = load i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_29"/></StgValue>
</operation>

<operation id="1358" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:153  %conv_buff_val_77_V_29 = load i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_29"/></StgValue>
</operation>

<operation id="1359" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:155  %conv_buff_val_78_V_29 = load i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_29"/></StgValue>
</operation>

<operation id="1360" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:157  %conv_buff_val_79_V_29 = load i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_29"/></StgValue>
</operation>

<operation id="1361" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:159  %conv_buff_val_80_V_29 = load i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_29"/></StgValue>
</operation>

<operation id="1362" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:161  %conv_buff_val_81_V_29 = load i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_29"/></StgValue>
</operation>

<operation id="1363" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:163  %conv_buff_val_82_V_29 = load i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_29"/></StgValue>
</operation>

<operation id="1364" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:165  %conv_buff_val_83_V_29 = load i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_29"/></StgValue>
</operation>

<operation id="1365" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:167  %conv_buff_val_84_V_29 = load i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_29"/></StgValue>
</operation>

<operation id="1366" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:169  %conv_buff_val_85_V_29 = load i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_29"/></StgValue>
</operation>

<operation id="1367" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:171  %conv_buff_val_86_V_29 = load i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_29"/></StgValue>
</operation>

<operation id="1368" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:173  %conv_buff_val_87_V_29 = load i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_29"/></StgValue>
</operation>

<operation id="1369" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:175  %conv_buff_val_88_V_29 = load i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_29"/></StgValue>
</operation>

<operation id="1370" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:177  %conv_buff_val_89_V_29 = load i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_29"/></StgValue>
</operation>

<operation id="1371" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:179  %conv_buff_val_90_V_29 = load i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_29"/></StgValue>
</operation>

<operation id="1372" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:181  %conv_buff_val_91_V_29 = load i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_29"/></StgValue>
</operation>

<operation id="1373" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:183  %conv_buff_val_92_V_29 = load i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_29"/></StgValue>
</operation>

<operation id="1374" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:185  %conv_buff_val_93_V_29 = load i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_29"/></StgValue>
</operation>

<operation id="1375" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:187  %conv_buff_val_94_V_29 = load i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_29"/></StgValue>
</operation>

<operation id="1376" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:189  %conv_buff_val_95_V_29 = load i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_29"/></StgValue>
</operation>

<operation id="1377" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:191  %conv_buff_val_96_V_28 = load i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_96_V_28"/></StgValue>
</operation>

<operation id="1378" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:193  %conv_buff_val_97_V_28 = load i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_97_V_28"/></StgValue>
</operation>

<operation id="1379" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:195  %conv_buff_val_98_V_28 = load i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_98_V_28"/></StgValue>
</operation>

<operation id="1380" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:197  %conv_buff_val_99_V_28 = load i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_99_V_28"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:42  %p_069_0_1_cast = sext i16 %conv_buff_val_32_V_27 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_1_cast"/></StgValue>
</operation>

<operation id="1382" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:44  %p_Val2_24_0_1 = mul i27 %p_069_0_1_cast, 638

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_1"/></StgValue>
</operation>

<operation id="1383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:46  %tmp_101_0_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_60, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_1"/></StgValue>
</operation>

<operation id="1384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:47  %tmp_1023_0_1_cast = sext i27 %p_Val2_24_0_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_1_cast"/></StgValue>
</operation>

<operation id="1385" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:48  %p_Val2_25_0_1 = add i28 %tmp_101_0_1, %tmp_1023_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_1"/></StgValue>
</operation>

<operation id="1386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="25" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:50  %p_069_0_1_1_cast1 = sext i16 %conv_buff_val_33_V_27 to i25

]]></Node>
<StgValue><ssdm name="p_069_0_1_1_cast1"/></StgValue>
</operation>

<operation id="1387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:51  %p_069_0_1_1_cast2 = sext i16 %conv_buff_val_33_V_27 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_1_1_cast2"/></StgValue>
</operation>

<operation id="1388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:52  %p_069_0_1_1_cast = sext i16 %conv_buff_val_33_V_27 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_1_1_cast"/></StgValue>
</operation>

<operation id="1389" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:53  %p_Val2_24_0_1_1 = mul i26 %p_069_0_1_1_cast2, 424

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_1_1"/></StgValue>
</operation>

<operation id="1390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:54  %tmp_61 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:55  %tmp_101_0_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_61, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_1_1"/></StgValue>
</operation>

<operation id="1392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:56  %tmp_1023_0_1_1_cast = sext i26 %p_Val2_24_0_1_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_1_1_cast"/></StgValue>
</operation>

<operation id="1393" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:57  %p_Val2_25_0_1_1 = add i28 %tmp_101_0_1_1, %tmp_1023_0_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_1_1"/></StgValue>
</operation>

<operation id="1394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:59  %p_069_0_1_2_cast1 = sext i16 %conv_buff_val_34_V_27 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_1_2_cast1"/></StgValue>
</operation>

<operation id="1395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="25" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:60  %p_069_0_1_2_cast2 = sext i16 %conv_buff_val_34_V_27 to i25

]]></Node>
<StgValue><ssdm name="p_069_0_1_2_cast2"/></StgValue>
</operation>

<operation id="1396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:62  %p_069_0_1_2_cast = sext i16 %conv_buff_val_34_V_27 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_1_2_cast"/></StgValue>
</operation>

<operation id="1397" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:63  %p_Val2_24_0_1_2 = mul i27 %p_069_0_1_2_cast1, 815

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_1_2"/></StgValue>
</operation>

<operation id="1398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:64  %tmp_62 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_1_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:65  %tmp_101_0_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_62, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_1_2"/></StgValue>
</operation>

<operation id="1400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:66  %tmp_1023_0_1_2_cast = sext i27 %p_Val2_24_0_1_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_1_2_cast"/></StgValue>
</operation>

<operation id="1401" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:67  %p_Val2_25_0_1_2 = add i28 %tmp_101_0_1_2, %tmp_1023_0_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_1_2"/></StgValue>
</operation>

<operation id="1402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:74  %tmp_63 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_1_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
.preheader107.loopexit:180  %p_shl6 = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %conv_buff_val_32_V_27, i9 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="1404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="26" op_0_bw="25">
<![CDATA[
.preheader107.loopexit:181  %p_shl14_cast = sext i25 %p_shl6 to i26

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="1405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader107.loopexit:182  %p_shl13 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %conv_buff_val_32_V_27, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="1406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="26" op_0_bw="19">
<![CDATA[
.preheader107.loopexit:183  %p_shl16_cast = sext i19 %p_shl13 to i26

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="1407" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:184  %p_Val2_24_1_1 = sub i26 %p_shl14_cast, %p_shl16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_1"/></StgValue>
</operation>

<operation id="1408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:186  %tmp_101_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_75, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_1"/></StgValue>
</operation>

<operation id="1409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:187  %tmp_1023_1_1_cast = sext i26 %p_Val2_24_1_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_1_cast"/></StgValue>
</operation>

<operation id="1410" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:188  %p_Val2_25_1_1 = add i28 %tmp_101_1_1, %tmp_1023_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_1"/></StgValue>
</operation>

<operation id="1411" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader107.loopexit:189  %p_Val2_24_1_1_1 = mul i25 %p_069_0_1_1_cast1, -141

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_1_1"/></StgValue>
</operation>

<operation id="1412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:190  %tmp_76 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:191  %tmp_101_1_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_76, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_1_1"/></StgValue>
</operation>

<operation id="1414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="28" op_0_bw="25">
<![CDATA[
.preheader107.loopexit:192  %tmp_1023_1_1_1_cast = sext i25 %p_Val2_24_1_1_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_1_1_cast"/></StgValue>
</operation>

<operation id="1415" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:193  %p_Val2_25_1_1_1 = add i28 %tmp_101_1_1_1, %tmp_1023_1_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_1_1"/></StgValue>
</operation>

<operation id="1416" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:194  %p_Val2_24_1_1_2 = mul i27 %p_069_0_1_2_cast1, -772

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_1_2"/></StgValue>
</operation>

<operation id="1417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:195  %tmp_77 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_1_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:196  %tmp_101_1_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_77, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_1_2"/></StgValue>
</operation>

<operation id="1419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:197  %tmp_1023_1_1_2_cast = sext i27 %p_Val2_24_1_1_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_1_2_cast"/></StgValue>
</operation>

<operation id="1420" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:198  %p_Val2_25_1_1_2 = add i28 %tmp_101_1_1_2, %tmp_1023_1_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_1_2"/></StgValue>
</operation>

<operation id="1421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:200  %tmp_78 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_1_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1422" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:269  %p_Val2_24_2_1 = mul i27 %p_069_0_1_cast, 834

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_1"/></StgValue>
</operation>

<operation id="1423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:271  %tmp_101_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_90, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_1"/></StgValue>
</operation>

<operation id="1424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:272  %tmp_1023_2_1_cast = sext i27 %p_Val2_24_2_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_1_cast"/></StgValue>
</operation>

<operation id="1425" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:273  %p_Val2_25_2_1 = add i28 %tmp_101_2_1, %tmp_1023_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_1"/></StgValue>
</operation>

<operation id="1426" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:274  %p_Val2_24_2_1_1 = mul i27 %p_069_0_1_1_cast, 749

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_1_1"/></StgValue>
</operation>

<operation id="1427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:275  %tmp_91 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:276  %tmp_101_2_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_91, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_1_1"/></StgValue>
</operation>

<operation id="1429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:277  %tmp_1023_2_1_1_cast = sext i27 %p_Val2_24_2_1_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_1_1_cast"/></StgValue>
</operation>

<operation id="1430" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:278  %p_Val2_25_2_1_1 = add i28 %tmp_101_2_1_1, %tmp_1023_2_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_1_1"/></StgValue>
</operation>

<operation id="1431" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:279  %p_Val2_24_2_1_2 = mul i26 %p_069_0_1_2_cast, -454

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_1_2"/></StgValue>
</operation>

<operation id="1432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:280  %tmp_92 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_1_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:281  %tmp_101_2_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_92, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_1_2"/></StgValue>
</operation>

<operation id="1434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:282  %tmp_1023_2_1_2_cast = sext i26 %p_Val2_24_2_1_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_1_2_cast"/></StgValue>
</operation>

<operation id="1435" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:283  %p_Val2_25_2_1_2 = add i28 %tmp_101_2_1_2, %tmp_1023_2_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_1_2"/></StgValue>
</operation>

<operation id="1436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:285  %tmp_93 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_1_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:362  %tmp_101_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_105, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_1"/></StgValue>
</operation>

<operation id="1438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:363  %tmp_1023_3_1_cast = sext i26 %p_Val2_24_3_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_1_cast"/></StgValue>
</operation>

<operation id="1439" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:364  %p_Val2_25_3_1 = add i28 %tmp_101_3_1, %tmp_1023_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_1"/></StgValue>
</operation>

<operation id="1440" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:365  %p_Val2_24_3_1_1 = mul i27 %p_069_0_1_1_cast, 652

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_1_1"/></StgValue>
</operation>

<operation id="1441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:366  %tmp_106 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:367  %tmp_101_3_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_106, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_1_1"/></StgValue>
</operation>

<operation id="1443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:368  %tmp_1023_3_1_1_cast = sext i27 %p_Val2_24_3_1_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_1_1_cast"/></StgValue>
</operation>

<operation id="1444" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:369  %p_Val2_25_3_1_1 = add i28 %tmp_101_3_1_1, %tmp_1023_3_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_1_1"/></StgValue>
</operation>

<operation id="1445" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:370  %p_Val2_24_3_1_2 = mul i27 %p_069_0_1_2_cast1, -831

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_1_2"/></StgValue>
</operation>

<operation id="1446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:371  %tmp_107 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_1_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:372  %tmp_101_3_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_107, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_1_2"/></StgValue>
</operation>

<operation id="1448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:373  %tmp_1023_3_1_2_cast = sext i27 %p_Val2_24_3_1_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_1_2_cast"/></StgValue>
</operation>

<operation id="1449" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:374  %p_Val2_25_3_1_2 = add i28 %tmp_101_3_1_2, %tmp_1023_3_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_1_2"/></StgValue>
</operation>

<operation id="1450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:376  %tmp_108 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_1_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1451" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:450  %p_Val2_24_4_1 = mul i27 %p_069_0_1_cast, -624

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_1"/></StgValue>
</operation>

<operation id="1452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:452  %tmp_101_4_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_120, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_1"/></StgValue>
</operation>

<operation id="1453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:453  %tmp_1023_4_1_cast = sext i27 %p_Val2_24_4_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_1_cast"/></StgValue>
</operation>

<operation id="1454" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:454  %p_Val2_25_4_1 = add i28 %tmp_101_4_1, %tmp_1023_4_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_1"/></StgValue>
</operation>

<operation id="1455" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:455  %p_Val2_24_4_1_1 = mul i27 %p_069_0_1_1_cast, 697

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_1_1"/></StgValue>
</operation>

<operation id="1456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:456  %tmp_121 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:457  %tmp_101_4_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_121, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_1_1"/></StgValue>
</operation>

<operation id="1458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:458  %tmp_1023_4_1_1_cast = sext i27 %p_Val2_24_4_1_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_1_1_cast"/></StgValue>
</operation>

<operation id="1459" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:459  %p_Val2_25_4_1_1 = add i28 %tmp_101_4_1_1, %tmp_1023_4_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_1_1"/></StgValue>
</operation>

<operation id="1460" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader107.loopexit:460  %p_Val2_24_4_1_2 = mul i25 %p_069_0_1_2_cast2, 168

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_1_2"/></StgValue>
</operation>

<operation id="1461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:461  %tmp_122 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_1_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:462  %tmp_101_4_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_122, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_1_2"/></StgValue>
</operation>

<operation id="1463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="28" op_0_bw="25">
<![CDATA[
.preheader107.loopexit:463  %tmp_1023_4_1_2_cast = sext i25 %p_Val2_24_4_1_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_1_2_cast"/></StgValue>
</operation>

<operation id="1464" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:464  %p_Val2_25_4_1_2 = add i28 %tmp_101_4_1_2, %tmp_1023_4_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_1_2"/></StgValue>
</operation>

<operation id="1465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:466  %tmp_123 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_1_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1466" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:537  %p_Val2_24_5_0_3 = mul i26 %p_069_0_0_3_cast2, -261

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_0_3"/></StgValue>
</operation>

<operation id="1467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:539  %tmp_101_5_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_134, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_0_3"/></StgValue>
</operation>

<operation id="1468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:540  %tmp_1023_5_0_3_cast = sext i26 %p_Val2_24_5_0_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_0_3_cast"/></StgValue>
</operation>

<operation id="1469" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:541  %p_Val2_25_5_0_3 = add i28 %tmp_101_5_0_3, %tmp_1023_5_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_0_3"/></StgValue>
</operation>

<operation id="1470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:543  %tmp_135 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_0_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1471" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:620  %p_Val2_24_6_0_2 = mul i26 %p_069_0_0_2_cast1, -466

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_0_2"/></StgValue>
</operation>

<operation id="1472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="24" op_0_bw="24" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:622  %tmp_35 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %tmp_34, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="28" op_0_bw="24">
<![CDATA[
.preheader107.loopexit:623  %tmp_101_6_0_2 = sext i24 %tmp_35 to i28

]]></Node>
<StgValue><ssdm name="tmp_101_6_0_2"/></StgValue>
</operation>

<operation id="1474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:624  %tmp_1023_6_0_2_cast = sext i26 %p_Val2_24_6_0_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_0_2_cast"/></StgValue>
</operation>

<operation id="1475" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:625  %p_Val2_25_6_0_2 = add i28 %tmp_101_6_0_2, %tmp_1023_6_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_0_2"/></StgValue>
</operation>

<operation id="1476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:627  %tmp_148 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_0_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1477" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i127.1.0:0  %tmp_V_749 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_749"/></StgValue>
</operation>

<operation id="1478" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:1  %conv_buff_val_1_V_l_27 = load i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_1_V_l_27"/></StgValue>
</operation>

<operation id="1479" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:2  store i16 %conv_buff_val_1_V_l_27, i16* %conv_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1480" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:3  %conv_buff_val_2_V_l_27 = load i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_2_V_l_27"/></StgValue>
</operation>

<operation id="1481" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:4  store i16 %conv_buff_val_2_V_l_27, i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:5  %conv_buff_val_3_V_l_27 = load i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_3_V_l_27"/></StgValue>
</operation>

<operation id="1483" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:6  store i16 %conv_buff_val_3_V_l_27, i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1484" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:7  %conv_buff_val_4_V_l_28 = load i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_l_28"/></StgValue>
</operation>

<operation id="1485" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:8  store i16 %conv_buff_val_4_V_l_28, i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1486" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:9  %conv_buff_val_5_V_l_28 = load i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_l_28"/></StgValue>
</operation>

<operation id="1487" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:10  store i16 %conv_buff_val_5_V_l_28, i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1488" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:11  %conv_buff_val_6_V_l_28 = load i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_l_28"/></StgValue>
</operation>

<operation id="1489" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:12  store i16 %conv_buff_val_6_V_l_28, i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1490" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:13  %conv_buff_val_7_V_l_28 = load i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_l_28"/></StgValue>
</operation>

<operation id="1491" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:14  store i16 %conv_buff_val_7_V_l_28, i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:15  %conv_buff_val_8_V_l_28 = load i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_l_28"/></StgValue>
</operation>

<operation id="1493" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:16  store i16 %conv_buff_val_8_V_l_28, i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1494" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:17  %conv_buff_val_9_V_l_28 = load i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_l_28"/></StgValue>
</operation>

<operation id="1495" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:18  store i16 %conv_buff_val_9_V_l_28, i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1496" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:19  %conv_buff_val_10_V_30 = load i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_30"/></StgValue>
</operation>

<operation id="1497" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:20  store i16 %conv_buff_val_10_V_30, i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1498" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:21  %conv_buff_val_11_V_30 = load i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_30"/></StgValue>
</operation>

<operation id="1499" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:22  store i16 %conv_buff_val_11_V_30, i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1500" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:23  %conv_buff_val_12_V_30 = load i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_30"/></StgValue>
</operation>

<operation id="1501" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:24  store i16 %conv_buff_val_12_V_30, i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1502" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:25  %conv_buff_val_13_V_30 = load i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_30"/></StgValue>
</operation>

<operation id="1503" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:26  store i16 %conv_buff_val_13_V_30, i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1504" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:27  %conv_buff_val_14_V_30 = load i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_30"/></StgValue>
</operation>

<operation id="1505" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:28  store i16 %conv_buff_val_14_V_30, i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1506" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:29  %conv_buff_val_15_V_30 = load i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_30"/></StgValue>
</operation>

<operation id="1507" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:30  store i16 %conv_buff_val_15_V_30, i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:31  %conv_buff_val_16_V_29 = load i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_29"/></StgValue>
</operation>

<operation id="1509" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:32  store i16 %conv_buff_val_16_V_29, i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1510" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:33  %conv_buff_val_17_V_29 = load i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_29"/></StgValue>
</operation>

<operation id="1511" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:34  store i16 %conv_buff_val_17_V_29, i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1512" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:35  %conv_buff_val_18_V_29 = load i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_29"/></StgValue>
</operation>

<operation id="1513" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:36  store i16 %conv_buff_val_18_V_29, i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1514" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:37  %conv_buff_val_19_V_29 = load i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_29"/></StgValue>
</operation>

<operation id="1515" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:38  store i16 %conv_buff_val_19_V_29, i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1516" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:39  %conv_buff_val_20_V_29 = load i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_29"/></StgValue>
</operation>

<operation id="1517" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:40  store i16 %conv_buff_val_20_V_29, i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1518" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:41  %conv_buff_val_21_V_29 = load i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_29"/></StgValue>
</operation>

<operation id="1519" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:42  store i16 %conv_buff_val_21_V_29, i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1520" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:43  %conv_buff_val_22_V_29 = load i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_29"/></StgValue>
</operation>

<operation id="1521" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:44  store i16 %conv_buff_val_22_V_29, i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1522" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:45  %conv_buff_val_23_V_29 = load i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_29"/></StgValue>
</operation>

<operation id="1523" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:46  store i16 %conv_buff_val_23_V_29, i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1524" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:47  %conv_buff_val_24_V_29 = load i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_29"/></StgValue>
</operation>

<operation id="1525" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:48  store i16 %conv_buff_val_24_V_29, i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1526" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:49  %conv_buff_val_25_V_29 = load i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_29"/></StgValue>
</operation>

<operation id="1527" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:50  store i16 %conv_buff_val_25_V_29, i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1528" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:51  %conv_buff_val_26_V_29 = load i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_29"/></StgValue>
</operation>

<operation id="1529" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:52  store i16 %conv_buff_val_26_V_29, i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1530" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:53  %conv_buff_val_27_V_29 = load i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_29"/></StgValue>
</operation>

<operation id="1531" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:54  store i16 %conv_buff_val_27_V_29, i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1532" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:55  %conv_buff_val_28_V_29 = load i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_29"/></StgValue>
</operation>

<operation id="1533" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:56  store i16 %conv_buff_val_28_V_29, i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1534" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:57  %conv_buff_val_29_V_29 = load i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_29"/></StgValue>
</operation>

<operation id="1535" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:58  store i16 %conv_buff_val_29_V_29, i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1536" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:59  %conv_buff_val_30_V_29 = load i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_29"/></StgValue>
</operation>

<operation id="1537" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:60  store i16 %conv_buff_val_30_V_29, i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1538" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:61  %conv_buff_val_31_V_29 = load i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_29"/></StgValue>
</operation>

<operation id="1539" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:62  store i16 %conv_buff_val_31_V_29, i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1540" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:63  %conv_buff_val_32_V_28 = load i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_32_V_28"/></StgValue>
</operation>

<operation id="1541" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:64  store i16 %conv_buff_val_32_V_28, i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1542" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:65  %conv_buff_val_33_V_28 = load i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_33_V_28"/></StgValue>
</operation>

<operation id="1543" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:66  store i16 %conv_buff_val_33_V_28, i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1544" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:67  %conv_buff_val_34_V_28 = load i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_34_V_28"/></StgValue>
</operation>

<operation id="1545" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:68  store i16 %conv_buff_val_34_V_28, i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1546" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:69  %conv_buff_val_35_V_28 = load i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_35_V_28"/></StgValue>
</operation>

<operation id="1547" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:70  store i16 %conv_buff_val_35_V_28, i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1548" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:71  %conv_buff_val_36_V_29 = load i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_29"/></StgValue>
</operation>

<operation id="1549" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:72  store i16 %conv_buff_val_36_V_29, i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1550" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:73  %conv_buff_val_37_V_29 = load i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_29"/></StgValue>
</operation>

<operation id="1551" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:74  store i16 %conv_buff_val_37_V_29, i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1552" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:75  %conv_buff_val_38_V_29 = load i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_29"/></StgValue>
</operation>

<operation id="1553" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:76  store i16 %conv_buff_val_38_V_29, i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1554" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:77  %conv_buff_val_39_V_29 = load i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_29"/></StgValue>
</operation>

<operation id="1555" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:78  store i16 %conv_buff_val_39_V_29, i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1556" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:79  %conv_buff_val_40_V_29 = load i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_29"/></StgValue>
</operation>

<operation id="1557" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:80  store i16 %conv_buff_val_40_V_29, i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1558" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:81  %conv_buff_val_41_V_29 = load i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_29"/></StgValue>
</operation>

<operation id="1559" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:82  store i16 %conv_buff_val_41_V_29, i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1560" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:83  %conv_buff_val_42_V_29 = load i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_29"/></StgValue>
</operation>

<operation id="1561" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:84  store i16 %conv_buff_val_42_V_29, i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1562" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:85  %conv_buff_val_43_V_29 = load i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_29"/></StgValue>
</operation>

<operation id="1563" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:86  store i16 %conv_buff_val_43_V_29, i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:87  %conv_buff_val_44_V_29 = load i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_29"/></StgValue>
</operation>

<operation id="1565" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:88  store i16 %conv_buff_val_44_V_29, i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1566" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:89  %conv_buff_val_45_V_29 = load i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_29"/></StgValue>
</operation>

<operation id="1567" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:90  store i16 %conv_buff_val_45_V_29, i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1568" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:91  %conv_buff_val_46_V_29 = load i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_29"/></StgValue>
</operation>

<operation id="1569" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:92  store i16 %conv_buff_val_46_V_29, i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1570" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:93  %conv_buff_val_47_V_29 = load i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_29"/></StgValue>
</operation>

<operation id="1571" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:94  store i16 %conv_buff_val_47_V_29, i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1572" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:95  %conv_buff_val_48_V_29 = load i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_29"/></StgValue>
</operation>

<operation id="1573" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:96  store i16 %conv_buff_val_48_V_29, i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1574" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:97  %conv_buff_val_49_V_29 = load i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_29"/></StgValue>
</operation>

<operation id="1575" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:98  store i16 %conv_buff_val_49_V_29, i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1576" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:99  %conv_buff_val_50_V_29 = load i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_29"/></StgValue>
</operation>

<operation id="1577" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:100  store i16 %conv_buff_val_50_V_29, i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1578" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:101  %conv_buff_val_51_V_29 = load i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_29"/></StgValue>
</operation>

<operation id="1579" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:102  store i16 %conv_buff_val_51_V_29, i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1580" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:103  %conv_buff_val_52_V_29 = load i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_29"/></StgValue>
</operation>

<operation id="1581" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:104  store i16 %conv_buff_val_52_V_29, i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1582" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:105  %conv_buff_val_53_V_29 = load i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_29"/></StgValue>
</operation>

<operation id="1583" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:106  store i16 %conv_buff_val_53_V_29, i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1584" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:107  %conv_buff_val_54_V_29 = load i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_29"/></StgValue>
</operation>

<operation id="1585" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:108  store i16 %conv_buff_val_54_V_29, i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1586" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:109  %conv_buff_val_55_V_29 = load i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_29"/></StgValue>
</operation>

<operation id="1587" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:110  store i16 %conv_buff_val_55_V_29, i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1588" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:111  %conv_buff_val_56_V_29 = load i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_29"/></StgValue>
</operation>

<operation id="1589" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:112  store i16 %conv_buff_val_56_V_29, i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1590" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:113  %conv_buff_val_57_V_29 = load i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_29"/></StgValue>
</operation>

<operation id="1591" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:114  store i16 %conv_buff_val_57_V_29, i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1592" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:115  %conv_buff_val_58_V_29 = load i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_29"/></StgValue>
</operation>

<operation id="1593" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:116  store i16 %conv_buff_val_58_V_29, i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1594" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:117  %conv_buff_val_59_V_29 = load i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_29"/></StgValue>
</operation>

<operation id="1595" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:118  store i16 %conv_buff_val_59_V_29, i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1596" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:119  %conv_buff_val_60_V_29 = load i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_29"/></StgValue>
</operation>

<operation id="1597" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:120  store i16 %conv_buff_val_60_V_29, i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:121  %conv_buff_val_61_V_29 = load i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_29"/></StgValue>
</operation>

<operation id="1599" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:122  store i16 %conv_buff_val_61_V_29, i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1600" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:123  %conv_buff_val_62_V_29 = load i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_29"/></StgValue>
</operation>

<operation id="1601" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:124  store i16 %conv_buff_val_62_V_29, i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1602" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:125  %conv_buff_val_63_V_29 = load i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_29"/></StgValue>
</operation>

<operation id="1603" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:126  store i16 %conv_buff_val_63_V_29, i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1604" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:127  %conv_buff_val_64_V_28 = load i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_64_V_28"/></StgValue>
</operation>

<operation id="1605" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:128  store i16 %conv_buff_val_64_V_28, i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1606" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:129  %conv_buff_val_65_V_28 = load i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_65_V_28"/></StgValue>
</operation>

<operation id="1607" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:130  store i16 %conv_buff_val_65_V_28, i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1608" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:131  %conv_buff_val_66_V_28 = load i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_66_V_28"/></StgValue>
</operation>

<operation id="1609" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:132  store i16 %conv_buff_val_66_V_28, i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1610" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:133  %conv_buff_val_67_V_28 = load i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_67_V_28"/></StgValue>
</operation>

<operation id="1611" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:134  store i16 %conv_buff_val_67_V_28, i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1612" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:135  %conv_buff_val_68_V_29 = load i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_29"/></StgValue>
</operation>

<operation id="1613" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:136  store i16 %conv_buff_val_68_V_29, i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1614" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:137  %conv_buff_val_69_V_29 = load i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_29"/></StgValue>
</operation>

<operation id="1615" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:138  store i16 %conv_buff_val_69_V_29, i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1616" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:139  %conv_buff_val_70_V_29 = load i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_29"/></StgValue>
</operation>

<operation id="1617" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:140  store i16 %conv_buff_val_70_V_29, i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1618" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:141  %conv_buff_val_71_V_29 = load i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_29"/></StgValue>
</operation>

<operation id="1619" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:142  store i16 %conv_buff_val_71_V_29, i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1620" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:143  %conv_buff_val_72_V_29 = load i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_29"/></StgValue>
</operation>

<operation id="1621" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:144  store i16 %conv_buff_val_72_V_29, i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1622" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:145  %conv_buff_val_73_V_29 = load i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_29"/></StgValue>
</operation>

<operation id="1623" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:146  store i16 %conv_buff_val_73_V_29, i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1624" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:147  %conv_buff_val_74_V_29 = load i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_29"/></StgValue>
</operation>

<operation id="1625" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:148  store i16 %conv_buff_val_74_V_29, i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1626" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:149  %conv_buff_val_75_V_29 = load i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_29"/></StgValue>
</operation>

<operation id="1627" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:150  store i16 %conv_buff_val_75_V_29, i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1628" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:151  %conv_buff_val_76_V_29 = load i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_29"/></StgValue>
</operation>

<operation id="1629" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:152  store i16 %conv_buff_val_76_V_29, i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1630" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:153  %conv_buff_val_77_V_29 = load i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_29"/></StgValue>
</operation>

<operation id="1631" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:154  store i16 %conv_buff_val_77_V_29, i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1632" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:155  %conv_buff_val_78_V_29 = load i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_29"/></StgValue>
</operation>

<operation id="1633" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:156  store i16 %conv_buff_val_78_V_29, i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1634" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:157  %conv_buff_val_79_V_29 = load i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_29"/></StgValue>
</operation>

<operation id="1635" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:158  store i16 %conv_buff_val_79_V_29, i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1636" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:159  %conv_buff_val_80_V_29 = load i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_29"/></StgValue>
</operation>

<operation id="1637" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:160  store i16 %conv_buff_val_80_V_29, i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1638" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:161  %conv_buff_val_81_V_29 = load i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_29"/></StgValue>
</operation>

<operation id="1639" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:162  store i16 %conv_buff_val_81_V_29, i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1640" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:163  %conv_buff_val_82_V_29 = load i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_29"/></StgValue>
</operation>

<operation id="1641" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:164  store i16 %conv_buff_val_82_V_29, i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1642" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:165  %conv_buff_val_83_V_29 = load i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_29"/></StgValue>
</operation>

<operation id="1643" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:166  store i16 %conv_buff_val_83_V_29, i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1644" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:167  %conv_buff_val_84_V_29 = load i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_29"/></StgValue>
</operation>

<operation id="1645" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:168  store i16 %conv_buff_val_84_V_29, i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1646" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:169  %conv_buff_val_85_V_29 = load i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_29"/></StgValue>
</operation>

<operation id="1647" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:170  store i16 %conv_buff_val_85_V_29, i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1648" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:171  %conv_buff_val_86_V_29 = load i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_29"/></StgValue>
</operation>

<operation id="1649" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:172  store i16 %conv_buff_val_86_V_29, i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1650" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:173  %conv_buff_val_87_V_29 = load i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_29"/></StgValue>
</operation>

<operation id="1651" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:174  store i16 %conv_buff_val_87_V_29, i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1652" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:175  %conv_buff_val_88_V_29 = load i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_29"/></StgValue>
</operation>

<operation id="1653" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:176  store i16 %conv_buff_val_88_V_29, i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1654" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:177  %conv_buff_val_89_V_29 = load i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_29"/></StgValue>
</operation>

<operation id="1655" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:178  store i16 %conv_buff_val_89_V_29, i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1656" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:179  %conv_buff_val_90_V_29 = load i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_29"/></StgValue>
</operation>

<operation id="1657" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:180  store i16 %conv_buff_val_90_V_29, i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1658" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:181  %conv_buff_val_91_V_29 = load i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_29"/></StgValue>
</operation>

<operation id="1659" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:182  store i16 %conv_buff_val_91_V_29, i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1660" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:183  %conv_buff_val_92_V_29 = load i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_29"/></StgValue>
</operation>

<operation id="1661" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:184  store i16 %conv_buff_val_92_V_29, i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1662" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:185  %conv_buff_val_93_V_29 = load i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_29"/></StgValue>
</operation>

<operation id="1663" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:186  store i16 %conv_buff_val_93_V_29, i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1664" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:187  %conv_buff_val_94_V_29 = load i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_29"/></StgValue>
</operation>

<operation id="1665" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:188  store i16 %conv_buff_val_94_V_29, i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1666" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:189  %conv_buff_val_95_V_29 = load i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_29"/></StgValue>
</operation>

<operation id="1667" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:190  store i16 %conv_buff_val_95_V_29, i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1668" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:191  %conv_buff_val_96_V_28 = load i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_96_V_28"/></StgValue>
</operation>

<operation id="1669" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:192  store i16 %conv_buff_val_96_V_28, i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1670" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:193  %conv_buff_val_97_V_28 = load i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_97_V_28"/></StgValue>
</operation>

<operation id="1671" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:194  store i16 %conv_buff_val_97_V_28, i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1672" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:195  %conv_buff_val_98_V_28 = load i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_98_V_28"/></StgValue>
</operation>

<operation id="1673" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:196  store i16 %conv_buff_val_98_V_28, i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1674" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.1.0:197  %conv_buff_val_99_V_28 = load i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_99_V_28"/></StgValue>
</operation>

<operation id="1675" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:198  store i16 %conv_buff_val_99_V_28, i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1676" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.1.0:199  store i16 %tmp_V_749, i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i127.1.0:200  br label %._crit_edge112.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="23" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:34  %p_069_0_0_3_cast1 = sext i16 %conv_buff_val_3_V_l_26 to i23

]]></Node>
<StgValue><ssdm name="p_069_0_0_3_cast1"/></StgValue>
</operation>

<operation id="1679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="25" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:69  %p_069_0_1_3_cast1 = sext i16 %conv_buff_val_35_V_27 to i25

]]></Node>
<StgValue><ssdm name="p_069_0_1_3_cast1"/></StgValue>
</operation>

<operation id="1680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:70  %p_069_0_1_3_cast2 = sext i16 %conv_buff_val_35_V_27 to i24

]]></Node>
<StgValue><ssdm name="p_069_0_1_3_cast2"/></StgValue>
</operation>

<operation id="1681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:71  %p_069_0_1_3_cast3 = sext i16 %conv_buff_val_35_V_27 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_1_3_cast3"/></StgValue>
</operation>

<operation id="1682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:72  %p_069_0_1_3_cast = sext i16 %conv_buff_val_35_V_27 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_1_3_cast"/></StgValue>
</operation>

<operation id="1683" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:73  %p_Val2_24_0_1_3 = mul i27 %p_069_0_1_3_cast3, -613

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_1_3"/></StgValue>
</operation>

<operation id="1684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:75  %tmp_101_0_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_63, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_1_3"/></StgValue>
</operation>

<operation id="1685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:76  %tmp_1023_0_1_3_cast = sext i27 %p_Val2_24_0_1_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_1_3_cast"/></StgValue>
</operation>

<operation id="1686" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:77  %p_Val2_25_0_1_3 = add i28 %tmp_101_0_1_3, %tmp_1023_0_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_1_3"/></StgValue>
</operation>

<operation id="1687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:79  %p_069_0_2_cast1 = sext i16 %conv_buff_val_64_V_27 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_2_cast1"/></StgValue>
</operation>

<operation id="1688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:80  %p_069_0_2_cast2 = sext i16 %conv_buff_val_64_V_27 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_2_cast2"/></StgValue>
</operation>

<operation id="1689" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:82  %p_Val2_24_0_2 = mul i27 %p_069_0_2_cast2, 743

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_2"/></StgValue>
</operation>

<operation id="1690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:83  %tmp_64 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_1_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:84  %tmp_101_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_64, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_2"/></StgValue>
</operation>

<operation id="1692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:85  %tmp_1023_0_2_cast = sext i27 %p_Val2_24_0_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_2_cast"/></StgValue>
</operation>

<operation id="1693" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:86  %p_Val2_25_0_2 = add i28 %tmp_101_0_2, %tmp_1023_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_2"/></StgValue>
</operation>

<operation id="1694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:89  %p_069_0_2_1_cast2 = sext i16 %conv_buff_val_65_V_27 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_2_1_cast2"/></StgValue>
</operation>

<operation id="1695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:90  %p_069_0_2_1_cast3 = sext i16 %conv_buff_val_65_V_27 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_2_1_cast3"/></StgValue>
</operation>

<operation id="1696" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:92  %p_Val2_24_0_2_1 = mul i27 %p_069_0_2_1_cast2, 817

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_2_1"/></StgValue>
</operation>

<operation id="1697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:93  %tmp_65 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:94  %tmp_101_0_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_65, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_2_1"/></StgValue>
</operation>

<operation id="1699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:95  %tmp_1023_0_2_1_cast = sext i27 %p_Val2_24_0_2_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_2_1_cast"/></StgValue>
</operation>

<operation id="1700" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:96  %p_Val2_25_0_2_1 = add i28 %tmp_101_0_2_1, %tmp_1023_0_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_2_1"/></StgValue>
</operation>

<operation id="1701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:102  %tmp_66 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_2_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1702" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader107.loopexit:199  %p_Val2_24_1_1_3 = mul i25 %p_069_0_1_3_cast1, 184

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_1_3"/></StgValue>
</operation>

<operation id="1703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:201  %tmp_101_1_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_78, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_1_3"/></StgValue>
</operation>

<operation id="1704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="28" op_0_bw="25">
<![CDATA[
.preheader107.loopexit:202  %tmp_1023_1_1_3_cast = sext i25 %p_Val2_24_1_1_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_1_3_cast"/></StgValue>
</operation>

<operation id="1705" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:203  %p_Val2_25_1_1_3 = add i28 %tmp_101_1_1_3, %tmp_1023_1_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_1_3"/></StgValue>
</operation>

<operation id="1706" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:204  %p_Val2_24_1_2 = mul i27 %p_069_0_2_cast2, -754

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_2"/></StgValue>
</operation>

<operation id="1707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:205  %tmp_79 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_1_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:206  %tmp_101_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_79, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_2"/></StgValue>
</operation>

<operation id="1709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:207  %tmp_1023_1_2_cast = sext i27 %p_Val2_24_1_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_2_cast"/></StgValue>
</operation>

<operation id="1710" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:208  %p_Val2_25_1_2 = add i28 %tmp_101_1_2, %tmp_1023_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_2"/></StgValue>
</operation>

<operation id="1711" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:209  %p_Val2_24_1_2_1 = mul i27 %p_069_0_2_1_cast2, 577

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_2_1"/></StgValue>
</operation>

<operation id="1712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:210  %tmp_80 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:211  %tmp_101_1_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_80, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_2_1"/></StgValue>
</operation>

<operation id="1714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:212  %tmp_1023_1_2_1_cast = sext i27 %p_Val2_24_1_2_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_2_1_cast"/></StgValue>
</operation>

<operation id="1715" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:213  %p_Val2_25_1_2_1 = add i28 %tmp_101_1_2_1, %tmp_1023_1_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_2_1"/></StgValue>
</operation>

<operation id="1716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:215  %tmp_81 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_2_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1717" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:284  %p_Val2_24_2_1_3 = mul i26 %p_069_0_1_3_cast, 337

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_1_3"/></StgValue>
</operation>

<operation id="1718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:286  %tmp_101_2_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_93, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_1_3"/></StgValue>
</operation>

<operation id="1719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:287  %tmp_1023_2_1_3_cast = sext i26 %p_Val2_24_2_1_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_1_3_cast"/></StgValue>
</operation>

<operation id="1720" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:288  %p_Val2_25_2_1_3 = add i28 %tmp_101_2_1_3, %tmp_1023_2_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_1_3"/></StgValue>
</operation>

<operation id="1721" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:289  %p_Val2_24_2_2 = mul i27 %p_069_0_2_cast2, 648

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_2"/></StgValue>
</operation>

<operation id="1722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:290  %tmp_94 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_1_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:291  %tmp_101_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_94, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_2"/></StgValue>
</operation>

<operation id="1724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:292  %tmp_1023_2_2_cast = sext i27 %p_Val2_24_2_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_2_cast"/></StgValue>
</operation>

<operation id="1725" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:293  %p_Val2_25_2_2 = add i28 %tmp_101_2_2, %tmp_1023_2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_2"/></StgValue>
</operation>

<operation id="1726" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:294  %p_Val2_24_2_2_1 = mul i26 %p_069_0_2_1_cast3, 449

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_2_1"/></StgValue>
</operation>

<operation id="1727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:295  %tmp_95 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:296  %tmp_101_2_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_95, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_2_1"/></StgValue>
</operation>

<operation id="1729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:297  %tmp_1023_2_2_1_cast = sext i26 %p_Val2_24_2_2_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_2_1_cast"/></StgValue>
</operation>

<operation id="1730" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:298  %p_Val2_25_2_2_1 = add i28 %tmp_101_2_2_1, %tmp_1023_2_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_2_1"/></StgValue>
</operation>

<operation id="1731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:300  %tmp_96 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_2_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1732" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader107.loopexit:375  %p_Val2_24_3_1_3 = mul i24 %p_069_0_1_3_cast2, 116

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_1_3"/></StgValue>
</operation>

<operation id="1733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:377  %tmp_101_3_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_108, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_1_3"/></StgValue>
</operation>

<operation id="1734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="28" op_0_bw="24">
<![CDATA[
.preheader107.loopexit:378  %tmp_1023_3_1_3_cast = sext i24 %p_Val2_24_3_1_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_1_3_cast"/></StgValue>
</operation>

<operation id="1735" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:379  %p_Val2_25_3_1_3 = add i28 %tmp_101_3_1_3, %tmp_1023_3_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_1_3"/></StgValue>
</operation>

<operation id="1736" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:380  %p_Val2_24_3_2 = mul i26 %p_069_0_2_cast1, -446

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_2"/></StgValue>
</operation>

<operation id="1737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:381  %tmp_109 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_1_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:382  %tmp_101_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_109, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_2"/></StgValue>
</operation>

<operation id="1739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:383  %tmp_1023_3_2_cast = sext i26 %p_Val2_24_3_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_2_cast"/></StgValue>
</operation>

<operation id="1740" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:384  %p_Val2_25_3_2 = add i28 %tmp_101_3_2, %tmp_1023_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_2"/></StgValue>
</operation>

<operation id="1741" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:385  %p_Val2_24_3_2_1 = mul i26 %p_069_0_2_1_cast3, -358

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_2_1"/></StgValue>
</operation>

<operation id="1742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:386  %tmp_110 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:387  %tmp_101_3_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_110, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_2_1"/></StgValue>
</operation>

<operation id="1744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:388  %tmp_1023_3_2_1_cast = sext i26 %p_Val2_24_3_2_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_2_1_cast"/></StgValue>
</operation>

<operation id="1745" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:389  %p_Val2_25_3_2_1 = add i28 %tmp_101_3_2_1, %tmp_1023_3_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_2_1"/></StgValue>
</operation>

<operation id="1746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:391  %tmp_111 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_2_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1747" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:542  %p_Val2_24_5_1 = mul i27 %p_069_0_1_cast, -517

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_1"/></StgValue>
</operation>

<operation id="1748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:544  %tmp_101_5_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_135, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_1"/></StgValue>
</operation>

<operation id="1749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:545  %tmp_1023_5_1_cast = sext i27 %p_Val2_24_5_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_1_cast"/></StgValue>
</operation>

<operation id="1750" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:546  %p_Val2_25_5_1 = add i28 %tmp_101_5_1, %tmp_1023_5_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_1"/></StgValue>
</operation>

<operation id="1751" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:547  %p_Val2_24_5_1_1 = mul i26 %p_069_0_1_1_cast2, -390

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_1_1"/></StgValue>
</operation>

<operation id="1752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:548  %tmp_136 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:549  %tmp_101_5_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_136, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_1_1"/></StgValue>
</operation>

<operation id="1754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:550  %tmp_1023_5_1_1_cast = sext i26 %p_Val2_24_5_1_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_1_1_cast"/></StgValue>
</operation>

<operation id="1755" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:551  %p_Val2_25_5_1_1 = add i28 %tmp_101_5_1_1, %tmp_1023_5_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_1_1"/></StgValue>
</operation>

<operation id="1756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:553  %tmp_137 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_1_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1757" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader107.loopexit:626  %p_Val2_24_6_0_3 = mul i23 %p_069_0_0_3_cast1, 37

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_0_3"/></StgValue>
</operation>

<operation id="1758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:628  %tmp_101_6_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_148, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_0_3"/></StgValue>
</operation>

<operation id="1759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="28" op_0_bw="23">
<![CDATA[
.preheader107.loopexit:629  %tmp_1023_6_0_3_cast = sext i23 %p_Val2_24_6_0_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_0_3_cast"/></StgValue>
</operation>

<operation id="1760" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:630  %p_Val2_25_6_0_3 = add i28 %tmp_101_6_0_3, %tmp_1023_6_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_0_3"/></StgValue>
</operation>

<operation id="1761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:631  %tmp_149 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_0_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:632  %tmp_101_6_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_149, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_1"/></StgValue>
</operation>

<operation id="1763" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:633  %p_Val2_25_6_1 = add i28 %tmp_101_6_1, %tmp_1023_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_1"/></StgValue>
</operation>

<operation id="1764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:635  %tmp_150 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1765" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge112.1:0  %tmp_3_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %in_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="1766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge112.1:1  br i1 %tmp_3_2, label %.preheader.i.i127.2.0, label %._crit_edge112.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1767" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:1  %conv_buff_val_1_V_l_28 = load i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_1_V_l_28"/></StgValue>
</operation>

<operation id="1768" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:3  %conv_buff_val_2_V_l_28 = load i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_2_V_l_28"/></StgValue>
</operation>

<operation id="1769" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:5  %conv_buff_val_3_V_l_28 = load i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_3_V_l_28"/></StgValue>
</operation>

<operation id="1770" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:7  %conv_buff_val_4_V_l_29 = load i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_l_29"/></StgValue>
</operation>

<operation id="1771" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:9  %conv_buff_val_5_V_l_29 = load i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_l_29"/></StgValue>
</operation>

<operation id="1772" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:11  %conv_buff_val_6_V_l_29 = load i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_l_29"/></StgValue>
</operation>

<operation id="1773" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:13  %conv_buff_val_7_V_l_29 = load i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_l_29"/></StgValue>
</operation>

<operation id="1774" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:15  %conv_buff_val_8_V_l_29 = load i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_l_29"/></StgValue>
</operation>

<operation id="1775" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:17  %conv_buff_val_9_V_l_29 = load i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_l_29"/></StgValue>
</operation>

<operation id="1776" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:19  %conv_buff_val_10_V_31 = load i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_31"/></StgValue>
</operation>

<operation id="1777" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:21  %conv_buff_val_11_V_31 = load i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_31"/></StgValue>
</operation>

<operation id="1778" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:23  %conv_buff_val_12_V_31 = load i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_31"/></StgValue>
</operation>

<operation id="1779" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:25  %conv_buff_val_13_V_31 = load i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_31"/></StgValue>
</operation>

<operation id="1780" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:27  %conv_buff_val_14_V_31 = load i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_31"/></StgValue>
</operation>

<operation id="1781" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:29  %conv_buff_val_15_V_31 = load i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_31"/></StgValue>
</operation>

<operation id="1782" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:31  %conv_buff_val_16_V_30 = load i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_30"/></StgValue>
</operation>

<operation id="1783" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:33  %conv_buff_val_17_V_30 = load i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_30"/></StgValue>
</operation>

<operation id="1784" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:35  %conv_buff_val_18_V_30 = load i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_30"/></StgValue>
</operation>

<operation id="1785" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:37  %conv_buff_val_19_V_30 = load i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_30"/></StgValue>
</operation>

<operation id="1786" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:39  %conv_buff_val_20_V_30 = load i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_30"/></StgValue>
</operation>

<operation id="1787" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:41  %conv_buff_val_21_V_30 = load i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_30"/></StgValue>
</operation>

<operation id="1788" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:43  %conv_buff_val_22_V_30 = load i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_30"/></StgValue>
</operation>

<operation id="1789" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:45  %conv_buff_val_23_V_30 = load i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_30"/></StgValue>
</operation>

<operation id="1790" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:47  %conv_buff_val_24_V_30 = load i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_30"/></StgValue>
</operation>

<operation id="1791" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:49  %conv_buff_val_25_V_30 = load i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_30"/></StgValue>
</operation>

<operation id="1792" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:51  %conv_buff_val_26_V_30 = load i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_30"/></StgValue>
</operation>

<operation id="1793" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:53  %conv_buff_val_27_V_30 = load i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_30"/></StgValue>
</operation>

<operation id="1794" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:55  %conv_buff_val_28_V_30 = load i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_30"/></StgValue>
</operation>

<operation id="1795" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:57  %conv_buff_val_29_V_30 = load i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_30"/></StgValue>
</operation>

<operation id="1796" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:59  %conv_buff_val_30_V_30 = load i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_30"/></StgValue>
</operation>

<operation id="1797" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:61  %conv_buff_val_31_V_30 = load i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_30"/></StgValue>
</operation>

<operation id="1798" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:63  %conv_buff_val_32_V_29 = load i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_32_V_29"/></StgValue>
</operation>

<operation id="1799" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:65  %conv_buff_val_33_V_29 = load i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_33_V_29"/></StgValue>
</operation>

<operation id="1800" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:67  %conv_buff_val_34_V_29 = load i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_34_V_29"/></StgValue>
</operation>

<operation id="1801" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:69  %conv_buff_val_35_V_29 = load i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_35_V_29"/></StgValue>
</operation>

<operation id="1802" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:71  %conv_buff_val_36_V_30 = load i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_30"/></StgValue>
</operation>

<operation id="1803" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:73  %conv_buff_val_37_V_30 = load i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_30"/></StgValue>
</operation>

<operation id="1804" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:75  %conv_buff_val_38_V_30 = load i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_30"/></StgValue>
</operation>

<operation id="1805" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:77  %conv_buff_val_39_V_30 = load i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_30"/></StgValue>
</operation>

<operation id="1806" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:79  %conv_buff_val_40_V_30 = load i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_30"/></StgValue>
</operation>

<operation id="1807" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:81  %conv_buff_val_41_V_30 = load i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_30"/></StgValue>
</operation>

<operation id="1808" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:83  %conv_buff_val_42_V_30 = load i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_30"/></StgValue>
</operation>

<operation id="1809" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:85  %conv_buff_val_43_V_30 = load i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_30"/></StgValue>
</operation>

<operation id="1810" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:87  %conv_buff_val_44_V_30 = load i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_30"/></StgValue>
</operation>

<operation id="1811" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:89  %conv_buff_val_45_V_30 = load i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_30"/></StgValue>
</operation>

<operation id="1812" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:91  %conv_buff_val_46_V_30 = load i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_30"/></StgValue>
</operation>

<operation id="1813" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:93  %conv_buff_val_47_V_30 = load i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_30"/></StgValue>
</operation>

<operation id="1814" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:95  %conv_buff_val_48_V_30 = load i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_30"/></StgValue>
</operation>

<operation id="1815" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:97  %conv_buff_val_49_V_30 = load i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_30"/></StgValue>
</operation>

<operation id="1816" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:99  %conv_buff_val_50_V_30 = load i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_30"/></StgValue>
</operation>

<operation id="1817" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:101  %conv_buff_val_51_V_30 = load i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_30"/></StgValue>
</operation>

<operation id="1818" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:103  %conv_buff_val_52_V_30 = load i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_30"/></StgValue>
</operation>

<operation id="1819" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:105  %conv_buff_val_53_V_30 = load i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_30"/></StgValue>
</operation>

<operation id="1820" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:107  %conv_buff_val_54_V_30 = load i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_30"/></StgValue>
</operation>

<operation id="1821" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:109  %conv_buff_val_55_V_30 = load i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_30"/></StgValue>
</operation>

<operation id="1822" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:111  %conv_buff_val_56_V_30 = load i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_30"/></StgValue>
</operation>

<operation id="1823" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:113  %conv_buff_val_57_V_30 = load i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_30"/></StgValue>
</operation>

<operation id="1824" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:115  %conv_buff_val_58_V_30 = load i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_30"/></StgValue>
</operation>

<operation id="1825" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:117  %conv_buff_val_59_V_30 = load i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_30"/></StgValue>
</operation>

<operation id="1826" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:119  %conv_buff_val_60_V_30 = load i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_30"/></StgValue>
</operation>

<operation id="1827" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:121  %conv_buff_val_61_V_30 = load i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_30"/></StgValue>
</operation>

<operation id="1828" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:123  %conv_buff_val_62_V_30 = load i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_30"/></StgValue>
</operation>

<operation id="1829" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:125  %conv_buff_val_63_V_30 = load i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_30"/></StgValue>
</operation>

<operation id="1830" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:127  %conv_buff_val_64_V_29 = load i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_64_V_29"/></StgValue>
</operation>

<operation id="1831" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:129  %conv_buff_val_65_V_29 = load i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_65_V_29"/></StgValue>
</operation>

<operation id="1832" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:131  %conv_buff_val_66_V_29 = load i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_66_V_29"/></StgValue>
</operation>

<operation id="1833" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:133  %conv_buff_val_67_V_29 = load i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_67_V_29"/></StgValue>
</operation>

<operation id="1834" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:135  %conv_buff_val_68_V_30 = load i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_30"/></StgValue>
</operation>

<operation id="1835" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:137  %conv_buff_val_69_V_30 = load i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_30"/></StgValue>
</operation>

<operation id="1836" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:139  %conv_buff_val_70_V_30 = load i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_30"/></StgValue>
</operation>

<operation id="1837" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:141  %conv_buff_val_71_V_30 = load i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_30"/></StgValue>
</operation>

<operation id="1838" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:143  %conv_buff_val_72_V_30 = load i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_30"/></StgValue>
</operation>

<operation id="1839" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:145  %conv_buff_val_73_V_30 = load i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_30"/></StgValue>
</operation>

<operation id="1840" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:147  %conv_buff_val_74_V_30 = load i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_30"/></StgValue>
</operation>

<operation id="1841" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:149  %conv_buff_val_75_V_30 = load i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_30"/></StgValue>
</operation>

<operation id="1842" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:151  %conv_buff_val_76_V_30 = load i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_30"/></StgValue>
</operation>

<operation id="1843" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:153  %conv_buff_val_77_V_30 = load i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_30"/></StgValue>
</operation>

<operation id="1844" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:155  %conv_buff_val_78_V_30 = load i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_30"/></StgValue>
</operation>

<operation id="1845" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:157  %conv_buff_val_79_V_30 = load i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_30"/></StgValue>
</operation>

<operation id="1846" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:159  %conv_buff_val_80_V_30 = load i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_30"/></StgValue>
</operation>

<operation id="1847" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:161  %conv_buff_val_81_V_30 = load i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_30"/></StgValue>
</operation>

<operation id="1848" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:163  %conv_buff_val_82_V_30 = load i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_30"/></StgValue>
</operation>

<operation id="1849" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:165  %conv_buff_val_83_V_30 = load i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_30"/></StgValue>
</operation>

<operation id="1850" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:167  %conv_buff_val_84_V_30 = load i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_30"/></StgValue>
</operation>

<operation id="1851" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:169  %conv_buff_val_85_V_30 = load i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_30"/></StgValue>
</operation>

<operation id="1852" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:171  %conv_buff_val_86_V_30 = load i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_30"/></StgValue>
</operation>

<operation id="1853" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:173  %conv_buff_val_87_V_30 = load i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_30"/></StgValue>
</operation>

<operation id="1854" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:175  %conv_buff_val_88_V_30 = load i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_30"/></StgValue>
</operation>

<operation id="1855" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:177  %conv_buff_val_89_V_30 = load i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_30"/></StgValue>
</operation>

<operation id="1856" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:179  %conv_buff_val_90_V_30 = load i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_30"/></StgValue>
</operation>

<operation id="1857" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:181  %conv_buff_val_91_V_30 = load i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_30"/></StgValue>
</operation>

<operation id="1858" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:183  %conv_buff_val_92_V_30 = load i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_30"/></StgValue>
</operation>

<operation id="1859" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:185  %conv_buff_val_93_V_30 = load i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_30"/></StgValue>
</operation>

<operation id="1860" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:187  %conv_buff_val_94_V_30 = load i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_30"/></StgValue>
</operation>

<operation id="1861" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:189  %conv_buff_val_95_V_30 = load i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_30"/></StgValue>
</operation>

<operation id="1862" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:191  %conv_buff_val_96_V_29 = load i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_96_V_29"/></StgValue>
</operation>

<operation id="1863" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:193  %conv_buff_val_97_V_29 = load i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_97_V_29"/></StgValue>
</operation>

<operation id="1864" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:195  %conv_buff_val_98_V_29 = load i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_98_V_29"/></StgValue>
</operation>

<operation id="1865" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:197  %conv_buff_val_99_V_29 = load i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_99_V_29"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1866" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="24" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:81  %p_069_0_2_cast = sext i16 %conv_buff_val_64_V_27 to i24

]]></Node>
<StgValue><ssdm name="p_069_0_2_cast"/></StgValue>
</operation>

<operation id="1867" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="23" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:88  %p_069_0_2_1_cast1 = sext i16 %conv_buff_val_65_V_27 to i23

]]></Node>
<StgValue><ssdm name="p_069_0_2_1_cast1"/></StgValue>
</operation>

<operation id="1868" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:98  %p_069_0_2_2_cast1 = sext i16 %conv_buff_val_66_V_27 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_2_2_cast1"/></StgValue>
</operation>

<operation id="1869" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:99  %p_069_0_2_2_cast2 = sext i16 %conv_buff_val_66_V_27 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_2_2_cast2"/></StgValue>
</operation>

<operation id="1870" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="25" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:100  %p_069_0_2_2_cast = sext i16 %conv_buff_val_66_V_27 to i25

]]></Node>
<StgValue><ssdm name="p_069_0_2_2_cast"/></StgValue>
</operation>

<operation id="1871" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:101  %p_Val2_24_0_2_2 = mul i26 %p_069_0_2_2_cast2, 419

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_2_2"/></StgValue>
</operation>

<operation id="1872" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:103  %tmp_101_0_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_66, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_2_2"/></StgValue>
</operation>

<operation id="1873" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:104  %tmp_1023_0_2_2_cast = sext i26 %p_Val2_24_0_2_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_2_2_cast"/></StgValue>
</operation>

<operation id="1874" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:105  %p_Val2_25_0_2_2 = add i28 %tmp_101_0_2_2, %tmp_1023_0_2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_2_2"/></StgValue>
</operation>

<operation id="1875" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:109  %p_069_0_2_3_cast3 = sext i16 %conv_buff_val_67_V_27 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_2_3_cast3"/></StgValue>
</operation>

<operation id="1876" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:110  %p_069_0_2_3_cast = sext i16 %conv_buff_val_67_V_27 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_2_3_cast"/></StgValue>
</operation>

<operation id="1877" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:111  %p_Val2_24_0_2_3 = mul i26 %p_069_0_2_3_cast, 295

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_2_3"/></StgValue>
</operation>

<operation id="1878" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:112  %tmp_67 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_2_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1879" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:113  %tmp_101_0_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_67, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_2_3"/></StgValue>
</operation>

<operation id="1880" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:114  %tmp_1023_0_2_3_cast = sext i26 %p_Val2_24_0_2_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_2_3_cast"/></StgValue>
</operation>

<operation id="1881" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:115  %p_Val2_25_0_2_3 = add i28 %tmp_101_0_2_3, %tmp_1023_0_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_2_3"/></StgValue>
</operation>

<operation id="1882" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:117  %p_069_0_3_cast1 = sext i16 %conv_buff_val_96_V_27 to i24

]]></Node>
<StgValue><ssdm name="p_069_0_3_cast1"/></StgValue>
</operation>

<operation id="1883" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:118  %p_069_0_3_cast2 = sext i16 %conv_buff_val_96_V_27 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_3_cast2"/></StgValue>
</operation>

<operation id="1884" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:119  %p_069_0_3_cast = sext i16 %conv_buff_val_96_V_27 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_3_cast"/></StgValue>
</operation>

<operation id="1885" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:120  %p_Val2_24_0_3 = mul i27 %p_069_0_3_cast2, -579

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_3"/></StgValue>
</operation>

<operation id="1886" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:121  %tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_2_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1887" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:122  %tmp_101_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_68, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_3"/></StgValue>
</operation>

<operation id="1888" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:123  %tmp_1023_0_3_cast = sext i27 %p_Val2_24_0_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_3_cast"/></StgValue>
</operation>

<operation id="1889" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:124  %p_Val2_25_0_3 = add i28 %tmp_101_0_3, %tmp_1023_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_3"/></StgValue>
</operation>

<operation id="1890" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:130  %tmp_69 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1891" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader107.loopexit:214  %p_Val2_24_1_2_2 = mul i25 %p_069_0_2_2_cast, -187

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_2_2"/></StgValue>
</operation>

<operation id="1892" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:216  %tmp_101_1_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_81, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_2_2"/></StgValue>
</operation>

<operation id="1893" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="28" op_0_bw="25">
<![CDATA[
.preheader107.loopexit:217  %tmp_1023_1_2_2_cast = sext i25 %p_Val2_24_1_2_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_2_2_cast"/></StgValue>
</operation>

<operation id="1894" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:218  %p_Val2_25_1_2_2 = add i28 %tmp_101_1_2_2, %tmp_1023_1_2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_2_2"/></StgValue>
</operation>

<operation id="1895" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:219  %p_Val2_24_1_2_3 = mul i27 %p_069_0_2_3_cast3, -716

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_2_3"/></StgValue>
</operation>

<operation id="1896" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:220  %tmp_82 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_2_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1897" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:221  %tmp_101_1_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_82, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_2_3"/></StgValue>
</operation>

<operation id="1898" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:222  %tmp_1023_1_2_3_cast = sext i27 %p_Val2_24_1_2_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_2_3_cast"/></StgValue>
</operation>

<operation id="1899" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:223  %p_Val2_25_1_2_3 = add i28 %tmp_101_1_2_3, %tmp_1023_1_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_2_3"/></StgValue>
</operation>

<operation id="1900" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader107.loopexit:224  %p_Val2_24_1_3 = mul i24 %p_069_0_3_cast1, -69

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_3"/></StgValue>
</operation>

<operation id="1901" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:225  %tmp_83 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_2_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1902" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:226  %tmp_101_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_83, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_3"/></StgValue>
</operation>

<operation id="1903" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="28" op_0_bw="24">
<![CDATA[
.preheader107.loopexit:227  %tmp_1023_1_3_cast = sext i24 %p_Val2_24_1_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_3_cast"/></StgValue>
</operation>

<operation id="1904" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:228  %p_Val2_25_1_3 = add i28 %tmp_101_1_3, %tmp_1023_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_3"/></StgValue>
</operation>

<operation id="1905" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:230  %tmp_84 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1906" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader107.loopexit:299  %p_Val2_24_2_2_2 = mul i25 %p_069_0_2_2_cast, -234

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_2_2"/></StgValue>
</operation>

<operation id="1907" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:301  %tmp_101_2_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_96, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_2_2"/></StgValue>
</operation>

<operation id="1908" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="28" op_0_bw="25">
<![CDATA[
.preheader107.loopexit:302  %tmp_1023_2_2_2_cast = sext i25 %p_Val2_24_2_2_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_2_2_cast"/></StgValue>
</operation>

<operation id="1909" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:303  %p_Val2_25_2_2_2 = add i28 %tmp_101_2_2_2, %tmp_1023_2_2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_2_2"/></StgValue>
</operation>

<operation id="1910" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:304  %p_Val2_24_2_2_3 = mul i27 %p_069_0_2_3_cast3, -741

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_2_3"/></StgValue>
</operation>

<operation id="1911" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:305  %tmp_97 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_2_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1912" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:306  %tmp_101_2_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_97, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_2_3"/></StgValue>
</operation>

<operation id="1913" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:307  %tmp_1023_2_2_3_cast = sext i27 %p_Val2_24_2_2_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_2_3_cast"/></StgValue>
</operation>

<operation id="1914" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:308  %p_Val2_25_2_2_3 = add i28 %tmp_101_2_2_3, %tmp_1023_2_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_2_3"/></StgValue>
</operation>

<operation id="1915" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:309  %p_Val2_24_2_3 = mul i26 %p_069_0_3_cast, 431

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_3"/></StgValue>
</operation>

<operation id="1916" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:310  %tmp_98 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_2_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1917" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:311  %tmp_101_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_98, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_3"/></StgValue>
</operation>

<operation id="1918" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:312  %tmp_1023_2_3_cast = sext i26 %p_Val2_24_2_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_3_cast"/></StgValue>
</operation>

<operation id="1919" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:313  %p_Val2_25_2_3 = add i28 %tmp_101_2_3, %tmp_1023_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_3"/></StgValue>
</operation>

<operation id="1920" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:315  %tmp_99 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1921" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:390  %p_Val2_24_3_2_2 = mul i27 %p_069_0_2_2_cast1, -829

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_2_2"/></StgValue>
</operation>

<operation id="1922" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:392  %tmp_101_3_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_111, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_2_2"/></StgValue>
</operation>

<operation id="1923" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:393  %tmp_1023_3_2_2_cast = sext i27 %p_Val2_24_3_2_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_2_2_cast"/></StgValue>
</operation>

<operation id="1924" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:394  %p_Val2_25_3_2_2 = add i28 %tmp_101_3_2_2, %tmp_1023_3_2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_2_2"/></StgValue>
</operation>

<operation id="1925" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:395  %p_Val2_24_3_2_3 = mul i27 %p_069_0_2_3_cast3, 771

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_2_3"/></StgValue>
</operation>

<operation id="1926" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:396  %tmp_112 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_2_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1927" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:397  %tmp_101_3_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_112, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_2_3"/></StgValue>
</operation>

<operation id="1928" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:398  %tmp_1023_3_2_3_cast = sext i27 %p_Val2_24_3_2_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_2_3_cast"/></StgValue>
</operation>

<operation id="1929" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:399  %p_Val2_25_3_2_3 = add i28 %tmp_101_3_2_3, %tmp_1023_3_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_2_3"/></StgValue>
</operation>

<operation id="1930" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:401  %tmp_113 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_2_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1931" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:465  %p_Val2_24_4_1_3 = mul i26 %p_069_0_1_3_cast, -405

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_1_3"/></StgValue>
</operation>

<operation id="1932" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:467  %tmp_101_4_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_123, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_1_3"/></StgValue>
</operation>

<operation id="1933" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:468  %tmp_1023_4_1_3_cast = sext i26 %p_Val2_24_4_1_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_1_3_cast"/></StgValue>
</operation>

<operation id="1934" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:469  %p_Val2_25_4_1_3 = add i28 %tmp_101_4_1_3, %tmp_1023_4_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_1_3"/></StgValue>
</operation>

<operation id="1935" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader107.loopexit:470  %p_Val2_24_4_2 = mul i24 %p_069_0_2_cast, -94

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_2"/></StgValue>
</operation>

<operation id="1936" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:471  %tmp_124 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_1_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1937" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:472  %tmp_101_4_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_124, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_2"/></StgValue>
</operation>

<operation id="1938" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="28" op_0_bw="24">
<![CDATA[
.preheader107.loopexit:473  %tmp_1023_4_2_cast = sext i24 %p_Val2_24_4_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_2_cast"/></StgValue>
</operation>

<operation id="1939" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:474  %p_Val2_25_4_2 = add i28 %tmp_101_4_2, %tmp_1023_4_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_2"/></StgValue>
</operation>

<operation id="1940" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader107.loopexit:475  %p_Val2_24_4_2_1 = mul i23 %p_069_0_2_1_cast1, -51

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_2_1"/></StgValue>
</operation>

<operation id="1941" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:476  %tmp_125 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1942" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:477  %tmp_101_4_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_125, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_2_1"/></StgValue>
</operation>

<operation id="1943" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="28" op_0_bw="23">
<![CDATA[
.preheader107.loopexit:478  %tmp_1023_4_2_1_cast = sext i23 %p_Val2_24_4_2_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_2_1_cast"/></StgValue>
</operation>

<operation id="1944" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:479  %p_Val2_25_4_2_1 = add i28 %tmp_101_4_2_1, %tmp_1023_4_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_2_1"/></StgValue>
</operation>

<operation id="1945" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:486  %tmp_126 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_2_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1946" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:552  %p_Val2_24_5_1_2 = mul i26 %p_069_0_1_2_cast, -416

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_1_2"/></StgValue>
</operation>

<operation id="1947" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:554  %tmp_101_5_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_137, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_1_2"/></StgValue>
</operation>

<operation id="1948" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:555  %tmp_1023_5_1_2_cast = sext i26 %p_Val2_24_5_1_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_1_2_cast"/></StgValue>
</operation>

<operation id="1949" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:556  %p_Val2_25_5_1_2 = add i28 %tmp_101_5_1_2, %tmp_1023_5_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_1_2"/></StgValue>
</operation>

<operation id="1950" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:558  %tmp_138 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_1_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1951" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i127.2.0:0  %tmp_V_750 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_750"/></StgValue>
</operation>

<operation id="1952" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:1  %conv_buff_val_1_V_l_28 = load i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_1_V_l_28"/></StgValue>
</operation>

<operation id="1953" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:2  store i16 %conv_buff_val_1_V_l_28, i16* %conv_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1954" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:3  %conv_buff_val_2_V_l_28 = load i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_2_V_l_28"/></StgValue>
</operation>

<operation id="1955" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:4  store i16 %conv_buff_val_2_V_l_28, i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1956" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:5  %conv_buff_val_3_V_l_28 = load i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_3_V_l_28"/></StgValue>
</operation>

<operation id="1957" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:6  store i16 %conv_buff_val_3_V_l_28, i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1958" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:7  %conv_buff_val_4_V_l_29 = load i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_l_29"/></StgValue>
</operation>

<operation id="1959" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:8  store i16 %conv_buff_val_4_V_l_29, i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1960" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:9  %conv_buff_val_5_V_l_29 = load i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_l_29"/></StgValue>
</operation>

<operation id="1961" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:10  store i16 %conv_buff_val_5_V_l_29, i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1962" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:11  %conv_buff_val_6_V_l_29 = load i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_l_29"/></StgValue>
</operation>

<operation id="1963" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:12  store i16 %conv_buff_val_6_V_l_29, i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1964" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:13  %conv_buff_val_7_V_l_29 = load i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_l_29"/></StgValue>
</operation>

<operation id="1965" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:14  store i16 %conv_buff_val_7_V_l_29, i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1966" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:15  %conv_buff_val_8_V_l_29 = load i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_l_29"/></StgValue>
</operation>

<operation id="1967" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:16  store i16 %conv_buff_val_8_V_l_29, i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:17  %conv_buff_val_9_V_l_29 = load i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_l_29"/></StgValue>
</operation>

<operation id="1969" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:18  store i16 %conv_buff_val_9_V_l_29, i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1970" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:19  %conv_buff_val_10_V_31 = load i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_31"/></StgValue>
</operation>

<operation id="1971" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:20  store i16 %conv_buff_val_10_V_31, i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1972" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:21  %conv_buff_val_11_V_31 = load i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_31"/></StgValue>
</operation>

<operation id="1973" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:22  store i16 %conv_buff_val_11_V_31, i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1974" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:23  %conv_buff_val_12_V_31 = load i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_31"/></StgValue>
</operation>

<operation id="1975" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:24  store i16 %conv_buff_val_12_V_31, i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1976" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:25  %conv_buff_val_13_V_31 = load i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_31"/></StgValue>
</operation>

<operation id="1977" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:26  store i16 %conv_buff_val_13_V_31, i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1978" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:27  %conv_buff_val_14_V_31 = load i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_31"/></StgValue>
</operation>

<operation id="1979" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:28  store i16 %conv_buff_val_14_V_31, i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1980" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:29  %conv_buff_val_15_V_31 = load i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_31"/></StgValue>
</operation>

<operation id="1981" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:30  store i16 %conv_buff_val_15_V_31, i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1982" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:31  %conv_buff_val_16_V_30 = load i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_30"/></StgValue>
</operation>

<operation id="1983" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:32  store i16 %conv_buff_val_16_V_30, i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1984" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:33  %conv_buff_val_17_V_30 = load i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_30"/></StgValue>
</operation>

<operation id="1985" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:34  store i16 %conv_buff_val_17_V_30, i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1986" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:35  %conv_buff_val_18_V_30 = load i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_30"/></StgValue>
</operation>

<operation id="1987" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:36  store i16 %conv_buff_val_18_V_30, i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1988" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:37  %conv_buff_val_19_V_30 = load i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_30"/></StgValue>
</operation>

<operation id="1989" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:38  store i16 %conv_buff_val_19_V_30, i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1990" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:39  %conv_buff_val_20_V_30 = load i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_30"/></StgValue>
</operation>

<operation id="1991" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:40  store i16 %conv_buff_val_20_V_30, i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1992" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:41  %conv_buff_val_21_V_30 = load i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_30"/></StgValue>
</operation>

<operation id="1993" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:42  store i16 %conv_buff_val_21_V_30, i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1994" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:43  %conv_buff_val_22_V_30 = load i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_30"/></StgValue>
</operation>

<operation id="1995" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:44  store i16 %conv_buff_val_22_V_30, i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1996" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:45  %conv_buff_val_23_V_30 = load i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_30"/></StgValue>
</operation>

<operation id="1997" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:46  store i16 %conv_buff_val_23_V_30, i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1998" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:47  %conv_buff_val_24_V_30 = load i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_30"/></StgValue>
</operation>

<operation id="1999" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:48  store i16 %conv_buff_val_24_V_30, i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2000" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:49  %conv_buff_val_25_V_30 = load i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_30"/></StgValue>
</operation>

<operation id="2001" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:50  store i16 %conv_buff_val_25_V_30, i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2002" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:51  %conv_buff_val_26_V_30 = load i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_30"/></StgValue>
</operation>

<operation id="2003" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:52  store i16 %conv_buff_val_26_V_30, i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2004" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:53  %conv_buff_val_27_V_30 = load i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_30"/></StgValue>
</operation>

<operation id="2005" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:54  store i16 %conv_buff_val_27_V_30, i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2006" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:55  %conv_buff_val_28_V_30 = load i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_30"/></StgValue>
</operation>

<operation id="2007" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:56  store i16 %conv_buff_val_28_V_30, i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2008" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:57  %conv_buff_val_29_V_30 = load i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_30"/></StgValue>
</operation>

<operation id="2009" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:58  store i16 %conv_buff_val_29_V_30, i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2010" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:59  %conv_buff_val_30_V_30 = load i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_30"/></StgValue>
</operation>

<operation id="2011" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:60  store i16 %conv_buff_val_30_V_30, i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2012" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:61  %conv_buff_val_31_V_30 = load i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_30"/></StgValue>
</operation>

<operation id="2013" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:62  store i16 %conv_buff_val_31_V_30, i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2014" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:63  %conv_buff_val_32_V_29 = load i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_32_V_29"/></StgValue>
</operation>

<operation id="2015" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:64  store i16 %conv_buff_val_32_V_29, i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2016" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:65  %conv_buff_val_33_V_29 = load i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_33_V_29"/></StgValue>
</operation>

<operation id="2017" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:66  store i16 %conv_buff_val_33_V_29, i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2018" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:67  %conv_buff_val_34_V_29 = load i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_34_V_29"/></StgValue>
</operation>

<operation id="2019" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:68  store i16 %conv_buff_val_34_V_29, i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2020" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:69  %conv_buff_val_35_V_29 = load i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_35_V_29"/></StgValue>
</operation>

<operation id="2021" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:70  store i16 %conv_buff_val_35_V_29, i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2022" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:71  %conv_buff_val_36_V_30 = load i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_30"/></StgValue>
</operation>

<operation id="2023" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:72  store i16 %conv_buff_val_36_V_30, i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2024" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:73  %conv_buff_val_37_V_30 = load i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_30"/></StgValue>
</operation>

<operation id="2025" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:74  store i16 %conv_buff_val_37_V_30, i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2026" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:75  %conv_buff_val_38_V_30 = load i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_30"/></StgValue>
</operation>

<operation id="2027" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:76  store i16 %conv_buff_val_38_V_30, i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2028" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:77  %conv_buff_val_39_V_30 = load i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_30"/></StgValue>
</operation>

<operation id="2029" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:78  store i16 %conv_buff_val_39_V_30, i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2030" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:79  %conv_buff_val_40_V_30 = load i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_30"/></StgValue>
</operation>

<operation id="2031" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:80  store i16 %conv_buff_val_40_V_30, i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2032" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:81  %conv_buff_val_41_V_30 = load i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_30"/></StgValue>
</operation>

<operation id="2033" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:82  store i16 %conv_buff_val_41_V_30, i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2034" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:83  %conv_buff_val_42_V_30 = load i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_30"/></StgValue>
</operation>

<operation id="2035" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:84  store i16 %conv_buff_val_42_V_30, i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2036" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:85  %conv_buff_val_43_V_30 = load i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_30"/></StgValue>
</operation>

<operation id="2037" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:86  store i16 %conv_buff_val_43_V_30, i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2038" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:87  %conv_buff_val_44_V_30 = load i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_30"/></StgValue>
</operation>

<operation id="2039" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:88  store i16 %conv_buff_val_44_V_30, i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2040" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:89  %conv_buff_val_45_V_30 = load i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_30"/></StgValue>
</operation>

<operation id="2041" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:90  store i16 %conv_buff_val_45_V_30, i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2042" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:91  %conv_buff_val_46_V_30 = load i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_30"/></StgValue>
</operation>

<operation id="2043" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:92  store i16 %conv_buff_val_46_V_30, i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2044" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:93  %conv_buff_val_47_V_30 = load i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_30"/></StgValue>
</operation>

<operation id="2045" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:94  store i16 %conv_buff_val_47_V_30, i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2046" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:95  %conv_buff_val_48_V_30 = load i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_30"/></StgValue>
</operation>

<operation id="2047" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:96  store i16 %conv_buff_val_48_V_30, i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2048" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:97  %conv_buff_val_49_V_30 = load i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_30"/></StgValue>
</operation>

<operation id="2049" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:98  store i16 %conv_buff_val_49_V_30, i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2050" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:99  %conv_buff_val_50_V_30 = load i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_30"/></StgValue>
</operation>

<operation id="2051" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:100  store i16 %conv_buff_val_50_V_30, i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2052" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:101  %conv_buff_val_51_V_30 = load i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_30"/></StgValue>
</operation>

<operation id="2053" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:102  store i16 %conv_buff_val_51_V_30, i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2054" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:103  %conv_buff_val_52_V_30 = load i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_30"/></StgValue>
</operation>

<operation id="2055" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:104  store i16 %conv_buff_val_52_V_30, i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2056" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:105  %conv_buff_val_53_V_30 = load i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_30"/></StgValue>
</operation>

<operation id="2057" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:106  store i16 %conv_buff_val_53_V_30, i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2058" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:107  %conv_buff_val_54_V_30 = load i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_30"/></StgValue>
</operation>

<operation id="2059" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:108  store i16 %conv_buff_val_54_V_30, i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2060" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:109  %conv_buff_val_55_V_30 = load i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_30"/></StgValue>
</operation>

<operation id="2061" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:110  store i16 %conv_buff_val_55_V_30, i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2062" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:111  %conv_buff_val_56_V_30 = load i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_30"/></StgValue>
</operation>

<operation id="2063" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:112  store i16 %conv_buff_val_56_V_30, i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2064" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:113  %conv_buff_val_57_V_30 = load i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_30"/></StgValue>
</operation>

<operation id="2065" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:114  store i16 %conv_buff_val_57_V_30, i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2066" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:115  %conv_buff_val_58_V_30 = load i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_30"/></StgValue>
</operation>

<operation id="2067" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:116  store i16 %conv_buff_val_58_V_30, i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2068" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:117  %conv_buff_val_59_V_30 = load i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_30"/></StgValue>
</operation>

<operation id="2069" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:118  store i16 %conv_buff_val_59_V_30, i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2070" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:119  %conv_buff_val_60_V_30 = load i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_30"/></StgValue>
</operation>

<operation id="2071" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:120  store i16 %conv_buff_val_60_V_30, i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2072" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:121  %conv_buff_val_61_V_30 = load i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_30"/></StgValue>
</operation>

<operation id="2073" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:122  store i16 %conv_buff_val_61_V_30, i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2074" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:123  %conv_buff_val_62_V_30 = load i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_30"/></StgValue>
</operation>

<operation id="2075" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:124  store i16 %conv_buff_val_62_V_30, i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2076" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:125  %conv_buff_val_63_V_30 = load i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_30"/></StgValue>
</operation>

<operation id="2077" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:126  store i16 %conv_buff_val_63_V_30, i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2078" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:127  %conv_buff_val_64_V_29 = load i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_64_V_29"/></StgValue>
</operation>

<operation id="2079" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:128  store i16 %conv_buff_val_64_V_29, i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2080" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:129  %conv_buff_val_65_V_29 = load i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_65_V_29"/></StgValue>
</operation>

<operation id="2081" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:130  store i16 %conv_buff_val_65_V_29, i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2082" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:131  %conv_buff_val_66_V_29 = load i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_66_V_29"/></StgValue>
</operation>

<operation id="2083" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:132  store i16 %conv_buff_val_66_V_29, i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2084" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:133  %conv_buff_val_67_V_29 = load i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_67_V_29"/></StgValue>
</operation>

<operation id="2085" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:134  store i16 %conv_buff_val_67_V_29, i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2086" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:135  %conv_buff_val_68_V_30 = load i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_30"/></StgValue>
</operation>

<operation id="2087" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:136  store i16 %conv_buff_val_68_V_30, i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2088" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:137  %conv_buff_val_69_V_30 = load i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_30"/></StgValue>
</operation>

<operation id="2089" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:138  store i16 %conv_buff_val_69_V_30, i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2090" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:139  %conv_buff_val_70_V_30 = load i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_30"/></StgValue>
</operation>

<operation id="2091" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:140  store i16 %conv_buff_val_70_V_30, i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2092" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:141  %conv_buff_val_71_V_30 = load i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_30"/></StgValue>
</operation>

<operation id="2093" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:142  store i16 %conv_buff_val_71_V_30, i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2094" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:143  %conv_buff_val_72_V_30 = load i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_30"/></StgValue>
</operation>

<operation id="2095" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:144  store i16 %conv_buff_val_72_V_30, i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2096" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:145  %conv_buff_val_73_V_30 = load i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_30"/></StgValue>
</operation>

<operation id="2097" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:146  store i16 %conv_buff_val_73_V_30, i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2098" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:147  %conv_buff_val_74_V_30 = load i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_30"/></StgValue>
</operation>

<operation id="2099" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:148  store i16 %conv_buff_val_74_V_30, i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2100" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:149  %conv_buff_val_75_V_30 = load i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_30"/></StgValue>
</operation>

<operation id="2101" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:150  store i16 %conv_buff_val_75_V_30, i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2102" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:151  %conv_buff_val_76_V_30 = load i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_30"/></StgValue>
</operation>

<operation id="2103" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:152  store i16 %conv_buff_val_76_V_30, i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2104" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:153  %conv_buff_val_77_V_30 = load i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_30"/></StgValue>
</operation>

<operation id="2105" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:154  store i16 %conv_buff_val_77_V_30, i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2106" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:155  %conv_buff_val_78_V_30 = load i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_30"/></StgValue>
</operation>

<operation id="2107" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:156  store i16 %conv_buff_val_78_V_30, i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2108" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:157  %conv_buff_val_79_V_30 = load i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_30"/></StgValue>
</operation>

<operation id="2109" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:158  store i16 %conv_buff_val_79_V_30, i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2110" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:159  %conv_buff_val_80_V_30 = load i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_30"/></StgValue>
</operation>

<operation id="2111" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:160  store i16 %conv_buff_val_80_V_30, i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2112" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:161  %conv_buff_val_81_V_30 = load i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_30"/></StgValue>
</operation>

<operation id="2113" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:162  store i16 %conv_buff_val_81_V_30, i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2114" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:163  %conv_buff_val_82_V_30 = load i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_30"/></StgValue>
</operation>

<operation id="2115" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:164  store i16 %conv_buff_val_82_V_30, i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2116" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:165  %conv_buff_val_83_V_30 = load i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_30"/></StgValue>
</operation>

<operation id="2117" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:166  store i16 %conv_buff_val_83_V_30, i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2118" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:167  %conv_buff_val_84_V_30 = load i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_30"/></StgValue>
</operation>

<operation id="2119" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:168  store i16 %conv_buff_val_84_V_30, i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2120" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:169  %conv_buff_val_85_V_30 = load i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_30"/></StgValue>
</operation>

<operation id="2121" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:170  store i16 %conv_buff_val_85_V_30, i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2122" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:171  %conv_buff_val_86_V_30 = load i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_30"/></StgValue>
</operation>

<operation id="2123" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:172  store i16 %conv_buff_val_86_V_30, i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2124" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:173  %conv_buff_val_87_V_30 = load i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_30"/></StgValue>
</operation>

<operation id="2125" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:174  store i16 %conv_buff_val_87_V_30, i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2126" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:175  %conv_buff_val_88_V_30 = load i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_30"/></StgValue>
</operation>

<operation id="2127" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:176  store i16 %conv_buff_val_88_V_30, i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2128" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:177  %conv_buff_val_89_V_30 = load i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_30"/></StgValue>
</operation>

<operation id="2129" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:178  store i16 %conv_buff_val_89_V_30, i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2130" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:179  %conv_buff_val_90_V_30 = load i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_30"/></StgValue>
</operation>

<operation id="2131" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:180  store i16 %conv_buff_val_90_V_30, i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2132" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:181  %conv_buff_val_91_V_30 = load i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_30"/></StgValue>
</operation>

<operation id="2133" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:182  store i16 %conv_buff_val_91_V_30, i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2134" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:183  %conv_buff_val_92_V_30 = load i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_30"/></StgValue>
</operation>

<operation id="2135" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:184  store i16 %conv_buff_val_92_V_30, i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2136" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:185  %conv_buff_val_93_V_30 = load i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_30"/></StgValue>
</operation>

<operation id="2137" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:186  store i16 %conv_buff_val_93_V_30, i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2138" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:187  %conv_buff_val_94_V_30 = load i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_30"/></StgValue>
</operation>

<operation id="2139" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:188  store i16 %conv_buff_val_94_V_30, i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2140" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:189  %conv_buff_val_95_V_30 = load i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_30"/></StgValue>
</operation>

<operation id="2141" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:190  store i16 %conv_buff_val_95_V_30, i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2142" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:191  %conv_buff_val_96_V_29 = load i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_96_V_29"/></StgValue>
</operation>

<operation id="2143" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:192  store i16 %conv_buff_val_96_V_29, i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2144" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:193  %conv_buff_val_97_V_29 = load i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_97_V_29"/></StgValue>
</operation>

<operation id="2145" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:194  store i16 %conv_buff_val_97_V_29, i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2146" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:195  %conv_buff_val_98_V_29 = load i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_98_V_29"/></StgValue>
</operation>

<operation id="2147" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:196  store i16 %conv_buff_val_98_V_29, i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2148" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.2.0:197  %conv_buff_val_99_V_29 = load i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_99_V_29"/></StgValue>
</operation>

<operation id="2149" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:198  store i16 %conv_buff_val_99_V_29, i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2150" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.2.0:199  store i16 %tmp_V_750, i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i127.2.0:200  br label %._crit_edge112.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="2152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:61  %p_069_0_1_2_cast3 = sext i16 %conv_buff_val_34_V_27 to i24

]]></Node>
<StgValue><ssdm name="p_069_0_1_2_cast3"/></StgValue>
</operation>

<operation id="2153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="25" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:126  %p_069_0_3_1_cast = sext i16 %conv_buff_val_97_V_27 to i25

]]></Node>
<StgValue><ssdm name="p_069_0_3_1_cast"/></StgValue>
</operation>

<operation id="2154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:127  %p_069_0_3_1_cast1 = sext i16 %conv_buff_val_97_V_27 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_3_1_cast1"/></StgValue>
</operation>

<operation id="2155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:128  %p_069_0_3_1_cast2 = sext i16 %conv_buff_val_97_V_27 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_3_1_cast2"/></StgValue>
</operation>

<operation id="2156" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader107.loopexit:129  %p_Val2_24_0_3_1 = mul i25 %p_069_0_3_1_cast, 141

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_3_1"/></StgValue>
</operation>

<operation id="2157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:131  %tmp_101_0_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_69, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_3_1"/></StgValue>
</operation>

<operation id="2158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="28" op_0_bw="25">
<![CDATA[
.preheader107.loopexit:132  %tmp_1023_0_3_1_cast = sext i25 %p_Val2_24_0_3_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_3_1_cast"/></StgValue>
</operation>

<operation id="2159" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:133  %p_Val2_25_0_3_1 = add i28 %tmp_101_0_3_1, %tmp_1023_0_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_3_1"/></StgValue>
</operation>

<operation id="2160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:135  %p_069_0_3_2_cast1 = sext i16 %conv_buff_val_98_V_27 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_3_2_cast1"/></StgValue>
</operation>

<operation id="2161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:136  %p_069_0_3_2_cast2 = sext i16 %conv_buff_val_98_V_27 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_3_2_cast2"/></StgValue>
</operation>

<operation id="2162" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:138  %p_Val2_24_0_3_2 = mul i26 %p_069_0_3_2_cast2, -357

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_3_2"/></StgValue>
</operation>

<operation id="2163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:139  %tmp_70 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_3_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:140  %tmp_101_0_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_70, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_3_2"/></StgValue>
</operation>

<operation id="2165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:141  %tmp_1023_0_3_2_cast = sext i26 %p_Val2_24_0_3_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_3_2_cast"/></StgValue>
</operation>

<operation id="2166" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:142  %p_Val2_25_0_3_2 = add i28 %tmp_101_0_3_2, %tmp_1023_0_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_3_2"/></StgValue>
</operation>

<operation id="2167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="26" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:144  %p_069_0_3_3_cast = sext i16 %conv_buff_val_99_V_27 to i26

]]></Node>
<StgValue><ssdm name="p_069_0_3_3_cast"/></StgValue>
</operation>

<operation id="2168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="27" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:145  %p_069_0_3_3_cast1 = sext i16 %conv_buff_val_99_V_27 to i27

]]></Node>
<StgValue><ssdm name="p_069_0_3_3_cast1"/></StgValue>
</operation>

<operation id="2169" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:146  %p_Val2_24_0_3_3 = mul i27 %p_069_0_3_3_cast1, 744

]]></Node>
<StgValue><ssdm name="p_Val2_24_0_3_3"/></StgValue>
</operation>

<operation id="2170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:147  %tmp_71 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_3_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="2171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:148  %tmp_101_0_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_71, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_0_3_3"/></StgValue>
</operation>

<operation id="2172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:149  %tmp_1023_0_3_3_cast = sext i27 %p_Val2_24_0_3_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_0_3_3_cast"/></StgValue>
</operation>

<operation id="2173" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:150  %p_Val2_25_0_3_3 = add i28 %tmp_101_0_3_3, %tmp_1023_0_3_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_0_3_3"/></StgValue>
</operation>

<operation id="2174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:151  %sum_V_0_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_0_3_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="sum_V_0_3_3"/></StgValue>
</operation>

<operation id="2175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="15" op_0_bw="15" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:152  %tmp_13 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_0_3_3, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2176" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:229  %p_Val2_24_1_3_1 = mul i27 %p_069_0_3_1_cast1, 532

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_3_1"/></StgValue>
</operation>

<operation id="2177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:231  %tmp_101_1_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_84, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_3_1"/></StgValue>
</operation>

<operation id="2178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:232  %tmp_1023_1_3_1_cast = sext i27 %p_Val2_24_1_3_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_3_1_cast"/></StgValue>
</operation>

<operation id="2179" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:233  %p_Val2_25_1_3_1 = add i28 %tmp_101_1_3_1, %tmp_1023_1_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_3_1"/></StgValue>
</operation>

<operation id="2180" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:234  %p_Val2_24_1_3_2 = mul i27 %p_069_0_3_2_cast1, 546

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_3_2"/></StgValue>
</operation>

<operation id="2181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:235  %tmp_85 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_3_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="2182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:236  %tmp_101_1_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_85, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_3_2"/></StgValue>
</operation>

<operation id="2183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:237  %tmp_1023_1_3_2_cast = sext i27 %p_Val2_24_1_3_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_3_2_cast"/></StgValue>
</operation>

<operation id="2184" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:238  %p_Val2_25_1_3_2 = add i28 %tmp_101_1_3_2, %tmp_1023_1_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_3_2"/></StgValue>
</operation>

<operation id="2185" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:239  %p_Val2_24_1_3_3 = mul i26 %p_069_0_3_3_cast, -421

]]></Node>
<StgValue><ssdm name="p_Val2_24_1_3_3"/></StgValue>
</operation>

<operation id="2186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:240  %tmp_86 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_3_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="2187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:241  %tmp_101_1_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_86, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_1_3_3"/></StgValue>
</operation>

<operation id="2188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:242  %tmp_1023_1_3_3_cast = sext i26 %p_Val2_24_1_3_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_1_3_3_cast"/></StgValue>
</operation>

<operation id="2189" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:243  %p_Val2_25_1_3_3 = add i28 %tmp_101_1_3_3, %tmp_1023_1_3_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_1_3_3"/></StgValue>
</operation>

<operation id="2190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:244  %sum_V_1_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_1_3_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="sum_V_1_3_3"/></StgValue>
</operation>

<operation id="2191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="15" op_0_bw="15" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:245  %tmp_17 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_1_3_3, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2192" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:314  %p_Val2_24_2_3_1 = mul i26 %p_069_0_3_1_cast2, 487

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_3_1"/></StgValue>
</operation>

<operation id="2193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:316  %tmp_101_2_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_99, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_3_1"/></StgValue>
</operation>

<operation id="2194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:317  %tmp_1023_2_3_1_cast = sext i26 %p_Val2_24_2_3_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_3_1_cast"/></StgValue>
</operation>

<operation id="2195" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:318  %p_Val2_25_2_3_1 = add i28 %tmp_101_2_3_1, %tmp_1023_2_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_3_1"/></StgValue>
</operation>

<operation id="2196" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:319  %p_Val2_24_2_3_2 = mul i26 %p_069_0_3_2_cast2, 267

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_3_2"/></StgValue>
</operation>

<operation id="2197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:320  %tmp_100 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_3_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:321  %tmp_101_2_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_100, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_3_2"/></StgValue>
</operation>

<operation id="2199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:322  %tmp_1023_2_3_2_cast = sext i26 %p_Val2_24_2_3_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_3_2_cast"/></StgValue>
</operation>

<operation id="2200" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:323  %p_Val2_25_2_3_2 = add i28 %tmp_101_2_3_2, %tmp_1023_2_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_3_2"/></StgValue>
</operation>

<operation id="2201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:329  %tmp_101 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_3_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2202" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:400  %p_Val2_24_3_3 = mul i26 %p_069_0_3_cast, -410

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_3"/></StgValue>
</operation>

<operation id="2203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:402  %tmp_101_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_113, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_3"/></StgValue>
</operation>

<operation id="2204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:403  %tmp_1023_3_3_cast = sext i26 %p_Val2_24_3_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_3_cast"/></StgValue>
</operation>

<operation id="2205" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:404  %p_Val2_25_3_3 = add i28 %tmp_101_3_3, %tmp_1023_3_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_3"/></StgValue>
</operation>

<operation id="2206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader107.loopexit:405  %p_shl18 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %conv_buff_val_97_V_27, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="2207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="23" op_0_bw="22">
<![CDATA[
.preheader107.loopexit:406  %p_shl18_cast = sext i22 %p_shl18 to i23

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="2208" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader107.loopexit:407  %p_neg1 = sub i23 0, %p_shl18_cast

]]></Node>
<StgValue><ssdm name="p_neg1"/></StgValue>
</operation>

<operation id="2209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader107.loopexit:408  %p_shl20 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %conv_buff_val_97_V_27, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="2210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="23" op_0_bw="20">
<![CDATA[
.preheader107.loopexit:409  %p_shl20_cast = sext i20 %p_shl20 to i23

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="2211" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader107.loopexit:410  %p_Val2_24_3_3_1 = sub i23 %p_neg1, %p_shl20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_3_1"/></StgValue>
</operation>

<operation id="2212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:411  %tmp_114 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="2213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:412  %tmp_101_3_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_114, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_3_1"/></StgValue>
</operation>

<operation id="2214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="28" op_0_bw="23">
<![CDATA[
.preheader107.loopexit:413  %tmp_1023_3_3_1_cast = sext i23 %p_Val2_24_3_3_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_3_1_cast"/></StgValue>
</operation>

<operation id="2215" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:414  %p_Val2_25_3_3_1 = add i28 %tmp_101_3_3_1, %tmp_1023_3_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_3_1"/></StgValue>
</operation>

<operation id="2216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:416  %tmp_115 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_3_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
.preheader107.loopexit:480  %p_shl15 = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %conv_buff_val_66_V_27, i9 0)

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="2218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="26" op_0_bw="25">
<![CDATA[
.preheader107.loopexit:481  %p_shl15_cast = sext i25 %p_shl15 to i26

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="2219" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:482  %p_neg2 = sub i26 0, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="p_neg2"/></StgValue>
</operation>

<operation id="2220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader107.loopexit:483  %p_shl17 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %conv_buff_val_66_V_27, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="2221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="26" op_0_bw="21">
<![CDATA[
.preheader107.loopexit:484  %p_shl17_cast = sext i21 %p_shl17 to i26

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="2222" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:485  %p_Val2_24_4_2_2 = sub i26 %p_neg2, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_2_2"/></StgValue>
</operation>

<operation id="2223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:487  %tmp_101_4_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_126, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_2_2"/></StgValue>
</operation>

<operation id="2224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:488  %tmp_1023_4_2_2_cast = sext i26 %p_Val2_24_4_2_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_2_2_cast"/></StgValue>
</operation>

<operation id="2225" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:489  %p_Val2_25_4_2_2 = add i28 %tmp_101_4_2_2, %tmp_1023_4_2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_2_2"/></StgValue>
</operation>

<operation id="2226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:491  %tmp_127 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_2_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2227" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:557  %p_Val2_24_5_1_3 = mul i27 %p_069_0_1_3_cast3, -678

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_1_3"/></StgValue>
</operation>

<operation id="2228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:559  %tmp_101_5_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_138, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_1_3"/></StgValue>
</operation>

<operation id="2229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:560  %tmp_1023_5_1_3_cast = sext i27 %p_Val2_24_5_1_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_1_3_cast"/></StgValue>
</operation>

<operation id="2230" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:561  %p_Val2_25_5_1_3 = add i28 %tmp_101_5_1_3, %tmp_1023_5_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_1_3"/></StgValue>
</operation>

<operation id="2231" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:562  %p_Val2_24_5_2 = mul i27 %p_069_0_2_cast2, -617

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_2"/></StgValue>
</operation>

<operation id="2232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:563  %tmp_139 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_1_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:564  %tmp_101_5_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_139, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_2"/></StgValue>
</operation>

<operation id="2234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:565  %tmp_1023_5_2_cast = sext i27 %p_Val2_24_5_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_2_cast"/></StgValue>
</operation>

<operation id="2235" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:566  %p_Val2_25_5_2 = add i28 %tmp_101_5_2, %tmp_1023_5_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_2"/></StgValue>
</operation>

<operation id="2236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:568  %tmp_140 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="2237" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:634  %p_Val2_24_6_1_1 = mul i27 %p_069_0_1_1_cast, -545

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_1_1"/></StgValue>
</operation>

<operation id="2238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:636  %tmp_101_6_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_150, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_1_1"/></StgValue>
</operation>

<operation id="2239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:637  %tmp_1023_6_1_1_cast = sext i27 %p_Val2_24_6_1_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_1_1_cast"/></StgValue>
</operation>

<operation id="2240" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:638  %p_Val2_25_6_1_1 = add i28 %tmp_101_6_1_1, %tmp_1023_6_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_1_1"/></StgValue>
</operation>

<operation id="2241" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader107.loopexit:639  %p_Val2_24_6_1_2 = mul i24 %p_069_0_1_2_cast3, -73

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_1_2"/></StgValue>
</operation>

<operation id="2242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:640  %tmp_151 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_1_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:641  %tmp_101_6_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_151, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_1_2"/></StgValue>
</operation>

<operation id="2244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="28" op_0_bw="24">
<![CDATA[
.preheader107.loopexit:642  %tmp_1023_6_1_2_cast = sext i24 %p_Val2_24_6_1_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_1_2_cast"/></StgValue>
</operation>

<operation id="2245" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:643  %p_Val2_25_6_1_2 = add i28 %tmp_101_6_1_2, %tmp_1023_6_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_1_2"/></StgValue>
</operation>

<operation id="2246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:645  %tmp_152 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_1_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2247" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:718  %p_Val2_24_7_0_2 = mul i26 %p_069_0_0_2_cast1, -301

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_0_2"/></StgValue>
</operation>

<operation id="2248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:720  %tmp_101_7_0_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_162, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_0_2"/></StgValue>
</operation>

<operation id="2249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:721  %tmp_1023_7_0_2_cast = sext i26 %p_Val2_24_7_0_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_0_2_cast"/></StgValue>
</operation>

<operation id="2250" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:722  %p_Val2_25_7_0_2 = add i28 %tmp_101_7_0_2, %tmp_1023_7_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_0_2"/></StgValue>
</operation>

<operation id="2251" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:723  %p_Val2_24_7_0_3 = mul i26 %p_069_0_0_3_cast2, -325

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_0_3"/></StgValue>
</operation>

<operation id="2252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:724  %tmp_163 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_0_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:725  %tmp_101_7_0_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_163, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_0_3"/></StgValue>
</operation>

<operation id="2254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:726  %tmp_1023_7_0_3_cast = sext i26 %p_Val2_24_7_0_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_0_3_cast"/></StgValue>
</operation>

<operation id="2255" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:727  %p_Val2_25_7_0_3 = add i28 %tmp_101_7_0_3, %tmp_1023_7_0_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_0_3"/></StgValue>
</operation>

<operation id="2256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:729  %tmp_164 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_0_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2257" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge112.2:0  %tmp_3_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %in_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="2258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge112.2:1  br i1 %tmp_3_3, label %.preheader.i.i127.3.0, label %._crit_edge112.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2259" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:1  %conv_buff_val_1_V_l_29 = load i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_1_V_l_29"/></StgValue>
</operation>

<operation id="2260" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:3  %conv_buff_val_2_V_l_29 = load i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_2_V_l_29"/></StgValue>
</operation>

<operation id="2261" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:5  %conv_buff_val_3_V_l_29 = load i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_3_V_l_29"/></StgValue>
</operation>

<operation id="2262" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:7  %conv_buff_val_4_V_l_30 = load i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_l_30"/></StgValue>
</operation>

<operation id="2263" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:9  %conv_buff_val_5_V_l_30 = load i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_l_30"/></StgValue>
</operation>

<operation id="2264" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:11  %conv_buff_val_6_V_l_30 = load i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_l_30"/></StgValue>
</operation>

<operation id="2265" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:13  %conv_buff_val_7_V_l_30 = load i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_l_30"/></StgValue>
</operation>

<operation id="2266" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:15  %conv_buff_val_8_V_l_30 = load i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_l_30"/></StgValue>
</operation>

<operation id="2267" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:17  %conv_buff_val_9_V_l_30 = load i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_l_30"/></StgValue>
</operation>

<operation id="2268" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:19  %conv_buff_val_10_V_32 = load i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_32"/></StgValue>
</operation>

<operation id="2269" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:21  %conv_buff_val_11_V_32 = load i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_32"/></StgValue>
</operation>

<operation id="2270" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:23  %conv_buff_val_12_V_32 = load i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_32"/></StgValue>
</operation>

<operation id="2271" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:25  %conv_buff_val_13_V_32 = load i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_32"/></StgValue>
</operation>

<operation id="2272" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:27  %conv_buff_val_14_V_32 = load i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_32"/></StgValue>
</operation>

<operation id="2273" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:29  %conv_buff_val_15_V_32 = load i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_32"/></StgValue>
</operation>

<operation id="2274" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:31  %conv_buff_val_16_V_31 = load i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_31"/></StgValue>
</operation>

<operation id="2275" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:33  %conv_buff_val_17_V_31 = load i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_31"/></StgValue>
</operation>

<operation id="2276" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:35  %conv_buff_val_18_V_31 = load i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_31"/></StgValue>
</operation>

<operation id="2277" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:37  %conv_buff_val_19_V_31 = load i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_31"/></StgValue>
</operation>

<operation id="2278" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:39  %conv_buff_val_20_V_31 = load i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_31"/></StgValue>
</operation>

<operation id="2279" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:41  %conv_buff_val_21_V_31 = load i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_31"/></StgValue>
</operation>

<operation id="2280" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:43  %conv_buff_val_22_V_31 = load i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_31"/></StgValue>
</operation>

<operation id="2281" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:45  %conv_buff_val_23_V_31 = load i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_31"/></StgValue>
</operation>

<operation id="2282" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:47  %conv_buff_val_24_V_31 = load i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_31"/></StgValue>
</operation>

<operation id="2283" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:49  %conv_buff_val_25_V_31 = load i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_31"/></StgValue>
</operation>

<operation id="2284" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:51  %conv_buff_val_26_V_31 = load i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_31"/></StgValue>
</operation>

<operation id="2285" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:53  %conv_buff_val_27_V_31 = load i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_31"/></StgValue>
</operation>

<operation id="2286" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:55  %conv_buff_val_28_V_31 = load i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_31"/></StgValue>
</operation>

<operation id="2287" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:57  %conv_buff_val_29_V_31 = load i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_31"/></StgValue>
</operation>

<operation id="2288" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:59  %conv_buff_val_30_V_31 = load i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_31"/></StgValue>
</operation>

<operation id="2289" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:61  %conv_buff_val_31_V_31 = load i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_31"/></StgValue>
</operation>

<operation id="2290" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:63  %conv_buff_val_32_V_30 = load i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_32_V_30"/></StgValue>
</operation>

<operation id="2291" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:65  %conv_buff_val_33_V_30 = load i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_33_V_30"/></StgValue>
</operation>

<operation id="2292" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:67  %conv_buff_val_34_V_30 = load i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_34_V_30"/></StgValue>
</operation>

<operation id="2293" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:69  %conv_buff_val_35_V_30 = load i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_35_V_30"/></StgValue>
</operation>

<operation id="2294" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:71  %conv_buff_val_36_V_31 = load i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_31"/></StgValue>
</operation>

<operation id="2295" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:73  %conv_buff_val_37_V_31 = load i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_31"/></StgValue>
</operation>

<operation id="2296" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:75  %conv_buff_val_38_V_31 = load i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_31"/></StgValue>
</operation>

<operation id="2297" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:77  %conv_buff_val_39_V_31 = load i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_31"/></StgValue>
</operation>

<operation id="2298" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:79  %conv_buff_val_40_V_31 = load i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_31"/></StgValue>
</operation>

<operation id="2299" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:81  %conv_buff_val_41_V_31 = load i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_31"/></StgValue>
</operation>

<operation id="2300" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:83  %conv_buff_val_42_V_31 = load i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_31"/></StgValue>
</operation>

<operation id="2301" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:85  %conv_buff_val_43_V_31 = load i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_31"/></StgValue>
</operation>

<operation id="2302" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:87  %conv_buff_val_44_V_31 = load i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_31"/></StgValue>
</operation>

<operation id="2303" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:89  %conv_buff_val_45_V_31 = load i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_31"/></StgValue>
</operation>

<operation id="2304" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:91  %conv_buff_val_46_V_31 = load i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_31"/></StgValue>
</operation>

<operation id="2305" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:93  %conv_buff_val_47_V_31 = load i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_31"/></StgValue>
</operation>

<operation id="2306" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:95  %conv_buff_val_48_V_31 = load i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_31"/></StgValue>
</operation>

<operation id="2307" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:97  %conv_buff_val_49_V_31 = load i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_31"/></StgValue>
</operation>

<operation id="2308" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:99  %conv_buff_val_50_V_31 = load i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_31"/></StgValue>
</operation>

<operation id="2309" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:101  %conv_buff_val_51_V_31 = load i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_31"/></StgValue>
</operation>

<operation id="2310" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:103  %conv_buff_val_52_V_31 = load i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_31"/></StgValue>
</operation>

<operation id="2311" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:105  %conv_buff_val_53_V_31 = load i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_31"/></StgValue>
</operation>

<operation id="2312" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:107  %conv_buff_val_54_V_31 = load i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_31"/></StgValue>
</operation>

<operation id="2313" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:109  %conv_buff_val_55_V_31 = load i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_31"/></StgValue>
</operation>

<operation id="2314" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:111  %conv_buff_val_56_V_31 = load i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_31"/></StgValue>
</operation>

<operation id="2315" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:113  %conv_buff_val_57_V_31 = load i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_31"/></StgValue>
</operation>

<operation id="2316" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:115  %conv_buff_val_58_V_31 = load i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_31"/></StgValue>
</operation>

<operation id="2317" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:117  %conv_buff_val_59_V_31 = load i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_31"/></StgValue>
</operation>

<operation id="2318" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:119  %conv_buff_val_60_V_31 = load i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_31"/></StgValue>
</operation>

<operation id="2319" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:121  %conv_buff_val_61_V_31 = load i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_31"/></StgValue>
</operation>

<operation id="2320" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:123  %conv_buff_val_62_V_31 = load i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_31"/></StgValue>
</operation>

<operation id="2321" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:125  %conv_buff_val_63_V_31 = load i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_31"/></StgValue>
</operation>

<operation id="2322" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:127  %conv_buff_val_64_V_30 = load i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_64_V_30"/></StgValue>
</operation>

<operation id="2323" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:129  %conv_buff_val_65_V_30 = load i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_65_V_30"/></StgValue>
</operation>

<operation id="2324" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:131  %conv_buff_val_66_V_30 = load i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_66_V_30"/></StgValue>
</operation>

<operation id="2325" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:133  %conv_buff_val_67_V_30 = load i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_67_V_30"/></StgValue>
</operation>

<operation id="2326" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:135  %conv_buff_val_68_V_31 = load i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_31"/></StgValue>
</operation>

<operation id="2327" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:137  %conv_buff_val_69_V_31 = load i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_31"/></StgValue>
</operation>

<operation id="2328" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:139  %conv_buff_val_70_V_31 = load i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_31"/></StgValue>
</operation>

<operation id="2329" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:141  %conv_buff_val_71_V_31 = load i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_31"/></StgValue>
</operation>

<operation id="2330" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:143  %conv_buff_val_72_V_31 = load i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_31"/></StgValue>
</operation>

<operation id="2331" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:145  %conv_buff_val_73_V_31 = load i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_31"/></StgValue>
</operation>

<operation id="2332" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:147  %conv_buff_val_74_V_31 = load i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_31"/></StgValue>
</operation>

<operation id="2333" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:149  %conv_buff_val_75_V_31 = load i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_31"/></StgValue>
</operation>

<operation id="2334" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:151  %conv_buff_val_76_V_31 = load i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_31"/></StgValue>
</operation>

<operation id="2335" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:153  %conv_buff_val_77_V_31 = load i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_31"/></StgValue>
</operation>

<operation id="2336" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:155  %conv_buff_val_78_V_31 = load i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_31"/></StgValue>
</operation>

<operation id="2337" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:157  %conv_buff_val_79_V_31 = load i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_31"/></StgValue>
</operation>

<operation id="2338" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:159  %conv_buff_val_80_V_31 = load i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_31"/></StgValue>
</operation>

<operation id="2339" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:161  %conv_buff_val_81_V_31 = load i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_31"/></StgValue>
</operation>

<operation id="2340" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:163  %conv_buff_val_82_V_31 = load i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_31"/></StgValue>
</operation>

<operation id="2341" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:165  %conv_buff_val_83_V_31 = load i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_31"/></StgValue>
</operation>

<operation id="2342" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:167  %conv_buff_val_84_V_31 = load i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_31"/></StgValue>
</operation>

<operation id="2343" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:169  %conv_buff_val_85_V_31 = load i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_31"/></StgValue>
</operation>

<operation id="2344" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:171  %conv_buff_val_86_V_31 = load i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_31"/></StgValue>
</operation>

<operation id="2345" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:173  %conv_buff_val_87_V_31 = load i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_31"/></StgValue>
</operation>

<operation id="2346" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:175  %conv_buff_val_88_V_31 = load i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_31"/></StgValue>
</operation>

<operation id="2347" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:177  %conv_buff_val_89_V_31 = load i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_31"/></StgValue>
</operation>

<operation id="2348" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:179  %conv_buff_val_90_V_31 = load i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_31"/></StgValue>
</operation>

<operation id="2349" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:181  %conv_buff_val_91_V_31 = load i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_31"/></StgValue>
</operation>

<operation id="2350" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:183  %conv_buff_val_92_V_31 = load i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_31"/></StgValue>
</operation>

<operation id="2351" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:185  %conv_buff_val_93_V_31 = load i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_31"/></StgValue>
</operation>

<operation id="2352" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:187  %conv_buff_val_94_V_31 = load i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_31"/></StgValue>
</operation>

<operation id="2353" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:189  %conv_buff_val_95_V_31 = load i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_31"/></StgValue>
</operation>

<operation id="2354" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:191  %conv_buff_val_96_V_30 = load i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_96_V_30"/></StgValue>
</operation>

<operation id="2355" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:193  %conv_buff_val_97_V_30 = load i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_97_V_30"/></StgValue>
</operation>

<operation id="2356" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:195  %conv_buff_val_98_V_30 = load i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_98_V_30"/></StgValue>
</operation>

<operation id="2357" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:197  %conv_buff_val_99_V_30 = load i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_99_V_30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="2358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="23" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:107  %p_069_0_2_3_cast1 = sext i16 %conv_buff_val_67_V_27 to i23

]]></Node>
<StgValue><ssdm name="p_069_0_2_3_cast1"/></StgValue>
</operation>

<operation id="2359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="25" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:108  %p_069_0_2_3_cast2 = sext i16 %conv_buff_val_67_V_27 to i25

]]></Node>
<StgValue><ssdm name="p_069_0_2_3_cast2"/></StgValue>
</operation>

<operation id="2360" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:153  %p_Val2_s = add i16 %sum_V_0_3_3, 1568

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="2361" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader107.loopexit:154  %p_Val2_22_cast = add i15 %tmp_13, 1568

]]></Node>
<StgValue><ssdm name="p_Val2_22_cast"/></StgValue>
</operation>

<operation id="2362" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:155  %tmp_i = icmp sgt i16 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="2363" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader107.loopexit:156  %tmp_V = select i1 %tmp_i, i15 %p_Val2_22_cast, i15 0

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="2364" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:246  %p_Val2_22_1 = add i16 %sum_V_1_3_3, -2115

]]></Node>
<StgValue><ssdm name="p_Val2_22_1"/></StgValue>
</operation>

<operation id="2365" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader107.loopexit:247  %p_Val2_22_1_cast = add i15 %tmp_17, -2115

]]></Node>
<StgValue><ssdm name="p_Val2_22_1_cast"/></StgValue>
</operation>

<operation id="2366" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:248  %tmp_i1 = icmp sgt i16 %p_Val2_22_1, 0

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="2367" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader107.loopexit:249  %tmp_V_740 = select i1 %tmp_i1, i15 %p_Val2_22_1_cast, i15 0

]]></Node>
<StgValue><ssdm name="tmp_V_740"/></StgValue>
</operation>

<operation id="2368" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:415  %p_Val2_24_3_3_2 = mul i26 %p_069_0_3_2_cast2, -458

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_3_2"/></StgValue>
</operation>

<operation id="2369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:417  %tmp_101_3_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_115, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_3_2"/></StgValue>
</operation>

<operation id="2370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:418  %tmp_1023_3_3_2_cast = sext i26 %p_Val2_24_3_3_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_3_2_cast"/></StgValue>
</operation>

<operation id="2371" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:419  %p_Val2_25_3_3_2 = add i28 %tmp_101_3_3_2, %tmp_1023_3_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_3_2"/></StgValue>
</operation>

<operation id="2372" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:420  %p_Val2_24_3_3_3 = mul i26 %p_069_0_3_3_cast, 374

]]></Node>
<StgValue><ssdm name="p_Val2_24_3_3_3"/></StgValue>
</operation>

<operation id="2373" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:421  %tmp_116 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_3_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="2374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:422  %tmp_101_3_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_116, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_3_3_3"/></StgValue>
</operation>

<operation id="2375" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:423  %tmp_1023_3_3_3_cast = sext i26 %p_Val2_24_3_3_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_3_3_3_cast"/></StgValue>
</operation>

<operation id="2376" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:424  %p_Val2_25_3_3_3 = add i28 %tmp_101_3_3_3, %tmp_1023_3_3_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_3_3_3"/></StgValue>
</operation>

<operation id="2377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:425  %sum_V_3_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_3_3_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="sum_V_3_3_3"/></StgValue>
</operation>

<operation id="2378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="15" op_0_bw="15" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:426  %tmp_24 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_3_3_3, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="2379" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:427  %p_Val2_22_3 = add i16 %sum_V_3_3_3, -1660

]]></Node>
<StgValue><ssdm name="p_Val2_22_3"/></StgValue>
</operation>

<operation id="2380" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:429  %tmp_i3 = icmp sgt i16 %p_Val2_22_3, 0

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="2381" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader107.loopexit:490  %p_Val2_24_4_2_3 = mul i23 %p_069_0_2_3_cast1, -54

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_2_3"/></StgValue>
</operation>

<operation id="2382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:492  %tmp_101_4_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_127, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_2_3"/></StgValue>
</operation>

<operation id="2383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="28" op_0_bw="23">
<![CDATA[
.preheader107.loopexit:493  %tmp_1023_4_2_3_cast = sext i23 %p_Val2_24_4_2_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_2_3_cast"/></StgValue>
</operation>

<operation id="2384" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:494  %p_Val2_25_4_2_3 = add i28 %tmp_101_4_2_3, %tmp_1023_4_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_2_3"/></StgValue>
</operation>

<operation id="2385" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:495  %p_Val2_24_4_3 = mul i27 %p_069_0_3_cast2, 532

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_3"/></StgValue>
</operation>

<operation id="2386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:496  %tmp_128 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_2_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="2387" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:497  %tmp_101_4_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_128, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_3"/></StgValue>
</operation>

<operation id="2388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:498  %tmp_1023_4_3_cast = sext i27 %p_Val2_24_4_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_3_cast"/></StgValue>
</operation>

<operation id="2389" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:499  %p_Val2_25_4_3 = add i28 %tmp_101_4_3, %tmp_1023_4_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_3"/></StgValue>
</operation>

<operation id="2390" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:500  %p_Val2_24_4_3_1 = mul i27 %p_069_0_3_1_cast1, -573

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_3_1"/></StgValue>
</operation>

<operation id="2391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:501  %tmp_129 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:502  %tmp_101_4_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_129, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_3_1"/></StgValue>
</operation>

<operation id="2393" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:503  %tmp_1023_4_3_1_cast = sext i27 %p_Val2_24_4_3_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_3_1_cast"/></StgValue>
</operation>

<operation id="2394" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:504  %p_Val2_25_4_3_1 = add i28 %tmp_101_4_3_1, %tmp_1023_4_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_3_1"/></StgValue>
</operation>

<operation id="2395" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:508  %tmp_131 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_3_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2396" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:567  %p_Val2_24_5_2_1 = mul i27 %p_069_0_2_1_cast2, 566

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_2_1"/></StgValue>
</operation>

<operation id="2397" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:569  %tmp_101_5_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_140, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_2_1"/></StgValue>
</operation>

<operation id="2398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:570  %tmp_1023_5_2_1_cast = sext i27 %p_Val2_24_5_2_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_2_1_cast"/></StgValue>
</operation>

<operation id="2399" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:571  %p_Val2_25_5_2_1 = add i28 %tmp_101_5_2_1, %tmp_1023_5_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_2_1"/></StgValue>
</operation>

<operation id="2400" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:572  %p_Val2_24_5_2_2 = mul i27 %p_069_0_2_2_cast1, 823

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_2_2"/></StgValue>
</operation>

<operation id="2401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:573  %tmp_141 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_2_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:574  %tmp_101_5_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_141, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_2_2"/></StgValue>
</operation>

<operation id="2403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:575  %tmp_1023_5_2_2_cast = sext i27 %p_Val2_24_5_2_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_2_2_cast"/></StgValue>
</operation>

<operation id="2404" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:576  %p_Val2_25_5_2_2 = add i28 %tmp_101_5_2_2, %tmp_1023_5_2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_2_2"/></StgValue>
</operation>

<operation id="2405" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader107.loopexit:577  %p_Val2_24_5_2_3 = mul i25 %p_069_0_2_3_cast2, 245

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_2_3"/></StgValue>
</operation>

<operation id="2406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:578  %tmp_142 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_2_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2407" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:579  %tmp_101_5_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_142, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_2_3"/></StgValue>
</operation>

<operation id="2408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="28" op_0_bw="25">
<![CDATA[
.preheader107.loopexit:580  %tmp_1023_5_2_3_cast = sext i25 %p_Val2_24_5_2_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_2_3_cast"/></StgValue>
</operation>

<operation id="2409" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:581  %p_Val2_25_5_2_3 = add i28 %tmp_101_5_2_3, %tmp_1023_5_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_2_3"/></StgValue>
</operation>

<operation id="2410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:583  %tmp_143 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_2_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2411" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:644  %p_Val2_24_6_1_3 = mul i27 %p_069_0_1_3_cast3, 775

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_1_3"/></StgValue>
</operation>

<operation id="2412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:646  %tmp_101_6_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_152, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_1_3"/></StgValue>
</operation>

<operation id="2413" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:647  %tmp_1023_6_1_3_cast = sext i27 %p_Val2_24_6_1_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_1_3_cast"/></StgValue>
</operation>

<operation id="2414" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:648  %p_Val2_25_6_1_3 = add i28 %tmp_101_6_1_3, %tmp_1023_6_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_1_3"/></StgValue>
</operation>

<operation id="2415" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:649  %p_Val2_24_6_2 = mul i27 %p_069_0_2_cast2, 711

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_2"/></StgValue>
</operation>

<operation id="2416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:650  %tmp_153 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_1_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:651  %tmp_101_6_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_153, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_2"/></StgValue>
</operation>

<operation id="2418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:652  %tmp_1023_6_2_cast = sext i27 %p_Val2_24_6_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_2_cast"/></StgValue>
</operation>

<operation id="2419" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:653  %p_Val2_25_6_2 = add i28 %tmp_101_6_2, %tmp_1023_6_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_2"/></StgValue>
</operation>

<operation id="2420" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:654  %p_Val2_24_6_2_1 = mul i26 %p_069_0_2_1_cast3, 464

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_2_1"/></StgValue>
</operation>

<operation id="2421" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:655  %tmp_154 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:656  %tmp_101_6_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_154, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_2_1"/></StgValue>
</operation>

<operation id="2423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:657  %tmp_1023_6_2_1_cast = sext i26 %p_Val2_24_6_2_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_2_1_cast"/></StgValue>
</operation>

<operation id="2424" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:658  %p_Val2_25_6_2_1 = add i28 %tmp_101_6_2_1, %tmp_1023_6_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_2_1"/></StgValue>
</operation>

<operation id="2425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:660  %tmp_155 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_2_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2426" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:728  %p_Val2_24_7_1 = mul i26 %p_069_0_1_cast1, 437

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_1"/></StgValue>
</operation>

<operation id="2427" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:730  %tmp_101_7_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_164, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_1"/></StgValue>
</operation>

<operation id="2428" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:731  %tmp_1023_7_1_cast = sext i26 %p_Val2_24_7_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_1_cast"/></StgValue>
</operation>

<operation id="2429" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:732  %p_Val2_25_7_1 = add i28 %tmp_101_7_1, %tmp_1023_7_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_1"/></StgValue>
</operation>

<operation id="2430" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:733  %p_Val2_24_7_1_1 = mul i27 %p_069_0_1_1_cast, -760

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_1_1"/></StgValue>
</operation>

<operation id="2431" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:734  %tmp_165 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2432" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:735  %tmp_101_7_1_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_165, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_1_1"/></StgValue>
</operation>

<operation id="2433" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:736  %tmp_1023_7_1_1_cast = sext i27 %p_Val2_24_7_1_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_1_1_cast"/></StgValue>
</operation>

<operation id="2434" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:737  %p_Val2_25_7_1_1 = add i28 %tmp_101_7_1_1, %tmp_1023_7_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_1_1"/></StgValue>
</operation>

<operation id="2435" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:738  %p_Val2_24_7_1_2 = mul i26 %p_069_0_1_2_cast, -485

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_1_2"/></StgValue>
</operation>

<operation id="2436" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:739  %tmp_166 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_1_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2437" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:740  %tmp_101_7_1_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_166, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_1_2"/></StgValue>
</operation>

<operation id="2438" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:741  %tmp_1023_7_1_2_cast = sext i26 %p_Val2_24_7_1_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_1_2_cast"/></StgValue>
</operation>

<operation id="2439" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:742  %p_Val2_25_7_1_2 = add i28 %tmp_101_7_1_2, %tmp_1023_7_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_1_2"/></StgValue>
</operation>

<operation id="2440" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:744  %tmp_167 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_1_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2441" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i127.3.0:0  %tmp_V_751 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_751"/></StgValue>
</operation>

<operation id="2442" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:1  %conv_buff_val_1_V_l_29 = load i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_1_V_l_29"/></StgValue>
</operation>

<operation id="2443" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:2  store i16 %conv_buff_val_1_V_l_29, i16* %conv_buff_val_0_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2444" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:3  %conv_buff_val_2_V_l_29 = load i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_2_V_l_29"/></StgValue>
</operation>

<operation id="2445" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:4  store i16 %conv_buff_val_2_V_l_29, i16* %conv_buff_val_1_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2446" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:5  %conv_buff_val_3_V_l_29 = load i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_3_V_l_29"/></StgValue>
</operation>

<operation id="2447" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:6  store i16 %conv_buff_val_3_V_l_29, i16* %conv_buff_val_2_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2448" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:7  %conv_buff_val_4_V_l_30 = load i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_4_V_l_30"/></StgValue>
</operation>

<operation id="2449" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:8  store i16 %conv_buff_val_4_V_l_30, i16* %conv_buff_val_3_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2450" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:9  %conv_buff_val_5_V_l_30 = load i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_5_V_l_30"/></StgValue>
</operation>

<operation id="2451" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:10  store i16 %conv_buff_val_5_V_l_30, i16* %conv_buff_val_4_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2452" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:11  %conv_buff_val_6_V_l_30 = load i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_6_V_l_30"/></StgValue>
</operation>

<operation id="2453" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:12  store i16 %conv_buff_val_6_V_l_30, i16* %conv_buff_val_5_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2454" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:13  %conv_buff_val_7_V_l_30 = load i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_7_V_l_30"/></StgValue>
</operation>

<operation id="2455" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:14  store i16 %conv_buff_val_7_V_l_30, i16* %conv_buff_val_6_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2456" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:15  %conv_buff_val_8_V_l_30 = load i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_8_V_l_30"/></StgValue>
</operation>

<operation id="2457" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:16  store i16 %conv_buff_val_8_V_l_30, i16* %conv_buff_val_7_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2458" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:17  %conv_buff_val_9_V_l_30 = load i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_9_V_l_30"/></StgValue>
</operation>

<operation id="2459" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:18  store i16 %conv_buff_val_9_V_l_30, i16* %conv_buff_val_8_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2460" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:19  %conv_buff_val_10_V_32 = load i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_10_V_32"/></StgValue>
</operation>

<operation id="2461" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:20  store i16 %conv_buff_val_10_V_32, i16* %conv_buff_val_9_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2462" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:21  %conv_buff_val_11_V_32 = load i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_11_V_32"/></StgValue>
</operation>

<operation id="2463" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:22  store i16 %conv_buff_val_11_V_32, i16* %conv_buff_val_10_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2464" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:23  %conv_buff_val_12_V_32 = load i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_12_V_32"/></StgValue>
</operation>

<operation id="2465" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:24  store i16 %conv_buff_val_12_V_32, i16* %conv_buff_val_11_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2466" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:25  %conv_buff_val_13_V_32 = load i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_13_V_32"/></StgValue>
</operation>

<operation id="2467" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:26  store i16 %conv_buff_val_13_V_32, i16* %conv_buff_val_12_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2468" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:27  %conv_buff_val_14_V_32 = load i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_14_V_32"/></StgValue>
</operation>

<operation id="2469" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:28  store i16 %conv_buff_val_14_V_32, i16* %conv_buff_val_13_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2470" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:29  %conv_buff_val_15_V_32 = load i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_15_V_32"/></StgValue>
</operation>

<operation id="2471" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:30  store i16 %conv_buff_val_15_V_32, i16* %conv_buff_val_14_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2472" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:31  %conv_buff_val_16_V_31 = load i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_16_V_31"/></StgValue>
</operation>

<operation id="2473" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:32  store i16 %conv_buff_val_16_V_31, i16* %conv_buff_val_15_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2474" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:33  %conv_buff_val_17_V_31 = load i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_17_V_31"/></StgValue>
</operation>

<operation id="2475" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:34  store i16 %conv_buff_val_17_V_31, i16* %conv_buff_val_16_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2476" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:35  %conv_buff_val_18_V_31 = load i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_18_V_31"/></StgValue>
</operation>

<operation id="2477" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:36  store i16 %conv_buff_val_18_V_31, i16* %conv_buff_val_17_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2478" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:37  %conv_buff_val_19_V_31 = load i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_19_V_31"/></StgValue>
</operation>

<operation id="2479" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:38  store i16 %conv_buff_val_19_V_31, i16* %conv_buff_val_18_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2480" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:39  %conv_buff_val_20_V_31 = load i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_20_V_31"/></StgValue>
</operation>

<operation id="2481" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:40  store i16 %conv_buff_val_20_V_31, i16* %conv_buff_val_19_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2482" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:41  %conv_buff_val_21_V_31 = load i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_21_V_31"/></StgValue>
</operation>

<operation id="2483" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:42  store i16 %conv_buff_val_21_V_31, i16* %conv_buff_val_20_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2484" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:43  %conv_buff_val_22_V_31 = load i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_22_V_31"/></StgValue>
</operation>

<operation id="2485" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:44  store i16 %conv_buff_val_22_V_31, i16* %conv_buff_val_21_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2486" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:45  %conv_buff_val_23_V_31 = load i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_23_V_31"/></StgValue>
</operation>

<operation id="2487" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:46  store i16 %conv_buff_val_23_V_31, i16* %conv_buff_val_22_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2488" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:47  %conv_buff_val_24_V_31 = load i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_24_V_31"/></StgValue>
</operation>

<operation id="2489" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:48  store i16 %conv_buff_val_24_V_31, i16* %conv_buff_val_23_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2490" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:49  %conv_buff_val_25_V_31 = load i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_25_V_31"/></StgValue>
</operation>

<operation id="2491" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:50  store i16 %conv_buff_val_25_V_31, i16* %conv_buff_val_24_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2492" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:51  %conv_buff_val_26_V_31 = load i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_26_V_31"/></StgValue>
</operation>

<operation id="2493" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:52  store i16 %conv_buff_val_26_V_31, i16* %conv_buff_val_25_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2494" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:53  %conv_buff_val_27_V_31 = load i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_27_V_31"/></StgValue>
</operation>

<operation id="2495" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:54  store i16 %conv_buff_val_27_V_31, i16* %conv_buff_val_26_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2496" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:55  %conv_buff_val_28_V_31 = load i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_28_V_31"/></StgValue>
</operation>

<operation id="2497" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:56  store i16 %conv_buff_val_28_V_31, i16* %conv_buff_val_27_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2498" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:57  %conv_buff_val_29_V_31 = load i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_29_V_31"/></StgValue>
</operation>

<operation id="2499" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:58  store i16 %conv_buff_val_29_V_31, i16* %conv_buff_val_28_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2500" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:59  %conv_buff_val_30_V_31 = load i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_30_V_31"/></StgValue>
</operation>

<operation id="2501" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:60  store i16 %conv_buff_val_30_V_31, i16* %conv_buff_val_29_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2502" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:61  %conv_buff_val_31_V_31 = load i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_31_V_31"/></StgValue>
</operation>

<operation id="2503" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:62  store i16 %conv_buff_val_31_V_31, i16* %conv_buff_val_30_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2504" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:63  %conv_buff_val_32_V_30 = load i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_32_V_30"/></StgValue>
</operation>

<operation id="2505" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:64  store i16 %conv_buff_val_32_V_30, i16* %conv_buff_val_31_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2506" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:65  %conv_buff_val_33_V_30 = load i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_33_V_30"/></StgValue>
</operation>

<operation id="2507" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:66  store i16 %conv_buff_val_33_V_30, i16* %conv_buff_val_32_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2508" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:67  %conv_buff_val_34_V_30 = load i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_34_V_30"/></StgValue>
</operation>

<operation id="2509" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:68  store i16 %conv_buff_val_34_V_30, i16* %conv_buff_val_33_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2510" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:69  %conv_buff_val_35_V_30 = load i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_35_V_30"/></StgValue>
</operation>

<operation id="2511" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:70  store i16 %conv_buff_val_35_V_30, i16* %conv_buff_val_34_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2512" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:71  %conv_buff_val_36_V_31 = load i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_36_V_31"/></StgValue>
</operation>

<operation id="2513" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:72  store i16 %conv_buff_val_36_V_31, i16* %conv_buff_val_35_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2514" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:73  %conv_buff_val_37_V_31 = load i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_37_V_31"/></StgValue>
</operation>

<operation id="2515" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:74  store i16 %conv_buff_val_37_V_31, i16* %conv_buff_val_36_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2516" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:75  %conv_buff_val_38_V_31 = load i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_38_V_31"/></StgValue>
</operation>

<operation id="2517" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:76  store i16 %conv_buff_val_38_V_31, i16* %conv_buff_val_37_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2518" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:77  %conv_buff_val_39_V_31 = load i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_39_V_31"/></StgValue>
</operation>

<operation id="2519" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:78  store i16 %conv_buff_val_39_V_31, i16* %conv_buff_val_38_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2520" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:79  %conv_buff_val_40_V_31 = load i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_40_V_31"/></StgValue>
</operation>

<operation id="2521" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:80  store i16 %conv_buff_val_40_V_31, i16* %conv_buff_val_39_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2522" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:81  %conv_buff_val_41_V_31 = load i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_41_V_31"/></StgValue>
</operation>

<operation id="2523" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:82  store i16 %conv_buff_val_41_V_31, i16* %conv_buff_val_40_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2524" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:83  %conv_buff_val_42_V_31 = load i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_42_V_31"/></StgValue>
</operation>

<operation id="2525" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:84  store i16 %conv_buff_val_42_V_31, i16* %conv_buff_val_41_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2526" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:85  %conv_buff_val_43_V_31 = load i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_43_V_31"/></StgValue>
</operation>

<operation id="2527" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:86  store i16 %conv_buff_val_43_V_31, i16* %conv_buff_val_42_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2528" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:87  %conv_buff_val_44_V_31 = load i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_44_V_31"/></StgValue>
</operation>

<operation id="2529" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:88  store i16 %conv_buff_val_44_V_31, i16* %conv_buff_val_43_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2530" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:89  %conv_buff_val_45_V_31 = load i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_45_V_31"/></StgValue>
</operation>

<operation id="2531" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:90  store i16 %conv_buff_val_45_V_31, i16* %conv_buff_val_44_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2532" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:91  %conv_buff_val_46_V_31 = load i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_46_V_31"/></StgValue>
</operation>

<operation id="2533" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:92  store i16 %conv_buff_val_46_V_31, i16* %conv_buff_val_45_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2534" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:93  %conv_buff_val_47_V_31 = load i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_47_V_31"/></StgValue>
</operation>

<operation id="2535" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:94  store i16 %conv_buff_val_47_V_31, i16* %conv_buff_val_46_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2536" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:95  %conv_buff_val_48_V_31 = load i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_48_V_31"/></StgValue>
</operation>

<operation id="2537" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:96  store i16 %conv_buff_val_48_V_31, i16* %conv_buff_val_47_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2538" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:97  %conv_buff_val_49_V_31 = load i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_49_V_31"/></StgValue>
</operation>

<operation id="2539" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:98  store i16 %conv_buff_val_49_V_31, i16* %conv_buff_val_48_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2540" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:99  %conv_buff_val_50_V_31 = load i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_50_V_31"/></StgValue>
</operation>

<operation id="2541" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:100  store i16 %conv_buff_val_50_V_31, i16* %conv_buff_val_49_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2542" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:101  %conv_buff_val_51_V_31 = load i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_51_V_31"/></StgValue>
</operation>

<operation id="2543" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:102  store i16 %conv_buff_val_51_V_31, i16* %conv_buff_val_50_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2544" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:103  %conv_buff_val_52_V_31 = load i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_52_V_31"/></StgValue>
</operation>

<operation id="2545" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:104  store i16 %conv_buff_val_52_V_31, i16* %conv_buff_val_51_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2546" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:105  %conv_buff_val_53_V_31 = load i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_53_V_31"/></StgValue>
</operation>

<operation id="2547" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:106  store i16 %conv_buff_val_53_V_31, i16* %conv_buff_val_52_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2548" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:107  %conv_buff_val_54_V_31 = load i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_54_V_31"/></StgValue>
</operation>

<operation id="2549" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:108  store i16 %conv_buff_val_54_V_31, i16* %conv_buff_val_53_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2550" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:109  %conv_buff_val_55_V_31 = load i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_55_V_31"/></StgValue>
</operation>

<operation id="2551" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:110  store i16 %conv_buff_val_55_V_31, i16* %conv_buff_val_54_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2552" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:111  %conv_buff_val_56_V_31 = load i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_56_V_31"/></StgValue>
</operation>

<operation id="2553" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:112  store i16 %conv_buff_val_56_V_31, i16* %conv_buff_val_55_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2554" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:113  %conv_buff_val_57_V_31 = load i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_57_V_31"/></StgValue>
</operation>

<operation id="2555" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:114  store i16 %conv_buff_val_57_V_31, i16* %conv_buff_val_56_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2556" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:115  %conv_buff_val_58_V_31 = load i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_58_V_31"/></StgValue>
</operation>

<operation id="2557" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:116  store i16 %conv_buff_val_58_V_31, i16* %conv_buff_val_57_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2558" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:117  %conv_buff_val_59_V_31 = load i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_59_V_31"/></StgValue>
</operation>

<operation id="2559" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:118  store i16 %conv_buff_val_59_V_31, i16* %conv_buff_val_58_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2560" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:119  %conv_buff_val_60_V_31 = load i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_60_V_31"/></StgValue>
</operation>

<operation id="2561" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:120  store i16 %conv_buff_val_60_V_31, i16* %conv_buff_val_59_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2562" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:121  %conv_buff_val_61_V_31 = load i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_61_V_31"/></StgValue>
</operation>

<operation id="2563" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:122  store i16 %conv_buff_val_61_V_31, i16* %conv_buff_val_60_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2564" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:123  %conv_buff_val_62_V_31 = load i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_62_V_31"/></StgValue>
</operation>

<operation id="2565" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:124  store i16 %conv_buff_val_62_V_31, i16* %conv_buff_val_61_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2566" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:125  %conv_buff_val_63_V_31 = load i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_63_V_31"/></StgValue>
</operation>

<operation id="2567" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:126  store i16 %conv_buff_val_63_V_31, i16* %conv_buff_val_62_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2568" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:127  %conv_buff_val_64_V_30 = load i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_64_V_30"/></StgValue>
</operation>

<operation id="2569" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:128  store i16 %conv_buff_val_64_V_30, i16* %conv_buff_val_63_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2570" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:129  %conv_buff_val_65_V_30 = load i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_65_V_30"/></StgValue>
</operation>

<operation id="2571" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:130  store i16 %conv_buff_val_65_V_30, i16* %conv_buff_val_64_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2572" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:131  %conv_buff_val_66_V_30 = load i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_66_V_30"/></StgValue>
</operation>

<operation id="2573" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:132  store i16 %conv_buff_val_66_V_30, i16* %conv_buff_val_65_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2574" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:133  %conv_buff_val_67_V_30 = load i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_67_V_30"/></StgValue>
</operation>

<operation id="2575" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:134  store i16 %conv_buff_val_67_V_30, i16* %conv_buff_val_66_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2576" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:135  %conv_buff_val_68_V_31 = load i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_68_V_31"/></StgValue>
</operation>

<operation id="2577" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:136  store i16 %conv_buff_val_68_V_31, i16* %conv_buff_val_67_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2578" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:137  %conv_buff_val_69_V_31 = load i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_69_V_31"/></StgValue>
</operation>

<operation id="2579" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:138  store i16 %conv_buff_val_69_V_31, i16* %conv_buff_val_68_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2580" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:139  %conv_buff_val_70_V_31 = load i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_70_V_31"/></StgValue>
</operation>

<operation id="2581" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:140  store i16 %conv_buff_val_70_V_31, i16* %conv_buff_val_69_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2582" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:141  %conv_buff_val_71_V_31 = load i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_71_V_31"/></StgValue>
</operation>

<operation id="2583" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:142  store i16 %conv_buff_val_71_V_31, i16* %conv_buff_val_70_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2584" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:143  %conv_buff_val_72_V_31 = load i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_72_V_31"/></StgValue>
</operation>

<operation id="2585" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:144  store i16 %conv_buff_val_72_V_31, i16* %conv_buff_val_71_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2586" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:145  %conv_buff_val_73_V_31 = load i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_73_V_31"/></StgValue>
</operation>

<operation id="2587" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:146  store i16 %conv_buff_val_73_V_31, i16* %conv_buff_val_72_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2588" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:147  %conv_buff_val_74_V_31 = load i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_74_V_31"/></StgValue>
</operation>

<operation id="2589" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:148  store i16 %conv_buff_val_74_V_31, i16* %conv_buff_val_73_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2590" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:149  %conv_buff_val_75_V_31 = load i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_75_V_31"/></StgValue>
</operation>

<operation id="2591" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:150  store i16 %conv_buff_val_75_V_31, i16* %conv_buff_val_74_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2592" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:151  %conv_buff_val_76_V_31 = load i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_76_V_31"/></StgValue>
</operation>

<operation id="2593" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:152  store i16 %conv_buff_val_76_V_31, i16* %conv_buff_val_75_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2594" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:153  %conv_buff_val_77_V_31 = load i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_77_V_31"/></StgValue>
</operation>

<operation id="2595" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:154  store i16 %conv_buff_val_77_V_31, i16* %conv_buff_val_76_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2596" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:155  %conv_buff_val_78_V_31 = load i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_78_V_31"/></StgValue>
</operation>

<operation id="2597" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:156  store i16 %conv_buff_val_78_V_31, i16* %conv_buff_val_77_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2598" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:157  %conv_buff_val_79_V_31 = load i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_79_V_31"/></StgValue>
</operation>

<operation id="2599" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:158  store i16 %conv_buff_val_79_V_31, i16* %conv_buff_val_78_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2600" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:159  %conv_buff_val_80_V_31 = load i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_80_V_31"/></StgValue>
</operation>

<operation id="2601" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:160  store i16 %conv_buff_val_80_V_31, i16* %conv_buff_val_79_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2602" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:161  %conv_buff_val_81_V_31 = load i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_81_V_31"/></StgValue>
</operation>

<operation id="2603" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:162  store i16 %conv_buff_val_81_V_31, i16* %conv_buff_val_80_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2604" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:163  %conv_buff_val_82_V_31 = load i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_82_V_31"/></StgValue>
</operation>

<operation id="2605" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:164  store i16 %conv_buff_val_82_V_31, i16* %conv_buff_val_81_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2606" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:165  %conv_buff_val_83_V_31 = load i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_83_V_31"/></StgValue>
</operation>

<operation id="2607" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:166  store i16 %conv_buff_val_83_V_31, i16* %conv_buff_val_82_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2608" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:167  %conv_buff_val_84_V_31 = load i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_84_V_31"/></StgValue>
</operation>

<operation id="2609" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:168  store i16 %conv_buff_val_84_V_31, i16* %conv_buff_val_83_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2610" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:169  %conv_buff_val_85_V_31 = load i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_85_V_31"/></StgValue>
</operation>

<operation id="2611" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:170  store i16 %conv_buff_val_85_V_31, i16* %conv_buff_val_84_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2612" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:171  %conv_buff_val_86_V_31 = load i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_86_V_31"/></StgValue>
</operation>

<operation id="2613" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:172  store i16 %conv_buff_val_86_V_31, i16* %conv_buff_val_85_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2614" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:173  %conv_buff_val_87_V_31 = load i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_87_V_31"/></StgValue>
</operation>

<operation id="2615" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:174  store i16 %conv_buff_val_87_V_31, i16* %conv_buff_val_86_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2616" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:175  %conv_buff_val_88_V_31 = load i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_88_V_31"/></StgValue>
</operation>

<operation id="2617" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:176  store i16 %conv_buff_val_88_V_31, i16* %conv_buff_val_87_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2618" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:177  %conv_buff_val_89_V_31 = load i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_89_V_31"/></StgValue>
</operation>

<operation id="2619" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:178  store i16 %conv_buff_val_89_V_31, i16* %conv_buff_val_88_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2620" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:179  %conv_buff_val_90_V_31 = load i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_90_V_31"/></StgValue>
</operation>

<operation id="2621" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:180  store i16 %conv_buff_val_90_V_31, i16* %conv_buff_val_89_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2622" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:181  %conv_buff_val_91_V_31 = load i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_91_V_31"/></StgValue>
</operation>

<operation id="2623" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:182  store i16 %conv_buff_val_91_V_31, i16* %conv_buff_val_90_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2624" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:183  %conv_buff_val_92_V_31 = load i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_92_V_31"/></StgValue>
</operation>

<operation id="2625" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:184  store i16 %conv_buff_val_92_V_31, i16* %conv_buff_val_91_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2626" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:185  %conv_buff_val_93_V_31 = load i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_93_V_31"/></StgValue>
</operation>

<operation id="2627" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:186  store i16 %conv_buff_val_93_V_31, i16* %conv_buff_val_92_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2628" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:187  %conv_buff_val_94_V_31 = load i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_94_V_31"/></StgValue>
</operation>

<operation id="2629" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:188  store i16 %conv_buff_val_94_V_31, i16* %conv_buff_val_93_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2630" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:189  %conv_buff_val_95_V_31 = load i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_95_V_31"/></StgValue>
</operation>

<operation id="2631" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:190  store i16 %conv_buff_val_95_V_31, i16* %conv_buff_val_94_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2632" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:191  %conv_buff_val_96_V_30 = load i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_96_V_30"/></StgValue>
</operation>

<operation id="2633" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:192  store i16 %conv_buff_val_96_V_30, i16* %conv_buff_val_95_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2634" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:193  %conv_buff_val_97_V_30 = load i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_97_V_30"/></StgValue>
</operation>

<operation id="2635" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:194  store i16 %conv_buff_val_97_V_30, i16* %conv_buff_val_96_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2636" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:195  %conv_buff_val_98_V_30 = load i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_98_V_30"/></StgValue>
</operation>

<operation id="2637" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:196  store i16 %conv_buff_val_98_V_30, i16* %conv_buff_val_97_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2638" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="16" op_0_bw="1">
<![CDATA[
.preheader.i.i127.3.0:197  %conv_buff_val_99_V_30 = load i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name="conv_buff_val_99_V_30"/></StgValue>
</operation>

<operation id="2639" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:198  store i16 %conv_buff_val_99_V_30, i16* %conv_buff_val_98_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2640" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader.i.i127.3.0:199  store i16 %tmp_V_751, i16* %conv_buff_val_99_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2641" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_mid2" val="1"/>
<literal name="tmp_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i127.3.0:200  br label %._crit_edge112.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="2642" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="25" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:91  %p_069_0_2_1_cast = sext i16 %conv_buff_val_65_V_27 to i25

]]></Node>
<StgValue><ssdm name="p_069_0_2_1_cast"/></StgValue>
</operation>

<operation id="2643" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="23" op_0_bw="16">
<![CDATA[
.preheader107.loopexit:137  %p_069_0_3_2_cast = sext i16 %conv_buff_val_98_V_27 to i23

]]></Node>
<StgValue><ssdm name="p_069_0_3_2_cast"/></StgValue>
</operation>

<operation id="2644" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader107.loopexit:428  %p_Val2_22_3_cast = add i15 %tmp_24, -1660

]]></Node>
<StgValue><ssdm name="p_Val2_22_3_cast"/></StgValue>
</operation>

<operation id="2645" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader107.loopexit:430  %tmp_V_742 = select i1 %tmp_i3, i15 %p_Val2_22_3_cast, i15 0

]]></Node>
<StgValue><ssdm name="tmp_V_742"/></StgValue>
</operation>

<operation id="2646" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader107.loopexit:505  %tmp_130 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %conv_buff_val_98_V_27, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="2647" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="23" op_0_bw="22">
<![CDATA[
.preheader107.loopexit:506  %p_shl21 = sext i22 %tmp_130 to i23

]]></Node>
<StgValue><ssdm name="p_shl21"/></StgValue>
</operation>

<operation id="2648" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader107.loopexit:507  %p_Val2_24_4_3_2 = sub i23 %p_069_0_3_2_cast, %p_shl21

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_3_2"/></StgValue>
</operation>

<operation id="2649" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:509  %tmp_101_4_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_131, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_3_2"/></StgValue>
</operation>

<operation id="2650" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="28" op_0_bw="23">
<![CDATA[
.preheader107.loopexit:510  %tmp_1023_4_3_2_cast = sext i23 %p_Val2_24_4_3_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_3_2_cast"/></StgValue>
</operation>

<operation id="2651" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:511  %p_Val2_25_4_3_2 = add i28 %tmp_101_4_3_2, %tmp_1023_4_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_3_2"/></StgValue>
</operation>

<operation id="2652" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:512  %p_Val2_24_4_3_3 = mul i26 %p_069_0_3_3_cast, 507

]]></Node>
<StgValue><ssdm name="p_Val2_24_4_3_3"/></StgValue>
</operation>

<operation id="2653" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:513  %tmp_132 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_3_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="2654" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:514  %tmp_101_4_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_132, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_4_3_3"/></StgValue>
</operation>

<operation id="2655" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:515  %tmp_1023_4_3_3_cast = sext i26 %p_Val2_24_4_3_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_4_3_3_cast"/></StgValue>
</operation>

<operation id="2656" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:516  %p_Val2_25_4_3_3 = add i28 %tmp_101_4_3_3, %tmp_1023_4_3_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_4_3_3"/></StgValue>
</operation>

<operation id="2657" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:517  %sum_V_4_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_4_3_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="sum_V_4_3_3"/></StgValue>
</operation>

<operation id="2658" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="15" op_0_bw="15" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:518  %tmp_26 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_4_3_3, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2659" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:582  %p_Val2_24_5_3 = mul i26 %p_069_0_3_cast, -366

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_3"/></StgValue>
</operation>

<operation id="2660" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:584  %tmp_101_5_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_143, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_3"/></StgValue>
</operation>

<operation id="2661" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:585  %tmp_1023_5_3_cast = sext i26 %p_Val2_24_5_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_3_cast"/></StgValue>
</operation>

<operation id="2662" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:586  %p_Val2_25_5_3 = add i28 %tmp_101_5_3, %tmp_1023_5_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_3"/></StgValue>
</operation>

<operation id="2663" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:587  %p_Val2_24_5_3_1 = mul i26 %p_069_0_3_1_cast2, -397

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_3_1"/></StgValue>
</operation>

<operation id="2664" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:588  %tmp_144 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2665" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:589  %tmp_101_5_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_144, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_3_1"/></StgValue>
</operation>

<operation id="2666" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:590  %tmp_1023_5_3_1_cast = sext i26 %p_Val2_24_5_3_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_3_1_cast"/></StgValue>
</operation>

<operation id="2667" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:591  %p_Val2_25_5_3_1 = add i28 %tmp_101_5_3_1, %tmp_1023_5_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_3_1"/></StgValue>
</operation>

<operation id="2668" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:592  %p_Val2_24_5_3_2 = mul i26 %p_069_0_3_2_cast2, 423

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_3_2"/></StgValue>
</operation>

<operation id="2669" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:593  %tmp_145 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_3_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2670" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:594  %tmp_101_5_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_145, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_3_2"/></StgValue>
</operation>

<operation id="2671" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:595  %tmp_1023_5_3_2_cast = sext i26 %p_Val2_24_5_3_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_3_2_cast"/></StgValue>
</operation>

<operation id="2672" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:596  %p_Val2_25_5_3_2 = add i28 %tmp_101_5_3_2, %tmp_1023_5_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_3_2"/></StgValue>
</operation>

<operation id="2673" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:598  %tmp_146 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_3_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2674" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:659  %p_Val2_24_6_2_2 = mul i26 %p_069_0_2_2_cast2, -410

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_2_2"/></StgValue>
</operation>

<operation id="2675" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:661  %tmp_101_6_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_155, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_2_2"/></StgValue>
</operation>

<operation id="2676" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:662  %tmp_1023_6_2_2_cast = sext i26 %p_Val2_24_6_2_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_2_2_cast"/></StgValue>
</operation>

<operation id="2677" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:663  %p_Val2_25_6_2_2 = add i28 %tmp_101_6_2_2, %tmp_1023_6_2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_2_2"/></StgValue>
</operation>

<operation id="2678" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
.preheader107.loopexit:664  %p_shl9 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %conv_buff_val_67_V_27, i10 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="2679" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="27" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:665  %p_shl9_cast = sext i26 %p_shl9 to i27

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="2680" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader107.loopexit:666  %p_shl10 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %conv_buff_val_67_V_27, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="2681" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="27" op_0_bw="24">
<![CDATA[
.preheader107.loopexit:667  %p_shl10_cast = sext i24 %p_shl10 to i27

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="2682" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:668  %p_Val2_24_6_2_3 = sub i27 %p_shl9_cast, %p_shl10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_2_3"/></StgValue>
</operation>

<operation id="2683" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:669  %tmp_156 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_2_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2684" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:670  %tmp_101_6_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_156, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_2_3"/></StgValue>
</operation>

<operation id="2685" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:671  %tmp_1023_6_2_3_cast = sext i27 %p_Val2_24_6_2_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_2_3_cast"/></StgValue>
</operation>

<operation id="2686" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:672  %p_Val2_25_6_2_3 = add i28 %tmp_101_6_2_3, %tmp_1023_6_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_2_3"/></StgValue>
</operation>

<operation id="2687" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:673  %p_Val2_24_6_3 = mul i27 %p_069_0_3_cast2, 683

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_3"/></StgValue>
</operation>

<operation id="2688" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:674  %tmp_157 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_2_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2689" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:675  %tmp_101_6_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_157, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_3"/></StgValue>
</operation>

<operation id="2690" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:676  %tmp_1023_6_3_cast = sext i27 %p_Val2_24_6_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_3_cast"/></StgValue>
</operation>

<operation id="2691" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:677  %p_Val2_25_6_3 = add i28 %tmp_101_6_3, %tmp_1023_6_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_3"/></StgValue>
</operation>

<operation id="2692" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:679  %tmp_158 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2693" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:743  %p_Val2_24_7_1_3 = mul i26 %p_069_0_1_3_cast, -482

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_1_3"/></StgValue>
</operation>

<operation id="2694" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:745  %tmp_101_7_1_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_167, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_1_3"/></StgValue>
</operation>

<operation id="2695" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:746  %tmp_1023_7_1_3_cast = sext i26 %p_Val2_24_7_1_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_1_3_cast"/></StgValue>
</operation>

<operation id="2696" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:747  %p_Val2_25_7_1_3 = add i28 %tmp_101_7_1_3, %tmp_1023_7_1_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_1_3"/></StgValue>
</operation>

<operation id="2697" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader107.loopexit:748  %p_shl = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %conv_buff_val_64_V_27, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="2698" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="25" op_0_bw="24">
<![CDATA[
.preheader107.loopexit:749  %p_shl_cast = sext i24 %p_shl to i25

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="2699" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader107.loopexit:750  %p_neg = sub i25 0, %p_shl_cast

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="2700" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader107.loopexit:751  %p_shl1 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %conv_buff_val_64_V_27, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="2701" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="25" op_0_bw="18">
<![CDATA[
.preheader107.loopexit:752  %p_shl1_cast = sext i18 %p_shl1 to i25

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="2702" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader107.loopexit:753  %p_Val2_24_7_2 = sub i25 %p_neg, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_2"/></StgValue>
</operation>

<operation id="2703" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:754  %tmp_168 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_1_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2704" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:755  %tmp_101_7_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_168, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_2"/></StgValue>
</operation>

<operation id="2705" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="28" op_0_bw="25">
<![CDATA[
.preheader107.loopexit:756  %tmp_1023_7_2_cast = sext i25 %p_Val2_24_7_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_2_cast"/></StgValue>
</operation>

<operation id="2706" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:757  %p_Val2_25_7_2 = add i28 %tmp_101_7_2, %tmp_1023_7_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_2"/></StgValue>
</operation>

<operation id="2707" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader107.loopexit:758  %p_Val2_24_7_2_1 = mul i25 %p_069_0_2_1_cast, -241

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_2_1"/></StgValue>
</operation>

<operation id="2708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:759  %tmp_169 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2709" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:760  %tmp_101_7_2_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_169, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_2_1"/></StgValue>
</operation>

<operation id="2710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="28" op_0_bw="25">
<![CDATA[
.preheader107.loopexit:761  %tmp_1023_7_2_1_cast = sext i25 %p_Val2_24_7_2_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_2_1_cast"/></StgValue>
</operation>

<operation id="2711" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:762  %p_Val2_25_7_2_1 = add i28 %tmp_101_7_2_1, %tmp_1023_7_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_2_1"/></StgValue>
</operation>

<operation id="2712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:764  %tmp_170 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_2_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="2713" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader107.loopexit:324  %p_shl14 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %conv_buff_val_99_V_27, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="2714" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="25" op_0_bw="24">
<![CDATA[
.preheader107.loopexit:325  %p_shl19_cast = sext i24 %p_shl14 to i25

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="2715" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader107.loopexit:326  %p_shl16 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %conv_buff_val_99_V_27, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="2716" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="25" op_0_bw="17">
<![CDATA[
.preheader107.loopexit:327  %p_shl22_cast = sext i17 %p_shl16 to i25

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="2717" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader107.loopexit:328  %p_Val2_24_2_3_3 = add i25 %p_shl19_cast, %p_shl22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24_2_3_3"/></StgValue>
</operation>

<operation id="2718" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:330  %tmp_101_2_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_101, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_2_3_3"/></StgValue>
</operation>

<operation id="2719" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="28" op_0_bw="25">
<![CDATA[
.preheader107.loopexit:331  %tmp_1023_2_3_3_cast = sext i25 %p_Val2_24_2_3_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_2_3_3_cast"/></StgValue>
</operation>

<operation id="2720" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:332  %p_Val2_25_2_3_3 = add i28 %tmp_101_2_3_3, %tmp_1023_2_3_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_2_3_3"/></StgValue>
</operation>

<operation id="2721" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:333  %sum_V_2_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_2_3_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="sum_V_2_3_3"/></StgValue>
</operation>

<operation id="2722" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="15" op_0_bw="15" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:334  %tmp_22 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_2_3_3, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="2723" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:335  %p_Val2_22_2 = add i16 %sum_V_2_3_3, 1964

]]></Node>
<StgValue><ssdm name="p_Val2_22_2"/></StgValue>
</operation>

<operation id="2724" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader107.loopexit:336  %p_Val2_22_2_cast = add i15 %tmp_22, 1964

]]></Node>
<StgValue><ssdm name="p_Val2_22_2_cast"/></StgValue>
</operation>

<operation id="2725" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:337  %tmp_i2 = icmp sgt i16 %p_Val2_22_2, 0

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="2726" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader107.loopexit:338  %tmp_V_741 = select i1 %tmp_i2, i15 %p_Val2_22_2_cast, i15 0

]]></Node>
<StgValue><ssdm name="tmp_V_741"/></StgValue>
</operation>

<operation id="2727" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:519  %p_Val2_22_4 = add i16 %sum_V_4_3_3, -2192

]]></Node>
<StgValue><ssdm name="p_Val2_22_4"/></StgValue>
</operation>

<operation id="2728" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader107.loopexit:520  %p_Val2_22_4_cast = add i15 %tmp_26, -2192

]]></Node>
<StgValue><ssdm name="p_Val2_22_4_cast"/></StgValue>
</operation>

<operation id="2729" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:521  %tmp_i5 = icmp sgt i16 %p_Val2_22_4, 0

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="2730" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader107.loopexit:522  %tmp_V_743 = select i1 %tmp_i5, i15 %p_Val2_22_4_cast, i15 0

]]></Node>
<StgValue><ssdm name="tmp_V_743"/></StgValue>
</operation>

<operation id="2731" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:597  %p_Val2_24_5_3_3 = mul i26 %p_069_0_3_3_cast, 290

]]></Node>
<StgValue><ssdm name="p_Val2_24_5_3_3"/></StgValue>
</operation>

<operation id="2732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:599  %tmp_101_5_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_146, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_5_3_3"/></StgValue>
</operation>

<operation id="2733" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:600  %tmp_1023_5_3_3_cast = sext i26 %p_Val2_24_5_3_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_5_3_3_cast"/></StgValue>
</operation>

<operation id="2734" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:601  %p_Val2_25_5_3_3 = add i28 %tmp_101_5_3_3, %tmp_1023_5_3_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_5_3_3"/></StgValue>
</operation>

<operation id="2735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:602  %sum_V_5_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_5_3_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="sum_V_5_3_3"/></StgValue>
</operation>

<operation id="2736" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="15" op_0_bw="15" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:603  %tmp_28 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_5_3_3, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2737" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:604  %p_Val2_22_5 = add i16 %sum_V_5_3_3, 227

]]></Node>
<StgValue><ssdm name="p_Val2_22_5"/></StgValue>
</operation>

<operation id="2738" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader107.loopexit:605  %p_Val2_22_5_cast = add i15 %tmp_28, 227

]]></Node>
<StgValue><ssdm name="p_Val2_22_5_cast"/></StgValue>
</operation>

<operation id="2739" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:606  %tmp_i6 = icmp sgt i16 %p_Val2_22_5, 0

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="2740" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader107.loopexit:607  %tmp_V_744 = select i1 %tmp_i6, i15 %p_Val2_22_5_cast, i15 0

]]></Node>
<StgValue><ssdm name="tmp_V_744"/></StgValue>
</operation>

<operation id="2741" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:678  %p_Val2_24_6_3_1 = mul i26 %p_069_0_3_1_cast2, 347

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_3_1"/></StgValue>
</operation>

<operation id="2742" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:680  %tmp_101_6_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_158, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_3_1"/></StgValue>
</operation>

<operation id="2743" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:681  %tmp_1023_6_3_1_cast = sext i26 %p_Val2_24_6_3_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_3_1_cast"/></StgValue>
</operation>

<operation id="2744" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:682  %p_Val2_25_6_3_1 = add i28 %tmp_101_6_3_1, %tmp_1023_6_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_3_1"/></StgValue>
</operation>

<operation id="2745" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
.preheader107.loopexit:683  %p_shl7 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %conv_buff_val_98_V_27, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="2746" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="24" op_0_bw="23">
<![CDATA[
.preheader107.loopexit:684  %p_shl7_cast = sext i23 %p_shl7 to i24

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="2747" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader107.loopexit:685  %p_Val2_24_6_3_2 = sub i24 0, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_3_2"/></StgValue>
</operation>

<operation id="2748" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:686  %tmp_159 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_3_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2749" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:687  %tmp_101_6_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_159, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_3_2"/></StgValue>
</operation>

<operation id="2750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="28" op_0_bw="24">
<![CDATA[
.preheader107.loopexit:688  %tmp_1023_6_3_2_cast = sext i24 %p_Val2_24_6_3_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_3_2_cast"/></StgValue>
</operation>

<operation id="2751" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:689  %p_Val2_25_6_3_2 = add i28 %tmp_101_6_3_2, %tmp_1023_6_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_3_2"/></StgValue>
</operation>

<operation id="2752" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader107.loopexit:690  %p_shl4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %conv_buff_val_99_V_27, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="2753" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="22" op_0_bw="21">
<![CDATA[
.preheader107.loopexit:691  %p_shl4_cast = sext i21 %p_shl4 to i22

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="2754" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader107.loopexit:692  %p_neg5 = sub i22 0, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="p_neg5"/></StgValue>
</operation>

<operation id="2755" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="22" op_0_bw="17">
<![CDATA[
.preheader107.loopexit:693  %p_shl6_cast = sext i17 %p_shl16 to i22

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="2756" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader107.loopexit:694  %p_Val2_24_6_3_3 = sub i22 %p_neg5, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24_6_3_3"/></StgValue>
</operation>

<operation id="2757" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:695  %tmp_160 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_3_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2758" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:696  %tmp_101_6_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_160, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_6_3_3"/></StgValue>
</operation>

<operation id="2759" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="28" op_0_bw="22">
<![CDATA[
.preheader107.loopexit:697  %tmp_1023_6_3_3_cast = sext i22 %p_Val2_24_6_3_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_6_3_3_cast"/></StgValue>
</operation>

<operation id="2760" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:698  %p_Val2_25_6_3_3 = add i28 %tmp_101_6_3_3, %tmp_1023_6_3_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_6_3_3"/></StgValue>
</operation>

<operation id="2761" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:699  %sum_V_6_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_6_3_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="sum_V_6_3_3"/></StgValue>
</operation>

<operation id="2762" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="15" op_0_bw="15" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:700  %tmp_30 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_6_3_3, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2763" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:763  %p_Val2_24_7_2_2 = mul i26 %p_069_0_2_2_cast2, -283

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_2_2"/></StgValue>
</operation>

<operation id="2764" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:765  %tmp_101_7_2_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_170, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_2_2"/></StgValue>
</operation>

<operation id="2765" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:766  %tmp_1023_7_2_2_cast = sext i26 %p_Val2_24_7_2_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_2_2_cast"/></StgValue>
</operation>

<operation id="2766" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:767  %p_Val2_25_7_2_2 = add i28 %tmp_101_7_2_2, %tmp_1023_7_2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_2_2"/></StgValue>
</operation>

<operation id="2767" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:768  %p_Val2_24_7_2_3 = mul i27 %p_069_0_2_3_cast3, 594

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_2_3"/></StgValue>
</operation>

<operation id="2768" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:769  %tmp_171 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_2_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2769" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:770  %tmp_101_7_2_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_171, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_2_3"/></StgValue>
</operation>

<operation id="2770" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:771  %tmp_1023_7_2_3_cast = sext i27 %p_Val2_24_7_2_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_2_3_cast"/></StgValue>
</operation>

<operation id="2771" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:772  %p_Val2_25_7_2_3 = add i28 %tmp_101_7_2_3, %tmp_1023_7_2_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_2_3"/></StgValue>
</operation>

<operation id="2772" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:773  %p_Val2_24_7_3 = mul i26 %p_069_0_3_cast, 300

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_3"/></StgValue>
</operation>

<operation id="2773" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:774  %tmp_172 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_2_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2774" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:775  %tmp_101_7_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_172, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_3"/></StgValue>
</operation>

<operation id="2775" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:776  %tmp_1023_7_3_cast = sext i26 %p_Val2_24_7_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_3_cast"/></StgValue>
</operation>

<operation id="2776" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:777  %p_Val2_25_7_3 = add i28 %tmp_101_7_3, %tmp_1023_7_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_3"/></StgValue>
</operation>

<operation id="2777" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:779  %tmp_173 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="2778" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="15">
<![CDATA[
.preheader107.loopexit:157  %tmp_V_5 = zext i15 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="2779" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader107.loopexit:158  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2780" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:701  %p_Val2_22_6 = add i16 %sum_V_6_3_3, 18

]]></Node>
<StgValue><ssdm name="p_Val2_22_6"/></StgValue>
</operation>

<operation id="2781" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader107.loopexit:702  %p_Val2_22_6_cast = add i15 %tmp_30, 18

]]></Node>
<StgValue><ssdm name="p_Val2_22_6_cast"/></StgValue>
</operation>

<operation id="2782" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:703  %tmp_i7 = icmp sgt i16 %p_Val2_22_6, 0

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="2783" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader107.loopexit:704  %tmp_V_745 = select i1 %tmp_i7, i15 %p_Val2_22_6_cast, i15 0

]]></Node>
<StgValue><ssdm name="tmp_V_745"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="2784" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="15">
<![CDATA[
.preheader107.loopexit:250  %tmp_V_6 = zext i15 %tmp_V_740 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="2785" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader107.loopexit:251  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="2786" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="15">
<![CDATA[
.preheader107.loopexit:339  %tmp_V_7 = zext i15 %tmp_V_741 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="2787" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader107.loopexit:340  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_7)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="2788" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="15">
<![CDATA[
.preheader107.loopexit:431  %tmp_V_8 = zext i15 %tmp_V_742 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="2789" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader107.loopexit:432  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="2790" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="15">
<![CDATA[
.preheader107.loopexit:523  %tmp_V_9 = zext i15 %tmp_V_743 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="2791" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader107.loopexit:524  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2792" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="15">
<![CDATA[
.preheader107.loopexit:608  %tmp_V_1 = zext i15 %tmp_V_744 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="2793" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader107.loopexit:609  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2794" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:778  %p_Val2_24_7_3_1 = mul i26 %p_069_0_3_1_cast2, -379

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_3_1"/></StgValue>
</operation>

<operation id="2795" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:780  %tmp_101_7_3_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_173, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_3_1"/></StgValue>
</operation>

<operation id="2796" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:781  %tmp_1023_7_3_1_cast = sext i26 %p_Val2_24_7_3_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_3_1_cast"/></StgValue>
</operation>

<operation id="2797" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:782  %p_Val2_25_7_3_1 = add i28 %tmp_101_7_3_1, %tmp_1023_7_3_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_3_1"/></StgValue>
</operation>

<operation id="2798" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:784  %tmp_174 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_3_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2799" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="15">
<![CDATA[
.preheader107.loopexit:705  %tmp_V_2 = zext i15 %tmp_V_745 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="2800" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader107.loopexit:706  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2801" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader107.loopexit:783  %p_Val2_24_7_3_2 = mul i26 %p_069_0_3_2_cast2, -410

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_3_2"/></StgValue>
</operation>

<operation id="2802" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:785  %tmp_101_7_3_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_174, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_3_2"/></StgValue>
</operation>

<operation id="2803" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="28" op_0_bw="26">
<![CDATA[
.preheader107.loopexit:786  %tmp_1023_7_3_2_cast = sext i26 %p_Val2_24_7_3_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_3_2_cast"/></StgValue>
</operation>

<operation id="2804" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:787  %p_Val2_25_7_3_2 = add i28 %tmp_101_7_3_2, %tmp_1023_7_3_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_3_2"/></StgValue>
</operation>

<operation id="2805" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader107.loopexit:788  %p_Val2_24_7_3_3 = mul i27 %p_069_0_3_3_cast1, 621

]]></Node>
<StgValue><ssdm name="p_Val2_24_7_3_3"/></StgValue>
</operation>

<operation id="2806" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:789  %tmp_175 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_3_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2807" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
.preheader107.loopexit:790  %tmp_101_7_3_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_175, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_101_7_3_3"/></StgValue>
</operation>

<operation id="2808" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="28" op_0_bw="27">
<![CDATA[
.preheader107.loopexit:791  %tmp_1023_7_3_3_cast = sext i27 %p_Val2_24_7_3_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_1023_7_3_3_cast"/></StgValue>
</operation>

<operation id="2809" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader107.loopexit:792  %p_Val2_25_7_3_3 = add i28 %tmp_101_7_3_3, %tmp_1023_7_3_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_25_7_3_3"/></StgValue>
</operation>

<operation id="2810" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:793  %sum_V_7_3_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_25_7_3_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="sum_V_7_3_3"/></StgValue>
</operation>

<operation id="2811" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="15" op_0_bw="15" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader107.loopexit:794  %tmp_32 = call i15 @_ssdm_op_PartSelect.i15.i28.i32.i32(i28 %p_Val2_25_7_3_3, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2812" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:795  %p_Val2_22_7 = add i16 %sum_V_7_3_3, 2131

]]></Node>
<StgValue><ssdm name="p_Val2_22_7"/></StgValue>
</operation>

<operation id="2813" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader107.loopexit:797  %tmp_i8 = icmp sgt i16 %p_Val2_22_7, 0

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2814" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader107.loopexit:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_conv_layer1_label9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2815" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader107.loopexit:1  %empty_525 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 841, i64 841, i64 841)

]]></Node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="2816" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader107.loopexit:7  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2817" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader107.loopexit:9  call void (...)* @_ssdm_op_SpecPipeline(i32 8, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2818" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader107.loopexit:796  %p_Val2_22_7_cast = add i15 %tmp_32, 2131

]]></Node>
<StgValue><ssdm name="p_Val2_22_7_cast"/></StgValue>
</operation>

<operation id="2819" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader107.loopexit:798  %tmp_V_746 = select i1 %tmp_i8, i15 %p_Val2_22_7_cast, i15 0

]]></Node>
<StgValue><ssdm name="tmp_V_746"/></StgValue>
</operation>

<operation id="2820" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="15">
<![CDATA[
.preheader107.loopexit:799  %tmp_V_3 = zext i15 %tmp_V_746 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="2821" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader107.loopexit:800  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2822" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
