
---------- Begin Simulation Statistics ----------
final_tick                               624234341000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98420                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739512                       # Number of bytes of host memory used
host_op_rate                                    98747                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6232.59                       # Real time elapsed on the host
host_tick_rate                              100156514                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613409392                       # Number of instructions simulated
sim_ops                                     615448192                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.624234                       # Number of seconds simulated
sim_ticks                                624234341000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.985720                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75192493                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86442341                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6437692                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        116077948                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10395388                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10463598                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           68210                       # Number of indirect misses.
system.cpu0.branchPred.lookups              149484925                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053003                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509389                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4562611                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138970848                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28123089                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532385                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37575361                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561793457                       # Number of instructions committed
system.cpu0.commit.committedOps             562304136                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1005799665                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559062                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.526799                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    781856410     77.73%     77.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    124785008     12.41%     90.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     28803680      2.86%     93.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     26995811      2.68%     95.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8186718      0.81%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2860702      0.28%     96.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2428488      0.24%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1759759      0.17%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28123089      2.80%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1005799665                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672193                       # Number of function calls committed.
system.cpu0.commit.int_insts                543439228                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174760264                       # Number of loads committed
system.cpu0.commit.membars                    1019962                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019968      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311045553     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175269645     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815241     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562304136                       # Class of committed instruction
system.cpu0.commit.refs                     245084910                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561793457                       # Number of Instructions Simulated
system.cpu0.committedOps                    562304136                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.199907                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.199907                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            169209240                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1881818                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74533997                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             611064379                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               420883555                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                415718715                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4569998                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3884376                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2891415                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  149484925                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                106268827                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    568959936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2983152                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     619554294                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               12890160                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.120953                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         437867751                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85587881                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.501301                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1013272923                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.611944                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.884954                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               568966130     56.15%     56.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               331598561     32.73%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68124899      6.72%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36050808      3.56%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3756115      0.37%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2683323      0.26%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   49268      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1022114      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021705      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1013272923                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      222620601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4620347                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142829200                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.479076                       # Inst execution rate
system.cpu0.iew.exec_refs                   262711843                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73619669                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               87707668                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189414600                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512635                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2164547                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75352487                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          599862933                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            189092174                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4696659                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            592087528                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                369087                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             44415726                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4569998                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             45470078                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       152928                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14918455                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31209                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7903                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2448343                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14654336                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5027841                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7903                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       797176                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3823171                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                252479191                       # num instructions consuming a value
system.cpu0.iew.wb_count                    585819216                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.856257                       # average fanout of values written-back
system.cpu0.iew.wb_producers                216187182                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.474005                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     585869078                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               721462998                       # number of integer regfile reads
system.cpu0.int_regfile_writes              374400255                       # number of integer regfile writes
system.cpu0.ipc                              0.454565                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.454565                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020979      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            325188684     54.49%     54.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4145368      0.69%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018418      0.17%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           191346901     32.06%     87.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74063792     12.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             596784188                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2023431                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003391                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 171764      8.49%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1731784     85.59%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               119881      5.92%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             597786592                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2208933823                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    585819170                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        637428805                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 598330129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                596784188                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532804                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37558793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69188                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           419                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15745145                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1013272923                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.588967                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844261                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          587286136     57.96%     57.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          296879827     29.30%     87.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102753718     10.14%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17556669      1.73%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5515845      0.54%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             788965      0.08%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1799662      0.18%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             616067      0.06%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76034      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1013272923                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.482877                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9610092                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2071139                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189414600                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75352487                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1043                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1235893524                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12575357                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              136921384                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357817289                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4110888                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               426779968                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              19372110                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10013                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            740869080                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             606673797                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          388147653                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                412251009                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9246912                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4569998                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             32643771                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30330356                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       740869040                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        106793                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3244                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11719093                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3238                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1577543112                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1207240518                       # The number of ROB writes
system.cpu0.timesIdled                       16530178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1010                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.383323                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4111583                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5179404                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1016059                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7150588                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            138806                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         304278                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          165472                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8324466                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8691                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509172                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           612641                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420751                       # Number of branches committed
system.cpu1.commit.bw_lim_events               521001                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528218                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12291387                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19249308                       # Number of instructions committed
system.cpu1.commit.committedOps              19758693                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114163595                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173074                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.824318                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    105985659     92.84%     92.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4038316      3.54%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1374707      1.20%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1298607      1.14%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       357960      0.31%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        93797      0.08%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       448527      0.39%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        45021      0.04%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       521001      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114163595                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227619                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18557974                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5321163                       # Number of loads committed
system.cpu1.commit.membars                    1018434                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018434      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11649592     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5830335     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1260194      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19758693                       # Class of committed instruction
system.cpu1.commit.refs                       7090541                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19249308                       # Number of Instructions Simulated
system.cpu1.committedOps                     19758693                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.059329                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.059329                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             93101631                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               411731                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3771353                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              35052600                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6401860                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14861450                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                613082                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               564219                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1186639                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8324466                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5825226                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108665975                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               281792                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40691729                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2033000                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.071370                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6482173                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4250389                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.348872                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         116164662                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.365079                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.867010                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                91731162     78.97%     78.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                13789720     11.87%     90.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6535332      5.63%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2103760      1.81%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1231460      1.06%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  329095      0.28%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  443238      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     331      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     564      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           116164662                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         473237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              633071                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5692125                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.199054                       # Inst execution rate
system.cpu1.iew.exec_refs                     7807499                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1863903                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               79890184                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8940228                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1108933                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           373813                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             3107819                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           32042766                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5943596                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           292617                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             23217225                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                562714                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               929442                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                613082                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2068644                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21063                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          137025                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4688                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          445                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1364                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3619065                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1338441                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           445                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       141694                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        491377                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12902131                       # num instructions consuming a value
system.cpu1.iew.wb_count                     22921015                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824643                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10639648                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.196514                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      22928746                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                29292952                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14991316                       # number of integer regfile writes
system.cpu1.ipc                              0.165035                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165035                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018636      4.33%      4.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14599878     62.10%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  50      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6519761     27.73%     94.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1371421      5.83%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              23509842                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     602794                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025640                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 128846     21.37%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                421217     69.88%     91.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                52729      8.75%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              23093986                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         163821671                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     22921003                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         44327108                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  28722297                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 23509842                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3320469                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12284072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            34557                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1792251                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9052752                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    116164662                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.202384                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.660789                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101783274     87.62%     87.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            9205114      7.92%     95.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3020670      2.60%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1041164      0.90%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             741868      0.64%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             154837      0.13%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             150475      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              42691      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24569      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      116164662                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.201563                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6211778                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          915312                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8940228                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3107819                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu1.numCycles                       116637899                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1131822775                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               84376116                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13169046                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2438940                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7539671                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                694599                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5577                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             40940333                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              33221416                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           22129753                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14461179                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5731888                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                613082                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9149469                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8960707                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        40940321                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25145                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               774                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5264059                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           760                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   145691647                       # The number of ROB reads
system.cpu1.rob.rob_writes                   66102295                       # The number of ROB writes
system.cpu1.timesIdled                           4783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            75.404059                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2458765                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3260786                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           388866                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4712176                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98538                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         143515                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           44977                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5178694                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2567                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509150                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           250049                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647294                       # Number of branches committed
system.cpu2.commit.bw_lim_events               454941                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528179                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3609606                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505547                       # Number of instructions committed
system.cpu2.commit.committedOps              17014913                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113216175                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150287                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777557                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106287053     93.88%     93.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3408339      3.01%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1120701      0.99%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1127275      1.00%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       264193      0.23%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        74883      0.07%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       438898      0.39%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        39892      0.04%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       454941      0.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113216175                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174060                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893330                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697264                       # Number of loads committed
system.cpu2.commit.membars                    1018413                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018413      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796815     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206414     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993133      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014913                       # Class of committed instruction
system.cpu2.commit.refs                       6199559                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505547                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014913                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.905604                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.905604                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            102061507                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               144031                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2267815                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21846520                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2788650                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7639317                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                250356                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               259700                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1090402                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5178694                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2888990                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110272806                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                19355                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      23748842                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 778346                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045435                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3168252                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2557303                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.208358                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113830232                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.215177                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.658849                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                99236647     87.18%     87.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8332651      7.32%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3835373      3.37%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1481963      1.30%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  744286      0.65%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  129008      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   70069      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      61      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     174      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113830232                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         150537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              267771                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4107553                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.163784                       # Inst execution rate
system.cpu2.iew.exec_refs                     6689694                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1527522                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87694595                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5646830                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            620238                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           258695                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1735265                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20618500                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5162172                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           172975                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18668215                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                362939                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               861417                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                250356                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1803756                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18422                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           95963                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3301                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          561                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       949566                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       232970                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           183                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       105494                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        162277                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10800678                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18467162                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.867640                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9371095                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.162020                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18472188                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23139311                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12428953                       # number of integer regfile writes
system.cpu2.ipc                              0.144810                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144810                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018610      5.41%      5.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11093461     58.88%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5704940     30.28%     94.56% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1024038      5.44%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18841190                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     577932                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030674                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 124008     21.46%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408344     70.66%     92.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                45578      7.89%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18400498                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152130347                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18467150                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24222198                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18764610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18841190                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1853890                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3603586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            39829                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        325711                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2147060                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113830232                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.165520                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.614958                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102539732     90.08%     90.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7213285      6.34%     96.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2269747      1.99%     98.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             751941      0.66%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             716523      0.63%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             140633      0.12%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             142528      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              38581      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              17262      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113830232                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.165301                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3663689                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          432484                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5646830                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1735265                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    197                       # number of misc regfile reads
system.cpu2.numCycles                       113980769                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1134479602                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92380527                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442136                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3108071                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3348854                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                767470                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2932                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26341269                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21328712                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14406945                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7820936                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6010734                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                250356                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10001149                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2964809                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26341257                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28410                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               806                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6546376                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           795                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133384648                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41863381                       # The number of ROB writes
system.cpu2.timesIdled                           1780                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.913740                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2223992                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3008902                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           401888                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3908455                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            103070                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         188887                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           85817                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4368434                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1251                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509198                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           233461                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470784                       # Number of branches committed
system.cpu3.commit.bw_lim_events               406851                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528250                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2572350                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15861080                       # Number of instructions committed
system.cpu3.commit.committedOps              16370450                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106600999                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153568                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.781181                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99833271     93.65%     93.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3390749      3.18%     96.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1144883      1.07%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       993837      0.93%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       248935      0.23%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        70888      0.07%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       477659      0.45%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        33926      0.03%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       406851      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106600999                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151265                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255217                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568754                       # Number of loads committed
system.cpu3.commit.membars                    1018410                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018410      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9354266     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077952     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919684      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370450                       # Class of committed instruction
system.cpu3.commit.refs                       5997648                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15861080                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370450                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.756684                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.756684                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97015246                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               169228                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2135141                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19925083                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2562037                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6040821                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                233771                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               296634                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1186898                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4368434                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2540548                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103865180                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                25382                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20431196                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 804396                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.040762                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2771381                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2327062                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.190646                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107038773                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.195645                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.623013                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94476480     88.26%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7234094      6.76%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3123142      2.92%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1431329      1.34%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  702954      0.66%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   69699      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     806      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      58      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     211      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107038773                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         129536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              248377                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3793753                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.168560                       # Inst execution rate
system.cpu3.iew.exec_refs                     6459627                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441744                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               82378894                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5106963                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510058                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           142448                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1458490                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18939277                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5017883                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           282976                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18064329                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                386227                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               824418                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                233771                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1808437                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        16802                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           81486                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2152                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          154                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       538209                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        29596                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           103                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        44766                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        203611                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10659321                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17885237                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.866915                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9240722                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.166889                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17890237                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22134629                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12238755                       # number of integer regfile writes
system.cpu3.ipc                              0.148002                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148002                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018643      5.55%      5.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10834279     59.05%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5557880     30.29%     94.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936361      5.10%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18347305                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     584807                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031874                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 128948     22.05%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406498     69.51%     91.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                49359      8.44%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17913455                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144378724                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17885225                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21508175                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17410697                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18347305                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528580                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2568826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            60560                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           330                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1096885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107038773                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.171408                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.626395                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95998501     89.69%     89.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7182610      6.71%     96.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2063748      1.93%     98.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             743703      0.69%     99.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             725844      0.68%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             121827      0.11%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             146084      0.14%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              34573      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21883      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107038773                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.171201                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3106195                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          315097                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5106963                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1458490                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    233                       # number of misc regfile reads
system.cpu3.numCycles                       107168309                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1141292061                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               87640561                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037236                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3465554                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3200205                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                748296                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  936                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23939586                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19459908                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13471686                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6250656                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5300878                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                233771                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9686886                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2434450                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23939574                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26694                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               844                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7134419                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           833                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125135674                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38324033                       # The number of ROB writes
system.cpu3.timesIdled                           1614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6226892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12401426                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       189752                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        52409                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     34268173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     20165035                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     68647122                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       20217444                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4045546                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2276170                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3898262                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              974                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            572                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2179760                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2179721                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4045546                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           142                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18626693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18626693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    544091968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               544091968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1432                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6226994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6226994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6226994                       # Request fanout histogram
system.membus.respLayer1.occupancy        32867066500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23406057503                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                223                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          112                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5061439468.750000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   28630770481.023262                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          109     97.32%     97.32% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.89%     98.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.89%     99.11% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.89%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 262395197500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            112                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57353120500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 566881220500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2886691                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2886691                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2886691                       # number of overall hits
system.cpu2.icache.overall_hits::total        2886691                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         2299                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2299                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         2299                       # number of overall misses
system.cpu2.icache.overall_misses::total         2299                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    149542000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    149542000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    149542000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    149542000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2888990                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2888990                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2888990                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2888990                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000796                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000796                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000796                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000796                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65046.541975                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65046.541975                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65046.541975                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65046.541975                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    26.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         1989                       # number of writebacks
system.cpu2.icache.writebacks::total             1989                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          278                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          278                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          278                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          278                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2021                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2021                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2021                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2021                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    132197500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    132197500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    132197500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    132197500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000700                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000700                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000700                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000700                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65411.924790                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65411.924790                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65411.924790                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65411.924790                       # average overall mshr miss latency
system.cpu2.icache.replacements                  1989                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2886691                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2886691                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         2299                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2299                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    149542000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    149542000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2888990                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2888990                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000796                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000796                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65046.541975                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65046.541975                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          278                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2021                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2021                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    132197500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    132197500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000700                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000700                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65411.924790                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65411.924790                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.981297                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2746075                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1989                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1380.630970                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        362807000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.981297                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999416                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999416                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5780001                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5780001                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4652300                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4652300                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4652300                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4652300                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1320178                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1320178                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1320178                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1320178                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 181448591679                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 181448591679                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 181448591679                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 181448591679                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5972478                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5972478                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5972478                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5972478                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.221044                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.221044                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.221044                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.221044                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 137442.520387                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 137442.520387                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 137442.520387                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 137442.520387                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1458344                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       119802                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18258                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1616                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.874247                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.134901                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       532440                       # number of writebacks
system.cpu2.dcache.writebacks::total           532440                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       993676                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       993676                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       993676                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       993676                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326502                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326502                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326502                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326502                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39099101147                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39099101147                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39099101147                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39099101147                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054668                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054668                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054668                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054668                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119751.490487                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119751.490487                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119751.490487                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119751.490487                       # average overall mshr miss latency
system.cpu2.dcache.replacements                532440                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4195799                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4195799                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       783953                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       783953                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  83325447000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  83325447000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4979752                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4979752                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.157428                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.157428                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106288.829815                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106288.829815                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       628275                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       628275                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155678                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155678                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17338057500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17338057500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031262                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031262                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111371.275967                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111371.275967                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       456501                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        456501                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       536225                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       536225                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  98123144679                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  98123144679                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992726                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992726                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.540154                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.540154                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 182988.754122                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 182988.754122                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       365401                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       365401                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170824                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170824                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21761043647                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21761043647                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.172076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.172076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 127388.678681                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 127388.678681                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5018500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5018500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.398496                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.398496                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23672.169811                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23672.169811                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          136                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           76                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       504500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       504500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6638.157895                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6638.157895                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1180000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1180000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.461538                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.461538                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7023.809524                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7023.809524                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1033000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1033000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.450549                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.450549                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6298.780488                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6298.780488                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       251500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       251500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       234500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       234500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       285051                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         285051                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224099                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224099                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20920308500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20920308500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509150                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509150                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440143                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440143                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93352.975694                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93352.975694                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224099                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224099                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20696209500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20696209500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440143                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440143                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92352.975694                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92352.975694                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.568895                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5483228                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550416                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.961971                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        362818500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.568895                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.924028                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.924028                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13515492                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13515492                       # Number of data accesses
system.cpu3.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean      4224299000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   26125658009.392513                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          132     97.78%     97.78% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 262395645500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53953976000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 570280365000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2538406                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2538406                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2538406                       # number of overall hits
system.cpu3.icache.overall_hits::total        2538406                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2142                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2142                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2142                       # number of overall misses
system.cpu3.icache.overall_misses::total         2142                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    127298499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    127298499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    127298499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    127298499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2540548                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2540548                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2540548                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2540548                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000843                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000843                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000843                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000843                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 59429.738095                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59429.738095                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 59429.738095                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59429.738095                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    20.571429                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1843                       # number of writebacks
system.cpu3.icache.writebacks::total             1843                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          267                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          267                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          267                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          267                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1875                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1875                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1875                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1875                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    111794000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    111794000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    111794000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    111794000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000738                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000738                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000738                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000738                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 59623.466667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59623.466667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 59623.466667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59623.466667                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1843                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2538406                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2538406                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2142                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2142                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    127298499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    127298499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2540548                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2540548                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000843                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000843                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 59429.738095                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59429.738095                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          267                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1875                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1875                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    111794000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    111794000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000738                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000738                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 59623.466667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59623.466667                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.980976                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2537660                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1843                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1376.918068                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        369904000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.980976                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999406                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999406                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5082971                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5082971                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4470296                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4470296                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4470296                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4470296                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1310811                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1310811                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1310811                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1310811                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 170619112044                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 170619112044                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 170619112044                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 170619112044                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5781107                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5781107                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5781107                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5781107                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.226740                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.226740                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.226740                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.226740                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 130163.015144                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130163.015144                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 130163.015144                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130163.015144                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1429248                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       143777                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16661                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1831                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.784047                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.523758                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497351                       # number of writebacks
system.cpu3.dcache.writebacks::total           497351                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1004294                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1004294                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1004294                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1004294                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       306517                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       306517                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       306517                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       306517                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36088179281                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36088179281                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36088179281                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36088179281                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053020                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053020                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053020                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053020                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117736.305918                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117736.305918                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117736.305918                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117736.305918                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497351                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4062059                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4062059                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       799761                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       799761                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  83682328000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  83682328000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4861820                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4861820                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.164498                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164498                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 104634.169458                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104634.169458                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       649070                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       649070                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150691                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150691                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16876125000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16876125000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.030995                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.030995                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111991.592066                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111991.592066                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       408237                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        408237                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       511050                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       511050                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  86936784044                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  86936784044                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919287                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919287                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.555920                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.555920                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 170114.047635                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 170114.047635                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       355224                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       355224                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155826                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155826                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19212054281                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19212054281                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169507                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169507                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123291.711788                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123291.711788                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          329                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          190                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          190                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4268500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4268500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.366089                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.366089                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22465.789474                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22465.789474                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       400000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       400000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.123314                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.123314                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         6250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          222                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          222                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          152                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       799500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       799500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.406417                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.406417                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5259.868421                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5259.868421                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          150                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       676500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       676500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.401070                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.401070                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         4510                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         4510                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       461500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       461500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       434500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       434500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305478                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305478                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203720                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203720                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19174781000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19174781000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509198                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509198                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400080                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400080                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94123.213234                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94123.213234                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203720                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203720                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18971061000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18971061000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400080                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400080                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93123.213234                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93123.213234                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.609521                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5282814                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           510042                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.357606                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        369915500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.609521                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.862798                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.862798                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13092464                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13092464                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    449120392.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   801659271.329428                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        46000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2684545500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   617946655500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6287685500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88523373                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88523373                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88523373                       # number of overall hits
system.cpu0.icache.overall_hits::total       88523373                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17745454                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17745454                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17745454                       # number of overall misses
system.cpu0.icache.overall_misses::total     17745454                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 304256147996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 304256147996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 304256147996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 304256147996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    106268827                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    106268827                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    106268827                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    106268827                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166986                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166986                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166986                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166986                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17145.582637                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17145.582637                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17145.582637                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17145.582637                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3163                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.016129                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16753203                       # number of writebacks
system.cpu0.icache.writebacks::total         16753203                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       992217                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       992217                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       992217                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       992217                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16753237                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16753237                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16753237                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16753237                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 278356299500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 278356299500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 278356299500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 278356299500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157650                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157650                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157650                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157650                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16615.075612                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16615.075612                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16615.075612                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16615.075612                       # average overall mshr miss latency
system.cpu0.icache.replacements              16753203                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88523373                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88523373                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17745454                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17745454                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 304256147996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 304256147996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    106268827                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    106268827                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166986                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166986                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17145.582637                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17145.582637                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       992217                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       992217                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16753237                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16753237                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 278356299500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 278356299500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157650                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157650                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16615.075612                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16615.075612                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999914                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          105276342                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16753204                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.283953                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999914                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229290890                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229290890                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    211264226                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       211264226                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    211264226                       # number of overall hits
system.cpu0.dcache.overall_hits::total      211264226                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29492526                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29492526                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29492526                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29492526                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1001524468790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1001524468790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1001524468790                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1001524468790                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    240756752                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    240756752                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    240756752                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    240756752                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.122499                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.122499                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122499                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122499                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33958.585602                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33958.585602                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33958.585602                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33958.585602                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7619375                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       233700                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           160509                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2767                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.470080                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.459704                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15950680                       # number of writebacks
system.cpu0.dcache.writebacks::total         15950680                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13712513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13712513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13712513                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13712513                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15780013                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15780013                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15780013                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15780013                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 433506890114                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 433506890114                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 433506890114                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 433506890114                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065543                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065543                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065543                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065543                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 27471.896893                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27471.896893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 27471.896893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27471.896893                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15950680                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    149022395                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      149022395                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21921118                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21921118                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 658799124000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 658799124000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    170943513                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    170943513                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.128236                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.128236                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30053.171741                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30053.171741                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8055702                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8055702                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13865416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13865416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 355972116500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 355972116500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.081111                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.081111                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25673.381635                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25673.381635                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     62241831                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      62241831                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7571408                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7571408                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 342725344790                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 342725344790                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813239                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813239                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.108452                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.108452                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45265.734562                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45265.734562                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5656811                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5656811                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1914597                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1914597                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  77534773614                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  77534773614                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027425                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027425                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40496.654708                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40496.654708                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          914                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          914                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9790500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9790500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431947                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431947                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10711.706783                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10711.706783                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          877                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          877                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           37                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1471500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1471500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017486                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017486                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39770.270270                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39770.270270                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1737                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1737                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2174000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2174000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.137965                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.137965                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7820.143885                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7820.143885                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1905000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1905000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.133995                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.133995                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7055.555556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7055.555556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318159                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318159                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191230                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191230                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17355511500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17355511500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509389                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509389                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375411                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375411                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90757.263505                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90757.263505                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191230                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191230                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17164281500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17164281500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375411                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375411                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89757.263505                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89757.263505                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.900908                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          227556448                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15970958                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.248140                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.900908                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        498511534                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       498511534                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            15595421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            12330026                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               47263                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 687                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               41251                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 765                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               40743                       # number of demand (read+write) hits
system.l2.demand_hits::total                 28057381                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           15595421                       # number of overall hits
system.l2.overall_hits::.cpu0.data           12330026                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1225                       # number of overall hits
system.l2.overall_hits::.cpu1.data              47263                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                687                       # number of overall hits
system.l2.overall_hits::.cpu2.data              41251                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                765                       # number of overall hits
system.l2.overall_hits::.cpu3.data              40743                       # number of overall hits
system.l2.overall_hits::total                28057381                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1157815                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3619764                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            497841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            491183                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            456755                       # number of demand (read+write) misses
system.l2.demand_misses::total                6229278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1157815                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3619764                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3476                       # number of overall misses
system.l2.overall_misses::.cpu1.data           497841                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1334                       # number of overall misses
system.l2.overall_misses::.cpu2.data           491183                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1110                       # number of overall misses
system.l2.overall_misses::.cpu3.data           456755                       # number of overall misses
system.l2.overall_misses::total               6229278                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  87512700500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 274816695000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    333458000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58620716998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    120552500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  58206157000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     99414000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53560393499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     533270087497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  87512700500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 274816695000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    333458000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58620716998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    120552500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  58206157000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     99414000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53560393499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    533270087497                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16753236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15949790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4701                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          545104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497498                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34286659                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16753236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15949790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4701                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         545104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497498                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34286659                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.069110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.226947                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.739417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.913295                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.660069                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.922524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.592000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.918104                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.181682                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.069110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.226947                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.739417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.913295                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.660069                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.922524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.592000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.918104                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.181682                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 75584.355445                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75921.163645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95931.530495                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117749.877969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90369.190405                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118501.977878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89562.162162                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 117262.850979                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85607.045872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 75584.355445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75921.163645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95931.530495                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117749.877969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90369.190405                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118501.977878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89562.162162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 117262.850979                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85607.045872                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2276170                       # number of writebacks
system.l2.writebacks::total                   2276170                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            781                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            342                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            926                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            317                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            684                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            352                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            563                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4010                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           781                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           342                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           926                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           317                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           684                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           352                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           563                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4010                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1157770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3618983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       496915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       490499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       456192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6225268                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1157770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3618983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       496915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       490499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       456192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6225268                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  75931971500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 238575865500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    277445500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53585930498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     85498000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  53254737500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     66316500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48960480499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 470738245497                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  75931971500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 238575865500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    277445500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53585930498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     85498000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  53254737500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     66316500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48960480499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 470738245497                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.069107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.226898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.911597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.503216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.921239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.404267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.916973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.181565                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.069107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.226898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.911597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.503216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.921239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.404267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.916973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.181565                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 65584.677008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 65923.455706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88527.600511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107837.216623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84068.829892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108572.570994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87488.786280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 107324.285606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75617.346192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 65584.677008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 65923.455706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88527.600511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107837.216623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84068.829892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108572.570994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87488.786280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 107324.285606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75617.346192                       # average overall mshr miss latency
system.l2.replacements                       26390560                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4156508                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4156508                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4156508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4156508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30033676                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30033676                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30033676                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30033676                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   90                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            90                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                107                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1593500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1593500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              197                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.978261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.243243                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.130435                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.090909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.543147                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17705.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14892.523364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           107                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1798000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       183500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       123500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2146000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.978261                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.243243                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.130435                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.090909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.543147                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19977.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20388.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20583.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20056.074766                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 96                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.348485                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.208333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.230769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.323944                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       459500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       179000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       182500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       919500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.348485                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.208333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.230769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.323944                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19978.260870                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19888.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19989.130435                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           932674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            22838                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25329                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1004010                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1152533                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         322031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2179721                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80400169500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40721150998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41403239000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37169563999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  199694123497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2085207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3183731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.552719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.938038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.939460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.927081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.684644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 69759.537905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116095.710676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116825.635860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115422.316482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91614.533923                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1152533                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350755                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354402                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       322031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2179721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68874839500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37213600998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37859219000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33949253999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 177896913497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.552719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.938038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.939460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.927081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.684644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 59759.537905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106095.710676                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106825.635860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105422.316482                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81614.533923                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      15595421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15598098                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1157815                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1163735                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  87512700500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    333458000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    120552500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     99414000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  88066125000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16753236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4701                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16761833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.069110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.739417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.660069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.592000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.069428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 75584.355445                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95931.530495                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90369.190405                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89562.162162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75675.411498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          342                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          317                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          352                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1056                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1157770                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1017                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          758                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1162679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  75931971500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    277445500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     85498000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     66316500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  76361231500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.069107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.503216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.404267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.069365                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 65584.677008                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88527.600511                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84068.829892                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87488.786280                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65676.968020                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11397352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        24094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        18413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        15414                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11455273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2467231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       147086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       136781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       134724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2885822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 194416525500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17899566000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16802918000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16390829500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 245509839000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13864583                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       171180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       150138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14341095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.177952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.859248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.881355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.897334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.201227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 78799.482294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121694.559645                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122845.409816                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121662.283632                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85074.491427                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          781                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          926                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          684                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          563                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2954                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2466450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       146160                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       136097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       134161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2882868                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 169701026000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16372329500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15395518500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15011226500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 216480100500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.177896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.853838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.876948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.893585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.201021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 68803.756816                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112016.485359                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113121.659552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111889.643786                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75091.922523                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          132                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             142                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          140                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           150                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.942857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.946667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          132                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          142                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2591000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        96500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        77500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2784500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.942857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.946667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19628.787879                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19300                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19609.154930                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999825                       # Cycle average of tags in use
system.l2.tags.total_refs                    68472951                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26390568                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.594599                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.355399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.090254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       27.097618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.822438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.002235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.790487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.831200                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.521178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.423400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 300299964                       # Number of tag accesses
system.l2.tags.data_accesses                300299964                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      74097216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     231614912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        200576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31802560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         65088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31391936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         48512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29196288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          398417088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     74097216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       200576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        65088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        48512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      74411392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    145674880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       145674880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1157769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3618983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         496915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         490499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         456192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6225267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2276170                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2276170                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        118700961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        371038401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           321315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         50946508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           104269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         50288704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            77714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         46771358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             638249231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    118700961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       321315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       104269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        77714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        119204259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      233365694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233365694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      233365694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       118700961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       371038401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          321315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        50946508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          104269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        50288704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           77714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        46771358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            871614924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1581054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1157769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2911601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    491568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    484131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    449661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015191940750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97692                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97692                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12041287                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1488817                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6225267                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2276170                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6225267                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2276170                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 725628                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                695116                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            220356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            187473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1492742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1149576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            159559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            141003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            824124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            171203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           134234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           142520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           268450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            177116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73937                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 117606057250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27498195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            220724288500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21384.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40134.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3861535                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  980771                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6225267                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2276170                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3801930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  803754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  410578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  200459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   64028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   40670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   38706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   30239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 106828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 109116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 102405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 100110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 102198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2238354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.452995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.429768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.462808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1340106     59.87%     59.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       424656     18.97%     78.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       107655      4.81%     83.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        78145      3.49%     87.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58726      2.62%     89.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30804      1.38%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28561      1.28%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        63017      2.82%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106684      4.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2238354                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.295521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    261.724099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97687     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97692                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.183874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.172326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.639455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            89378     91.49%     91.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1030      1.05%     92.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5402      5.53%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1502      1.54%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              307      0.31%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               54      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97692                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              351976896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                46440192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101186240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               398417088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            145674880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       563.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    638.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  624234246000                       # Total gap between requests
system.mem_ctrls.avgGap                      73426.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     74097216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    186342464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       200576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31460352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        65088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30984384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        48512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28778304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101186240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 118700960.734231710434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 298513637.845502674580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 321315.228634625848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 50398303.863901011646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 104268.534627126515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 49635820.980890251696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 77714.404373020545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 46101763.568307116628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162096561.105407059193                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1157769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3618983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       496915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       490499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       456192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2276170                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  28402844250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  96593489750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    144965500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32807270750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     42732250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32761012750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     34515250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29937458000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15377835599750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     24532.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     26690.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46255.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66021.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42017.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66791.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45534.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65624.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6756013.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8042574540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4274699385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13768476120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4407825420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49276303440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     268797743730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13349992320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       361917614955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        579.778444                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32227058500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20844460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 571162822500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7939372980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4219854045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25498946340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3845177280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49276303440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     277560436950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5970882240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       374310973275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.632139                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13049558500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20844460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 590340322500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4598048983.739838                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27343466634.873753                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          120     97.56%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 262395568500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58674316000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 565560025000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5819706                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5819706                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5819706                       # number of overall hits
system.cpu1.icache.overall_hits::total        5819706                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5520                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5520                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5520                       # number of overall misses
system.cpu1.icache.overall_misses::total         5520                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    413868999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    413868999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    413868999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    413868999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5825226                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5825226                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5825226                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5825226                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000948                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000948                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000948                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000948                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74976.267935                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74976.267935                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74976.267935                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74976.267935                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           89                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    29.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4669                       # number of writebacks
system.cpu1.icache.writebacks::total             4669                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          819                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          819                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          819                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          819                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4701                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4701                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4701                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4701                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    355239000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    355239000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    355239000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    355239000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000807                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000807                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000807                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000807                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75566.687939                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75566.687939                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75566.687939                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75566.687939                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4669                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5819706                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5819706                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    413868999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    413868999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5825226                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5825226                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000948                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000948                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74976.267935                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74976.267935                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          819                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          819                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4701                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4701                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    355239000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    355239000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000807                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000807                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75566.687939                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75566.687939                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981615                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5810163                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4669                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1244.412722                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        355530500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981615                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999425                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999425                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11655153                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11655153                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5527251                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5527251                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5527251                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5527251                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1435450                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1435450                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1435450                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1435450                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 187521989741                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 187521989741                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 187521989741                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 187521989741                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6962701                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6962701                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6962701                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6962701                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.206163                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.206163                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.206163                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.206163                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 130636.378655                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130636.378655                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 130636.378655                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 130636.378655                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1593566                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        99994                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21145                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1466                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.363727                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.208731                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       544295                       # number of writebacks
system.cpu1.dcache.writebacks::total           544295                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1086506                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1086506                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1086506                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1086506                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       348944                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348944                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       348944                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348944                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40632885493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40632885493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40632885493                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40632885493                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050116                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 116445.290628                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116445.290628                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 116445.290628                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116445.290628                       # average overall mshr miss latency
system.cpu1.dcache.replacements                544295                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4843576                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4843576                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       859329                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       859329                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  90740804000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  90740804000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5702905                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5702905                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150683                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150683                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 105594.951410                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105594.951410                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       687644                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       687644                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       171685                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       171685                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18530434500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18530434500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107932.751842                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107932.751842                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       683675                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        683675                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       576121                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       576121                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96781185741                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96781185741                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259796                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259796                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.457313                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.457313                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 167987.602849                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 167987.602849                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       398862                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       398862                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177259                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177259                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22102450993                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22102450993                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140705                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140705                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124690.148275                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124690.148275                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          212                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5955000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5955000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28089.622642                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28089.622642                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           76                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.143396                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.143396                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6723.684211                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6723.684211                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          155                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       862000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       862000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.436620                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.436620                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5561.290323                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5561.290323                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       733000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       733000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.433803                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.433803                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4759.740260                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4759.740260                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       415500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       415500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       390500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       390500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292355                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292355                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216817                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216817                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19914440000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19914440000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509172                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509172                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425823                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425823                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91849.070875                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91849.070875                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216817                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216817                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19697623000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19697623000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425823                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425823                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90849.070875                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90849.070875                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.149774                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6384505                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           565592                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.288181                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        355542000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.149774                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15511138                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15511138                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 624234341000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          31105262                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6432678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30129919                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24114390                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1064                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           668                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1732                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           70                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3253472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3253472                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16761834                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14343432                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          150                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          150                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50259675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     47872309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1655453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1615799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1505333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             102934264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2144412032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2041629504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       599680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69720832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       256640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68151168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       237952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63669632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4388677440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        26464102                       # Total snoops (count)
system.tol2bus.snoopTraffic                 150292416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         60751254                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.340896                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493112                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40362427     66.44%     66.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1               20245576     33.33%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  21369      0.04%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  72385      0.12%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  43089      0.07%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   6408      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           60751254                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        68610009457                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826445261                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3193575                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         765809867                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2993002                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23958696284                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25173179133                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         849341462                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7228039                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               897983640000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236650                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740536                       # Number of bytes of host memory used
host_op_rate                                   237226                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3542.61                       # Real time elapsed on the host
host_tick_rate                               77273390                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   838356680                       # Number of instructions simulated
sim_ops                                     840398792                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.273749                       # Number of seconds simulated
sim_ticks                                273749299000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.865138                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               53336728                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            53408756                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2739549                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         59728482                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             10175                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          15563                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5388                       # Number of indirect misses.
system.cpu0.branchPred.lookups               60566725                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1856                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           769                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2737409                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32289678                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6905392                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3396                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       82164032                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           141025305                       # Number of instructions committed
system.cpu0.commit.committedOps             141025941                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    523865216                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.269203                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.239830                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    488027634     93.16%     93.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8201296      1.57%     94.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     11471307      2.19%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1716792      0.33%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       685226      0.13%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       545689      0.10%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       163990      0.03%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6147890      1.17%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6905392      1.32%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    523865216                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               11197                       # Number of function calls committed.
system.cpu0.commit.int_insts                140415548                       # Number of committed integer instructions.
system.cpu0.commit.loads                     43368031                       # Number of loads committed
system.cpu0.commit.membars                       1014                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1065      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        96903644     68.71%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            963      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       43368744     30.75%     99.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        750976      0.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        141025941                       # Class of committed instruction
system.cpu0.commit.refs                      44119814                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  141025305                       # Number of Instructions Simulated
system.cpu0.committedOps                    141025941                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.814659                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.814659                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            396043039                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2218                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            46720839                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             237349757                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32889565                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 94863887                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2738494                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6038                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9917915                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   60566725                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 54372384                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    478010000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               825673                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     268429255                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5481268                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.112585                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          55702250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          53346903                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.498973                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         536452900                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.500381                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.766854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               339586210     63.30%     63.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               135734933     25.30%     88.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                55913405     10.42%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2311718      0.43%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1752487      0.33%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    6614      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1144537      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     525      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2471      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           536452900                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     214                       # number of floating regfile writes
system.cpu0.idleCycles                        1510559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2869513                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                41746754                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.497140                       # Inst execution rate
system.cpu0.iew.exec_refs                   137003206                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    799906                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               50514463                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68449333                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2617                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1876311                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1170535                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          221499645                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            136203300                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2321168                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            267442992                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                442230                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            233981372                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2738494                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            234547734                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8219344                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           85471                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          723                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          571                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25081302                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       418752                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           571                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       679764                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2189749                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                154261625                       # num instructions consuming a value
system.cpu0.iew.wb_count                    184265211                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755055                       # average fanout of values written-back
system.cpu0.iew.wb_producers                116475938                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.342524                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     184883639                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               329544156                       # number of integer regfile reads
system.cpu0.int_regfile_writes              142344320                       # number of integer regfile writes
system.cpu0.ipc                              0.262147                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.262147                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1611      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            131298251     48.67%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1309      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  267      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           137568438     51.00%     99.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             893962      0.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             269764159                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          320                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               327                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   16501967                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.061172                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1252932      7.59%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              15247367     92.40%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1668      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             286264194                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1095527959                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    184264891                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        301973578                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 221495931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                269764159                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3714                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       80473707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3045415                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           318                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     49926114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    536452900                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.502866                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.196182                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          414496525     77.27%     77.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           61527074     11.47%     88.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           22353408      4.17%     92.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            9734602      1.81%     94.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15106634      2.82%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8286910      1.54%     99.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2951247      0.55%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1214105      0.23%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             782395      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      536452900                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.501454                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2517946                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          226867                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68449333                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1170535                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    870                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       537963459                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9535140                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              289328159                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            107991067                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9362820                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                38746026                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             102950395                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               143991                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            308140964                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             229425966                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          176561794                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 97006413                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1211461                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2738494                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            108538757                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                68570735                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       308140652                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         95051                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1805                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56916146                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1785                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   740143128                       # The number of ROB reads
system.cpu0.rob.rob_writes                  458981220                       # The number of ROB writes
system.cpu0.timesIdled                          16392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  546                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.584158                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13913328                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13971427                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1887831                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20948383                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2833                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16102                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13269                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21890248                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          314                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           610                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1887092                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8392548                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1931281                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2988                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       38807637                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36157383                       # Number of instructions committed
system.cpu1.commit.committedOps              36158317                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    128722463                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.280901                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.190881                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    116917505     90.83%     90.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4865948      3.78%     94.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2827691      2.20%     96.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       715479      0.56%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       441099      0.34%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       416805      0.32%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        54704      0.04%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       551951      0.43%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1931281      1.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    128722463                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4219                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35548774                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9348269                       # Number of loads committed
system.cpu1.commit.membars                       1334                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1334      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        26118144     72.23%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        9348879     25.86%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        689720      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36158317                       # Class of committed instruction
system.cpu1.commit.refs                      10038599                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36157383                       # Number of Instructions Simulated
system.cpu1.committedOps                     36158317                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.749163                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.749163                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             77831762                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  832                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11735656                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84693055                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13048661                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40648395                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1891035                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1905                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1925041                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21890248                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15192490                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    117676473                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               600273                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      99209076                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3783548                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.161480                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15776647                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13916161                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.731847                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         135344894                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.733027                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.043021                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                72522810     53.58%     53.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39306163     29.04%     82.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17287550     12.77%     95.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2567102      1.90%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2161100      1.60%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17435      0.01%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1482208      1.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     102      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     424      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           135344894                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         215043                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1997946                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12657666                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.459841                       # Inst execution rate
system.cpu1.iew.exec_refs                    20204043                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    789447                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               31585267                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19515616                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1962                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2319599                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1375628                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74611722                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19414596                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1611224                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62335975                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                220974                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             27459904                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1891035                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             27807703                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       695829                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          188242                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1278                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3670                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10167347                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       685298                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3670                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       890673                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1107273                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45328465                       # num instructions consuming a value
system.cpu1.iew.wb_count                     55568270                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.733212                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 33235368                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.409917                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      55846864                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80158893                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42402816                       # number of integer regfile writes
system.cpu1.ipc                              0.266726                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.266726                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1666      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             42917471     67.11%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1578      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20138314     31.49%     98.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             888010      1.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63947199                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1125851                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017606                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 171545     15.24%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                954203     84.75%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  103      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              65071384                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         264725567                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55568270                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        113068779                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  74608315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63947199                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               3407                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       38453405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           360424                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           419                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25851877                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    135344894                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.472476                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.028117                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          100745966     74.44%     74.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19093260     14.11%     88.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8520541      6.30%     94.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2909280      2.15%     96.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2512135      1.86%     98.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             815782      0.60%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             424702      0.31%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             176469      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             146759      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      135344894                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.471726                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3522473                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          388547                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19515616                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1375628                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    332                       # number of misc regfile reads
system.cpu1.numCycles                       135559937                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   411823567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               63325371                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27077570                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1727429                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15097729                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12454322                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               132189                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            108859797                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              80875689                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           61631626                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39863773                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1199823                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1891035                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15135869                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                34554056                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       108859797                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31117                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1487                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7557918                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1460                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   201755771                       # The number of ROB reads
system.cpu1.rob.rob_writes                  156566043                       # The number of ROB writes
system.cpu1.timesIdled                           2880                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.436897                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6848407                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6887189                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1028303                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12282723                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2905                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9370                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6465                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13349911                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          332                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           596                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1027465                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5716236                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1304155                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           2900                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22671958                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            24668652                       # Number of instructions committed
system.cpu2.commit.committedOps              24669562                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     75869513                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.325158                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.254314                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     67337458     88.75%     88.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3856950      5.08%     93.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1883115      2.48%     96.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       524059      0.69%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       365685      0.48%     97.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       283641      0.37%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        41130      0.05%     97.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       273320      0.36%     98.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1304155      1.72%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     75869513                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                4167                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24060021                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5713451                       # Number of loads committed
system.cpu2.commit.membars                       1310                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1310      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18233728     73.91%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             80      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             160      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5714047     23.16%     97.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        720237      2.92%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         24669562                       # Class of committed instruction
system.cpu2.commit.refs                       6434284                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   24668652                       # Number of Instructions Simulated
system.cpu2.committedOps                     24669562                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.235146                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.235146                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             46237653                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  870                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5983522                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              53044740                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7150128                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 23869904                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1032898                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2233                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1292241                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13349911                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  7685776                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70566947                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               266806                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      61176041                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                2067472                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.167278                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           7982141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6851312                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.766553                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          79582824                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.768738                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.144343                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                43963649     55.24%     55.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20589861     25.87%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9622471     12.09%     93.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2836133      3.56%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1286613      1.62%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   16732      0.02%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1266938      1.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      41      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     386      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            79582824                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         223858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1116528                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8156820                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.478430                       # Inst execution rate
system.cpu2.iew.exec_refs                     9961167                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    819494                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               24729568                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11181867                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1844                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1403040                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1235696                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47216895                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9141673                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           913429                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             38181929                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                149487                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9890821                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1032898                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10144754                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        99922                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           56419                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         5104                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5468416                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       514863                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          5104                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       657833                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        458695                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 28896959                       # num instructions consuming a value
system.cpu2.iew.wb_count                     36525189                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.738746                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21347517                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.457671                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      36754908                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                49972846                       # number of integer regfile reads
system.cpu2.int_regfile_writes               27781616                       # number of integer regfile writes
system.cpu2.ipc                              0.309105                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.309105                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1643      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28727107     73.48%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1216      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  160      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9506977     24.32%     97.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             858255      2.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              39095358                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     216000                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005525                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  84944     39.33%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                131036     60.66%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   20      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39309715                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         158041614                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     36525189                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69769331                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47213558                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 39095358                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               3337                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22547333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            52074                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           437                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14639866                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     79582824                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.491254                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.033583                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           58636625     73.68%     73.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           10789310     13.56%     87.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5944433      7.47%     94.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1974912      2.48%     97.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1396006      1.75%     98.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             440001      0.55%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             202991      0.26%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              97897      0.12%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100649      0.13%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       79582824                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.489876                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2205403                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          460843                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11181867                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1235696                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    333                       # number of misc regfile reads
system.cpu2.numCycles                        79806682                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   467576822                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               38178038                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             18234537                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1448334                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 8274476                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5790863                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               121114                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68873889                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              51001138                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38511611                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 23677566                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1208700                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1032898                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8384315                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20277074                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68873889                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         35531                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1322                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4257136                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1309                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   121905448                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98401473                       # The number of ROB writes
system.cpu2.timesIdled                           2704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.609744                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4944034                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4963404                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           527010                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9203856                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              3107                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           6329                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3222                       # Number of indirect misses.
system.cpu3.branchPred.lookups               10171173                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          337                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           543                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           526076                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5332030                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1344291                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           2851                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14857779                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            23095948                       # Number of instructions committed
system.cpu3.commit.committedOps              23096780                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     67147364                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.343972                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.321100                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     59595401     88.75%     88.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3298369      4.91%     93.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1624825      2.42%     96.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       476899      0.71%     96.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       317514      0.47%     97.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       148738      0.22%     97.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        39299      0.06%     97.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       302028      0.45%     98.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1344291      2.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     67147364                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                4286                       # Number of function calls committed.
system.cpu3.commit.int_insts                 22487419                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5213297                       # Number of loads committed
system.cpu3.commit.membars                       1174                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1174      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17129868     74.17%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             80      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             160      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5213840     22.57%     96.75% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        751658      3.25%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         23096780                       # Class of committed instruction
system.cpu3.commit.refs                       5965498                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   23095948                       # Number of Instructions Simulated
system.cpu3.committedOps                     23096780                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.014883                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.014883                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             46306800                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  955                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4408819                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              41027749                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4701500                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16578177                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                533222                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3196                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1308728                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   10171173                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5461985                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     63239294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               121462                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      46374376                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1068312                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.146071                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5654977                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4947141                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.665996                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          69428427                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.667981                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.104530                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                42798988     61.64%     61.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15053631     21.68%     83.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 7132089     10.27%     93.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2721829      3.92%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  712772      1.03%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   13468      0.02%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  994988      1.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     605      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69428427                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         203156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              589031                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6873178                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.460597                       # Inst execution rate
system.cpu3.iew.exec_refs                     8511876                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    827559                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               24393133                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8787875                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              1941                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           553319                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1150475                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           37879906                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              7684317                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           456526                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32072076                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                148247                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9817974                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                533222                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10094626                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        82597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           26662                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         6759                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3574578                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       398274                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          6759                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       400687                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        188344                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24872138                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30752543                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.728366                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 18116027                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.441646                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30929739                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                42541418                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23232251                       # number of integer regfile writes
system.cpu3.ipc                              0.331688                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.331688                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1574      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23823349     73.24%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 745      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  160      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7864197     24.18%     97.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             838577      2.58%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              32528602                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     207067                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.006366                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  80327     38.79%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     38.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                126718     61.20%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   22      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32734095                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         134718118                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30752543                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         52669788                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  37876692                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 32528602                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               3214                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14783126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            25420                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           363                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9887745                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     69428427                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.468520                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.043870                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           52742427     75.97%     75.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8173937     11.77%     87.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4692859      6.76%     94.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1752458      2.52%     97.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1286841      1.85%     98.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             404223      0.58%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             186627      0.27%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89108      0.13%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              99947      0.14%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69428427                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.467153                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1492380                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          543546                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8787875                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1150475                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    400                       # number of misc regfile reads
system.cpu3.numCycles                        69631583                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   477751920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               37525723                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             17014828                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2086712                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5458451                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5916656                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                99424                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             54136465                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              39809860                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29832495                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 16835460                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1231641                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                533222                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9013722                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12817667                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        54136465                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         61849                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1520                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5163515                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1502                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   103755097                       # The number of ROB reads
system.cpu3.rob.rob_writes                   78192687                       # The number of ROB writes
system.cpu3.timesIdled                           2642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12281832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23832179                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1207856                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       665449                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13613897                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9682543                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27719962                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10347992                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12188833                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       527765                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11026783                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7777                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1123                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79896                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79838                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12188834                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36100850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36100850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    818971968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               818971968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4103                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12277630                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12277630    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12277630                       # Request fanout histogram
system.membus.respLayer1.occupancy        64785512250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29988707528                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                446                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          224                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1043955669.642857                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2527835208.178267                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          224    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        53000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   7714791500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            224                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39903229000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 233846070000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7682500                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7682500                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7682500                       # number of overall hits
system.cpu2.icache.overall_hits::total        7682500                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3276                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3276                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3276                       # number of overall misses
system.cpu2.icache.overall_misses::total         3276                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    208347500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    208347500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    208347500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    208347500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7685776                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7685776                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7685776                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7685776                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000426                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000426                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000426                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000426                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63598.137973                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63598.137973                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63598.137973                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63598.137973                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    18.625000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2878                       # number of writebacks
system.cpu2.icache.writebacks::total             2878                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          398                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          398                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          398                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          398                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2878                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2878                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2878                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2878                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    185163000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    185163000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    185163000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    185163000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000374                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000374                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000374                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000374                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64337.387074                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64337.387074                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64337.387074                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64337.387074                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2878                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7682500                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7682500                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3276                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3276                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    208347500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    208347500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7685776                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7685776                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000426                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000426                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63598.137973                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63598.137973                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          398                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          398                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2878                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2878                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    185163000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    185163000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000374                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000374                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64337.387074                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64337.387074                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7828015                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2910                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2690.039519                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15374430                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15374430                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7011597                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7011597                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7011597                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7011597                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2121888                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2121888                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2121888                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2121888                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 175359655995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 175359655995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 175359655995                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 175359655995                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      9133485                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9133485                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      9133485                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9133485                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.232320                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.232320                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.232320                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.232320                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82643.219621                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82643.219621                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82643.219621                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82643.219621                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7614789                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        38536                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           106782                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            474                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.311541                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.299578                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       621942                       # number of writebacks
system.cpu2.dcache.writebacks::total           621942                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1495888                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1495888                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1495888                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1495888                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       626000                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       626000                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       626000                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       626000                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  63555568995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  63555568995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  63555568995                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  63555568995                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.068539                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.068539                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.068539                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.068539                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 101526.468043                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101526.468043                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 101526.468043                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101526.468043                       # average overall mshr miss latency
system.cpu2.dcache.replacements                621933                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6590910                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6590910                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1822999                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1822999                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 146238735500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 146238735500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8413909                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8413909                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.216665                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.216665                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 80218.768908                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 80218.768908                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1218034                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1218034                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       604965                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       604965                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60957014500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60957014500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.071901                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.071901                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 100761.225030                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100761.225030                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       420687                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        420687                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       298889                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       298889                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  29120920495                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  29120920495                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       719576                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       719576                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.415368                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.415368                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97430.552797                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97430.552797                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277854                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277854                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        21035                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        21035                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2598554495                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2598554495                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.029232                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029232                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123534.798907                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123534.798907                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          645                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          645                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          239                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          239                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      8676500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      8676500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.270362                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.270362                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36303.347280                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36303.347280                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          101                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          138                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          138                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       741500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       741500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.156109                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.156109                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5373.188406                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5373.188406                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          345                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          345                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          309                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          309                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1572500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1572500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.472477                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.472477                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5088.996764                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5088.996764                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          309                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          309                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1320500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1320500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.472477                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.472477                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4273.462783                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4273.462783                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1091500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1091500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1034500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1034500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          169                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            169                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          427                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          427                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2143500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2143500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          596                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          596                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.716443                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.716443                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5019.906323                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5019.906323                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          427                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          427                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1716500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1716500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.716443                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.716443                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4019.906323                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4019.906323                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.322412                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7645833                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           625178                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.229850                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.322412                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.853825                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.853825                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18896388                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18896388                       # Number of data accesses
system.cpu3.numPwrStateTransitions                410                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          206                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1159871893.203883                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2710851711.630677                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          206    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8090074000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            206                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34815689000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 238933610000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5458814                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5458814                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5458814                       # number of overall hits
system.cpu3.icache.overall_hits::total        5458814                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3171                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3171                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3171                       # number of overall misses
system.cpu3.icache.overall_misses::total         3171                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    197933000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    197933000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    197933000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    197933000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5461985                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5461985                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5461985                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5461985                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000581                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000581                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000581                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000581                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62419.741406                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62419.741406                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62419.741406                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62419.741406                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          489                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          163                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2820                       # number of writebacks
system.cpu3.icache.writebacks::total             2820                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          351                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          351                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          351                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          351                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2820                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2820                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2820                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2820                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    176331500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    176331500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    176331500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    176331500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000516                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000516                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000516                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000516                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 62528.900709                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62528.900709                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 62528.900709                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62528.900709                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2820                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5458814                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5458814                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3171                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3171                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    197933000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    197933000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5461985                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5461985                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000581                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000581                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62419.741406                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62419.741406                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          351                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          351                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2820                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2820                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    176331500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    176331500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 62528.900709                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62528.900709                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5464255                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2852                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1915.937938                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10926790                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10926790                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5739700                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5739700                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5739700                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5739700                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2020529                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2020529                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2020529                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2020529                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 168602550493                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 168602550493                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 168602550493                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 168602550493                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      7760229                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7760229                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      7760229                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7760229                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.260370                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.260370                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.260370                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.260370                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83444.756543                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83444.756543                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83444.756543                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83444.756543                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5977376                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        44920                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            86273                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            552                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    69.284434                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.376812                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       528051                       # number of writebacks
system.cpu3.dcache.writebacks::total           528051                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1479507                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1479507                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1479507                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1479507                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       541022                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       541022                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       541022                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       541022                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  54515102995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  54515102995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  54515102995                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  54515102995                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.069717                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.069717                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.069717                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.069717                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 100763.190767                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100763.190767                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 100763.190767                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100763.190767                       # average overall mshr miss latency
system.cpu3.dcache.replacements                528051                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5286630                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5286630                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1722675                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1722675                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 139106706500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 139106706500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      7009305                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7009305                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.245770                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.245770                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 80750.406490                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 80750.406490                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1201882                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1201882                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       520793                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       520793                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  51895465500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51895465500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.074300                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.074300                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 99647.010424                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99647.010424                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       453070                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        453070                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       297854                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       297854                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29495843993                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29495843993                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       750924                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       750924                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.396650                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.396650                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99027.859263                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99027.859263                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       277625                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       277625                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        20229                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        20229                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2619637495                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2619637495                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.026939                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026939                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129499.109941                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129499.109941                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          661                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          661                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          272                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          272                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      9795500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      9795500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.291533                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.291533                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 36012.867647                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 36012.867647                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          154                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          118                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1530000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1530000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.126474                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.126474                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12966.101695                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12966.101695                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          401                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          401                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          327                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          327                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2539500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2539500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          728                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          728                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.449176                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.449176                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7766.055046                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7766.055046                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          325                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          325                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2243500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2243500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.446429                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.446429                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6903.076923                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6903.076923                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       604500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       604500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       575500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       575500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          220                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            220                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          323                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          323                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      1670500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      1670500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          543                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          543                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.594843                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.594843                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5171.826625                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5171.826625                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          323                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          323                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1347500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1347500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.594843                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.594843                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4171.826625                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4171.826625                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.464048                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6287255                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           540757                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.626766                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.464048                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.827002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.827002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         16065597                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        16065597                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 64                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    148987062.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   151052060.431631                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        76500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    301142500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   268981713000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4767586000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     54355362                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        54355362                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     54355362                       # number of overall hits
system.cpu0.icache.overall_hits::total       54355362                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17022                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17022                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17022                       # number of overall misses
system.cpu0.icache.overall_misses::total        17022                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1235762500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1235762500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1235762500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1235762500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     54372384                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     54372384                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     54372384                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     54372384                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000313                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000313                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72597.961462                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72597.961462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72597.961462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72597.961462                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2507                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.282051                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15457                       # number of writebacks
system.cpu0.icache.writebacks::total            15457                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1564                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1564                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15458                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15458                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15458                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15458                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1127973000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1127973000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1127973000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1127973000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000284                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000284                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000284                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000284                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72970.177254                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72970.177254                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72970.177254                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72970.177254                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15457                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     54355362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       54355362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17022                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17022                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1235762500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1235762500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     54372384                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     54372384                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72597.961462                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72597.961462                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1564                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1564                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15458                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15458                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1127973000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1127973000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72970.177254                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72970.177254                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           54371086                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15489                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3510.303183                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        108760225                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       108760225                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38077473                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38077473                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38077473                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38077473                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20161859                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20161859                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20161859                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20161859                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1375671594995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1375671594995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1375671594995                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1375671594995                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     58239332                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     58239332                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     58239332                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     58239332                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.346190                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.346190                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.346190                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.346190                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68231.386550                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68231.386550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68231.386550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68231.386550                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    343751888                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        73200                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8380163                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1652                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.019714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    44.309927                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11005803                       # number of writebacks
system.cpu0.dcache.writebacks::total         11005803                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9151749                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9151749                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9151749                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9151749                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11010110                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11010110                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11010110                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11010110                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 878503115299                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 878503115299                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 878503115299                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 878503115299                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.189049                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.189049                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.189049                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.189049                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79790.584772                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79790.584772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79790.584772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79790.584772                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11005802                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     37640874                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       37640874                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19848460                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19848460                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1345916322500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1345916322500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     57489334                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57489334                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.345255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.345255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67809.609536                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67809.609536                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8865668                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8865668                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10982792                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10982792                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 875576588000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 875576588000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.191041                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.191041                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 79722.586752                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79722.586752                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       436599                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436599                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       313399                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       313399                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29755272495                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29755272495                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       749998                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       749998                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.417866                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.417866                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 94943.737839                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94943.737839                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       286081                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       286081                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        27318                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        27318                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2926527299                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2926527299                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036424                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036424                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 107128.168204                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 107128.168204                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          664                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          664                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          457                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          457                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10957500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10957500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.407672                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.407672                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23977.024070                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23977.024070                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          434                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          434                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           23                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       212500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       212500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020517                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020517                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9239.130435                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9239.130435                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          511                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          511                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          498                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          498                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      4265000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4265000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1009                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1009                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.493558                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.493558                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8564.257028                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8564.257028                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          493                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          493                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3772000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3772000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.488603                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.488603                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7651.115619                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7651.115619                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          112                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          112                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       502500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       502500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          769                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          769                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.145644                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.145644                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4486.607143                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4486.607143                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          112                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          112                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       390500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       390500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.145644                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.145644                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3486.607143                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3486.607143                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950465                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           49095007                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11007310                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.460218                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950465                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998452                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998452                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        127491740                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       127491740                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2270                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1230337                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1050                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              213823                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 960                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               58709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1062                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               38423                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1546634                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2270                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1230337                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1050                       # number of overall hits
system.l2.overall_hits::.cpu1.data             213823                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                960                       # number of overall hits
system.l2.overall_hits::.cpu2.data              58709                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1062                       # number of overall hits
system.l2.overall_hits::.cpu3.data              38423                       # number of overall hits
system.l2.overall_hits::total                 1546634                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13188                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9771942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1445570                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1918                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            563091                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1758                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            491894                       # number of demand (read+write) misses
system.l2.demand_misses::total               12291187                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13188                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9771942                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1826                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1445570                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1918                       # number of overall misses
system.l2.overall_misses::.cpu2.data           563091                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1758                       # number of overall misses
system.l2.overall_misses::.cpu3.data           491894                       # number of overall misses
system.l2.overall_misses::total              12291187                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1078130000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 843052986000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    154311000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 149644487000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    168697500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  61648246000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    158695500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53019604000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1108925157000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1078130000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 843052986000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    154311000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 149644487000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    168697500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  61648246000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    158695500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53019604000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1108925157000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11002279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2876                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1659393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          621800                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          530317                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13837821                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11002279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2876                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1659393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         621800                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         530317                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13837821                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.853150                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.888174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.634910                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.871144                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.666435                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.905582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.623404                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.927547                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.888231                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.853150                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.888174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.634910                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.871144                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.666435                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.905582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.623404                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.927547                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.888231                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81750.834092                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86272.819262                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84507.667032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103519.363988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87954.900938                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109481.852844                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90270.477816                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107786.645090                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90221.160658                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81750.834092                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86272.819262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84507.667032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103519.363988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87954.900938                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109481.852844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90270.477816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107786.645090                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90221.160658                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              527765                       # number of writebacks
system.l2.writebacks::total                    527765                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           6661                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            491                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8524                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            605                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2115                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            358                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           3730                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               22514                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          6661                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           491                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8524                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           605                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2115                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           358                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          3730                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              22514                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9765281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1437046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       560976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       488164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12268673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9765281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1437046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       560976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       488164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12268673                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    945108501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 745002215538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    107883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 134770210528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    113935000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  55903912525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    119941500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  47908734023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 984871940615                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    945108501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 745002215538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    107883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 134770210528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    113935000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  55903912525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    119941500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  47908734023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 984871940615                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.851210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.887569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.464186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.866007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.456220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.902181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.496454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.920514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.886604                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.851210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.887569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.464186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.866007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.456220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.902181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.496454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.920514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.886604                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71827.671455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76290.914264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80811.235955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93782.808990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86774.562072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99654.731263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85672.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 98140.653598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80275.343602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71827.671455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76290.914264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80811.235955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93782.808990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86774.562072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99654.731263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85672.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 98140.653598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80275.343602                       # average overall mshr miss latency
system.l2.replacements                       21861954                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       600194                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           600194                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       600194                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       600194                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12317083                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12317083                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12317084                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12317084                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             576                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9423                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             209                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              86                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10294                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1583                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2519                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           527                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           126                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4755                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     38270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     52716500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     10445000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2122500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    103554500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2159                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11942                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          736                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          212                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15049                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.733210                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.210936                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.716033                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.594340                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.315968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 24175.931775                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 20927.550615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 19819.734345                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 16845.238095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21778.023134                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              23                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1581                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2504                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          522                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          125                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4732                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     31765500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     50870500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     10776500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2624000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     96036500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.732283                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.209680                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.709239                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.589623                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.314439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20092.030361                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20315.694888                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20644.636015                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20992                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20295.118343                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            78                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                162                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              101                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          129                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            263                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.395349                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.205882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.210526                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.564516                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.384030                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           51                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          101                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1036000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       143000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       723500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2064500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.395349                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.205882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.210526                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.564516                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.384030                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20313.725490                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20428.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20671.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20440.594059                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1970                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              747                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              509                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4565                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          22382                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79837                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2792645500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2512432500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2532459000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2572561000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10410098000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        24352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        20501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84402                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.919103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.934686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.962432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.974116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.945914                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 124771.937271                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131115.358522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132333.124314                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134295.312174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130391.898493                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        22382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19156                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2568825500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2320812500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2341089000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2381001000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9611728000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.919103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.934686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.962432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.974116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.945914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 114771.937271                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121115.358522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 122333.124314                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124295.312174                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120391.898493                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2270                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1050                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           960                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1062                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1918                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1078130000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    154311000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    168697500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    158695500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1559834000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.853150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.634910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.666435                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.623404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.777713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81750.834092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84507.667032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87954.900938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90270.477816                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83458.212948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          491                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          605                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          358                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1484                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17206                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    945108501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    107883000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    113935000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    119941500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1286868001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.851210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.464186                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.456220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.496454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.715962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71827.671455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80811.235955                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86774.562072                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85672.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74791.816866                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1228367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       212484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        57962                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        37914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1536727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9749560                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1426408                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       543954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       472738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12192660                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 840260340500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 147132054500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  59115787000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  50447043000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1096955225000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10977927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1638892                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       601916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       510652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13729387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.888106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.870349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.903704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.925754                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.888070                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86184.437093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103148.646460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 108677.915780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 106712.477101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89968.491289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         6661                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8524                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2115                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3730                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        21030                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9742899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1417884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       541839                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       469008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     12171630                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 742433390038                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 132449398028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53562823525                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  45527733023                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 973973344614                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.887499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.865148                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.900190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.918449                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.886538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76202.513239                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93413.423121                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 98853.761957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 97072.401799                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80019.959908                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    26746553                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21862018                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.223426                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.627330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.080995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       32.499748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.640108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.989046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.148673                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.416052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.507809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 128943778                       # Number of tag accesses
system.l2.tags.data_accesses                128943778                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        842112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     624977984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         85440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91970816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         84032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      35902464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         89600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31242496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          785194944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       842112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        85440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        84032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        89600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1101184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33776960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33776960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9765281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1437044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         560976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         488164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12268671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       527765                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             527765                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3076216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2283030445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           312110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        335967311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           306967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        131150889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           327307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        114128132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2868299378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3076216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       312110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       306967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       327307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4022600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      123386471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            123386471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      123386471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3076216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2283030445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          312110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       335967311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          306967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       131150889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          327307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       114128132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2991685849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    513021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9718089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1424879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    557098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    484849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015023330250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31841                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31841                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22552441                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             483375                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12268672                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     527766                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12268672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   527766                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  66550                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14745                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            225874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            189624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            179219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            179516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2064454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2587073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1841725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1438121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1062845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            781093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           478501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           302368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           249351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           227761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           193430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           201167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             62350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23021                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 247891435250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61010610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            476681222750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20315.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39065.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8710469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  434633                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12268672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               527766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3240371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3426249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2489068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1349664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  544528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  403184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  282836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  191513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  123404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   76364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  43162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  22189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3570037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.943946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.041049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.585833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1727506     48.39%     48.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       877958     24.59%     72.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       315277      8.83%     81.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       156751      4.39%     86.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        99478      2.79%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65762      1.84%     90.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48493      1.36%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35817      1.00%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       242995      6.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3570037                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     383.218303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.096614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8065.402794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        31825     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31841                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.111680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.104498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.505897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30074     94.45%     94.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              475      1.49%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              947      2.97%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              239      0.75%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               70      0.22%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31841                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              780935808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4259200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32832768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               785195008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33777024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2852.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       119.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2868.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    123.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  273749370500                       # Total gap between requests
system.mem_ctrls.avgGap                      21392.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       842176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    621957696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        85440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     91192256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        84032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     35654272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        89600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31030336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32832768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3076449.887091765646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2271997401.534898757935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 312110.388271715725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 333123249.385928094387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 306966.996105440252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 130244249.502169504762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 327306.774217529572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 113353115.837567865849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 119937359.182059496641                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9765281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1437044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       560976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       488164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       527766                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    400362750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 340626599500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     51628250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  75169351500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     58619500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32642917750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     61222250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27670521250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6235987990250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30425.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34881.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38672.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52308.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44645.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58189.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43730.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     56682.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11815819.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11047372140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5871836520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24965124240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1192086180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21609513120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     121692593460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2641757280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       189020282940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        690.486820                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5807132750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9141080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 258801086250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14442656340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7676453895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         62158026840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1485836460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21609513120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     124112815170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        603675840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       232088977665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        847.815788                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    550531500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9141080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 264057687500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                458                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          230                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    895519326.086957                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2171045834.122689                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          230    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6566598500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            230                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    67779854000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 205969445000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15189213                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15189213                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15189213                       # number of overall hits
system.cpu1.icache.overall_hits::total       15189213                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3277                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3277                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3277                       # number of overall misses
system.cpu1.icache.overall_misses::total         3277                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    194695000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    194695000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    194695000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    194695000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15192490                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15192490                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15192490                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15192490                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000216                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000216                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000216                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000216                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59412.572475                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59412.572475                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59412.572475                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59412.572475                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          105                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2876                       # number of writebacks
system.cpu1.icache.writebacks::total             2876                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          401                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          401                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          401                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          401                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2876                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2876                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2876                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2876                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    171710500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    171710500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    171710500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    171710500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59704.624478                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59704.624478                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59704.624478                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59704.624478                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2876                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15189213                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15189213                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3277                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3277                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    194695000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    194695000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15192490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15192490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000216                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000216                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59412.572475                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59412.572475                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          401                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          401                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2876                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2876                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    171710500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    171710500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59704.624478                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59704.624478                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15206333                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2908                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5229.137895                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30387856                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30387856                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11082219                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11082219                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11082219                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11082219                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3653787                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3653787                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3653787                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3653787                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 282536990303                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 282536990303                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 282536990303                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 282536990303                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     14736006                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14736006                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     14736006                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14736006                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.247950                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.247950                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.247950                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.247950                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77327.165022                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77327.165022                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77327.165022                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77327.165022                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     41295957                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        22904                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           730382                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            362                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.540217                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.270718                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1659989                       # number of writebacks
system.cpu1.dcache.writebacks::total          1659989                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1978083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1978083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1978083                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1978083                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1675704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1675704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1675704                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1675704                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 155598121330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 155598121330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 155598121330                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 155598121330                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.113715                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.113715                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.113715                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.113715                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92855.373819                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92855.373819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92855.373819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92855.373819                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1659966                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10704123                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10704123                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3342875                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3342875                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 253456537000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 253456537000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14046998                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14046998                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.237978                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.237978                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75819.926560                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75819.926560                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1700137                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1700137                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1642738                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1642738                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 152822660500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 152822660500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.116946                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.116946                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93029.235642                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93029.235642                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       378096                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        378096                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       310912                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       310912                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29080453303                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29080453303                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       689008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       689008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.451246                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.451246                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 93532.746575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93532.746575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       277946                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       277946                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        32966                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        32966                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2775460830                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2775460830                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047846                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047846                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84191.616514                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84191.616514                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          715                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          715                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          234                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          234                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      9568000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9568000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.246575                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.246575                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40888.888889                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40888.888889                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1202000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1202000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.122234                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.122234                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10362.068966                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10362.068966                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          397                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          397                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          304                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          304                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1472000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1472000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          701                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          701                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.433666                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.433666                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4842.105263                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4842.105263                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          303                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          303                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1228000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1228000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.432240                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.432240                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4052.805281                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4052.805281                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1216000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1216000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1157000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1157000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          180                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            180                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          430                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          430                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      2294000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      2294000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          610                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          610                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.704918                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.704918                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5334.883721                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5334.883721                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          430                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          430                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1864000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1864000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.704918                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.704918                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4334.883721                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4334.883721                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.152128                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12795968                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1663598                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.691743                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.152128                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.911004                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911004                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31140100                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31140100                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 273749299000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13775452                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1127959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13239617                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21334189                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           18072                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1285                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          19357                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          145                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          145                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85191                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24032                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13751424                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33021111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5008040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1871403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1600444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41573092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1978496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1408517248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       368128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    212440320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       368384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79599488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       360960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     67735360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1771368384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21888970                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35247104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35742104                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.355342                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.582566                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24422258     68.33%     68.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10410660     29.13%     97.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 556340      1.56%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 234134      0.66%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 118632      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     80      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35742104                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27699914754                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         940473678                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4621793                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         814165367                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4412961                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16518403908                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23212421                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2507535196                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4562847                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
