git clone --depth 1 --no-tags https://github.com/alan4186/Hardware-CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54210851
git clone --depth 1 --no-tags https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56601377
git clone --depth 1 --no-tags https://github.com/lisper/cpus-caddr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48919921
git clone --depth 1 --no-tags https://github.com/neogeodev/NeoGeoFPGA-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52682338
git clone --depth 1 --no-tags https://github.com/lynxis/lpc_sniffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48382001
git clone --depth 1 --no-tags https://github.com/thomasrussellmurphy/stx_cookbook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47909459
git clone --depth 1 --no-tags https://github.com/simonmonk/prog_fpgas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52871302
git clone --depth 1 --no-tags https://github.com/mematrix/AES-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47747915
git clone --depth 1 --no-tags https://github.com/forconesi/nfmac10g.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52198275
git clone --depth 1 --no-tags https://github.com/sergachev/spi_mem_programmer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54322485
git clone --depth 1 --no-tags https://github.com/Netnod/FPGA_NTP_SERVER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54592922
git clone --depth 1 --no-tags https://github.com/DexWen/FFT_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54534865
git clone --depth 1 --no-tags https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54131577
git clone --depth 1 --no-tags https://github.com/albertxie/iverilog-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51229509
git clone --depth 1 --no-tags https://github.com/haojunliu/OpenFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49670587
git clone --depth 1 --no-tags https://github.com/ForrestBlue/cortexm0ds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49963434
git clone --depth 1 --no-tags https://github.com/rbarzic/nanorv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49704681
git clone --depth 1 --no-tags https://github.com/JonathanJing/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53949450
git clone --depth 1 --no-tags https://github.com/subutai-attic/pars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50723993
git clone --depth 1 --no-tags https://github.com/xavieran/fLaCPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51355652
git clone --depth 1 --no-tags https://github.com/wtiandong/Hardware_circular_buffer_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49478354
git clone --depth 1 --no-tags https://github.com/Saanlima/Pepino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51611548
git clone --depth 1 --no-tags https://github.com/lisper/cpus-pdp8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48917357
git clone --depth 1 --no-tags https://github.com/mcgodfrey/i2c-eeprom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52696447
git clone --depth 1 --no-tags https://github.com/peepo/verilog_tutorials_BB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49425705
git clone --depth 1 --no-tags https://github.com/zhaishaomin/ring_network-based-multicore-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54181538
git clone --depth 1 --no-tags https://github.com/wd5gnr/icestickPWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47890277
git clone --depth 1 --no-tags https://github.com/jkelley/irig-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51854321
git clone --depth 1 --no-tags https://github.com/sorgelig/Menu_MIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49495400
git clone --depth 1 --no-tags https://github.com/RCSL-HKUST/heterosim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56050970
git clone --depth 1 --no-tags https://github.com/AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51187589
git clone --depth 1 --no-tags https://github.com/nkkav/yosys-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52717525
git clone --depth 1 --no-tags https://github.com/diadatp/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56109528
git clone --depth 1 --no-tags https://github.com/neogeodev/SNKVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49756082
git clone --depth 1 --no-tags https://github.com/pareddy113/Design-of-various-multiplier-Array-Booth-Wallace-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48634988
git clone --depth 1 --no-tags https://github.com/diegovalverde/papiGB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48192473
git clone --depth 1 --no-tags https://github.com/lisper/cpus-cadr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48917736
git clone --depth 1 --no-tags https://github.com/likaihz/Greedy_Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50408177
git clone --depth 1 --no-tags https://github.com/sorgelig/BK0011M_MIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50053448
git clone --depth 1 --no-tags https://github.com/lmEshoo/sp-i586.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55871236
git clone --depth 1 --no-tags https://github.com/subutai-attic/liquid-router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55280231
git clone --depth 1 --no-tags https://github.com/impedimentToProgress/A2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54393253
git clone --depth 1 --no-tags https://github.com/rbarzic/ml-ahb-gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52149908
git clone --depth 1 --no-tags https://github.com/bharathk005/Verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53144821
git clone --depth 1 --no-tags https://github.com/nickdavidhaynes/programmable-delay-line.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53422053
git clone --depth 1 --no-tags https://github.com/xeniacjen/atpg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54302224
git clone --depth 1 --no-tags https://github.com/rbarzic/arty-cm0-designstart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47956074
git clone --depth 1 --no-tags https://github.com/jhallen/i2cmon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50687978
git clone --depth 1 --no-tags https://github.com/sangwoojun/bluedbm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51325306
git clone --depth 1 --no-tags https://github.com/ncos/Xilinx-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52714256
git clone --depth 1 --no-tags https://github.com/kiran2s/FPGA-Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53539691
git clone --depth 1 --no-tags https://github.com/lipro/tv80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49331210
git clone --depth 1 --no-tags https://github.com/NJU-CS-SYS/ArchLab2015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47671543
git clone --depth 1 --no-tags https://github.com/Corey-Maler/simple_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52359991
git clone --depth 1 --no-tags https://github.com/jcoc611/IE12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54745333
git clone --depth 1 --no-tags https://github.com/ChengluJin/8bit_datapath_AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55747288
git clone --depth 1 --no-tags https://github.com/drom/LEB128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54795553
git clone --depth 1 --no-tags https://github.com/manucorporat/manu-pu-v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56872296
git clone --depth 1 --no-tags https://github.com/buaabyl/FPU754.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51918867
git clone --depth 1 --no-tags https://github.com/Anding/DDR2_memory_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54679936
git clone --depth 1 --no-tags https://github.com/emdarcher/7400_logic_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55128366
git clone --depth 1 --no-tags https://github.com/ppashakhanloo/verilog-array-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49061366
git clone --depth 1 --no-tags https://github.com/jouyang3/FMCW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52196097
git clone --depth 1 --no-tags https://github.com/cjccode/AES-algorithms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50390618
git clone --depth 1 --no-tags https://github.com/zhaotliang/sja1000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52726706
git clone --depth 1 --no-tags https://github.com/Saanlima/Pipistrello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48206050
git clone --depth 1 --no-tags https://github.com/AmeerAbdelhadi/Timing-Driven-Variation-Aware-Clock-Mesh-Synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52504739
git clone --depth 1 --no-tags https://github.com/stffrdhrn/ac97.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55869419
git clone --depth 1 --no-tags https://github.com/m13253/riscade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48787480
git clone --depth 1 --no-tags https://github.com/tanbotao5/RS485.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50395890
git clone --depth 1 --no-tags https://github.com/raczben/AXI2SPI-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53131029
git clone --depth 1 --no-tags https://github.com/texane/can_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52592483
git clone --depth 1 --no-tags https://github.com/martinferianc/FPGA-Project-EIE1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52881156
git clone --depth 1 --no-tags https://github.com/kaktyzzz/jpegencode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50846854
git clone --depth 1 --no-tags https://github.com/KestrelComputer/Kestrel2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51711917
git clone --depth 1 --no-tags https://github.com/souktha/RLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54799047
git clone --depth 1 --no-tags https://github.com/stffrdhrn/wb_dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56375493
git clone --depth 1 --no-tags https://github.com/lvshq/CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56333096
git clone --depth 1 --no-tags https://github.com/JackDavidson/OpenFPGACore-TritonCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51564553
git clone --depth 1 --no-tags https://github.com/saiedhk/PresentCryptoEngine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52653726
git clone --depth 1 --no-tags https://github.com/lisper/arcade-centipede.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48917823
git clone --depth 1 --no-tags https://github.com/GLADICOS/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49832463
git clone --depth 1 --no-tags https://github.com/russeree/Tri-Mode-MAC-to-AXI-Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48095471
git clone --depth 1 --no-tags https://github.com/koallen/mips-like-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55848828
git clone --depth 1 --no-tags https://github.com/cbatten/ece4750-tut-pure-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49234797
git clone --depth 1 --no-tags https://github.com/peterpengwei/Microbench_HARP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50700015
git clone --depth 1 --no-tags https://github.com/iliasam/keyence_LK_G407_reverce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55305558
git clone --depth 1 --no-tags https://github.com/ysharma1126/8-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56481318
git clone --depth 1 --no-tags https://github.com/ForbesNDU/DES_asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50754739
git clone --depth 1 --no-tags https://github.com/yuwen41200/fpga-computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48275255
git clone --depth 1 --no-tags https://github.com/ashish-17/x86_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54237083
git clone --depth 1 --no-tags https://github.com/birdeclipse/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53705835
git clone --depth 1 --no-tags https://github.com/swift-fox/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52950139
git clone --depth 1 --no-tags https://github.com/ppashakhanloo/verilog-DES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49061071
git clone --depth 1 --no-tags https://github.com/risc-v-processor/multi_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54832538
git clone --depth 1 --no-tags https://github.com/TimingKeepers/fmc-adc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56231851
git clone --depth 1 --no-tags https://github.com/open-ephys/next-gen-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52490242
git clone --depth 1 --no-tags https://github.com/thebenheckshow/225-tbhs-Giant-Game-Boy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52106109
git clone --depth 1 --no-tags https://github.com/andars/lc3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56744955
git clone --depth 1 --no-tags https://github.com/PJBoy/thumb-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49570434
