<?xml version="1.0" encoding="UTF-8"?>
<module id="VIMS" HW_revision="" XML_version="1.0" description="VIMS (Versatile Instruction Memory System)
All registers in this module are retained, unless explicitely mentioned.
" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="DESC" width="32" description="Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset." id="DESC" offset="0x0">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Module identifier used to uniquely identify this IP." id="MODID" resetval="0xd140">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)" id="STDIPOFF" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15)." id="INSTIDX" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Major revision of IP (0-15)." id="MAJREV" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Minor revision of IP (0-15)." id="MINREV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DESCEX" width="32" description="Extended Description Register. This register provides configuration details of the IP to software drivers and end users." id="DESCEX" offset="0x4">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED28" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="1" end="27" rwaccess="RO" description="Provides the FLASH Bank count" id="NBANK" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="26" width="12" end="15" rwaccess="RO" description="This provides the total FLASH size in Kilo Bytes. The total FLASH size is (FLSZ + 1)KB" id="FLSZ" resetval="0x1ff">
      </bitfield>
      <bitfield range="" begin="14" width="15" end="0" rwaccess="RO" description="Provides the size of ROM in Bytes." id="ROMSZ" resetval="0x3000">
      </bitfield>
   </register>
   <register acronym="FLWS1T" width="32" description="Internal. Only to be used through TI provided API." id="FLWS1T" offset="0x8">
      <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="VAL" resetval="0x7">
         <bitenum id="WS7" value="7" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS6" value="6" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS5" value="5" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS4" value="4" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS3" value="3" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS2" value="2" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS1" value="1" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS0" value="0" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
   </register>
   <register acronym="FLWS2T" width="32" description="Internal. Only to be used through TI provided API." id="FLWS2T" offset="0xc">
      <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="VAL" resetval="0x7">
         <bitenum id="WS7" value="7" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS6" value="6" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS5" value="5" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS4" value="4" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS3" value="3" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS2" value="2" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS1" value="1" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="WS0" value="0" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
   </register>
   <register acronym="PTRMC0" width="32" description="Internal. Only to be used through TI provided API." id="PTRMC0" offset="0x18">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="VAL" resetval="0x131a0000">
      </bitfield>
   </register>
   <register acronym="B0TRMC1" width="32" description="Internal. Only to be used through TI provided API." id="B0TRMC1" offset="0x1c">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="VAL" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="B0TRMC0" width="32" description="Internal. Only to be used through TI provided API." id="B0TRMC0" offset="0x20">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="VAL" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FLBLCK" width="32" description="Internal. Only to be used through TI provided API." id="FLBLCK" offset="0x100">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="VAL" resetval="0x0">
         <bitenum id="BLOCK" value="1" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="ALLOW" value="0" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
   </register>
   <register acronym="CFG" width="32" description="Internal. Only to be used through TI provided API." id="CFG" offset="0x3fc">
      <bitfield range="" begin="31" width="30" end="2" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="TRMVLID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="WEPRTRM" resetval="0x1">
         <bitenum id="ALLOW" value="1" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="RESTRICT" value="0" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
   </register>
   <register acronym="WEPRA" width="32" description="Flash main region write/erase protection for first 32 sectors. Nth bit corresponds to the Nth sector. This register is sticky when written with value 0.
" id="WEPRA" offset="0x410">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Flash write/erase protection configuration value." id="VAL" resetval="0xffffffff">
      </bitfield>
   </register>
   <register acronym="WEPRB" width="32" description="Flash main region write/erase protection for remaining sectors. Each bit corresponds to 8 sectors. Bit 0 corresponds to sector 32-39, bit 1 corresponds to sector 40-47 and so on. This register is sticky when written with value 0.
" id="WEPRB" offset="0x414">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED28" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="28" end="0" rwaccess="RW" description="Flash write/erase protection configuration value." id="VAL" resetval="0xfffffff">
      </bitfield>
   </register>
   <register acronym="WEPRAUX" width="32" description="Flash Write/Erase  protection for Non-Main, TRIM and ENGR Regions. This register is sticky when written with value 0.
" id="WEPRAUX" offset="0x41c">
      <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Flash engr region write/erase protection configuration value." id="WEPREGR" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Flash trim region write/erase protection configuration value." id="WEPRTRM" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Flash non main region write/erase protection configuration value." id="WEPRNMN" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="FLBSTAT" width="32" description="This register is used to indicate status of flash. This register is not retained.
" id="FLBSTAT" offset="0x420">
      <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="This bit indicates parity error on write/erase and read protection MMRs. This bit is sticky when set to 1 by hardware." id="PARERR" resetval="0x0">
         <bitenum id="ERROR" value="1" token="Error" description="Error"/>
         <bitenum id="NOERROR" value="0" token="No Error" description="No Error"/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="This bit indicates if flash is busy." id="B0BSY" resetval="0x0">
         <bitenum id="BUSY" value="1" token="Busy" description="Busy"/>
         <bitenum id="IDLE" value="0" token="Idle" description="Idle"/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="This bit indicates if flash is ready in 2T mode." id="B2TRDY" resetval="0x0">
         <bitenum id="READY" value="1" token="Ready" description="Ready"/>
         <bitenum id="NOTREADY" value="0" token="Not Ready" description="Not Ready"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="This bit indicates if flash is ready in 1T mode." id="B1TRDY" resetval="0x0">
         <bitenum id="READY" value="1" token="Ready" description="Ready"/>
         <bitenum id="NOTREADY" value="0" token="Not Ready" description="Not Ready"/>
      </bitfield>
   </register>
   <register acronym="CCHCTRL" width="32" description="This register is used for enabling cache, prefetch and micropredictor units.
" id="CCHCTRL" offset="0x424">
      <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="This bit is used to enable the micropredictor unit." id="CCHMPEN" resetval="0x1">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="This bit is used to enable the prefetch unit." id="CCHPFEN" resetval="0x1">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="This bit is used to enable the cache." id="CCHEN" resetval="0x1">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
   </register>
</module>
