#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d1e640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d1e7d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1d16880 .functor NOT 1, L_0x1d4e870, C4<0>, C4<0>, C4<0>;
L_0x1d4e5d0 .functor XOR 1, L_0x1d4e490, L_0x1d4e530, C4<0>, C4<0>;
L_0x1d4e760 .functor XOR 1, L_0x1d4e5d0, L_0x1d4e690, C4<0>, C4<0>;
v0x1d4b900_0 .net *"_ivl_10", 0 0, L_0x1d4e690;  1 drivers
v0x1d4ba00_0 .net *"_ivl_12", 0 0, L_0x1d4e760;  1 drivers
v0x1d4bae0_0 .net *"_ivl_2", 0 0, L_0x1d4e3f0;  1 drivers
v0x1d4bba0_0 .net *"_ivl_4", 0 0, L_0x1d4e490;  1 drivers
v0x1d4bc80_0 .net *"_ivl_6", 0 0, L_0x1d4e530;  1 drivers
v0x1d4bdb0_0 .net *"_ivl_8", 0 0, L_0x1d4e5d0;  1 drivers
v0x1d4be90_0 .var "clk", 0 0;
v0x1d4bf30_0 .net "f_dut", 0 0, L_0x1d4e2e0;  1 drivers
v0x1d4bfd0_0 .net "f_ref", 0 0, L_0x1d4d0b0;  1 drivers
v0x1d4c070_0 .var/2u "stats1", 159 0;
v0x1d4c110_0 .var/2u "strobe", 0 0;
v0x1d4c1b0_0 .net "tb_match", 0 0, L_0x1d4e870;  1 drivers
v0x1d4c270_0 .net "tb_mismatch", 0 0, L_0x1d16880;  1 drivers
v0x1d4c330_0 .net "wavedrom_enable", 0 0, v0x1d4a080_0;  1 drivers
v0x1d4c3d0_0 .net "wavedrom_title", 511 0, v0x1d4a140_0;  1 drivers
v0x1d4c4a0_0 .net "x1", 0 0, v0x1d4a200_0;  1 drivers
v0x1d4c540_0 .net "x2", 0 0, v0x1d4a2a0_0;  1 drivers
v0x1d4c6f0_0 .net "x3", 0 0, v0x1d4a390_0;  1 drivers
L_0x1d4e3f0 .concat [ 1 0 0 0], L_0x1d4d0b0;
L_0x1d4e490 .concat [ 1 0 0 0], L_0x1d4d0b0;
L_0x1d4e530 .concat [ 1 0 0 0], L_0x1d4e2e0;
L_0x1d4e690 .concat [ 1 0 0 0], L_0x1d4d0b0;
L_0x1d4e870 .cmp/eeq 1, L_0x1d4e3f0, L_0x1d4e760;
S_0x1d1e960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1d1e7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1d0ae70 .functor NOT 1, v0x1d4a390_0, C4<0>, C4<0>, C4<0>;
L_0x1d1f080 .functor AND 1, L_0x1d0ae70, v0x1d4a2a0_0, C4<1>, C4<1>;
L_0x1d168f0 .functor NOT 1, v0x1d4a200_0, C4<0>, C4<0>, C4<0>;
L_0x1d4c990 .functor AND 1, L_0x1d1f080, L_0x1d168f0, C4<1>, C4<1>;
L_0x1d4ca60 .functor NOT 1, v0x1d4a390_0, C4<0>, C4<0>, C4<0>;
L_0x1d4cad0 .functor AND 1, L_0x1d4ca60, v0x1d4a2a0_0, C4<1>, C4<1>;
L_0x1d4cb80 .functor AND 1, L_0x1d4cad0, v0x1d4a200_0, C4<1>, C4<1>;
L_0x1d4cc40 .functor OR 1, L_0x1d4c990, L_0x1d4cb80, C4<0>, C4<0>;
L_0x1d4cda0 .functor NOT 1, v0x1d4a2a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d4ce10 .functor AND 1, v0x1d4a390_0, L_0x1d4cda0, C4<1>, C4<1>;
L_0x1d4cf30 .functor AND 1, L_0x1d4ce10, v0x1d4a200_0, C4<1>, C4<1>;
L_0x1d4cfa0 .functor OR 1, L_0x1d4cc40, L_0x1d4cf30, C4<0>, C4<0>;
L_0x1d4d120 .functor AND 1, v0x1d4a390_0, v0x1d4a2a0_0, C4<1>, C4<1>;
L_0x1d4d190 .functor AND 1, L_0x1d4d120, v0x1d4a200_0, C4<1>, C4<1>;
L_0x1d4d0b0 .functor OR 1, L_0x1d4cfa0, L_0x1d4d190, C4<0>, C4<0>;
v0x1d16af0_0 .net *"_ivl_0", 0 0, L_0x1d0ae70;  1 drivers
v0x1d16b90_0 .net *"_ivl_10", 0 0, L_0x1d4cad0;  1 drivers
v0x1d0aee0_0 .net *"_ivl_12", 0 0, L_0x1d4cb80;  1 drivers
v0x1d489e0_0 .net *"_ivl_14", 0 0, L_0x1d4cc40;  1 drivers
v0x1d48ac0_0 .net *"_ivl_16", 0 0, L_0x1d4cda0;  1 drivers
v0x1d48bf0_0 .net *"_ivl_18", 0 0, L_0x1d4ce10;  1 drivers
v0x1d48cd0_0 .net *"_ivl_2", 0 0, L_0x1d1f080;  1 drivers
v0x1d48db0_0 .net *"_ivl_20", 0 0, L_0x1d4cf30;  1 drivers
v0x1d48e90_0 .net *"_ivl_22", 0 0, L_0x1d4cfa0;  1 drivers
v0x1d49000_0 .net *"_ivl_24", 0 0, L_0x1d4d120;  1 drivers
v0x1d490e0_0 .net *"_ivl_26", 0 0, L_0x1d4d190;  1 drivers
v0x1d491c0_0 .net *"_ivl_4", 0 0, L_0x1d168f0;  1 drivers
v0x1d492a0_0 .net *"_ivl_6", 0 0, L_0x1d4c990;  1 drivers
v0x1d49380_0 .net *"_ivl_8", 0 0, L_0x1d4ca60;  1 drivers
v0x1d49460_0 .net "f", 0 0, L_0x1d4d0b0;  alias, 1 drivers
v0x1d49520_0 .net "x1", 0 0, v0x1d4a200_0;  alias, 1 drivers
v0x1d495e0_0 .net "x2", 0 0, v0x1d4a2a0_0;  alias, 1 drivers
v0x1d496a0_0 .net "x3", 0 0, v0x1d4a390_0;  alias, 1 drivers
S_0x1d497e0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1d1e7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1d49fc0_0 .net "clk", 0 0, v0x1d4be90_0;  1 drivers
v0x1d4a080_0 .var "wavedrom_enable", 0 0;
v0x1d4a140_0 .var "wavedrom_title", 511 0;
v0x1d4a200_0 .var "x1", 0 0;
v0x1d4a2a0_0 .var "x2", 0 0;
v0x1d4a390_0 .var "x3", 0 0;
E_0x1d19520/0 .event negedge, v0x1d49fc0_0;
E_0x1d19520/1 .event posedge, v0x1d49fc0_0;
E_0x1d19520 .event/or E_0x1d19520/0, E_0x1d19520/1;
E_0x1d192b0 .event negedge, v0x1d49fc0_0;
E_0x1d049f0 .event posedge, v0x1d49fc0_0;
S_0x1d49ac0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1d497e0;
 .timescale -12 -12;
v0x1d49cc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d49dc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1d497e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d4a490 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1d1e7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1d4d570 .functor AND 1, L_0x1d4d3c0, v0x1d4a2a0_0, C4<1>, C4<1>;
L_0x1d4d8f0 .functor AND 1, L_0x1d4d570, L_0x1d4d740, C4<1>, C4<1>;
L_0x1d4daa0 .functor AND 1, L_0x1d4da00, v0x1d4a2a0_0, C4<1>, C4<1>;
L_0x1d4db60 .functor AND 1, L_0x1d4daa0, v0x1d4a200_0, C4<1>, C4<1>;
L_0x1d4dc50 .functor OR 1, L_0x1d4d8f0, L_0x1d4db60, C4<0>, C4<0>;
L_0x1d4de30 .functor AND 1, v0x1d4a390_0, L_0x1d4dd60, C4<1>, C4<1>;
L_0x1d4df30 .functor AND 1, L_0x1d4de30, v0x1d4a200_0, C4<1>, C4<1>;
L_0x1d4dff0 .functor OR 1, L_0x1d4dc50, L_0x1d4df30, C4<0>, C4<0>;
L_0x1d4e150 .functor AND 1, v0x1d4a390_0, v0x1d4a2a0_0, C4<1>, C4<1>;
L_0x1d4e1c0 .functor AND 1, L_0x1d4e150, v0x1d4a200_0, C4<1>, C4<1>;
L_0x1d4e2e0 .functor OR 1, L_0x1d4dff0, L_0x1d4e1c0, C4<0>, C4<0>;
v0x1d4a6a0_0 .net *"_ivl_1", 0 0, L_0x1d4d3c0;  1 drivers
v0x1d4a760_0 .net *"_ivl_11", 0 0, L_0x1d4daa0;  1 drivers
v0x1d4a820_0 .net *"_ivl_13", 0 0, L_0x1d4db60;  1 drivers
v0x1d4a8f0_0 .net *"_ivl_15", 0 0, L_0x1d4dc50;  1 drivers
v0x1d4a9b0_0 .net *"_ivl_17", 0 0, L_0x1d4dd60;  1 drivers
v0x1d4aac0_0 .net *"_ivl_19", 0 0, L_0x1d4de30;  1 drivers
v0x1d4ab80_0 .net *"_ivl_21", 0 0, L_0x1d4df30;  1 drivers
v0x1d4ac40_0 .net *"_ivl_23", 0 0, L_0x1d4dff0;  1 drivers
v0x1d4ad00_0 .net *"_ivl_25", 0 0, L_0x1d4e150;  1 drivers
v0x1d4ae50_0 .net *"_ivl_27", 0 0, L_0x1d4e1c0;  1 drivers
v0x1d4af10_0 .net *"_ivl_3", 0 0, L_0x1d4d570;  1 drivers
v0x1d4afd0_0 .net *"_ivl_5", 0 0, L_0x1d4d740;  1 drivers
v0x1d4b090_0 .net *"_ivl_7", 0 0, L_0x1d4d8f0;  1 drivers
v0x1d4b150_0 .net *"_ivl_9", 0 0, L_0x1d4da00;  1 drivers
v0x1d4b210_0 .net "f", 0 0, L_0x1d4e2e0;  alias, 1 drivers
v0x1d4b2d0_0 .net "x1", 0 0, v0x1d4a200_0;  alias, 1 drivers
v0x1d4b370_0 .net "x2", 0 0, v0x1d4a2a0_0;  alias, 1 drivers
v0x1d4b570_0 .net "x3", 0 0, v0x1d4a390_0;  alias, 1 drivers
L_0x1d4d3c0 .reduce/nor v0x1d4a390_0;
L_0x1d4d740 .reduce/nor v0x1d4a200_0;
L_0x1d4da00 .reduce/nor v0x1d4a390_0;
L_0x1d4dd60 .reduce/nor v0x1d4a2a0_0;
S_0x1d4b6e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1d1e7d0;
 .timescale -12 -12;
E_0x1d19770 .event anyedge, v0x1d4c110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d4c110_0;
    %nor/r;
    %assign/vec4 v0x1d4c110_0, 0;
    %wait E_0x1d19770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d497e0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d4a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4a2a0_0, 0;
    %assign/vec4 v0x1d4a390_0, 0;
    %wait E_0x1d192b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d049f0;
    %load/vec4 v0x1d4a390_0;
    %load/vec4 v0x1d4a2a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d4a200_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d4a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4a2a0_0, 0;
    %assign/vec4 v0x1d4a390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d192b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d49dc0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d19520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1d4a200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4a2a0_0, 0;
    %assign/vec4 v0x1d4a390_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d1e7d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4be90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4c110_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d1e7d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d4be90_0;
    %inv;
    %store/vec4 v0x1d4be90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d1e7d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d49fc0_0, v0x1d4c270_0, v0x1d4c6f0_0, v0x1d4c540_0, v0x1d4c4a0_0, v0x1d4bfd0_0, v0x1d4bf30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d1e7d0;
T_7 ;
    %load/vec4 v0x1d4c070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d4c070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d4c070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d4c070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d4c070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d4c070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d4c070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d1e7d0;
T_8 ;
    %wait E_0x1d19520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d4c070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d4c070_0, 4, 32;
    %load/vec4 v0x1d4c1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d4c070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d4c070_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d4c070_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d4c070_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d4bfd0_0;
    %load/vec4 v0x1d4bfd0_0;
    %load/vec4 v0x1d4bf30_0;
    %xor;
    %load/vec4 v0x1d4bfd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d4c070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d4c070_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d4c070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d4c070_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/truthtable1/iter0/response20/top_module.sv";
