;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB @400, @-5
	ADD #23, -330
	DJN 32, 909
	SUB @400, @-5
	SUB #72, @200
	SPL -2, <633
	ADD <178, 30
	ADD #160, 0
	SUB -6, @-120
	MOV 40, -0
	MOV -1, <-30
	JMP 375, <90
	SUB @21, 103
	ADD #160, 0
	JMP 370, 60
	ADD <400, -5
	SUB @400, @-5
	SLT 270, 0
	SUB <121, 106
	JMP 375, <90
	MOV 583, @900
	MOV <20, @4
	SUB <121, 106
	SPL -2, <633
	SPL -2, <633
	ADD <405, 25
	JMP 300, 72
	SUB <20, @4
	SUB <121, 106
	SUB 0, -12
	ADD #160, 0
	SPL 0, <753
	MOV <20, @4
	DJN 32, 909
	JMZ -1, @-30
	DJN 32, 909
	SPL 0, <753
	CMP @121, 103
	SUB <121, 106
	SPL -2, <633
	SPL 0, <753
	DJN 32, 909
	ADD <400, -5
	MOV -7, <-20
	MOV -7, <-20
