/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:58:12 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_csc_0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:01p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_CSC_0_H__
#define BCHP_CSC_0_H__

/***************************************************************************
 *CSC_0 - Color Space Converter CSC_0
 ***************************************************************************/
#define BCHP_CSC_0_CSC_REV_ID                    0x00183880 /* Revision ID register */
#define BCHP_CSC_0_CSC_MODE                      0x00183888 /* Color space converter mode register */
#define BCHP_CSC_0_CSC_MIN_MAX                   0x0018388c /* Color space converter min_max clamp register */
#define BCHP_CSC_0_CSC_COEFF_C01_C00             0x00183890 /* Video Encoder Color Matrix coefficients c01 and c00 */
#define BCHP_CSC_0_CSC_COEFF_C03_C02             0x00183894 /* Video Encoder Color Matrix coefficients c03 and c02 */
#define BCHP_CSC_0_CSC_COEFF_C11_C10             0x00183898 /* Video Encoder Color Matrix coefficients c11 and c10 */
#define BCHP_CSC_0_CSC_COEFF_C13_C12             0x0018389c /* Video Encoder Color Matrix coefficients c13 and c12 */
#define BCHP_CSC_0_CSC_COEFF_C21_C20             0x001838a0 /* Video Encoder Color Matrix coefficients c21 and c20 */
#define BCHP_CSC_0_CSC_COEFF_C23_C22             0x001838a4 /* Video Encoder Color Matrix coefficients c23 and c22 */
#define BCHP_CSC_0_DITHER_CONTROL                0x001838a8 /* Color Space Converter Dither Control */
#define BCHP_CSC_0_DITHER_LFSR                   0x001838ac /* Color Space Converter Dither LFSR Control */
#define BCHP_CSC_0_DITHER_LFSR_INIT              0x001838b0 /* Color Space Converter Dither LFSR Init value and control */

/***************************************************************************
 *CSC_REV_ID - Revision ID register
 ***************************************************************************/
/* CSC_0 :: CSC_REV_ID :: reserved0 [31:16] */
#define BCHP_CSC_0_CSC_REV_ID_reserved0_MASK                       0xffff0000
#define BCHP_CSC_0_CSC_REV_ID_reserved0_SHIFT                      16

/* CSC_0 :: CSC_REV_ID :: REVISION_ID [15:00] */
#define BCHP_CSC_0_CSC_REV_ID_REVISION_ID_MASK                     0x0000ffff
#define BCHP_CSC_0_CSC_REV_ID_REVISION_ID_SHIFT                    0

/***************************************************************************
 *CSC_MODE - Color space converter mode register
 ***************************************************************************/
/* CSC_0 :: CSC_MODE :: reserved0 [31:20] */
#define BCHP_CSC_0_CSC_MODE_reserved0_MASK                         0xfff00000
#define BCHP_CSC_0_CSC_MODE_reserved0_SHIFT                        20

/* CSC_0 :: CSC_MODE :: CLAMP_MODE_C2 [19:18] */
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C2_MASK                     0x000c0000
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C2_SHIFT                    18
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C2_MIN_MAX                  0
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C2_RANGE1                   1
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C2_RANGE2                   2
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C2_reserved                 3

/* CSC_0 :: CSC_MODE :: CLAMP_MODE_C1 [17:16] */
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C1_MASK                     0x00030000
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C1_SHIFT                    16
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C1_MIN_MAX                  0
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C1_RANGE1                   1
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C1_RANGE2                   2
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C1_reserved                 3

/* CSC_0 :: CSC_MODE :: CLAMP_MODE_C0 [15:14] */
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C0_MASK                     0x0000c000
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C0_SHIFT                    14
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C0_MIN_MAX                  0
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C0_RANGE1                   1
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C0_RANGE2                   2
#define BCHP_CSC_0_CSC_MODE_CLAMP_MODE_C0_reserved                 3

/* CSC_0 :: CSC_MODE :: RANGE2 [13:07] */
#define BCHP_CSC_0_CSC_MODE_RANGE2_MASK                            0x00003f80
#define BCHP_CSC_0_CSC_MODE_RANGE2_SHIFT                           7

/* CSC_0 :: CSC_MODE :: RANGE1 [06:00] */
#define BCHP_CSC_0_CSC_MODE_RANGE1_MASK                            0x0000007f
#define BCHP_CSC_0_CSC_MODE_RANGE1_SHIFT                           0

/***************************************************************************
 *CSC_MIN_MAX - Color space converter min_max clamp register
 ***************************************************************************/
/* CSC_0 :: CSC_MIN_MAX :: reserved0 [31:26] */
#define BCHP_CSC_0_CSC_MIN_MAX_reserved0_MASK                      0xfc000000
#define BCHP_CSC_0_CSC_MIN_MAX_reserved0_SHIFT                     26

/* CSC_0 :: CSC_MIN_MAX :: MAX [25:13] */
#define BCHP_CSC_0_CSC_MIN_MAX_MAX_MASK                            0x03ffe000
#define BCHP_CSC_0_CSC_MIN_MAX_MAX_SHIFT                           13

/* CSC_0 :: CSC_MIN_MAX :: MIN [12:00] */
#define BCHP_CSC_0_CSC_MIN_MAX_MIN_MASK                            0x00001fff
#define BCHP_CSC_0_CSC_MIN_MAX_MIN_SHIFT                           0

/***************************************************************************
 *CSC_COEFF_C01_C00 - Video Encoder Color Matrix coefficients c01 and c00
 ***************************************************************************/
/* CSC_0 :: CSC_COEFF_C01_C00 :: COEFF_C1 [31:16] */
#define BCHP_CSC_0_CSC_COEFF_C01_C00_COEFF_C1_MASK                 0xffff0000
#define BCHP_CSC_0_CSC_COEFF_C01_C00_COEFF_C1_SHIFT                16

/* CSC_0 :: CSC_COEFF_C01_C00 :: COEFF_C0 [15:00] */
#define BCHP_CSC_0_CSC_COEFF_C01_C00_COEFF_C0_MASK                 0x0000ffff
#define BCHP_CSC_0_CSC_COEFF_C01_C00_COEFF_C0_SHIFT                0

/***************************************************************************
 *CSC_COEFF_C03_C02 - Video Encoder Color Matrix coefficients c03 and c02
 ***************************************************************************/
/* CSC_0 :: CSC_COEFF_C03_C02 :: COEFF_C3 [31:16] */
#define BCHP_CSC_0_CSC_COEFF_C03_C02_COEFF_C3_MASK                 0xffff0000
#define BCHP_CSC_0_CSC_COEFF_C03_C02_COEFF_C3_SHIFT                16

/* CSC_0 :: CSC_COEFF_C03_C02 :: COEFF_C2 [15:00] */
#define BCHP_CSC_0_CSC_COEFF_C03_C02_COEFF_C2_MASK                 0x0000ffff
#define BCHP_CSC_0_CSC_COEFF_C03_C02_COEFF_C2_SHIFT                0

/***************************************************************************
 *CSC_COEFF_C11_C10 - Video Encoder Color Matrix coefficients c11 and c10
 ***************************************************************************/
/* CSC_0 :: CSC_COEFF_C11_C10 :: COEFF_C1 [31:16] */
#define BCHP_CSC_0_CSC_COEFF_C11_C10_COEFF_C1_MASK                 0xffff0000
#define BCHP_CSC_0_CSC_COEFF_C11_C10_COEFF_C1_SHIFT                16

/* CSC_0 :: CSC_COEFF_C11_C10 :: COEFF_C0 [15:00] */
#define BCHP_CSC_0_CSC_COEFF_C11_C10_COEFF_C0_MASK                 0x0000ffff
#define BCHP_CSC_0_CSC_COEFF_C11_C10_COEFF_C0_SHIFT                0

/***************************************************************************
 *CSC_COEFF_C13_C12 - Video Encoder Color Matrix coefficients c13 and c12
 ***************************************************************************/
/* CSC_0 :: CSC_COEFF_C13_C12 :: COEFF_C3 [31:16] */
#define BCHP_CSC_0_CSC_COEFF_C13_C12_COEFF_C3_MASK                 0xffff0000
#define BCHP_CSC_0_CSC_COEFF_C13_C12_COEFF_C3_SHIFT                16

/* CSC_0 :: CSC_COEFF_C13_C12 :: COEFF_C2 [15:00] */
#define BCHP_CSC_0_CSC_COEFF_C13_C12_COEFF_C2_MASK                 0x0000ffff
#define BCHP_CSC_0_CSC_COEFF_C13_C12_COEFF_C2_SHIFT                0

/***************************************************************************
 *CSC_COEFF_C21_C20 - Video Encoder Color Matrix coefficients c21 and c20
 ***************************************************************************/
/* CSC_0 :: CSC_COEFF_C21_C20 :: COEFF_C1 [31:16] */
#define BCHP_CSC_0_CSC_COEFF_C21_C20_COEFF_C1_MASK                 0xffff0000
#define BCHP_CSC_0_CSC_COEFF_C21_C20_COEFF_C1_SHIFT                16

/* CSC_0 :: CSC_COEFF_C21_C20 :: COEFF_C0 [15:00] */
#define BCHP_CSC_0_CSC_COEFF_C21_C20_COEFF_C0_MASK                 0x0000ffff
#define BCHP_CSC_0_CSC_COEFF_C21_C20_COEFF_C0_SHIFT                0

/***************************************************************************
 *CSC_COEFF_C23_C22 - Video Encoder Color Matrix coefficients c23 and c22
 ***************************************************************************/
/* CSC_0 :: CSC_COEFF_C23_C22 :: COEFF_C3 [31:16] */
#define BCHP_CSC_0_CSC_COEFF_C23_C22_COEFF_C3_MASK                 0xffff0000
#define BCHP_CSC_0_CSC_COEFF_C23_C22_COEFF_C3_SHIFT                16

/* CSC_0 :: CSC_COEFF_C23_C22 :: COEFF_C2 [15:00] */
#define BCHP_CSC_0_CSC_COEFF_C23_C22_COEFF_C2_MASK                 0x0000ffff
#define BCHP_CSC_0_CSC_COEFF_C23_C22_COEFF_C2_SHIFT                0

/***************************************************************************
 *DITHER_CONTROL - Color Space Converter Dither Control
 ***************************************************************************/
/* CSC_0 :: DITHER_CONTROL :: MODE [31:30] */
#define BCHP_CSC_0_DITHER_CONTROL_MODE_MASK                        0xc0000000
#define BCHP_CSC_0_DITHER_CONTROL_MODE_SHIFT                       30
#define BCHP_CSC_0_DITHER_CONTROL_MODE_ROUNDING                    0
#define BCHP_CSC_0_DITHER_CONTROL_MODE_TRUNCATE                    1
#define BCHP_CSC_0_DITHER_CONTROL_MODE_DITHER                      2

/* CSC_0 :: DITHER_CONTROL :: OFFSET_CH2 [29:25] */
#define BCHP_CSC_0_DITHER_CONTROL_OFFSET_CH2_MASK                  0x3e000000
#define BCHP_CSC_0_DITHER_CONTROL_OFFSET_CH2_SHIFT                 25

/* CSC_0 :: DITHER_CONTROL :: SCALE_CH2 [24:20] */
#define BCHP_CSC_0_DITHER_CONTROL_SCALE_CH2_MASK                   0x01f00000
#define BCHP_CSC_0_DITHER_CONTROL_SCALE_CH2_SHIFT                  20

/* CSC_0 :: DITHER_CONTROL :: OFFSET_CH1 [19:15] */
#define BCHP_CSC_0_DITHER_CONTROL_OFFSET_CH1_MASK                  0x000f8000
#define BCHP_CSC_0_DITHER_CONTROL_OFFSET_CH1_SHIFT                 15

/* CSC_0 :: DITHER_CONTROL :: SCALE_CH1 [14:10] */
#define BCHP_CSC_0_DITHER_CONTROL_SCALE_CH1_MASK                   0x00007c00
#define BCHP_CSC_0_DITHER_CONTROL_SCALE_CH1_SHIFT                  10

/* CSC_0 :: DITHER_CONTROL :: OFFSET_CH0 [09:05] */
#define BCHP_CSC_0_DITHER_CONTROL_OFFSET_CH0_MASK                  0x000003e0
#define BCHP_CSC_0_DITHER_CONTROL_OFFSET_CH0_SHIFT                 5

/* CSC_0 :: DITHER_CONTROL :: SCALE_CH0 [04:00] */
#define BCHP_CSC_0_DITHER_CONTROL_SCALE_CH0_MASK                   0x0000001f
#define BCHP_CSC_0_DITHER_CONTROL_SCALE_CH0_SHIFT                  0

/***************************************************************************
 *DITHER_LFSR - Color Space Converter Dither LFSR Control
 ***************************************************************************/
/* CSC_0 :: DITHER_LFSR :: reserved0 [31:11] */
#define BCHP_CSC_0_DITHER_LFSR_reserved0_MASK                      0xfffff800
#define BCHP_CSC_0_DITHER_LFSR_reserved0_SHIFT                     11

/* CSC_0 :: DITHER_LFSR :: T2 [10:08] */
#define BCHP_CSC_0_DITHER_LFSR_T2_MASK                             0x00000700
#define BCHP_CSC_0_DITHER_LFSR_T2_SHIFT                            8
#define BCHP_CSC_0_DITHER_LFSR_T2_ZERO                             0
#define BCHP_CSC_0_DITHER_LFSR_T2_B12                              1
#define BCHP_CSC_0_DITHER_LFSR_T2_B13                              2
#define BCHP_CSC_0_DITHER_LFSR_T2_B14                              3
#define BCHP_CSC_0_DITHER_LFSR_T2_B15                              4
#define BCHP_CSC_0_DITHER_LFSR_T2_B16                              5
#define BCHP_CSC_0_DITHER_LFSR_T2_B17                              6
#define BCHP_CSC_0_DITHER_LFSR_T2_B18                              7

/* CSC_0 :: DITHER_LFSR :: reserved1 [07:07] */
#define BCHP_CSC_0_DITHER_LFSR_reserved1_MASK                      0x00000080
#define BCHP_CSC_0_DITHER_LFSR_reserved1_SHIFT                     7

/* CSC_0 :: DITHER_LFSR :: T1 [06:04] */
#define BCHP_CSC_0_DITHER_LFSR_T1_MASK                             0x00000070
#define BCHP_CSC_0_DITHER_LFSR_T1_SHIFT                            4
#define BCHP_CSC_0_DITHER_LFSR_T1_ZERO                             0
#define BCHP_CSC_0_DITHER_LFSR_T1_B8                               1
#define BCHP_CSC_0_DITHER_LFSR_T1_B9                               2
#define BCHP_CSC_0_DITHER_LFSR_T1_B10                              3
#define BCHP_CSC_0_DITHER_LFSR_T1_B11                              4
#define BCHP_CSC_0_DITHER_LFSR_T1_B12                              5
#define BCHP_CSC_0_DITHER_LFSR_T1_B13                              6
#define BCHP_CSC_0_DITHER_LFSR_T1_B14                              7

/* CSC_0 :: DITHER_LFSR :: reserved2 [03:03] */
#define BCHP_CSC_0_DITHER_LFSR_reserved2_MASK                      0x00000008
#define BCHP_CSC_0_DITHER_LFSR_reserved2_SHIFT                     3

/* CSC_0 :: DITHER_LFSR :: T0 [02:00] */
#define BCHP_CSC_0_DITHER_LFSR_T0_MASK                             0x00000007
#define BCHP_CSC_0_DITHER_LFSR_T0_SHIFT                            0
#define BCHP_CSC_0_DITHER_LFSR_T0_B2                               0
#define BCHP_CSC_0_DITHER_LFSR_T0_B3                               1
#define BCHP_CSC_0_DITHER_LFSR_T0_B4                               2
#define BCHP_CSC_0_DITHER_LFSR_T0_B6                               3
#define BCHP_CSC_0_DITHER_LFSR_T0_B7                               4
#define BCHP_CSC_0_DITHER_LFSR_T0_B8                               5
#define BCHP_CSC_0_DITHER_LFSR_T0_B9                               6
#define BCHP_CSC_0_DITHER_LFSR_T0_B10                              7

/***************************************************************************
 *DITHER_LFSR_INIT - Color Space Converter Dither LFSR Init value and control
 ***************************************************************************/
/* CSC_0 :: DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_CSC_0_DITHER_LFSR_INIT_reserved0_MASK                 0xffc00000
#define BCHP_CSC_0_DITHER_LFSR_INIT_reserved0_SHIFT                22

/* CSC_0 :: DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_CSC_0_DITHER_LFSR_INIT_SEQ_MASK                       0x00300000
#define BCHP_CSC_0_DITHER_LFSR_INIT_SEQ_SHIFT                      20
#define BCHP_CSC_0_DITHER_LFSR_INIT_SEQ_ONCE                       0
#define BCHP_CSC_0_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP               1
#define BCHP_CSC_0_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP              2
#define BCHP_CSC_0_DITHER_LFSR_INIT_SEQ_NEVER                      3

/* CSC_0 :: DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_CSC_0_DITHER_LFSR_INIT_VALUE_MASK                     0x000fffff
#define BCHP_CSC_0_DITHER_LFSR_INIT_VALUE_SHIFT                    0

#endif /* #ifndef BCHP_CSC_0_H__ */

/* End of File */
