module dual_port_ram( read_addr, clk, data);
	parameter DATA_WIDTH=32;//æ•°æ®ä½å®½
    parameter ADDR_WIDTH=4;//åœ°å€ä½å®½
    input [DATA_WIDTH-1:0] read_addr;//è¯»åœ°å?ï¼Œå…¶æœ‰æ•ˆä½å®½åªæœ‰ADDR_WIDTHä½?
	input clk;
    output reg[DATA_WIDTH-1:0] data ;//è¾“å‡ºç«?
    reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];//å­˜å‚¨å¯„å­˜å™?
	initial
		$readmemh("E:/Verilog_Lab4/ram_init.txt", ram); //ä»æ–‡ä»¶ä¸­è¯»å–æ•°æ®åˆ°å­˜å‚¨å™¨ram
    always @ (negedge clk) begin
        data <= ram[read_addr];//è¯»å‡ºæ•°æ®åˆ°data
    end
endmodule