module wideexpr_00691(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {1{{3{1'sb1}}}};
  assign y1 = $signed((ctrl[3]?(+((({4{s7}})==((u5)<<(&((ctrl[7]?3'sb100:s0)))))<<((ctrl[0]?+(6'b101011):(s6)|(((ctrl[2]?s0:s3))^~((ctrl[0]?s5:3'sb100)))))))|((3'sb000)<<(($unsigned(3'b100))<<((6'sb000111)-((6'sb110100)>>($signed((1'sb0)<<<(5'sb00010))))))):1'sb1));
  assign y2 = s0;
  assign y3 = (ctrl[1]?{1{+(+((s5)^~(2'sb01)))}}:$unsigned({$signed(+(u1))}));
  assign y4 = ({(((ctrl[1]?(s7)<<<(4'sb1111):-(u0)))>>>(((ctrl[1]?3'sb111:2'sb01))!=(5'b11111)))-((ctrl[0]?((s1)^(5'sb00101))^~(s5):$signed(s5))),{$signed($signed(1'sb0)),(ctrl[7]?((u2)<<(1'sb1))<<((s7)<<(4'sb0011)):{(ctrl[5]?s6:1'sb0),+(3'sb011)}),{6'sb010101,(ctrl[4]?(u2)+(3'sb000):(ctrl[7]?3'sb010:6'sb001100))}}})^(((ctrl[6]?($signed((ctrl[0]?3'sb001:2'sb00)))!=($signed((s7)+(s1))):(((5'sb00100)<=(6'sb100100))^~(s2))<<((ctrl[0]?(4'sb0111)+(3'sb100):$signed(6'sb011101)))))>>>((+({2{(3'sb010)>>(s0)}}))>>>($signed(3'sb111))));
  assign y5 = {s7,u0,(6'sb100010)&($signed({$unsigned({(ctrl[1]?s4:s2),(ctrl[2]?u3:1'b0)}),s2}))};
  assign y6 = ((ctrl[3]?(3'sb110)>>((ctrl[2]?$signed($signed(-(6'sb010001))):s7)):{-(((ctrl[1]?~&(6'sb001001):(u2)&(s6)))+(((3'sb100)>>>(s7))>>($signed(5'b11000)))),((ctrl[0]?($signed(4'b0100))<<<((ctrl[3]?3'sb101:5'sb11101)):($signed(5'sb01110))&((s4)>>>(3'sb110))))^((s5)<<((ctrl[4]?(s2)^(s1):(ctrl[4]?2'sb11:s3))))}))-(2'b00);
  assign y7 = $signed(|(((ctrl[3]?(ctrl[2]?$unsigned((u4)^~(u5)):({-(1'b0),$unsigned(s7),s2,s7})^(({4{5'sb01100}})>>>((1'b0)+(3'sb001)))):$unsigned(3'sb110)))<=(3'sb111)));
endmodule
