<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20190509171902990\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20190509171902990/Saratoga/Device/ddd_hws/15_PCIe_Hotplug/topics/?><?path2project ..\..\..\..\..\out\diffed\pdf\?><?path2project-uri ../../../../../out/diffed/pdf/?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" ditaarch:DITAArchVersion="1.2" class="- topic/topic " xml:lang="en-US" base="base" id="xd_2501c3c42e6ccff3--3bc3060-15c5ae987bb--7fb6" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)   " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="topic:1;11:27">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="title:1;14:26">PCIe Hot-plug</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="body:1;17:24">
      <p pmc_switch="Advanced Encl_mgmt Fanout" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:1;21:21">Switchtec supports PCIe hotplug with up to 48 hot plug controllers (one per port). In this document hot-plug encompasses the terms hot-add and hot-remove mentioned in the PCIe Base Specification 3.1. Hot-plug is further divided into two sub-categories: managed (synchronous) hot-plug and surprise (asynchronous) hot-plug.</p>
      <p pmc_switch="Fanout-L" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:2;25:21">PFX-L supports PCIe hotplug with up to 6 hot plug controllers. In this document hot-plug encompasses the terms hot-add and hot-remove mentioned in the PCIe Base Specification 3.1. Hot-plug is further divided into two sub-categories: managed (synchronous) hot-plug and surprise (asynchronous) hot-plug. PFX-L supports Managed Hot Add, Managed Hot Remove and Surprise Hot Remove. PFX-L can only support Suprise Hot Remove if the system firmware (BIOS) is instrumented to trap the ERR_FATAL in order to perform system level error containment. Down Stream Port Containment is not a feature in PFX-L.</p>
      <fig class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="fig:1;28:25">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="title:2;31:32">Hot-plug types</title>
         <image href="../graphics/saratoga_hotplug_hotplug_types.png" width="6in" placement="inline" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="image:1;37:33"/>
      </fig>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:3;41:21">Hot-plug is supported in Switchtec through multiple mechanisms:</p>
      <table class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="table:1;44:29">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="title:3;47:32">Hot-plug support in Switchtec</title>
         <tgroup cols="2" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="tgroup:1;51:34">
            <colspec colname="col1" colnum="1" colwidth="241*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="colspec:1;57:40"/>
            <colspec colname="col2" colnum="2" colwidth="759*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="colspec:2;63:40"/>
            <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="thead:1;66:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="row:1;69:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="entry:1;73:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:4;76:36"> Mechanism</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="entry:2;81:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:5;84:36">Description </p>
                  </entry>
               </row>
            </thead>
            <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="tbody:1;90:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="row:2;93:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="entry:3;97:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:6;100:36"> Host notifications</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="entry:4;105:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:7;108:36">Provided via MSI vectors from the switch downstream P2Ps via the Switch USP. These MSI vectors prompt the host to read status registers to determine things like Link State Change or Presence Detect State Change. </p>
                  </entry>
               </row>
               <row pmc_switch="Advanced Encl_mgmt Fanout" class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="row:3;114:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="entry:5;118:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:8;121:36"> Host control and configuration</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="entry:6;126:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:9;129:36">Provided through Switchtec hot-plug controllers (HPC). There is one HPC per port and the HPC provides configuration space control and status registers for each port which translate to controls for GPIOs or other behaviors. The HPC is responsible for providing the access mechanism required to coordinate managed hot-plug and surprise hot-plug.</p>
                  </entry>
               </row>
               <row pmc_switch="Fanout-L" class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="row:4;135:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="entry:7;139:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:10;142:37"> Host control and configuration</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="entry:8;147:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:11;150:37">Provided through PFX-L hot-plug controllers (HPC). There are six HPCs in PFX-L. The HPC provides configuration space control and status registers which translate to controls for GPIOs or other behaviors. The HPC is responsible for providing the access mechanism required to coordinate managed hot-plug and surprise hot-plug.</p>
                  </entry>
               </row>
               <row pmc_switch="Advanced Encl_mgmt Fanout" class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="row:5;156:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="entry:9;160:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:12;163:37">Completion Timeout Protection</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="entry:10;168:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:13;171:37">Switchtec Completion Timeout Synthesis (CTS) provides protection from host timeout for the time between EP gone to link down. </p>
                  </entry>
               </row>
               <row pmc_switch="Advanced Encl_mgmt Fanout" class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="row:6;177:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="entry:11;181:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:14;184:37">Error Containment</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="entry:12;189:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Saratoga\Device\ddd_hws\15_PCIe_Hotplug\topics\sar_pcie_hotplug_overview.xml" xtrc="p:15;192:37">Provided via downstream port containment (DPC) as part of PCIe Base Specification 3.1. For PSX devices, Upstream Error Containment (UEC) is used to protect the host from traffic flowing in the upstream direction and provides a high level of programmability.</p>
                  </entry>
               </row>
            </tbody>
         </tgroup>
      </table>
   </body>
</topic>