# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_6.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" \
"../../../../lab_6.srcs/sources_1/new/shift_right_mult.vhd" \
"../../../../lab_6.srcs/sources_1/new/top_lvl.vhd" \
"../../../../lab_6.srcs/sim_1/new/top_lvl_tb.vhd" \

# Do not sort compile order
nosort
