C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/24/2018 14:15:45 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src\InitDevice.OBJ
COMPILER INVOKED BY: c:\SiliconLabs\SimplicityStudio\v4\developer\toolchains\keil_8051\9.53\BIN\C51.exe D:\WorkSpace\MyC
                    -ode\GE_EFM8LB12F64E-B-QFN32_YJ\GE_EFM8LB12F64E-B-QFN32_YJ\src\InitDevice.c OMF2 LARGE DEBUG OBJECTEXTEND ROM(LARGE) WARN
                    -INGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(D:\WorkSpace\MyCode\GE_E
                    -FM8LB12F64E-B-QFN32_YJ\GE_EFM8LB12F64E-B-QFN32_YJ\inc;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.1.1//Dev
                    -ice/shared/si8051base;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.1.1//Device/EFM8LB1/inc) PRINT(.\src\Ini
                    -tDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\InitDevice.OBJ)

line level    source

   1          
   2          #include <SI_EFM8LB1_Register_Enums.h>
   3          #include "InitDevice.h"
   4          
   5          
   6          extern void enter_BusFreeMode_from_RESET(void) {
   7   1              uint8_t SFRPAGE_save = SFRPAGE;
   8   1              CLOCK_0_enter_BusFreeMode_from_RESET();
   9   1      
  10   1              SFRPAGE = SFRPAGE_save;
  11   1      
  12   1      }
  13          
  14          extern void PORTS_2_enter_BusFreeMode_from_RESET(void) {
  15   1              SFRPAGE = 0x00;
  16   1              P2MDOUT = P2MDOUT_B0__OPEN_DRAIN | P2MDOUT_B1__OPEN_DRAIN
  17   1                              | P2MDOUT_B2__OPEN_DRAIN | P2MDOUT_B3__PUSH_PULL
  18   1                              | P2MDOUT_B4__OPEN_DRAIN | P2MDOUT_B5__OPEN_DRAIN
  19   1                              | P2MDOUT_B6__OPEN_DRAIN;
  20   1              SFRPAGE = 0x20;
  21   1              P2SKIP = P2SKIP_B0__NOT_SKIPPED | P2SKIP_B1__NOT_SKIPPED
  22   1                              | P2SKIP_B2__NOT_SKIPPED | P2SKIP_B3__SKIPPED;
  23   1      
  24   1      }
  25          
  26          extern void PBCFG_0_enter_BusFreeMode_from_RESET(void) {
  27   1      
  28   1      }
  29          
  30          extern void CIP51_0_enter_BusFreeMode_from_RESET(void) {
  31   1      
  32   1      }
  33          
  34          extern void CLOCK_0_enter_BusFreeMode_from_RESET(void) {
  35   1              SFRPAGE = 0x00;
  36   1              CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
  37   1              while ((CLKSEL & CLKSEL_DIVRDY__BMASK) == CLKSEL_DIVRDY__NOT_READY)
  38   1                      ;
  39   1      
  40   1      
  41   1      }
  42          
  43          extern void enter_DefaultMode_from_BusFreeMode(void) {
  44   1              uint8_t SFRPAGE_save = SFRPAGE;
  45   1              WDT_0_enter_DefaultMode_from_BusFreeMode();
  46   1              PORTS_0_enter_DefaultMode_from_BusFreeMode();
  47   1              PORTS_1_enter_DefaultMode_from_BusFreeMode();
  48   1              PBCFG_0_enter_DefaultMode_from_BusFreeMode();
  49   1              ADC_0_enter_DefaultMode_from_BusFreeMode();
  50   1              TIMER01_0_enter_DefaultMode_from_BusFreeMode();
  51   1              TIMER16_3_enter_DefaultMode_from_BusFreeMode();
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/24/2018 14:15:45 PAGE 2   

  52   1              TIMER16_4_enter_DefaultMode_from_BusFreeMode();
  53   1              TIMER16_5_enter_DefaultMode_from_BusFreeMode();
  54   1              TIMER_SETUP_0_enter_DefaultMode_from_BusFreeMode();
  55   1              SMBUS_0_enter_DefaultMode_from_BusFreeMode();
  56   1              UARTE_1_enter_DefaultMode_from_BusFreeMode();
  57   1              I2CSLAVE_0_enter_DefaultMode_from_BusFreeMode();
  58   1              INTERRUPT_0_enter_DefaultMode_from_BusFreeMode();
  59   1              SFRPAGE = SFRPAGE_save;
  60   1      
  61   1      }
  62          
  63          extern void WDT_0_enter_DefaultMode_from_BusFreeMode(void) {
  64   1              SFRPAGE = 0x00;
  65   1              WDTCN = 0xDE; 
  66   1              WDTCN = 0xAD; 
  67   1      
  68   1      
  69   1      }
  70          
  71          extern void PORTS_0_enter_DefaultMode_from_BusFreeMode(void) {
  72   1      
  73   1              P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
  74   1                              | P0SKIP_B3__SKIPPED | P0SKIP_B4__SKIPPED | P0SKIP_B5__SKIPPED
  75   1                              | P0SKIP_B6__SKIPPED | P0SKIP_B7__SKIPPED;
  76   1      
  77   1      }
  78          
  79          extern void PORTS_1_enter_DefaultMode_from_BusFreeMode(void) {
  80   1              P1MDOUT = P1MDOUT_B0__OPEN_DRAIN | P1MDOUT_B1__OPEN_DRAIN
  81   1                              | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN
  82   1                              | P1MDOUT_B4__PUSH_PULL | P1MDOUT_B5__OPEN_DRAIN
  83   1                              | P1MDOUT_B6__PUSH_PULL | P1MDOUT_B7__OPEN_DRAIN;
  84   1      
  85   1              P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__NOT_SKIPPED
  86   1                              | P1SKIP_B3__NOT_SKIPPED | P1SKIP_B4__NOT_SKIPPED
  87   1                              | P1SKIP_B5__NOT_SKIPPED | P1SKIP_B6__NOT_SKIPPED
  88   1                              | P1SKIP_B7__NOT_SKIPPED;
  89   1      
  90   1      }
  91          
  92          extern void PBCFG_0_enter_DefaultMode_from_BusFreeMode(void) {
  93   1              XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED
  94   1                              | XBR2_URT1E__ENABLED | XBR2_URT1RTSE__DISABLED
  95   1                              | XBR2_URT1CTSE__DISABLED;
  96   1              XBR0 = XBR0_URT0E__DISABLED | XBR0_SPI0E__DISABLED | XBR0_SMB0E__ENABLED
  97   1                              | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
  98   1                              | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
  99   1      
 100   1      }
 101          
 102          extern void TIMER01_0_enter_DefaultMode_from_BusFreeMode(void) {
 103   1              uint8_t TCON_save;
 104   1              TCON_save = TCON;
 105   1      
 106   1              TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 107   1      
 108   1              TH0 = (0x38 << TH0_TH0__SHIFT);
 109   1              TL0 = (0x13 << TL0_TL0__SHIFT);
 110   1              TH1 = (0xFA << TH1_TH1__SHIFT);
 111   1              TL1 = (0x34 << TL1_TL1__SHIFT);
 112   1              TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 113   1      
 114   1      
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/24/2018 14:15:45 PAGE 3   

 115   1      
 116   1      }
 117          
 118          extern void TIMER16_3_enter_DefaultMode_from_BusFreeMode(void) {
 119   1              uint8_t TMR3CN0_TR3_save;
 120   1              TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
 121   1      
 122   1              TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
 123   1              TMR3H = (0xFE << TMR3H_TMR3H__SHIFT);
 124   1              TMR3L = (0x0C << TMR3L_TMR3L__SHIFT);
 125   1              TMR3RLH = (0x38 << TMR3RLH_TMR3RLH__SHIFT);
 126   1              TMR3RLL = (0x9E << TMR3RLL_TMR3RLL__SHIFT);
 127   1              TMR3CN0 |= TMR3CN0_TR3__RUN;
 128   1              TMR3CN0 |= TMR3CN0_TR3_save;
 129   1      
 130   1      
 131   1      }
 132          
 133          extern void TIMER_SETUP_0_enter_DefaultMode_from_BusFreeMode(void) {
 134   1              SFRPAGE = 0x00;
 135   1              CKCON0 = CKCON0_SCA__SYSCLK_DIV_4 | CKCON0_T0M__PRESCALE
 136   1                              | CKCON0_T2MH__EXTERNAL_CLOCK | CKCON0_T2ML__EXTERNAL_CLOCK
 137   1                              | CKCON0_T3MH__EXTERNAL_CLOCK | CKCON0_T3ML__EXTERNAL_CLOCK
 138   1                              | CKCON0_T1M__PRESCALE;
 139   1              TMOD = TMOD_T0M__MODE0 | TMOD_T1M__MODE2 | TMOD_CT0__TIMER
 140   1                              | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 141   1              TCON |= TCON_TR1__RUN;
 142   1      
 143   1      
 144   1      }
 145          
 146          extern void SMBUS_0_enter_DefaultMode_from_BusFreeMode(void) {
 147   1      
 148   1              SMB0CF &= ~SMB0CF_SMBCS__FMASK;
 149   1              SMB0CF |= SMB0CF_SMBCS__TIMER1 | SMB0CF_INH__SLAVE_DISABLED
 150   1                              | SMB0CF_ENSMB__ENABLED | SMB0CF_SMBFTE__FREE_TO_ENABLED
 151   1                              | SMB0CF_SMBTOE__SCL_TO_ENABLED | SMB0CF_EXTHOLD__ENABLED;
 152   1      
 153   1      
 154   1      }
 155          
 156          extern void INTERRUPT_0_enter_DefaultMode_from_BusFreeMode(void) {
 157   1              SFRPAGE = 0x00;
 158   1              EIE1 = EIE1_EADC0__ENABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 159   1                              | EIE1_ECP1__DISABLED | EIE1_EMAT__DISABLED | EIE1_EPCA0__DISABLED
 160   1                              | EIE1_ESMB0__ENABLED | EIE1_ET3__ENABLED;
 161   1              EIE2 = EIE2_CL0__DISABLED | EIE2_EI2C0__ENABLED | EIE2_ET4__ENABLED
 162   1                              | EIE2_ET5__DISABLED | EIE2_ES1__DISABLED;
 163   1      
 164   1              IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED
 165   1                              | IE_ESPI0__DISABLED | IE_ET0__DISABLED | IE_ET1__DISABLED
 166   1                              | IE_ET2__DISABLED | IE_ES0__DISABLED;
 167   1      
 168   1      }
 169          
 170          extern void UARTE_1_enter_DefaultMode_from_BusFreeMode(void) {
 171   1              SBRLH1 = (0xFF << SBRLH1_BRH__SHIFT);
 172   1              SBRLL1 = (0x96 << SBRLL1_BRL__SHIFT);
 173   1              SCON1 |= SCON1_REN__RECEIVE_ENABLED;
 174   1      
 175   1      }
 176          
 177          extern void TIMER16_4_enter_DefaultMode_from_BusFreeMode(void) {
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/24/2018 14:15:45 PAGE 4   

 178   1              uint8_t TMR4CN0_TR4_save;
 179   1              SFRPAGE = 0x10;
 180   1              TMR4CN0_TR4_save = TMR4CN0 & TMR4CN0_TR4__BMASK;
 181   1      
 182   1              TMR4CN0 &= ~(TMR4CN0_TR4__BMASK);
 183   1      
 184   1              TMR4RLH = (0x38 << TMR4RLH_TMR4RLH__SHIFT);
 185   1              TMR4RLL = (0x9E << TMR4RLL_TMR4RLL__SHIFT);
 186   1              TMR4CN0 |= TMR4CN0_TR4__RUN;
 187   1              TMR4CN0 |= TMR4CN0_TR4_save;
 188   1      
 189   1      
 190   1      }
 191          
 192          extern void I2CSLAVE_0_enter_DefaultMode_from_BusFreeMode(void) {
 193   1              I2C0SLAD = (0x50 << I2C0SLAD_I2C0SLAD__SHIFT);
 194   1              I2C0CN0 &= ~I2C0CN0_PRELOAD__BMASK;
 195   1              I2C0CN0 |= I2C0CN0_PINMD__I2C_MODE | I2C0CN0_TIMEOUT__ENABLED;
 196   1              I2C0CN0 |= I2C0CN0_I2C0EN__ENABLED;
 197   1      
 198   1      }
 199          
 200          extern void ADC_0_enter_DefaultMode_from_BusFreeMode(void) {
 201   1              ADC0CN2 = ADC0CN2_ADCM__TIMER5 | ADC0CN2_PACEN__PAC_DISABLED;
 202   1              ADC0CN1 = ADC0CN1_ADBITS__14_BIT | ADC0CN1_ADSJST__RIGHT_SHIFT_3
 203   1                              | ADC0CN1_ADRPT__ACC_32;
 204   1              ADC0MX = ADC0MX_ADC0MX__TEMP;
 205   1              ADC0CF2 = ADC0CF2_GNDSL__GND_PIN | ADC0CF2_REFSL__INTERNAL_VREF
 206   1                              | (0x03 << ADC0CF2_ADPWR__SHIFT);
 207   1              ADC0CF0 = ADC0CF0_ADCLKSEL__SYSCLK | (0x01 << ADC0CF0_ADSC__SHIFT);
 208   1              ADC0CF1 = ADC0CF1_ADLPM__LP_ENABLED | (0x06 << ADC0CF1_ADTK__SHIFT);
 209   1      
 210   1              ADC0CN0 |= ADC0CN0_ADEN__ENABLED | ADC0CN0_TEMPE__TEMP_ENABLED
 211   1                              | ADC0CN0_IPOEN__POWER_DOWN;
 212   1      
 213   1      
 214   1      }
 215          
 216          extern void TIMER16_5_enter_DefaultMode_from_BusFreeMode(void) {
 217   1              uint8_t TMR5CN0_TR5_save;
 218   1              TMR5CN0_TR5_save = TMR5CN0 & TMR5CN0_TR5__BMASK;
 219   1      
 220   1              TMR5CN0 &= ~(TMR5CN0_TR5__BMASK);
 221   1      
 222   1              TMR5CN0 |= TMR5CN0_TR5__RUN;
 223   1              TMR5CN0 |= TMR5CN0_TR5_save;
 224   1      
 225   1      }
 226          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    291    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----       2
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/24/2018 14:15:45 PAGE 5   

END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
