

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'
================================================================
* Date:           Thu May  9 19:06:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.826 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |        0|        0|         1|          1|          1|     0|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%axi_last = alloca i32 1"   --->   Operation 4 'alloca' 'axi_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i120 %s_axis_video_V_data_V, i15 %s_axis_video_V_keep_V, i15 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_4"   --->   Operation 5 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %s_axis_video_V_strb_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %s_axis_video_V_keep_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %s_axis_video_V_data_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln226 = muxlogic i120 0"   --->   Operation 13 'muxlogic' 'muxLogicData_to_store_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln226 = muxlogic i120 %axi_data_out"   --->   Operation 14 'muxlogic' 'muxLogicAddr_to_store_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.49ns)   --->   "%store_ln226 = store i120 0, i120 %axi_data_out" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 15 'store' 'store_ln226' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 16 [1/1] (0.33ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.33>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sof = phi i1 0, void %newFuncRoot, i1 %axi_user, void %while.body"   --->   Operation 17 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %sof, void %while.body, void %loop_height.exitStub" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:241]   --->   Operation 18 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln243 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:243]   --->   Operation 19 'specpipeline' 'specpipeline_ln243' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln244 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:244]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln244' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:241]   --->   Operation 21 'specloopname' 'specloopname_ln241' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicCE_to_empty = muxlogic"   --->   Operation 22 'muxlogic' 'muxLogicCE_to_empty' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%empty = read i154 @_ssdm_op_Read.axis.volatile.i120P0A.i15P0A.i15P0A.i1P0A.i1P0A.i1P0A.i1P0A, i120 %s_axis_video_V_data_V, i15 %s_axis_video_V_keep_V, i15 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:245]   --->   Operation 23 'read' 'empty' <Predicate = (!sof)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%axi_data = extractvalue i154 %empty" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:245]   --->   Operation 24 'extractvalue' 'axi_data' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%axi_user = extractvalue i154 %empty" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:245]   --->   Operation 25 'extractvalue' 'axi_user' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%axi_last_6 = extractvalue i154 %empty" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:245]   --->   Operation 26 'extractvalue' 'axi_last_6' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln226 = muxlogic i120 %axi_data"   --->   Operation 27 'muxlogic' 'muxLogicData_to_store_ln226' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln226 = muxlogic i120 %axi_data_out"   --->   Operation 28 'muxlogic' 'muxLogicAddr_to_store_ln226' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.49ns)   --->   "%store_ln226 = store i120 %axi_data, i120 %axi_data_out" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 29 'store' 'store_ln226' <Predicate = (!sof)> <Delay = 0.49>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln241 = muxlogic i1 %axi_last_6"   --->   Operation 30 'muxlogic' 'muxLogicData_to_store_ln241' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln241 = muxlogic i1 %axi_last"   --->   Operation 31 'muxlogic' 'muxLogicAddr_to_store_ln241' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln241 = store i1 %axi_last_6, i1 %axi_last" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:241]   --->   Operation 32 'store' 'store_ln241' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln241 = br void %while.cond" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:241]   --->   Operation 33 'br' 'br_ln241' <Predicate = (!sof)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_axi_last_load = muxlogic i1 %axi_last"   --->   Operation 34 'muxlogic' 'MuxLogicAddr_to_axi_last_load' <Predicate = (sof)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%axi_last_load = load i1 %axi_last"   --->   Operation 35 'load' 'axi_last_load' <Predicate = (sof)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i1 %axi_last_load"   --->   Operation 36 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (sof)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %axi_last_out, i1 %axi_last_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (sof)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (sof)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.826ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('axi.user') with incoming values : ('axi.user', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:245) [24]  (0.330 ns)
	'phi' operation 1 bit ('axi.user') with incoming values : ('axi.user', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:245) [24]  (0.000 ns)
	axis read operation ('empty', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:245) on port 's_axis_video_V_data_V' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:245) [31]  (1.000 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln226') [35]  (0.000 ns)
	'store' operation 0 bit ('store_ln226', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226) of variable 'axi.data', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:245 on local variable 'axi_data_out' [37]  (0.496 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
