vendor_name = ModelSim
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_3to4_bus_expansion/tx_3to4_bus_expansion.v
source_file = 1, module_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_3to4_bus_expansion/bus_expander_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_3to4_bus_expansion/db/tx_3to4_bus_expansion.cbx.xml
design_name = tx_3to4_bus_expansion
instance = comp, \data_in[0]~I , data_in[0], tx_3to4_bus_expansion, 1
instance = comp, \data_in[1]~I , data_in[1], tx_3to4_bus_expansion, 1
instance = comp, \data_in[2]~I , data_in[2], tx_3to4_bus_expansion, 1
instance = comp, \data_out[0]~I , data_out[0], tx_3to4_bus_expansion, 1
instance = comp, \data_out[1]~I , data_out[1], tx_3to4_bus_expansion, 1
instance = comp, \data_out[2]~I , data_out[2], tx_3to4_bus_expansion, 1
instance = comp, \data_out[3]~I , data_out[3], tx_3to4_bus_expansion, 1
