Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed May  8 15:03:03 2024
| Host         : LAPTOP-56BI3MJJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    130         
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (130)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (242)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (130)
--------------------------
 There are 130 register/latch pins with no clock driven by root clock pin: tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (242)
--------------------------------------------------
 There are 242 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.132        0.000                      0                    1        0.543        0.000                      0                    1        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.132        0.000                      0                    1        0.543        0.000                      0                    1        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.132ns  (required time - arrival time)
  Source:                 tmp_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.613%)  route 1.268ns (66.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.653     5.415    clk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  tmp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518     5.933 f  tmp_clk_reg/Q
                         net (fo=2, routed)           1.268     7.201    tmp_clk_reg_n_0_BUFG_inst_n_0
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.325 r  tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     7.325    tmp_clk_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.479    14.962    clk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  tmp_clk_reg/C
                         clock pessimism              0.453    15.415    
                         clock uncertainty           -0.035    15.380    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    15.457    tmp_clk_reg
  -------------------------------------------------------------------
                         required time                         15.457    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  8.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 tmp_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.526%)  route 0.454ns (68.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.556     1.503    clk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  tmp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164     1.667 f  tmp_clk_reg/Q
                         net (fo=2, routed)           0.454     2.121    tmp_clk_reg_n_0_BUFG_inst_n_0
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.166 r  tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     2.166    tmp_clk_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.823     2.017    clk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  tmp_clk_reg/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120     1.623    tmp_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.543    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y36  relative_humidity_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y36  relative_humidity_int_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X107Y36  relative_humidity_int_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y36  relative_humidity_int_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y36  relative_humidity_int_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X107Y36  relative_humidity_int_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X106Y36  relative_humidity_int_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y36  relative_humidity_int_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   tmp_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y36  relative_humidity_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y36  relative_humidity_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y36  relative_humidity_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y36  relative_humidity_int_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y36  relative_humidity_int_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           244 Endpoints
Min Delay           244 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 te/i2c_master_0/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.832ns  (logic 4.607ns (42.534%)  route 6.225ns (57.466%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y34        FDRE                         0.000     0.000 r  te/i2c_master_0/data_clk_prev_reg/C
    SLICE_X105Y34        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  te/i2c_master_0/data_clk_prev_reg/Q
                         net (fo=16, routed)          0.878     1.297    te/i2c_master_0/data_clk_prev
    SLICE_X105Y34        LUT4 (Prop_lut4_I3_O)        0.327     1.624 f  te/i2c_master_0/sda_IOBUF_inst_i_3/O
                         net (fo=1, routed)           5.347     6.971    sda_IOBUF_inst/T
    V8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.861    10.832 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.832    sda
    V8                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 te/i2c_master_0/scl_ena_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.855ns  (logic 4.136ns (41.974%)  route 5.718ns (58.026%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y34        FDRE                         0.000     0.000 r  te/i2c_master_0/scl_ena_reg/C
    SLICE_X105Y34        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  te/i2c_master_0/scl_ena_reg/Q
                         net (fo=2, routed)           0.948     1.404    te/i2c_master_0/scl_ena_reg_n_0
    SLICE_X105Y40        LUT2 (Prop_lut2_I0_O)        0.124     1.528 f  te/i2c_master_0/scl_IOBUF_inst_i_2/O
                         net (fo=1, routed)           4.770     6.298    scl_IOBUF_inst/T
    V9                   OBUFT (TriStatE_obuft_T_O)
                                                      3.556     9.855 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.855    scl
    V9                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            te/i2c_master_0/data_rx_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 1.735ns (24.483%)  route 5.352ns (75.517%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  sda_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           5.352     6.936    te/i2c_master_0/sda_IBUF
    SLICE_X103Y30        LUT3 (Prop_lut3_I2_O)        0.152     7.088 r  te/i2c_master_0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     7.088    te/i2c_master_0/data_rx[5]_i_1_n_0
    SLICE_X103Y30        FDRE                                         r  te/i2c_master_0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            te/i2c_master_0/data_rx_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.060ns  (logic 1.707ns (24.184%)  route 5.352ns (75.816%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  sda_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           5.352     6.936    te/i2c_master_0/sda_IBUF
    SLICE_X103Y30        LUT3 (Prop_lut3_I2_O)        0.124     7.060 r  te/i2c_master_0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     7.060    te/i2c_master_0/data_rx[4]_i_1_n_0
    SLICE_X103Y30        FDRE                                         r  te/i2c_master_0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            te/i2c_master_0/data_rx_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.978ns  (logic 1.735ns (24.868%)  route 5.243ns (75.132%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  sda_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           5.243     6.826    te/i2c_master_0/sda_IBUF
    SLICE_X103Y31        LUT3 (Prop_lut3_I2_O)        0.152     6.978 r  te/i2c_master_0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     6.978    te/i2c_master_0/data_rx[3]_i_1_n_0
    SLICE_X103Y31        FDRE                                         r  te/i2c_master_0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            te/i2c_master_0/data_rx_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.950ns  (logic 1.707ns (24.565%)  route 5.243ns (75.435%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  sda_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           5.243     6.826    te/i2c_master_0/sda_IBUF
    SLICE_X103Y31        LUT3 (Prop_lut3_I2_O)        0.124     6.950 r  te/i2c_master_0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     6.950    te/i2c_master_0/data_rx[2]_i_1_n_0
    SLICE_X103Y31        FDRE                                         r  te/i2c_master_0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            te/i2c_master_0/data_rx_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.722ns  (logic 1.733ns (25.787%)  route 4.988ns (74.213%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  sda_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           4.988     6.572    te/i2c_master_0/sda_IBUF
    SLICE_X103Y31        LUT3 (Prop_lut3_I2_O)        0.150     6.722 r  te/i2c_master_0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     6.722    te/i2c_master_0/data_rx[1]_i_1_n_0
    SLICE_X103Y31        FDRE                                         r  te/i2c_master_0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            te/i2c_master_0/data_rx_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.696ns  (logic 1.707ns (25.499%)  route 4.988ns (74.501%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  sda_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           4.988     6.572    te/i2c_master_0/sda_IBUF
    SLICE_X103Y31        LUT3 (Prop_lut3_I2_O)        0.124     6.696 r  te/i2c_master_0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     6.696    te/i2c_master_0/data_rx[0]_i_1_n_0
    SLICE_X103Y31        FDRE                                         r  te/i2c_master_0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            te/i2c_master_0/data_rx_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 1.733ns (25.995%)  route 4.934ns (74.005%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  sda_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           4.934     6.518    te/i2c_master_0/sda_IBUF
    SLICE_X102Y33        LUT3 (Prop_lut3_I2_O)        0.150     6.668 r  te/i2c_master_0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     6.668    te/i2c_master_0/data_rx[7]_i_1_n_0
    SLICE_X102Y33        FDRE                                         r  te/i2c_master_0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            te/i2c_master_0/data_rx_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.642ns  (logic 1.707ns (25.706%)  route 4.934ns (74.294%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  sda_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           4.934     6.518    te/i2c_master_0/sda_IBUF
    SLICE_X102Y33        LUT3 (Prop_lut3_I2_O)        0.124     6.642 r  te/i2c_master_0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     6.642    te/i2c_master_0/data_rx[6]_i_1_n_0
    SLICE_X102Y33        FDRE                                         r  te/i2c_master_0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 te/i2c_master_0/data_rx_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            te/i2c_master_0/data_rd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y31        FDRE                         0.000     0.000 r  te/i2c_master_0/data_rx_reg[2]/C
    SLICE_X103Y31        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  te/i2c_master_0/data_rx_reg[2]/Q
                         net (fo=2, routed)           0.065     0.206    te/i2c_master_0/data_rx[2]
    SLICE_X102Y31        FDRE                                         r  te/i2c_master_0/data_rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 te/i2c_master_0/data_rx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            te/i2c_master_0/data_rd_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.101%)  route 0.122ns (48.899%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y30        FDRE                         0.000     0.000 r  te/i2c_master_0/data_rx_reg[5]/C
    SLICE_X103Y30        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  te/i2c_master_0/data_rx_reg[5]/Q
                         net (fo=2, routed)           0.122     0.250    te/i2c_master_0/data_rx[5]
    SLICE_X102Y31        FDRE                                         r  te/i2c_master_0/data_rd_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 te/i2c_master_0/data_rx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            te/i2c_master_0/data_rd_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y30        FDRE                         0.000     0.000 r  te/i2c_master_0/data_rx_reg[4]/C
    SLICE_X103Y30        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  te/i2c_master_0/data_rx_reg[4]/Q
                         net (fo=2, routed)           0.123     0.264    te/i2c_master_0/data_rx[4]
    SLICE_X102Y31        FDRE                                         r  te/i2c_master_0/data_rd_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 te/i2c_master_0/data_rx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            te/i2c_master_0/data_rd_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.517%)  route 0.127ns (47.483%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y31        FDRE                         0.000     0.000 r  te/i2c_master_0/data_rx_reg[0]/C
    SLICE_X103Y31        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  te/i2c_master_0/data_rx_reg[0]/Q
                         net (fo=2, routed)           0.127     0.268    te/i2c_master_0/data_rx[0]
    SLICE_X102Y31        FDRE                                         r  te/i2c_master_0/data_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 te/i2c_data_wr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            te/i2c_master_0/data_tx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y33        FDRE                         0.000     0.000 r  te/i2c_data_wr_reg[1]/C
    SLICE_X105Y33        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  te/i2c_data_wr_reg[1]/Q
                         net (fo=4, routed)           0.130     0.271    te/i2c_master_0/data_tx_reg[2]_0[1]
    SLICE_X104Y33        FDRE                                         r  te/i2c_master_0/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 te/i2c_master_0/data_rd_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            te/humidity_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.148ns (53.954%)  route 0.126ns (46.046%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y31        FDRE                         0.000     0.000 r  te/i2c_master_0/data_rd_reg[5]/C
    SLICE_X102Y31        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  te/i2c_master_0/data_rd_reg[5]/Q
                         net (fo=2, routed)           0.126     0.274    te/data_rd[5]
    SLICE_X102Y32        FDRE                                         r  te/humidity_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 te/i2c_master_0/data_rd_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            te/humidity_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.148ns (52.956%)  route 0.131ns (47.044%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y31        FDRE                         0.000     0.000 r  te/i2c_master_0/data_rd_reg[7]/C
    SLICE_X102Y31        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  te/i2c_master_0/data_rd_reg[7]/Q
                         net (fo=2, routed)           0.131     0.279    te/data_rd[7]
    SLICE_X102Y32        FDRE                                         r  te/humidity_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 te/i2c_master_0/data_rd_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            te/humidity_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.148ns (52.768%)  route 0.132ns (47.232%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y31        FDRE                         0.000     0.000 r  te/i2c_master_0/data_rd_reg[7]/C
    SLICE_X102Y31        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  te/i2c_master_0/data_rd_reg[7]/Q
                         net (fo=2, routed)           0.132     0.280    te/data_rd[7]
    SLICE_X102Y30        FDRE                                         r  te/humidity_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 te/i2c_master_0/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            te/i2c_master_0/scl_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (72.901%)  route 0.084ns (27.099%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y34        FDRE                         0.000     0.000 r  te/i2c_master_0/data_clk_prev_reg/C
    SLICE_X105Y34        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  te/i2c_master_0/data_clk_prev_reg/Q
                         net (fo=16, routed)          0.084     0.212    te/i2c_master_0/data_clk_prev
    SLICE_X105Y34        LUT5 (Prop_lut5_I4_O)        0.099     0.311 r  te/i2c_master_0/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     0.311    te/i2c_master_0/scl_ena_i_1_n_0
    SLICE_X105Y34        FDRE                                         r  te/i2c_master_0/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 te/i2c_master_0/data_rd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            te/humidity_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.164ns (51.169%)  route 0.157ns (48.831%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y31        FDRE                         0.000     0.000 r  te/i2c_master_0/data_rd_reg[3]/C
    SLICE_X102Y31        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  te/i2c_master_0/data_rd_reg[3]/Q
                         net (fo=2, routed)           0.157     0.321    te/data_rd[3]
    SLICE_X102Y32        FDRE                                         r  te/humidity_data_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 relative_humidity_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.082ns  (logic 3.958ns (55.886%)  route 3.124ns (44.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.873     5.635    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  relative_humidity_int_reg[7]/Q
                         net (fo=1, routed)           3.124     9.216    led_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    12.718 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.718    led[7]
    U14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.222ns  (logic 3.968ns (63.777%)  route 2.254ns (36.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.873     5.635    clk_IBUF_BUFG
    SLICE_X106Y36        FDSE                                         r  relative_humidity_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y36        FDSE (Prop_fdse_C_Q)         0.456     6.091 r  relative_humidity_int_reg[6]/Q
                         net (fo=1, routed)           2.254     8.345    led_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    11.858 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.858    led[6]
    U19                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.172ns  (logic 4.116ns (66.694%)  route 2.056ns (33.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.873     5.635    clk_IBUF_BUFG
    SLICE_X106Y36        FDRE                                         r  relative_humidity_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y36        FDRE (Prop_fdre_C_Q)         0.419     6.054 r  relative_humidity_int_reg[0]/Q
                         net (fo=1, routed)           2.056     8.110    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.697    11.807 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.807    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.170ns  (logic 4.128ns (66.899%)  route 2.042ns (33.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.873     5.635    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.419     6.054 r  relative_humidity_int_reg[4]/Q
                         net (fo=1, routed)           2.042     8.097    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.709    11.806 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.806    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 4.125ns (66.916%)  route 2.039ns (33.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.873     5.635    clk_IBUF_BUFG
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDSE (Prop_fdse_C_Q)         0.419     6.054 r  relative_humidity_int_reg[5]/Q
                         net (fo=1, routed)           2.039     8.094    led_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.706    11.800 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.800    led[5]
    W22                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.970ns (65.601%)  route 2.082ns (34.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.873     5.635    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  relative_humidity_int_reg[1]/Q
                         net (fo=1, routed)           2.082     8.173    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    11.687 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.687    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.047ns  (logic 3.987ns (65.931%)  route 2.060ns (34.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.873     5.635    clk_IBUF_BUFG
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDSE (Prop_fdse_C_Q)         0.456     6.091 r  relative_humidity_int_reg[2]/Q
                         net (fo=1, routed)           2.060     8.152    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    11.683 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.683    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 3.986ns (65.952%)  route 2.058ns (34.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.873     5.635    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  relative_humidity_int_reg[3]/Q
                         net (fo=1, routed)           2.058     8.149    led_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    11.679 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.679    led[3]
    U21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 relative_humidity_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.356ns (73.192%)  route 0.497ns (26.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.635     1.582    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  relative_humidity_int_reg[1]/Q
                         net (fo=1, routed)           0.497     2.219    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.434 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.434    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.372ns (73.890%)  route 0.485ns (26.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.635     1.582    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  relative_humidity_int_reg[3]/Q
                         net (fo=1, routed)           0.485     2.208    led_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.438 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.438    led[3]
    U21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.373ns (73.253%)  route 0.501ns (26.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.635     1.582    clk_IBUF_BUFG
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDSE (Prop_fdse_C_Q)         0.141     1.723 r  relative_humidity_int_reg[2]/Q
                         net (fo=1, routed)           0.501     2.224    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.456 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.456    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.414ns (75.235%)  route 0.465ns (24.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.635     1.582    clk_IBUF_BUFG
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDSE (Prop_fdse_C_Q)         0.128     1.710 r  relative_humidity_int_reg[5]/Q
                         net (fo=1, routed)           0.465     2.175    led_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.286     3.461 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.461    led[5]
    W22                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.419ns (74.585%)  route 0.483ns (25.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.635     1.582    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.128     1.710 r  relative_humidity_int_reg[4]/Q
                         net (fo=1, routed)           0.483     2.193    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.291     3.484 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.484    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.405ns (73.849%)  route 0.498ns (26.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.635     1.582    clk_IBUF_BUFG
    SLICE_X106Y36        FDRE                                         r  relative_humidity_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y36        FDRE (Prop_fdre_C_Q)         0.128     1.710 r  relative_humidity_int_reg[0]/Q
                         net (fo=1, routed)           0.498     2.207    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.277     3.485 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.485    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.354ns (70.605%)  route 0.564ns (29.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.635     1.582    clk_IBUF_BUFG
    SLICE_X106Y36        FDSE                                         r  relative_humidity_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y36        FDSE (Prop_fdse_C_Q)         0.141     1.723 r  relative_humidity_int_reg[6]/Q
                         net (fo=1, routed)           0.564     2.287    led_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     3.500 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.500    led[6]
    U19                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 relative_humidity_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.344ns (57.777%)  route 0.982ns (42.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.635     1.582    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  relative_humidity_int_reg[7]/Q
                         net (fo=1, routed)           0.982     2.705    led_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     3.908 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.908    led[7]
    U14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 4.257ns (62.428%)  route 2.562ns (37.572%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     4.009 r  relative_humidity_int_reg2/P[20]
                         net (fo=5, routed)           1.476     5.485    relative_humidity_int_reg2_n_85
    SLICE_X106Y36        LUT6 (Prop_lut6_I1_O)        0.124     5.609 r  relative_humidity_int[7]_i_3/O
                         net (fo=1, routed)           0.496     6.104    relative_humidity_int[7]_i_3_n_0
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.124     6.228 r  relative_humidity_int[7]_i_1/O
                         net (fo=8, routed)           0.591     6.819    relative_humidity_int[7]_i_1_n_0
    SLICE_X106Y36        FDRE                                         r  relative_humidity_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.692     5.175    clk_IBUF_BUFG
    SLICE_X106Y36        FDRE                                         r  relative_humidity_int_reg[0]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 4.257ns (62.428%)  route 2.562ns (37.572%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     4.009 r  relative_humidity_int_reg2/P[20]
                         net (fo=5, routed)           1.476     5.485    relative_humidity_int_reg2_n_85
    SLICE_X106Y36        LUT6 (Prop_lut6_I1_O)        0.124     5.609 r  relative_humidity_int[7]_i_3/O
                         net (fo=1, routed)           0.496     6.104    relative_humidity_int[7]_i_3_n_0
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.124     6.228 r  relative_humidity_int[7]_i_1/O
                         net (fo=8, routed)           0.591     6.819    relative_humidity_int[7]_i_1_n_0
    SLICE_X106Y36        FDSE                                         r  relative_humidity_int_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.692     5.175    clk_IBUF_BUFG
    SLICE_X106Y36        FDSE                                         r  relative_humidity_int_reg[6]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 4.257ns (62.468%)  route 2.558ns (37.532%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     4.009 r  relative_humidity_int_reg2/P[20]
                         net (fo=5, routed)           1.476     5.485    relative_humidity_int_reg2_n_85
    SLICE_X106Y36        LUT6 (Prop_lut6_I1_O)        0.124     5.609 r  relative_humidity_int[7]_i_3/O
                         net (fo=1, routed)           0.496     6.104    relative_humidity_int[7]_i_3_n_0
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.124     6.228 r  relative_humidity_int[7]_i_1/O
                         net (fo=8, routed)           0.586     6.815    relative_humidity_int[7]_i_1_n_0
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.692     5.175    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[1]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 4.257ns (62.468%)  route 2.558ns (37.532%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     4.009 r  relative_humidity_int_reg2/P[20]
                         net (fo=5, routed)           1.476     5.485    relative_humidity_int_reg2_n_85
    SLICE_X106Y36        LUT6 (Prop_lut6_I1_O)        0.124     5.609 r  relative_humidity_int[7]_i_3/O
                         net (fo=1, routed)           0.496     6.104    relative_humidity_int[7]_i_3_n_0
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.124     6.228 r  relative_humidity_int[7]_i_1/O
                         net (fo=8, routed)           0.586     6.815    relative_humidity_int[7]_i_1_n_0
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.692     5.175    clk_IBUF_BUFG
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[2]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 4.257ns (62.468%)  route 2.558ns (37.532%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     4.009 r  relative_humidity_int_reg2/P[20]
                         net (fo=5, routed)           1.476     5.485    relative_humidity_int_reg2_n_85
    SLICE_X106Y36        LUT6 (Prop_lut6_I1_O)        0.124     5.609 r  relative_humidity_int[7]_i_3/O
                         net (fo=1, routed)           0.496     6.104    relative_humidity_int[7]_i_3_n_0
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.124     6.228 r  relative_humidity_int[7]_i_1/O
                         net (fo=8, routed)           0.586     6.815    relative_humidity_int[7]_i_1_n_0
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.692     5.175    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[3]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 4.257ns (62.468%)  route 2.558ns (37.532%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     4.009 r  relative_humidity_int_reg2/P[20]
                         net (fo=5, routed)           1.476     5.485    relative_humidity_int_reg2_n_85
    SLICE_X106Y36        LUT6 (Prop_lut6_I1_O)        0.124     5.609 r  relative_humidity_int[7]_i_3/O
                         net (fo=1, routed)           0.496     6.104    relative_humidity_int[7]_i_3_n_0
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.124     6.228 r  relative_humidity_int[7]_i_1/O
                         net (fo=8, routed)           0.586     6.815    relative_humidity_int[7]_i_1_n_0
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.692     5.175    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[4]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 4.257ns (62.468%)  route 2.558ns (37.532%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     4.009 r  relative_humidity_int_reg2/P[20]
                         net (fo=5, routed)           1.476     5.485    relative_humidity_int_reg2_n_85
    SLICE_X106Y36        LUT6 (Prop_lut6_I1_O)        0.124     5.609 r  relative_humidity_int[7]_i_3/O
                         net (fo=1, routed)           0.496     6.104    relative_humidity_int[7]_i_3_n_0
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.124     6.228 r  relative_humidity_int[7]_i_1/O
                         net (fo=8, routed)           0.586     6.815    relative_humidity_int[7]_i_1_n_0
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.692     5.175    clk_IBUF_BUFG
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[5]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 4.257ns (62.468%)  route 2.558ns (37.532%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     4.009 r  relative_humidity_int_reg2/P[20]
                         net (fo=5, routed)           1.476     5.485    relative_humidity_int_reg2_n_85
    SLICE_X106Y36        LUT6 (Prop_lut6_I1_O)        0.124     5.609 r  relative_humidity_int[7]_i_3/O
                         net (fo=1, routed)           0.496     6.104    relative_humidity_int[7]_i_3_n_0
    SLICE_X106Y36        LUT2 (Prop_lut2_I1_O)        0.124     6.228 r  relative_humidity_int[7]_i_1/O
                         net (fo=8, routed)           0.586     6.815    relative_humidity_int[7]_i_1_n_0
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.692     5.175    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[7]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.637ns  (logic 4.161ns (73.819%)  route 1.476ns (26.181%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     4.009 r  relative_humidity_int_reg2/P[20]
                         net (fo=5, routed)           1.476     5.485    relative_humidity_int_reg2_n_85
    SLICE_X107Y36        LUT4 (Prop_lut4_I3_O)        0.152     5.637 r  relative_humidity_int[4]_i_1/O
                         net (fo=1, routed)           0.000     5.637    relative_humidity_int[4]_i_1_n_0
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.692     5.175    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[4]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.635ns  (logic 4.161ns (73.845%)  route 1.474ns (26.155%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      4.009     4.009 r  relative_humidity_int_reg2/P[20]
                         net (fo=5, routed)           1.474     5.483    relative_humidity_int_reg2_n_85
    SLICE_X107Y36        LUT5 (Prop_lut5_I0_O)        0.152     5.635 r  relative_humidity_int[5]_i_1/O
                         net (fo=1, routed)           0.000     5.635    relative_humidity_int[5]_i_1_n_0
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.692     5.175    clk_IBUF_BUFG
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.722ns (64.701%)  route 0.394ns (35.298%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.674     0.674 r  relative_humidity_int_reg2/P[19]
                         net (fo=6, routed)           0.394     1.068    relative_humidity_int_reg2_n_86
    SLICE_X107Y36        LUT5 (Prop_lut5_I3_O)        0.048     1.116 r  relative_humidity_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.116    relative_humidity_int[5]_i_1_n_0
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.905     2.099    clk_IBUF_BUFG
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[5]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.674ns (59.223%)  route 0.464ns (40.777%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.674     0.674 r  relative_humidity_int_reg2/P[16]
                         net (fo=2, routed)           0.464     1.138    relative_humidity_int_reg2_n_89
    SLICE_X106Y36        FDRE                                         r  relative_humidity_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.905     2.099    clk_IBUF_BUFG
    SLICE_X106Y36        FDRE                                         r  relative_humidity_int_reg[0]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.719ns (62.429%)  route 0.433ns (37.571%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.674     0.674 r  relative_humidity_int_reg2/P[22]
                         net (fo=3, routed)           0.433     1.107    relative_humidity_int_reg2_n_83
    SLICE_X106Y36        LUT6 (Prop_lut6_I5_O)        0.045     1.152 r  relative_humidity_int[6]_i_1/O
                         net (fo=1, routed)           0.000     1.152    relative_humidity_int[6]_i_1_n_0
    SLICE_X106Y36        FDSE                                         r  relative_humidity_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.905     2.099    clk_IBUF_BUFG
    SLICE_X106Y36        FDSE                                         r  relative_humidity_int_reg[6]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.719ns (62.303%)  route 0.435ns (37.697%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.674     0.674 f  relative_humidity_int_reg2/P[21]
                         net (fo=4, routed)           0.435     1.109    relative_humidity_int_reg2_n_84
    SLICE_X107Y36        LUT6 (Prop_lut6_I0_O)        0.045     1.154 r  relative_humidity_int[7]_i_2/O
                         net (fo=1, routed)           0.000     1.154    relative_humidity_int[7]_i_2_n_0
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.905     2.099    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[7]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.717ns (60.410%)  route 0.470ns (39.590%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.674     0.674 r  relative_humidity_int_reg2/P[19]
                         net (fo=6, routed)           0.470     1.144    relative_humidity_int_reg2_n_86
    SLICE_X107Y36        LUT4 (Prop_lut4_I0_O)        0.043     1.187 r  relative_humidity_int[4]_i_1/O
                         net (fo=1, routed)           0.000     1.187    relative_humidity_int[4]_i_1_n_0
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.905     2.099    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[4]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.719ns (60.476%)  route 0.470ns (39.524%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.674     0.674 r  relative_humidity_int_reg2/P[19]
                         net (fo=6, routed)           0.470     1.144    relative_humidity_int_reg2_n_86
    SLICE_X107Y36        LUT3 (Prop_lut3_I2_O)        0.045     1.189 r  relative_humidity_int[3]_i_1/O
                         net (fo=1, routed)           0.000     1.189    relative_humidity_int[3]_i_1_n_0
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.905     2.099    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[3]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.719ns (57.388%)  route 0.534ns (42.612%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.674     0.674 r  relative_humidity_int_reg2/P[18]
                         net (fo=7, routed)           0.534     1.208    relative_humidity_int_reg2_n_87
    SLICE_X107Y36        LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  relative_humidity_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.253    relative_humidity_int_reg0[2]
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.905     2.099    clk_IBUF_BUFG
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[2]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.719ns (57.007%)  route 0.542ns (42.993%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.674     0.674 f  relative_humidity_int_reg2/P[17]
                         net (fo=8, routed)           0.542     1.216    relative_humidity_int_reg2_n_88
    SLICE_X107Y36        LUT1 (Prop_lut1_I0_O)        0.045     1.261 r  relative_humidity_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.261    relative_humidity_int_reg0[1]
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.905     2.099    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[1]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.719ns (53.281%)  route 0.630ns (46.719%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.674     0.674 r  relative_humidity_int_reg2/P[21]
                         net (fo=4, routed)           0.441     1.115    relative_humidity_int_reg2_n_84
    SLICE_X106Y36        LUT2 (Prop_lut2_I0_O)        0.045     1.160 r  relative_humidity_int[7]_i_1/O
                         net (fo=8, routed)           0.189     1.349    relative_humidity_int[7]_i_1_n_0
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.905     2.099    clk_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  relative_humidity_int_reg[1]/C

Slack:                    inf
  Source:                 relative_humidity_int_reg2/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            relative_humidity_int_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.719ns (53.281%)  route 0.630ns (46.719%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  relative_humidity_int_reg2/CLK
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.674     0.674 r  relative_humidity_int_reg2/P[21]
                         net (fo=4, routed)           0.441     1.115    relative_humidity_int_reg2_n_84
    SLICE_X106Y36        LUT2 (Prop_lut2_I0_O)        0.045     1.160 r  relative_humidity_int[7]_i_1/O
                         net (fo=8, routed)           0.189     1.349    relative_humidity_int[7]_i_1_n_0
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.905     2.099    clk_IBUF_BUFG
    SLICE_X107Y36        FDSE                                         r  relative_humidity_int_reg[2]/C





