// Seed: 366638289
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = !id_3;
  wire id_4;
endmodule
module module_1 (
    inout logic id_0,
    input logic id_1
);
  reg id_3 = 1;
  logic [7:0][1] id_5;
  if (1 - 1) always id_3 <= id_1;
  else assign id_4 = "";
  initial begin : LABEL_0
    id_0 <= 1;
  end
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  assign modCall_1.id_3 = 0;
  wire id_7;
  wire id_8;
endmodule
