

================================================================
== Vivado HLS Report for 'lenet_top'
================================================================
* Date:           Sun Oct 30 17:25:00 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.658|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  551271|  551271|  551271|  551271|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+--------+--------+--------+--------+---------+
        |                           |                |     Latency     |     Interval    | Pipeline|
        |          Instance         |     Module     |   min  |   max  |   min  |   max  |   Type  |
        +---------------------------+----------------+--------+--------+--------+--------+---------+
        |grp_i_convolution3_fu_266  |i_convolution3  |   72681|   72681|   72681|   72681|   none  |
        |grp_i_convolution1_fu_274  |i_convolution1  |   35411|   35411|   35411|   35411|   none  |
        |grp_i_convolution5_fu_282  |i_convolution5  |  242281|  242281|  242281|  242281|   none  |
        |grp_i_fc6_fu_290           |i_fc6           |    6028|    6028|    6028|    6028|   none  |
        |grp_i_max_pooling2_fu_302  |i_max_pooling2  |   17641|   17641|   17641|   17641|   none  |
        |grp_i_max_pooling4_fu_308  |i_max_pooling4  |    6001|    6001|    6001|    6001|   none  |
        |grp_ld_weights5_fu_314     |ld_weights5     |  186481|  186481|  186481|  186481|   none  |
        |grp_ld_weights3_fu_322     |ld_weights3     |    9345|    9345|    9345|    9345|   none  |
        |grp_ld_weights1_fu_330     |ld_weights1     |     583|     583|     583|     583|   none  |
        |grp_ld_input_fu_338        |ld_input        |    2337|    2337|    2337|    2337|   none  |
        |grp_ld_bias5_fu_346        |ld_bias5        |     247|     247|     247|     247|   none  |
        |grp_ld_bias3_fu_354        |ld_bias3        |      39|      39|      39|      39|   none  |
        |grp_st_output_fu_362       |st_output       |      35|      35|      35|      35|   none  |
        |grp_ld_bias1_fu_370        |ld_bias1        |      19|      19|      19|      19|   none  |
        +---------------------------+----------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        8|     51|   43578|  37244|    -|
|Memory           |      167|      -|     192|     16|    0|
|Multiplexer      |        -|      -|       -|   1379|    -|
|Register         |        -|      -|     331|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      175|     51|   44101|  38645|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       62|     23|      41|     72|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-------+-------+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------+-----------------------------+---------+-------+-------+-------+-----+
    |grp_i_convolution1_fu_274      |i_convolution1               |        0|     20|   7899|   6782|    0|
    |grp_i_convolution3_fu_266      |i_convolution3               |        0|     21|  29449|  20219|    0|
    |grp_i_convolution5_fu_282      |i_convolution5               |        0|      5|    853|   1591|    0|
    |grp_i_fc6_fu_290               |i_fc6                        |        0|      5|   1036|   1548|    0|
    |grp_i_max_pooling2_fu_302      |i_max_pooling2               |        0|      0|    289|    934|    0|
    |grp_i_max_pooling4_fu_308      |i_max_pooling4               |        0|      0|    267|    937|    0|
    |grp_ld_bias1_fu_370            |ld_bias1                     |        0|      0|     47|     97|    0|
    |grp_ld_bias3_fu_354            |ld_bias3                     |        0|      0|     51|    102|    0|
    |grp_ld_bias5_fu_346            |ld_bias5                     |        0|      0|     55|    102|    0|
    |grp_ld_input_fu_338            |ld_input                     |        0|      0|    152|    193|    0|
    |grp_ld_weights1_fu_330         |ld_weights1                  |        0|      0|    258|    409|    0|
    |grp_ld_weights3_fu_322         |ld_weights3                  |        0|      0|    336|    588|    0|
    |grp_ld_weights5_fu_314         |ld_weights5                  |        0|      0|    342|    576|    0|
    |lenet_top_CTL_s_axi_U          |lenet_top_CTL_s_axi          |        0|      0|    448|    744|    0|
    |lenet_top_DATA_BIAS_m_axi_U    |lenet_top_DATA_BIAS_m_axi    |        2|      0|    512|    580|    0|
    |lenet_top_DATA_INPUT_m_axi_U   |lenet_top_DATA_INPUT_m_axi   |        2|      0|    512|    580|    0|
    |lenet_top_DATA_OUTPUT_m_axi_U  |lenet_top_DATA_OUTPUT_m_axi  |        2|      0|    512|    580|    0|
    |lenet_top_DATA_WEIGHT_m_axi_U  |lenet_top_DATA_WEIGHT_m_axi  |        2|      0|    512|    580|    0|
    |grp_st_output_fu_362           |st_output                    |        0|      0|     48|    102|    0|
    +-------------------------------+-----------------------------+---------+-------+-------+-------+-----+
    |Total                          |                             |        8|     51|  43578|  37244|    0|
    +-------------------------------+-----------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |bias1_buf_U         |lenet_top_bias1_buf   |        0|  64|   3|    0|      6|   32|     1|          192|
    |bias3_buf_U         |lenet_top_bias3_buf   |        0|  64|   8|    0|     16|   32|     1|          512|
    |bias5_buf_U         |lenet_top_bias5_buf   |        1|   0|   0|    0|    120|   32|     1|         3840|
    |input6_inter_0_0_U  |lenet_top_bias5_buf   |        1|   0|   0|    0|    120|   32|     1|         3840|
    |input2_inter_U      |lenet_top_input2_jbC  |       16|   0|   0|    0|   4704|   32|     1|       150528|
    |input3_inter_U      |lenet_top_input3_kbM  |        4|   0|   0|    0|   1176|   32|     1|        37632|
    |input4_inter_U      |lenet_top_input4_lbW  |        4|   0|   0|    0|   1600|   32|     1|        51200|
    |input5_inter_U      |lenet_top_input5_mb6  |        1|   0|   0|    0|    400|   32|     1|        12800|
    |input_buf_0_U       |lenet_top_input_bfYi  |        2|   0|   0|    0|   1024|   32|     1|        32768|
    |output_buf_U        |lenet_top_output_ocq  |        0|  64|   5|    0|     10|   32|     1|          320|
    |weights1_buf_0_U    |lenet_top_weightsg8j  |        2|   0|   0|    0|    150|   32|     1|         4800|
    |weights3_buf_U      |lenet_top_weightshbi  |        8|   0|   0|    0|   2400|   32|     1|        76800|
    |weights5_buf_U      |lenet_top_weightsibs  |      128|   0|   0|    0|  48000|   32|     1|      1536000|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total               |                      |      167| 192|  16|    0|  59726|  416|    13|      1911232|
    +--------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   6|           3|           3|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |DATA_BIAS_ARADDR           |  27|          5|   32|        160|
    |DATA_BIAS_ARBURST          |  27|          5|    2|         10|
    |DATA_BIAS_ARCACHE          |  27|          5|    4|         20|
    |DATA_BIAS_ARID             |  27|          5|    1|          5|
    |DATA_BIAS_ARLEN            |  27|          5|   32|        160|
    |DATA_BIAS_ARLOCK           |  27|          5|    2|         10|
    |DATA_BIAS_ARPROT           |  27|          5|    3|         15|
    |DATA_BIAS_ARQOS            |  27|          5|    4|         20|
    |DATA_BIAS_ARREGION         |  27|          5|    4|         20|
    |DATA_BIAS_ARSIZE           |  27|          5|    3|         15|
    |DATA_BIAS_ARUSER           |  27|          5|    1|          5|
    |DATA_BIAS_ARVALID          |  27|          5|    1|          5|
    |DATA_BIAS_RREADY           |  27|          5|    1|          5|
    |DATA_INPUT_ARVALID         |   9|          2|    1|          2|
    |DATA_INPUT_RREADY          |   9|          2|    1|          2|
    |DATA_OUTPUT_AWVALID        |   9|          2|    1|          2|
    |DATA_OUTPUT_BREADY         |   9|          2|    1|          2|
    |DATA_OUTPUT_WVALID         |   9|          2|    1|          2|
    |DATA_WEIGHT_ARADDR         |  27|          5|   32|        160|
    |DATA_WEIGHT_ARBURST        |  27|          5|    2|         10|
    |DATA_WEIGHT_ARCACHE        |  27|          5|    4|         20|
    |DATA_WEIGHT_ARID           |  27|          5|    1|          5|
    |DATA_WEIGHT_ARLEN          |  27|          5|   32|        160|
    |DATA_WEIGHT_ARLOCK         |  27|          5|    2|         10|
    |DATA_WEIGHT_ARPROT         |  27|          5|    3|         15|
    |DATA_WEIGHT_ARQOS          |  27|          5|    4|         20|
    |DATA_WEIGHT_ARREGION       |  27|          5|    4|         20|
    |DATA_WEIGHT_ARSIZE         |  27|          5|    3|         15|
    |DATA_WEIGHT_ARUSER         |  27|          5|    1|          5|
    |DATA_WEIGHT_ARVALID        |  27|          5|    1|          5|
    |DATA_WEIGHT_RREADY         |  27|          5|    1|          5|
    |ap_NS_fsm                  |  89|         18|    1|         18|
    |bias1_buf_address0         |  15|          3|    3|          9|
    |bias1_buf_ce0              |  15|          3|    1|          3|
    |bias1_buf_we0              |   9|          2|    1|          2|
    |bias3_buf_address0         |  15|          3|    4|         12|
    |bias3_buf_ce0              |  15|          3|    1|          3|
    |bias3_buf_we0              |   9|          2|    1|          2|
    |bias5_buf_address0         |  15|          3|    7|         21|
    |bias5_buf_ce0              |  15|          3|    1|          3|
    |bias5_buf_we0              |   9|          2|    1|          2|
    |input2_inter_address0      |  15|          3|   13|         39|
    |input2_inter_ce0           |  15|          3|    1|          3|
    |input2_inter_we0           |   9|          2|    1|          2|
    |input3_inter_address0      |  15|          3|   11|         33|
    |input3_inter_ce0           |  15|          3|    1|          3|
    |input3_inter_ce1           |   9|          2|    1|          2|
    |input3_inter_we0           |   9|          2|    1|          2|
    |input4_inter_address0      |  15|          3|   11|         33|
    |input4_inter_ce0           |  15|          3|    1|          3|
    |input4_inter_we0           |   9|          2|    1|          2|
    |input5_inter_address0      |  15|          3|    9|         27|
    |input5_inter_ce0           |  15|          3|    1|          3|
    |input5_inter_we0           |   9|          2|    1|          2|
    |input6_inter_0_0_address0  |  15|          3|    7|         21|
    |input6_inter_0_0_ce0       |  15|          3|    1|          3|
    |input6_inter_0_0_we0       |   9|          2|    1|          2|
    |input_buf_0_address0       |  15|          3|   10|         30|
    |input_buf_0_ce0            |  15|          3|    1|          3|
    |input_buf_0_ce1            |   9|          2|    1|          2|
    |input_buf_0_we0            |   9|          2|    1|          2|
    |output_buf_address0        |  15|          3|    4|         12|
    |output_buf_ce0             |  15|          3|    1|          3|
    |output_buf_we0             |   9|          2|    1|          2|
    |weights1_buf_0_address0    |  15|          3|    8|         24|
    |weights1_buf_0_ce0         |  15|          3|    1|          3|
    |weights1_buf_0_ce1         |   9|          2|    1|          2|
    |weights1_buf_0_we0         |   9|          2|    1|          2|
    |weights3_buf_address0      |  15|          3|   12|         36|
    |weights3_buf_ce0           |  15|          3|    1|          3|
    |weights3_buf_ce1           |   9|          2|    1|          2|
    |weights3_buf_we0           |   9|          2|    1|          2|
    |weights5_buf_address0      |  15|          3|   16|         48|
    |weights5_buf_ce0           |  15|          3|    1|          3|
    |weights5_buf_we0           |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |1379|        270|  331|       1346|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  17|   0|   17|          0|
    |bias2_reg_493                           |  30|   0|   30|          0|
    |bias4_reg_503                           |  30|   0|   30|          0|
    |bias7_reg_513                           |  30|   0|   30|          0|
    |bias_reg_483                            |  30|   0|   30|          0|
    |grp_i_convolution1_fu_274_ap_start_reg  |   1|   0|    1|          0|
    |grp_i_convolution3_fu_266_ap_start_reg  |   1|   0|    1|          0|
    |grp_i_convolution5_fu_282_ap_start_reg  |   1|   0|    1|          0|
    |grp_i_fc6_fu_290_ap_start_reg           |   1|   0|    1|          0|
    |grp_i_max_pooling2_fu_302_ap_start_reg  |   1|   0|    1|          0|
    |grp_i_max_pooling4_fu_308_ap_start_reg  |   1|   0|    1|          0|
    |grp_ld_bias1_fu_370_ap_start_reg        |   1|   0|    1|          0|
    |grp_ld_bias3_fu_354_ap_start_reg        |   1|   0|    1|          0|
    |grp_ld_bias5_fu_346_ap_start_reg        |   1|   0|    1|          0|
    |grp_ld_input_fu_338_ap_start_reg        |   1|   0|    1|          0|
    |grp_ld_weights1_fu_330_ap_start_reg     |   1|   0|    1|          0|
    |grp_ld_weights3_fu_322_ap_start_reg     |   1|   0|    1|          0|
    |grp_ld_weights5_fu_314_ap_start_reg     |   1|   0|    1|          0|
    |grp_st_output_fu_362_ap_start_reg       |   1|   0|    1|          0|
    |input1_reg_523                          |  30|   0|   30|          0|
    |output1_reg_478                         |  30|   0|   30|          0|
    |weights2_reg_498                        |  30|   0|   30|          0|
    |weights4_reg_508                        |  30|   0|   30|          0|
    |weights7_reg_518                        |  30|   0|   30|          0|
    |weights_reg_488                         |  30|   0|   30|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 331|   0|  331|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTL_AWVALID           |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_AWREADY           | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_AWADDR            |  in |    7|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WVALID            |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WREADY            | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WDATA             |  in |   32|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WSTRB             |  in |    4|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_ARVALID           |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_ARREADY           | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_ARADDR            |  in |    7|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RVALID            | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RREADY            |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RDATA             | out |   32|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RRESP             | out |    2|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_BVALID            | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_BREADY            |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_BRESP             | out |    2|    s_axi   |      CTL     |    scalar    |
|ap_clk                      |  in |    1| ap_ctrl_hs |   lenet_top  | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |   lenet_top  | return value |
|interrupt                   | out |    1| ap_ctrl_hs |   lenet_top  | return value |
|m_axi_DATA_INPUT_AWVALID    | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWREADY    |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWADDR     | out |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWID       | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWLEN      | out |    8|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWSIZE     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWBURST    | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWLOCK     | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWCACHE    | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWPROT     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWQOS      | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWREGION   | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWUSER     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WVALID     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WREADY     |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WDATA      | out |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WSTRB      | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WLAST      | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WID        | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WUSER      | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARVALID    | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARREADY    |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARADDR     | out |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARID       | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARLEN      | out |    8|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARSIZE     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARBURST    | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARLOCK     | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARCACHE    | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARPROT     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARQOS      | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARREGION   | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARUSER     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RVALID     |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RREADY     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RDATA      |  in |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RLAST      |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RID        |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RUSER      |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RRESP      |  in |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BVALID     |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BREADY     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BRESP      |  in |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BID        |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BUSER      |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_WEIGHT_AWVALID   | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWREADY   |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWADDR    | out |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWID      | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWLEN     | out |    8|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWSIZE    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWBURST   | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWLOCK    | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWCACHE   | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWPROT    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWQOS     | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWREGION  | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWUSER    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WVALID    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WREADY    |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WDATA     | out |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WSTRB     | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WLAST     | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WID       | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WUSER     | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARVALID   | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARREADY   |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARADDR    | out |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARID      | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARLEN     | out |    8|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARSIZE    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARBURST   | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARLOCK    | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARCACHE   | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARPROT    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARQOS     | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARREGION  | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARUSER    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RVALID    |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RREADY    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RDATA     |  in |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RLAST     |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RID       |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RUSER     |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RRESP     |  in |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BVALID    |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BREADY    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BRESP     |  in |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BID       |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BUSER     |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_BIAS_AWVALID     | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWREADY     |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWADDR      | out |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWID        | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWLEN       | out |    8|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWSIZE      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWBURST     | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWLOCK      | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWCACHE     | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWPROT      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWQOS       | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWREGION    | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWUSER      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WVALID      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WREADY      |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WDATA       | out |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WSTRB       | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WLAST       | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WID         | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WUSER       | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARVALID     | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARREADY     |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARADDR      | out |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARID        | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARLEN       | out |    8|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARSIZE      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARBURST     | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARLOCK      | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARCACHE     | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARPROT      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARQOS       | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARREGION    | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARUSER      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RVALID      |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RREADY      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RDATA       |  in |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RLAST       |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RID         |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RUSER       |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RRESP       |  in |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BVALID      |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BREADY      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BRESP       |  in |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BID         |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BUSER       |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_OUTPUT_AWVALID   | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWREADY   |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWADDR    | out |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWID      | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWLEN     | out |    8|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWSIZE    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWBURST   | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWLOCK    | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWCACHE   | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWPROT    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWQOS     | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWREGION  | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWUSER    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WVALID    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WREADY    |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WDATA     | out |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WSTRB     | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WLAST     | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WID       | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WUSER     | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARVALID   | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARREADY   |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARADDR    | out |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARID      | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARLEN     | out |    8|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARSIZE    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARBURST   | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARLOCK    | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARCACHE   | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARPROT    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARQOS     | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARREGION  | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARUSER    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RVALID    |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RREADY    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RDATA     |  in |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RLAST     |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RID       |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RUSER     |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RRESP     |  in |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BVALID    |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BREADY    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BRESP     |  in |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BID       |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BUSER     |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)"   --->   Operation 18 'read' 'output_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%bias6_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias6)"   --->   Operation 19 'read' 'bias6_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%weights6_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights6)"   --->   Operation 20 'read' 'weights6_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%bias5_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias5)"   --->   Operation 21 'read' 'bias5_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%weights5_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights5)"   --->   Operation 22 'read' 'weights5_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%bias3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias3)"   --->   Operation 23 'read' 'bias3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%weights3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights3)"   --->   Operation 24 'read' 'weights3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%bias1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias1)"   --->   Operation 25 'read' 'bias1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%weights1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights1)"   --->   Operation 26 'read' 'weights1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)"   --->   Operation 27 'read' 'input_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_read, i32 2, i32 31)"   --->   Operation 28 'partselect' 'output1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bias = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias6_read, i32 2, i32 31)"   --->   Operation 29 'partselect' 'bias' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weights = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights6_read, i32 2, i32 31)"   --->   Operation 30 'partselect' 'weights' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bias2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias5_read, i32 2, i32 31)"   --->   Operation 31 'partselect' 'bias2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weights2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights5_read, i32 2, i32 31)"   --->   Operation 32 'partselect' 'weights2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bias4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias3_read, i32 2, i32 31)"   --->   Operation 33 'partselect' 'bias4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weights4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights3_read, i32 2, i32 31)"   --->   Operation 34 'partselect' 'weights4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bias7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias1_read, i32 2, i32 31)"   --->   Operation 35 'partselect' 'bias7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weights7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights1_read, i32 2, i32 31)"   --->   Operation 36 'partselect' 'weights7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_read, i32 2, i32 31)"   --->   Operation 37 'partselect' 'input1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%input_buf_0 = alloca [1024 x float], align 4" [lenet/lenet_hls.cpp:228]   --->   Operation 38 'alloca' 'input_buf_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%weights1_buf_0 = alloca [150 x float], align 4" [lenet/lenet_hls.cpp:229]   --->   Operation 39 'alloca' 'weights1_buf_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%weights3_buf = alloca [2400 x float], align 4" [lenet/lenet_hls.cpp:230]   --->   Operation 40 'alloca' 'weights3_buf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%weights5_buf = alloca [48000 x float], align 4" [lenet/lenet_hls.cpp:231]   --->   Operation 41 'alloca' 'weights5_buf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%bias1_buf = alloca [6 x float], align 16" [lenet/lenet_hls.cpp:232]   --->   Operation 42 'alloca' 'bias1_buf' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%bias3_buf = alloca [16 x float], align 16" [lenet/lenet_hls.cpp:233]   --->   Operation 43 'alloca' 'bias3_buf' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%bias5_buf = alloca [120 x float], align 16" [lenet/lenet_hls.cpp:234]   --->   Operation 44 'alloca' 'bias5_buf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%input2_inter = alloca [4704 x float], align 4" [lenet/lenet_hls.cpp:237]   --->   Operation 45 'alloca' 'input2_inter' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%input3_inter = alloca [1176 x float], align 4" [lenet/lenet_hls.cpp:238]   --->   Operation 46 'alloca' 'input3_inter' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%input4_inter = alloca [1600 x float], align 4" [lenet/lenet_hls.cpp:239]   --->   Operation 47 'alloca' 'input4_inter' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%input5_inter = alloca [400 x float], align 4" [lenet/lenet_hls.cpp:240]   --->   Operation 48 'alloca' 'input5_inter' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%input6_inter_0_0 = alloca [120 x float], align 16" [lenet/lenet_hls.cpp:241]   --->   Operation 49 'alloca' 'input6_inter_0_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (2.32ns)   --->   "%output_buf = alloca [10 x float], align 16" [lenet/lenet_hls.cpp:242]   --->   Operation 50 'alloca' 'output_buf' <Predicate = true> <Delay = 2.32>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @ld_input(float* %DATA_INPUT, i30 %input1, [1024 x float]* nocapture %input_buf_0)" [lenet/lenet_hls.cpp:245]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [2/2] (0.00ns)   --->   "call fastcc void @ld_weights1(float* %DATA_WEIGHT, i30 %weights7, [150 x float]* nocapture %weights1_buf_0)" [lenet/lenet_hls.cpp:246]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [2/2] (8.75ns)   --->   "call fastcc void @ld_bias1(float* %DATA_BIAS, i30 %bias7, [6 x float]* nocapture %bias1_buf)" [lenet/lenet_hls.cpp:249]   --->   Operation 53 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @ld_input(float* %DATA_INPUT, i30 %input1, [1024 x float]* nocapture %input_buf_0)" [lenet/lenet_hls.cpp:245]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @ld_weights1(float* %DATA_WEIGHT, i30 %weights7, [150 x float]* nocapture %weights1_buf_0)" [lenet/lenet_hls.cpp:246]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @ld_bias1(float* %DATA_BIAS, i30 %bias7, [6 x float]* nocapture %bias1_buf)" [lenet/lenet_hls.cpp:249]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 57 [2/2] (0.00ns)   --->   "call fastcc void @ld_weights3(float* %DATA_WEIGHT, i30 %weights4, [2400 x float]* nocapture %weights3_buf)" [lenet/lenet_hls.cpp:247]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 58 [2/2] (8.75ns)   --->   "call fastcc void @ld_bias3(float* %DATA_BIAS, i30 %bias4, [16 x float]* nocapture %bias3_buf)" [lenet/lenet_hls.cpp:250]   --->   Operation 58 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 59 [2/2] (0.00ns)   --->   "call fastcc void @i_convolution1([1024 x float]* %input_buf_0, [150 x float]* %weights1_buf_0, [6 x float]* %bias1_buf, [4704 x float]* %input2_inter) nounwind" [lenet/lenet_hls.cpp:254]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @ld_weights3(float* %DATA_WEIGHT, i30 %weights4, [2400 x float]* nocapture %weights3_buf)" [lenet/lenet_hls.cpp:247]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @ld_bias3(float* %DATA_BIAS, i30 %bias4, [16 x float]* nocapture %bias3_buf)" [lenet/lenet_hls.cpp:250]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @i_convolution1([1024 x float]* %input_buf_0, [150 x float]* %weights1_buf_0, [6 x float]* %bias1_buf, [4704 x float]* %input2_inter) nounwind" [lenet/lenet_hls.cpp:254]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 63 [2/2] (0.00ns)   --->   "call fastcc void @ld_weights5(float* %DATA_WEIGHT, i30 %weights2, [48000 x float]* nocapture %weights5_buf)" [lenet/lenet_hls.cpp:248]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [2/2] (8.75ns)   --->   "call fastcc void @ld_bias5(float* %DATA_BIAS, i30 %bias2, [120 x float]* nocapture %bias5_buf)" [lenet/lenet_hls.cpp:251]   --->   Operation 64 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 65 [2/2] (0.00ns)   --->   "call fastcc void @i_max_pooling2([4704 x float]* %input2_inter, [1176 x float]* %input3_inter) nounwind" [lenet/lenet_hls.cpp:255]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @ld_weights5(float* %DATA_WEIGHT, i30 %weights2, [48000 x float]* nocapture %weights5_buf)" [lenet/lenet_hls.cpp:248]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @ld_bias5(float* %DATA_BIAS, i30 %bias2, [120 x float]* nocapture %bias5_buf)" [lenet/lenet_hls.cpp:251]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @i_max_pooling2([4704 x float]* %input2_inter, [1176 x float]* %input3_inter) nounwind" [lenet/lenet_hls.cpp:255]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 69 [2/2] (0.00ns)   --->   "call fastcc void @i_convolution3([1176 x float]* %input3_inter, [2400 x float]* %weights3_buf, [16 x float]* %bias3_buf, [1600 x float]* %input4_inter) nounwind" [lenet/lenet_hls.cpp:256]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @i_convolution3([1176 x float]* %input3_inter, [2400 x float]* %weights3_buf, [16 x float]* %bias3_buf, [1600 x float]* %input4_inter) nounwind" [lenet/lenet_hls.cpp:256]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 71 [2/2] (0.00ns)   --->   "call fastcc void @i_max_pooling4([1600 x float]* %input4_inter, [400 x float]* %input5_inter) nounwind" [lenet/lenet_hls.cpp:257]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @i_max_pooling4([1600 x float]* %input4_inter, [400 x float]* %input5_inter) nounwind" [lenet/lenet_hls.cpp:257]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @i_convolution5([400 x float]* %input5_inter, [48000 x float]* %weights5_buf, [120 x float]* %bias5_buf, [120 x float]* %input6_inter_0_0) nounwind" [lenet/lenet_hls.cpp:258]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @i_convolution5([400 x float]* %input5_inter, [48000 x float]* %weights5_buf, [120 x float]* %bias5_buf, [120 x float]* %input6_inter_0_0) nounwind" [lenet/lenet_hls.cpp:258]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 75 [2/2] (8.75ns)   --->   "call fastcc void @i_fc6([120 x float]* nocapture %input6_inter_0_0, float* %DATA_WEIGHT, i30 %weights, float* %DATA_BIAS, i30 %bias, [10 x float]* nocapture %output_buf)" [lenet/lenet_hls.cpp:259]   --->   Operation 75 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @i_fc6([120 x float]* nocapture %input6_inter_0_0, float* %DATA_WEIGHT, i30 %weights, float* %DATA_BIAS, i30 %bias, [10 x float]* nocapture %output_buf)" [lenet/lenet_hls.cpp:259]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 77 [2/2] (8.75ns)   --->   "call fastcc void @st_output(float* %DATA_OUTPUT, i30 %output1, [10 x float]* nocapture %output_buf)" [lenet/lenet_hls.cpp:262]   --->   Operation 77 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 78 [2/2] (0.00ns)   --->   "ret i32 0" [lenet/lenet_hls.cpp:264]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_OUTPUT), !map !70"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_BIAS), !map !76"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_WEIGHT), !map !89"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_INPUT), !map !101"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !107"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @lenet_top_str) nounwind"   --->   Operation 84 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lenet/lenet_hls.cpp:210]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_INPUT, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [11 x i8]* @p_str10, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:212]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [1 x i8]* @bundle, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:212]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_WEIGHT, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 48000, [12 x i8]* @p_str12, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:214]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights1, [10 x i8]* @mode31, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 150, [1 x i8]* @bundle32, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:214]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights3, [10 x i8]* @mode35, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 2400, [1 x i8]* @bundle36, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:215]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights5, [10 x i8]* @mode39, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 48000, [1 x i8]* @bundle40, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:216]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights6, [10 x i8]* @mode43, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1200, [1 x i8]* @bundle44, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:217]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_BIAS, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 120, [10 x i8]* @p_str13, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:219]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias1, [10 x i8]* @mode33, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 6, [1 x i8]* @bundle34, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:219]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias3, [10 x i8]* @mode37, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @bundle38, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:220]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias5, [10 x i8]* @mode41, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 120, [1 x i8]* @bundle42, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:221]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias6, [10 x i8]* @mode45, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @bundle46, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:222]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_OUTPUT, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [12 x i8]* @p_str14, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:224]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode47, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @bundle48, [6 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [lenet/lenet_hls.cpp:224]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/2] (0.00ns)   --->   "call fastcc void @st_output(float* %DATA_OUTPUT, i30 %output1, [10 x float]* nocapture %output_buf)" [lenet/lenet_hls.cpp:262]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 101 [1/2] (0.00ns)   --->   "ret i32 0" [lenet/lenet_hls.cpp:264]   --->   Operation 101 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ DATA_INPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_WEIGHT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_BIAS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_OUTPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_read         (read         ) [ 000000000000000000]
bias6_read          (read         ) [ 000000000000000000]
weights6_read       (read         ) [ 000000000000000000]
bias5_read          (read         ) [ 000000000000000000]
weights5_read       (read         ) [ 000000000000000000]
bias3_read          (read         ) [ 000000000000000000]
weights3_read       (read         ) [ 000000000000000000]
bias1_read          (read         ) [ 000000000000000000]
weights1_read       (read         ) [ 000000000000000000]
input_read          (read         ) [ 000000000000000000]
output1             (partselect   ) [ 001111111111111111]
bias                (partselect   ) [ 001111111111111100]
weights             (partselect   ) [ 001111111111111100]
bias2               (partselect   ) [ 001111110000000000]
weights2            (partselect   ) [ 001111110000000000]
bias4               (partselect   ) [ 001111000000000000]
weights4            (partselect   ) [ 001111000000000000]
bias7               (partselect   ) [ 001100000000000000]
weights7            (partselect   ) [ 001100000000000000]
input1              (partselect   ) [ 001100000000000000]
input_buf_0         (alloca       ) [ 001111000000000000]
weights1_buf_0      (alloca       ) [ 001111000000000000]
weights3_buf        (alloca       ) [ 001111111100000000]
weights5_buf        (alloca       ) [ 001111111111110000]
bias1_buf           (alloca       ) [ 001111000000000000]
bias3_buf           (alloca       ) [ 001111111100000000]
bias5_buf           (alloca       ) [ 001111111111110000]
input2_inter        (alloca       ) [ 001111110000000000]
input3_inter        (alloca       ) [ 001111111100000000]
input4_inter        (alloca       ) [ 001111111111000000]
input5_inter        (alloca       ) [ 001111111111110000]
input6_inter_0_0    (alloca       ) [ 001111111111111100]
output_buf          (alloca       ) [ 001111111111111111]
call_ln245          (call         ) [ 000000000000000000]
call_ln246          (call         ) [ 000000000000000000]
call_ln249          (call         ) [ 000000000000000000]
call_ln247          (call         ) [ 000000000000000000]
call_ln250          (call         ) [ 000000000000000000]
call_ln254          (call         ) [ 000000000000000000]
call_ln248          (call         ) [ 000000000000000000]
call_ln251          (call         ) [ 000000000000000000]
call_ln255          (call         ) [ 000000000000000000]
call_ln256          (call         ) [ 000000000000000000]
call_ln257          (call         ) [ 000000000000000000]
call_ln258          (call         ) [ 000000000000000000]
call_ln259          (call         ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000]
spectopmodule_ln0   (spectopmodule) [ 000000000000000000]
specinterface_ln210 (specinterface) [ 000000000000000000]
specinterface_ln212 (specinterface) [ 000000000000000000]
specinterface_ln212 (specinterface) [ 000000000000000000]
specinterface_ln214 (specinterface) [ 000000000000000000]
specinterface_ln214 (specinterface) [ 000000000000000000]
specinterface_ln215 (specinterface) [ 000000000000000000]
specinterface_ln216 (specinterface) [ 000000000000000000]
specinterface_ln217 (specinterface) [ 000000000000000000]
specinterface_ln219 (specinterface) [ 000000000000000000]
specinterface_ln219 (specinterface) [ 000000000000000000]
specinterface_ln220 (specinterface) [ 000000000000000000]
specinterface_ln221 (specinterface) [ 000000000000000000]
specinterface_ln222 (specinterface) [ 000000000000000000]
specinterface_ln224 (specinterface) [ 000000000000000000]
specinterface_ln224 (specinterface) [ 000000000000000000]
call_ln262          (call         ) [ 000000000000000000]
ret_ln264           (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DATA_INPUT">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_INPUT"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DATA_WEIGHT">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_WEIGHT"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DATA_BIAS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_BIAS"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DATA_OUTPUT">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_OUTPUT"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bias3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bias6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_r">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ld_input"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ld_weights1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ld_bias1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ld_weights3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ld_bias3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_convolution1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ld_weights5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ld_bias5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_max_pooling2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_convolution3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_max_pooling4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_convolution5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_fc6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st_output"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenet_top_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode31"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode35"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle36"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode39"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle40"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode43"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle44"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode33"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle34"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode37"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle38"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode41"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle42"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode45"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle46"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode47"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle48"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="input_buf_0_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_buf_0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="weights1_buf_0_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights1_buf_0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="weights3_buf_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights3_buf/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="weights5_buf_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights5_buf/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="bias1_buf_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias1_buf/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="bias3_buf_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias3_buf/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="bias5_buf_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias5_buf/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="input2_inter_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input2_inter/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="input3_inter_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input3_inter/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="input4_inter_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input4_inter/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="input5_inter_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input5_inter/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="input6_inter_0_0_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input6_inter_0_0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="output_buf_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buf/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="output_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="bias6_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias6_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="weights6_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights6_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="bias5_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias5_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="weights5_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights5_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="bias3_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias3_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="weights3_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights3_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="bias1_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias1_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="weights1_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights1_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="input_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_i_convolution3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="272" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln256/8 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_i_convolution1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="280" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln254/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_i_convolution5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="288" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln258/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_i_fc6_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="0" index="3" bw="30" slack="13"/>
<pin id="295" dir="0" index="4" bw="32" slack="0"/>
<pin id="296" dir="0" index="5" bw="30" slack="13"/>
<pin id="297" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="298" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln259/14 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_i_max_pooling2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln255/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_i_max_pooling4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln257/10 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_ld_weights5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="30" slack="5"/>
<pin id="318" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln248/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_ld_weights3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="30" slack="3"/>
<pin id="326" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln247/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_ld_weights1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="30" slack="1"/>
<pin id="334" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln246/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_ld_input_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="30" slack="1"/>
<pin id="342" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln245/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_ld_bias5_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="30" slack="5"/>
<pin id="350" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln251/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_ld_bias3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="30" slack="3"/>
<pin id="358" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln250/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_st_output_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="30" slack="15"/>
<pin id="366" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln262/16 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_ld_bias1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="30" slack="1"/>
<pin id="374" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln249/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="output1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="30" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="0"/>
<pin id="382" dir="0" index="3" bw="6" slack="0"/>
<pin id="383" dir="1" index="4" bw="30" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output1/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="bias_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="30" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="30" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="weights_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="30" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="3" slack="0"/>
<pin id="402" dir="0" index="3" bw="6" slack="0"/>
<pin id="403" dir="1" index="4" bw="30" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weights/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="bias2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="30" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias2/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="weights2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="30" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="3" slack="0"/>
<pin id="422" dir="0" index="3" bw="6" slack="0"/>
<pin id="423" dir="1" index="4" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weights2/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="bias4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="30" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="3" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias4/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="weights4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="30" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="3" slack="0"/>
<pin id="442" dir="0" index="3" bw="6" slack="0"/>
<pin id="443" dir="1" index="4" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weights4/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="bias7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="30" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="3" slack="0"/>
<pin id="452" dir="0" index="3" bw="6" slack="0"/>
<pin id="453" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias7/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="weights7_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="30" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="3" slack="0"/>
<pin id="462" dir="0" index="3" bw="6" slack="0"/>
<pin id="463" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weights7/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="input1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="30" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="0" index="2" bw="3" slack="0"/>
<pin id="472" dir="0" index="3" bw="6" slack="0"/>
<pin id="473" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1/1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="output1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="30" slack="15"/>
<pin id="480" dir="1" index="1" bw="30" slack="15"/>
</pin_list>
<bind>
<opset="output1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="bias_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="30" slack="13"/>
<pin id="485" dir="1" index="1" bw="30" slack="13"/>
</pin_list>
<bind>
<opset="bias "/>
</bind>
</comp>

<comp id="488" class="1005" name="weights_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="30" slack="13"/>
<pin id="490" dir="1" index="1" bw="30" slack="13"/>
</pin_list>
<bind>
<opset="weights "/>
</bind>
</comp>

<comp id="493" class="1005" name="bias2_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="30" slack="5"/>
<pin id="495" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="bias2 "/>
</bind>
</comp>

<comp id="498" class="1005" name="weights2_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="30" slack="5"/>
<pin id="500" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="weights2 "/>
</bind>
</comp>

<comp id="503" class="1005" name="bias4_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="30" slack="3"/>
<pin id="505" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="bias4 "/>
</bind>
</comp>

<comp id="508" class="1005" name="weights4_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="30" slack="3"/>
<pin id="510" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="weights4 "/>
</bind>
</comp>

<comp id="513" class="1005" name="bias7_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="30" slack="1"/>
<pin id="515" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="bias7 "/>
</bind>
</comp>

<comp id="518" class="1005" name="weights7_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="30" slack="1"/>
<pin id="520" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="weights7 "/>
</bind>
</comp>

<comp id="523" class="1005" name="input1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="30" slack="1"/>
<pin id="525" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="input1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="60" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="299"><net_src comp="62" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="2" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="290" pin=4"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="50" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="2" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="2" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="2" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="0" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="4" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="4" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="6" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="4" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="384"><net_src comp="30" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="206" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="32" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="394"><net_src comp="30" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="212" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="32" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="34" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="404"><net_src comp="30" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="218" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="32" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="34" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="414"><net_src comp="30" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="224" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="32" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="34" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="230" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="32" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="34" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="434"><net_src comp="30" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="236" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="32" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="34" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="444"><net_src comp="30" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="242" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="32" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="34" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="454"><net_src comp="30" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="248" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="32" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="34" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="464"><net_src comp="30" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="254" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="32" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="474"><net_src comp="30" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="260" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="32" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="34" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="481"><net_src comp="378" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="486"><net_src comp="388" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="290" pin=5"/></net>

<net id="491"><net_src comp="398" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="290" pin=3"/></net>

<net id="496"><net_src comp="408" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="501"><net_src comp="418" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="506"><net_src comp="428" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="511"><net_src comp="438" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="516"><net_src comp="448" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="521"><net_src comp="458" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="526"><net_src comp="468" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="338" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DATA_OUTPUT | {16 17 }
 - Input state : 
	Port: lenet_top : DATA_INPUT | {2 3 }
	Port: lenet_top : DATA_WEIGHT | {2 3 4 5 6 7 14 15 }
	Port: lenet_top : DATA_BIAS | {2 3 4 5 6 7 14 15 }
	Port: lenet_top : input_r | {1 }
	Port: lenet_top : weights1 | {1 }
	Port: lenet_top : bias1 | {1 }
	Port: lenet_top : weights3 | {1 }
	Port: lenet_top : bias3 | {1 }
	Port: lenet_top : weights5 | {1 }
	Port: lenet_top : bias5 | {1 }
	Port: lenet_top : weights6 | {1 }
	Port: lenet_top : bias6 | {1 }
	Port: lenet_top : output_r | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          | grp_i_convolution3_fu_266 |    21   | 87.4913 |  17662  |  14070  |
|          | grp_i_convolution1_fu_274 |    20   | 64.3393 |   5476  |   5458  |
|          | grp_i_convolution5_fu_282 |    5    |  8.845  |   896   |   1367  |
|          |      grp_i_fc6_fu_290     |    5    | 10.6597 |   859   |   1256  |
|          | grp_i_max_pooling2_fu_302 |    0    | 12.4287 |   328   |   810   |
|          | grp_i_max_pooling4_fu_308 |    0    | 12.4287 |   302   |   812   |
|   call   |   grp_ld_weights5_fu_314  |    0    |    0    |   368   |   235   |
|          |   grp_ld_weights3_fu_322  |    0    |    0    |   358   |   234   |
|          |   grp_ld_weights1_fu_330  |    0    |    0    |   280   |   160   |
|          |    grp_ld_input_fu_338    |    0    |  1.769  |   185   |   111   |
|          |    grp_ld_bias5_fu_346    |    0    |  3.538  |    78   |    44   |
|          |    grp_ld_bias3_fu_354    |    0    |  3.538  |    74   |    44   |
|          |    grp_st_output_fu_362   |    0    |  5.307  |    76   |    40   |
|          |    grp_ld_bias1_fu_370    |    0    |  3.538  |    70   |    39   |
|----------|---------------------------|---------|---------|---------|---------|
|          |  output_read_read_fu_206  |    0    |    0    |    0    |    0    |
|          |   bias6_read_read_fu_212  |    0    |    0    |    0    |    0    |
|          | weights6_read_read_fu_218 |    0    |    0    |    0    |    0    |
|          |   bias5_read_read_fu_224  |    0    |    0    |    0    |    0    |
|   read   | weights5_read_read_fu_230 |    0    |    0    |    0    |    0    |
|          |   bias3_read_read_fu_236  |    0    |    0    |    0    |    0    |
|          | weights3_read_read_fu_242 |    0    |    0    |    0    |    0    |
|          |   bias1_read_read_fu_248  |    0    |    0    |    0    |    0    |
|          | weights1_read_read_fu_254 |    0    |    0    |    0    |    0    |
|          |   input_read_read_fu_260  |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |       output1_fu_378      |    0    |    0    |    0    |    0    |
|          |        bias_fu_388        |    0    |    0    |    0    |    0    |
|          |       weights_fu_398      |    0    |    0    |    0    |    0    |
|          |        bias2_fu_408       |    0    |    0    |    0    |    0    |
|partselect|      weights2_fu_418      |    0    |    0    |    0    |    0    |
|          |        bias4_fu_428       |    0    |    0    |    0    |    0    |
|          |      weights4_fu_438      |    0    |    0    |    0    |    0    |
|          |        bias7_fu_448       |    0    |    0    |    0    |    0    |
|          |      weights7_fu_458      |    0    |    0    |    0    |    0    |
|          |       input1_fu_468       |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    51   | 213.883 |  27012  |  24680  |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|    bias1_buf   |    0   |   64   |    3   |    0   |
|    bias3_buf   |    0   |   64   |    8   |    0   |
|    bias5_buf   |    1   |    0   |    0   |    0   |
|  input2_inter  |   16   |    0   |    0   |    0   |
|  input3_inter  |    4   |    0   |    0   |    0   |
|  input4_inter  |    4   |    0   |    0   |    0   |
|  input5_inter  |    1   |    0   |    0   |    0   |
|input6_inter_0_0|    1   |    0   |    0   |    0   |
|   input_buf_0  |    2   |    0   |    0   |    0   |
|   output_buf   |    0   |   64   |    5   |    0   |
| weights1_buf_0 |    2   |    0   |    0   |    0   |
|  weights3_buf  |    8   |    0   |    0   |    0   |
|  weights5_buf  |   128  |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   167  |   192  |   16   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  bias2_reg_493 |   30   |
|  bias4_reg_503 |   30   |
|  bias7_reg_513 |   30   |
|  bias_reg_483  |   30   |
| input1_reg_523 |   30   |
| output1_reg_478|   30   |
|weights2_reg_498|   30   |
|weights4_reg_508|   30   |
|weights7_reg_518|   30   |
| weights_reg_488|   30   |
+----------------+--------+
|      Total     |   300  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   51   |   213  |  27012 |  24680 |    -   |
|   Memory  |   167  |    -   |    -   |   192  |   16   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   300  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   167  |   51   |   213  |  27504 |  24696 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
