\t (00:00:01) allegro 17.2 S002 Windows SPB 64-bit Edition
\t (00:00:01)     Journal start - Fri Mar 30 14:10:34 2018
\t (00:00:01)         Host=YEN_WORKSTATION User=zhuya Pid=856 CPUs=12
\t (00:00:01) CmdLine= c:\cadence\spb_17.2\tools\bin\allegro.exe D:\WORK\cadencelib\DRA\15EDG-381-4P.dra
\t (00:00:01) 
   (00:00:01) Loading axlcore.cxt 
\t (00:00:01) Opening existing design...
\d (00:00:01) Design opened: D:/WORK/cadencelib/DRA/15EDG-381-4P.dra
\i (00:00:01) trapsize 1077
\i (00:00:02) trapsize 1112
\i (00:00:02) trapsize 1414
\i (00:00:02) generaledit 
\i (00:00:04) trapsize 972
\i (00:00:16) prepopup 7.1748 -0.2105
\i (00:00:17) pop dyn_option_select '@:@Show element' 
\i (00:00:17) show element 
\i (00:00:17) generaledit 
\i (00:00:20) setwindow text
\i (00:00:20) close 
\i (00:00:21) setwindow pcb
\i (00:00:21) exit 
\t (00:00:21)     Journal end - Fri Mar 30 14:10:54 2018
