module DIVIDER(input wire clk_oringinal, output reg clk_40000Hz, output reg clk_10000Hz);
initial clk_40000Hz=1'b0;
initial clk_10000Hz=1'b0;
reg [17:0] i=18'b0;
reg [17:0] j=18'b0;
always @(posedge clk_oringinal)
begin
	if(i==625)
		begin
			clk_40000Hz <= ~clk_40000Hz;
			i<=18'b0;
		end
	else
		i<=i+1;
end

always @(posedge clk_oringinal)
begin
	if(j==2500)
		begin
			clk_10000Hz<=~clk_10000Hz;
			j<=18'b0;
		end
	else
		j<=j+1;
end
endmodule