# This script segment is generated automatically by AutoPilot

set id 1280
set name GAT_compute_one_graph_mux_1287_28_1_1
set corename simcore_mux
set op mux
set stage_num 1
set din0_width 28
set din0_signed 0
set din1_width 28
set din1_signed 0
set din2_width 28
set din2_signed 0
set din3_width 28
set din3_signed 0
set din4_width 28
set din4_signed 0
set din5_width 28
set din5_signed 0
set din6_width 28
set din6_signed 0
set din7_width 28
set din7_signed 0
set din8_width 28
set din8_signed 0
set din9_width 28
set din9_signed 0
set din10_width 28
set din10_signed 0
set din11_width 28
set din11_signed 0
set din12_width 28
set din12_signed 0
set din13_width 28
set din13_signed 0
set din14_width 28
set din14_signed 0
set din15_width 28
set din15_signed 0
set din16_width 28
set din16_signed 0
set din17_width 28
set din17_signed 0
set din18_width 28
set din18_signed 0
set din19_width 28
set din19_signed 0
set din20_width 28
set din20_signed 0
set din21_width 28
set din21_signed 0
set din22_width 28
set din22_signed 0
set din23_width 28
set din23_signed 0
set din24_width 28
set din24_signed 0
set din25_width 28
set din25_signed 0
set din26_width 28
set din26_signed 0
set din27_width 28
set din27_signed 0
set din28_width 28
set din28_signed 0
set din29_width 28
set din29_signed 0
set din30_width 28
set din30_signed 0
set din31_width 28
set din31_signed 0
set din32_width 28
set din32_signed 0
set din33_width 28
set din33_signed 0
set din34_width 28
set din34_signed 0
set din35_width 28
set din35_signed 0
set din36_width 28
set din36_signed 0
set din37_width 28
set din37_signed 0
set din38_width 28
set din38_signed 0
set din39_width 28
set din39_signed 0
set din40_width 28
set din40_signed 0
set din41_width 28
set din41_signed 0
set din42_width 28
set din42_signed 0
set din43_width 28
set din43_signed 0
set din44_width 28
set din44_signed 0
set din45_width 28
set din45_signed 0
set din46_width 28
set din46_signed 0
set din47_width 28
set din47_signed 0
set din48_width 28
set din48_signed 0
set din49_width 28
set din49_signed 0
set din50_width 28
set din50_signed 0
set din51_width 28
set din51_signed 0
set din52_width 28
set din52_signed 0
set din53_width 28
set din53_signed 0
set din54_width 28
set din54_signed 0
set din55_width 28
set din55_signed 0
set din56_width 28
set din56_signed 0
set din57_width 28
set din57_signed 0
set din58_width 28
set din58_signed 0
set din59_width 28
set din59_signed 0
set din60_width 28
set din60_signed 0
set din61_width 28
set din61_signed 0
set din62_width 28
set din62_signed 0
set din63_width 28
set din63_signed 0
set din64_width 28
set din64_signed 0
set din65_width 28
set din65_signed 0
set din66_width 28
set din66_signed 0
set din67_width 28
set din67_signed 0
set din68_width 28
set din68_signed 0
set din69_width 28
set din69_signed 0
set din70_width 28
set din70_signed 0
set din71_width 28
set din71_signed 0
set din72_width 28
set din72_signed 0
set din73_width 28
set din73_signed 0
set din74_width 28
set din74_signed 0
set din75_width 28
set din75_signed 0
set din76_width 28
set din76_signed 0
set din77_width 28
set din77_signed 0
set din78_width 28
set din78_signed 0
set din79_width 28
set din79_signed 0
set din80_width 28
set din80_signed 0
set din81_width 28
set din81_signed 0
set din82_width 28
set din82_signed 0
set din83_width 28
set din83_signed 0
set din84_width 28
set din84_signed 0
set din85_width 28
set din85_signed 0
set din86_width 28
set din86_signed 0
set din87_width 28
set din87_signed 0
set din88_width 28
set din88_signed 0
set din89_width 28
set din89_signed 0
set din90_width 28
set din90_signed 0
set din91_width 28
set din91_signed 0
set din92_width 28
set din92_signed 0
set din93_width 28
set din93_signed 0
set din94_width 28
set din94_signed 0
set din95_width 28
set din95_signed 0
set din96_width 28
set din96_signed 0
set din97_width 28
set din97_signed 0
set din98_width 28
set din98_signed 0
set din99_width 28
set din99_signed 0
set din100_width 28
set din100_signed 0
set din101_width 28
set din101_signed 0
set din102_width 28
set din102_signed 0
set din103_width 28
set din103_signed 0
set din104_width 28
set din104_signed 0
set din105_width 28
set din105_signed 0
set din106_width 28
set din106_signed 0
set din107_width 28
set din107_signed 0
set din108_width 28
set din108_signed 0
set din109_width 28
set din109_signed 0
set din110_width 28
set din110_signed 0
set din111_width 28
set din111_signed 0
set din112_width 28
set din112_signed 0
set din113_width 28
set din113_signed 0
set din114_width 28
set din114_signed 0
set din115_width 28
set din115_signed 0
set din116_width 28
set din116_signed 0
set din117_width 28
set din117_signed 0
set din118_width 28
set din118_signed 0
set din119_width 28
set din119_signed 0
set din120_width 28
set din120_signed 0
set din121_width 28
set din121_signed 0
set din122_width 28
set din122_signed 0
set din123_width 28
set din123_signed 0
set din124_width 28
set din124_signed 0
set din125_width 28
set din125_signed 0
set din126_width 28
set din126_signed 0
set din127_width 28
set din127_signed 0
set din128_width 7
set din128_signed 0
set dout_width 28
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mux} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set op mux
set corename Multiplexer
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    din21_width ${din21_width} \
    din21_signed ${din21_signed} \
    din22_width ${din22_width} \
    din22_signed ${din22_signed} \
    din23_width ${din23_width} \
    din23_signed ${din23_signed} \
    din24_width ${din24_width} \
    din24_signed ${din24_signed} \
    din25_width ${din25_width} \
    din25_signed ${din25_signed} \
    din26_width ${din26_width} \
    din26_signed ${din26_signed} \
    din27_width ${din27_width} \
    din27_signed ${din27_signed} \
    din28_width ${din28_width} \
    din28_signed ${din28_signed} \
    din29_width ${din29_width} \
    din29_signed ${din29_signed} \
    din30_width ${din30_width} \
    din30_signed ${din30_signed} \
    din31_width ${din31_width} \
    din31_signed ${din31_signed} \
    din32_width ${din32_width} \
    din32_signed ${din32_signed} \
    din33_width ${din33_width} \
    din33_signed ${din33_signed} \
    din34_width ${din34_width} \
    din34_signed ${din34_signed} \
    din35_width ${din35_width} \
    din35_signed ${din35_signed} \
    din36_width ${din36_width} \
    din36_signed ${din36_signed} \
    din37_width ${din37_width} \
    din37_signed ${din37_signed} \
    din38_width ${din38_width} \
    din38_signed ${din38_signed} \
    din39_width ${din39_width} \
    din39_signed ${din39_signed} \
    din40_width ${din40_width} \
    din40_signed ${din40_signed} \
    din41_width ${din41_width} \
    din41_signed ${din41_signed} \
    din42_width ${din42_width} \
    din42_signed ${din42_signed} \
    din43_width ${din43_width} \
    din43_signed ${din43_signed} \
    din44_width ${din44_width} \
    din44_signed ${din44_signed} \
    din45_width ${din45_width} \
    din45_signed ${din45_signed} \
    din46_width ${din46_width} \
    din46_signed ${din46_signed} \
    din47_width ${din47_width} \
    din47_signed ${din47_signed} \
    din48_width ${din48_width} \
    din48_signed ${din48_signed} \
    din49_width ${din49_width} \
    din49_signed ${din49_signed} \
    din50_width ${din50_width} \
    din50_signed ${din50_signed} \
    din51_width ${din51_width} \
    din51_signed ${din51_signed} \
    din52_width ${din52_width} \
    din52_signed ${din52_signed} \
    din53_width ${din53_width} \
    din53_signed ${din53_signed} \
    din54_width ${din54_width} \
    din54_signed ${din54_signed} \
    din55_width ${din55_width} \
    din55_signed ${din55_signed} \
    din56_width ${din56_width} \
    din56_signed ${din56_signed} \
    din57_width ${din57_width} \
    din57_signed ${din57_signed} \
    din58_width ${din58_width} \
    din58_signed ${din58_signed} \
    din59_width ${din59_width} \
    din59_signed ${din59_signed} \
    din60_width ${din60_width} \
    din60_signed ${din60_signed} \
    din61_width ${din61_width} \
    din61_signed ${din61_signed} \
    din62_width ${din62_width} \
    din62_signed ${din62_signed} \
    din63_width ${din63_width} \
    din63_signed ${din63_signed} \
    din64_width ${din64_width} \
    din64_signed ${din64_signed} \
    din65_width ${din65_width} \
    din65_signed ${din65_signed} \
    din66_width ${din66_width} \
    din66_signed ${din66_signed} \
    din67_width ${din67_width} \
    din67_signed ${din67_signed} \
    din68_width ${din68_width} \
    din68_signed ${din68_signed} \
    din69_width ${din69_width} \
    din69_signed ${din69_signed} \
    din70_width ${din70_width} \
    din70_signed ${din70_signed} \
    din71_width ${din71_width} \
    din71_signed ${din71_signed} \
    din72_width ${din72_width} \
    din72_signed ${din72_signed} \
    din73_width ${din73_width} \
    din73_signed ${din73_signed} \
    din74_width ${din74_width} \
    din74_signed ${din74_signed} \
    din75_width ${din75_width} \
    din75_signed ${din75_signed} \
    din76_width ${din76_width} \
    din76_signed ${din76_signed} \
    din77_width ${din77_width} \
    din77_signed ${din77_signed} \
    din78_width ${din78_width} \
    din78_signed ${din78_signed} \
    din79_width ${din79_width} \
    din79_signed ${din79_signed} \
    din80_width ${din80_width} \
    din80_signed ${din80_signed} \
    din81_width ${din81_width} \
    din81_signed ${din81_signed} \
    din82_width ${din82_width} \
    din82_signed ${din82_signed} \
    din83_width ${din83_width} \
    din83_signed ${din83_signed} \
    din84_width ${din84_width} \
    din84_signed ${din84_signed} \
    din85_width ${din85_width} \
    din85_signed ${din85_signed} \
    din86_width ${din86_width} \
    din86_signed ${din86_signed} \
    din87_width ${din87_width} \
    din87_signed ${din87_signed} \
    din88_width ${din88_width} \
    din88_signed ${din88_signed} \
    din89_width ${din89_width} \
    din89_signed ${din89_signed} \
    din90_width ${din90_width} \
    din90_signed ${din90_signed} \
    din91_width ${din91_width} \
    din91_signed ${din91_signed} \
    din92_width ${din92_width} \
    din92_signed ${din92_signed} \
    din93_width ${din93_width} \
    din93_signed ${din93_signed} \
    din94_width ${din94_width} \
    din94_signed ${din94_signed} \
    din95_width ${din95_width} \
    din95_signed ${din95_signed} \
    din96_width ${din96_width} \
    din96_signed ${din96_signed} \
    din97_width ${din97_width} \
    din97_signed ${din97_signed} \
    din98_width ${din98_width} \
    din98_signed ${din98_signed} \
    din99_width ${din99_width} \
    din99_signed ${din99_signed} \
    din100_width ${din100_width} \
    din100_signed ${din100_signed} \
    din101_width ${din101_width} \
    din101_signed ${din101_signed} \
    din102_width ${din102_width} \
    din102_signed ${din102_signed} \
    din103_width ${din103_width} \
    din103_signed ${din103_signed} \
    din104_width ${din104_width} \
    din104_signed ${din104_signed} \
    din105_width ${din105_width} \
    din105_signed ${din105_signed} \
    din106_width ${din106_width} \
    din106_signed ${din106_signed} \
    din107_width ${din107_width} \
    din107_signed ${din107_signed} \
    din108_width ${din108_width} \
    din108_signed ${din108_signed} \
    din109_width ${din109_width} \
    din109_signed ${din109_signed} \
    din110_width ${din110_width} \
    din110_signed ${din110_signed} \
    din111_width ${din111_width} \
    din111_signed ${din111_signed} \
    din112_width ${din112_width} \
    din112_signed ${din112_signed} \
    din113_width ${din113_width} \
    din113_signed ${din113_signed} \
    din114_width ${din114_width} \
    din114_signed ${din114_signed} \
    din115_width ${din115_width} \
    din115_signed ${din115_signed} \
    din116_width ${din116_width} \
    din116_signed ${din116_signed} \
    din117_width ${din117_width} \
    din117_signed ${din117_signed} \
    din118_width ${din118_width} \
    din118_signed ${din118_signed} \
    din119_width ${din119_width} \
    din119_signed ${din119_signed} \
    din120_width ${din120_width} \
    din120_signed ${din120_signed} \
    din121_width ${din121_width} \
    din121_signed ${din121_signed} \
    din122_width ${din122_width} \
    din122_signed ${din122_signed} \
    din123_width ${din123_width} \
    din123_signed ${din123_signed} \
    din124_width ${din124_width} \
    din124_signed ${din124_signed} \
    din125_width ${din125_width} \
    din125_signed ${din125_signed} \
    din126_width ${din126_width} \
    din126_signed ${din126_signed} \
    din127_width ${din127_width} \
    din127_signed ${din127_signed} \
    din128_width ${din128_width} \
    din128_signed ${din128_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


set id 1311
set name GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_9_4_1
set corename simcore_mac
set op mac
set stage_num 4
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set in0_width 3
set in0_signed 0
set in1_width 7
set in1_signed 0
set in2_width 5
set in2_signed 0
set ce_width 1
set ce_signed 0
set out_width 9
set arg_lists {i0 {3 0 +} i1 {7 0 +} m {9 1 +} i2 {5 0 +} p {9 0 +} c_reg {1} rnd {0} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {add} IMPL {dsp} LATENCY 3 ALLOW_PRAGMA 1
}


set op mac
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    in2_width ${in2_width} \
    in2_signed ${in2_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1315 \
    name scores_source_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename scores_source_V \
    op interface \
    ports { scores_source_V_address1 { O 9 vector } scores_source_V_ce1 { O 1 bit } scores_source_V_we1 { O 1 bit } scores_source_V_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scores_source_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1316 \
    name nodes_features_proj_V_18_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_0 \
    op interface \
    ports { nodes_features_proj_V_18_0_address0 { O 2 vector } nodes_features_proj_V_18_0_ce0 { O 1 bit } nodes_features_proj_V_18_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1317 \
    name scoring_fn_source_V_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_0 \
    op interface \
    ports { scoring_fn_source_V_0_address0 { O 5 vector } scoring_fn_source_V_0_ce0 { O 1 bit } scoring_fn_source_V_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1318 \
    name nodes_features_proj_V_18_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_1 \
    op interface \
    ports { nodes_features_proj_V_18_1_address0 { O 2 vector } nodes_features_proj_V_18_1_ce0 { O 1 bit } nodes_features_proj_V_18_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1319 \
    name scoring_fn_source_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_1 \
    op interface \
    ports { scoring_fn_source_V_1_address0 { O 5 vector } scoring_fn_source_V_1_ce0 { O 1 bit } scoring_fn_source_V_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1320 \
    name nodes_features_proj_V_18_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_2 \
    op interface \
    ports { nodes_features_proj_V_18_2_address0 { O 2 vector } nodes_features_proj_V_18_2_ce0 { O 1 bit } nodes_features_proj_V_18_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1321 \
    name scoring_fn_source_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_2 \
    op interface \
    ports { scoring_fn_source_V_2_address0 { O 5 vector } scoring_fn_source_V_2_ce0 { O 1 bit } scoring_fn_source_V_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1322 \
    name nodes_features_proj_V_18_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_3 \
    op interface \
    ports { nodes_features_proj_V_18_3_address0 { O 2 vector } nodes_features_proj_V_18_3_ce0 { O 1 bit } nodes_features_proj_V_18_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1323 \
    name scoring_fn_source_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_3 \
    op interface \
    ports { scoring_fn_source_V_3_address0 { O 5 vector } scoring_fn_source_V_3_ce0 { O 1 bit } scoring_fn_source_V_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1324 \
    name nodes_features_proj_V_18_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_4 \
    op interface \
    ports { nodes_features_proj_V_18_4_address0 { O 2 vector } nodes_features_proj_V_18_4_ce0 { O 1 bit } nodes_features_proj_V_18_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1325 \
    name scoring_fn_source_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_4 \
    op interface \
    ports { scoring_fn_source_V_4_address0 { O 5 vector } scoring_fn_source_V_4_ce0 { O 1 bit } scoring_fn_source_V_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1326 \
    name nodes_features_proj_V_18_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_5 \
    op interface \
    ports { nodes_features_proj_V_18_5_address0 { O 2 vector } nodes_features_proj_V_18_5_ce0 { O 1 bit } nodes_features_proj_V_18_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1327 \
    name scoring_fn_source_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_5 \
    op interface \
    ports { scoring_fn_source_V_5_address0 { O 5 vector } scoring_fn_source_V_5_ce0 { O 1 bit } scoring_fn_source_V_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1328 \
    name nodes_features_proj_V_18_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_6 \
    op interface \
    ports { nodes_features_proj_V_18_6_address0 { O 2 vector } nodes_features_proj_V_18_6_ce0 { O 1 bit } nodes_features_proj_V_18_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1329 \
    name scoring_fn_source_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_6 \
    op interface \
    ports { scoring_fn_source_V_6_address0 { O 5 vector } scoring_fn_source_V_6_ce0 { O 1 bit } scoring_fn_source_V_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1330 \
    name nodes_features_proj_V_18_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_7 \
    op interface \
    ports { nodes_features_proj_V_18_7_address0 { O 2 vector } nodes_features_proj_V_18_7_ce0 { O 1 bit } nodes_features_proj_V_18_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1331 \
    name scoring_fn_source_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_7 \
    op interface \
    ports { scoring_fn_source_V_7_address0 { O 5 vector } scoring_fn_source_V_7_ce0 { O 1 bit } scoring_fn_source_V_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1332 \
    name nodes_features_proj_V_18_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_8 \
    op interface \
    ports { nodes_features_proj_V_18_8_address0 { O 2 vector } nodes_features_proj_V_18_8_ce0 { O 1 bit } nodes_features_proj_V_18_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1333 \
    name scoring_fn_source_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_8 \
    op interface \
    ports { scoring_fn_source_V_8_address0 { O 5 vector } scoring_fn_source_V_8_ce0 { O 1 bit } scoring_fn_source_V_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1334 \
    name nodes_features_proj_V_18_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_9 \
    op interface \
    ports { nodes_features_proj_V_18_9_address0 { O 2 vector } nodes_features_proj_V_18_9_ce0 { O 1 bit } nodes_features_proj_V_18_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1335 \
    name scoring_fn_source_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_9 \
    op interface \
    ports { scoring_fn_source_V_9_address0 { O 5 vector } scoring_fn_source_V_9_ce0 { O 1 bit } scoring_fn_source_V_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1336 \
    name nodes_features_proj_V_18_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_10 \
    op interface \
    ports { nodes_features_proj_V_18_10_address0 { O 2 vector } nodes_features_proj_V_18_10_ce0 { O 1 bit } nodes_features_proj_V_18_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1337 \
    name scoring_fn_source_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_10 \
    op interface \
    ports { scoring_fn_source_V_10_address0 { O 5 vector } scoring_fn_source_V_10_ce0 { O 1 bit } scoring_fn_source_V_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1338 \
    name nodes_features_proj_V_18_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_11 \
    op interface \
    ports { nodes_features_proj_V_18_11_address0 { O 2 vector } nodes_features_proj_V_18_11_ce0 { O 1 bit } nodes_features_proj_V_18_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1339 \
    name scoring_fn_source_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_11 \
    op interface \
    ports { scoring_fn_source_V_11_address0 { O 5 vector } scoring_fn_source_V_11_ce0 { O 1 bit } scoring_fn_source_V_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1340 \
    name nodes_features_proj_V_18_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_12 \
    op interface \
    ports { nodes_features_proj_V_18_12_address0 { O 2 vector } nodes_features_proj_V_18_12_ce0 { O 1 bit } nodes_features_proj_V_18_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1341 \
    name scoring_fn_source_V_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_12 \
    op interface \
    ports { scoring_fn_source_V_12_address0 { O 5 vector } scoring_fn_source_V_12_ce0 { O 1 bit } scoring_fn_source_V_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1342 \
    name nodes_features_proj_V_18_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_13 \
    op interface \
    ports { nodes_features_proj_V_18_13_address0 { O 2 vector } nodes_features_proj_V_18_13_ce0 { O 1 bit } nodes_features_proj_V_18_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1343 \
    name scoring_fn_source_V_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_13 \
    op interface \
    ports { scoring_fn_source_V_13_address0 { O 5 vector } scoring_fn_source_V_13_ce0 { O 1 bit } scoring_fn_source_V_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1344 \
    name nodes_features_proj_V_18_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_14 \
    op interface \
    ports { nodes_features_proj_V_18_14_address0 { O 2 vector } nodes_features_proj_V_18_14_ce0 { O 1 bit } nodes_features_proj_V_18_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1345 \
    name scoring_fn_source_V_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_14 \
    op interface \
    ports { scoring_fn_source_V_14_address0 { O 5 vector } scoring_fn_source_V_14_ce0 { O 1 bit } scoring_fn_source_V_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1346 \
    name nodes_features_proj_V_18_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_18_15 \
    op interface \
    ports { nodes_features_proj_V_18_15_address0 { O 2 vector } nodes_features_proj_V_18_15_ce0 { O 1 bit } nodes_features_proj_V_18_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_18_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1347 \
    name scoring_fn_source_V_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_15 \
    op interface \
    ports { scoring_fn_source_V_15_address0 { O 5 vector } scoring_fn_source_V_15_ce0 { O 1 bit } scoring_fn_source_V_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1348 \
    name nodes_features_proj_V_0_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_15 \
    op interface \
    ports { nodes_features_proj_V_0_15_address0 { O 2 vector } nodes_features_proj_V_0_15_ce0 { O 1 bit } nodes_features_proj_V_0_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1349 \
    name nodes_features_proj_V_1_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_15 \
    op interface \
    ports { nodes_features_proj_V_1_15_address0 { O 2 vector } nodes_features_proj_V_1_15_ce0 { O 1 bit } nodes_features_proj_V_1_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1350 \
    name nodes_features_proj_V_2_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_15 \
    op interface \
    ports { nodes_features_proj_V_2_15_address0 { O 2 vector } nodes_features_proj_V_2_15_ce0 { O 1 bit } nodes_features_proj_V_2_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1351 \
    name nodes_features_proj_V_3_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_15 \
    op interface \
    ports { nodes_features_proj_V_3_15_address0 { O 2 vector } nodes_features_proj_V_3_15_ce0 { O 1 bit } nodes_features_proj_V_3_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1352 \
    name nodes_features_proj_V_4_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_15 \
    op interface \
    ports { nodes_features_proj_V_4_15_address0 { O 2 vector } nodes_features_proj_V_4_15_ce0 { O 1 bit } nodes_features_proj_V_4_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1353 \
    name nodes_features_proj_V_5_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_15 \
    op interface \
    ports { nodes_features_proj_V_5_15_address0 { O 2 vector } nodes_features_proj_V_5_15_ce0 { O 1 bit } nodes_features_proj_V_5_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1354 \
    name nodes_features_proj_V_6_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_15 \
    op interface \
    ports { nodes_features_proj_V_6_15_address0 { O 2 vector } nodes_features_proj_V_6_15_ce0 { O 1 bit } nodes_features_proj_V_6_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1355 \
    name nodes_features_proj_V_7_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_15 \
    op interface \
    ports { nodes_features_proj_V_7_15_address0 { O 2 vector } nodes_features_proj_V_7_15_ce0 { O 1 bit } nodes_features_proj_V_7_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1356 \
    name nodes_features_proj_V_8_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_15 \
    op interface \
    ports { nodes_features_proj_V_8_15_address0 { O 2 vector } nodes_features_proj_V_8_15_ce0 { O 1 bit } nodes_features_proj_V_8_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1357 \
    name nodes_features_proj_V_9_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_15 \
    op interface \
    ports { nodes_features_proj_V_9_15_address0 { O 2 vector } nodes_features_proj_V_9_15_ce0 { O 1 bit } nodes_features_proj_V_9_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1358 \
    name nodes_features_proj_V_10_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_15 \
    op interface \
    ports { nodes_features_proj_V_10_15_address0 { O 2 vector } nodes_features_proj_V_10_15_ce0 { O 1 bit } nodes_features_proj_V_10_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1359 \
    name nodes_features_proj_V_11_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_15 \
    op interface \
    ports { nodes_features_proj_V_11_15_address0 { O 2 vector } nodes_features_proj_V_11_15_ce0 { O 1 bit } nodes_features_proj_V_11_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1360 \
    name nodes_features_proj_V_12_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_15 \
    op interface \
    ports { nodes_features_proj_V_12_15_address0 { O 2 vector } nodes_features_proj_V_12_15_ce0 { O 1 bit } nodes_features_proj_V_12_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1361 \
    name nodes_features_proj_V_13_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_15 \
    op interface \
    ports { nodes_features_proj_V_13_15_address0 { O 2 vector } nodes_features_proj_V_13_15_ce0 { O 1 bit } nodes_features_proj_V_13_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1362 \
    name nodes_features_proj_V_14_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_15 \
    op interface \
    ports { nodes_features_proj_V_14_15_address0 { O 2 vector } nodes_features_proj_V_14_15_ce0 { O 1 bit } nodes_features_proj_V_14_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1363 \
    name nodes_features_proj_V_15_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_15 \
    op interface \
    ports { nodes_features_proj_V_15_15_address0 { O 2 vector } nodes_features_proj_V_15_15_ce0 { O 1 bit } nodes_features_proj_V_15_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1364 \
    name nodes_features_proj_V_16_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_15 \
    op interface \
    ports { nodes_features_proj_V_16_15_address0 { O 2 vector } nodes_features_proj_V_16_15_ce0 { O 1 bit } nodes_features_proj_V_16_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1365 \
    name nodes_features_proj_V_17_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_15 \
    op interface \
    ports { nodes_features_proj_V_17_15_address0 { O 2 vector } nodes_features_proj_V_17_15_ce0 { O 1 bit } nodes_features_proj_V_17_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1366 \
    name nodes_features_proj_V_0_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_14 \
    op interface \
    ports { nodes_features_proj_V_0_14_address0 { O 2 vector } nodes_features_proj_V_0_14_ce0 { O 1 bit } nodes_features_proj_V_0_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1367 \
    name nodes_features_proj_V_1_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_14 \
    op interface \
    ports { nodes_features_proj_V_1_14_address0 { O 2 vector } nodes_features_proj_V_1_14_ce0 { O 1 bit } nodes_features_proj_V_1_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1368 \
    name nodes_features_proj_V_2_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_14 \
    op interface \
    ports { nodes_features_proj_V_2_14_address0 { O 2 vector } nodes_features_proj_V_2_14_ce0 { O 1 bit } nodes_features_proj_V_2_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1369 \
    name nodes_features_proj_V_3_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_14 \
    op interface \
    ports { nodes_features_proj_V_3_14_address0 { O 2 vector } nodes_features_proj_V_3_14_ce0 { O 1 bit } nodes_features_proj_V_3_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1370 \
    name nodes_features_proj_V_4_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_14 \
    op interface \
    ports { nodes_features_proj_V_4_14_address0 { O 2 vector } nodes_features_proj_V_4_14_ce0 { O 1 bit } nodes_features_proj_V_4_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1371 \
    name nodes_features_proj_V_5_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_14 \
    op interface \
    ports { nodes_features_proj_V_5_14_address0 { O 2 vector } nodes_features_proj_V_5_14_ce0 { O 1 bit } nodes_features_proj_V_5_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1372 \
    name nodes_features_proj_V_6_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_14 \
    op interface \
    ports { nodes_features_proj_V_6_14_address0 { O 2 vector } nodes_features_proj_V_6_14_ce0 { O 1 bit } nodes_features_proj_V_6_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1373 \
    name nodes_features_proj_V_7_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_14 \
    op interface \
    ports { nodes_features_proj_V_7_14_address0 { O 2 vector } nodes_features_proj_V_7_14_ce0 { O 1 bit } nodes_features_proj_V_7_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1374 \
    name nodes_features_proj_V_8_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_14 \
    op interface \
    ports { nodes_features_proj_V_8_14_address0 { O 2 vector } nodes_features_proj_V_8_14_ce0 { O 1 bit } nodes_features_proj_V_8_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1375 \
    name nodes_features_proj_V_9_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_14 \
    op interface \
    ports { nodes_features_proj_V_9_14_address0 { O 2 vector } nodes_features_proj_V_9_14_ce0 { O 1 bit } nodes_features_proj_V_9_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1376 \
    name nodes_features_proj_V_10_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_14 \
    op interface \
    ports { nodes_features_proj_V_10_14_address0 { O 2 vector } nodes_features_proj_V_10_14_ce0 { O 1 bit } nodes_features_proj_V_10_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1377 \
    name nodes_features_proj_V_11_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_14 \
    op interface \
    ports { nodes_features_proj_V_11_14_address0 { O 2 vector } nodes_features_proj_V_11_14_ce0 { O 1 bit } nodes_features_proj_V_11_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1378 \
    name nodes_features_proj_V_12_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_14 \
    op interface \
    ports { nodes_features_proj_V_12_14_address0 { O 2 vector } nodes_features_proj_V_12_14_ce0 { O 1 bit } nodes_features_proj_V_12_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1379 \
    name nodes_features_proj_V_13_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_14 \
    op interface \
    ports { nodes_features_proj_V_13_14_address0 { O 2 vector } nodes_features_proj_V_13_14_ce0 { O 1 bit } nodes_features_proj_V_13_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1380 \
    name nodes_features_proj_V_14_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_14 \
    op interface \
    ports { nodes_features_proj_V_14_14_address0 { O 2 vector } nodes_features_proj_V_14_14_ce0 { O 1 bit } nodes_features_proj_V_14_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1381 \
    name nodes_features_proj_V_15_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_14 \
    op interface \
    ports { nodes_features_proj_V_15_14_address0 { O 2 vector } nodes_features_proj_V_15_14_ce0 { O 1 bit } nodes_features_proj_V_15_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1382 \
    name nodes_features_proj_V_16_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_14 \
    op interface \
    ports { nodes_features_proj_V_16_14_address0 { O 2 vector } nodes_features_proj_V_16_14_ce0 { O 1 bit } nodes_features_proj_V_16_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1383 \
    name nodes_features_proj_V_17_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_14 \
    op interface \
    ports { nodes_features_proj_V_17_14_address0 { O 2 vector } nodes_features_proj_V_17_14_ce0 { O 1 bit } nodes_features_proj_V_17_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1384 \
    name nodes_features_proj_V_0_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_13 \
    op interface \
    ports { nodes_features_proj_V_0_13_address0 { O 2 vector } nodes_features_proj_V_0_13_ce0 { O 1 bit } nodes_features_proj_V_0_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1385 \
    name nodes_features_proj_V_1_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_13 \
    op interface \
    ports { nodes_features_proj_V_1_13_address0 { O 2 vector } nodes_features_proj_V_1_13_ce0 { O 1 bit } nodes_features_proj_V_1_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1386 \
    name nodes_features_proj_V_2_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_13 \
    op interface \
    ports { nodes_features_proj_V_2_13_address0 { O 2 vector } nodes_features_proj_V_2_13_ce0 { O 1 bit } nodes_features_proj_V_2_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1387 \
    name nodes_features_proj_V_3_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_13 \
    op interface \
    ports { nodes_features_proj_V_3_13_address0 { O 2 vector } nodes_features_proj_V_3_13_ce0 { O 1 bit } nodes_features_proj_V_3_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1388 \
    name nodes_features_proj_V_4_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_13 \
    op interface \
    ports { nodes_features_proj_V_4_13_address0 { O 2 vector } nodes_features_proj_V_4_13_ce0 { O 1 bit } nodes_features_proj_V_4_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1389 \
    name nodes_features_proj_V_5_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_13 \
    op interface \
    ports { nodes_features_proj_V_5_13_address0 { O 2 vector } nodes_features_proj_V_5_13_ce0 { O 1 bit } nodes_features_proj_V_5_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1390 \
    name nodes_features_proj_V_6_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_13 \
    op interface \
    ports { nodes_features_proj_V_6_13_address0 { O 2 vector } nodes_features_proj_V_6_13_ce0 { O 1 bit } nodes_features_proj_V_6_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1391 \
    name nodes_features_proj_V_7_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_13 \
    op interface \
    ports { nodes_features_proj_V_7_13_address0 { O 2 vector } nodes_features_proj_V_7_13_ce0 { O 1 bit } nodes_features_proj_V_7_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1392 \
    name nodes_features_proj_V_8_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_13 \
    op interface \
    ports { nodes_features_proj_V_8_13_address0 { O 2 vector } nodes_features_proj_V_8_13_ce0 { O 1 bit } nodes_features_proj_V_8_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1393 \
    name nodes_features_proj_V_9_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_13 \
    op interface \
    ports { nodes_features_proj_V_9_13_address0 { O 2 vector } nodes_features_proj_V_9_13_ce0 { O 1 bit } nodes_features_proj_V_9_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1394 \
    name nodes_features_proj_V_10_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_13 \
    op interface \
    ports { nodes_features_proj_V_10_13_address0 { O 2 vector } nodes_features_proj_V_10_13_ce0 { O 1 bit } nodes_features_proj_V_10_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1395 \
    name nodes_features_proj_V_11_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_13 \
    op interface \
    ports { nodes_features_proj_V_11_13_address0 { O 2 vector } nodes_features_proj_V_11_13_ce0 { O 1 bit } nodes_features_proj_V_11_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1396 \
    name nodes_features_proj_V_12_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_13 \
    op interface \
    ports { nodes_features_proj_V_12_13_address0 { O 2 vector } nodes_features_proj_V_12_13_ce0 { O 1 bit } nodes_features_proj_V_12_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1397 \
    name nodes_features_proj_V_13_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_13 \
    op interface \
    ports { nodes_features_proj_V_13_13_address0 { O 2 vector } nodes_features_proj_V_13_13_ce0 { O 1 bit } nodes_features_proj_V_13_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1398 \
    name nodes_features_proj_V_14_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_13 \
    op interface \
    ports { nodes_features_proj_V_14_13_address0 { O 2 vector } nodes_features_proj_V_14_13_ce0 { O 1 bit } nodes_features_proj_V_14_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1399 \
    name nodes_features_proj_V_15_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_13 \
    op interface \
    ports { nodes_features_proj_V_15_13_address0 { O 2 vector } nodes_features_proj_V_15_13_ce0 { O 1 bit } nodes_features_proj_V_15_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1400 \
    name nodes_features_proj_V_16_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_13 \
    op interface \
    ports { nodes_features_proj_V_16_13_address0 { O 2 vector } nodes_features_proj_V_16_13_ce0 { O 1 bit } nodes_features_proj_V_16_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1401 \
    name nodes_features_proj_V_17_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_13 \
    op interface \
    ports { nodes_features_proj_V_17_13_address0 { O 2 vector } nodes_features_proj_V_17_13_ce0 { O 1 bit } nodes_features_proj_V_17_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1402 \
    name nodes_features_proj_V_0_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_12 \
    op interface \
    ports { nodes_features_proj_V_0_12_address0 { O 2 vector } nodes_features_proj_V_0_12_ce0 { O 1 bit } nodes_features_proj_V_0_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1403 \
    name nodes_features_proj_V_1_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_12 \
    op interface \
    ports { nodes_features_proj_V_1_12_address0 { O 2 vector } nodes_features_proj_V_1_12_ce0 { O 1 bit } nodes_features_proj_V_1_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1404 \
    name nodes_features_proj_V_2_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_12 \
    op interface \
    ports { nodes_features_proj_V_2_12_address0 { O 2 vector } nodes_features_proj_V_2_12_ce0 { O 1 bit } nodes_features_proj_V_2_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1405 \
    name nodes_features_proj_V_3_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_12 \
    op interface \
    ports { nodes_features_proj_V_3_12_address0 { O 2 vector } nodes_features_proj_V_3_12_ce0 { O 1 bit } nodes_features_proj_V_3_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1406 \
    name nodes_features_proj_V_4_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_12 \
    op interface \
    ports { nodes_features_proj_V_4_12_address0 { O 2 vector } nodes_features_proj_V_4_12_ce0 { O 1 bit } nodes_features_proj_V_4_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1407 \
    name nodes_features_proj_V_5_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_12 \
    op interface \
    ports { nodes_features_proj_V_5_12_address0 { O 2 vector } nodes_features_proj_V_5_12_ce0 { O 1 bit } nodes_features_proj_V_5_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1408 \
    name nodes_features_proj_V_6_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_12 \
    op interface \
    ports { nodes_features_proj_V_6_12_address0 { O 2 vector } nodes_features_proj_V_6_12_ce0 { O 1 bit } nodes_features_proj_V_6_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1409 \
    name nodes_features_proj_V_7_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_12 \
    op interface \
    ports { nodes_features_proj_V_7_12_address0 { O 2 vector } nodes_features_proj_V_7_12_ce0 { O 1 bit } nodes_features_proj_V_7_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1410 \
    name nodes_features_proj_V_8_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_12 \
    op interface \
    ports { nodes_features_proj_V_8_12_address0 { O 2 vector } nodes_features_proj_V_8_12_ce0 { O 1 bit } nodes_features_proj_V_8_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1411 \
    name nodes_features_proj_V_9_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_12 \
    op interface \
    ports { nodes_features_proj_V_9_12_address0 { O 2 vector } nodes_features_proj_V_9_12_ce0 { O 1 bit } nodes_features_proj_V_9_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1412 \
    name nodes_features_proj_V_10_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_12 \
    op interface \
    ports { nodes_features_proj_V_10_12_address0 { O 2 vector } nodes_features_proj_V_10_12_ce0 { O 1 bit } nodes_features_proj_V_10_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1413 \
    name nodes_features_proj_V_11_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_12 \
    op interface \
    ports { nodes_features_proj_V_11_12_address0 { O 2 vector } nodes_features_proj_V_11_12_ce0 { O 1 bit } nodes_features_proj_V_11_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1414 \
    name nodes_features_proj_V_12_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_12 \
    op interface \
    ports { nodes_features_proj_V_12_12_address0 { O 2 vector } nodes_features_proj_V_12_12_ce0 { O 1 bit } nodes_features_proj_V_12_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1415 \
    name nodes_features_proj_V_13_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_12 \
    op interface \
    ports { nodes_features_proj_V_13_12_address0 { O 2 vector } nodes_features_proj_V_13_12_ce0 { O 1 bit } nodes_features_proj_V_13_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1416 \
    name nodes_features_proj_V_14_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_12 \
    op interface \
    ports { nodes_features_proj_V_14_12_address0 { O 2 vector } nodes_features_proj_V_14_12_ce0 { O 1 bit } nodes_features_proj_V_14_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1417 \
    name nodes_features_proj_V_15_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_12 \
    op interface \
    ports { nodes_features_proj_V_15_12_address0 { O 2 vector } nodes_features_proj_V_15_12_ce0 { O 1 bit } nodes_features_proj_V_15_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1418 \
    name nodes_features_proj_V_16_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_12 \
    op interface \
    ports { nodes_features_proj_V_16_12_address0 { O 2 vector } nodes_features_proj_V_16_12_ce0 { O 1 bit } nodes_features_proj_V_16_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1419 \
    name nodes_features_proj_V_17_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_12 \
    op interface \
    ports { nodes_features_proj_V_17_12_address0 { O 2 vector } nodes_features_proj_V_17_12_ce0 { O 1 bit } nodes_features_proj_V_17_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1420 \
    name nodes_features_proj_V_0_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_11 \
    op interface \
    ports { nodes_features_proj_V_0_11_address0 { O 2 vector } nodes_features_proj_V_0_11_ce0 { O 1 bit } nodes_features_proj_V_0_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1421 \
    name nodes_features_proj_V_1_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_11 \
    op interface \
    ports { nodes_features_proj_V_1_11_address0 { O 2 vector } nodes_features_proj_V_1_11_ce0 { O 1 bit } nodes_features_proj_V_1_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1422 \
    name nodes_features_proj_V_2_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_11 \
    op interface \
    ports { nodes_features_proj_V_2_11_address0 { O 2 vector } nodes_features_proj_V_2_11_ce0 { O 1 bit } nodes_features_proj_V_2_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1423 \
    name nodes_features_proj_V_3_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_11 \
    op interface \
    ports { nodes_features_proj_V_3_11_address0 { O 2 vector } nodes_features_proj_V_3_11_ce0 { O 1 bit } nodes_features_proj_V_3_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1424 \
    name nodes_features_proj_V_4_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_11 \
    op interface \
    ports { nodes_features_proj_V_4_11_address0 { O 2 vector } nodes_features_proj_V_4_11_ce0 { O 1 bit } nodes_features_proj_V_4_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1425 \
    name nodes_features_proj_V_5_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_11 \
    op interface \
    ports { nodes_features_proj_V_5_11_address0 { O 2 vector } nodes_features_proj_V_5_11_ce0 { O 1 bit } nodes_features_proj_V_5_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1426 \
    name nodes_features_proj_V_6_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_11 \
    op interface \
    ports { nodes_features_proj_V_6_11_address0 { O 2 vector } nodes_features_proj_V_6_11_ce0 { O 1 bit } nodes_features_proj_V_6_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1427 \
    name nodes_features_proj_V_7_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_11 \
    op interface \
    ports { nodes_features_proj_V_7_11_address0 { O 2 vector } nodes_features_proj_V_7_11_ce0 { O 1 bit } nodes_features_proj_V_7_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1428 \
    name nodes_features_proj_V_8_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_11 \
    op interface \
    ports { nodes_features_proj_V_8_11_address0 { O 2 vector } nodes_features_proj_V_8_11_ce0 { O 1 bit } nodes_features_proj_V_8_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1429 \
    name nodes_features_proj_V_9_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_11 \
    op interface \
    ports { nodes_features_proj_V_9_11_address0 { O 2 vector } nodes_features_proj_V_9_11_ce0 { O 1 bit } nodes_features_proj_V_9_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1430 \
    name nodes_features_proj_V_10_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_11 \
    op interface \
    ports { nodes_features_proj_V_10_11_address0 { O 2 vector } nodes_features_proj_V_10_11_ce0 { O 1 bit } nodes_features_proj_V_10_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1431 \
    name nodes_features_proj_V_11_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_11 \
    op interface \
    ports { nodes_features_proj_V_11_11_address0 { O 2 vector } nodes_features_proj_V_11_11_ce0 { O 1 bit } nodes_features_proj_V_11_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1432 \
    name nodes_features_proj_V_12_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_11 \
    op interface \
    ports { nodes_features_proj_V_12_11_address0 { O 2 vector } nodes_features_proj_V_12_11_ce0 { O 1 bit } nodes_features_proj_V_12_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1433 \
    name nodes_features_proj_V_13_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_11 \
    op interface \
    ports { nodes_features_proj_V_13_11_address0 { O 2 vector } nodes_features_proj_V_13_11_ce0 { O 1 bit } nodes_features_proj_V_13_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1434 \
    name nodes_features_proj_V_14_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_11 \
    op interface \
    ports { nodes_features_proj_V_14_11_address0 { O 2 vector } nodes_features_proj_V_14_11_ce0 { O 1 bit } nodes_features_proj_V_14_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1435 \
    name nodes_features_proj_V_15_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_11 \
    op interface \
    ports { nodes_features_proj_V_15_11_address0 { O 2 vector } nodes_features_proj_V_15_11_ce0 { O 1 bit } nodes_features_proj_V_15_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1436 \
    name nodes_features_proj_V_16_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_11 \
    op interface \
    ports { nodes_features_proj_V_16_11_address0 { O 2 vector } nodes_features_proj_V_16_11_ce0 { O 1 bit } nodes_features_proj_V_16_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1437 \
    name nodes_features_proj_V_17_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_11 \
    op interface \
    ports { nodes_features_proj_V_17_11_address0 { O 2 vector } nodes_features_proj_V_17_11_ce0 { O 1 bit } nodes_features_proj_V_17_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1438 \
    name nodes_features_proj_V_0_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_10 \
    op interface \
    ports { nodes_features_proj_V_0_10_address0 { O 2 vector } nodes_features_proj_V_0_10_ce0 { O 1 bit } nodes_features_proj_V_0_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1439 \
    name nodes_features_proj_V_1_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_10 \
    op interface \
    ports { nodes_features_proj_V_1_10_address0 { O 2 vector } nodes_features_proj_V_1_10_ce0 { O 1 bit } nodes_features_proj_V_1_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1440 \
    name nodes_features_proj_V_2_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_10 \
    op interface \
    ports { nodes_features_proj_V_2_10_address0 { O 2 vector } nodes_features_proj_V_2_10_ce0 { O 1 bit } nodes_features_proj_V_2_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1441 \
    name nodes_features_proj_V_3_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_10 \
    op interface \
    ports { nodes_features_proj_V_3_10_address0 { O 2 vector } nodes_features_proj_V_3_10_ce0 { O 1 bit } nodes_features_proj_V_3_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1442 \
    name nodes_features_proj_V_4_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_10 \
    op interface \
    ports { nodes_features_proj_V_4_10_address0 { O 2 vector } nodes_features_proj_V_4_10_ce0 { O 1 bit } nodes_features_proj_V_4_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1443 \
    name nodes_features_proj_V_5_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_10 \
    op interface \
    ports { nodes_features_proj_V_5_10_address0 { O 2 vector } nodes_features_proj_V_5_10_ce0 { O 1 bit } nodes_features_proj_V_5_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1444 \
    name nodes_features_proj_V_6_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_10 \
    op interface \
    ports { nodes_features_proj_V_6_10_address0 { O 2 vector } nodes_features_proj_V_6_10_ce0 { O 1 bit } nodes_features_proj_V_6_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1445 \
    name nodes_features_proj_V_7_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_10 \
    op interface \
    ports { nodes_features_proj_V_7_10_address0 { O 2 vector } nodes_features_proj_V_7_10_ce0 { O 1 bit } nodes_features_proj_V_7_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1446 \
    name nodes_features_proj_V_8_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_10 \
    op interface \
    ports { nodes_features_proj_V_8_10_address0 { O 2 vector } nodes_features_proj_V_8_10_ce0 { O 1 bit } nodes_features_proj_V_8_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1447 \
    name nodes_features_proj_V_9_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_10 \
    op interface \
    ports { nodes_features_proj_V_9_10_address0 { O 2 vector } nodes_features_proj_V_9_10_ce0 { O 1 bit } nodes_features_proj_V_9_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1448 \
    name nodes_features_proj_V_10_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_10 \
    op interface \
    ports { nodes_features_proj_V_10_10_address0 { O 2 vector } nodes_features_proj_V_10_10_ce0 { O 1 bit } nodes_features_proj_V_10_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1449 \
    name nodes_features_proj_V_11_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_10 \
    op interface \
    ports { nodes_features_proj_V_11_10_address0 { O 2 vector } nodes_features_proj_V_11_10_ce0 { O 1 bit } nodes_features_proj_V_11_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1450 \
    name nodes_features_proj_V_12_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_10 \
    op interface \
    ports { nodes_features_proj_V_12_10_address0 { O 2 vector } nodes_features_proj_V_12_10_ce0 { O 1 bit } nodes_features_proj_V_12_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1451 \
    name nodes_features_proj_V_13_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_10 \
    op interface \
    ports { nodes_features_proj_V_13_10_address0 { O 2 vector } nodes_features_proj_V_13_10_ce0 { O 1 bit } nodes_features_proj_V_13_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1452 \
    name nodes_features_proj_V_14_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_10 \
    op interface \
    ports { nodes_features_proj_V_14_10_address0 { O 2 vector } nodes_features_proj_V_14_10_ce0 { O 1 bit } nodes_features_proj_V_14_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1453 \
    name nodes_features_proj_V_15_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_10 \
    op interface \
    ports { nodes_features_proj_V_15_10_address0 { O 2 vector } nodes_features_proj_V_15_10_ce0 { O 1 bit } nodes_features_proj_V_15_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1454 \
    name nodes_features_proj_V_16_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_10 \
    op interface \
    ports { nodes_features_proj_V_16_10_address0 { O 2 vector } nodes_features_proj_V_16_10_ce0 { O 1 bit } nodes_features_proj_V_16_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1455 \
    name nodes_features_proj_V_17_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_10 \
    op interface \
    ports { nodes_features_proj_V_17_10_address0 { O 2 vector } nodes_features_proj_V_17_10_ce0 { O 1 bit } nodes_features_proj_V_17_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1456 \
    name nodes_features_proj_V_0_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_9 \
    op interface \
    ports { nodes_features_proj_V_0_9_address0 { O 2 vector } nodes_features_proj_V_0_9_ce0 { O 1 bit } nodes_features_proj_V_0_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1457 \
    name nodes_features_proj_V_1_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_9 \
    op interface \
    ports { nodes_features_proj_V_1_9_address0 { O 2 vector } nodes_features_proj_V_1_9_ce0 { O 1 bit } nodes_features_proj_V_1_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1458 \
    name nodes_features_proj_V_2_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_9 \
    op interface \
    ports { nodes_features_proj_V_2_9_address0 { O 2 vector } nodes_features_proj_V_2_9_ce0 { O 1 bit } nodes_features_proj_V_2_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1459 \
    name nodes_features_proj_V_3_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_9 \
    op interface \
    ports { nodes_features_proj_V_3_9_address0 { O 2 vector } nodes_features_proj_V_3_9_ce0 { O 1 bit } nodes_features_proj_V_3_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1460 \
    name nodes_features_proj_V_4_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_9 \
    op interface \
    ports { nodes_features_proj_V_4_9_address0 { O 2 vector } nodes_features_proj_V_4_9_ce0 { O 1 bit } nodes_features_proj_V_4_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1461 \
    name nodes_features_proj_V_5_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_9 \
    op interface \
    ports { nodes_features_proj_V_5_9_address0 { O 2 vector } nodes_features_proj_V_5_9_ce0 { O 1 bit } nodes_features_proj_V_5_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1462 \
    name nodes_features_proj_V_6_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_9 \
    op interface \
    ports { nodes_features_proj_V_6_9_address0 { O 2 vector } nodes_features_proj_V_6_9_ce0 { O 1 bit } nodes_features_proj_V_6_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1463 \
    name nodes_features_proj_V_7_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_9 \
    op interface \
    ports { nodes_features_proj_V_7_9_address0 { O 2 vector } nodes_features_proj_V_7_9_ce0 { O 1 bit } nodes_features_proj_V_7_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1464 \
    name nodes_features_proj_V_8_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_9 \
    op interface \
    ports { nodes_features_proj_V_8_9_address0 { O 2 vector } nodes_features_proj_V_8_9_ce0 { O 1 bit } nodes_features_proj_V_8_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1465 \
    name nodes_features_proj_V_9_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_9 \
    op interface \
    ports { nodes_features_proj_V_9_9_address0 { O 2 vector } nodes_features_proj_V_9_9_ce0 { O 1 bit } nodes_features_proj_V_9_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1466 \
    name nodes_features_proj_V_10_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_9 \
    op interface \
    ports { nodes_features_proj_V_10_9_address0 { O 2 vector } nodes_features_proj_V_10_9_ce0 { O 1 bit } nodes_features_proj_V_10_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1467 \
    name nodes_features_proj_V_11_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_9 \
    op interface \
    ports { nodes_features_proj_V_11_9_address0 { O 2 vector } nodes_features_proj_V_11_9_ce0 { O 1 bit } nodes_features_proj_V_11_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1468 \
    name nodes_features_proj_V_12_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_9 \
    op interface \
    ports { nodes_features_proj_V_12_9_address0 { O 2 vector } nodes_features_proj_V_12_9_ce0 { O 1 bit } nodes_features_proj_V_12_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1469 \
    name nodes_features_proj_V_13_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_9 \
    op interface \
    ports { nodes_features_proj_V_13_9_address0 { O 2 vector } nodes_features_proj_V_13_9_ce0 { O 1 bit } nodes_features_proj_V_13_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1470 \
    name nodes_features_proj_V_14_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_9 \
    op interface \
    ports { nodes_features_proj_V_14_9_address0 { O 2 vector } nodes_features_proj_V_14_9_ce0 { O 1 bit } nodes_features_proj_V_14_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1471 \
    name nodes_features_proj_V_15_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_9 \
    op interface \
    ports { nodes_features_proj_V_15_9_address0 { O 2 vector } nodes_features_proj_V_15_9_ce0 { O 1 bit } nodes_features_proj_V_15_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1472 \
    name nodes_features_proj_V_16_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_9 \
    op interface \
    ports { nodes_features_proj_V_16_9_address0 { O 2 vector } nodes_features_proj_V_16_9_ce0 { O 1 bit } nodes_features_proj_V_16_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1473 \
    name nodes_features_proj_V_17_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_9 \
    op interface \
    ports { nodes_features_proj_V_17_9_address0 { O 2 vector } nodes_features_proj_V_17_9_ce0 { O 1 bit } nodes_features_proj_V_17_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1474 \
    name nodes_features_proj_V_0_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_8 \
    op interface \
    ports { nodes_features_proj_V_0_8_address0 { O 2 vector } nodes_features_proj_V_0_8_ce0 { O 1 bit } nodes_features_proj_V_0_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1475 \
    name nodes_features_proj_V_1_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_8 \
    op interface \
    ports { nodes_features_proj_V_1_8_address0 { O 2 vector } nodes_features_proj_V_1_8_ce0 { O 1 bit } nodes_features_proj_V_1_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1476 \
    name nodes_features_proj_V_2_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_8 \
    op interface \
    ports { nodes_features_proj_V_2_8_address0 { O 2 vector } nodes_features_proj_V_2_8_ce0 { O 1 bit } nodes_features_proj_V_2_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1477 \
    name nodes_features_proj_V_3_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_8 \
    op interface \
    ports { nodes_features_proj_V_3_8_address0 { O 2 vector } nodes_features_proj_V_3_8_ce0 { O 1 bit } nodes_features_proj_V_3_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1478 \
    name nodes_features_proj_V_4_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_8 \
    op interface \
    ports { nodes_features_proj_V_4_8_address0 { O 2 vector } nodes_features_proj_V_4_8_ce0 { O 1 bit } nodes_features_proj_V_4_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1479 \
    name nodes_features_proj_V_5_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_8 \
    op interface \
    ports { nodes_features_proj_V_5_8_address0 { O 2 vector } nodes_features_proj_V_5_8_ce0 { O 1 bit } nodes_features_proj_V_5_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1480 \
    name nodes_features_proj_V_6_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_8 \
    op interface \
    ports { nodes_features_proj_V_6_8_address0 { O 2 vector } nodes_features_proj_V_6_8_ce0 { O 1 bit } nodes_features_proj_V_6_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1481 \
    name nodes_features_proj_V_7_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_8 \
    op interface \
    ports { nodes_features_proj_V_7_8_address0 { O 2 vector } nodes_features_proj_V_7_8_ce0 { O 1 bit } nodes_features_proj_V_7_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1482 \
    name nodes_features_proj_V_8_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_8 \
    op interface \
    ports { nodes_features_proj_V_8_8_address0 { O 2 vector } nodes_features_proj_V_8_8_ce0 { O 1 bit } nodes_features_proj_V_8_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1483 \
    name nodes_features_proj_V_9_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_8 \
    op interface \
    ports { nodes_features_proj_V_9_8_address0 { O 2 vector } nodes_features_proj_V_9_8_ce0 { O 1 bit } nodes_features_proj_V_9_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1484 \
    name nodes_features_proj_V_10_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_8 \
    op interface \
    ports { nodes_features_proj_V_10_8_address0 { O 2 vector } nodes_features_proj_V_10_8_ce0 { O 1 bit } nodes_features_proj_V_10_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1485 \
    name nodes_features_proj_V_11_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_8 \
    op interface \
    ports { nodes_features_proj_V_11_8_address0 { O 2 vector } nodes_features_proj_V_11_8_ce0 { O 1 bit } nodes_features_proj_V_11_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1486 \
    name nodes_features_proj_V_12_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_8 \
    op interface \
    ports { nodes_features_proj_V_12_8_address0 { O 2 vector } nodes_features_proj_V_12_8_ce0 { O 1 bit } nodes_features_proj_V_12_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1487 \
    name nodes_features_proj_V_13_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_8 \
    op interface \
    ports { nodes_features_proj_V_13_8_address0 { O 2 vector } nodes_features_proj_V_13_8_ce0 { O 1 bit } nodes_features_proj_V_13_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1488 \
    name nodes_features_proj_V_14_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_8 \
    op interface \
    ports { nodes_features_proj_V_14_8_address0 { O 2 vector } nodes_features_proj_V_14_8_ce0 { O 1 bit } nodes_features_proj_V_14_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1489 \
    name nodes_features_proj_V_15_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_8 \
    op interface \
    ports { nodes_features_proj_V_15_8_address0 { O 2 vector } nodes_features_proj_V_15_8_ce0 { O 1 bit } nodes_features_proj_V_15_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1490 \
    name nodes_features_proj_V_16_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_8 \
    op interface \
    ports { nodes_features_proj_V_16_8_address0 { O 2 vector } nodes_features_proj_V_16_8_ce0 { O 1 bit } nodes_features_proj_V_16_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1491 \
    name nodes_features_proj_V_17_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_8 \
    op interface \
    ports { nodes_features_proj_V_17_8_address0 { O 2 vector } nodes_features_proj_V_17_8_ce0 { O 1 bit } nodes_features_proj_V_17_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1492 \
    name nodes_features_proj_V_0_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_7 \
    op interface \
    ports { nodes_features_proj_V_0_7_address0 { O 2 vector } nodes_features_proj_V_0_7_ce0 { O 1 bit } nodes_features_proj_V_0_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1493 \
    name nodes_features_proj_V_1_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_7 \
    op interface \
    ports { nodes_features_proj_V_1_7_address0 { O 2 vector } nodes_features_proj_V_1_7_ce0 { O 1 bit } nodes_features_proj_V_1_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1494 \
    name nodes_features_proj_V_2_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_7 \
    op interface \
    ports { nodes_features_proj_V_2_7_address0 { O 2 vector } nodes_features_proj_V_2_7_ce0 { O 1 bit } nodes_features_proj_V_2_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1495 \
    name nodes_features_proj_V_3_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_7 \
    op interface \
    ports { nodes_features_proj_V_3_7_address0 { O 2 vector } nodes_features_proj_V_3_7_ce0 { O 1 bit } nodes_features_proj_V_3_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1496 \
    name nodes_features_proj_V_4_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_7 \
    op interface \
    ports { nodes_features_proj_V_4_7_address0 { O 2 vector } nodes_features_proj_V_4_7_ce0 { O 1 bit } nodes_features_proj_V_4_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1497 \
    name nodes_features_proj_V_5_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_7 \
    op interface \
    ports { nodes_features_proj_V_5_7_address0 { O 2 vector } nodes_features_proj_V_5_7_ce0 { O 1 bit } nodes_features_proj_V_5_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1498 \
    name nodes_features_proj_V_6_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_7 \
    op interface \
    ports { nodes_features_proj_V_6_7_address0 { O 2 vector } nodes_features_proj_V_6_7_ce0 { O 1 bit } nodes_features_proj_V_6_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1499 \
    name nodes_features_proj_V_7_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_7 \
    op interface \
    ports { nodes_features_proj_V_7_7_address0 { O 2 vector } nodes_features_proj_V_7_7_ce0 { O 1 bit } nodes_features_proj_V_7_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1500 \
    name nodes_features_proj_V_8_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_7 \
    op interface \
    ports { nodes_features_proj_V_8_7_address0 { O 2 vector } nodes_features_proj_V_8_7_ce0 { O 1 bit } nodes_features_proj_V_8_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1501 \
    name nodes_features_proj_V_9_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_7 \
    op interface \
    ports { nodes_features_proj_V_9_7_address0 { O 2 vector } nodes_features_proj_V_9_7_ce0 { O 1 bit } nodes_features_proj_V_9_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1502 \
    name nodes_features_proj_V_10_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_7 \
    op interface \
    ports { nodes_features_proj_V_10_7_address0 { O 2 vector } nodes_features_proj_V_10_7_ce0 { O 1 bit } nodes_features_proj_V_10_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1503 \
    name nodes_features_proj_V_11_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_7 \
    op interface \
    ports { nodes_features_proj_V_11_7_address0 { O 2 vector } nodes_features_proj_V_11_7_ce0 { O 1 bit } nodes_features_proj_V_11_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1504 \
    name nodes_features_proj_V_12_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_7 \
    op interface \
    ports { nodes_features_proj_V_12_7_address0 { O 2 vector } nodes_features_proj_V_12_7_ce0 { O 1 bit } nodes_features_proj_V_12_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1505 \
    name nodes_features_proj_V_13_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_7 \
    op interface \
    ports { nodes_features_proj_V_13_7_address0 { O 2 vector } nodes_features_proj_V_13_7_ce0 { O 1 bit } nodes_features_proj_V_13_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1506 \
    name nodes_features_proj_V_14_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_7 \
    op interface \
    ports { nodes_features_proj_V_14_7_address0 { O 2 vector } nodes_features_proj_V_14_7_ce0 { O 1 bit } nodes_features_proj_V_14_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1507 \
    name nodes_features_proj_V_15_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_7 \
    op interface \
    ports { nodes_features_proj_V_15_7_address0 { O 2 vector } nodes_features_proj_V_15_7_ce0 { O 1 bit } nodes_features_proj_V_15_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1508 \
    name nodes_features_proj_V_16_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_7 \
    op interface \
    ports { nodes_features_proj_V_16_7_address0 { O 2 vector } nodes_features_proj_V_16_7_ce0 { O 1 bit } nodes_features_proj_V_16_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1509 \
    name nodes_features_proj_V_17_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_7 \
    op interface \
    ports { nodes_features_proj_V_17_7_address0 { O 2 vector } nodes_features_proj_V_17_7_ce0 { O 1 bit } nodes_features_proj_V_17_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1510 \
    name nodes_features_proj_V_0_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_6 \
    op interface \
    ports { nodes_features_proj_V_0_6_address0 { O 2 vector } nodes_features_proj_V_0_6_ce0 { O 1 bit } nodes_features_proj_V_0_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1511 \
    name nodes_features_proj_V_1_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_6 \
    op interface \
    ports { nodes_features_proj_V_1_6_address0 { O 2 vector } nodes_features_proj_V_1_6_ce0 { O 1 bit } nodes_features_proj_V_1_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1512 \
    name nodes_features_proj_V_2_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_6 \
    op interface \
    ports { nodes_features_proj_V_2_6_address0 { O 2 vector } nodes_features_proj_V_2_6_ce0 { O 1 bit } nodes_features_proj_V_2_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1513 \
    name nodes_features_proj_V_3_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_6 \
    op interface \
    ports { nodes_features_proj_V_3_6_address0 { O 2 vector } nodes_features_proj_V_3_6_ce0 { O 1 bit } nodes_features_proj_V_3_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1514 \
    name nodes_features_proj_V_4_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_6 \
    op interface \
    ports { nodes_features_proj_V_4_6_address0 { O 2 vector } nodes_features_proj_V_4_6_ce0 { O 1 bit } nodes_features_proj_V_4_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1515 \
    name nodes_features_proj_V_5_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_6 \
    op interface \
    ports { nodes_features_proj_V_5_6_address0 { O 2 vector } nodes_features_proj_V_5_6_ce0 { O 1 bit } nodes_features_proj_V_5_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1516 \
    name nodes_features_proj_V_6_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_6 \
    op interface \
    ports { nodes_features_proj_V_6_6_address0 { O 2 vector } nodes_features_proj_V_6_6_ce0 { O 1 bit } nodes_features_proj_V_6_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1517 \
    name nodes_features_proj_V_7_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_6 \
    op interface \
    ports { nodes_features_proj_V_7_6_address0 { O 2 vector } nodes_features_proj_V_7_6_ce0 { O 1 bit } nodes_features_proj_V_7_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1518 \
    name nodes_features_proj_V_8_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_6 \
    op interface \
    ports { nodes_features_proj_V_8_6_address0 { O 2 vector } nodes_features_proj_V_8_6_ce0 { O 1 bit } nodes_features_proj_V_8_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1519 \
    name nodes_features_proj_V_9_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_6 \
    op interface \
    ports { nodes_features_proj_V_9_6_address0 { O 2 vector } nodes_features_proj_V_9_6_ce0 { O 1 bit } nodes_features_proj_V_9_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1520 \
    name nodes_features_proj_V_10_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_6 \
    op interface \
    ports { nodes_features_proj_V_10_6_address0 { O 2 vector } nodes_features_proj_V_10_6_ce0 { O 1 bit } nodes_features_proj_V_10_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1521 \
    name nodes_features_proj_V_11_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_6 \
    op interface \
    ports { nodes_features_proj_V_11_6_address0 { O 2 vector } nodes_features_proj_V_11_6_ce0 { O 1 bit } nodes_features_proj_V_11_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1522 \
    name nodes_features_proj_V_12_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_6 \
    op interface \
    ports { nodes_features_proj_V_12_6_address0 { O 2 vector } nodes_features_proj_V_12_6_ce0 { O 1 bit } nodes_features_proj_V_12_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1523 \
    name nodes_features_proj_V_13_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_6 \
    op interface \
    ports { nodes_features_proj_V_13_6_address0 { O 2 vector } nodes_features_proj_V_13_6_ce0 { O 1 bit } nodes_features_proj_V_13_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1524 \
    name nodes_features_proj_V_14_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_6 \
    op interface \
    ports { nodes_features_proj_V_14_6_address0 { O 2 vector } nodes_features_proj_V_14_6_ce0 { O 1 bit } nodes_features_proj_V_14_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1525 \
    name nodes_features_proj_V_15_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_6 \
    op interface \
    ports { nodes_features_proj_V_15_6_address0 { O 2 vector } nodes_features_proj_V_15_6_ce0 { O 1 bit } nodes_features_proj_V_15_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1526 \
    name nodes_features_proj_V_16_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_6 \
    op interface \
    ports { nodes_features_proj_V_16_6_address0 { O 2 vector } nodes_features_proj_V_16_6_ce0 { O 1 bit } nodes_features_proj_V_16_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1527 \
    name nodes_features_proj_V_17_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_6 \
    op interface \
    ports { nodes_features_proj_V_17_6_address0 { O 2 vector } nodes_features_proj_V_17_6_ce0 { O 1 bit } nodes_features_proj_V_17_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1528 \
    name nodes_features_proj_V_0_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_5 \
    op interface \
    ports { nodes_features_proj_V_0_5_address0 { O 2 vector } nodes_features_proj_V_0_5_ce0 { O 1 bit } nodes_features_proj_V_0_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1529 \
    name nodes_features_proj_V_1_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_5 \
    op interface \
    ports { nodes_features_proj_V_1_5_address0 { O 2 vector } nodes_features_proj_V_1_5_ce0 { O 1 bit } nodes_features_proj_V_1_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1530 \
    name nodes_features_proj_V_2_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_5 \
    op interface \
    ports { nodes_features_proj_V_2_5_address0 { O 2 vector } nodes_features_proj_V_2_5_ce0 { O 1 bit } nodes_features_proj_V_2_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1531 \
    name nodes_features_proj_V_3_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_5 \
    op interface \
    ports { nodes_features_proj_V_3_5_address0 { O 2 vector } nodes_features_proj_V_3_5_ce0 { O 1 bit } nodes_features_proj_V_3_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1532 \
    name nodes_features_proj_V_4_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_5 \
    op interface \
    ports { nodes_features_proj_V_4_5_address0 { O 2 vector } nodes_features_proj_V_4_5_ce0 { O 1 bit } nodes_features_proj_V_4_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1533 \
    name nodes_features_proj_V_5_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_5 \
    op interface \
    ports { nodes_features_proj_V_5_5_address0 { O 2 vector } nodes_features_proj_V_5_5_ce0 { O 1 bit } nodes_features_proj_V_5_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1534 \
    name nodes_features_proj_V_6_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_5 \
    op interface \
    ports { nodes_features_proj_V_6_5_address0 { O 2 vector } nodes_features_proj_V_6_5_ce0 { O 1 bit } nodes_features_proj_V_6_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1535 \
    name nodes_features_proj_V_7_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_5 \
    op interface \
    ports { nodes_features_proj_V_7_5_address0 { O 2 vector } nodes_features_proj_V_7_5_ce0 { O 1 bit } nodes_features_proj_V_7_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1536 \
    name nodes_features_proj_V_8_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_5 \
    op interface \
    ports { nodes_features_proj_V_8_5_address0 { O 2 vector } nodes_features_proj_V_8_5_ce0 { O 1 bit } nodes_features_proj_V_8_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1537 \
    name nodes_features_proj_V_9_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_5 \
    op interface \
    ports { nodes_features_proj_V_9_5_address0 { O 2 vector } nodes_features_proj_V_9_5_ce0 { O 1 bit } nodes_features_proj_V_9_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1538 \
    name nodes_features_proj_V_10_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_5 \
    op interface \
    ports { nodes_features_proj_V_10_5_address0 { O 2 vector } nodes_features_proj_V_10_5_ce0 { O 1 bit } nodes_features_proj_V_10_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1539 \
    name nodes_features_proj_V_11_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_5 \
    op interface \
    ports { nodes_features_proj_V_11_5_address0 { O 2 vector } nodes_features_proj_V_11_5_ce0 { O 1 bit } nodes_features_proj_V_11_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1540 \
    name nodes_features_proj_V_12_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_5 \
    op interface \
    ports { nodes_features_proj_V_12_5_address0 { O 2 vector } nodes_features_proj_V_12_5_ce0 { O 1 bit } nodes_features_proj_V_12_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1541 \
    name nodes_features_proj_V_13_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_5 \
    op interface \
    ports { nodes_features_proj_V_13_5_address0 { O 2 vector } nodes_features_proj_V_13_5_ce0 { O 1 bit } nodes_features_proj_V_13_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1542 \
    name nodes_features_proj_V_14_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_5 \
    op interface \
    ports { nodes_features_proj_V_14_5_address0 { O 2 vector } nodes_features_proj_V_14_5_ce0 { O 1 bit } nodes_features_proj_V_14_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1543 \
    name nodes_features_proj_V_15_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_5 \
    op interface \
    ports { nodes_features_proj_V_15_5_address0 { O 2 vector } nodes_features_proj_V_15_5_ce0 { O 1 bit } nodes_features_proj_V_15_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1544 \
    name nodes_features_proj_V_16_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_5 \
    op interface \
    ports { nodes_features_proj_V_16_5_address0 { O 2 vector } nodes_features_proj_V_16_5_ce0 { O 1 bit } nodes_features_proj_V_16_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1545 \
    name nodes_features_proj_V_17_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_5 \
    op interface \
    ports { nodes_features_proj_V_17_5_address0 { O 2 vector } nodes_features_proj_V_17_5_ce0 { O 1 bit } nodes_features_proj_V_17_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1546 \
    name nodes_features_proj_V_0_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_4 \
    op interface \
    ports { nodes_features_proj_V_0_4_address0 { O 2 vector } nodes_features_proj_V_0_4_ce0 { O 1 bit } nodes_features_proj_V_0_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1547 \
    name nodes_features_proj_V_1_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_4 \
    op interface \
    ports { nodes_features_proj_V_1_4_address0 { O 2 vector } nodes_features_proj_V_1_4_ce0 { O 1 bit } nodes_features_proj_V_1_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1548 \
    name nodes_features_proj_V_2_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_4 \
    op interface \
    ports { nodes_features_proj_V_2_4_address0 { O 2 vector } nodes_features_proj_V_2_4_ce0 { O 1 bit } nodes_features_proj_V_2_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1549 \
    name nodes_features_proj_V_3_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_4 \
    op interface \
    ports { nodes_features_proj_V_3_4_address0 { O 2 vector } nodes_features_proj_V_3_4_ce0 { O 1 bit } nodes_features_proj_V_3_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1550 \
    name nodes_features_proj_V_4_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_4 \
    op interface \
    ports { nodes_features_proj_V_4_4_address0 { O 2 vector } nodes_features_proj_V_4_4_ce0 { O 1 bit } nodes_features_proj_V_4_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1551 \
    name nodes_features_proj_V_5_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_4 \
    op interface \
    ports { nodes_features_proj_V_5_4_address0 { O 2 vector } nodes_features_proj_V_5_4_ce0 { O 1 bit } nodes_features_proj_V_5_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1552 \
    name nodes_features_proj_V_6_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_4 \
    op interface \
    ports { nodes_features_proj_V_6_4_address0 { O 2 vector } nodes_features_proj_V_6_4_ce0 { O 1 bit } nodes_features_proj_V_6_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1553 \
    name nodes_features_proj_V_7_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_4 \
    op interface \
    ports { nodes_features_proj_V_7_4_address0 { O 2 vector } nodes_features_proj_V_7_4_ce0 { O 1 bit } nodes_features_proj_V_7_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1554 \
    name nodes_features_proj_V_8_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_4 \
    op interface \
    ports { nodes_features_proj_V_8_4_address0 { O 2 vector } nodes_features_proj_V_8_4_ce0 { O 1 bit } nodes_features_proj_V_8_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1555 \
    name nodes_features_proj_V_9_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_4 \
    op interface \
    ports { nodes_features_proj_V_9_4_address0 { O 2 vector } nodes_features_proj_V_9_4_ce0 { O 1 bit } nodes_features_proj_V_9_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1556 \
    name nodes_features_proj_V_10_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_4 \
    op interface \
    ports { nodes_features_proj_V_10_4_address0 { O 2 vector } nodes_features_proj_V_10_4_ce0 { O 1 bit } nodes_features_proj_V_10_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1557 \
    name nodes_features_proj_V_11_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_4 \
    op interface \
    ports { nodes_features_proj_V_11_4_address0 { O 2 vector } nodes_features_proj_V_11_4_ce0 { O 1 bit } nodes_features_proj_V_11_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1558 \
    name nodes_features_proj_V_12_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_4 \
    op interface \
    ports { nodes_features_proj_V_12_4_address0 { O 2 vector } nodes_features_proj_V_12_4_ce0 { O 1 bit } nodes_features_proj_V_12_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1559 \
    name nodes_features_proj_V_13_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_4 \
    op interface \
    ports { nodes_features_proj_V_13_4_address0 { O 2 vector } nodes_features_proj_V_13_4_ce0 { O 1 bit } nodes_features_proj_V_13_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1560 \
    name nodes_features_proj_V_14_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_4 \
    op interface \
    ports { nodes_features_proj_V_14_4_address0 { O 2 vector } nodes_features_proj_V_14_4_ce0 { O 1 bit } nodes_features_proj_V_14_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1561 \
    name nodes_features_proj_V_15_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_4 \
    op interface \
    ports { nodes_features_proj_V_15_4_address0 { O 2 vector } nodes_features_proj_V_15_4_ce0 { O 1 bit } nodes_features_proj_V_15_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1562 \
    name nodes_features_proj_V_16_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_4 \
    op interface \
    ports { nodes_features_proj_V_16_4_address0 { O 2 vector } nodes_features_proj_V_16_4_ce0 { O 1 bit } nodes_features_proj_V_16_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1563 \
    name nodes_features_proj_V_17_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_4 \
    op interface \
    ports { nodes_features_proj_V_17_4_address0 { O 2 vector } nodes_features_proj_V_17_4_ce0 { O 1 bit } nodes_features_proj_V_17_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1564 \
    name nodes_features_proj_V_0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_3 \
    op interface \
    ports { nodes_features_proj_V_0_3_address0 { O 2 vector } nodes_features_proj_V_0_3_ce0 { O 1 bit } nodes_features_proj_V_0_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1565 \
    name nodes_features_proj_V_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_3 \
    op interface \
    ports { nodes_features_proj_V_1_3_address0 { O 2 vector } nodes_features_proj_V_1_3_ce0 { O 1 bit } nodes_features_proj_V_1_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1566 \
    name nodes_features_proj_V_2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_3 \
    op interface \
    ports { nodes_features_proj_V_2_3_address0 { O 2 vector } nodes_features_proj_V_2_3_ce0 { O 1 bit } nodes_features_proj_V_2_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1567 \
    name nodes_features_proj_V_3_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_3 \
    op interface \
    ports { nodes_features_proj_V_3_3_address0 { O 2 vector } nodes_features_proj_V_3_3_ce0 { O 1 bit } nodes_features_proj_V_3_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1568 \
    name nodes_features_proj_V_4_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_3 \
    op interface \
    ports { nodes_features_proj_V_4_3_address0 { O 2 vector } nodes_features_proj_V_4_3_ce0 { O 1 bit } nodes_features_proj_V_4_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1569 \
    name nodes_features_proj_V_5_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_3 \
    op interface \
    ports { nodes_features_proj_V_5_3_address0 { O 2 vector } nodes_features_proj_V_5_3_ce0 { O 1 bit } nodes_features_proj_V_5_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1570 \
    name nodes_features_proj_V_6_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_3 \
    op interface \
    ports { nodes_features_proj_V_6_3_address0 { O 2 vector } nodes_features_proj_V_6_3_ce0 { O 1 bit } nodes_features_proj_V_6_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1571 \
    name nodes_features_proj_V_7_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_3 \
    op interface \
    ports { nodes_features_proj_V_7_3_address0 { O 2 vector } nodes_features_proj_V_7_3_ce0 { O 1 bit } nodes_features_proj_V_7_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1572 \
    name nodes_features_proj_V_8_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_3 \
    op interface \
    ports { nodes_features_proj_V_8_3_address0 { O 2 vector } nodes_features_proj_V_8_3_ce0 { O 1 bit } nodes_features_proj_V_8_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1573 \
    name nodes_features_proj_V_9_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_3 \
    op interface \
    ports { nodes_features_proj_V_9_3_address0 { O 2 vector } nodes_features_proj_V_9_3_ce0 { O 1 bit } nodes_features_proj_V_9_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1574 \
    name nodes_features_proj_V_10_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_3 \
    op interface \
    ports { nodes_features_proj_V_10_3_address0 { O 2 vector } nodes_features_proj_V_10_3_ce0 { O 1 bit } nodes_features_proj_V_10_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1575 \
    name nodes_features_proj_V_11_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_3 \
    op interface \
    ports { nodes_features_proj_V_11_3_address0 { O 2 vector } nodes_features_proj_V_11_3_ce0 { O 1 bit } nodes_features_proj_V_11_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1576 \
    name nodes_features_proj_V_12_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_3 \
    op interface \
    ports { nodes_features_proj_V_12_3_address0 { O 2 vector } nodes_features_proj_V_12_3_ce0 { O 1 bit } nodes_features_proj_V_12_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1577 \
    name nodes_features_proj_V_13_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_3 \
    op interface \
    ports { nodes_features_proj_V_13_3_address0 { O 2 vector } nodes_features_proj_V_13_3_ce0 { O 1 bit } nodes_features_proj_V_13_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1578 \
    name nodes_features_proj_V_14_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_3 \
    op interface \
    ports { nodes_features_proj_V_14_3_address0 { O 2 vector } nodes_features_proj_V_14_3_ce0 { O 1 bit } nodes_features_proj_V_14_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1579 \
    name nodes_features_proj_V_15_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_3 \
    op interface \
    ports { nodes_features_proj_V_15_3_address0 { O 2 vector } nodes_features_proj_V_15_3_ce0 { O 1 bit } nodes_features_proj_V_15_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1580 \
    name nodes_features_proj_V_16_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_3 \
    op interface \
    ports { nodes_features_proj_V_16_3_address0 { O 2 vector } nodes_features_proj_V_16_3_ce0 { O 1 bit } nodes_features_proj_V_16_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1581 \
    name nodes_features_proj_V_17_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_3 \
    op interface \
    ports { nodes_features_proj_V_17_3_address0 { O 2 vector } nodes_features_proj_V_17_3_ce0 { O 1 bit } nodes_features_proj_V_17_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1582 \
    name nodes_features_proj_V_0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_2 \
    op interface \
    ports { nodes_features_proj_V_0_2_address0 { O 2 vector } nodes_features_proj_V_0_2_ce0 { O 1 bit } nodes_features_proj_V_0_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1583 \
    name nodes_features_proj_V_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_2 \
    op interface \
    ports { nodes_features_proj_V_1_2_address0 { O 2 vector } nodes_features_proj_V_1_2_ce0 { O 1 bit } nodes_features_proj_V_1_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1584 \
    name nodes_features_proj_V_2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_2 \
    op interface \
    ports { nodes_features_proj_V_2_2_address0 { O 2 vector } nodes_features_proj_V_2_2_ce0 { O 1 bit } nodes_features_proj_V_2_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1585 \
    name nodes_features_proj_V_3_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_2 \
    op interface \
    ports { nodes_features_proj_V_3_2_address0 { O 2 vector } nodes_features_proj_V_3_2_ce0 { O 1 bit } nodes_features_proj_V_3_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1586 \
    name nodes_features_proj_V_4_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_2 \
    op interface \
    ports { nodes_features_proj_V_4_2_address0 { O 2 vector } nodes_features_proj_V_4_2_ce0 { O 1 bit } nodes_features_proj_V_4_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1587 \
    name nodes_features_proj_V_5_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_2 \
    op interface \
    ports { nodes_features_proj_V_5_2_address0 { O 2 vector } nodes_features_proj_V_5_2_ce0 { O 1 bit } nodes_features_proj_V_5_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1588 \
    name nodes_features_proj_V_6_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_2 \
    op interface \
    ports { nodes_features_proj_V_6_2_address0 { O 2 vector } nodes_features_proj_V_6_2_ce0 { O 1 bit } nodes_features_proj_V_6_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1589 \
    name nodes_features_proj_V_7_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_2 \
    op interface \
    ports { nodes_features_proj_V_7_2_address0 { O 2 vector } nodes_features_proj_V_7_2_ce0 { O 1 bit } nodes_features_proj_V_7_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1590 \
    name nodes_features_proj_V_8_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_2 \
    op interface \
    ports { nodes_features_proj_V_8_2_address0 { O 2 vector } nodes_features_proj_V_8_2_ce0 { O 1 bit } nodes_features_proj_V_8_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1591 \
    name nodes_features_proj_V_9_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_2 \
    op interface \
    ports { nodes_features_proj_V_9_2_address0 { O 2 vector } nodes_features_proj_V_9_2_ce0 { O 1 bit } nodes_features_proj_V_9_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1592 \
    name nodes_features_proj_V_10_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_2 \
    op interface \
    ports { nodes_features_proj_V_10_2_address0 { O 2 vector } nodes_features_proj_V_10_2_ce0 { O 1 bit } nodes_features_proj_V_10_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1593 \
    name nodes_features_proj_V_11_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_2 \
    op interface \
    ports { nodes_features_proj_V_11_2_address0 { O 2 vector } nodes_features_proj_V_11_2_ce0 { O 1 bit } nodes_features_proj_V_11_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1594 \
    name nodes_features_proj_V_12_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_2 \
    op interface \
    ports { nodes_features_proj_V_12_2_address0 { O 2 vector } nodes_features_proj_V_12_2_ce0 { O 1 bit } nodes_features_proj_V_12_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1595 \
    name nodes_features_proj_V_13_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_2 \
    op interface \
    ports { nodes_features_proj_V_13_2_address0 { O 2 vector } nodes_features_proj_V_13_2_ce0 { O 1 bit } nodes_features_proj_V_13_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1596 \
    name nodes_features_proj_V_14_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_2 \
    op interface \
    ports { nodes_features_proj_V_14_2_address0 { O 2 vector } nodes_features_proj_V_14_2_ce0 { O 1 bit } nodes_features_proj_V_14_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1597 \
    name nodes_features_proj_V_15_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_2 \
    op interface \
    ports { nodes_features_proj_V_15_2_address0 { O 2 vector } nodes_features_proj_V_15_2_ce0 { O 1 bit } nodes_features_proj_V_15_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1598 \
    name nodes_features_proj_V_16_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_2 \
    op interface \
    ports { nodes_features_proj_V_16_2_address0 { O 2 vector } nodes_features_proj_V_16_2_ce0 { O 1 bit } nodes_features_proj_V_16_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1599 \
    name nodes_features_proj_V_17_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_2 \
    op interface \
    ports { nodes_features_proj_V_17_2_address0 { O 2 vector } nodes_features_proj_V_17_2_ce0 { O 1 bit } nodes_features_proj_V_17_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1600 \
    name nodes_features_proj_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_1 \
    op interface \
    ports { nodes_features_proj_V_0_1_address0 { O 2 vector } nodes_features_proj_V_0_1_ce0 { O 1 bit } nodes_features_proj_V_0_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1601 \
    name nodes_features_proj_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_1 \
    op interface \
    ports { nodes_features_proj_V_1_1_address0 { O 2 vector } nodes_features_proj_V_1_1_ce0 { O 1 bit } nodes_features_proj_V_1_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1602 \
    name nodes_features_proj_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_1 \
    op interface \
    ports { nodes_features_proj_V_2_1_address0 { O 2 vector } nodes_features_proj_V_2_1_ce0 { O 1 bit } nodes_features_proj_V_2_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1603 \
    name nodes_features_proj_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_1 \
    op interface \
    ports { nodes_features_proj_V_3_1_address0 { O 2 vector } nodes_features_proj_V_3_1_ce0 { O 1 bit } nodes_features_proj_V_3_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1604 \
    name nodes_features_proj_V_4_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_1 \
    op interface \
    ports { nodes_features_proj_V_4_1_address0 { O 2 vector } nodes_features_proj_V_4_1_ce0 { O 1 bit } nodes_features_proj_V_4_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1605 \
    name nodes_features_proj_V_5_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_1 \
    op interface \
    ports { nodes_features_proj_V_5_1_address0 { O 2 vector } nodes_features_proj_V_5_1_ce0 { O 1 bit } nodes_features_proj_V_5_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1606 \
    name nodes_features_proj_V_6_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_1 \
    op interface \
    ports { nodes_features_proj_V_6_1_address0 { O 2 vector } nodes_features_proj_V_6_1_ce0 { O 1 bit } nodes_features_proj_V_6_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1607 \
    name nodes_features_proj_V_7_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_1 \
    op interface \
    ports { nodes_features_proj_V_7_1_address0 { O 2 vector } nodes_features_proj_V_7_1_ce0 { O 1 bit } nodes_features_proj_V_7_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1608 \
    name nodes_features_proj_V_8_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_1 \
    op interface \
    ports { nodes_features_proj_V_8_1_address0 { O 2 vector } nodes_features_proj_V_8_1_ce0 { O 1 bit } nodes_features_proj_V_8_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1609 \
    name nodes_features_proj_V_9_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_1 \
    op interface \
    ports { nodes_features_proj_V_9_1_address0 { O 2 vector } nodes_features_proj_V_9_1_ce0 { O 1 bit } nodes_features_proj_V_9_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1610 \
    name nodes_features_proj_V_10_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_1 \
    op interface \
    ports { nodes_features_proj_V_10_1_address0 { O 2 vector } nodes_features_proj_V_10_1_ce0 { O 1 bit } nodes_features_proj_V_10_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1611 \
    name nodes_features_proj_V_11_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_1 \
    op interface \
    ports { nodes_features_proj_V_11_1_address0 { O 2 vector } nodes_features_proj_V_11_1_ce0 { O 1 bit } nodes_features_proj_V_11_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1612 \
    name nodes_features_proj_V_12_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_1 \
    op interface \
    ports { nodes_features_proj_V_12_1_address0 { O 2 vector } nodes_features_proj_V_12_1_ce0 { O 1 bit } nodes_features_proj_V_12_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1613 \
    name nodes_features_proj_V_13_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_1 \
    op interface \
    ports { nodes_features_proj_V_13_1_address0 { O 2 vector } nodes_features_proj_V_13_1_ce0 { O 1 bit } nodes_features_proj_V_13_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1614 \
    name nodes_features_proj_V_14_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_1 \
    op interface \
    ports { nodes_features_proj_V_14_1_address0 { O 2 vector } nodes_features_proj_V_14_1_ce0 { O 1 bit } nodes_features_proj_V_14_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1615 \
    name nodes_features_proj_V_15_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_1 \
    op interface \
    ports { nodes_features_proj_V_15_1_address0 { O 2 vector } nodes_features_proj_V_15_1_ce0 { O 1 bit } nodes_features_proj_V_15_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1616 \
    name nodes_features_proj_V_16_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_1 \
    op interface \
    ports { nodes_features_proj_V_16_1_address0 { O 2 vector } nodes_features_proj_V_16_1_ce0 { O 1 bit } nodes_features_proj_V_16_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1617 \
    name nodes_features_proj_V_17_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_1 \
    op interface \
    ports { nodes_features_proj_V_17_1_address0 { O 2 vector } nodes_features_proj_V_17_1_ce0 { O 1 bit } nodes_features_proj_V_17_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1618 \
    name nodes_features_proj_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_0_0 \
    op interface \
    ports { nodes_features_proj_V_0_0_address0 { O 2 vector } nodes_features_proj_V_0_0_ce0 { O 1 bit } nodes_features_proj_V_0_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1619 \
    name nodes_features_proj_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_1_0 \
    op interface \
    ports { nodes_features_proj_V_1_0_address0 { O 2 vector } nodes_features_proj_V_1_0_ce0 { O 1 bit } nodes_features_proj_V_1_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1620 \
    name nodes_features_proj_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_2_0 \
    op interface \
    ports { nodes_features_proj_V_2_0_address0 { O 2 vector } nodes_features_proj_V_2_0_ce0 { O 1 bit } nodes_features_proj_V_2_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1621 \
    name nodes_features_proj_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_3_0 \
    op interface \
    ports { nodes_features_proj_V_3_0_address0 { O 2 vector } nodes_features_proj_V_3_0_ce0 { O 1 bit } nodes_features_proj_V_3_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1622 \
    name nodes_features_proj_V_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_4_0 \
    op interface \
    ports { nodes_features_proj_V_4_0_address0 { O 2 vector } nodes_features_proj_V_4_0_ce0 { O 1 bit } nodes_features_proj_V_4_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1623 \
    name nodes_features_proj_V_5_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_5_0 \
    op interface \
    ports { nodes_features_proj_V_5_0_address0 { O 2 vector } nodes_features_proj_V_5_0_ce0 { O 1 bit } nodes_features_proj_V_5_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1624 \
    name nodes_features_proj_V_6_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_6_0 \
    op interface \
    ports { nodes_features_proj_V_6_0_address0 { O 2 vector } nodes_features_proj_V_6_0_ce0 { O 1 bit } nodes_features_proj_V_6_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1625 \
    name nodes_features_proj_V_7_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_7_0 \
    op interface \
    ports { nodes_features_proj_V_7_0_address0 { O 2 vector } nodes_features_proj_V_7_0_ce0 { O 1 bit } nodes_features_proj_V_7_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1626 \
    name nodes_features_proj_V_8_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_8_0 \
    op interface \
    ports { nodes_features_proj_V_8_0_address0 { O 2 vector } nodes_features_proj_V_8_0_ce0 { O 1 bit } nodes_features_proj_V_8_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1627 \
    name nodes_features_proj_V_9_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_9_0 \
    op interface \
    ports { nodes_features_proj_V_9_0_address0 { O 2 vector } nodes_features_proj_V_9_0_ce0 { O 1 bit } nodes_features_proj_V_9_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_9_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1628 \
    name nodes_features_proj_V_10_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_10_0 \
    op interface \
    ports { nodes_features_proj_V_10_0_address0 { O 2 vector } nodes_features_proj_V_10_0_ce0 { O 1 bit } nodes_features_proj_V_10_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_10_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1629 \
    name nodes_features_proj_V_11_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_11_0 \
    op interface \
    ports { nodes_features_proj_V_11_0_address0 { O 2 vector } nodes_features_proj_V_11_0_ce0 { O 1 bit } nodes_features_proj_V_11_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_11_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1630 \
    name nodes_features_proj_V_12_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_12_0 \
    op interface \
    ports { nodes_features_proj_V_12_0_address0 { O 2 vector } nodes_features_proj_V_12_0_ce0 { O 1 bit } nodes_features_proj_V_12_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_12_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1631 \
    name nodes_features_proj_V_13_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_13_0 \
    op interface \
    ports { nodes_features_proj_V_13_0_address0 { O 2 vector } nodes_features_proj_V_13_0_ce0 { O 1 bit } nodes_features_proj_V_13_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_13_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1632 \
    name nodes_features_proj_V_14_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_14_0 \
    op interface \
    ports { nodes_features_proj_V_14_0_address0 { O 2 vector } nodes_features_proj_V_14_0_ce0 { O 1 bit } nodes_features_proj_V_14_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_14_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1633 \
    name nodes_features_proj_V_15_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_15_0 \
    op interface \
    ports { nodes_features_proj_V_15_0_address0 { O 2 vector } nodes_features_proj_V_15_0_ce0 { O 1 bit } nodes_features_proj_V_15_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_15_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1634 \
    name nodes_features_proj_V_16_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_16_0 \
    op interface \
    ports { nodes_features_proj_V_16_0_address0 { O 2 vector } nodes_features_proj_V_16_0_ce0 { O 1 bit } nodes_features_proj_V_16_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_16_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1635 \
    name nodes_features_proj_V_17_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename nodes_features_proj_V_17_0 \
    op interface \
    ports { nodes_features_proj_V_17_0_address0 { O 2 vector } nodes_features_proj_V_17_0_ce0 { O 1 bit } nodes_features_proj_V_17_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'nodes_features_proj_V_17_0'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1314 \
    name layer \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer \
    op interface \
    ports { layer { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName GAT_compute_one_graph_flow_control_loop_pipe_sequential_init_U
set CompName GAT_compute_one_graph_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix GAT_compute_one_graph_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


