<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="hello.cpp:9:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 10 has been inferred" OldID="bb1.load.3" ID="a.seq" BundleName="gmem" VarName="a" LoopLoc="hello.cpp:9:18" LoopName="VITIS_LOOP_9_1"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="hello.cpp:9:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 10 has been inferred" OldID="bb1.load.5" ID="b.seq" BundleName="gmem" VarName="b" LoopLoc="hello.cpp:9:18" LoopName="VITIS_LOOP_9_1"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="hello.cpp:9:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 10 has been inferred" OldID="bb1.store.8" ID="c.seq" BundleName="gmem" VarName="c" LoopLoc="hello.cpp:9:18" LoopName="VITIS_LOOP_9_1"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="hello.cpp:9:18" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="a.seq" BundleName="gmem" VarName="a"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="hello.cpp:9:18" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="b.seq" BundleName="gmem" VarName="b"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="hello.cpp:9:18" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="c.seq" BundleName="gmem" VarName="c"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="hello.cpp:9:18" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="hello.cpp:9:18" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_9_1' has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings."/>
</VitisHLS:BurstInfo>

