// Seed: 499982677
module module_0 (
    input  wor  id_0,
    input  tri0 id_1,
    output tri  id_2
);
  specify
    $setup(posedge id_4, id_5, id_4);
  endspecify
  wire id_6;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    output uwire id_6,
    output tri0 id_7,
    input tri1 id_8,
    input uwire id_9
    , id_22,
    output tri id_10,
    input tri id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply1 id_14,
    input tri0 id_15,
    output wand id_16,
    output wire id_17,
    input supply1 id_18,
    output tri id_19,
    output logic id_20
);
  wire id_23;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_19
  );
  always @(negedge id_22) begin : LABEL_0
    id_20 <= id_19++;
  end
endmodule
