Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec 22 00:16:05 2018
| Host         : DESKTOP-JV0CNOI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: ADDR/btnr_pressed_reg_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FILTR/CTRL/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FILTR/CTRL/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: FILTR/CTRL/FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: SMPL/signal_changed_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_EN/cuenta_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_EN/r_reg_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_EN/r_reg_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/cuenta_reg_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/cuenta_reg_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/cuenta_reg_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/cuenta_reg_reg[3]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/cuenta_reg_reg[4]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/cuenta_reg_reg[5]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/cuenta_reg_reg[6]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/cuenta_reg_reg[7]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/cuenta_reg_reg[8]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/primer_ciclo_reg_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U_AI/U_MICRO/sample_out_ready_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 528 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     65.649        0.000                      0                 2893        0.038        0.000                      0                 2893        3.000        0.000                       0                   534  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100Mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12M    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12M    {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12M_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12M_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_12M         65.649        0.000                      0                 2883        0.214        0.000                      0                 2883       41.167        0.000                       0                   530  
  clkfbout_clk_12M                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_12M_1       65.660        0.000                      0                 2883        0.214        0.000                      0                 2883       41.167        0.000                       0                   530  
  clkfbout_clk_12M_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_12M_1  clk_out1_clk_12M         65.649        0.000                      0                 2883        0.038        0.000                      0                 2883  
clk_out1_clk_12M    clk_out1_clk_12M_1       65.649        0.000                      0                 2883        0.038        0.000                      0                 2883  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_12M    clk_out1_clk_12M         79.126        0.000                      0                   10        1.281        0.000                      0                   10  
**async_default**   clk_out1_clk_12M_1  clk_out1_clk_12M         79.126        0.000                      0                   10        1.104        0.000                      0                   10  
**async_default**   clk_out1_clk_12M    clk_out1_clk_12M_1       79.126        0.000                      0                   10        1.104        0.000                      0                   10  
**async_default**   clk_out1_clk_12M_1  clk_out1_clk_12M_1       79.137        0.000                      0                   10        1.281        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       65.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.649ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.105ns  (logic 1.188ns (6.945%)  route 15.917ns (93.055%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.462    16.198    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.745    82.058    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.847    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                         -16.198    
  -------------------------------------------------------------------
                         slack                                 65.649    

Slack (MET) :             65.710ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.090ns  (logic 1.312ns (7.677%)  route 15.778ns (92.323%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)         9.949    13.686    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[15]
    SLICE_X50Y160        LUT3 (Prop_lut3_I1_O)        0.124    13.810 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_114/O
                         net (fo=1, routed)           2.373    16.183    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_61
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.893    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.893    
                         arrival time                         -16.183    
  -------------------------------------------------------------------
                         slack                                 65.710    

Slack (MET) :             65.795ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.964ns  (logic 1.188ns (7.003%)  route 15.776ns (92.997%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.320    16.057    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.750    82.063    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.852    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.852    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                 65.795    

Slack (MET) :             65.810ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.955ns  (logic 1.188ns (7.007%)  route 15.767ns (92.993%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.312    16.049    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.756    82.069    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                 65.810    

Slack (MET) :             66.018ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.833ns  (logic 1.436ns (8.531%)  route 15.397ns (91.469%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         1.060     4.140    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.264 f  ADDR/MEM_i_5/O
                         net (fo=10, routed)          1.040     5.304    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X58Y97         LUT4 (Prop_lut4_I0_O)        0.124     5.428 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__1/i_/O
                         net (fo=17, routed)          8.545    13.973    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/ENA
    SLICE_X71Y38         LUT3 (Prop_lut3_I2_O)        0.124    14.097 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           1.829    15.926    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_18
    RAMB36_X2Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.763    82.076    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.944    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.944    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                 66.018    

Slack (MET) :             66.155ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 1.188ns (7.153%)  route 15.420ns (92.847%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.964    15.701    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.754    82.067    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.856    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.856    
                         arrival time                         -15.701    
  -------------------------------------------------------------------
                         slack                                 66.155    

Slack (MET) :             66.221ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.492ns  (logic 1.188ns (7.203%)  route 15.304ns (92.797%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 82.018 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.849    15.586    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.705    82.018    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.499    
                         clock uncertainty           -0.176    82.322    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.807    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.807    
                         arrival time                         -15.586    
  -------------------------------------------------------------------
                         slack                                 66.221    

Slack (MET) :             66.646ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.066ns  (logic 1.188ns (7.394%)  route 14.878ns (92.606%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 82.016 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.423    15.160    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.703    82.016    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.497    
                         clock uncertainty           -0.176    82.320    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.805    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.805    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                 66.646    

Slack (MET) :             66.719ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.989ns  (logic 1.188ns (7.430%)  route 14.801ns (92.570%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 82.012 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.346    15.082    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.699    82.012    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.493    
                         clock uncertainty           -0.176    82.316    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.801    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.801    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 66.719    

Slack (MET) :             66.926ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.777ns  (logic 1.188ns (7.530%)  route 14.589ns (92.470%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 82.007 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.133    14.870    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.694    82.007    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.488    
                         clock uncertainty           -0.176    82.311    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.796    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.796    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                 66.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[4]/Q
                         net (fo=3, routed)           0.177    -0.278    HLD/D[4]
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[4]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.066    -0.492    HLD/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.200%)  route 0.185ns (56.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.270    HLD/D[3]
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[3]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.070    -0.488    HLD/reg_signal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.197%)  route 0.185ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[2]/Q
                         net (fo=3, routed)           0.185    -0.270    HLD/D[2]
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[2]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.066    -0.492    HLD/reg_signal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R3/clk_out1
    SLICE_X69Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[7]/Q
                         net (fo=1, routed)           0.095    -0.360    FILTR/FIR/R3/reg_signal_reg_n_1_[7]
    SLICE_X68Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  FILTR/FIR/R3/reg_signal[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.315    FILTR/CTRL/reg_signal_reg[7][3]
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.252 r  FILTR/CTRL/reg_signal_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.252    FILTR/FIR/R4/D[7]
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    FILTR/FIR/R4/clk_out1
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[7]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X68Y96         FDCE (Hold_fdce_C_D)         0.105    -0.478    FILTR/FIR/R4/reg_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.602%)  route 0.198ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[0]/Q
                         net (fo=3, routed)           0.198    -0.257    HLD/D[0]
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.070    -0.488    HLD/reg_signal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.137%)  route 0.109ns (29.863%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R3/clk_out1
    SLICE_X69Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[4]/Q
                         net (fo=2, routed)           0.109    -0.346    FILTR/FIR/R3/Q[4]
    SLICE_X68Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.301 r  FILTR/FIR/R3/reg_signal[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.301    FILTR/CTRL/reg_signal_reg[7][0]
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.231 r  FILTR/CTRL/reg_signal_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.231    FILTR/FIR/R4/D[4]
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    FILTR/FIR/R4/clk_out1
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X68Y96         FDCE (Hold_fdce_C_D)         0.105    -0.478    FILTR/FIR/R4/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.177%)  route 0.192ns (50.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.569    -0.595    U_AI/U_PWM/clk_out1
    SLICE_X63Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_PWM/r_reg_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.262    U_AI/U_PWM/Q[4]
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  U_AI/U_PWM/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U_AI/U_PWM/p_1_in__0[5]
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.841    -0.832    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092    -0.465    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.190ns (47.943%)  route 0.206ns (52.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.569    -0.595    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_PWM/r_reg_reg[6]/Q
                         net (fo=7, routed)           0.206    -0.248    U_AI/U_PWM/Q[6]
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.049    -0.199 r  U_AI/U_PWM/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    U_AI/U_PWM/p_1_in__0[8]
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.131    -0.448    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ADDR/address_standby_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/address_standby_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X54Y96         FDCE                                         r  ADDR/address_standby_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/address_standby_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.273    ADDR/address_standby[16]
    SLICE_X54Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  ADDR/MEM_i_5/O
                         net (fo=10, routed)          0.000    -0.228    ADDR/D[16]
    SLICE_X54Y96         FDCE                                         r  ADDR/address_standby_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.834    -0.839    ADDR/clk_out1
    SLICE_X54Y96         FDCE                                         r  ADDR/address_standby_reg[16]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.120    -0.480    ADDR/address_standby_reg[16]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.412%)  route 0.206ns (52.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.569    -0.595    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_PWM/r_reg_reg[6]/Q
                         net (fo=7, routed)           0.206    -0.248    U_AI/U_PWM/Q[6]
    SLICE_X62Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.203 r  U_AI/U_PWM/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    U_AI/U_PWM/p_1_in__0[7]
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.121    -0.458    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12M
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y7      MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y23     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y36     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y11     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y10     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y28     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y27     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y17     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y36     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y20     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y91     ADDR/address_standby_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y92     ADDR/address_standby_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y92     ADDR/address_standby_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y92     ADDR/address_standby_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y93     ADDR/address_standby_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X53Y93     ADDR/address_standby_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y95     ADDR/address_standby_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y96     ADDR/address_standby_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y95     ADDR/address_standby_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y95     ADDR/address_standby_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y93     ADDR/address_standby_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X53Y93     ADDR/address_standby_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y96     ADDR/address_standby_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y91     ADDR/address_standby_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X53Y93     ADDR/address_standby_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y104    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/last_address_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y91     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_120_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y91     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_120_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/last_address_reg_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12M
  To Clock:  clkfbout_clk_12M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12M
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       65.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.660ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.105ns  (logic 1.188ns (6.945%)  route 15.917ns (93.055%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.462    16.198    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.745    82.058    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.166    82.373    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                         -16.198    
  -------------------------------------------------------------------
                         slack                                 65.660    

Slack (MET) :             65.721ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.090ns  (logic 1.312ns (7.677%)  route 15.778ns (92.323%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)         9.949    13.686    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[15]
    SLICE_X50Y160        LUT3 (Prop_lut3_I1_O)        0.124    13.810 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_114/O
                         net (fo=1, routed)           2.373    16.183    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_61
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.904    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.904    
                         arrival time                         -16.183    
  -------------------------------------------------------------------
                         slack                                 65.721    

Slack (MET) :             65.806ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.964ns  (logic 1.188ns (7.003%)  route 15.776ns (92.997%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.320    16.057    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.750    82.063    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.166    82.378    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.863    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.863    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                 65.806    

Slack (MET) :             65.821ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.955ns  (logic 1.188ns (7.007%)  route 15.767ns (92.993%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.312    16.049    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.756    82.069    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.166    82.384    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.869    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.869    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                 65.821    

Slack (MET) :             66.029ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.833ns  (logic 1.436ns (8.531%)  route 15.397ns (91.469%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         1.060     4.140    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.264 f  ADDR/MEM_i_5/O
                         net (fo=10, routed)          1.040     5.304    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X58Y97         LUT4 (Prop_lut4_I0_O)        0.124     5.428 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__1/i_/O
                         net (fo=17, routed)          8.545    13.973    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/ENA
    SLICE_X71Y38         LUT3 (Prop_lut3_I2_O)        0.124    14.097 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           1.829    15.926    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_18
    RAMB36_X2Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.763    82.076    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.166    82.398    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.955    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.955    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                 66.029    

Slack (MET) :             66.166ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 1.188ns (7.153%)  route 15.420ns (92.847%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.964    15.701    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.754    82.067    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.166    82.382    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.867    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.867    
                         arrival time                         -15.701    
  -------------------------------------------------------------------
                         slack                                 66.166    

Slack (MET) :             66.232ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.492ns  (logic 1.188ns (7.203%)  route 15.304ns (92.797%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 82.018 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.849    15.586    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.705    82.018    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.499    
                         clock uncertainty           -0.166    82.333    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.818    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.818    
                         arrival time                         -15.586    
  -------------------------------------------------------------------
                         slack                                 66.232    

Slack (MET) :             66.657ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.066ns  (logic 1.188ns (7.394%)  route 14.878ns (92.606%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 82.016 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.423    15.160    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.703    82.016    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.497    
                         clock uncertainty           -0.166    82.331    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.816    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.816    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                 66.657    

Slack (MET) :             66.730ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.989ns  (logic 1.188ns (7.430%)  route 14.801ns (92.570%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 82.012 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.346    15.082    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.699    82.012    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.493    
                         clock uncertainty           -0.166    82.327    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.812    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 66.730    

Slack (MET) :             66.937ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.777ns  (logic 1.188ns (7.530%)  route 14.589ns (92.470%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 82.007 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.133    14.870    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.694    82.007    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.488    
                         clock uncertainty           -0.166    82.322    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.807    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.807    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                 66.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[4]/Q
                         net (fo=3, routed)           0.177    -0.278    HLD/D[4]
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[4]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.066    -0.492    HLD/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.200%)  route 0.185ns (56.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.270    HLD/D[3]
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[3]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.070    -0.488    HLD/reg_signal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.197%)  route 0.185ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[2]/Q
                         net (fo=3, routed)           0.185    -0.270    HLD/D[2]
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[2]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.066    -0.492    HLD/reg_signal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R3/clk_out1
    SLICE_X69Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[7]/Q
                         net (fo=1, routed)           0.095    -0.360    FILTR/FIR/R3/reg_signal_reg_n_1_[7]
    SLICE_X68Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  FILTR/FIR/R3/reg_signal[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.315    FILTR/CTRL/reg_signal_reg[7][3]
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.252 r  FILTR/CTRL/reg_signal_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.252    FILTR/FIR/R4/D[7]
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    FILTR/FIR/R4/clk_out1
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[7]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X68Y96         FDCE (Hold_fdce_C_D)         0.105    -0.478    FILTR/FIR/R4/reg_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.602%)  route 0.198ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[0]/Q
                         net (fo=3, routed)           0.198    -0.257    HLD/D[0]
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.070    -0.488    HLD/reg_signal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.137%)  route 0.109ns (29.863%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R3/clk_out1
    SLICE_X69Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[4]/Q
                         net (fo=2, routed)           0.109    -0.346    FILTR/FIR/R3/Q[4]
    SLICE_X68Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.301 r  FILTR/FIR/R3/reg_signal[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.301    FILTR/CTRL/reg_signal_reg[7][0]
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.231 r  FILTR/CTRL/reg_signal_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.231    FILTR/FIR/R4/D[4]
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    FILTR/FIR/R4/clk_out1
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X68Y96         FDCE (Hold_fdce_C_D)         0.105    -0.478    FILTR/FIR/R4/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.177%)  route 0.192ns (50.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.569    -0.595    U_AI/U_PWM/clk_out1
    SLICE_X63Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_PWM/r_reg_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.262    U_AI/U_PWM/Q[4]
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  U_AI/U_PWM/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U_AI/U_PWM/p_1_in__0[5]
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.841    -0.832    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092    -0.465    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.190ns (47.943%)  route 0.206ns (52.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.569    -0.595    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_PWM/r_reg_reg[6]/Q
                         net (fo=7, routed)           0.206    -0.248    U_AI/U_PWM/Q[6]
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.049    -0.199 r  U_AI/U_PWM/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    U_AI/U_PWM/p_1_in__0[8]
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.131    -0.448    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ADDR/address_standby_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/address_standby_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X54Y96         FDCE                                         r  ADDR/address_standby_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/address_standby_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.273    ADDR/address_standby[16]
    SLICE_X54Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  ADDR/MEM_i_5/O
                         net (fo=10, routed)          0.000    -0.228    ADDR/D[16]
    SLICE_X54Y96         FDCE                                         r  ADDR/address_standby_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.834    -0.839    ADDR/clk_out1
    SLICE_X54Y96         FDCE                                         r  ADDR/address_standby_reg[16]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.120    -0.480    ADDR/address_standby_reg[16]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.412%)  route 0.206ns (52.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.569    -0.595    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_PWM/r_reg_reg[6]/Q
                         net (fo=7, routed)           0.206    -0.248    U_AI/U_PWM/Q[6]
    SLICE_X62Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.203 r  U_AI/U_PWM/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    U_AI/U_PWM/p_1_in__0[7]
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.121    -0.458    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12M_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y7      MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y23     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y36     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y11     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y10     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y28     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y27     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y17     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y36     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y20     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y91     ADDR/address_standby_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y92     ADDR/address_standby_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y92     ADDR/address_standby_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y92     ADDR/address_standby_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y93     ADDR/address_standby_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X53Y93     ADDR/address_standby_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y95     ADDR/address_standby_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y96     ADDR/address_standby_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y95     ADDR/address_standby_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y95     ADDR/address_standby_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y93     ADDR/address_standby_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X53Y93     ADDR/address_standby_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y96     ADDR/address_standby_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y91     ADDR/address_standby_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X53Y93     ADDR/address_standby_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y104    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/last_address_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y91     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_120_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y91     MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_120_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X57Y91     ADDR/last_address_reg_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12M_1
  To Clock:  clkfbout_clk_12M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12M_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       65.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.649ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.105ns  (logic 1.188ns (6.945%)  route 15.917ns (93.055%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.462    16.198    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.745    82.058    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.847    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                         -16.198    
  -------------------------------------------------------------------
                         slack                                 65.649    

Slack (MET) :             65.710ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        17.090ns  (logic 1.312ns (7.677%)  route 15.778ns (92.323%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)         9.949    13.686    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[15]
    SLICE_X50Y160        LUT3 (Prop_lut3_I1_O)        0.124    13.810 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_114/O
                         net (fo=1, routed)           2.373    16.183    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_61
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.893    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.893    
                         arrival time                         -16.183    
  -------------------------------------------------------------------
                         slack                                 65.710    

Slack (MET) :             65.795ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.964ns  (logic 1.188ns (7.003%)  route 15.776ns (92.997%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.320    16.057    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.750    82.063    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.852    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.852    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                 65.795    

Slack (MET) :             65.810ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.955ns  (logic 1.188ns (7.007%)  route 15.767ns (92.993%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.312    16.049    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.756    82.069    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                 65.810    

Slack (MET) :             66.018ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.833ns  (logic 1.436ns (8.531%)  route 15.397ns (91.469%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         1.060     4.140    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.264 f  ADDR/MEM_i_5/O
                         net (fo=10, routed)          1.040     5.304    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X58Y97         LUT4 (Prop_lut4_I0_O)        0.124     5.428 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__1/i_/O
                         net (fo=17, routed)          8.545    13.973    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/ENA
    SLICE_X71Y38         LUT3 (Prop_lut3_I2_O)        0.124    14.097 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           1.829    15.926    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_18
    RAMB36_X2Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.763    82.076    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.944    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.944    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                 66.018    

Slack (MET) :             66.155ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 1.188ns (7.153%)  route 15.420ns (92.847%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.964    15.701    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.754    82.067    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.856    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.856    
                         arrival time                         -15.701    
  -------------------------------------------------------------------
                         slack                                 66.155    

Slack (MET) :             66.221ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.492ns  (logic 1.188ns (7.203%)  route 15.304ns (92.797%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 82.018 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.849    15.586    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.705    82.018    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.499    
                         clock uncertainty           -0.176    82.322    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.807    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.807    
                         arrival time                         -15.586    
  -------------------------------------------------------------------
                         slack                                 66.221    

Slack (MET) :             66.646ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        16.066ns  (logic 1.188ns (7.394%)  route 14.878ns (92.606%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 82.016 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.423    15.160    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.703    82.016    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.497    
                         clock uncertainty           -0.176    82.320    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.805    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.805    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                 66.646    

Slack (MET) :             66.719ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.989ns  (logic 1.188ns (7.430%)  route 14.801ns (92.570%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 82.012 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.346    15.082    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.699    82.012    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.493    
                         clock uncertainty           -0.176    82.316    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.801    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.801    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 66.719    

Slack (MET) :             66.926ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        15.777ns  (logic 1.188ns (7.530%)  route 14.589ns (92.470%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 82.007 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.133    14.870    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.694    82.007    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.488    
                         clock uncertainty           -0.176    82.311    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.796    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.796    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                 66.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[4]/Q
                         net (fo=3, routed)           0.177    -0.278    HLD/D[4]
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[4]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.066    -0.316    HLD/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.200%)  route 0.185ns (56.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.270    HLD/D[3]
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[3]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.070    -0.312    HLD/reg_signal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.197%)  route 0.185ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[2]/Q
                         net (fo=3, routed)           0.185    -0.270    HLD/D[2]
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[2]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.066    -0.316    HLD/reg_signal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R3/clk_out1
    SLICE_X69Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[7]/Q
                         net (fo=1, routed)           0.095    -0.360    FILTR/FIR/R3/reg_signal_reg_n_1_[7]
    SLICE_X68Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  FILTR/FIR/R3/reg_signal[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.315    FILTR/CTRL/reg_signal_reg[7][3]
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.252 r  FILTR/CTRL/reg_signal_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.252    FILTR/FIR/R4/D[7]
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    FILTR/FIR/R4/clk_out1
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[7]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X68Y96         FDCE (Hold_fdce_C_D)         0.105    -0.302    FILTR/FIR/R4/reg_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.602%)  route 0.198ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[0]/Q
                         net (fo=3, routed)           0.198    -0.257    HLD/D[0]
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.070    -0.312    HLD/reg_signal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.137%)  route 0.109ns (29.863%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R3/clk_out1
    SLICE_X69Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[4]/Q
                         net (fo=2, routed)           0.109    -0.346    FILTR/FIR/R3/Q[4]
    SLICE_X68Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.301 r  FILTR/FIR/R3/reg_signal[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.301    FILTR/CTRL/reg_signal_reg[7][0]
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.231 r  FILTR/CTRL/reg_signal_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.231    FILTR/FIR/R4/D[4]
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    FILTR/FIR/R4/clk_out1
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X68Y96         FDCE (Hold_fdce_C_D)         0.105    -0.302    FILTR/FIR/R4/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.177%)  route 0.192ns (50.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.569    -0.595    U_AI/U_PWM/clk_out1
    SLICE_X63Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_PWM/r_reg_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.262    U_AI/U_PWM/Q[4]
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  U_AI/U_PWM/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U_AI/U_PWM/p_1_in__0[5]
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.841    -0.832    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092    -0.289    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.190ns (47.943%)  route 0.206ns (52.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.569    -0.595    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_PWM/r_reg_reg[6]/Q
                         net (fo=7, routed)           0.206    -0.248    U_AI/U_PWM/Q[6]
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.049    -0.199 r  U_AI/U_PWM/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    U_AI/U_PWM/p_1_in__0[8]
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.131    -0.272    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ADDR/address_standby_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/address_standby_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X54Y96         FDCE                                         r  ADDR/address_standby_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/address_standby_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.273    ADDR/address_standby[16]
    SLICE_X54Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  ADDR/MEM_i_5/O
                         net (fo=10, routed)          0.000    -0.228    ADDR/D[16]
    SLICE_X54Y96         FDCE                                         r  ADDR/address_standby_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.834    -0.839    ADDR/clk_out1
    SLICE_X54Y96         FDCE                                         r  ADDR/address_standby_reg[16]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.176    -0.424    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.120    -0.304    ADDR/address_standby_reg[16]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.412%)  route 0.206ns (52.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.569    -0.595    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_PWM/r_reg_reg[6]/Q
                         net (fo=7, routed)           0.206    -0.248    U_AI/U_PWM/Q[6]
    SLICE_X62Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.203 r  U_AI/U_PWM/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    U_AI/U_PWM/p_1_in__0[7]
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.121    -0.282    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       65.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.649ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.105ns  (logic 1.188ns (6.945%)  route 15.917ns (93.055%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.462    16.198    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.745    82.058    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.847    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                         -16.198    
  -------------------------------------------------------------------
                         slack                                 65.649    

Slack (MET) :             65.710ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        17.090ns  (logic 1.312ns (7.677%)  route 15.778ns (92.323%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 f  ADDR/MEM_i_6/O
                         net (fo=193, routed)         9.949    13.686    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[15]
    SLICE_X50Y160        LUT3 (Prop_lut3_I1_O)        0.124    13.810 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_114/O
                         net (fo=1, routed)           2.373    16.183    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_61
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.719    82.032    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.893    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.893    
                         arrival time                         -16.183    
  -------------------------------------------------------------------
                         slack                                 65.710    

Slack (MET) :             65.795ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.964ns  (logic 1.188ns (7.003%)  route 15.776ns (92.997%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.320    16.057    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.750    82.063    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.852    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.852    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                 65.795    

Slack (MET) :             65.810ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.955ns  (logic 1.188ns (7.007%)  route 15.767ns (92.993%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        12.312    16.049    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.756    82.069    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.858    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                 65.810    

Slack (MET) :             66.018ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.833ns  (logic 1.436ns (8.531%)  route 15.397ns (91.469%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         1.060     4.140    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.264 f  ADDR/MEM_i_5/O
                         net (fo=10, routed)          1.040     5.304    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X58Y97         LUT4 (Prop_lut4_I0_O)        0.124     5.428 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__1/i_/O
                         net (fo=17, routed)          8.545    13.973    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/ENA
    SLICE_X71Y38         LUT3 (Prop_lut3_I2_O)        0.124    14.097 r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           1.829    15.926    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_18
    RAMB36_X2Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.763    82.076    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.944    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.944    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                 66.018    

Slack (MET) :             66.155ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 1.188ns (7.153%)  route 15.420ns (92.847%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.964    15.701    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.754    82.067    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.856    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.856    
                         arrival time                         -15.701    
  -------------------------------------------------------------------
                         slack                                 66.155    

Slack (MET) :             66.221ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.492ns  (logic 1.188ns (7.203%)  route 15.304ns (92.797%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 82.018 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.849    15.586    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.705    82.018    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.499    
                         clock uncertainty           -0.176    82.322    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.807    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.807    
                         arrival time                         -15.586    
  -------------------------------------------------------------------
                         slack                                 66.221    

Slack (MET) :             66.646ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        16.066ns  (logic 1.188ns (7.394%)  route 14.878ns (92.606%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 82.016 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.423    15.160    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.703    82.016    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.497    
                         clock uncertainty           -0.176    82.320    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.805    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.805    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                 66.646    

Slack (MET) :             66.719ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.989ns  (logic 1.188ns (7.430%)  route 14.801ns (92.570%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 82.012 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.346    15.082    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.699    82.012    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.493    
                         clock uncertainty           -0.176    82.316    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.801    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.801    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                 66.719    

Slack (MET) :             66.926ns  (required time - arrival time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        15.777ns  (logic 1.188ns (7.530%)  route 14.589ns (92.470%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 82.007 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.633    -0.907    U_AI/U_EN/clk_out1
    SLICE_X63Y99         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=13, routed)          0.671     0.220    U_AI/U_EN/Q[0]
    SLICE_X64Y99         LUT3 (Prop_lut3_I0_O)        0.152     0.372 r  U_AI/U_EN/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=25, routed)          2.100     2.472    U_AI/U_MICRO/en_4
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.332     2.804 r  U_AI/U_MICRO/MEM_i_31/O
                         net (fo=1, routed)           0.151     2.955    U_AI/U_MICRO/sample_out_ready_signal
    SLICE_X55Y100        LUT6 (Prop_lut6_I4_O)        0.124     3.079 r  U_AI/U_MICRO/MEM_i_2/O
                         net (fo=194, routed)         0.533     3.613    ADDR/FSM_sequential_state_reg_reg[1]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.737 r  ADDR/MEM_i_6/O
                         net (fo=193, routed)        11.133    14.870    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.694    82.007    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.488    
                         clock uncertainty           -0.176    82.311    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.796    MEM/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.796    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                 66.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[4]/Q
                         net (fo=3, routed)           0.177    -0.278    HLD/D[4]
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[4]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.066    -0.316    HLD/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.200%)  route 0.185ns (56.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.270    HLD/D[3]
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[3]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.070    -0.312    HLD/reg_signal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.197%)  route 0.185ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[2]/Q
                         net (fo=3, routed)           0.185    -0.270    HLD/D[2]
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y95         FDCE                                         r  HLD/reg_signal_reg[2]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.066    -0.316    HLD/reg_signal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R3/clk_out1
    SLICE_X69Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[7]/Q
                         net (fo=1, routed)           0.095    -0.360    FILTR/FIR/R3/reg_signal_reg_n_1_[7]
    SLICE_X68Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  FILTR/FIR/R3/reg_signal[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.315    FILTR/CTRL/reg_signal_reg[7][3]
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.252 r  FILTR/CTRL/reg_signal_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.252    FILTR/FIR/R4/D[7]
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    FILTR/FIR/R4/clk_out1
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[7]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X68Y96         FDCE (Hold_fdce_C_D)         0.105    -0.302    FILTR/FIR/R4/reg_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 FILTR/FIR/R4/reg_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            HLD/reg_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.602%)  route 0.198ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R4/clk_out1
    SLICE_X68Y95         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R4/reg_signal_reg[0]/Q
                         net (fo=3, routed)           0.198    -0.257    HLD/D[0]
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    HLD/CLK
    SLICE_X65Y96         FDCE                                         r  HLD/reg_signal_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.070    -0.312    HLD/reg_signal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 FILTR/FIR/R3/reg_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTR/FIR/R4/reg_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.137%)  route 0.109ns (29.863%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.568    -0.596    FILTR/FIR/R3/clk_out1
    SLICE_X69Y96         FDCE                                         r  FILTR/FIR/R3/reg_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTR/FIR/R3/reg_signal_reg[4]/Q
                         net (fo=2, routed)           0.109    -0.346    FILTR/FIR/R3/Q[4]
    SLICE_X68Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.301 r  FILTR/FIR/R3/reg_signal[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.301    FILTR/CTRL/reg_signal_reg[7][0]
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.231 r  FILTR/CTRL/reg_signal_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.231    FILTR/FIR/R4/D[4]
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    FILTR/FIR/R4/clk_out1
    SLICE_X68Y96         FDCE                                         r  FILTR/FIR/R4/reg_signal_reg[4]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X68Y96         FDCE (Hold_fdce_C_D)         0.105    -0.302    FILTR/FIR/R4/reg_signal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.177%)  route 0.192ns (50.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.569    -0.595    U_AI/U_PWM/clk_out1
    SLICE_X63Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_PWM/r_reg_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.262    U_AI/U_PWM/Q[4]
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  U_AI/U_PWM/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U_AI/U_PWM/p_1_in__0[5]
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.841    -0.832    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092    -0.289    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.190ns (47.943%)  route 0.206ns (52.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.569    -0.595    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_PWM/r_reg_reg[6]/Q
                         net (fo=7, routed)           0.206    -0.248    U_AI/U_PWM/Q[6]
    SLICE_X62Y97         LUT5 (Prop_lut5_I2_O)        0.049    -0.199 r  U_AI/U_PWM/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    U_AI/U_PWM/p_1_in__0[8]
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.131    -0.272    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ADDR/address_standby_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ADDR/address_standby_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.564    -0.600    ADDR/clk_out1
    SLICE_X54Y96         FDCE                                         r  ADDR/address_standby_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  ADDR/address_standby_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.273    ADDR/address_standby[16]
    SLICE_X54Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  ADDR/MEM_i_5/O
                         net (fo=10, routed)          0.000    -0.228    ADDR/D[16]
    SLICE_X54Y96         FDCE                                         r  ADDR/address_standby_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.834    -0.839    ADDR/clk_out1
    SLICE_X54Y96         FDCE                                         r  ADDR/address_standby_reg[16]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.176    -0.424    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.120    -0.304    ADDR/address_standby_reg[16]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.412%)  route 0.206ns (52.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.569    -0.595    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U_AI/U_PWM/r_reg_reg[6]/Q
                         net (fo=7, routed)           0.206    -0.248    U_AI/U_PWM/Q[6]
    SLICE_X62Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.203 r  U_AI/U_PWM/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    U_AI/U_PWM/p_1_in__0[7]
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.121    -0.282    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       79.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.126ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.580ns (16.133%)  route 3.015ns (83.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.678    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.513    81.826    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X65Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.804    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.804    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                 79.126    

Slack (MET) :             79.126ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.580ns (16.133%)  route 3.015ns (83.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.678    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.513    81.826    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X65Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.804    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.804    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                 79.126    

Slack (MET) :             79.590ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X63Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X63Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.590    

Slack (MET) :             79.634ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.361    81.847    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.634    

Slack (MET) :             79.634ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.361    81.847    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.634    

Slack (MET) :             79.634ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.361    81.847    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.634    

Slack (MET) :             79.676ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.676    

Slack (MET) :             79.676ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.676    

Slack (MET) :             79.676ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.676    

Slack (MET) :             79.696ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.580ns (19.181%)  route 2.444ns (80.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.549     2.107    U_AI/U_PWM/AR[0]
    SLICE_X63Y98         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X63Y98         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 79.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.186ns (15.100%)  route 1.046ns (84.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.192     0.630    U_AI/U_PWM/AR[0]
    SLICE_X63Y98         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X63Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.342ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X63Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X63Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X63Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.186ns (12.765%)  route 1.271ns (87.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.418     0.856    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.841    -0.832    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.557    
    SLICE_X65Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.186ns (12.765%)  route 1.271ns (87.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.418     0.856    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.841    -0.832    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X65Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.505    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       79.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.126ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.580ns (16.133%)  route 3.015ns (83.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.678    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.513    81.826    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X65Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.804    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.804    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                 79.126    

Slack (MET) :             79.126ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.580ns (16.133%)  route 3.015ns (83.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.678    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.513    81.826    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X65Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.804    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.804    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                 79.126    

Slack (MET) :             79.590ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X63Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X63Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.590    

Slack (MET) :             79.634ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.361    81.847    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.634    

Slack (MET) :             79.634ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.361    81.847    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.634    

Slack (MET) :             79.634ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.361    81.847    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.634    

Slack (MET) :             79.676ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.676    

Slack (MET) :             79.676ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.676    

Slack (MET) :             79.676ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.676    

Slack (MET) :             79.696ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.580ns (19.181%)  route 2.444ns (80.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.549     2.107    U_AI/U_PWM/AR[0]
    SLICE_X63Y98         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X63Y98         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 79.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.186ns (15.100%)  route 1.046ns (84.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.192     0.630    U_AI/U_PWM/AR[0]
    SLICE_X63Y98         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X63Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X63Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X63Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X63Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.186ns (12.765%)  route 1.271ns (87.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.418     0.856    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.841    -0.832    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X65Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.473    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.186ns (12.765%)  route 1.271ns (87.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.418     0.856    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.841    -0.832    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X65Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.473    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.329    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       79.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.126ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.580ns (16.133%)  route 3.015ns (83.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.678    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.513    81.826    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X65Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.804    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.804    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                 79.126    

Slack (MET) :             79.126ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.580ns (16.133%)  route 3.015ns (83.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.678    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.513    81.826    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X65Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.804    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.804    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                 79.126    

Slack (MET) :             79.590ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X63Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X63Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.590    

Slack (MET) :             79.634ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.361    81.847    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.634    

Slack (MET) :             79.634ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.361    81.847    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.634    

Slack (MET) :             79.634ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.361    81.847    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.847    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.634    

Slack (MET) :             79.676ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.676    

Slack (MET) :             79.676ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.676    

Slack (MET) :             79.676ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.319    81.889    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.676    

Slack (MET) :             79.696ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.580ns (19.181%)  route 2.444ns (80.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.549     2.107    U_AI/U_PWM/AR[0]
    SLICE_X63Y98         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.176    82.208    
    SLICE_X63Y98         FDCE (Recov_fdce_C_CLR)     -0.405    81.803    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 79.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.186ns (15.100%)  route 1.046ns (84.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.192     0.630    U_AI/U_PWM/AR[0]
    SLICE_X63Y98         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X63Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X63Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X63Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X63Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.186ns (12.765%)  route 1.271ns (87.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.418     0.856    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.841    -0.832    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X65Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.473    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.186ns (12.765%)  route 1.271ns (87.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.418     0.856    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.841    -0.832    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X65Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.473    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.329    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       79.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.137ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.580ns (16.133%)  route 3.015ns (83.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.678    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.513    81.826    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.166    82.220    
    SLICE_X65Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.815    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         81.815    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                 79.137    

Slack (MET) :             79.137ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.580ns (16.133%)  route 3.015ns (83.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          1.121     2.678    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.513    81.826    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.166    82.220    
    SLICE_X65Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.815    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.815    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                 79.137    

Slack (MET) :             79.601ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X63Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X63Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.814    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.601    

Slack (MET) :             79.645ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.361    81.858    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.645    

Slack (MET) :             79.645ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.361    81.858    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.645    

Slack (MET) :             79.645ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.361    81.858    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.645    

Slack (MET) :             79.687ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.319    81.900    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.900    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.687    

Slack (MET) :             79.687ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.319    81.900    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         81.900    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.687    

Slack (MET) :             79.687ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.580ns (18.532%)  route 2.550ns (81.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.655     2.213    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X62Y97         FDCE (Recov_fdce_C_CLR)     -0.319    81.900    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.900    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 79.687    

Slack (MET) :             79.707ns  (required time - arrival time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.580ns (19.181%)  route 2.444ns (80.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 81.825 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.623    -0.917    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          1.894     1.434    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.558 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.549     2.107    U_AI/U_PWM/AR[0]
    SLICE_X63Y98         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         1.512    81.825    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.559    82.385    
                         clock uncertainty           -0.166    82.219    
    SLICE_X63Y98         FDCE (Recov_fdce_C_CLR)     -0.405    81.814    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 79.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.186ns (15.100%)  route 1.046ns (84.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.192     0.630    U_AI/U_PWM/AR[0]
    SLICE_X63Y98         FDCE                                         f  U_AI/U_PWM/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X63Y98         FDCE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X63Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[7]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X62Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X62Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.342ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.389%)  route 1.107ns (85.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.253     0.691    U_AI/U_PWM/AR[0]
    SLICE_X63Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.840    -0.833    U_AI/U_PWM/clk_out1
    SLICE_X63Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X63Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.186ns (12.765%)  route 1.271ns (87.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.418     0.856    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/buf_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.841    -0.832    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.275    -0.557    
    SLICE_X65Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 ADDR/btnr_pressed_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.186ns (12.765%)  route 1.271ns (87.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.563    -0.601    ADDR/clk_out1
    SLICE_X52Y90         FDCE                                         r  ADDR/btnr_pressed_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  ADDR/btnr_pressed_reg_reg/Q
                         net (fo=29, routed)          0.853     0.393    ADDR/playing_s
    SLICE_X65Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.438 f  ADDR/buf_reg_i_2/O
                         net (fo=10, routed)          0.418     0.856    U_AI/U_PWM/AR[0]
    SLICE_X65Y97         FDCE                                         f  U_AI/U_PWM/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=528, routed)         0.841    -0.832    U_AI/U_PWM/clk_out1
    SLICE_X65Y97         FDCE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X65Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.505    





