--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ParallelTest_Top.twx ParallelTest_Top.ncd -o
ParallelTest_Top.twr ParallelTest_Top.pcf

Design file:              ParallelTest_Top.ncd
Physical constraint file: ParallelTest_Top.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
CS_CPU          |    0.418(R)|    0.841(R)|CLK_IBUF          |   0.000|
DATA_FROM_CPU<0>|    0.707(R)|    0.612(R)|CLK_IBUF          |   0.000|
DATA_FROM_CPU<1>|    0.752(R)|    0.576(R)|CLK_IBUF          |   0.000|
DATA_FROM_CPU<2>|    0.889(R)|    0.465(R)|CLK_IBUF          |   0.000|
DATA_FROM_CPU<3>|    0.791(R)|    0.544(R)|CLK_IBUF          |   0.000|
DATA_FROM_CPU<4>|    0.579(R)|    0.717(R)|CLK_IBUF          |   0.000|
DATA_FROM_CPU<5>|    0.540(R)|    0.748(R)|CLK_IBUF          |   0.000|
DATA_FROM_CPU<6>|    0.595(R)|    0.704(R)|CLK_IBUF          |   0.000|
DATA_FROM_CPU<7>|    0.915(R)|    0.449(R)|CLK_IBUF          |   0.000|
RX              |    2.044(R)|    0.808(R)|CLK_IBUF          |   0.000|
----------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LATCH       |    6.035(R)|CLK_IBUF          |   0.000|
SHIFT       |    7.983(R)|CLK_IBUF          |   0.000|
SUPP        |    9.155(R)|CLK_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   15.066|    2.653|   13.242|   10.313|
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 01 16:22:49 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



