--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/cal/Webpack/bin/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml controller.twx controller.ncd -o controller.twr
controller.pcf

Design file:              controller.ncd
Physical constraint file: controller.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clck to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dac<0>      |        10.298(R)|      SLOW  |         5.665(R)|      FAST  |clck_BUFGP        |   0.000|
dac<1>      |        10.298(R)|      SLOW  |         5.665(R)|      FAST  |clck_BUFGP        |   0.000|
dac<2>      |        10.084(R)|      SLOW  |         5.501(R)|      FAST  |clck_BUFGP        |   0.000|
dac<3>      |        10.245(R)|      SLOW  |         5.598(R)|      FAST  |clck_BUFGP        |   0.000|
dac<4>      |         8.753(R)|      SLOW  |         4.654(R)|      FAST  |clck_BUFGP        |   0.000|
dac<5>      |         8.431(R)|      SLOW  |         4.460(R)|      FAST  |clck_BUFGP        |   0.000|
dac<6>      |         8.592(R)|      SLOW  |         4.557(R)|      FAST  |clck_BUFGP        |   0.000|
dac<7>      |         8.427(R)|      SLOW  |         4.482(R)|      FAST  |clck_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clck
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clck           |    2.875|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
notes<0>       |dac<0>         |   10.993|
notes<0>       |dac<1>         |   10.993|
notes<0>       |dac<2>         |   10.779|
notes<0>       |dac<3>         |   10.940|
notes<0>       |dac<4>         |    9.448|
notes<0>       |dac<5>         |    9.126|
notes<0>       |dac<6>         |    9.287|
notes<0>       |dac<7>         |    9.122|
---------------+---------------+---------+


Analysis completed Sun May 24 14:56:41 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



