#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  2 10:41:53 2020
# Process ID: 15084
# Current directory: C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log two_to_four_decoder_lab03.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source two_to_four_decoder_lab03.tcl -notrace
# Log file: C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.runs/impl_1/two_to_four_decoder_lab03.vdi
# Journal file: C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source two_to_four_decoder_lab03.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 424.785 ; gain = 127.836
Command: link_design -top two_to_four_decoder_lab03 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 718.410 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc]
WARNING: [Vivado 12-584] No ports matched 'i0'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i0'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i1'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i1'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_one_mux_XDC.xdc]
Parsing XDC File [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc]
WARNING: [Vivado 12-584] No ports matched 'r[0]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[0]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[1]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[1]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[2]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[2]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[3]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[3]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcode[0]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcode[0]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcode[1]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcode[1]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcode[2]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcode[2]'. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/priority_encoder_lab03_XDC.xdc]
Parsing XDC File [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_four_decoder_lab03_XDC.xdc]
Finished Parsing XDC File [C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.srcs/constrs_1/new/two_to_four_decoder_lab03_XDC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 22 Warnings, 22 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 832.012 ; gain = 402.152
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 832.012 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19596417a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1339.879 ; gain = 507.867

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19596417a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1533.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19596417a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1533.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19596417a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1533.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 19596417a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1533.367 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19596417a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1533.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19596417a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1533.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1533.367 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19596417a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1533.367 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19596417a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1533.367 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19596417a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1533.367 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1533.367 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19596417a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1533.367 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 22 Warnings, 22 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1533.367 ; gain = 701.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1533.367 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1533.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.runs/impl_1/two_to_four_decoder_lab03_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file two_to_four_decoder_lab03_drc_opted.rpt -pb two_to_four_decoder_lab03_drc_opted.pb -rpx two_to_four_decoder_lab03_drc_opted.rpx
Command: report_drc -file two_to_four_decoder_lab03_drc_opted.rpt -pb two_to_four_decoder_lab03_drc_opted.pb -rpx two_to_four_decoder_lab03_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.runs/impl_1/two_to_four_decoder_lab03_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1533.367 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 125a28293

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1533.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1533.367 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 125a28293

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17b5dcbca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17b5dcbca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1541.195 ; gain = 7.828
Phase 1 Placer Initialization | Checksum: 17b5dcbca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17b5dcbca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 155fd3dd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1541.195 ; gain = 7.828
Phase 2 Global Placement | Checksum: 155fd3dd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 155fd3dd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2136caefe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dc5c4b27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dc5c4b27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12546e2ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12546e2ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12546e2ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.195 ; gain = 7.828
Phase 3 Detail Placement | Checksum: 12546e2ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 12546e2ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12546e2ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12546e2ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.195 ; gain = 7.828

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1541.195 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 12546e2ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.195 ; gain = 7.828
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12546e2ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.195 ; gain = 7.828
Ending Placer Task | Checksum: ff60bcd7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.195 ; gain = 7.828
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 23 Warnings, 22 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1541.195 ; gain = 7.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1541.195 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1549.297 ; gain = 8.102
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.runs/impl_1/two_to_four_decoder_lab03_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file two_to_four_decoder_lab03_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1549.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file two_to_four_decoder_lab03_utilization_placed.rpt -pb two_to_four_decoder_lab03_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file two_to_four_decoder_lab03_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1549.297 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 23 Warnings, 22 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1549.297 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1563.484 ; gain = 14.188
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.runs/impl_1/two_to_four_decoder_lab03_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 40d8f350 ConstDB: 0 ShapeSum: be87c987 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12cdab78c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 1648.926 ; gain = 73.398
Post Restoration Checksum: NetGraph: c19ac7ca NumContArr: 6b3fefc2 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12cdab78c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 1654.910 ; gain = 79.383

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12cdab78c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 1654.910 ; gain = 79.383
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 19aba31b8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1656.309 ; gain = 80.781

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cef3e745

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1658.301 ; gain = 82.773

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 36510ceb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1658.301 ; gain = 82.773
Phase 4 Rip-up And Reroute | Checksum: 36510ceb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1658.301 ; gain = 82.773

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 36510ceb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1658.301 ; gain = 82.773

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 36510ceb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1658.301 ; gain = 82.773
Phase 6 Post Hold Fix | Checksum: 36510ceb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1658.301 ; gain = 82.773

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00621861 %
  Global Horizontal Routing Utilization  = 0.00234253 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 17.1171%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 36510ceb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1658.301 ; gain = 82.773

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 36510ceb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1660.309 ; gain = 84.781

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 78854642

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1660.309 ; gain = 84.781
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1660.309 ; gain = 84.781

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 23 Warnings, 22 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 1660.309 ; gain = 96.824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.309 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1670.188 ; gain = 9.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.runs/impl_1/two_to_four_decoder_lab03_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file two_to_four_decoder_lab03_drc_routed.rpt -pb two_to_four_decoder_lab03_drc_routed.pb -rpx two_to_four_decoder_lab03_drc_routed.rpx
Command: report_drc -file two_to_four_decoder_lab03_drc_routed.rpt -pb two_to_four_decoder_lab03_drc_routed.pb -rpx two_to_four_decoder_lab03_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.runs/impl_1/two_to_four_decoder_lab03_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file two_to_four_decoder_lab03_methodology_drc_routed.rpt -pb two_to_four_decoder_lab03_methodology_drc_routed.pb -rpx two_to_four_decoder_lab03_methodology_drc_routed.rpx
Command: report_methodology -file two_to_four_decoder_lab03_methodology_drc_routed.rpt -pb two_to_four_decoder_lab03_methodology_drc_routed.pb -rpx two_to_four_decoder_lab03_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.runs/impl_1/two_to_four_decoder_lab03_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file two_to_four_decoder_lab03_power_routed.rpt -pb two_to_four_decoder_lab03_power_summary_routed.pb -rpx two_to_four_decoder_lab03_power_routed.rpx
Command: report_power -file two_to_four_decoder_lab03_power_routed.rpt -pb two_to_four_decoder_lab03_power_summary_routed.pb -rpx two_to_four_decoder_lab03_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 24 Warnings, 22 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file two_to_four_decoder_lab03_route_status.rpt -pb two_to_four_decoder_lab03_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file two_to_four_decoder_lab03_timing_summary_routed.rpt -pb two_to_four_decoder_lab03_timing_summary_routed.pb -rpx two_to_four_decoder_lab03_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file two_to_four_decoder_lab03_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file two_to_four_decoder_lab03_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file two_to_four_decoder_lab03_bus_skew_routed.rpt -pb two_to_four_decoder_lab03_bus_skew_routed.pb -rpx two_to_four_decoder_lab03_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force two_to_four_decoder_lab03.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./two_to_four_decoder_lab03.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Vetle/OneDrive/Skrivebord/Lab03_Vivado/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Mar  2 10:44:33 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 26 Warnings, 22 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2097.207 ; gain = 402.055
INFO: [Common 17-206] Exiting Vivado at Mon Mar  2 10:44:33 2020...
