
WT_Move.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001b0  00800100  00002380  00002414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002380  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000cc  008002b0  008002b0  000025c4  2**0
                  ALLOC
  3 .debug_aranges 000001c0  00000000  00000000  000025c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000a9c  00000000  00000000  00002784  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000036d5  00000000  00000000  00003220  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000016d0  00000000  00000000  000068f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000268e  00000000  00000000  00007fc5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000640  00000000  00000000  0000a654  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000cd9  00000000  00000000  0000ac94  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000122c  00000000  00000000  0000b96d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000080  00000000  00000000  0000cb99  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
       4:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       c:	0c 94 06 04 	jmp	0x80c	; 0x80c <__vector_3>
      10:	0c 94 31 04 	jmp	0x862	; 0x862 <__vector_4>
      14:	0c 94 75 05 	jmp	0xaea	; 0xaea <__vector_5>
      18:	0c 94 4b 04 	jmp	0x896	; 0x896 <__vector_6>
      1c:	0c 94 5b 04 	jmp	0x8b6	; 0x8b6 <__vector_7>
      20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      34:	0c 94 95 04 	jmp	0x92a	; 0x92a <__vector_13>
      38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      50:	0c 94 28 0a 	jmp	0x1450	; 0x1450 <__vector_20>
      54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      68:	0c 94 1c 09 	jmp	0x1238	; 0x1238 <__vector_26>
      6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      70:	0c 94 ef 0a 	jmp	0x15de	; 0x15de <__vector_28>
      74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
      7c:	11 24       	eor	r1, r1
      7e:	1f be       	out	0x3f, r1	; 63
      80:	cf ef       	ldi	r28, 0xFF	; 255
      82:	d0 e1       	ldi	r29, 0x10	; 16
      84:	de bf       	out	0x3e, r29	; 62
      86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
      88:	12 e0       	ldi	r17, 0x02	; 2
      8a:	a0 e0       	ldi	r26, 0x00	; 0
      8c:	b1 e0       	ldi	r27, 0x01	; 1
      8e:	e0 e8       	ldi	r30, 0x80	; 128
      90:	f3 e2       	ldi	r31, 0x23	; 35
      92:	02 c0       	rjmp	.+4      	; 0x98 <.do_copy_data_start>

00000094 <.do_copy_data_loop>:
      94:	05 90       	lpm	r0, Z+
      96:	0d 92       	st	X+, r0

00000098 <.do_copy_data_start>:
      98:	a0 3b       	cpi	r26, 0xB0	; 176
      9a:	b1 07       	cpc	r27, r17
      9c:	d9 f7       	brne	.-10     	; 0x94 <.do_copy_data_loop>

0000009e <__do_clear_bss>:
      9e:	13 e0       	ldi	r17, 0x03	; 3
      a0:	a0 eb       	ldi	r26, 0xB0	; 176
      a2:	b2 e0       	ldi	r27, 0x02	; 2
      a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
      a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
      a8:	ac 37       	cpi	r26, 0x7C	; 124
      aa:	b1 07       	cpc	r27, r17
      ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
      ae:	0e 94 49 01 	call	0x292	; 0x292 <main>
      b2:	0c 94 be 11 	jmp	0x237c	; 0x237c <_exit>

000000b6 <__bad_interrupt>:
      b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <Drive_autonomous>:
		  }

  }

void Drive_autonomous(void)
  { 
      ba:	0f 93       	push	r16

   	if (getStopwatch6() > 2000)
      bc:	80 91 73 03 	lds	r24, 0x0373
      c0:	90 91 74 03 	lds	r25, 0x0374
      c4:	81 5d       	subi	r24, 0xD1	; 209
      c6:	97 40       	sbci	r25, 0x07	; 7
      c8:	a8 f0       	brcs	.+42     	; 0xf4 <Drive_autonomous+0x3a>
  	  {
		I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_FORWARD_LEFT, 90, 0); 
      ca:	8a e0       	ldi	r24, 0x0A	; 10
      cc:	60 e0       	ldi	r22, 0x00	; 0
      ce:	42 e0       	ldi	r20, 0x02	; 2
      d0:	2a e5       	ldi	r18, 0x5A	; 90
      d2:	00 e0       	ldi	r16, 0x00	; 0
      d4:	0e 94 a2 08 	call	0x1144	; 0x1144 <I2CTWI_transmit4Bytes>
		setStopwatch6(0);
      d8:	10 92 74 03 	sts	0x0374, r1
      dc:	10 92 73 03 	sts	0x0373, r1
		stopStopwatch6();
      e0:	80 91 68 03 	lds	r24, 0x0368
      e4:	8f 7d       	andi	r24, 0xDF	; 223
      e6:	80 93 68 03 	sts	0x0368, r24
		Obstacle_Right = false; 
      ea:	10 92 25 03 	sts	0x0325, r1
		Obstacle_Left = false; 
      ee:	10 92 26 03 	sts	0x0326, r1
      f2:	3e c0       	rjmp	.+124    	; 0x170 <Drive_autonomous+0xb6>
	  }

	else if (Sensor.BUMPER_R || Sensor.ACS_R || Sensor.ACS_RF || Obstacle_Right)
      f4:	90 91 27 03 	lds	r25, 0x0327
      f8:	89 2f       	mov	r24, r25
      fa:	85 71       	andi	r24, 0x15	; 21
      fc:	21 f4       	brne	.+8      	; 0x106 <Drive_autonomous+0x4c>
      fe:	80 91 25 03 	lds	r24, 0x0325
     102:	88 23       	and	r24, r24
     104:	a1 f0       	breq	.+40     	; 0x12e <Drive_autonomous+0x74>
	  {
	  	startStopwatch6();
     106:	80 91 68 03 	lds	r24, 0x0368
     10a:	80 62       	ori	r24, 0x20	; 32
     10c:	80 93 68 03 	sts	0x0368, r24
 		if (Obstacle_Right )I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_BACKWARD_RIGHT, 126, 6); 
     110:	80 91 25 03 	lds	r24, 0x0325
     114:	88 23       	and	r24, r24
     116:	39 f0       	breq	.+14     	; 0x126 <Drive_autonomous+0x6c>
     118:	8a e0       	ldi	r24, 0x0A	; 10
     11a:	60 e0       	ldi	r22, 0x00	; 0
     11c:	45 e0       	ldi	r20, 0x05	; 5
     11e:	2e e7       	ldi	r18, 0x7E	; 126
     120:	06 e0       	ldi	r16, 0x06	; 6
     122:	0e 94 a2 08 	call	0x1144	; 0x1144 <I2CTWI_transmit4Bytes>
		Obstacle_Right = true; 
     126:	81 e0       	ldi	r24, 0x01	; 1
     128:	80 93 25 03 	sts	0x0325, r24
     12c:	21 c0       	rjmp	.+66     	; 0x170 <Drive_autonomous+0xb6>
	  }

	 else if (Sensor.BUMPER_L || 	Sensor.ACS_L || Sensor.ACS_LF || Obstacle_Left)
     12e:	9a 72       	andi	r25, 0x2A	; 42
     130:	21 f4       	brne	.+8      	; 0x13a <Drive_autonomous+0x80>
     132:	80 91 26 03 	lds	r24, 0x0326
     136:	88 23       	and	r24, r24
     138:	a1 f0       	breq	.+40     	; 0x162 <Drive_autonomous+0xa8>
      {
	 	startStopwatch6();
     13a:	80 91 68 03 	lds	r24, 0x0368
     13e:	80 62       	ori	r24, 0x20	; 32
     140:	80 93 68 03 	sts	0x0368, r24
		if (Obstacle_Left)	I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_BACKWARD_LEFT, 126, 6); 
     144:	80 91 26 03 	lds	r24, 0x0326
     148:	88 23       	and	r24, r24
     14a:	39 f0       	breq	.+14     	; 0x15a <Drive_autonomous+0xa0>
     14c:	8a e0       	ldi	r24, 0x0A	; 10
     14e:	60 e0       	ldi	r22, 0x00	; 0
     150:	44 e0       	ldi	r20, 0x04	; 4
     152:	2e e7       	ldi	r18, 0x7E	; 126
     154:	06 e0       	ldi	r16, 0x06	; 6
     156:	0e 94 a2 08 	call	0x1144	; 0x1144 <I2CTWI_transmit4Bytes>
		Obstacle_Left = true; 
     15a:	81 e0       	ldi	r24, 0x01	; 1
     15c:	80 93 26 03 	sts	0x0326, r24
     160:	07 c0       	rjmp	.+14     	; 0x170 <Drive_autonomous+0xb6>
	  }
	
	 else I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_FORWARD_LEFT, 90, 0); 
     162:	8a e0       	ldi	r24, 0x0A	; 10
     164:	60 e0       	ldi	r22, 0x00	; 0
     166:	42 e0       	ldi	r20, 0x02	; 2
     168:	2a e5       	ldi	r18, 0x5A	; 90
     16a:	00 e0       	ldi	r16, 0x00	; 0
     16c:	0e 94 a2 08 	call	0x1144	; 0x1144 <I2CTWI_transmit4Bytes>

  }
     170:	0f 91       	pop	r16
     172:	08 95       	ret

00000174 <task_Application_Timeout>:
	Sensor.ACS_LF = ACS_Check_Front_Left();	

  }

void task_Application_Timeout (void)
  {
     174:	0f 93       	push	r16
	if(getStopwatch5() > 1000)
     176:	80 91 71 03 	lds	r24, 0x0371
     17a:	90 91 72 03 	lds	r25, 0x0372
     17e:	89 5e       	subi	r24, 0xE9	; 233
     180:	93 40       	sbci	r25, 0x03	; 3
     182:	38 f0       	brcs	.+14     	; 0x192 <task_Application_Timeout+0x1e>
	  	  {
			I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_STOP_ALL, 0, 0);
     184:	8a e0       	ldi	r24, 0x0A	; 10
     186:	60 e0       	ldi	r22, 0x00	; 0
     188:	41 e0       	ldi	r20, 0x01	; 1
     18a:	20 e0       	ldi	r18, 0x00	; 0
     18c:	00 e0       	ldi	r16, 0x00	; 0
     18e:	0e 94 a2 08 	call	0x1144	; 0x1144 <I2CTWI_transmit4Bytes>
		  }

  }
     192:	0f 91       	pop	r16
     194:	08 95       	ret

00000196 <Drive_Control>:
uint8_t messageBuf[20]; 			// Buffer for I2C Data
uint8_t NumberOfI2Cerrors = 0;


void Drive_Control (char Direction, char Speed, char Angle)
  {
     196:	0f 93       	push	r16
     198:	26 2f       	mov	r18, r22
     19a:	04 2f       	mov	r16, r20
  	  Autonomous = false; 
     19c:	10 92 24 03 	sts	0x0324, r1
   	  switch (Direction)
     1a0:	82 30       	cpi	r24, 0x02	; 2
     1a2:	b1 f0       	breq	.+44     	; 0x1d0 <Drive_Control+0x3a>
     1a4:	83 30       	cpi	r24, 0x03	; 3
     1a6:	28 f4       	brcc	.+10     	; 0x1b2 <Drive_Control+0x1c>
     1a8:	88 23       	and	r24, r24
     1aa:	51 f0       	breq	.+20     	; 0x1c0 <Drive_Control+0x2a>
     1ac:	81 30       	cpi	r24, 0x01	; 1
     1ae:	09 f5       	brne	.+66     	; 0x1f2 <Drive_Control+0x5c>
     1b0:	0b c0       	rjmp	.+22     	; 0x1c8 <Drive_Control+0x32>
     1b2:	84 30       	cpi	r24, 0x04	; 4
     1b4:	a9 f0       	breq	.+42     	; 0x1e0 <Drive_Control+0x4a>
     1b6:	84 30       	cpi	r24, 0x04	; 4
     1b8:	78 f0       	brcs	.+30     	; 0x1d8 <Drive_Control+0x42>
     1ba:	86 30       	cpi	r24, 0x06	; 6
     1bc:	d1 f4       	brne	.+52     	; 0x1f2 <Drive_Control+0x5c>
     1be:	16 c0       	rjmp	.+44     	; 0x1ec <Drive_Control+0x56>
       	 {
		  case 0: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_STOP_ALL, 			Speed, Angle); break;
     1c0:	8a e0       	ldi	r24, 0x0A	; 10
     1c2:	60 e0       	ldi	r22, 0x00	; 0
     1c4:	41 e0       	ldi	r20, 0x01	; 1
     1c6:	0f c0       	rjmp	.+30     	; 0x1e6 <Drive_Control+0x50>
	 	  case 1: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_FORWARD_LEFT, Speed, Angle); break;
     1c8:	8a e0       	ldi	r24, 0x0A	; 10
     1ca:	60 e0       	ldi	r22, 0x00	; 0
     1cc:	42 e0       	ldi	r20, 0x02	; 2
     1ce:	0b c0       	rjmp	.+22     	; 0x1e6 <Drive_Control+0x50>
		  case 2: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_FORWARD_RIGHT, Speed, Angle); break;
     1d0:	8a e0       	ldi	r24, 0x0A	; 10
     1d2:	60 e0       	ldi	r22, 0x00	; 0
     1d4:	43 e0       	ldi	r20, 0x03	; 3
     1d6:	07 c0       	rjmp	.+14     	; 0x1e6 <Drive_Control+0x50>
		  case 3: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_BACKWARD_LEFT, Speed, Angle); break;
     1d8:	8a e0       	ldi	r24, 0x0A	; 10
     1da:	60 e0       	ldi	r22, 0x00	; 0
     1dc:	44 e0       	ldi	r20, 0x04	; 4
     1de:	03 c0       	rjmp	.+6      	; 0x1e6 <Drive_Control+0x50>
		  case 4: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_BACKWARD_RIGHT, Speed, Angle); break;
     1e0:	8a e0       	ldi	r24, 0x0A	; 10
     1e2:	60 e0       	ldi	r22, 0x00	; 0
     1e4:	45 e0       	ldi	r20, 0x05	; 5
     1e6:	0e 94 a2 08 	call	0x1144	; 0x1144 <I2CTWI_transmit4Bytes>
     1ea:	03 c0       	rjmp	.+6      	; 0x1f2 <Drive_Control+0x5c>
		  case 6: Autonomous = true; break;
     1ec:	81 e0       	ldi	r24, 0x01	; 1
     1ee:	80 93 24 03 	sts	0x0324, r24
		}
  }
     1f2:	0f 91       	pop	r16
     1f4:	08 95       	ret

000001f6 <task_Sensors>:



void task_Sensors (void)/* BS ** Commentaar ?*/
  {
	Sensor.BUMPER_R = get_bumper_right();
     1f6:	0e 94 47 04 	call	0x88e	; 0x88e <get_bumper_right>
     1fa:	81 70       	andi	r24, 0x01	; 1
     1fc:	90 91 27 03 	lds	r25, 0x0327
     200:	9e 7f       	andi	r25, 0xFE	; 254
     202:	98 2b       	or	r25, r24
     204:	90 93 27 03 	sts	0x0327, r25
	Sensor.BUMPER_L = get_bumper_left();
     208:	0e 94 42 04 	call	0x884	; 0x884 <get_bumper_left>
     20c:	81 70       	andi	r24, 0x01	; 1
     20e:	88 0f       	add	r24, r24
     210:	90 91 27 03 	lds	r25, 0x0327
     214:	9d 7f       	andi	r25, 0xFD	; 253
     216:	98 2b       	or	r25, r24
     218:	90 93 27 03 	sts	0x0327, r25
	Sensor.ACS_R = ACS_Check_Right();
     21c:	0e 94 86 03 	call	0x70c	; 0x70c <ACS_Check_Right>
     220:	81 70       	andi	r24, 0x01	; 1
     222:	88 0f       	add	r24, r24
     224:	88 0f       	add	r24, r24
     226:	90 91 27 03 	lds	r25, 0x0327
     22a:	9b 7f       	andi	r25, 0xFB	; 251
     22c:	98 2b       	or	r25, r24
     22e:	90 93 27 03 	sts	0x0327, r25
	mSleep(1);
     232:	81 e0       	ldi	r24, 0x01	; 1
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	0e 94 2d 05 	call	0xa5a	; 0xa5a <mSleep>
	Sensor.ACS_L = ACS_Check_Left();
     23a:	0e 94 06 03 	call	0x60c	; 0x60c <ACS_Check_Left>
     23e:	81 70       	andi	r24, 0x01	; 1
     240:	88 0f       	add	r24, r24
     242:	88 0f       	add	r24, r24
     244:	88 0f       	add	r24, r24
     246:	90 91 27 03 	lds	r25, 0x0327
     24a:	97 7f       	andi	r25, 0xF7	; 247
     24c:	98 2b       	or	r25, r24
     24e:	90 93 27 03 	sts	0x0327, r25
	mSleep(1);
     252:	81 e0       	ldi	r24, 0x01	; 1
     254:	90 e0       	ldi	r25, 0x00	; 0
     256:	0e 94 2d 05 	call	0xa5a	; 0xa5a <mSleep>
	Sensor.ACS_RF = ACS_Check_Front_Right();
     25a:	0e 94 c6 03 	call	0x78c	; 0x78c <ACS_Check_Front_Right>
     25e:	81 70       	andi	r24, 0x01	; 1
     260:	82 95       	swap	r24
     262:	80 7f       	andi	r24, 0xF0	; 240
     264:	90 91 27 03 	lds	r25, 0x0327
     268:	9f 7e       	andi	r25, 0xEF	; 239
     26a:	98 2b       	or	r25, r24
     26c:	90 93 27 03 	sts	0x0327, r25
	mSleep(1);
     270:	81 e0       	ldi	r24, 0x01	; 1
     272:	90 e0       	ldi	r25, 0x00	; 0
     274:	0e 94 2d 05 	call	0xa5a	; 0xa5a <mSleep>
	Sensor.ACS_LF = ACS_Check_Front_Left();	
     278:	0e 94 46 03 	call	0x68c	; 0x68c <ACS_Check_Front_Left>
     27c:	81 70       	andi	r24, 0x01	; 1
     27e:	82 95       	swap	r24
     280:	88 0f       	add	r24, r24
     282:	80 7e       	andi	r24, 0xE0	; 224
     284:	90 91 27 03 	lds	r25, 0x0327
     288:	9f 7d       	andi	r25, 0xDF	; 223
     28a:	98 2b       	or	r25, r24
     28c:	90 93 27 03 	sts	0x0327, r25

  }
     290:	08 95       	ret

00000292 <main>:
//  Main loop																		//
//																					//
//////////////////////////////////////////////////////////////////////////////////////

int main (void)
  {
     292:	1f 93       	push	r17
	//////////////////////////////
	//   Configuration          //
	//////////////////////////////
	
	portInit();							//Set Input and Outputs
     294:	12 b8       	out	0x02, r1	; 2
     296:	8b e1       	ldi	r24, 0x1B	; 27
     298:	85 b9       	out	0x05, r24	; 5
     29a:	8c ef       	ldi	r24, 0xFC	; 252
     29c:	88 b9       	out	0x08, r24	; 8
     29e:	81 e7       	ldi	r24, 0x71	; 113
     2a0:	8b b9       	out	0x0b, r24	; 11
     2a2:	11 b8       	out	0x01, r1	; 1
     2a4:	8b eb       	ldi	r24, 0xBB	; 187
     2a6:	84 b9       	out	0x04, r24	; 4
     2a8:	80 ec       	ldi	r24, 0xC0	; 192
     2aa:	87 b9       	out	0x07, r24	; 7
     2ac:	8a e7       	ldi	r24, 0x7A	; 122
     2ae:	8a b9       	out	0x0a, r24	; 10

	USART0_Init(9600);					//Init USART0 
     2b0:	60 e8       	ldi	r22, 0x80	; 128
     2b2:	75 e2       	ldi	r23, 0x25	; 37
     2b4:	80 e0       	ldi	r24, 0x00	; 0
     2b6:	90 e0       	ldi	r25, 0x00	; 0
     2b8:	0e 94 96 09 	call	0x132c	; 0x132c <USART0_Init>

	USART1_Init(9600);					//Init USART1
     2bc:	60 e8       	ldi	r22, 0x80	; 128
     2be:	75 e2       	ldi	r23, 0x25	; 37
     2c0:	80 e0       	ldi	r24, 0x00	; 0
     2c2:	90 e0       	ldi	r25, 0x00	; 0
     2c4:	0e 94 ba 09 	call	0x1374	; 0x1374 <USART1_Init>

	Timer1_Init();						//Init Timer1
     2c8:	0e 94 84 04 	call	0x908	; 0x908 <Timer1_Init>

	I2CTWI_initMaster(200);				//Init I2C as master (100kHz clock)
     2cc:	8a e2       	ldi	r24, 0x2A	; 42
     2ce:	0e 94 3f 06 	call	0xc7e	; 0xc7e <__I2CTWI_initMaster>
	
	ADC_Init();
     2d2:	0e 94 ab 02 	call	0x556	; 0x556 <ADC_Init>

	initACS();
     2d6:	0e 94 fe 02 	call	0x5fc	; 0x5fc <initACS>

	PCMSK3 |= (1 << PCINT31);			/* BS ** Commentaar ?*/
     2da:	80 91 73 00 	lds	r24, 0x0073
     2de:	80 68       	ori	r24, 0x80	; 128
     2e0:	80 93 73 00 	sts	0x0073, r24
  	PCICR |= (1 << PCIE3);
     2e4:	80 91 68 00 	lds	r24, 0x0068
     2e8:	88 60       	ori	r24, 0x08	; 8
     2ea:	80 93 68 00 	sts	0x0068, r24
	EICRA = (1<<ISC21)|(0<<ISC20);
     2ee:	80 e2       	ldi	r24, 0x20	; 32
     2f0:	80 93 69 00 	sts	0x0069, r24
	EIMSK = (1<<INT2);	
     2f4:	84 e0       	ldi	r24, 0x04	; 4
     2f6:	8d bb       	out	0x1d, r24	; 29

	//SPCR = (0<<SPIE) | (1<<SPE) | (1<<MSTR) | (1<<SPR0) | (1<<SPR1) | (0<<CPOL) | (0<<CPHA);
	
	sei();								// Enable interrupt	
     2f8:	78 94       	sei
	
	/////////////////////////////
	//   Start_Up functions    //
	/////////////////////////////
	
	Timer1_Start();									//Start Timer 1 (Enable Stopwatches and delay functions)
     2fa:	0e 94 90 04 	call	0x920	; 0x920 <Timer1_Start>

	StartUp_Ledblinking();							//By start-up led blinking
     2fe:	0e 94 5d 02 	call	0x4ba	; 0x4ba <StartUp_Ledblinking>

	mSleep(500);
     302:	84 ef       	ldi	r24, 0xF4	; 244
     304:	91 e0       	ldi	r25, 0x01	; 1
     306:	0e 94 2d 05 	call	0xa5a	; 0xa5a <mSleep>

	USART0_WriteString("Gestart Wild Thumper");		//Write to Uart
     30a:	80 e0       	ldi	r24, 0x00	; 0
     30c:	91 e0       	ldi	r25, 0x01	; 1
     30e:	0e 94 ff 09 	call	0x13fe	; 0x13fe <USART0_WriteString>

	sei();
     312:	78 94       	sei
	
	//////////////////////////////////////
	//   Register Event Handlers I2c    //
	//////////////////////////////////////

	I2CTWI_setTransmissionErrorHandler(I2C_transmissionError);
     314:	8b e1       	ldi	r24, 0x1B	; 27
     316:	92 e0       	ldi	r25, 0x02	; 2
     318:	0e 94 58 06 	call	0xcb0	; 0xcb0 <I2CTWI_setTransmissionErrorHandler>

	I2CTWI_setRequestedDataReadyHandler(I2C_requestedDataReady);
     31c:	8d e2       	ldi	r24, 0x2D	; 45
     31e:	92 e0       	ldi	r25, 0x02	; 2
     320:	0e 94 52 06 	call	0xca4	; 0xca4 <I2CTWI_setRequestedDataReadyHandler>

	I2C_setInterruptEventHandler(I2C_Event_Handler);
     324:	87 e3       	ldi	r24, 0x37	; 55
     326:	92 e0       	ldi	r25, 0x02	; 2
     328:	0e 94 56 04 	call	0x8ac	; 0x8ac <I2C_setInterruptEventHandler>

//	RF_SetReceivedDataHandler(RF_ReceivedDataHandler1);

	startStopwatch4();
     32c:	80 91 68 03 	lds	r24, 0x0368
     330:	88 60       	ori	r24, 0x08	; 8
     332:	80 93 68 03 	sts	0x0368, r24
	startStopwatch5();
     336:	80 91 68 03 	lds	r24, 0x0368
     33a:	80 61       	ori	r24, 0x10	; 16
     33c:	80 93 68 03 	sts	0x0368, r24

		LedOnOff(0b00000001);
     340:	81 e0       	ldi	r24, 0x01	; 1
     342:	0e 94 a6 02 	call	0x54c	; 0x54c <LedOnOff>
		Drive_Control (CMD_MOTORS_FORWARD_LEFT, 50, 0);
     346:	82 e0       	ldi	r24, 0x02	; 2
     348:	62 e3       	ldi	r22, 0x32	; 50
     34a:	40 e0       	ldi	r20, 0x00	; 0
     34c:	0e 94 cb 00 	call	0x196	; 0x196 <Drive_Control>
		mSleep(500);
     350:	84 ef       	ldi	r24, 0xF4	; 244
     352:	91 e0       	ldi	r25, 0x01	; 1
     354:	0e 94 2d 05 	call	0xa5a	; 0xa5a <mSleep>
		Drive_Control (CMD_MOTORS_FORWARD_RIGHT, 50, 0);
     358:	83 e0       	ldi	r24, 0x03	; 3
     35a:	62 e3       	ldi	r22, 0x32	; 50
     35c:	40 e0       	ldi	r20, 0x00	; 0
     35e:	0e 94 cb 00 	call	0x196	; 0x196 <Drive_Control>
		LedOnOff(0b00010000);
     362:	80 e1       	ldi	r24, 0x10	; 16
     364:	0e 94 a6 02 	call	0x54c	; 0x54c <LedOnOff>
		mSleep(1000);
     368:	88 ee       	ldi	r24, 0xE8	; 232
     36a:	93 e0       	ldi	r25, 0x03	; 3
     36c:	0e 94 2d 05 	call	0xa5a	; 0xa5a <mSleep>
		Drive_Control (CMD_STOP_ALL, 0, 0);
     370:	81 e0       	ldi	r24, 0x01	; 1
     372:	60 e0       	ldi	r22, 0x00	; 0
     374:	40 e0       	ldi	r20, 0x00	; 0
     376:	0e 94 cb 00 	call	0x196	; 0x196 <Drive_Control>
		mSleep(100);
     37a:	84 e6       	ldi	r24, 0x64	; 100
     37c:	90 e0       	ldi	r25, 0x00	; 0
     37e:	0e 94 2d 05 	call	0xa5a	; 0xa5a <mSleep>
		LedOnOff(0b00000010);
     382:	82 e0       	ldi	r24, 0x02	; 2
     384:	0e 94 a6 02 	call	0x54c	; 0x54c <LedOnOff>
		Drive_Control (CMD_MOTORS_BACKWARD_LEFT, 50, 0);
     388:	84 e0       	ldi	r24, 0x04	; 4
     38a:	62 e3       	ldi	r22, 0x32	; 50
     38c:	40 e0       	ldi	r20, 0x00	; 0
     38e:	0e 94 cb 00 	call	0x196	; 0x196 <Drive_Control>
		mSleep(500);
     392:	84 ef       	ldi	r24, 0xF4	; 244
     394:	91 e0       	ldi	r25, 0x01	; 1
     396:	0e 94 2d 05 	call	0xa5a	; 0xa5a <mSleep>
		Drive_Control (CMD_MOTORS_BACKWARD_RIGHT, 50, 0);
     39a:	85 e0       	ldi	r24, 0x05	; 5
     39c:	62 e3       	ldi	r22, 0x32	; 50
     39e:	40 e0       	ldi	r20, 0x00	; 0
     3a0:	0e 94 cb 00 	call	0x196	; 0x196 <Drive_Control>
		LedOnOff(0b00100000);
     3a4:	80 e2       	ldi	r24, 0x20	; 32
     3a6:	0e 94 a6 02 	call	0x54c	; 0x54c <LedOnOff>
		mSleep(1000);
     3aa:	88 ee       	ldi	r24, 0xE8	; 232
     3ac:	93 e0       	ldi	r25, 0x03	; 3
     3ae:	0e 94 2d 05 	call	0xa5a	; 0xa5a <mSleep>
		Drive_Control (CMD_STOP_ALL, 0, 0);
     3b2:	81 e0       	ldi	r24, 0x01	; 1
     3b4:	60 e0       	ldi	r22, 0x00	; 0
     3b6:	40 e0       	ldi	r20, 0x00	; 0
     3b8:	0e 94 cb 00 	call	0x196	; 0x196 <Drive_Control>
		mSleep(100);
     3bc:	84 e6       	ldi	r24, 0x64	; 100
     3be:	90 e0       	ldi	r25, 0x00	; 0
     3c0:	0e 94 2d 05 	call	0xa5a	; 0xa5a <mSleep>
		LedOnOff(0b00111111);
     3c4:	8f e3       	ldi	r24, 0x3F	; 63
     3c6:	0e 94 a6 02 	call	0x54c	; 0x54c <LedOnOff>
		Autonomous = true; 				//WT start drving autonomous
     3ca:	81 e0       	ldi	r24, 0x01	; 1
     3cc:	80 93 24 03 	sts	0x0324, r24

	  	if(getStopwatch4() > 100 && block == false)
	  	  {
	    	//update of the register from the motor controller
			//This will happend every 200ms
			block = true; 
     3d0:	11 e0       	ldi	r17, 0x01	; 1
	/////////////////////////////

	while(1==1)			
	  {

	  	if(getStopwatch4() > 100 && block == false)
     3d2:	80 91 6f 03 	lds	r24, 0x036F
     3d6:	90 91 70 03 	lds	r25, 0x0370
     3da:	85 36       	cpi	r24, 0x65	; 101
     3dc:	91 05       	cpc	r25, r1
     3de:	b8 f0       	brcs	.+46     	; 0x40e <main+0x17c>
     3e0:	80 91 b0 02 	lds	r24, 0x02B0
     3e4:	88 23       	and	r24, r24
     3e6:	99 f4       	brne	.+38     	; 0x40e <main+0x17c>
	  	  {
	    	//update of the register from the motor controller
			//This will happend every 200ms
			block = true; 
     3e8:	10 93 b0 02 	sts	0x02B0, r17
			I2CTWI_transmitByte(10,0);
     3ec:	8a e0       	ldi	r24, 0x0A	; 10
     3ee:	60 e0       	ldi	r22, 0x00	; 0
     3f0:	0e 94 0c 08 	call	0x1018	; 0x1018 <I2CTWI_transmitByte>
			I2CTWI_readRegisters(10,0,result,20);
     3f4:	8a e0       	ldi	r24, 0x0A	; 10
     3f6:	60 e0       	ldi	r22, 0x00	; 0
     3f8:	49 e2       	ldi	r20, 0x29	; 41
     3fa:	53 e0       	ldi	r21, 0x03	; 3
     3fc:	24 e1       	ldi	r18, 0x14	; 20
     3fe:	0e 94 4d 07 	call	0xe9a	; 0xe9a <I2CTWI_readRegisters>
			block = false;
     402:	10 92 b0 02 	sts	0x02B0, r1
			setStopwatch4(0);
     406:	10 92 70 03 	sts	0x0370, r1
     40a:	10 92 6f 03 	sts	0x036F, r1
	  	  }
	
	  	task_I2CTWI();
     40e:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
	  	task_Sensors(); 
     412:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <task_Sensors>
		task_Application_Timeout();
     416:	0e 94 ba 00 	call	0x174	; 0x174 <task_Application_Timeout>
		
		if (Autonomous == true && (getStopwatch5() < 1000))
     41a:	80 91 24 03 	lds	r24, 0x0324
     41e:	88 23       	and	r24, r24
     420:	c1 f2       	breq	.-80     	; 0x3d2 <main+0x140>
     422:	80 91 71 03 	lds	r24, 0x0371
     426:	90 91 72 03 	lds	r25, 0x0372
     42a:	88 5e       	subi	r24, 0xE8	; 232
     42c:	93 40       	sbci	r25, 0x03	; 3
     42e:	88 f6       	brcc	.-94     	; 0x3d2 <main+0x140>

	 	  {
		  Drive_autonomous();
     430:	0e 94 5d 00 	call	0xba	; 0xba <Drive_autonomous>
     434:	ce cf       	rjmp	.-100    	; 0x3d2 <main+0x140>

00000436 <I2C_transmissionError>:
	  }
  }

//  I2C error Handler
void I2C_transmissionError(uint8_t errorState)/* BS ** Commentaar ?*/
  {
     436:	1f 93       	push	r17
     438:	18 2f       	mov	r17, r24
    NumberOfI2Cerrors++;
     43a:	80 91 b1 02 	lds	r24, 0x02B1
     43e:	8f 5f       	subi	r24, 0xFF	; 255
     440:	80 93 b1 02 	sts	0x02B1, r24
	USART0_WriteString("\nI2C ERROR - TWI STATE: 0x");
     444:	85 e1       	ldi	r24, 0x15	; 21
     446:	91 e0       	ldi	r25, 0x01	; 1
     448:	0e 94 ff 09 	call	0x13fe	; 0x13fe <USART0_WriteString>
	USART0_Write(errorState);
     44c:	81 2f       	mov	r24, r17
     44e:	0e 94 e5 09 	call	0x13ca	; 0x13ca <USART0_Write>
	block = false;
     452:	10 92 b0 02 	sts	0x02B0, r1
  }
     456:	1f 91       	pop	r17
     458:	08 95       	ret

0000045a <I2C_requestedDataReady>:
// I2C interrupt Handler 
// This Event Handler is very nice for reacting on an interrupt request 
// from the Slave controller and read all the data from it! 
void I2C_requestedDataReady(uint8_t dataRequestID)
  {
	if(dataRequestID == INT0_STATUS_CHECK) 
     45a:	88 23       	and	r24, r24
     45c:	39 f4       	brne	.+14     	; 0x46c <I2C_requestedDataReady+0x12>
	  {                                      
	  	// get received data (6 bytes)
        I2CTWI_getReceivedData(result, 20); 
     45e:	89 e2       	ldi	r24, 0x29	; 41
     460:	93 e0       	ldi	r25, 0x03	; 3
     462:	64 e1       	ldi	r22, 0x14	; 20
     464:	0e 94 30 07 	call	0xe60	; 0xe60 <I2CTWI_getReceivedData>
		// updateStatusLEDs();

		// ------------------------------------
		// IMPORTANT - reset the block flag:

		block = false;
     468:	10 92 b0 02 	sts	0x02B0, r1
     46c:	08 95       	ret

0000046e <I2C_Event_Handler>:
void I2C_Event_Handler(void)
  {
    // this code will be called anytime that PCINT31 switches 
    //    (hi to lo, or lo to hi)

	if(!block && (PIND & (1<< PIND7))) 
     46e:	80 91 b0 02 	lds	r24, 0x02B0
     472:	88 23       	and	r24, r24
     474:	59 f4       	brne	.+22     	; 0x48c <I2C_Event_Handler+0x1e>
     476:	4f 9b       	sbis	0x09, 7	; 9
     478:	09 c0       	rjmp	.+18     	; 0x48c <I2C_Event_Handler+0x1e>
	{
		block = true; // Block further requests and wait until 
     47a:	81 e0       	ldi	r24, 0x01	; 1
     47c:	80 93 b0 02 	sts	0x02B0, r24
					  // this request has been processed.
		I2CTWI_requestRegisterFromDevice(I2C_WT_ADR, INT0_STATUS_CHECK, 0, 20);
     480:	8a e0       	ldi	r24, 0x0A	; 10
     482:	60 e0       	ldi	r22, 0x00	; 0
     484:	40 e0       	ldi	r20, 0x00	; 0
     486:	24 e1       	ldi	r18, 0x14	; 20
     488:	0e 94 0b 07 	call	0xe16	; 0xe16 <I2CTWI_requestRegisterFromDevice>
     48c:	08 95       	ret

0000048e <updateStatusLEDs>:
	//Configuration SPI
	//SPE =  1 ---> Enable SPI
	//MSTR = 1 ---> Microcontroller is master, Shiftregister is slave 
	//SPR0 = 1 
	//SPR1 = 0 ---> SCK frequency = fosc / 16 = 20.000.000 / 16 = 1,25 MHz.  
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0)|(1<<SPR1);
     48e:	83 e5       	ldi	r24, 0x53	; 83
     490:	8c bd       	out	0x2c, r24	; 44

	// Write byte to shift register, transmission automatically start 
	SPDR = statusLEDs.byte;			
     492:	80 91 28 03 	lds	r24, 0x0328
     496:	8e bd       	out	0x2e, r24	; 46
	
	// Wait for transmission complete 	
	while(!(SPSR & (1<<SPIF))); 
     498:	0d b4       	in	r0, 0x2d	; 45
     49a:	07 fe       	sbrs	r0, 7
     49c:	fd cf       	rjmp	.-6      	; 0x498 <updateStatusLEDs+0xa>

	//Configuration SPI
	//SPE =  1 ---> Disable SPI
	//MSTR = 1 ---> Microcontroller is slave, Shiftregister is master
	//Set microcontroller to slave, else miso is defined as input!!!
	SPCR = (0<<SPE)|(0<<MSTR);
     49e:	1c bc       	out	0x2c, r1	; 44
	PORTB  |= 01000000;				// pull up sck 
     4a0:	85 b1       	in	r24, 0x05	; 5
     4a2:	85 b9       	out	0x05, r24	; 5
	PORTB  |= MISO;					// Enable STRB 	
     4a4:	2e 9a       	sbi	0x05, 6	; 5
     4a6:	80 e0       	ldi	r24, 0x00	; 0
     4a8:	90 e0       	ldi	r25, 0x00	; 0
	
	for(int N = 0; N<300 ; N++)		//for loop (3 times)
	{asm(" nop");}					// Short time delay 
     4aa:	00 00       	nop
	//Set microcontroller to slave, else miso is defined as input!!!
	SPCR = (0<<SPE)|(0<<MSTR);
	PORTB  |= 01000000;				// pull up sck 
	PORTB  |= MISO;					// Enable STRB 	
	
	for(int N = 0; N<300 ; N++)		//for loop (3 times)
     4ac:	01 96       	adiw	r24, 0x01	; 1
     4ae:	21 e0       	ldi	r18, 0x01	; 1
     4b0:	8c 32       	cpi	r24, 0x2C	; 44
     4b2:	92 07       	cpc	r25, r18
     4b4:	d1 f7       	brne	.-12     	; 0x4aa <updateStatusLEDs+0x1c>
	{asm(" nop");}					// Short time delay 


	PORTB  &= ~MISO;				// Disable STRB
     4b6:	2e 98       	cbi	0x05, 6	; 5
	
  }
     4b8:	08 95       	ret

000004ba <StartUp_Ledblinking>:


//Led blinking by startup
void StartUp_Ledblinking (void)
  {
     4ba:	0f 93       	push	r16
     4bc:	1f 93       	push	r17
     4be:	00 e0       	ldi	r16, 0x00	; 0
	for(char i = 0; i<3 ; i++)		//for loop (3 times)
	  {
		statusLEDs.LED8 = 1;		//Set the first bit of the struct statusLeds (Led8 = on)
     4c0:	80 91 28 03 	lds	r24, 0x0328
     4c4:	81 60       	ori	r24, 0x01	; 1
     4c6:	80 93 28 03 	sts	0x0328, r24
     4ca:	10 e0       	ldi	r17, 0x00	; 0
     4cc:	0b c0       	rjmp	.+22     	; 0x4e4 <StartUp_Ledblinking+0x2a>
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     4ce:	10 92 7a 03 	sts	0x037A, r1
     4d2:	10 92 79 03 	sts	0x0379, r1
     4d6:	80 91 79 03 	lds	r24, 0x0379
     4da:	90 91 7a 03 	lds	r25, 0x037A
     4de:	0a 97       	sbiw	r24, 0x0a	; 10
     4e0:	d0 f3       	brcs	.-12     	; 0x4d6 <StartUp_Ledblinking+0x1c>
     4e2:	02 c0       	rjmp	.+4      	; 0x4e8 <StartUp_Ledblinking+0x2e>
     4e4:	24 e6       	ldi	r18, 0x64	; 100
     4e6:	30 e0       	ldi	r19, 0x00	; 0
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     4e8:	21 50       	subi	r18, 0x01	; 1
     4ea:	30 40       	sbci	r19, 0x00	; 0
     4ec:	8f ef       	ldi	r24, 0xFF	; 255
     4ee:	2f 3f       	cpi	r18, 0xFF	; 255
     4f0:	38 07       	cpc	r19, r24
     4f2:	69 f7       	brne	.-38     	; 0x4ce <StartUp_Ledblinking+0x14>
	  {
		statusLEDs.LED8 = 1;		//Set the first bit of the struct statusLeds (Led8 = on)
		for(char i = 0; i<6 ; i++)	//For loop (6 times)
		  {	
			mSleep(100);			//delay 100ms 
			updateStatusLEDs();		//update de leds (write to shift register)
     4f4:	0e 94 47 02 	call	0x48e	; 0x48e <updateStatusLEDs>
			statusLEDs.byte = (statusLEDs.byte<<1);	//Shift the bit to left (Led9 = on, Led 8 = off)
     4f8:	80 91 28 03 	lds	r24, 0x0328
     4fc:	88 0f       	add	r24, r24
     4fe:	80 93 28 03 	sts	0x0328, r24
void StartUp_Ledblinking (void)
  {
	for(char i = 0; i<3 ; i++)		//for loop (3 times)
	  {
		statusLEDs.LED8 = 1;		//Set the first bit of the struct statusLeds (Led8 = on)
		for(char i = 0; i<6 ; i++)	//For loop (6 times)
     502:	1f 5f       	subi	r17, 0xFF	; 255
     504:	16 30       	cpi	r17, 0x06	; 6
     506:	71 f7       	brne	.-36     	; 0x4e4 <StartUp_Ledblinking+0x2a>


//Led blinking by startup
void StartUp_Ledblinking (void)
  {
	for(char i = 0; i<3 ; i++)		//for loop (3 times)
     508:	0f 5f       	subi	r16, 0xFF	; 255
     50a:	03 30       	cpi	r16, 0x03	; 3
     50c:	c9 f6       	brne	.-78     	; 0x4c0 <StartUp_Ledblinking+0x6>
			updateStatusLEDs();		//update de leds (write to shift register)
			statusLEDs.byte = (statusLEDs.byte<<1);	//Shift the bit to left (Led9 = on, Led 8 = off)
		  }
	  }

	statusLEDs.byte = 0b00111111;	//All leds on 		
     50e:	8f e3       	ldi	r24, 0x3F	; 63
     510:	80 93 28 03 	sts	0x0328, r24
	updateStatusLEDs();				//update de leds (write to shift register)
     514:	0e 94 47 02 	call	0x48e	; 0x48e <updateStatusLEDs>
     518:	24 ef       	ldi	r18, 0xF4	; 244
     51a:	31 e0       	ldi	r19, 0x01	; 1
     51c:	0a c0       	rjmp	.+20     	; 0x532 <StartUp_Ledblinking+0x78>
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     51e:	10 92 7a 03 	sts	0x037A, r1
     522:	10 92 79 03 	sts	0x0379, r1
     526:	80 91 79 03 	lds	r24, 0x0379
     52a:	90 91 7a 03 	lds	r25, 0x037A
     52e:	0a 97       	sbiw	r24, 0x0a	; 10
     530:	d0 f3       	brcs	.-12     	; 0x526 <StartUp_Ledblinking+0x6c>
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     532:	21 50       	subi	r18, 0x01	; 1
     534:	30 40       	sbci	r19, 0x00	; 0
     536:	8f ef       	ldi	r24, 0xFF	; 255
     538:	2f 3f       	cpi	r18, 0xFF	; 255
     53a:	38 07       	cpc	r19, r24
     53c:	81 f7       	brne	.-32     	; 0x51e <StartUp_Ledblinking+0x64>
	  }

	statusLEDs.byte = 0b00111111;	//All leds on 		
	updateStatusLEDs();				//update de leds (write to shift register)
	mSleep(500);					//delay 500ms
	statusLEDs.byte = 0b00000000;   //All leds off 
     53e:	10 92 28 03 	sts	0x0328, r1
	updateStatusLEDs();				//Update de leds (write to shift register)
     542:	0e 94 47 02 	call	0x48e	; 0x48e <updateStatusLEDs>
 }
     546:	1f 91       	pop	r17
     548:	0f 91       	pop	r16
     54a:	08 95       	ret

0000054c <LedOnOff>:

void LedOnOff (uint8_t led)
	{
		statusLEDs.byte = (uint8_t) led; 	//read data as byte
     54c:	80 93 28 03 	sts	0x0328, r24
		updateStatusLEDs();					//Update de leds (write to shift register)
     550:	0e 94 47 02 	call	0x48e	; 0x48e <updateStatusLEDs>
	//	mSleep(2000);					//wait for 2 sec else the leds are not visible. 
	//	statusLEDs.byte = 0b00000000;		//All leds off
	//	updateStatusLEDs();					//Update de leds (write to shift register)
	}
     554:	08 95       	ret

00000556 <ADC_Init>:
//////////////////////////////////////////////////////////////////////////////////////

// Initialize ADC in 8bit mode
void ADC_Init (void)
  {
	ADMUX  = (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// AVCC with external capacitor at AREF pin
     556:	80 e2       	ldi	r24, 0x20	; 32
     558:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = (1<<ADEN) |(1<<ADSC) |(1<<ADATE)|(0<<ADIF)|(0<<ADATE)|(1<<ADPS2)|(0<<ADPS1)|(0<<ADPS0); 	// ADC Enable, ADC Start Conversion, Auto Trigger Enable, Division Factor 8
     55c:	84 ee       	ldi	r24, 0xE4	; 228
     55e:	80 93 7a 00 	sts	0x007A, r24
	ADCSRB = (0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);															// Free Running mode
     562:	10 92 7b 00 	sts	0x007B, r1
  }
     566:	08 95       	ret

00000568 <ADC_Conversion>:

// Funtion for ADC Conversion
unsigned char ADC_Conversion (unsigned char Channel) //PA0 = Channel 1 ... PA7 = Channel 8
  {
  	ADCL = 0;	// Reset ADCL
     568:	10 92 78 00 	sts	0x0078, r1
	ADCH = 0;	// Reset ADCH
     56c:	10 92 79 00 	sts	0x0079, r1
	ADMUX &= (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// Reset Channel  
     570:	90 91 7c 00 	lds	r25, 0x007C
     574:	90 72       	andi	r25, 0x20	; 32
     576:	90 93 7c 00 	sts	0x007C, r25
	ADMUX |= Channel;	// Set Channel 
     57a:	90 91 7c 00 	lds	r25, 0x007C
     57e:	98 2b       	or	r25, r24
     580:	90 93 7c 00 	sts	0x007C, r25
     584:	80 e0       	ldi	r24, 0x00	; 0
     586:	90 e0       	ldi	r25, 0x00	; 0
	
	// Wait, Assembler instruction : No operation 
	for(int N = 0; N<300 ; N++)		//for loop (300 times)
	{asm(" nop");}					// Short time delay 
     588:	00 00       	nop
	ADCH = 0;	// Reset ADCH
	ADMUX &= (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// Reset Channel  
	ADMUX |= Channel;	// Set Channel 
	
	// Wait, Assembler instruction : No operation 
	for(int N = 0; N<300 ; N++)		//for loop (300 times)
     58a:	01 96       	adiw	r24, 0x01	; 1
     58c:	21 e0       	ldi	r18, 0x01	; 1
     58e:	8c 32       	cpi	r24, 0x2C	; 44
     590:	92 07       	cpc	r25, r18
     592:	d1 f7       	brne	.-12     	; 0x588 <ADC_Conversion+0x20>
	{asm(" nop");}					// Short time delay 
	
	ADCSRA |= (1 << ADSC); 			// start Analog to Digital Conversion 
     594:	80 91 7a 00 	lds	r24, 0x007A
     598:	80 64       	ori	r24, 0x40	; 64
     59a:	80 93 7a 00 	sts	0x007A, r24
	while(!(ADCSRA & (1<<ADIF)));	// Wait for the AD conversion to complete
     59e:	80 91 7a 00 	lds	r24, 0x007A
     5a2:	84 ff       	sbrs	r24, 4
     5a4:	fc cf       	rjmp	.-8      	; 0x59e <ADC_Conversion+0x36>
	ADCSRA |= (1 << ADIF); 			//set the bit to clear ADIF flag 
     5a6:	80 91 7a 00 	lds	r24, 0x007A
     5aa:	80 61       	ori	r24, 0x10	; 16
     5ac:	80 93 7a 00 	sts	0x007A, r24
	
	return ADCH;					//Return the measured value 
     5b0:	80 91 79 00 	lds	r24, 0x0079
  }
     5b4:	08 95       	ret

000005b6 <GetADCValue_BatteryVoltage>:

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_BatteryVoltage (void)
  {
	return ADC_Conversion(0);
     5b6:	80 e0       	ldi	r24, 0x00	; 0
     5b8:	0e 94 b4 02 	call	0x568	; 0x568 <ADC_Conversion>
  }
     5bc:	08 95       	ret

000005be <GetADCValue_Temprature>:

// This function retrun 1 byte Temprature ADC Value
unsigned char GetADCValue_Temprature (void)
  {
	return ADC_Conversion(3) * 1.6;
     5be:	83 e0       	ldi	r24, 0x03	; 3
     5c0:	0e 94 b4 02 	call	0x568	; 0x568 <ADC_Conversion>
     5c4:	90 e0       	ldi	r25, 0x00	; 0
     5c6:	aa 27       	eor	r26, r26
     5c8:	97 fd       	sbrc	r25, 7
     5ca:	a0 95       	com	r26
     5cc:	ba 2f       	mov	r27, r26
     5ce:	bc 01       	movw	r22, r24
     5d0:	cd 01       	movw	r24, r26
     5d2:	0e 94 79 0e 	call	0x1cf2	; 0x1cf2 <__floatsisf>
     5d6:	2d ec       	ldi	r18, 0xCD	; 205
     5d8:	3c ec       	ldi	r19, 0xCC	; 204
     5da:	4c ec       	ldi	r20, 0xCC	; 204
     5dc:	5f e3       	ldi	r21, 0x3F	; 63
     5de:	0e 94 4f 0d 	call	0x1a9e	; 0x1a9e <__mulsf3>
     5e2:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <__fixunssfsi>
     5e6:	dc 01       	movw	r26, r24
     5e8:	cb 01       	movw	r24, r22
  }
     5ea:	08 95       	ret

000005ec <GetADCValue_LDR1>:

// This function retrun 1 byte LDR1 ADC Value
unsigned char GetADCValue_LDR1 (void)
  {
	return ADC_Conversion(1);
     5ec:	81 e0       	ldi	r24, 0x01	; 1
     5ee:	0e 94 b4 02 	call	0x568	; 0x568 <ADC_Conversion>
  }
     5f2:	08 95       	ret

000005f4 <GetADCValue_LDR2>:

// This function retrun 1 byte LDR2 ADC Value
unsigned char GetADCValue_LDR2 (void)
  {
	return ADC_Conversion(2);
     5f4:	82 e0       	ldi	r24, 0x02	; 2
     5f6:	0e 94 b4 02 	call	0x568	; 0x568 <ADC_Conversion>
  }
     5fa:	08 95       	ret

000005fc <initACS>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////
void initACS (void)/* BS ** Niet de zelfde stijl, ACS_Init*/
  {
	  // Initialize Timer 0 -  PWM ACS
	  TCCR0A =   (0 << WGM00)  | (1 << WGM01) 		//CTC MODE 
     5fc:	82 e5       	ldi	r24, 0x52	; 82
     5fe:	84 bd       	out	0x24, r24	; 36
    		  |  (1 << COM0A0) | (0 << COM0A1)		//OC2A OFF
			  |  (1 << COM0B0) | (0 << COM0B1);		//OC2B OFF 
	
	  TCCR0B = (0 << WGM02) |  (0 << CS02)  | (1 << CS01) | (0 << CS00);	//PRESCALER 1 
     600:	82 e0       	ldi	r24, 0x02	; 2
     602:	85 bd       	out	0x25, r24	; 37
			
  	  OCR0A  = 34;	//	20000000 / (2*8*(221+1)) =  36036 Hz = 36kHz     (Page.146 datasheet)
     604:	82 e2       	ldi	r24, 0x22	; 34
     606:	87 bd       	out	0x27, r24	; 39
	  OCR0B  = 34;	//  20000000 / (2*8*(221+1)) =  36036 Hz = 36kHz     (Page.146 datasheet)
     608:	88 bd       	out	0x28, r24	; 40
  } 
     60a:	08 95       	ret

0000060c <ACS_Check_Left>:


char ACS_Check_Left(void) /* BS ** Commentaar?*/
  {
	acs_detect_timeout=0;
     60c:	10 92 52 03 	sts	0x0352, r1
     610:	10 92 51 03 	sts	0x0351, r1
	acs_event_counter=0;
     614:	10 92 53 03 	sts	0x0353, r1
	ACS_L_CLEAR;
     618:	47 98       	cbi	0x08, 7	; 8
     61a:	20 e0       	ldi	r18, 0x00	; 0

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     61c:	52 e1       	ldi	r21, 0x12	; 18
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     61e:	32 e4       	ldi	r19, 0x42	; 66
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     620:	42 e0       	ldi	r20, 0x02	; 2
	acs_event_counter=0;
	ACS_L_CLEAR;

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     622:	54 bd       	out	0x24, r21	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     624:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     626:	10 92 7a 03 	sts	0x037A, r1
     62a:	10 92 79 03 	sts	0x0379, r1
     62e:	80 91 79 03 	lds	r24, 0x0379
     632:	90 91 7a 03 	lds	r25, 0x037A
     636:	02 97       	sbiw	r24, 0x02	; 2
     638:	d0 f3       	brcs	.-12     	; 0x62e <ACS_Check_Left+0x22>
	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     63a:	44 bd       	out	0x24, r20	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     63c:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     63e:	10 92 7a 03 	sts	0x037A, r1
     642:	10 92 79 03 	sts	0x0379, r1
     646:	80 91 79 03 	lds	r24, 0x0379
     64a:	90 91 7a 03 	lds	r25, 0x037A
     64e:	02 97       	sbiw	r24, 0x02	; 2
     650:	d0 f3       	brcs	.-12     	; 0x646 <ACS_Check_Left+0x3a>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_L_CLEAR;

	for (char i=0; i<30; i++)
     652:	2f 5f       	subi	r18, 0xFF	; 255
     654:	2e 31       	cpi	r18, 0x1E	; 30
     656:	29 f7       	brne	.-54     	; 0x622 <ACS_Check_Left+0x16>
     658:	20 e0       	ldi	r18, 0x00	; 0
     65a:	30 e0       	ldi	r19, 0x00	; 0
			sleep(2);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 3)  // receive min. 4 pulses (object)
     65c:	80 91 53 03 	lds	r24, 0x0353
     660:	84 30       	cpi	r24, 0x04	; 4
     662:	38 f0       	brcs	.+14     	; 0x672 <ACS_Check_Left+0x66>
     664:	30 93 52 03 	sts	0x0352, r19
     668:	20 93 51 03 	sts	0x0351, r18
			{	
			  
			  //statusLEDs.LED11 = true;
			  //updateStatusLEDs();	
			  ACS_L_SET;
     66c:	47 9a       	sbi	0x08, 7	; 8
     66e:	81 e0       	ldi	r24, 0x01	; 1
     670:	08 95       	ret
			  return 1;
     672:	2f 5f       	subi	r18, 0xFF	; 255
     674:	3f 4f       	sbci	r19, 0xFF	; 255
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     676:	c9 01       	movw	r24, r18
     678:	01 97       	sbiw	r24, 0x01	; 1
     67a:	40 97       	sbiw	r24, 0x10	; 16
     67c:	78 f3       	brcs	.-34     	; 0x65c <ACS_Check_Left+0x50>
     67e:	30 93 52 03 	sts	0x0352, r19
     682:	20 93 51 03 	sts	0x0351, r18
			{
			  //statusLEDs.LED11 = false;
			  //updateStatusLEDs();	
			  ACS_L_SET;
     686:	47 9a       	sbi	0x08, 7	; 8
     688:	80 e0       	ldi	r24, 0x00	; 0
			  return 0;
			}
		}
  }
     68a:	08 95       	ret

0000068c <ACS_Check_Front_Left>:

char ACS_Check_Front_Left(void) /* BS ** Commentaar?*/
  {
	acs_detect_timeout=0;
     68c:	10 92 52 03 	sts	0x0352, r1
     690:	10 92 51 03 	sts	0x0351, r1
	acs_event_counter=0;
     694:	10 92 53 03 	sts	0x0353, r1
	ACS_LF_CLEAR;
     698:	46 98       	cbi	0x08, 6	; 8
     69a:	20 e0       	ldi	r18, 0x00	; 0

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     69c:	52 e1       	ldi	r21, 0x12	; 18
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     69e:	32 e4       	ldi	r19, 0x42	; 66
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     6a0:	42 e0       	ldi	r20, 0x02	; 2
	acs_event_counter=0;
	ACS_LF_CLEAR;

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     6a2:	54 bd       	out	0x24, r21	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     6a4:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     6a6:	10 92 7a 03 	sts	0x037A, r1
     6aa:	10 92 79 03 	sts	0x0379, r1
     6ae:	80 91 79 03 	lds	r24, 0x0379
     6b2:	90 91 7a 03 	lds	r25, 0x037A
     6b6:	02 97       	sbiw	r24, 0x02	; 2
     6b8:	d0 f3       	brcs	.-12     	; 0x6ae <ACS_Check_Front_Left+0x22>
	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     6ba:	44 bd       	out	0x24, r20	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     6bc:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     6be:	10 92 7a 03 	sts	0x037A, r1
     6c2:	10 92 79 03 	sts	0x0379, r1
     6c6:	80 91 79 03 	lds	r24, 0x0379
     6ca:	90 91 7a 03 	lds	r25, 0x037A
     6ce:	02 97       	sbiw	r24, 0x02	; 2
     6d0:	d0 f3       	brcs	.-12     	; 0x6c6 <ACS_Check_Front_Left+0x3a>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_LF_CLEAR;

	for (char i=0; i<30; i++)
     6d2:	2f 5f       	subi	r18, 0xFF	; 255
     6d4:	2e 31       	cpi	r18, 0x1E	; 30
     6d6:	29 f7       	brne	.-54     	; 0x6a2 <ACS_Check_Front_Left+0x16>
     6d8:	20 e0       	ldi	r18, 0x00	; 0
     6da:	30 e0       	ldi	r19, 0x00	; 0
			sleep(2);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 3)  // receive min. 4 pulses (object)
     6dc:	80 91 53 03 	lds	r24, 0x0353
     6e0:	84 30       	cpi	r24, 0x04	; 4
     6e2:	38 f0       	brcs	.+14     	; 0x6f2 <ACS_Check_Front_Left+0x66>
     6e4:	30 93 52 03 	sts	0x0352, r19
     6e8:	20 93 51 03 	sts	0x0351, r18
			{	
			  
			  //statusLEDs.LED10 = true;
			  //updateStatusLEDs();	
			  ACS_LF_SET;
     6ec:	46 9a       	sbi	0x08, 6	; 8
     6ee:	81 e0       	ldi	r24, 0x01	; 1
     6f0:	08 95       	ret
			  return 1;
     6f2:	2f 5f       	subi	r18, 0xFF	; 255
     6f4:	3f 4f       	sbci	r19, 0xFF	; 255
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     6f6:	c9 01       	movw	r24, r18
     6f8:	01 97       	sbiw	r24, 0x01	; 1
     6fa:	40 97       	sbiw	r24, 0x10	; 16
     6fc:	78 f3       	brcs	.-34     	; 0x6dc <ACS_Check_Front_Left+0x50>
     6fe:	30 93 52 03 	sts	0x0352, r19
     702:	20 93 51 03 	sts	0x0351, r18
			{
			  //statusLEDs.LED10 = false;
			  //updateStatusLEDs();	
			  ACS_LF_SET;
     706:	46 9a       	sbi	0x08, 6	; 8
     708:	80 e0       	ldi	r24, 0x00	; 0
			  return 0;
			}
		}
  }
     70a:	08 95       	ret

0000070c <ACS_Check_Right>:

char ACS_Check_Right(void)/* BS ** Commentaar ?*/
  {
	acs_detect_timeout=0;
     70c:	10 92 52 03 	sts	0x0352, r1
     710:	10 92 51 03 	sts	0x0351, r1
	acs_event_counter=0;
     714:	10 92 53 03 	sts	0x0353, r1
	ACS_R_CLEAR;
     718:	5e 98       	cbi	0x0b, 6	; 11
     71a:	20 e0       	ldi	r18, 0x00	; 0

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     71c:	52 e1       	ldi	r21, 0x12	; 18
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     71e:	32 e4       	ldi	r19, 0x42	; 66
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     720:	42 e0       	ldi	r20, 0x02	; 2
	acs_event_counter=0;
	ACS_R_CLEAR;

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     722:	54 bd       	out	0x24, r21	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     724:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     726:	10 92 7a 03 	sts	0x037A, r1
     72a:	10 92 79 03 	sts	0x0379, r1
     72e:	80 91 79 03 	lds	r24, 0x0379
     732:	90 91 7a 03 	lds	r25, 0x037A
     736:	02 97       	sbiw	r24, 0x02	; 2
     738:	d0 f3       	brcs	.-12     	; 0x72e <ACS_Check_Right+0x22>
	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     73a:	44 bd       	out	0x24, r20	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     73c:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     73e:	10 92 7a 03 	sts	0x037A, r1
     742:	10 92 79 03 	sts	0x0379, r1
     746:	80 91 79 03 	lds	r24, 0x0379
     74a:	90 91 7a 03 	lds	r25, 0x037A
     74e:	02 97       	sbiw	r24, 0x02	; 2
     750:	d0 f3       	brcs	.-12     	; 0x746 <ACS_Check_Right+0x3a>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_R_CLEAR;

	for (char i=0; i<30; i++)
     752:	2f 5f       	subi	r18, 0xFF	; 255
     754:	2e 31       	cpi	r18, 0x1E	; 30
     756:	29 f7       	brne	.-54     	; 0x722 <ACS_Check_Right+0x16>
     758:	20 e0       	ldi	r18, 0x00	; 0
     75a:	30 e0       	ldi	r19, 0x00	; 0
			sleep(2);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 3)  // receive min. 4 pulses (object)
     75c:	80 91 53 03 	lds	r24, 0x0353
     760:	84 30       	cpi	r24, 0x04	; 4
     762:	38 f0       	brcs	.+14     	; 0x772 <ACS_Check_Right+0x66>
     764:	30 93 52 03 	sts	0x0352, r19
     768:	20 93 51 03 	sts	0x0351, r18
			{	
			  
			  //statusLEDs.LED9 = true;
			  //updateStatusLEDs();
			  ACS_R_SET;	
     76c:	5e 9a       	sbi	0x0b, 6	; 11
     76e:	81 e0       	ldi	r24, 0x01	; 1
     770:	08 95       	ret
			  return 1;
     772:	2f 5f       	subi	r18, 0xFF	; 255
     774:	3f 4f       	sbci	r19, 0xFF	; 255
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     776:	c9 01       	movw	r24, r18
     778:	01 97       	sbiw	r24, 0x01	; 1
     77a:	40 97       	sbiw	r24, 0x10	; 16
     77c:	78 f3       	brcs	.-34     	; 0x75c <ACS_Check_Right+0x50>
     77e:	30 93 52 03 	sts	0x0352, r19
     782:	20 93 51 03 	sts	0x0351, r18
			{
			  //statusLEDs.LED9 = false;
			  //updateStatusLEDs();	
			  ACS_R_SET;
     786:	5e 9a       	sbi	0x0b, 6	; 11
     788:	80 e0       	ldi	r24, 0x00	; 0
			  return 0;
			}
		}

  }
     78a:	08 95       	ret

0000078c <ACS_Check_Front_Right>:

char ACS_Check_Front_Right(void)/* BS ** Commentaar ?*/
  {
	acs_detect_timeout=0;
     78c:	10 92 52 03 	sts	0x0352, r1
     790:	10 92 51 03 	sts	0x0351, r1
	acs_event_counter=0;
     794:	10 92 53 03 	sts	0x0353, r1
	ACS_RF_CLEAR;
     798:	5d 98       	cbi	0x0b, 5	; 11
     79a:	20 e0       	ldi	r18, 0x00	; 0

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     79c:	52 e1       	ldi	r21, 0x12	; 18
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     79e:	32 e4       	ldi	r19, 0x42	; 66
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     7a0:	42 e0       	ldi	r20, 0x02	; 2
	acs_event_counter=0;
	ACS_RF_CLEAR;

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     7a2:	54 bd       	out	0x24, r21	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     7a4:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     7a6:	10 92 7a 03 	sts	0x037A, r1
     7aa:	10 92 79 03 	sts	0x0379, r1
     7ae:	80 91 79 03 	lds	r24, 0x0379
     7b2:	90 91 7a 03 	lds	r25, 0x037A
     7b6:	02 97       	sbiw	r24, 0x02	; 2
     7b8:	d0 f3       	brcs	.-12     	; 0x7ae <ACS_Check_Front_Right+0x22>
	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     7ba:	44 bd       	out	0x24, r20	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     7bc:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     7be:	10 92 7a 03 	sts	0x037A, r1
     7c2:	10 92 79 03 	sts	0x0379, r1
     7c6:	80 91 79 03 	lds	r24, 0x0379
     7ca:	90 91 7a 03 	lds	r25, 0x037A
     7ce:	02 97       	sbiw	r24, 0x02	; 2
     7d0:	d0 f3       	brcs	.-12     	; 0x7c6 <ACS_Check_Front_Right+0x3a>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_RF_CLEAR;

	for (char i=0; i<30; i++)
     7d2:	2f 5f       	subi	r18, 0xFF	; 255
     7d4:	2e 31       	cpi	r18, 0x1E	; 30
     7d6:	29 f7       	brne	.-54     	; 0x7a2 <ACS_Check_Front_Right+0x16>
     7d8:	20 e0       	ldi	r18, 0x00	; 0
     7da:	30 e0       	ldi	r19, 0x00	; 0
			sleep(2);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 3)  // receive min. 4 pulses (object)
     7dc:	80 91 53 03 	lds	r24, 0x0353
     7e0:	84 30       	cpi	r24, 0x04	; 4
     7e2:	38 f0       	brcs	.+14     	; 0x7f2 <ACS_Check_Front_Right+0x66>
     7e4:	30 93 52 03 	sts	0x0352, r19
     7e8:	20 93 51 03 	sts	0x0351, r18
			{	
			  
			  //statusLEDs.LED8 = true;
			  //updateStatusLEDs();
			  ACS_RF_SET;	
     7ec:	5d 9a       	sbi	0x0b, 5	; 11
     7ee:	81 e0       	ldi	r24, 0x01	; 1
     7f0:	08 95       	ret
			  return 1;
     7f2:	2f 5f       	subi	r18, 0xFF	; 255
     7f4:	3f 4f       	sbci	r19, 0xFF	; 255
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     7f6:	c9 01       	movw	r24, r18
     7f8:	01 97       	sbiw	r24, 0x01	; 1
     7fa:	40 97       	sbiw	r24, 0x10	; 16
     7fc:	78 f3       	brcs	.-34     	; 0x7dc <ACS_Check_Front_Right+0x50>
     7fe:	30 93 52 03 	sts	0x0352, r19
     802:	20 93 51 03 	sts	0x0351, r18
			{
			  //statusLEDs.LED8 = false;
			  //updateStatusLEDs();	
			  ACS_RF_SET;
     806:	5d 9a       	sbi	0x0b, 5	; 11
     808:	80 e0       	ldi	r24, 0x00	; 0
			  return 0;
			}
		}

  }
     80a:	08 95       	ret

0000080c <__vector_3>:




ISR (INT2_vect)
  {
     80c:	1f 92       	push	r1
     80e:	0f 92       	push	r0
     810:	0f b6       	in	r0, 0x3f	; 63
     812:	0f 92       	push	r0
     814:	11 24       	eor	r1, r1
     816:	8f 93       	push	r24
		acs_event_counter++;		// Signal received(+1) 
     818:	80 91 53 03 	lds	r24, 0x0353
     81c:	8f 5f       	subi	r24, 0xFF	; 255
     81e:	80 93 53 03 	sts	0x0353, r24
  }
     822:	8f 91       	pop	r24
     824:	0f 90       	pop	r0
     826:	0f be       	out	0x3f, r0	; 63
     828:	0f 90       	pop	r0
     82a:	1f 90       	pop	r1
     82c:	18 95       	reti

0000082e <PCI_Init>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void PCI_Init (void)
  {
	PCICR |= (1<<PCIE3)|(1<<PCIE2)|(1<<PCIE1)|(0<<PCIE0);	// Pin Change Interrupt Control Register 
     82e:	e8 e6       	ldi	r30, 0x68	; 104
     830:	f0 e0       	ldi	r31, 0x00	; 0
     832:	80 81       	ld	r24, Z
     834:	8e 60       	ori	r24, 0x0E	; 14
     836:	80 83       	st	Z, r24
	PCIFR |= (0<<PCIF3)|(0<<PCIF2)|(0<<PCIF1)|(0<<PCIF0);	// Pin Change Interrupt Flag Register
     838:	8b b3       	in	r24, 0x1b	; 27
     83a:	8b bb       	out	0x1b, r24	; 27

	// Pin Change Mask Register 0
	PCMSK0 |= (0<<PCINT7) |(0<<PCINT6) |(0<<PCINT5) |(0<<PCINT4) |(0<<PCINT3) |(0<<PCINT2) |(0<<PCINT1) |(0<<PCINT0);
     83c:	eb e6       	ldi	r30, 0x6B	; 107
     83e:	f0 e0       	ldi	r31, 0x00	; 0
     840:	80 81       	ld	r24, Z
     842:	80 83       	st	Z, r24
	// Pin Change Mask Register 1
	PCMSK1 |= (0<<PCINT15)|(0<<PCINT14)|(0<<PCINT13)|(0<<PCINT12)|(0<<PCINT11)|(0<<PCINT10)|(1<<PCINT9) |(1<<PCINT8);
     844:	ec e6       	ldi	r30, 0x6C	; 108
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	80 81       	ld	r24, Z
     84a:	83 60       	ori	r24, 0x03	; 3
     84c:	80 83       	st	Z, r24
	// Pin Change Mask Register 2
	PCMSK2 |= (0<<PCINT23)|(0<<PCINT22)|(0<<PCINT21)|(0<<PCINT20)|(0<<PCINT19)|(0<<PCINT18)|(0<<PCINT17)|(0<<PCINT16);
     84e:	ed e6       	ldi	r30, 0x6D	; 109
     850:	f0 e0       	ldi	r31, 0x00	; 0
     852:	80 81       	ld	r24, Z
     854:	80 83       	st	Z, r24
	// Pin Change Mask Register 3
	PCMSK3 |= (1<<PCINT31)|(0<<PCINT30)|(0<<PCINT29)|(0<<PCINT28)|(0<<PCINT27)|(0<<PCINT26)|(0<<PCINT25)|(0<<PCINT24);
     856:	e3 e7       	ldi	r30, 0x73	; 115
     858:	f0 e0       	ldi	r31, 0x00	; 0
     85a:	80 81       	ld	r24, Z
     85c:	80 68       	ori	r24, 0x80	; 128
     85e:	80 83       	st	Z, r24
  }
     860:	08 95       	ret

00000862 <__vector_4>:


// Interrupt PCINT0..7
ISR(PCINT0_vect)
  {
     862:	1f 92       	push	r1
     864:	0f 92       	push	r0
     866:	0f b6       	in	r0, 0x3f	; 63
     868:	0f 92       	push	r0
     86a:	11 24       	eor	r1, r1
     86c:	8f 93       	push	r24
	acs_event_counter++; /* BS ** Commentaar ?*/
     86e:	80 91 53 03 	lds	r24, 0x0353
     872:	8f 5f       	subi	r24, 0xFF	; 255
     874:	80 93 53 03 	sts	0x0353, r24
  }
     878:	8f 91       	pop	r24
     87a:	0f 90       	pop	r0
     87c:	0f be       	out	0x3f, r0	; 63
     87e:	0f 90       	pop	r0
     880:	1f 90       	pop	r1
     882:	18 95       	reti

00000884 <get_bumper_left>:


char get_bumper_left (void) /* BS ** Commentaar ?*/
  {
  	if (BUMPER_SWITCH2)
     884:	83 b1       	in	r24, 0x03	; 3
     886:	86 95       	lsr	r24
     888:	80 95       	com	r24
	 {  return 1;}
	else 
	{ return 0;}

  }
     88a:	81 70       	andi	r24, 0x01	; 1
     88c:	08 95       	ret

0000088e <get_bumper_right>:

char get_bumper_right (void) /* BS ** Commentaar ?*/
  {
   	if (BUMPER_SWITCH1)
     88e:	83 b1       	in	r24, 0x03	; 3
     890:	80 95       	com	r24
	 {  return 1;}
	else 
	{ return 0;}
  }
     892:	81 70       	andi	r24, 0x01	; 1
     894:	08 95       	ret

00000896 <__vector_6>:

  }

// Interrupt PCINT16..23
ISR(PCINT2_vect)
  {
     896:	1f 92       	push	r1
     898:	0f 92       	push	r0
     89a:	0f b6       	in	r0, 0x3f	; 63
     89c:	0f 92       	push	r0
     89e:	11 24       	eor	r1, r1

  }
     8a0:	0f 90       	pop	r0
     8a2:	0f be       	out	0x3f, r0	; 63
     8a4:	0f 90       	pop	r0
     8a6:	1f 90       	pop	r1
     8a8:	18 95       	reti

000008aa <I2C_InterruptEventHandler_DUMMY>:

//When an interrupt occurs on PD7, the I2C slave has new data,
//When dis happend, this function handles the interrupt.  
void I2C_InterruptEventHandler_DUMMY(){}
     8aa:	08 95       	ret

000008ac <I2C_setInterruptEventHandler>:
static void (*I2C_InterruptEventHandler)() = I2C_InterruptEventHandler_DUMMY;
void I2C_setInterruptEventHandler(void (*I2C_InterruptHandler)())
  {
	I2C_InterruptEventHandler = I2C_InterruptHandler;
     8ac:	90 93 a1 01 	sts	0x01A1, r25
     8b0:	80 93 a0 01 	sts	0x01A0, r24
  }
     8b4:	08 95       	ret

000008b6 <__vector_7>:


// Interrupt PCINT24..31
ISR(PCINT3_vect)
  {
     8b6:	1f 92       	push	r1
     8b8:	0f 92       	push	r0
     8ba:	0f b6       	in	r0, 0x3f	; 63
     8bc:	0f 92       	push	r0
     8be:	11 24       	eor	r1, r1
     8c0:	2f 93       	push	r18
     8c2:	3f 93       	push	r19
     8c4:	4f 93       	push	r20
     8c6:	5f 93       	push	r21
     8c8:	6f 93       	push	r22
     8ca:	7f 93       	push	r23
     8cc:	8f 93       	push	r24
     8ce:	9f 93       	push	r25
     8d0:	af 93       	push	r26
     8d2:	bf 93       	push	r27
     8d4:	ef 93       	push	r30
     8d6:	ff 93       	push	r31
    // this code will be called anytime that PCINT31 switches 
    // (hi to lo, or lo to hi)
	// Only on the postive flank we want to call the I2C_interrupteventhandler
  	if( PIND & (1<< PIND7) )				//Check if PD7 (PCINT31) is high 
     8d8:	4f 9b       	sbis	0x09, 7	; 9
     8da:	05 c0       	rjmp	.+10     	; 0x8e6 <__vector_7+0x30>
  	  { 
		I2C_InterruptEventHandler();		// Call I2C_InterruptEventHandler 
     8dc:	e0 91 a0 01 	lds	r30, 0x01A0
     8e0:	f0 91 a1 01 	lds	r31, 0x01A1
     8e4:	09 95       	icall
  	  }
  }
     8e6:	ff 91       	pop	r31
     8e8:	ef 91       	pop	r30
     8ea:	bf 91       	pop	r27
     8ec:	af 91       	pop	r26
     8ee:	9f 91       	pop	r25
     8f0:	8f 91       	pop	r24
     8f2:	7f 91       	pop	r23
     8f4:	6f 91       	pop	r22
     8f6:	5f 91       	pop	r21
     8f8:	4f 91       	pop	r20
     8fa:	3f 91       	pop	r19
     8fc:	2f 91       	pop	r18
     8fe:	0f 90       	pop	r0
     900:	0f be       	out	0x3f, r0	; 63
     902:	0f 90       	pop	r0
     904:	1f 90       	pop	r1
     906:	18 95       	reti

00000908 <Timer1_Init>:

// Start timer0
void Timer1_Init(void)
  {
  	// No bit set
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<FOC1A)|(0<<FOC1B)|(0<<WGM11)|(0<<WGM10);
     908:	10 92 80 00 	sts	0x0080, r1
	// 8 Prescaler, CTC mode
	TCCR1B = (0<<WGM13)|(1<<WGM12)|(0<<CS12)|(1<<CS11)|(0<<CS10);
     90c:	8a e0       	ldi	r24, 0x0A	; 10
     90e:	80 93 81 00 	sts	0x0081, r24

	// OCR1A value is FCPU diveded by the prescaler and that dived by ticks per second you want
	OCR1A = ((F_CPU/8)/10000-1);
     912:	89 ef       	ldi	r24, 0xF9	; 249
     914:	90 e0       	ldi	r25, 0x00	; 0
     916:	90 93 89 00 	sts	0x0089, r25
     91a:	80 93 88 00 	sts	0x0088, r24
  }
     91e:	08 95       	ret

00000920 <Timer1_Start>:

// Start timer1
void Timer1_Start(void)
  {
  	// Output Compare A Match Interrupt Enable
	TIMSK1 = (1<<OCIE1A);  	// Stop timer
     920:	82 e0       	ldi	r24, 0x02	; 2
     922:	80 93 6f 00 	sts	0x006F, r24
	// Set Interrupt enable
	sei();
     926:	78 94       	sei
  }
     928:	08 95       	ret

0000092a <__vector_13>:
volatile uint16_t delay_timer;
volatile uint8_t ms_timer;
volatile stopwatches_t stopwatches;
// Timer1 Compare match Interrupt Service Routine
ISR(TIMER1_COMPA_vect)
  {
     92a:	1f 92       	push	r1
     92c:	0f 92       	push	r0
     92e:	0f b6       	in	r0, 0x3f	; 63
     930:	0f 92       	push	r0
     932:	11 24       	eor	r1, r1
     934:	8f 93       	push	r24
     936:	9f 93       	push	r25
  	delay_timer++;
     938:	80 91 79 03 	lds	r24, 0x0379
     93c:	90 91 7a 03 	lds	r25, 0x037A
     940:	01 96       	adiw	r24, 0x01	; 1
     942:	90 93 7a 03 	sts	0x037A, r25
     946:	80 93 79 03 	sts	0x0379, r24

	if(ms_timer++ >= 10) // 10 * 100s = 1ms
     94a:	80 91 7b 03 	lds	r24, 0x037B
     94e:	8f 5f       	subi	r24, 0xFF	; 255
     950:	80 93 7b 03 	sts	0x037B, r24
     954:	81 50       	subi	r24, 0x01	; 1
     956:	8a 30       	cpi	r24, 0x0A	; 10
     958:	08 f4       	brcc	.+2      	; 0x95c <__vector_13+0x32>
     95a:	6a c0       	rjmp	.+212    	; 0xa30 <__vector_13+0x106>
	  { 
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
     95c:	80 91 68 03 	lds	r24, 0x0368
     960:	80 ff       	sbrs	r24, 0
     962:	09 c0       	rjmp	.+18     	; 0x976 <__vector_13+0x4c>
			stopwatches.watch1++;
     964:	80 91 69 03 	lds	r24, 0x0369
     968:	90 91 6a 03 	lds	r25, 0x036A
     96c:	01 96       	adiw	r24, 0x01	; 1
     96e:	90 93 6a 03 	sts	0x036A, r25
     972:	80 93 69 03 	sts	0x0369, r24
		if(stopwatches.watches & STOPWATCH2)
     976:	80 91 68 03 	lds	r24, 0x0368
     97a:	81 ff       	sbrs	r24, 1
     97c:	09 c0       	rjmp	.+18     	; 0x990 <__vector_13+0x66>
			stopwatches.watch2++;
     97e:	80 91 6b 03 	lds	r24, 0x036B
     982:	90 91 6c 03 	lds	r25, 0x036C
     986:	01 96       	adiw	r24, 0x01	; 1
     988:	90 93 6c 03 	sts	0x036C, r25
     98c:	80 93 6b 03 	sts	0x036B, r24
		if(stopwatches.watches & STOPWATCH3)
     990:	80 91 68 03 	lds	r24, 0x0368
     994:	82 ff       	sbrs	r24, 2
     996:	09 c0       	rjmp	.+18     	; 0x9aa <__vector_13+0x80>
			stopwatches.watch3++;
     998:	80 91 6d 03 	lds	r24, 0x036D
     99c:	90 91 6e 03 	lds	r25, 0x036E
     9a0:	01 96       	adiw	r24, 0x01	; 1
     9a2:	90 93 6e 03 	sts	0x036E, r25
     9a6:	80 93 6d 03 	sts	0x036D, r24
		if(stopwatches.watches & STOPWATCH4)
     9aa:	80 91 68 03 	lds	r24, 0x0368
     9ae:	83 ff       	sbrs	r24, 3
     9b0:	09 c0       	rjmp	.+18     	; 0x9c4 <__vector_13+0x9a>
			stopwatches.watch4++;
     9b2:	80 91 6f 03 	lds	r24, 0x036F
     9b6:	90 91 70 03 	lds	r25, 0x0370
     9ba:	01 96       	adiw	r24, 0x01	; 1
     9bc:	90 93 70 03 	sts	0x0370, r25
     9c0:	80 93 6f 03 	sts	0x036F, r24
		if(stopwatches.watches & STOPWATCH5)
     9c4:	80 91 68 03 	lds	r24, 0x0368
     9c8:	84 ff       	sbrs	r24, 4
     9ca:	09 c0       	rjmp	.+18     	; 0x9de <__vector_13+0xb4>
			stopwatches.watch5++;
     9cc:	80 91 71 03 	lds	r24, 0x0371
     9d0:	90 91 72 03 	lds	r25, 0x0372
     9d4:	01 96       	adiw	r24, 0x01	; 1
     9d6:	90 93 72 03 	sts	0x0372, r25
     9da:	80 93 71 03 	sts	0x0371, r24
		if(stopwatches.watches & STOPWATCH6)
     9de:	80 91 68 03 	lds	r24, 0x0368
     9e2:	85 ff       	sbrs	r24, 5
     9e4:	09 c0       	rjmp	.+18     	; 0x9f8 <__vector_13+0xce>
			stopwatches.watch6++;
     9e6:	80 91 73 03 	lds	r24, 0x0373
     9ea:	90 91 74 03 	lds	r25, 0x0374
     9ee:	01 96       	adiw	r24, 0x01	; 1
     9f0:	90 93 74 03 	sts	0x0374, r25
     9f4:	80 93 73 03 	sts	0x0373, r24
		if(stopwatches.watches & STOPWATCH7)
     9f8:	80 91 68 03 	lds	r24, 0x0368
     9fc:	86 ff       	sbrs	r24, 6
     9fe:	09 c0       	rjmp	.+18     	; 0xa12 <__vector_13+0xe8>
			stopwatches.watch7++;
     a00:	80 91 75 03 	lds	r24, 0x0375
     a04:	90 91 76 03 	lds	r25, 0x0376
     a08:	01 96       	adiw	r24, 0x01	; 1
     a0a:	90 93 76 03 	sts	0x0376, r25
     a0e:	80 93 75 03 	sts	0x0375, r24
		if(stopwatches.watches & STOPWATCH8)
     a12:	80 91 68 03 	lds	r24, 0x0368
     a16:	87 ff       	sbrs	r24, 7
     a18:	09 c0       	rjmp	.+18     	; 0xa2c <__vector_13+0x102>
			stopwatches.watch8++;
     a1a:	80 91 77 03 	lds	r24, 0x0377
     a1e:	90 91 78 03 	lds	r25, 0x0378
     a22:	01 96       	adiw	r24, 0x01	; 1
     a24:	90 93 78 03 	sts	0x0378, r25
     a28:	80 93 77 03 	sts	0x0377, r24

		ms_timer=0;
     a2c:	10 92 7b 03 	sts	0x037B, r1
	  }
  } 
     a30:	9f 91       	pop	r25
     a32:	8f 91       	pop	r24
     a34:	0f 90       	pop	r0
     a36:	0f be       	out	0x3f, r0	; 63
     a38:	0f 90       	pop	r0
     a3a:	1f 90       	pop	r1
     a3c:	18 95       	reti

00000a3e <sleep>:
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     a3e:	10 92 7a 03 	sts	0x037A, r1
     a42:	10 92 79 03 	sts	0x0379, r1
     a46:	28 2f       	mov	r18, r24
     a48:	30 e0       	ldi	r19, 0x00	; 0
     a4a:	80 91 79 03 	lds	r24, 0x0379
     a4e:	90 91 7a 03 	lds	r25, 0x037A
     a52:	82 17       	cp	r24, r18
     a54:	93 07       	cpc	r25, r19
     a56:	c8 f3       	brcs	.-14     	; 0xa4a <sleep+0xc>
  }
     a58:	08 95       	ret

00000a5a <mSleep>:


void mSleep(uint16_t time)
  {
     a5a:	9c 01       	movw	r18, r24
     a5c:	0c c0       	rjmp	.+24     	; 0xa76 <mSleep+0x1c>
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     a5e:	10 92 7a 03 	sts	0x037A, r1
     a62:	10 92 79 03 	sts	0x0379, r1
     a66:	80 91 79 03 	lds	r24, 0x0379
     a6a:	90 91 7a 03 	lds	r25, 0x037A
     a6e:	0a 97       	sbiw	r24, 0x0a	; 10
     a70:	d0 f3       	brcs	.-12     	; 0xa66 <mSleep+0xc>
     a72:	21 50       	subi	r18, 0x01	; 1
     a74:	30 40       	sbci	r19, 0x00	; 0
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     a76:	21 15       	cp	r18, r1
     a78:	31 05       	cpc	r19, r1
     a7a:	89 f7       	brne	.-30     	; 0xa5e <mSleep+0x4>
  }
     a7c:	08 95       	ret

00000a7e <WT_Main_Init_All>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void WT_Main_Init_All (void)
  {
	portInit();					//Instellen Input Outputs
     a7e:	12 b8       	out	0x02, r1	; 2
     a80:	8b e1       	ldi	r24, 0x1B	; 27
     a82:	85 b9       	out	0x05, r24	; 5
     a84:	8c ef       	ldi	r24, 0xFC	; 252
     a86:	88 b9       	out	0x08, r24	; 8
     a88:	81 e7       	ldi	r24, 0x71	; 113
     a8a:	8b b9       	out	0x0b, r24	; 11
     a8c:	11 b8       	out	0x01, r1	; 1
     a8e:	8b eb       	ldi	r24, 0xBB	; 187
     a90:	84 b9       	out	0x04, r24	; 4
     a92:	80 ec       	ldi	r24, 0xC0	; 192
     a94:	87 b9       	out	0x07, r24	; 7
     a96:	8a e7       	ldi	r24, 0x7A	; 122
     a98:	8a b9       	out	0x0a, r24	; 10

	USART0_Init(9600);			//Init USART0 
     a9a:	60 e8       	ldi	r22, 0x80	; 128
     a9c:	75 e2       	ldi	r23, 0x25	; 37
     a9e:	80 e0       	ldi	r24, 0x00	; 0
     aa0:	90 e0       	ldi	r25, 0x00	; 0
     aa2:	0e 94 96 09 	call	0x132c	; 0x132c <USART0_Init>

	USART1_Init(9600);			//Init USART1
     aa6:	60 e8       	ldi	r22, 0x80	; 128
     aa8:	75 e2       	ldi	r23, 0x25	; 37
     aaa:	80 e0       	ldi	r24, 0x00	; 0
     aac:	90 e0       	ldi	r25, 0x00	; 0
     aae:	0e 94 ba 09 	call	0x1374	; 0x1374 <USART1_Init>

	APC220_SET_1;				// Enable the SetLine
     ab2:	5c 9a       	sbi	0x0b, 4	; 11

// Start timer0
void Timer1_Init(void)
  {
  	// No bit set
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<FOC1A)|(0<<FOC1B)|(0<<WGM11)|(0<<WGM10);
     ab4:	10 92 80 00 	sts	0x0080, r1
	// 8 Prescaler, CTC mode
	TCCR1B = (0<<WGM13)|(1<<WGM12)|(0<<CS12)|(1<<CS11)|(0<<CS10);
     ab8:	8a e0       	ldi	r24, 0x0A	; 10
     aba:	80 93 81 00 	sts	0x0081, r24

	// OCR1A value is FCPU diveded by the prescaler and that dived by ticks per second you want
	OCR1A = ((F_CPU/8)/10000-1);
     abe:	89 ef       	ldi	r24, 0xF9	; 249
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	90 93 89 00 	sts	0x0089, r25
     ac6:	80 93 88 00 	sts	0x0088, r24
//////////////////////////////////////////////////////////////////////////////////////

// Initialize ADC in 8bit mode
void ADC_Init (void)
  {
	ADMUX  = (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// AVCC with external capacitor at AREF pin
     aca:	80 e2       	ldi	r24, 0x20	; 32
     acc:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = (1<<ADEN) |(1<<ADSC) |(1<<ADATE)|(0<<ADIF)|(0<<ADATE)|(1<<ADPS2)|(0<<ADPS1)|(0<<ADPS0); 	// ADC Enable, ADC Start Conversion, Auto Trigger Enable, Division Factor 8
     ad0:	84 ee       	ldi	r24, 0xE4	; 228
     ad2:	80 93 7a 00 	sts	0x007A, r24
	ADCSRB = (0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);															// Free Running mode
     ad6:	10 92 7b 00 	sts	0x007B, r1
	
	Timer1_Init();				// Init Timer 1

	ADC_Init();					// ADC Init

	PCI_Init();					// Pin Change Interrupt init
     ada:	0e 94 17 04 	call	0x82e	; 0x82e <PCI_Init>

// Start timer1
void Timer1_Start(void)
  {
  	// Output Compare A Match Interrupt Enable
	TIMSK1 = (1<<OCIE1A);  	// Stop timer
     ade:	82 e0       	ldi	r24, 0x02	; 2
     ae0:	80 93 6f 00 	sts	0x006F, r24
	// Set Interrupt enable
	sei();
     ae4:	78 94       	sei

	PCI_Init();					// Pin Change Interrupt init

	Timer1_Start();				// Start Timer 1

	sei();						// Interrupt Enable 
     ae6:	78 94       	sei
  }
     ae8:	08 95       	ret

00000aea <__vector_5>:
  }


// Interrupt PCINT8..15
INTERRUPT(PCINT1_vect)
  {
     aea:	78 94       	sei
     aec:	1f 92       	push	r1
     aee:	0f 92       	push	r0
     af0:	0f b6       	in	r0, 0x3f	; 63
     af2:	0f 92       	push	r0
     af4:	11 24       	eor	r1, r1
     af6:	2f 93       	push	r18
     af8:	3f 93       	push	r19
     afa:	4f 93       	push	r20
     afc:	5f 93       	push	r21
     afe:	6f 93       	push	r22
     b00:	7f 93       	push	r23
     b02:	8f 93       	push	r24
     b04:	9f 93       	push	r25
     b06:	af 93       	push	r26
     b08:	bf 93       	push	r27
     b0a:	ef 93       	push	r30
     b0c:	ff 93       	push	r31
 	if(BUMPER_SWITCH1) 	// If bumper switch 1 pressed
     b0e:	18 99       	sbic	0x03, 0	; 3
     b10:	2b c0       	rjmp	.+86     	; 0xb68 <__vector_5+0x7e>
	  {	
	  	// Check of Bumper was NOT pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(!Bumper1_WasPressed&(!(isStopwatch2Running()) | (getStopwatch2()>20)))
     b12:	80 91 68 03 	lds	r24, 0x0368
     b16:	20 91 6b 03 	lds	r18, 0x036B
     b1a:	30 91 6c 03 	lds	r19, 0x036C
     b1e:	48 2f       	mov	r20, r24
     b20:	50 e0       	ldi	r21, 0x00	; 0
     b22:	56 95       	lsr	r21
     b24:	47 95       	ror	r20
     b26:	40 95       	com	r20
     b28:	50 95       	com	r21
     b2a:	41 70       	andi	r20, 0x01	; 1
     b2c:	50 70       	andi	r21, 0x00	; 0
     b2e:	80 e0       	ldi	r24, 0x00	; 0
     b30:	90 e0       	ldi	r25, 0x00	; 0
     b32:	25 31       	cpi	r18, 0x15	; 21
     b34:	31 05       	cpc	r19, r1
     b36:	10 f0       	brcs	.+4      	; 0xb3c <__vector_5+0x52>
     b38:	81 e0       	ldi	r24, 0x01	; 1
     b3a:	90 e0       	ldi	r25, 0x00	; 0
     b3c:	48 2b       	or	r20, r24
     b3e:	59 2b       	or	r21, r25
     b40:	80 91 b2 02 	lds	r24, 0x02B2
     b44:	91 e0       	ldi	r25, 0x01	; 1
     b46:	89 27       	eor	r24, r25
     b48:	84 23       	and	r24, r20
     b4a:	99 f1       	breq	.+102    	; 0xbb2 <__vector_5+0xc8>
		  {
		  	setStopwatch2(0);			// Reset the stopwatch
     b4c:	10 92 6c 03 	sts	0x036C, r1
     b50:	10 92 6b 03 	sts	0x036B, r1
		  	startStopwatch2();			// Start the stopwatch
     b54:	80 91 68 03 	lds	r24, 0x0368
     b58:	82 60       	ori	r24, 0x02	; 2
     b5a:	80 93 68 03 	sts	0x0368, r24
			Bumper1_WasPressed = true;	// Set boolean Button was pressed 
     b5e:	90 93 b2 02 	sts	0x02B2, r25
			// Progressing......
	 		USART0_WriteString("Bumper Switch 1 Pressed \r\n");	
     b62:	80 e3       	ldi	r24, 0x30	; 48
     b64:	91 e0       	ldi	r25, 0x01	; 1
     b66:	23 c0       	rjmp	.+70     	; 0xbae <__vector_5+0xc4>
		  }
	  }
	else // Else...
	  {	
	  	// Check of Bumper WAS pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(Bumper1_WasPressed&(!(isStopwatch2Running()) | (getStopwatch2()>20)))
     b68:	20 91 68 03 	lds	r18, 0x0368
     b6c:	80 91 6b 03 	lds	r24, 0x036B
     b70:	90 91 6c 03 	lds	r25, 0x036C
     b74:	26 95       	lsr	r18
     b76:	20 95       	com	r18
     b78:	21 70       	andi	r18, 0x01	; 1
     b7a:	30 e0       	ldi	r19, 0x00	; 0
     b7c:	45 97       	sbiw	r24, 0x15	; 21
     b7e:	08 f0       	brcs	.+2      	; 0xb82 <__vector_5+0x98>
     b80:	31 e0       	ldi	r19, 0x01	; 1
     b82:	23 2b       	or	r18, r19
     b84:	30 e0       	ldi	r19, 0x00	; 0
     b86:	80 91 b2 02 	lds	r24, 0x02B2
     b8a:	90 e0       	ldi	r25, 0x00	; 0
     b8c:	28 23       	and	r18, r24
     b8e:	39 23       	and	r19, r25
     b90:	23 2b       	or	r18, r19
     b92:	79 f0       	breq	.+30     	; 0xbb2 <__vector_5+0xc8>
		  {
		  	setStopwatch2(0);			// Reset the stopwatch
     b94:	10 92 6c 03 	sts	0x036C, r1
     b98:	10 92 6b 03 	sts	0x036B, r1
		  	startStopwatch2();			// Start the stopwatch
     b9c:	80 91 68 03 	lds	r24, 0x0368
     ba0:	82 60       	ori	r24, 0x02	; 2
     ba2:	80 93 68 03 	sts	0x0368, r24
			Bumper1_WasPressed = false;	// Set boolean Button was pressed 
     ba6:	10 92 b2 02 	sts	0x02B2, r1
			// Progressing...... 
	 		USART0_WriteString("Bumper Switch 1 Unpressed \r\n");
     baa:	8b e4       	ldi	r24, 0x4B	; 75
     bac:	91 e0       	ldi	r25, 0x01	; 1
     bae:	0e 94 ff 09 	call	0x13fe	; 0x13fe <USART0_WriteString>
		  }	 
	  }	// END Of BUMPER 1

	if(BUMPER_SWITCH2) 	// If bumper switch 1 pressed
     bb2:	19 99       	sbic	0x03, 1	; 3
     bb4:	2d c0       	rjmp	.+90     	; 0xc10 <__vector_5+0x126>
	  {	
	  	// Check of Bumper was NOT pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(!Bumper2_WasPressed&(!(isStopwatch3Running()) | (getStopwatch3()>20)))
     bb6:	80 91 68 03 	lds	r24, 0x0368
     bba:	20 91 6d 03 	lds	r18, 0x036D
     bbe:	30 91 6e 03 	lds	r19, 0x036E
     bc2:	48 2f       	mov	r20, r24
     bc4:	50 e0       	ldi	r21, 0x00	; 0
     bc6:	56 95       	lsr	r21
     bc8:	47 95       	ror	r20
     bca:	56 95       	lsr	r21
     bcc:	47 95       	ror	r20
     bce:	40 95       	com	r20
     bd0:	50 95       	com	r21
     bd2:	41 70       	andi	r20, 0x01	; 1
     bd4:	50 70       	andi	r21, 0x00	; 0
     bd6:	80 e0       	ldi	r24, 0x00	; 0
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	25 31       	cpi	r18, 0x15	; 21
     bdc:	31 05       	cpc	r19, r1
     bde:	10 f0       	brcs	.+4      	; 0xbe4 <__vector_5+0xfa>
     be0:	81 e0       	ldi	r24, 0x01	; 1
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	48 2b       	or	r20, r24
     be6:	59 2b       	or	r21, r25
     be8:	80 91 b3 02 	lds	r24, 0x02B3
     bec:	91 e0       	ldi	r25, 0x01	; 1
     bee:	89 27       	eor	r24, r25
     bf0:	84 23       	and	r24, r20
     bf2:	a1 f1       	breq	.+104    	; 0xc5c <__vector_5+0x172>
		  {
		  	setStopwatch3(0);			// Reset the stopwatch
     bf4:	10 92 6e 03 	sts	0x036E, r1
     bf8:	10 92 6d 03 	sts	0x036D, r1
		  	startStopwatch3();			// Start the stopwatch
     bfc:	80 91 68 03 	lds	r24, 0x0368
     c00:	84 60       	ori	r24, 0x04	; 4
     c02:	80 93 68 03 	sts	0x0368, r24
			Bumper2_WasPressed = true;	// Set boolean Button was pressed 
     c06:	90 93 b3 02 	sts	0x02B3, r25
			// Progressing......
	 		USART0_WriteString("Bumper Switch 2 Pressed \r\n");	
     c0a:	88 e6       	ldi	r24, 0x68	; 104
     c0c:	91 e0       	ldi	r25, 0x01	; 1
     c0e:	24 c0       	rjmp	.+72     	; 0xc58 <__vector_5+0x16e>
		  }
	  }
	else // Else...
	  {	
	  	// Check of Bumper WAS pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(Bumper2_WasPressed&(!(isStopwatch3Running()) | (getStopwatch3()>20)))
     c10:	20 91 68 03 	lds	r18, 0x0368
     c14:	80 91 6d 03 	lds	r24, 0x036D
     c18:	90 91 6e 03 	lds	r25, 0x036E
     c1c:	26 95       	lsr	r18
     c1e:	26 95       	lsr	r18
     c20:	20 95       	com	r18
     c22:	21 70       	andi	r18, 0x01	; 1
     c24:	30 e0       	ldi	r19, 0x00	; 0
     c26:	45 97       	sbiw	r24, 0x15	; 21
     c28:	08 f0       	brcs	.+2      	; 0xc2c <__vector_5+0x142>
     c2a:	31 e0       	ldi	r19, 0x01	; 1
     c2c:	23 2b       	or	r18, r19
     c2e:	30 e0       	ldi	r19, 0x00	; 0
     c30:	80 91 b3 02 	lds	r24, 0x02B3
     c34:	90 e0       	ldi	r25, 0x00	; 0
     c36:	28 23       	and	r18, r24
     c38:	39 23       	and	r19, r25
     c3a:	23 2b       	or	r18, r19
     c3c:	79 f0       	breq	.+30     	; 0xc5c <__vector_5+0x172>
		  {
		  	setStopwatch3(0);			// Reset the stopwatch
     c3e:	10 92 6e 03 	sts	0x036E, r1
     c42:	10 92 6d 03 	sts	0x036D, r1
		  	startStopwatch3();			// Start the stopwatch
     c46:	80 91 68 03 	lds	r24, 0x0368
     c4a:	84 60       	ori	r24, 0x04	; 4
     c4c:	80 93 68 03 	sts	0x0368, r24
			Bumper2_WasPressed = false;	// Set boolean Button was pressed 
     c50:	10 92 b3 02 	sts	0x02B3, r1
			// Progressing...... 
	 		USART0_WriteString("Bumper Switch 2 Unpressed \r\n");
     c54:	83 e8       	ldi	r24, 0x83	; 131
     c56:	91 e0       	ldi	r25, 0x01	; 1
     c58:	0e 94 ff 09 	call	0x13fe	; 0x13fe <USART0_WriteString>
		  }	 
	  }	// END Of BUMPER 2

  }
     c5c:	ff 91       	pop	r31
     c5e:	ef 91       	pop	r30
     c60:	bf 91       	pop	r27
     c62:	af 91       	pop	r26
     c64:	9f 91       	pop	r25
     c66:	8f 91       	pop	r24
     c68:	7f 91       	pop	r23
     c6a:	6f 91       	pop	r22
     c6c:	5f 91       	pop	r21
     c6e:	4f 91       	pop	r20
     c70:	3f 91       	pop	r19
     c72:	2f 91       	pop	r18
     c74:	0f 90       	pop	r0
     c76:	0f be       	out	0x3f, r0	; 63
     c78:	0f 90       	pop	r0
     c7a:	1f 90       	pop	r1
     c7c:	18 95       	reti

00000c7e <__I2CTWI_initMaster>:
// Example: 
// __I2CTWI_initMaster(32); // I2C Master mode with 250 kHz SCL frequency

void __I2CTWI_initMaster(uint8_t twi_bitrate)
{
	cli();
     c7e:	f8 94       	cli
	TWBR = twi_bitrate;
     c80:	80 93 b8 00 	sts	0x00B8, r24
	TWSR = 0x00;      // DO NOT USE PRESCALER! Otherwise you need to mask the
     c84:	10 92 b9 00 	sts	0x00B9, r1
	TWDR = 0xFF;      // TWSR Prescaler bits everywhere TWSR is read!  	      
     c88:	8f ef       	ldi	r24, 0xFF	; 255
     c8a:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWEN);
     c8e:	84 e0       	ldi	r24, 0x04	; 4
     c90:	80 93 bc 00 	sts	0x00BC, r24
	TWI_statusReg.lastTransOK = 1;
     c94:	80 91 b4 02 	lds	r24, 0x02B4
     c98:	81 60       	ori	r24, 0x01	; 1
     c9a:	80 93 b4 02 	sts	0x02B4, r24
    sei();                      
     c9e:	78 94       	sei
}
     ca0:	08 95       	ret

00000ca2 <I2CTWI_requestedDataReady_DUMMY>:
//	TWI Event handlers																//
//																					//
//////////////////////////////////////////////////////////////////////////////////////
// These functions are used to receive Data or react on errors.

void I2CTWI_requestedDataReady_DUMMY(uint8_t requestID){}
     ca2:	08 95       	ret

00000ca4 <I2CTWI_setRequestedDataReadyHandler>:
static void (*I2CTWI_requestedDataReadyHandler)(uint8_t) = I2CTWI_requestedDataReady_DUMMY;
void I2CTWI_setRequestedDataReadyHandler(void (*requestedDataReadyHandler)(uint8_t))
  {
	I2CTWI_requestedDataReadyHandler = requestedDataReadyHandler;
     ca4:	90 93 a3 01 	sts	0x01A3, r25
     ca8:	80 93 a2 01 	sts	0x01A2, r24
  }
     cac:	08 95       	ret

00000cae <I2CTWI_transmissionError_DUMMY>:

void I2CTWI_transmissionError_DUMMY(uint8_t requestID){}
     cae:	08 95       	ret

00000cb0 <I2CTWI_setTransmissionErrorHandler>:
static void (*I2CTWI_transmissionErrorHandler)(uint8_t) = I2CTWI_transmissionError_DUMMY;
void I2CTWI_setTransmissionErrorHandler(void (*transmissionErrorHandler)(uint8_t))
  {
	I2CTWI_transmissionErrorHandler = transmissionErrorHandler;
     cb0:	90 93 a5 01 	sts	0x01A5, r25
     cb4:	80 93 a4 01 	sts	0x01A4, r24
  }
     cb8:	08 95       	ret

00000cba <I2CTWI_delay>:
//////////////////////////////////////////////////////////////////////////////////////
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
     cba:	df 93       	push	r29
     cbc:	cf 93       	push	r28
     cbe:	0f 92       	push	r0
     cc0:	cd b7       	in	r28, 0x3d	; 61
     cc2:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t dly = 150;
     cc4:	86 e9       	ldi	r24, 0x96	; 150
     cc6:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     cc8:	89 81       	ldd	r24, Y+1	; 0x01
     cca:	81 50       	subi	r24, 0x01	; 1
     ccc:	89 83       	std	Y+1, r24	; 0x01
     cce:	8f 5f       	subi	r24, 0xFF	; 255
     cd0:	d9 f7       	brne	.-10     	; 0xcc8 <I2CTWI_delay+0xe>
  }
     cd2:	0f 90       	pop	r0
     cd4:	cf 91       	pop	r28
     cd6:	df 91       	pop	r29
     cd8:	08 95       	ret

00000cda <task_I2CTWI>:

// You have to call this functions frequently out of the
// main loop. It calls the event handlers above automatically if data has been received.

void task_I2CTWI(void)
  {
     cda:	df 93       	push	r29
     cdc:	cf 93       	push	r28
     cde:	0f 92       	push	r0
     ce0:	cd b7       	in	r28, 0x3d	; 61
     ce2:	de b7       	in	r29, 0x3e	; 62
	if (!I2CTWI_isBusy()) 
     ce4:	80 91 bc 00 	lds	r24, 0x00BC
     ce8:	80 fd       	sbrc	r24, 0
     cea:	71 c0       	rjmp	.+226    	; 0xdce <task_I2CTWI+0xf4>
	  {
		if (TWI_statusReg.lastTransOK) 
     cec:	80 91 b4 02 	lds	r24, 0x02B4
     cf0:	80 ff       	sbrs	r24, 0
     cf2:	50 c0       	rjmp	.+160    	; 0xd94 <task_I2CTWI+0xba>
		  {
			if(TWI_operation) 
     cf4:	80 91 bb 02 	lds	r24, 0x02BB
     cf8:	88 23       	and	r24, r24
     cfa:	09 f4       	brne	.+2      	; 0xcfe <task_I2CTWI+0x24>
     cfc:	68 c0       	rjmp	.+208    	; 0xdce <task_I2CTWI+0xf4>
			  {
				if(TWI_operation == I2CTWI_SEND_REGISTER) 
     cfe:	81 30       	cpi	r24, 0x01	; 1
     d00:	d1 f4       	brne	.+52     	; 0xd36 <task_I2CTWI+0x5c>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     d02:	86 e9       	ldi	r24, 0x96	; 150
     d04:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     d06:	89 81       	ldd	r24, Y+1	; 0x01
     d08:	81 50       	subi	r24, 0x01	; 1
     d0a:	89 83       	std	Y+1, r24	; 0x01
     d0c:	8f 5f       	subi	r24, 0xFF	; 255
     d0e:	d9 f7       	brne	.-10     	; 0xd06 <task_I2CTWI+0x2c>
			if(TWI_operation) 
			  {
				if(TWI_operation == I2CTWI_SEND_REGISTER) 
				  {
					I2CTWI_delay();
					TWI_msgSize = 2;
     d10:	92 e0       	ldi	r25, 0x02	; 2
     d12:	90 93 fd 02 	sts	0x02FD, r25
					I2CTWI_buf[0] = I2CTWI_request_adr;
     d16:	80 91 b6 02 	lds	r24, 0x02B6
     d1a:	80 93 bd 02 	sts	0x02BD, r24
					I2CTWI_buf[1] = I2CTWI_request_reg;
     d1e:	80 91 b7 02 	lds	r24, 0x02B7
     d22:	80 93 be 02 	sts	0x02BE, r24
					TWI_statusReg.all = 0;
     d26:	10 92 b4 02 	sts	0x02B4, r1
					TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
     d2a:	85 ea       	ldi	r24, 0xA5	; 165
     d2c:	80 93 bc 00 	sts	0x00BC, r24
					TWI_operation = I2CTWI_REQUEST_BYTES;
     d30:	90 93 bb 02 	sts	0x02BB, r25
     d34:	4c c0       	rjmp	.+152    	; 0xdce <task_I2CTWI+0xf4>
				  }
				else if (TWI_operation == I2CTWI_REQUEST_BYTES) 
     d36:	82 30       	cpi	r24, 0x02	; 2
     d38:	e1 f4       	brne	.+56     	; 0xd72 <task_I2CTWI+0x98>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     d3a:	86 e9       	ldi	r24, 0x96	; 150
     d3c:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     d3e:	89 81       	ldd	r24, Y+1	; 0x01
     d40:	81 50       	subi	r24, 0x01	; 1
     d42:	89 83       	std	Y+1, r24	; 0x01
     d44:	8f 5f       	subi	r24, 0xFF	; 255
     d46:	d9 f7       	brne	.-10     	; 0xd3e <task_I2CTWI+0x64>
					TWI_operation = I2CTWI_REQUEST_BYTES;
				  }
				else if (TWI_operation == I2CTWI_REQUEST_BYTES) 
				  {
					I2CTWI_delay();
					TWI_msgSize = I2CTWI_request_size + 1;
     d48:	80 91 b8 02 	lds	r24, 0x02B8
     d4c:	8f 5f       	subi	r24, 0xFF	; 255
     d4e:	80 93 fd 02 	sts	0x02FD, r24
					I2CTWI_request_adr = I2CTWI_request_adr | TWI_READ;
     d52:	80 91 b6 02 	lds	r24, 0x02B6
     d56:	81 60       	ori	r24, 0x01	; 1
     d58:	80 93 b6 02 	sts	0x02B6, r24
					I2CTWI_buf[0]  = I2CTWI_request_adr | TWI_READ; 
     d5c:	80 93 bd 02 	sts	0x02BD, r24
					TWI_statusReg.all = 0;
     d60:	10 92 b4 02 	sts	0x02B4, r1
					TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);	
     d64:	85 ea       	ldi	r24, 0xA5	; 165
     d66:	80 93 bc 00 	sts	0x00BC, r24
					TWI_operation = I2CTWI_READ_BYTES_FROM_BUFFER;
     d6a:	83 e0       	ldi	r24, 0x03	; 3
     d6c:	80 93 bb 02 	sts	0x02BB, r24
     d70:	2e c0       	rjmp	.+92     	; 0xdce <task_I2CTWI+0xf4>
				  }
				else if (TWI_operation == I2CTWI_READ_BYTES_FROM_BUFFER) 
     d72:	83 30       	cpi	r24, 0x03	; 3
     d74:	61 f5       	brne	.+88     	; 0xdce <task_I2CTWI+0xf4>
				  { 
					TWI_operation = I2CTWI_NO_OPERATION;
     d76:	10 92 bb 02 	sts	0x02BB, r1
					if(I2CTWI_requestID!=-1)
     d7a:	80 91 b9 02 	lds	r24, 0x02B9
     d7e:	90 91 ba 02 	lds	r25, 0x02BA
     d82:	2f ef       	ldi	r18, 0xFF	; 255
     d84:	8f 3f       	cpi	r24, 0xFF	; 255
     d86:	92 07       	cpc	r25, r18
     d88:	11 f1       	breq	.+68     	; 0xdce <task_I2CTWI+0xf4>
					  {
						I2CTWI_requestedDataReadyHandler(I2CTWI_requestID);
     d8a:	e0 91 a2 01 	lds	r30, 0x01A2
     d8e:	f0 91 a3 01 	lds	r31, 0x01A3
     d92:	1c c0       	rjmp	.+56     	; 0xdcc <task_I2CTWI+0xf2>
// This function returns the last TWI State / Error State. It waits until
// TWI Module has completed last operation! 

uint8_t I2CTWI_getState(void)
  {
	while(I2CTWI_isBusy()); // Wait until TWI has completed the transmission.
     d94:	80 91 bc 00 	lds	r24, 0x00BC
     d98:	80 fd       	sbrc	r24, 0
     d9a:	fc cf       	rjmp	.-8      	; 0xd94 <task_I2CTWI+0xba>
	return (TWI_TWSR_state); // Return error state.
     d9c:	90 91 b5 02 	lds	r25, 0x02B5
			  }
		  }
		else 
		  {
			uint8_t errState = I2CTWI_getState();
			if(errState != 0) 
     da0:	99 23       	and	r25, r25
     da2:	a9 f0       	breq	.+42     	; 0xdce <task_I2CTWI+0xf4>
			  {
				TWI_operation = I2CTWI_NO_OPERATION;
     da4:	10 92 bb 02 	sts	0x02BB, r1
				TWI_statusReg.lastTransOK = 1;
     da8:	80 91 b4 02 	lds	r24, 0x02B4
     dac:	81 60       	ori	r24, 0x01	; 1
     dae:	80 93 b4 02 	sts	0x02B4, r24
				I2CTWI_request_adr = 0;
     db2:	10 92 b6 02 	sts	0x02B6, r1
				I2CTWI_requestID = 0;
     db6:	10 92 ba 02 	sts	0x02BA, r1
     dba:	10 92 b9 02 	sts	0x02B9, r1
				I2CTWI_request_size = 0;
     dbe:	10 92 b8 02 	sts	0x02B8, r1
				I2CTWI_transmissionErrorHandler(errState);
     dc2:	e0 91 a4 01 	lds	r30, 0x01A4
     dc6:	f0 91 a5 01 	lds	r31, 0x01A5
     dca:	89 2f       	mov	r24, r25
     dcc:	09 95       	icall
			  }
		  }
	  }
  }
     dce:	0f 90       	pop	r0
     dd0:	cf 91       	pop	r28
     dd2:	df 91       	pop	r29
     dd4:	08 95       	ret

00000dd6 <I2CTWI_requestDataFromDevice>:
// Requests a number of Bytes from the target device. You need to set a requestID 
// to be able to identify the request after the data has been received and the 
// "requestedDataReady" event handler is called.

void I2CTWI_requestDataFromDevice(uint8_t targetAdr, uint8_t requestID, uint8_t numberOfBytes)
  {	
     dd6:	ff 92       	push	r15
     dd8:	0f 93       	push	r16
     dda:	1f 93       	push	r17
     ddc:	18 2f       	mov	r17, r24
     dde:	06 2f       	mov	r16, r22
     de0:	f4 2e       	mov	r15, r20
     de2:	02 c0       	rjmp	.+4      	; 0xde8 <I2CTWI_requestDataFromDevice+0x12>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     de4:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
     de8:	80 91 bc 00 	lds	r24, 0x00BC
     dec:	80 fd       	sbrc	r24, 0
     dee:	fa cf       	rjmp	.-12     	; 0xde4 <I2CTWI_requestDataFromDevice+0xe>
     df0:	80 91 bb 02 	lds	r24, 0x02BB
     df4:	88 23       	and	r24, r24
     df6:	b1 f7       	brne	.-20     	; 0xde4 <I2CTWI_requestDataFromDevice+0xe>
	TWI_operation = I2CTWI_REQUEST_BYTES;
     df8:	82 e0       	ldi	r24, 0x02	; 2
     dfa:	80 93 bb 02 	sts	0x02BB, r24
	I2CTWI_request_adr = targetAdr;
     dfe:	10 93 b6 02 	sts	0x02B6, r17
	I2CTWI_requestID = (int16_t)requestID;
     e02:	00 93 b9 02 	sts	0x02B9, r16
     e06:	10 92 ba 02 	sts	0x02BA, r1
	I2CTWI_request_size = numberOfBytes;
     e0a:	f0 92 b8 02 	sts	0x02B8, r15
  }
     e0e:	1f 91       	pop	r17
     e10:	0f 91       	pop	r16
     e12:	ff 90       	pop	r15
     e14:	08 95       	ret

00000e16 <I2CTWI_requestRegisterFromDevice>:
// that has to be read and transmits the register number before! 
// This is neccessary for the reaction on interrupt requests of slave devices as this
// function is non-blocking and thus very well suited for calls directly from ISRs. 

void I2CTWI_requestRegisterFromDevice(uint8_t targetAdr, uint8_t requestID, uint8_t reg, uint8_t numberOfBytes)
  {	
     e16:	ef 92       	push	r14
     e18:	ff 92       	push	r15
     e1a:	0f 93       	push	r16
     e1c:	1f 93       	push	r17
     e1e:	e8 2e       	mov	r14, r24
     e20:	16 2f       	mov	r17, r22
     e22:	04 2f       	mov	r16, r20
     e24:	f2 2e       	mov	r15, r18
     e26:	02 c0       	rjmp	.+4      	; 0xe2c <I2CTWI_requestRegisterFromDevice+0x16>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     e28:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
     e2c:	80 91 bc 00 	lds	r24, 0x00BC
     e30:	80 fd       	sbrc	r24, 0
     e32:	fa cf       	rjmp	.-12     	; 0xe28 <I2CTWI_requestRegisterFromDevice+0x12>
     e34:	80 91 bb 02 	lds	r24, 0x02BB
     e38:	88 23       	and	r24, r24
     e3a:	b1 f7       	brne	.-20     	; 0xe28 <I2CTWI_requestRegisterFromDevice+0x12>
	TWI_operation = I2CTWI_SEND_REGISTER;
     e3c:	81 e0       	ldi	r24, 0x01	; 1
     e3e:	80 93 bb 02 	sts	0x02BB, r24
	I2CTWI_requestID = (int16_t)requestID;
     e42:	10 93 b9 02 	sts	0x02B9, r17
     e46:	10 92 ba 02 	sts	0x02BA, r1
	I2CTWI_request_adr = targetAdr;
     e4a:	e0 92 b6 02 	sts	0x02B6, r14
	I2CTWI_request_reg = reg;
     e4e:	00 93 b7 02 	sts	0x02B7, r16
	I2CTWI_request_size = numberOfBytes;
     e52:	f0 92 b8 02 	sts	0x02B8, r15
  }
     e56:	1f 91       	pop	r17
     e58:	0f 91       	pop	r16
     e5a:	ff 90       	pop	r15
     e5c:	ef 90       	pop	r14
     e5e:	08 95       	ret

00000e60 <I2CTWI_getReceivedData>:
// with the msgSize parameter.
// It does not make sense to use this function anywhere else as you 
// can not guarantee what is in the reception buffer...

void I2CTWI_getReceivedData(uint8_t *msg, uint8_t msgSize)
  {
     e60:	9c 01       	movw	r18, r24
	while(I2CTWI_isBusy());
     e62:	80 91 bc 00 	lds	r24, 0x00BC
     e66:	80 fd       	sbrc	r24, 0
     e68:	fc cf       	rjmp	.-8      	; 0xe62 <I2CTWI_getReceivedData+0x2>
	uint8_t i = 0;
	if(TWI_statusReg.lastTransOK)
     e6a:	80 91 b4 02 	lds	r24, 0x02B4
     e6e:	80 ff       	sbrs	r24, 0
     e70:	0c c0       	rjmp	.+24     	; 0xe8a <I2CTWI_getReceivedData+0x2a>
     e72:	ee ec       	ldi	r30, 0xCE	; 206
     e74:	f2 e0       	ldi	r31, 0x02	; 2
     e76:	d9 01       	movw	r26, r18
	  {
		for(; i < msgSize; i++)
     e78:	70 e0       	ldi	r23, 0x00	; 0
     e7a:	6e 0f       	add	r22, r30
     e7c:	7f 1f       	adc	r23, r31
     e7e:	02 c0       	rjmp	.+4      	; 0xe84 <I2CTWI_getReceivedData+0x24>
		  {
			msg[i] = I2CTWI_recbuf[i+1];
     e80:	81 91       	ld	r24, Z+
     e82:	8d 93       	st	X+, r24
  {
	while(I2CTWI_isBusy());
	uint8_t i = 0;
	if(TWI_statusReg.lastTransOK)
	  {
		for(; i < msgSize; i++)
     e84:	e6 17       	cp	r30, r22
     e86:	f7 07       	cpc	r31, r23
     e88:	d9 f7       	brne	.-10     	; 0xe80 <I2CTWI_getReceivedData+0x20>
     e8a:	08 95       	ret

00000e8c <I2CTWI_getState>:
// This function returns the last TWI State / Error State. It waits until
// TWI Module has completed last operation! 

uint8_t I2CTWI_getState(void)
  {
	while(I2CTWI_isBusy()); // Wait until TWI has completed the transmission.
     e8c:	80 91 bc 00 	lds	r24, 0x00BC
     e90:	80 fd       	sbrc	r24, 0
     e92:	fc cf       	rjmp	.-8      	; 0xe8c <I2CTWI_getState>
	return (TWI_TWSR_state); // Return error state.
  }
     e94:	80 91 b5 02 	lds	r24, 0x02B5
     e98:	08 95       	ret

00000e9a <I2CTWI_readRegisters>:

// Reads "numberOfBytes" from "targetAdr" Register "reg" into "messageBuffer". 
// If the slave device supports auto increment, then it reads all subsequent registers of course! 

void I2CTWI_readRegisters(uint8_t targetAdr, uint8_t reg, uint8_t * messageBuffer, uint8_t numberOfBytes)
  {
     e9a:	ff 92       	push	r15
     e9c:	0f 93       	push	r16
     e9e:	1f 93       	push	r17
     ea0:	cf 93       	push	r28
     ea2:	df 93       	push	r29
     ea4:	08 2f       	mov	r16, r24
     ea6:	f6 2e       	mov	r15, r22
     ea8:	ea 01       	movw	r28, r20
     eaa:	12 2f       	mov	r17, r18
     eac:	02 c0       	rjmp	.+4      	; 0xeb2 <I2CTWI_readRegisters+0x18>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     eae:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
     eb2:	80 91 bc 00 	lds	r24, 0x00BC
     eb6:	80 fd       	sbrc	r24, 0
     eb8:	fa cf       	rjmp	.-12     	; 0xeae <I2CTWI_readRegisters+0x14>
     eba:	80 91 bb 02 	lds	r24, 0x02BB
     ebe:	88 23       	and	r24, r24
     ec0:	b1 f7       	brne	.-20     	; 0xeae <I2CTWI_readRegisters+0x14>
	TWI_operation = I2CTWI_SEND_REGISTER;
     ec2:	81 e0       	ldi	r24, 0x01	; 1
     ec4:	80 93 bb 02 	sts	0x02BB, r24
	I2CTWI_request_adr = targetAdr;
     ec8:	00 93 b6 02 	sts	0x02B6, r16
	I2CTWI_requestID = -1;
     ecc:	8f ef       	ldi	r24, 0xFF	; 255
     ece:	9f ef       	ldi	r25, 0xFF	; 255
     ed0:	90 93 ba 02 	sts	0x02BA, r25
     ed4:	80 93 b9 02 	sts	0x02B9, r24
	I2CTWI_request_reg = reg;
     ed8:	f0 92 b7 02 	sts	0x02B7, r15
	I2CTWI_request_size = numberOfBytes;
     edc:	10 93 b8 02 	sts	0x02B8, r17
     ee0:	02 c0       	rjmp	.+4      	; 0xee6 <I2CTWI_readRegisters+0x4c>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     ee2:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
     ee6:	80 91 bc 00 	lds	r24, 0x00BC
     eea:	80 fd       	sbrc	r24, 0
     eec:	fa cf       	rjmp	.-12     	; 0xee2 <I2CTWI_readRegisters+0x48>
     eee:	80 91 bb 02 	lds	r24, 0x02BB
     ef2:	88 23       	and	r24, r24
     ef4:	b1 f7       	brne	.-20     	; 0xee2 <I2CTWI_readRegisters+0x48>
	if (TWI_statusReg.lastTransOK) 
     ef6:	80 91 b4 02 	lds	r24, 0x02B4
     efa:	80 ff       	sbrs	r24, 0
     efc:	05 c0       	rjmp	.+10     	; 0xf08 <I2CTWI_readRegisters+0x6e>
	  {
		I2CTWI_getReceivedData(&messageBuffer[0], numberOfBytes+1);
     efe:	1f 5f       	subi	r17, 0xFF	; 255
     f00:	ce 01       	movw	r24, r28
     f02:	61 2f       	mov	r22, r17
     f04:	0e 94 30 07 	call	0xe60	; 0xe60 <I2CTWI_getReceivedData>
	  }
  }
     f08:	df 91       	pop	r29
     f0a:	cf 91       	pop	r28
     f0c:	1f 91       	pop	r17
     f0e:	0f 91       	pop	r16
     f10:	ff 90       	pop	r15
     f12:	08 95       	ret

00000f14 <I2CTWI_readBytes>:

// Same as readRegisters, but you need to make sure which register to read yourself - if there
// are any registers at all in your slave device.  

void I2CTWI_readBytes(uint8_t targetAdr, uint8_t * messageBuffer, uint8_t numberOfBytes)
  {
     f14:	ef 92       	push	r14
     f16:	ff 92       	push	r15
     f18:	0f 93       	push	r16
     f1a:	1f 93       	push	r17
     f1c:	df 93       	push	r29
     f1e:	cf 93       	push	r28
     f20:	0f 92       	push	r0
     f22:	cd b7       	in	r28, 0x3d	; 61
     f24:	de b7       	in	r29, 0x3e	; 62
     f26:	08 2f       	mov	r16, r24
     f28:	7b 01       	movw	r14, r22
     f2a:	14 2f       	mov	r17, r20
     f2c:	02 c0       	rjmp	.+4      	; 0xf32 <I2CTWI_readBytes+0x1e>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     f2e:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
     f32:	80 91 bc 00 	lds	r24, 0x00BC
     f36:	80 fd       	sbrc	r24, 0
     f38:	fa cf       	rjmp	.-12     	; 0xf2e <I2CTWI_readBytes+0x1a>
     f3a:	80 91 bb 02 	lds	r24, 0x02BB
     f3e:	88 23       	and	r24, r24
     f40:	b1 f7       	brne	.-20     	; 0xf2e <I2CTWI_readBytes+0x1a>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     f42:	86 e9       	ldi	r24, 0x96	; 150
     f44:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     f46:	89 81       	ldd	r24, Y+1	; 0x01
     f48:	81 50       	subi	r24, 0x01	; 1
     f4a:	89 83       	std	Y+1, r24	; 0x01
     f4c:	8f 5f       	subi	r24, 0xFF	; 255
     f4e:	d9 f7       	brne	.-10     	; 0xf46 <I2CTWI_readBytes+0x32>

void I2CTWI_readBytes(uint8_t targetAdr, uint8_t * messageBuffer, uint8_t numberOfBytes)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	TWI_operation = I2CTWI_REQUEST_BYTES;
     f50:	82 e0       	ldi	r24, 0x02	; 2
     f52:	80 93 bb 02 	sts	0x02BB, r24
	I2CTWI_request_adr = targetAdr;
     f56:	00 93 b6 02 	sts	0x02B6, r16
	I2CTWI_requestID = -1;
     f5a:	8f ef       	ldi	r24, 0xFF	; 255
     f5c:	9f ef       	ldi	r25, 0xFF	; 255
     f5e:	90 93 ba 02 	sts	0x02BA, r25
     f62:	80 93 b9 02 	sts	0x02B9, r24
	I2CTWI_request_size = numberOfBytes;
     f66:	10 93 b8 02 	sts	0x02B8, r17
     f6a:	02 c0       	rjmp	.+4      	; 0xf70 <I2CTWI_readBytes+0x5c>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     f6c:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
     f70:	80 91 bc 00 	lds	r24, 0x00BC
     f74:	80 fd       	sbrc	r24, 0
     f76:	fa cf       	rjmp	.-12     	; 0xf6c <I2CTWI_readBytes+0x58>
     f78:	80 91 bb 02 	lds	r24, 0x02BB
     f7c:	88 23       	and	r24, r24
     f7e:	b1 f7       	brne	.-20     	; 0xf6c <I2CTWI_readBytes+0x58>
	if (TWI_statusReg.lastTransOK)
     f80:	80 91 b4 02 	lds	r24, 0x02B4
     f84:	80 ff       	sbrs	r24, 0
     f86:	05 c0       	rjmp	.+10     	; 0xf92 <I2CTWI_readBytes+0x7e>
	  { 
		I2CTWI_getReceivedData(&messageBuffer[0], numberOfBytes+1);
     f88:	1f 5f       	subi	r17, 0xFF	; 255
     f8a:	c7 01       	movw	r24, r14
     f8c:	61 2f       	mov	r22, r17
     f8e:	0e 94 30 07 	call	0xe60	; 0xe60 <I2CTWI_getReceivedData>
	  }
  }
     f92:	0f 90       	pop	r0
     f94:	cf 91       	pop	r28
     f96:	df 91       	pop	r29
     f98:	1f 91       	pop	r17
     f9a:	0f 91       	pop	r16
     f9c:	ff 90       	pop	r15
     f9e:	ef 90       	pop	r14
     fa0:	08 95       	ret

00000fa2 <I2CTWI_readByte>:


// Reads a single byte from the slave device. 

uint8_t I2CTWI_readByte(uint8_t targetAdr)
  {
     fa2:	1f 93       	push	r17
     fa4:	df 93       	push	r29
     fa6:	cf 93       	push	r28
     fa8:	0f 92       	push	r0
     faa:	cd b7       	in	r28, 0x3d	; 61
     fac:	de b7       	in	r29, 0x3e	; 62
     fae:	18 2f       	mov	r17, r24
     fb0:	02 c0       	rjmp	.+4      	; 0xfb6 <I2CTWI_readByte+0x14>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     fb2:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
     fb6:	80 91 bc 00 	lds	r24, 0x00BC
     fba:	80 fd       	sbrc	r24, 0
     fbc:	fa cf       	rjmp	.-12     	; 0xfb2 <I2CTWI_readByte+0x10>
     fbe:	80 91 bb 02 	lds	r24, 0x02BB
     fc2:	88 23       	and	r24, r24
     fc4:	b1 f7       	brne	.-20     	; 0xfb2 <I2CTWI_readByte+0x10>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
     fc6:	86 e9       	ldi	r24, 0x96	; 150
     fc8:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
     fca:	89 81       	ldd	r24, Y+1	; 0x01
     fcc:	81 50       	subi	r24, 0x01	; 1
     fce:	89 83       	std	Y+1, r24	; 0x01
     fd0:	8f 5f       	subi	r24, 0xFF	; 255
     fd2:	d9 f7       	brne	.-10     	; 0xfca <I2CTWI_readByte+0x28>

uint8_t I2CTWI_readByte(uint8_t targetAdr)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	TWI_operation = I2CTWI_REQUEST_BYTES;
     fd4:	82 e0       	ldi	r24, 0x02	; 2
     fd6:	80 93 bb 02 	sts	0x02BB, r24
	I2CTWI_request_adr = targetAdr;
     fda:	10 93 b6 02 	sts	0x02B6, r17
	I2CTWI_requestID = -1;
     fde:	8f ef       	ldi	r24, 0xFF	; 255
     fe0:	9f ef       	ldi	r25, 0xFF	; 255
     fe2:	90 93 ba 02 	sts	0x02BA, r25
     fe6:	80 93 b9 02 	sts	0x02B9, r24
	I2CTWI_request_size = 1;
     fea:	81 e0       	ldi	r24, 0x01	; 1
     fec:	80 93 b8 02 	sts	0x02B8, r24
     ff0:	02 c0       	rjmp	.+4      	; 0xff6 <I2CTWI_readByte+0x54>
	while(TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
     ff2:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
     ff6:	80 91 bb 02 	lds	r24, 0x02BB
     ffa:	88 23       	and	r24, r24
     ffc:	d1 f7       	brne	.-12     	; 0xff2 <I2CTWI_readByte+0x50>
	if (TWI_statusReg.lastTransOK)
     ffe:	80 91 b4 02 	lds	r24, 0x02B4
    1002:	80 fd       	sbrc	r24, 0
    1004:	02 c0       	rjmp	.+4      	; 0x100a <I2CTWI_readByte+0x68>
    1006:	80 e0       	ldi	r24, 0x00	; 0
    1008:	02 c0       	rjmp	.+4      	; 0x100e <I2CTWI_readByte+0x6c>
	  {
		return I2CTWI_recbuf[1];
    100a:	80 91 ce 02 	lds	r24, 0x02CE
	  }
	else
	  {
		return 0;
	  }
  }
    100e:	0f 90       	pop	r0
    1010:	cf 91       	pop	r28
    1012:	df 91       	pop	r29
    1014:	1f 91       	pop	r17
    1016:	08 95       	ret

00001018 <I2CTWI_transmitByte>:
// it does NOT wait until this transmission is finished! 
// This allows you to perform other things while the transmission is 
// in progress! 

void I2CTWI_transmitByte(uint8_t targetAdr, uint8_t data)
  {
    1018:	0f 93       	push	r16
    101a:	1f 93       	push	r17
    101c:	df 93       	push	r29
    101e:	cf 93       	push	r28
    1020:	0f 92       	push	r0
    1022:	cd b7       	in	r28, 0x3d	; 61
    1024:	de b7       	in	r29, 0x3e	; 62
    1026:	18 2f       	mov	r17, r24
    1028:	06 2f       	mov	r16, r22
    102a:	02 c0       	rjmp	.+4      	; 0x1030 <I2CTWI_transmitByte+0x18>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    102c:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
    1030:	80 91 bc 00 	lds	r24, 0x00BC
    1034:	80 fd       	sbrc	r24, 0
    1036:	fa cf       	rjmp	.-12     	; 0x102c <I2CTWI_transmitByte+0x14>
    1038:	80 91 bb 02 	lds	r24, 0x02BB
    103c:	88 23       	and	r24, r24
    103e:	b1 f7       	brne	.-20     	; 0x102c <I2CTWI_transmitByte+0x14>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
    1040:	86 e9       	ldi	r24, 0x96	; 150
    1042:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
    1044:	89 81       	ldd	r24, Y+1	; 0x01
    1046:	81 50       	subi	r24, 0x01	; 1
    1048:	89 83       	std	Y+1, r24	; 0x01
    104a:	8f 5f       	subi	r24, 0xFF	; 255
    104c:	d9 f7       	brne	.-10     	; 0x1044 <I2CTWI_transmitByte+0x2c>

void I2CTWI_transmitByte(uint8_t targetAdr, uint8_t data)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	TWI_msgSize = 2;
    104e:	82 e0       	ldi	r24, 0x02	; 2
    1050:	80 93 fd 02 	sts	0x02FD, r24
	I2CTWI_buf[0] = targetAdr;
    1054:	10 93 bd 02 	sts	0x02BD, r17
	I2CTWI_buf[1] = data;
    1058:	00 93 be 02 	sts	0x02BE, r16
	TWI_statusReg.all = 0;
    105c:	10 92 b4 02 	sts	0x02B4, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
    1060:	85 ea       	ldi	r24, 0xA5	; 165
    1062:	80 93 bc 00 	sts	0x00BC, r24
  }
    1066:	0f 90       	pop	r0
    1068:	cf 91       	pop	r28
    106a:	df 91       	pop	r29
    106c:	1f 91       	pop	r17
    106e:	0f 91       	pop	r16
    1070:	08 95       	ret

00001072 <I2CTWI_transmit2Bytes>:

// This is just the same as transmitByte, but you can pass 2 Bytes to
// this function which are then transferred. 

void I2CTWI_transmit2Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2)
  {
    1072:	ff 92       	push	r15
    1074:	0f 93       	push	r16
    1076:	1f 93       	push	r17
    1078:	df 93       	push	r29
    107a:	cf 93       	push	r28
    107c:	0f 92       	push	r0
    107e:	cd b7       	in	r28, 0x3d	; 61
    1080:	de b7       	in	r29, 0x3e	; 62
    1082:	18 2f       	mov	r17, r24
    1084:	06 2f       	mov	r16, r22
    1086:	f4 2e       	mov	r15, r20
    1088:	02 c0       	rjmp	.+4      	; 0x108e <I2CTWI_transmit2Bytes+0x1c>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    108a:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
    108e:	80 91 bc 00 	lds	r24, 0x00BC
    1092:	80 fd       	sbrc	r24, 0
    1094:	fa cf       	rjmp	.-12     	; 0x108a <I2CTWI_transmit2Bytes+0x18>
    1096:	80 91 bb 02 	lds	r24, 0x02BB
    109a:	88 23       	and	r24, r24
    109c:	b1 f7       	brne	.-20     	; 0x108a <I2CTWI_transmit2Bytes+0x18>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
    109e:	86 e9       	ldi	r24, 0x96	; 150
    10a0:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
    10a2:	89 81       	ldd	r24, Y+1	; 0x01
    10a4:	81 50       	subi	r24, 0x01	; 1
    10a6:	89 83       	std	Y+1, r24	; 0x01
    10a8:	8f 5f       	subi	r24, 0xFF	; 255
    10aa:	d9 f7       	brne	.-10     	; 0x10a2 <I2CTWI_transmit2Bytes+0x30>

void I2CTWI_transmit2Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	TWI_msgSize = 3;
    10ac:	83 e0       	ldi	r24, 0x03	; 3
    10ae:	80 93 fd 02 	sts	0x02FD, r24
	I2CTWI_buf[0] = targetAdr;
    10b2:	10 93 bd 02 	sts	0x02BD, r17
	I2CTWI_buf[1] = data1;
    10b6:	00 93 be 02 	sts	0x02BE, r16
	I2CTWI_buf[2] = data2;
    10ba:	f0 92 bf 02 	sts	0x02BF, r15
	TWI_statusReg.all = 0;
    10be:	10 92 b4 02 	sts	0x02B4, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
    10c2:	85 ea       	ldi	r24, 0xA5	; 165
    10c4:	80 93 bc 00 	sts	0x00BC, r24
  }
    10c8:	0f 90       	pop	r0
    10ca:	cf 91       	pop	r28
    10cc:	df 91       	pop	r29
    10ce:	1f 91       	pop	r17
    10d0:	0f 91       	pop	r16
    10d2:	ff 90       	pop	r15
    10d4:	08 95       	ret

000010d6 <I2CTWI_transmit3Bytes>:


// Transmits 3 Bytes to the slave.

void I2CTWI_transmit3Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2, uint8_t data3)
  {
    10d6:	ef 92       	push	r14
    10d8:	ff 92       	push	r15
    10da:	0f 93       	push	r16
    10dc:	1f 93       	push	r17
    10de:	df 93       	push	r29
    10e0:	cf 93       	push	r28
    10e2:	0f 92       	push	r0
    10e4:	cd b7       	in	r28, 0x3d	; 61
    10e6:	de b7       	in	r29, 0x3e	; 62
    10e8:	18 2f       	mov	r17, r24
    10ea:	06 2f       	mov	r16, r22
    10ec:	f4 2e       	mov	r15, r20
    10ee:	e2 2e       	mov	r14, r18
    10f0:	02 c0       	rjmp	.+4      	; 0x10f6 <I2CTWI_transmit3Bytes+0x20>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    10f2:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
    10f6:	80 91 bc 00 	lds	r24, 0x00BC
    10fa:	80 fd       	sbrc	r24, 0
    10fc:	fa cf       	rjmp	.-12     	; 0x10f2 <I2CTWI_transmit3Bytes+0x1c>
    10fe:	80 91 bb 02 	lds	r24, 0x02BB
    1102:	88 23       	and	r24, r24
    1104:	b1 f7       	brne	.-20     	; 0x10f2 <I2CTWI_transmit3Bytes+0x1c>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
    1106:	86 e9       	ldi	r24, 0x96	; 150
    1108:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
    110a:	89 81       	ldd	r24, Y+1	; 0x01
    110c:	81 50       	subi	r24, 0x01	; 1
    110e:	89 83       	std	Y+1, r24	; 0x01
    1110:	8f 5f       	subi	r24, 0xFF	; 255
    1112:	d9 f7       	brne	.-10     	; 0x110a <__stack+0xb>

void I2CTWI_transmit3Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2, uint8_t data3)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	TWI_msgSize = 4;
    1114:	84 e0       	ldi	r24, 0x04	; 4
    1116:	80 93 fd 02 	sts	0x02FD, r24
	I2CTWI_buf[0] = targetAdr;
    111a:	10 93 bd 02 	sts	0x02BD, r17
	I2CTWI_buf[1] = data1;
    111e:	00 93 be 02 	sts	0x02BE, r16
	I2CTWI_buf[2] = data2;
    1122:	f0 92 bf 02 	sts	0x02BF, r15
	I2CTWI_buf[3] = data3;
    1126:	e0 92 c0 02 	sts	0x02C0, r14
	TWI_statusReg.all = 0;
    112a:	10 92 b4 02 	sts	0x02B4, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
    112e:	85 ea       	ldi	r24, 0xA5	; 165
    1130:	80 93 bc 00 	sts	0x00BC, r24
  }
    1134:	0f 90       	pop	r0
    1136:	cf 91       	pop	r28
    1138:	df 91       	pop	r29
    113a:	1f 91       	pop	r17
    113c:	0f 91       	pop	r16
    113e:	ff 90       	pop	r15
    1140:	ef 90       	pop	r14
    1142:	08 95       	ret

00001144 <I2CTWI_transmit4Bytes>:


// Transmits 4 Bytes to the slave.

void I2CTWI_transmit4Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2, uint8_t data3, uint8_t data4)
  {
    1144:	df 92       	push	r13
    1146:	ef 92       	push	r14
    1148:	ff 92       	push	r15
    114a:	0f 93       	push	r16
    114c:	1f 93       	push	r17
    114e:	df 93       	push	r29
    1150:	cf 93       	push	r28
    1152:	0f 92       	push	r0
    1154:	cd b7       	in	r28, 0x3d	; 61
    1156:	de b7       	in	r29, 0x3e	; 62
    1158:	18 2f       	mov	r17, r24
    115a:	f6 2e       	mov	r15, r22
    115c:	e4 2e       	mov	r14, r20
    115e:	d2 2e       	mov	r13, r18
    1160:	02 c0       	rjmp	.+4      	; 0x1166 <I2CTWI_transmit4Bytes+0x22>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1162:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
    1166:	80 91 bc 00 	lds	r24, 0x00BC
    116a:	80 fd       	sbrc	r24, 0
    116c:	fa cf       	rjmp	.-12     	; 0x1162 <I2CTWI_transmit4Bytes+0x1e>
    116e:	80 91 bb 02 	lds	r24, 0x02BB
    1172:	88 23       	and	r24, r24
    1174:	b1 f7       	brne	.-20     	; 0x1162 <I2CTWI_transmit4Bytes+0x1e>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
    1176:	86 e9       	ldi	r24, 0x96	; 150
    1178:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
    117a:	89 81       	ldd	r24, Y+1	; 0x01
    117c:	81 50       	subi	r24, 0x01	; 1
    117e:	89 83       	std	Y+1, r24	; 0x01
    1180:	8f 5f       	subi	r24, 0xFF	; 255
    1182:	d9 f7       	brne	.-10     	; 0x117a <I2CTWI_transmit4Bytes+0x36>

void I2CTWI_transmit4Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2, uint8_t data3, uint8_t data4)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	TWI_msgSize = 5;
    1184:	85 e0       	ldi	r24, 0x05	; 5
    1186:	80 93 fd 02 	sts	0x02FD, r24
	I2CTWI_buf[0] = targetAdr;
    118a:	10 93 bd 02 	sts	0x02BD, r17
	I2CTWI_buf[1] = data1;
    118e:	f0 92 be 02 	sts	0x02BE, r15
	I2CTWI_buf[2] = data2;
    1192:	e0 92 bf 02 	sts	0x02BF, r14
	I2CTWI_buf[3] = data3;
    1196:	d0 92 c0 02 	sts	0x02C0, r13
	I2CTWI_buf[4] = data4;
    119a:	00 93 c1 02 	sts	0x02C1, r16
	TWI_statusReg.all = 0;
    119e:	10 92 b4 02 	sts	0x02B4, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
    11a2:	85 ea       	ldi	r24, 0xA5	; 165
    11a4:	80 93 bc 00 	sts	0x00BC, r24
  }
    11a8:	0f 90       	pop	r0
    11aa:	cf 91       	pop	r28
    11ac:	df 91       	pop	r29
    11ae:	1f 91       	pop	r17
    11b0:	0f 91       	pop	r16
    11b2:	ff 90       	pop	r15
    11b4:	ef 90       	pop	r14
    11b6:	df 90       	pop	r13
    11b8:	08 95       	ret

000011ba <I2CTWI_transmitBytes>:

// Transmits "numberOfBytes" Bytes to the Slave device. The Bytes need to be
// in the Buffer "msg". Otherwise it is just the same as the other transmit functions.

void I2CTWI_transmitBytes(uint8_t targetAdr, uint8_t *msg, uint8_t numberOfBytes)
  {
    11ba:	ef 92       	push	r14
    11bc:	ff 92       	push	r15
    11be:	0f 93       	push	r16
    11c0:	1f 93       	push	r17
    11c2:	df 93       	push	r29
    11c4:	cf 93       	push	r28
    11c6:	0f 92       	push	r0
    11c8:	cd b7       	in	r28, 0x3d	; 61
    11ca:	de b7       	in	r29, 0x3e	; 62
    11cc:	08 2f       	mov	r16, r24
    11ce:	f6 2e       	mov	r15, r22
    11d0:	e7 2e       	mov	r14, r23
    11d2:	14 2f       	mov	r17, r20
    11d4:	02 c0       	rjmp	.+4      	; 0x11da <I2CTWI_transmitBytes+0x20>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    11d6:	0e 94 6d 06 	call	0xcda	; 0xcda <task_I2CTWI>
    11da:	80 91 bc 00 	lds	r24, 0x00BC
    11de:	80 fd       	sbrc	r24, 0
    11e0:	fa cf       	rjmp	.-12     	; 0x11d6 <I2CTWI_transmitBytes+0x1c>
    11e2:	80 91 bb 02 	lds	r24, 0x02BB
    11e6:	88 23       	and	r24, r24
    11e8:	b1 f7       	brne	.-20     	; 0x11d6 <I2CTWI_transmitBytes+0x1c>
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
	volatile uint8_t dly = 150;
    11ea:	86 e9       	ldi	r24, 0x96	; 150
    11ec:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
    11ee:	89 81       	ldd	r24, Y+1	; 0x01
    11f0:	81 50       	subi	r24, 0x01	; 1
    11f2:	89 83       	std	Y+1, r24	; 0x01
    11f4:	8f 5f       	subi	r24, 0xFF	; 255
    11f6:	d9 f7       	brne	.-10     	; 0x11ee <I2CTWI_transmitBytes+0x34>

void I2CTWI_transmitBytes(uint8_t targetAdr, uint8_t *msg, uint8_t numberOfBytes)
  {
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
	I2CTWI_delay();
	numberOfBytes++; 
    11f8:	41 2f       	mov	r20, r17
    11fa:	4f 5f       	subi	r20, 0xFF	; 255
	TWI_msgSize = numberOfBytes;
    11fc:	40 93 fd 02 	sts	0x02FD, r20
	I2CTWI_buf[0]  = targetAdr;
    1200:	00 93 bd 02 	sts	0x02BD, r16
    1204:	ae eb       	ldi	r26, 0xBE	; 190
    1206:	b2 e0       	ldi	r27, 0x02	; 2
    1208:	8f 2d       	mov	r24, r15
    120a:	9e 2d       	mov	r25, r14
    120c:	9c 01       	movw	r18, r24
    120e:	f9 01       	movw	r30, r18
    1210:	02 c0       	rjmp	.+4      	; 0x1216 <I2CTWI_transmitBytes+0x5c>
	uint8_t i = 0;
	for(; i < numberOfBytes; i++)
		I2CTWI_buf[i+1] = msg[i];
    1212:	81 91       	ld	r24, Z+
    1214:	8d 93       	st	X+, r24
	I2CTWI_delay();
	numberOfBytes++; 
	TWI_msgSize = numberOfBytes;
	I2CTWI_buf[0]  = targetAdr;
	uint8_t i = 0;
	for(; i < numberOfBytes; i++)
    1216:	8e 2f       	mov	r24, r30
    1218:	8f 19       	sub	r24, r15
    121a:	84 17       	cp	r24, r20
    121c:	d0 f3       	brcs	.-12     	; 0x1212 <I2CTWI_transmitBytes+0x58>
		I2CTWI_buf[i+1] = msg[i];
	TWI_statusReg.all = 0;
    121e:	10 92 b4 02 	sts	0x02B4, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
    1222:	85 ea       	ldi	r24, 0xA5	; 165
    1224:	80 93 bc 00 	sts	0x00BC, r24
  }
    1228:	0f 90       	pop	r0
    122a:	cf 91       	pop	r28
    122c:	df 91       	pop	r29
    122e:	1f 91       	pop	r17
    1230:	0f 91       	pop	r16
    1232:	ff 90       	pop	r15
    1234:	ef 90       	pop	r14
    1236:	08 95       	ret

00001238 <__vector_26>:


//TWI ISR
 
ISR (TWI_vect)
  {
    1238:	1f 92       	push	r1
    123a:	0f 92       	push	r0
    123c:	0f b6       	in	r0, 0x3f	; 63
    123e:	0f 92       	push	r0
    1240:	11 24       	eor	r1, r1
    1242:	2f 93       	push	r18
    1244:	3f 93       	push	r19
    1246:	8f 93       	push	r24
    1248:	9f 93       	push	r25
    124a:	ef 93       	push	r30
    124c:	ff 93       	push	r31
	static uint8_t TWI_bufPos = 0;
	switch (TWSR)
    124e:	80 91 b9 00 	lds	r24, 0x00B9
    1252:	88 32       	cpi	r24, 0x28	; 40
    1254:	d1 f0       	breq	.+52     	; 0x128a <__vector_26+0x52>
    1256:	89 32       	cpi	r24, 0x29	; 41
    1258:	40 f4       	brcc	.+16     	; 0x126a <__vector_26+0x32>
    125a:	80 31       	cpi	r24, 0x10	; 16
    125c:	a1 f0       	breq	.+40     	; 0x1286 <__vector_26+0x4e>
    125e:	88 31       	cpi	r24, 0x18	; 24
    1260:	a1 f0       	breq	.+40     	; 0x128a <__vector_26+0x52>
    1262:	88 30       	cpi	r24, 0x08	; 8
    1264:	09 f0       	breq	.+2      	; 0x1268 <__vector_26+0x30>
    1266:	50 c0       	rjmp	.+160    	; 0x1308 <__vector_26+0xd0>
    1268:	0e c0       	rjmp	.+28     	; 0x1286 <__vector_26+0x4e>
    126a:	80 34       	cpi	r24, 0x40	; 64
    126c:	59 f1       	breq	.+86     	; 0x12c4 <__vector_26+0x8c>
    126e:	81 34       	cpi	r24, 0x41	; 65
    1270:	20 f4       	brcc	.+8      	; 0x127a <__vector_26+0x42>
    1272:	88 33       	cpi	r24, 0x38	; 56
    1274:	09 f0       	breq	.+2      	; 0x1278 <__vector_26+0x40>
    1276:	48 c0       	rjmp	.+144    	; 0x1308 <__vector_26+0xd0>
    1278:	41 c0       	rjmp	.+130    	; 0x12fc <__vector_26+0xc4>
    127a:	80 35       	cpi	r24, 0x50	; 80
    127c:	b9 f0       	breq	.+46     	; 0x12ac <__vector_26+0x74>
    127e:	88 35       	cpi	r24, 0x58	; 88
    1280:	09 f0       	breq	.+2      	; 0x1284 <__vector_26+0x4c>
    1282:	42 c0       	rjmp	.+132    	; 0x1308 <__vector_26+0xd0>
    1284:	2d c0       	rjmp	.+90     	; 0x12e0 <__vector_26+0xa8>
	  {
		case TWI_START:             // START has been transmitted  
		case TWI_REP_START:         // Repeated START has been transmitted
		  TWI_bufPos = 0;           // Set buffer pointer to the TWI Address location
    1286:	10 92 bc 02 	sts	0x02BC, r1
		case TWI_MTX_ADR_ACK:       // SLA+W has been transmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been transmitted and ACK received
		  if (TWI_bufPos < TWI_msgSize) {
    128a:	90 91 bc 02 	lds	r25, 0x02BC
    128e:	80 91 fd 02 	lds	r24, 0x02FD
    1292:	98 17       	cp	r25, r24
    1294:	68 f5       	brcc	.+90     	; 0x12f0 <__vector_26+0xb8>
			TWDR = I2CTWI_buf[TWI_bufPos++];
    1296:	e9 2f       	mov	r30, r25
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	e3 54       	subi	r30, 0x43	; 67
    129c:	fd 4f       	sbci	r31, 0xFD	; 253
    129e:	80 81       	ld	r24, Z
    12a0:	80 93 bb 00 	sts	0x00BB, r24
    12a4:	9f 5f       	subi	r25, 0xFF	; 255
    12a6:	90 93 bc 02 	sts	0x02BC, r25
    12aa:	18 c0       	rjmp	.+48     	; 0x12dc <__vector_26+0xa4>
				   (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
				   (0<<TWWC);                                 //
		  }
		  break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK transmitted
		  I2CTWI_recbuf[TWI_bufPos++] = TWDR;
    12ac:	80 91 bc 02 	lds	r24, 0x02BC
    12b0:	90 91 bb 00 	lds	r25, 0x00BB
    12b4:	e8 2f       	mov	r30, r24
    12b6:	f0 e0       	ldi	r31, 0x00	; 0
    12b8:	e3 53       	subi	r30, 0x33	; 51
    12ba:	fd 4f       	sbci	r31, 0xFD	; 253
    12bc:	90 83       	st	Z, r25
    12be:	8f 5f       	subi	r24, 0xFF	; 255
    12c0:	80 93 bc 02 	sts	0x02BC, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been transmitted and ACK received
		  if (TWI_bufPos < (TWI_msgSize-1) ) {                 // Detect the last byte to NACK it.
    12c4:	20 91 bc 02 	lds	r18, 0x02BC
    12c8:	30 e0       	ldi	r19, 0x00	; 0
    12ca:	80 91 fd 02 	lds	r24, 0x02FD
    12ce:	90 e0       	ldi	r25, 0x00	; 0
    12d0:	01 97       	sbiw	r24, 0x01	; 1
    12d2:	28 17       	cp	r18, r24
    12d4:	39 07       	cpc	r19, r25
    12d6:	14 f4       	brge	.+4      	; 0x12dc <__vector_26+0xa4>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    12d8:	85 ec       	ldi	r24, 0xC5	; 197
    12da:	1b c0       	rjmp	.+54     	; 0x1312 <__vector_26+0xda>
				   (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
				   (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
				   (0<<TWWC);                                 //  
		  } else {                   // Send NACK after next reception
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    12dc:	85 e8       	ldi	r24, 0x85	; 133
    12de:	19 c0       	rjmp	.+50     	; 0x1312 <__vector_26+0xda>
				   (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
				   (0<<TWWC);                                 // 
		  }    
		  break; 
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK transmitted
		  I2CTWI_recbuf[TWI_bufPos] = TWDR;
    12e0:	80 91 bb 00 	lds	r24, 0x00BB
    12e4:	e0 91 bc 02 	lds	r30, 0x02BC
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	e3 53       	subi	r30, 0x33	; 51
    12ec:	fd 4f       	sbci	r31, 0xFD	; 253
    12ee:	80 83       	st	Z, r24
		  TWI_statusReg.lastTransOK = 1;                 	// Set status bits to completed successfully. 		 
    12f0:	80 91 b4 02 	lds	r24, 0x02B4
    12f4:	81 60       	ori	r24, 0x01	; 1
    12f6:	80 93 b4 02 	sts	0x02B4, r24
    12fa:	0a c0       	rjmp	.+20     	; 0x1310 <__vector_26+0xd8>
				 (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
				 (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
				 (0<<TWWC);                                 //
		  break;      
		case TWI_ARB_LOST:          // Arbitration lost
		  TWI_TWSR_state = TWSR;  							// Store TWSR 	
    12fc:	80 91 b9 00 	lds	r24, 0x00B9
    1300:	80 93 b5 02 	sts	0x02B5, r24
		  TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1304:	85 ea       	ldi	r24, 0xA5	; 165
    1306:	05 c0       	rjmp	.+10     	; 0x1312 <__vector_26+0xda>
				 (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
				 (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
				 (0<<TWWC);                                 //
		  break;
		default:     
		  TWI_TWSR_state = TWSR;                     		// Store TWSR 					
    1308:	80 91 b9 00 	lds	r24, 0x00B9
    130c:	80 93 b5 02 	sts	0x02B5, r24
		  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    1310:	84 e9       	ldi	r24, 0x94	; 148
    1312:	80 93 bc 00 	sts	0x00BC, r24
				 (0<<TWIE)|(1<<TWINT)|                      // Disable Interupt
				 (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // No Signal requests
				 (0<<TWWC); 
		break;
	}
  }
    1316:	ff 91       	pop	r31
    1318:	ef 91       	pop	r30
    131a:	9f 91       	pop	r25
    131c:	8f 91       	pop	r24
    131e:	3f 91       	pop	r19
    1320:	2f 91       	pop	r18
    1322:	0f 90       	pop	r0
    1324:	0f be       	out	0x3f, r0	; 63
    1326:	0f 90       	pop	r0
    1328:	1f 90       	pop	r1
    132a:	18 95       	reti

0000132c <USART0_Init>:
//	Init 																			//
//																					//
//////////////////////////////////////////////////////////////////////////////////////
// Usart0 initialisation 
void USART0_Init(unsigned long BAUD0)
  {
    132c:	9b 01       	movw	r18, r22
    132e:	ac 01       	movw	r20, r24
	unsigned long UBRR0SET	=	((F_CPU / (16 * BAUD0)) - 1);
    1330:	94 e0       	ldi	r25, 0x04	; 4
    1332:	22 0f       	add	r18, r18
    1334:	33 1f       	adc	r19, r19
    1336:	44 1f       	adc	r20, r20
    1338:	55 1f       	adc	r21, r21
    133a:	9a 95       	dec	r25
    133c:	d1 f7       	brne	.-12     	; 0x1332 <USART0_Init+0x6>
    133e:	60 e0       	ldi	r22, 0x00	; 0
    1340:	7d e2       	ldi	r23, 0x2D	; 45
    1342:	81 e3       	ldi	r24, 0x31	; 49
    1344:	91 e0       	ldi	r25, 0x01	; 1
    1346:	0e 94 20 11 	call	0x2240	; 0x2240 <__udivmodsi4>
    134a:	21 50       	subi	r18, 0x01	; 1
    134c:	30 40       	sbci	r19, 0x00	; 0
    134e:	40 40       	sbci	r20, 0x00	; 0
    1350:	50 40       	sbci	r21, 0x00	; 0
    UCSR0A = 0;
    1352:	10 92 c0 00 	sts	0x00C0, r1
	//Set baud rate 
 	UBRR0H = (UBRR0SET >> 8);
    1356:	bb 27       	eor	r27, r27
    1358:	a5 2f       	mov	r26, r21
    135a:	94 2f       	mov	r25, r20
    135c:	83 2f       	mov	r24, r19
    135e:	80 93 c5 00 	sts	0x00C5, r24
   	UBRR0L = UBRR0SET & 0XFF;			    
    1362:	20 93 c4 00 	sts	0x00C4, r18
	//Enable receiver and transmitter 
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)|(1<<RXCIE0);
    1366:	88 e9       	ldi	r24, 0x98	; 152
    1368:	80 93 c1 00 	sts	0x00C1, r24
	//Set frame format: 8data, 1stop bit
	UCSR0C = (0<<USBS0)|(3<<UCSZ00);
    136c:	86 e0       	ldi	r24, 0x06	; 6
    136e:	80 93 c2 00 	sts	0x00C2, r24
  }
    1372:	08 95       	ret

00001374 <USART1_Init>:

// Usart1 initialisation 
void USART1_Init(unsigned long BAUD1)
  {
    1374:	9b 01       	movw	r18, r22
    1376:	ac 01       	movw	r20, r24
	unsigned long UBRR1SET	=	((F_CPU / (16 * BAUD1)) - 1);
    1378:	74 e0       	ldi	r23, 0x04	; 4
    137a:	22 0f       	add	r18, r18
    137c:	33 1f       	adc	r19, r19
    137e:	44 1f       	adc	r20, r20
    1380:	55 1f       	adc	r21, r21
    1382:	7a 95       	dec	r23
    1384:	d1 f7       	brne	.-12     	; 0x137a <USART1_Init+0x6>
    1386:	60 e0       	ldi	r22, 0x00	; 0
    1388:	7d e2       	ldi	r23, 0x2D	; 45
    138a:	81 e3       	ldi	r24, 0x31	; 49
    138c:	91 e0       	ldi	r25, 0x01	; 1
    138e:	0e 94 20 11 	call	0x2240	; 0x2240 <__udivmodsi4>
    1392:	21 50       	subi	r18, 0x01	; 1
    1394:	30 40       	sbci	r19, 0x00	; 0
    1396:	40 40       	sbci	r20, 0x00	; 0
    1398:	50 40       	sbci	r21, 0x00	; 0
    UCSR1A = 0;
    139a:	10 92 c8 00 	sts	0x00C8, r1
	//Set baud rate 
 	UBRR1H = (UBRR1SET >> 8);
    139e:	bb 27       	eor	r27, r27
    13a0:	a5 2f       	mov	r26, r21
    13a2:	94 2f       	mov	r25, r20
    13a4:	83 2f       	mov	r24, r19
    13a6:	80 93 cd 00 	sts	0x00CD, r24
   	UBRR1L = UBRR1SET & 0XFF;			    
    13aa:	20 93 cc 00 	sts	0x00CC, r18
	//Enable receiver and transmitter 
	UCSR1B = (1<<RXEN1)|(1<<TXEN1)|(1<<RXCIE1);
    13ae:	88 e9       	ldi	r24, 0x98	; 152
    13b0:	80 93 c9 00 	sts	0x00C9, r24
	//Set frame format: 8data, 1stop bit
	UCSR1C = (0<<USBS1)|(3<<UCSZ10);
    13b4:	86 e0       	ldi	r24, 0x06	; 6
    13b6:	80 93 ca 00 	sts	0x00CA, r24
  }
    13ba:	08 95       	ret

000013bc <USART0_Read>:


// Uart0 Leesfunctie
unsigned char USART0_Read ( void ) 
  {
  	while ( !(UCSR0A &  (_BV(RXC0))) ); 	// Wait until data is received
    13bc:	80 91 c0 00 	lds	r24, 0x00C0
    13c0:	87 ff       	sbrs	r24, 7
    13c2:	fc cf       	rjmp	.-8      	; 0x13bc <USART0_Read>
 	return UDR0;							// Return the received byte
    13c4:	80 91 c6 00 	lds	r24, 0x00C6
  } 
    13c8:	08 95       	ret

000013ca <USART0_Write>:

// Uart0 zendfunctie
void USART0_Write( unsigned char data ) 
  { 
    13ca:	98 2f       	mov	r25, r24
   	while (!(UCSR0A & (1 << UDRE0)));  	// Wait until the transmit buffer is empty
    13cc:	80 91 c0 00 	lds	r24, 0x00C0
    13d0:	85 ff       	sbrs	r24, 5
    13d2:	fc cf       	rjmp	.-8      	; 0x13cc <USART0_Write+0x2>
	UDR0 = data;   						// Put data in UDR
    13d4:	90 93 c6 00 	sts	0x00C6, r25
  } 
    13d8:	08 95       	ret

000013da <USART0_WriteStringLength>:
 *			// No matter if the specified length is 40 characters!
 *
 */
void USART0_WriteStringLength(char *string, uint8_t length, uint8_t offset)
{
	for(string = &string[offset]; *string && length; length--)
    13da:	fc 01       	movw	r30, r24
    13dc:	e4 0f       	add	r30, r20
    13de:	f1 1d       	adc	r31, r1
    13e0:	08 c0       	rjmp	.+16     	; 0x13f2 <USART0_WriteStringLength+0x18>
  } 

// Uart0 zendfunctie
void USART0_Write( unsigned char data ) 
  { 
   	while (!(UCSR0A & (1 << UDRE0)));  	// Wait until the transmit buffer is empty
    13e2:	80 91 c0 00 	lds	r24, 0x00C0
    13e6:	85 ff       	sbrs	r24, 5
    13e8:	fc cf       	rjmp	.-8      	; 0x13e2 <USART0_WriteStringLength+0x8>
 *
 */
void USART0_WriteStringLength(char *string, uint8_t length, uint8_t offset)
{
	for(string = &string[offset]; *string && length; length--)
		USART0_Write(*string++);
    13ea:	31 96       	adiw	r30, 0x01	; 1

// Uart0 zendfunctie
void USART0_Write( unsigned char data ) 
  { 
   	while (!(UCSR0A & (1 << UDRE0)));  	// Wait until the transmit buffer is empty
	UDR0 = data;   						// Put data in UDR
    13ec:	90 93 c6 00 	sts	0x00C6, r25
 *			// No matter if the specified length is 40 characters!
 *
 */
void USART0_WriteStringLength(char *string, uint8_t length, uint8_t offset)
{
	for(string = &string[offset]; *string && length; length--)
    13f0:	61 50       	subi	r22, 0x01	; 1
    13f2:	90 81       	ld	r25, Z
    13f4:	99 23       	and	r25, r25
    13f6:	11 f0       	breq	.+4      	; 0x13fc <USART0_WriteStringLength+0x22>
    13f8:	66 23       	and	r22, r22
    13fa:	99 f7       	brne	.-26     	; 0x13e2 <USART0_WriteStringLength+0x8>
    13fc:	08 95       	ret

000013fe <USART0_WriteString>:
		USART0_Write(*string++);
}

// Uart0 zendstring functie
void USART0_WriteString(char *S)   
  {
    13fe:	fc 01       	movw	r30, r24
    1400:	07 c0       	rjmp	.+14     	; 0x1410 <USART0_WriteString+0x12>
   	while (*S)	// Pointer loopt array langs
   	  {
    	while (!(UCSR0A & (1 << UDRE0)));	// Wait until the transmit buffer is empty
    1402:	80 91 c0 00 	lds	r24, 0x00C0
    1406:	85 ff       	sbrs	r24, 5
    1408:	fc cf       	rjmp	.-8      	; 0x1402 <USART0_WriteString+0x4>
  		UDR0 = *S++;						// Put data(character) in UDR
    140a:	90 93 c6 00 	sts	0x00C6, r25
    140e:	31 96       	adiw	r30, 0x01	; 1
}

// Uart0 zendstring functie
void USART0_WriteString(char *S)   
  {
   	while (*S)	// Pointer loopt array langs
    1410:	90 81       	ld	r25, Z
    1412:	99 23       	and	r25, r25
    1414:	b1 f7       	brne	.-20     	; 0x1402 <USART0_WriteString+0x4>
   	  {
    	while (!(UCSR0A & (1 << UDRE0)));	// Wait until the transmit buffer is empty
  		UDR0 = *S++;						// Put data(character) in UDR
   	  }
  } 
    1416:	08 95       	ret

00001418 <USART1_Read>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////
// Uart1 Leesfunctie
unsigned char USART1_Read ( void ) 
  {
  	while ( !(UCSR1A &  (_BV(RXC1))) ); 	// Wait until data is received
    1418:	80 91 c8 00 	lds	r24, 0x00C8
    141c:	87 ff       	sbrs	r24, 7
    141e:	fc cf       	rjmp	.-8      	; 0x1418 <USART1_Read>
 	return UDR1;							// Return the received byte
    1420:	80 91 ce 00 	lds	r24, 0x00CE
  } 
    1424:	08 95       	ret

00001426 <USART1_Write>:

// Uart1 zendfunctie
void USART1_Write( unsigned char data ) 
  { 
    1426:	98 2f       	mov	r25, r24
   	while (!(UCSR1A & (1 << UDRE1)));  	// Wait until the transmit buffer is empty
    1428:	80 91 c8 00 	lds	r24, 0x00C8
    142c:	85 ff       	sbrs	r24, 5
    142e:	fc cf       	rjmp	.-8      	; 0x1428 <USART1_Write+0x2>
	UDR1 = data;   						// Put data in UDR
    1430:	90 93 ce 00 	sts	0x00CE, r25
  } 
    1434:	08 95       	ret

00001436 <USART1_WriteString>:

// Uart1 zendstring functie
void USART1_WriteString(char *S)   
  {
    1436:	fc 01       	movw	r30, r24
    1438:	07 c0       	rjmp	.+14     	; 0x1448 <USART1_WriteString+0x12>
   	while (*S)	// Pointer loopt array langs
   	  {
    	while (!(UCSR1A & (1 << UDRE1)));	// Wait until the transmit buffer is empty
    143a:	80 91 c8 00 	lds	r24, 0x00C8
    143e:	85 ff       	sbrs	r24, 5
    1440:	fc cf       	rjmp	.-8      	; 0x143a <USART1_WriteString+0x4>
  		UDR1 = *S++;						// Put data(character) in UDR
    1442:	90 93 ce 00 	sts	0x00CE, r25
    1446:	31 96       	adiw	r30, 0x01	; 1
  } 

// Uart1 zendstring functie
void USART1_WriteString(char *S)   
  {
   	while (*S)	// Pointer loopt array langs
    1448:	90 81       	ld	r25, Z
    144a:	99 23       	and	r25, r25
    144c:	b1 f7       	brne	.-20     	; 0x143a <USART1_WriteString+0x4>
   	  {
    	while (!(UCSR1A & (1 << UDRE1)));	// Wait until the transmit buffer is empty
  		UDR1 = *S++;						// Put data(character) in UDR
   	  }
  } 
    144e:	08 95       	ret

00001450 <__vector_20>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

// Usart1 Recieve Interrupt Service Routine
ISR(USART0_RX_vect)
  {
    1450:	1f 92       	push	r1
    1452:	0f 92       	push	r0
    1454:	0f b6       	in	r0, 0x3f	; 63
    1456:	0f 92       	push	r0
    1458:	11 24       	eor	r1, r1
	//Code for handle data from uart0 
  }
    145a:	0f 90       	pop	r0
    145c:	0f be       	out	0x3f, r0	; 63
    145e:	0f 90       	pop	r0
    1460:	1f 90       	pop	r1
    1462:	18 95       	reti

00001464 <RF_ReceivedDataHandler_DUMMY>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////
//RF_ReceivedDataHandler
//void RF_ReceivedDataHandler (unsigned char ControlByte, char *InformationBytes)

void RF_ReceivedDataHandler_DUMMY(unsigned char ControlByte, char *InformationBytes){}
    1464:	08 95       	ret

00001466 <RF_SetReceivedDataHandler>:
static void (*RF_ReceivedDataHandler)(unsigned char, char[32]) = RF_ReceivedDataHandler_DUMMY;
void RF_SetReceivedDataHandler(void (*requestedRFDataHandler)(unsigned char, char[32]))
  {
	RF_ReceivedDataHandler = requestedRFDataHandler;
    1466:	90 93 a7 01 	sts	0x01A7, r25
    146a:	80 93 a6 01 	sts	0x01A6, r24
  }
    146e:	08 95       	ret

00001470 <RF_Protocol_Decoder>:


// This Function handles the recieved data
void RF_Protocol_Decoder(unsigned char ReceivedByte)
  {
    1470:	28 2f       	mov	r18, r24
	static char RecievedInformationBytes[32];
	// This variable keep the current number of information byte
	static unsigned char InformationByteCounter = 0;

	// If last received byte was more than 200ms ago, then TIMEOUT
	if(getStopwatch1() > 200)
    1472:	80 91 69 03 	lds	r24, 0x0369
    1476:	90 91 6a 03 	lds	r25, 0x036A
    147a:	89 3c       	cpi	r24, 0xC9	; 201
    147c:	91 05       	cpc	r25, r1
    147e:	e0 f0       	brcs	.+56     	; 0x14b8 <RF_Protocol_Decoder+0x48>
	  {
		// Clear all data			
		State = 0;
    1480:	10 92 23 03 	sts	0x0323, r1
		ReceivedBytes = 0;
    1484:	10 92 22 03 	sts	0x0322, r1
		BytesToReceive = 0;
    1488:	10 92 21 03 	sts	0x0321, r1
		InformationSize = 0;
    148c:	10 92 20 03 	sts	0x0320, r1
		RecievedControlByte = 0;
    1490:	10 92 1f 03 	sts	0x031F, r1
		memset(RecievedInformationBytes, 0 ,32);
    1494:	80 e2       	ldi	r24, 0x20	; 32
    1496:	ef ef       	ldi	r30, 0xFF	; 255
    1498:	f2 e0       	ldi	r31, 0x02	; 2
    149a:	df 01       	movw	r26, r30
    149c:	1d 92       	st	X+, r1
    149e:	8a 95       	dec	r24
    14a0:	e9 f7       	brne	.-6      	; 0x149c <RF_Protocol_Decoder+0x2c>
		InformationByteCounter = 0;
    14a2:	10 92 fe 02 	sts	0x02FE, r1
		// Stop stopwatch
		stopStopwatch1();
    14a6:	80 91 68 03 	lds	r24, 0x0368
    14aa:	8e 7f       	andi	r24, 0xFE	; 254
    14ac:	80 93 68 03 	sts	0x0368, r24
		// Reset stopwatch
		setStopwatch1(0);
    14b0:	10 92 6a 03 	sts	0x036A, r1
    14b4:	10 92 69 03 	sts	0x0369, r1
	  }


	switch(State)		
    14b8:	80 91 23 03 	lds	r24, 0x0323
    14bc:	82 30       	cpi	r24, 0x02	; 2
    14be:	71 f1       	breq	.+92     	; 0x151c <RF_Protocol_Decoder+0xac>
    14c0:	83 30       	cpi	r24, 0x03	; 3
    14c2:	30 f4       	brcc	.+12     	; 0x14d0 <RF_Protocol_Decoder+0x60>
    14c4:	88 23       	and	r24, r24
    14c6:	61 f0       	breq	.+24     	; 0x14e0 <RF_Protocol_Decoder+0x70>
    14c8:	81 30       	cpi	r24, 0x01	; 1
    14ca:	09 f0       	breq	.+2      	; 0x14ce <RF_Protocol_Decoder+0x5e>
    14cc:	87 c0       	rjmp	.+270    	; 0x15dc <RF_Protocol_Decoder+0x16c>
    14ce:	1a c0       	rjmp	.+52     	; 0x1504 <RF_Protocol_Decoder+0x94>
    14d0:	84 30       	cpi	r24, 0x04	; 4
    14d2:	c9 f1       	breq	.+114    	; 0x1546 <RF_Protocol_Decoder+0xd6>
    14d4:	84 30       	cpi	r24, 0x04	; 4
    14d6:	70 f1       	brcs	.+92     	; 0x1534 <RF_Protocol_Decoder+0xc4>
    14d8:	85 30       	cpi	r24, 0x05	; 5
    14da:	09 f0       	breq	.+2      	; 0x14de <RF_Protocol_Decoder+0x6e>
    14dc:	7f c0       	rjmp	.+254    	; 0x15dc <RF_Protocol_Decoder+0x16c>
    14de:	4e c0       	rjmp	.+156    	; 0x157c <RF_Protocol_Decoder+0x10c>
  	  {
  		// State 0 : IDLE
		case 0 :  {
					// If the StartByte received
	  	  			if (ReceivedByte == Protocol_StartByte ) 
    14e0:	21 30       	cpi	r18, 0x01	; 1
    14e2:	69 f4       	brne	.+26     	; 0x14fe <RF_Protocol_Decoder+0x8e>
				  	  {
				  		// Go to next state
				  		State++;
    14e4:	20 93 23 03 	sts	0x0323, r18
						// Received = 0 + 1
						ReceivedBytes++;
    14e8:	80 91 22 03 	lds	r24, 0x0322
    14ec:	8f 5f       	subi	r24, 0xFF	; 255
    14ee:	80 93 22 03 	sts	0x0322, r24
						// Stat TimeOut stopwatch
						startStopwatch1();
    14f2:	80 91 68 03 	lds	r24, 0x0368
    14f6:	81 60       	ori	r24, 0x01	; 1
    14f8:	80 93 68 03 	sts	0x0368, r24
    14fc:	08 95       	ret
					  }
					else
					  {
						State = 0;
    14fe:	10 92 23 03 	sts	0x0323, r1
    1502:	08 95       	ret
					break; // Go to end of case
				  }	
		// State 1 : Check Adress
		case 1 :  {
					// If the ReceivedByte is My_Adress
					if (ReceivedByte == My_Adress)
    1504:	2f 3f       	cpi	r18, 0xFF	; 255
    1506:	39 f4       	brne	.+14     	; 0x1516 <RF_Protocol_Decoder+0xa6>
					  {
				  		// Received + 1
						ReceivedBytes++;
    1508:	80 91 22 03 	lds	r24, 0x0322
    150c:	8f 5f       	subi	r24, 0xFF	; 255
    150e:	80 93 22 03 	sts	0x0322, r24
						// Go to the next state
				  		State++;
    1512:	82 e0       	ldi	r24, 0x02	; 2
    1514:	2c c0       	rjmp	.+88     	; 0x156e <RF_Protocol_Decoder+0xfe>
					  }
					else
					  {
				  		// Otherwise go to the first statement 
						State = 0;
    1516:	10 92 23 03 	sts	0x0323, r1
    151a:	2b c0       	rjmp	.+86     	; 0x1572 <RF_Protocol_Decoder+0x102>
					break; // Go to end of case
				  }					
		// State 2: Check message size and calculate Information size
		case 2 :  {
					// The RecievedByte in this state contains the size of the message
					BytesToReceive = ReceivedByte;
    151c:	20 93 21 03 	sts	0x0321, r18
					// Calcule the size of information bytes : That is BytesToReceive minus startbyte, adressbyte, lenghtbyte, controlbyte and stopbyte = 5
					InformationSize = (BytesToReceive - 5);
    1520:	25 50       	subi	r18, 0x05	; 5
    1522:	20 93 20 03 	sts	0x0320, r18
					// Received + 1
					ReceivedBytes++;
    1526:	80 91 22 03 	lds	r24, 0x0322
    152a:	8f 5f       	subi	r24, 0xFF	; 255
    152c:	80 93 22 03 	sts	0x0322, r24
					// Go to the next state
					State++;
    1530:	83 e0       	ldi	r24, 0x03	; 3
    1532:	1d c0       	rjmp	.+58     	; 0x156e <RF_Protocol_Decoder+0xfe>
				  }					
	
		// State 3: Check control byte
		case 3 :  {
					// Put the ReceivedByte in RecievedControlByte
					RecievedControlByte = ReceivedByte;
    1534:	20 93 1f 03 	sts	0x031F, r18
					// Received + 1
					ReceivedBytes++;
    1538:	80 91 22 03 	lds	r24, 0x0322
    153c:	8f 5f       	subi	r24, 0xFF	; 255
    153e:	80 93 22 03 	sts	0x0322, r24
					// Go to the next state
					State++;
    1542:	84 e0       	ldi	r24, 0x04	; 4
    1544:	14 c0       	rjmp	.+40     	; 0x156e <RF_Protocol_Decoder+0xfe>
				  }					

		// State 4: 
		case 4 :  {
					// Fill information array with received byte(s)
					RecievedInformationBytes[InformationByteCounter] = ReceivedByte;
    1546:	90 91 fe 02 	lds	r25, 0x02FE
    154a:	e9 2f       	mov	r30, r25
    154c:	f0 e0       	ldi	r31, 0x00	; 0
    154e:	e1 50       	subi	r30, 0x01	; 1
    1550:	fd 4f       	sbci	r31, 0xFD	; 253
    1552:	20 83       	st	Z, r18
					// InformationByteCounter + 1
					InformationByteCounter++;
    1554:	9f 5f       	subi	r25, 0xFF	; 255
    1556:	90 93 fe 02 	sts	0x02FE, r25
					// Received + 1
					ReceivedBytes++;					
    155a:	80 91 22 03 	lds	r24, 0x0322
    155e:	8f 5f       	subi	r24, 0xFF	; 255
    1560:	80 93 22 03 	sts	0x0322, r24
				
					// If this byte was te last information byte
					if(InformationByteCounter == InformationSize)
    1564:	80 91 20 03 	lds	r24, 0x0320
    1568:	98 17       	cp	r25, r24
    156a:	19 f4       	brne	.+6      	; 0x1572 <RF_Protocol_Decoder+0x102>
					  {
				  		// Go to the next state
				  		State++;
    156c:	85 e0       	ldi	r24, 0x05	; 5
    156e:	80 93 23 03 	sts	0x0323, r24
					  }
					
					// Reset stopwatch
					setStopwatch1(0);
    1572:	10 92 6a 03 	sts	0x036A, r1
    1576:	10 92 69 03 	sts	0x0369, r1
    157a:	08 95       	ret
				  }
				  
		// State 5: 
		case 5 :  {
					// Received + 1
					ReceivedBytes++;
    157c:	90 91 22 03 	lds	r25, 0x0322
    1580:	9f 5f       	subi	r25, 0xFF	; 255
    1582:	90 93 22 03 	sts	0x0322, r25
					// If the stop byte is received and the number of receiverd bytes = expexed bytes, then the hole packet is reveived
					if((ReceivedByte==Protocol_StopByte) & (ReceivedBytes==BytesToReceive))
    1586:	24 30       	cpi	r18, 0x04	; 4
    1588:	69 f4       	brne	.+26     	; 0x15a4 <RF_Protocol_Decoder+0x134>
    158a:	80 91 21 03 	lds	r24, 0x0321
    158e:	98 17       	cp	r25, r24
    1590:	49 f4       	brne	.+18     	; 0x15a4 <RF_Protocol_Decoder+0x134>
					  {
						// Process received data
						RF_ReceivedDataHandler(RecievedControlByte,RecievedInformationBytes);
    1592:	e0 91 a6 01 	lds	r30, 0x01A6
    1596:	f0 91 a7 01 	lds	r31, 0x01A7
    159a:	80 91 1f 03 	lds	r24, 0x031F
    159e:	6f ef       	ldi	r22, 0xFF	; 255
    15a0:	72 e0       	ldi	r23, 0x02	; 2
    15a2:	09 95       	icall

					  }

					// Clear all data			
					State = 0;
    15a4:	10 92 23 03 	sts	0x0323, r1
					ReceivedBytes = 0;
    15a8:	10 92 22 03 	sts	0x0322, r1
					BytesToReceive = 0;
    15ac:	10 92 21 03 	sts	0x0321, r1
					InformationSize = 0;
    15b0:	10 92 20 03 	sts	0x0320, r1
					RecievedControlByte = 0;
    15b4:	10 92 1f 03 	sts	0x031F, r1
					memset(RecievedInformationBytes, 0 ,32);
    15b8:	80 e2       	ldi	r24, 0x20	; 32
    15ba:	ef ef       	ldi	r30, 0xFF	; 255
    15bc:	f2 e0       	ldi	r31, 0x02	; 2
    15be:	df 01       	movw	r26, r30
    15c0:	1d 92       	st	X+, r1
    15c2:	8a 95       	dec	r24
    15c4:	e9 f7       	brne	.-6      	; 0x15c0 <RF_Protocol_Decoder+0x150>
					InformationByteCounter = 0;
    15c6:	10 92 fe 02 	sts	0x02FE, r1

					// Stop stopwatch
					stopStopwatch1();
    15ca:	80 91 68 03 	lds	r24, 0x0368
    15ce:	8e 7f       	andi	r24, 0xFE	; 254
    15d0:	80 93 68 03 	sts	0x0368, r24
					// Reset stopwatch
					setStopwatch1(0);
    15d4:	10 92 6a 03 	sts	0x036A, r1
    15d8:	10 92 69 03 	sts	0x0369, r1
    15dc:	08 95       	ret

000015de <__vector_28>:


// UART1 is used for the communication between the APC220 and the main controller
// Usart1 Recieve Interrupt Service Routine
ISR(USART1_RX_vect)
  {
    15de:	1f 92       	push	r1
    15e0:	0f 92       	push	r0
    15e2:	0f b6       	in	r0, 0x3f	; 63
    15e4:	0f 92       	push	r0
    15e6:	11 24       	eor	r1, r1
    15e8:	2f 93       	push	r18
    15ea:	3f 93       	push	r19
    15ec:	4f 93       	push	r20
    15ee:	5f 93       	push	r21
    15f0:	6f 93       	push	r22
    15f2:	7f 93       	push	r23
    15f4:	8f 93       	push	r24
    15f6:	9f 93       	push	r25
    15f8:	af 93       	push	r26
    15fa:	bf 93       	push	r27
    15fc:	ef 93       	push	r30
    15fe:	ff 93       	push	r31
  	RF_Protocol_Decoder(UDR1);
    1600:	80 91 ce 00 	lds	r24, 0x00CE
    1604:	0e 94 38 0a 	call	0x1470	; 0x1470 <RF_Protocol_Decoder>
  } 
    1608:	ff 91       	pop	r31
    160a:	ef 91       	pop	r30
    160c:	bf 91       	pop	r27
    160e:	af 91       	pop	r26
    1610:	9f 91       	pop	r25
    1612:	8f 91       	pop	r24
    1614:	7f 91       	pop	r23
    1616:	6f 91       	pop	r22
    1618:	5f 91       	pop	r21
    161a:	4f 91       	pop	r20
    161c:	3f 91       	pop	r19
    161e:	2f 91       	pop	r18
    1620:	0f 90       	pop	r0
    1622:	0f be       	out	0x3f, r0	; 63
    1624:	0f 90       	pop	r0
    1626:	1f 90       	pop	r1
    1628:	18 95       	reti

0000162a <USART0_WriteInt>:
 *			USART0_WriteInt(044,OCT);			// Ocal
 *			USART0_WriteInt(0b11010111,BIN);	// Binary
 */

void USART0_WriteInt(int16_t number, uint8_t base)
{
    162a:	0f 93       	push	r16
    162c:	1f 93       	push	r17
    162e:	df 93       	push	r29
    1630:	cf 93       	push	r28
    1632:	cd b7       	in	r28, 0x3d	; 61
    1634:	de b7       	in	r29, 0x3e	; 62
    1636:	61 97       	sbiw	r28, 0x11	; 17
    1638:	0f b6       	in	r0, 0x3f	; 63
    163a:	f8 94       	cli
    163c:	de bf       	out	0x3e, r29	; 62
    163e:	0f be       	out	0x3f, r0	; 63
    1640:	cd bf       	out	0x3d, r28	; 61
    1642:	46 2f       	mov	r20, r22
	char buffer[17];
	itoa(number, &buffer[0], base);
    1644:	8e 01       	movw	r16, r28
    1646:	0f 5f       	subi	r16, 0xFF	; 255
    1648:	1f 4f       	sbci	r17, 0xFF	; 255
    164a:	b8 01       	movw	r22, r16
    164c:	50 e0       	ldi	r21, 0x00	; 0
    164e:	0e 94 79 11 	call	0x22f2	; 0x22f2 <itoa>
	USART0_WriteString(&buffer[0]);
    1652:	c8 01       	movw	r24, r16
    1654:	0e 94 ff 09 	call	0x13fe	; 0x13fe <USART0_WriteString>
}
    1658:	61 96       	adiw	r28, 0x11	; 17
    165a:	0f b6       	in	r0, 0x3f	; 63
    165c:	f8 94       	cli
    165e:	de bf       	out	0x3e, r29	; 62
    1660:	0f be       	out	0x3f, r0	; 63
    1662:	cd bf       	out	0x3d, r28	; 61
    1664:	cf 91       	pop	r28
    1666:	df 91       	pop	r29
    1668:	1f 91       	pop	r17
    166a:	0f 91       	pop	r16
    166c:	08 95       	ret

0000166e <USART0_WriteIntLength>:
 *			USART0_WriteIntLength(1024,DEC,6);  		// Decimal
 *			USART0_WriteIntLength(044,OCT,4);			// Ocal
 *			USART0_WriteIntLength(0b11010111,BIN,8); 	// Binary
 */
void USART0_WriteIntLength(int16_t number, uint8_t base, uint8_t length)
{
    166e:	ff 92       	push	r15
    1670:	0f 93       	push	r16
    1672:	1f 93       	push	r17
    1674:	df 93       	push	r29
    1676:	cf 93       	push	r28
    1678:	cd b7       	in	r28, 0x3d	; 61
    167a:	de b7       	in	r29, 0x3e	; 62
    167c:	61 97       	sbiw	r28, 0x11	; 17
    167e:	0f b6       	in	r0, 0x3f	; 63
    1680:	f8 94       	cli
    1682:	de bf       	out	0x3e, r29	; 62
    1684:	0f be       	out	0x3f, r0	; 63
    1686:	cd bf       	out	0x3d, r28	; 61
    1688:	26 2f       	mov	r18, r22
    168a:	f4 2e       	mov	r15, r20
	char buffer[17];
	itoa(number, &buffer[0], base);
    168c:	8e 01       	movw	r16, r28
    168e:	0f 5f       	subi	r16, 0xFF	; 255
    1690:	1f 4f       	sbci	r17, 0xFF	; 255
    1692:	b8 01       	movw	r22, r16
    1694:	42 2f       	mov	r20, r18
    1696:	50 e0       	ldi	r21, 0x00	; 0
    1698:	0e 94 79 11 	call	0x22f2	; 0x22f2 <itoa>
	int8_t cnt = length - strlen(buffer);
    169c:	f8 01       	movw	r30, r16
    169e:	01 90       	ld	r0, Z+
    16a0:	00 20       	and	r0, r0
    16a2:	e9 f7       	brne	.-6      	; 0x169e <USART0_WriteIntLength+0x30>
    16a4:	31 97       	sbiw	r30, 0x01	; 1
    16a6:	e0 1b       	sub	r30, r16
    16a8:	f1 0b       	sbc	r31, r17
    16aa:	4f 2d       	mov	r20, r15
    16ac:	4e 1b       	sub	r20, r30
	if(cnt > 0) {
    16ae:	14 16       	cp	r1, r20
    16b0:	7c f4       	brge	.+30     	; 0x16d0 <USART0_WriteIntLength+0x62>

// Uart0 zendfunctie
void USART0_Write( unsigned char data ) 
  { 
   	while (!(UCSR0A & (1 << UDRE0)));  	// Wait until the transmit buffer is empty
	UDR0 = data;   						// Put data in UDR
    16b2:	90 e3       	ldi	r25, 0x30	; 48
{
	char buffer[17];
	itoa(number, &buffer[0], base);
	int8_t cnt = length - strlen(buffer);
	if(cnt > 0) {
		for(; cnt > 0; cnt--, USART0_Write('0'));
    16b4:	41 50       	subi	r20, 0x01	; 1
  } 

// Uart0 zendfunctie
void USART0_Write( unsigned char data ) 
  { 
   	while (!(UCSR0A & (1 << UDRE0)));  	// Wait until the transmit buffer is empty
    16b6:	80 91 c0 00 	lds	r24, 0x00C0
    16ba:	85 ff       	sbrs	r24, 5
    16bc:	fc cf       	rjmp	.-8      	; 0x16b6 <USART0_WriteIntLength+0x48>
	UDR0 = data;   						// Put data in UDR
    16be:	90 93 c6 00 	sts	0x00C6, r25
{
	char buffer[17];
	itoa(number, &buffer[0], base);
	int8_t cnt = length - strlen(buffer);
	if(cnt > 0) {
		for(; cnt > 0; cnt--, USART0_Write('0'));
    16c2:	44 23       	and	r20, r20
    16c4:	b9 f7       	brne	.-18     	; 0x16b4 <USART0_WriteIntLength+0x46>
		USART0_WriteString(&buffer[0]);
    16c6:	ce 01       	movw	r24, r28
    16c8:	01 96       	adiw	r24, 0x01	; 1
    16ca:	0e 94 ff 09 	call	0x13fe	; 0x13fe <USART0_WriteString>
    16ce:	05 c0       	rjmp	.+10     	; 0x16da <USART0_WriteIntLength+0x6c>
	}
	else 
		USART0_WriteStringLength(&buffer[0],length,-cnt);
    16d0:	41 95       	neg	r20
    16d2:	c8 01       	movw	r24, r16
    16d4:	6f 2d       	mov	r22, r15
    16d6:	0e 94 ed 09 	call	0x13da	; 0x13da <USART0_WriteStringLength>
}
    16da:	61 96       	adiw	r28, 0x11	; 17
    16dc:	0f b6       	in	r0, 0x3f	; 63
    16de:	f8 94       	cli
    16e0:	de bf       	out	0x3e, r29	; 62
    16e2:	0f be       	out	0x3f, r0	; 63
    16e4:	cd bf       	out	0x3d, r28	; 61
    16e6:	cf 91       	pop	r28
    16e8:	df 91       	pop	r29
    16ea:	1f 91       	pop	r17
    16ec:	0f 91       	pop	r16
    16ee:	ff 90       	pop	r15
    16f0:	08 95       	ret

000016f2 <__fixunssfsi>:
    16f2:	ef 92       	push	r14
    16f4:	ff 92       	push	r15
    16f6:	0f 93       	push	r16
    16f8:	1f 93       	push	r17
    16fa:	7b 01       	movw	r14, r22
    16fc:	8c 01       	movw	r16, r24
    16fe:	20 e0       	ldi	r18, 0x00	; 0
    1700:	30 e0       	ldi	r19, 0x00	; 0
    1702:	40 e0       	ldi	r20, 0x00	; 0
    1704:	5f e4       	ldi	r21, 0x4F	; 79
    1706:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <__gesf2>
    170a:	88 23       	and	r24, r24
    170c:	8c f0       	brlt	.+34     	; 0x1730 <__fixunssfsi+0x3e>
    170e:	c8 01       	movw	r24, r16
    1710:	b7 01       	movw	r22, r14
    1712:	20 e0       	ldi	r18, 0x00	; 0
    1714:	30 e0       	ldi	r19, 0x00	; 0
    1716:	40 e0       	ldi	r20, 0x00	; 0
    1718:	5f e4       	ldi	r21, 0x4F	; 79
    171a:	0e 94 f1 0c 	call	0x19e2	; 0x19e2 <__subsf3>
    171e:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <__fixsfsi>
    1722:	9b 01       	movw	r18, r22
    1724:	ac 01       	movw	r20, r24
    1726:	20 50       	subi	r18, 0x00	; 0
    1728:	30 40       	sbci	r19, 0x00	; 0
    172a:	40 40       	sbci	r20, 0x00	; 0
    172c:	50 48       	sbci	r21, 0x80	; 128
    172e:	06 c0       	rjmp	.+12     	; 0x173c <__fixunssfsi+0x4a>
    1730:	c8 01       	movw	r24, r16
    1732:	b7 01       	movw	r22, r14
    1734:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <__fixsfsi>
    1738:	9b 01       	movw	r18, r22
    173a:	ac 01       	movw	r20, r24
    173c:	b9 01       	movw	r22, r18
    173e:	ca 01       	movw	r24, r20
    1740:	1f 91       	pop	r17
    1742:	0f 91       	pop	r16
    1744:	ff 90       	pop	r15
    1746:	ef 90       	pop	r14
    1748:	08 95       	ret

0000174a <_fpadd_parts>:
    174a:	a0 e0       	ldi	r26, 0x00	; 0
    174c:	b0 e0       	ldi	r27, 0x00	; 0
    174e:	eb ea       	ldi	r30, 0xAB	; 171
    1750:	fb e0       	ldi	r31, 0x0B	; 11
    1752:	0c 94 42 11 	jmp	0x2284	; 0x2284 <__prologue_saves__>
    1756:	dc 01       	movw	r26, r24
    1758:	2b 01       	movw	r4, r22
    175a:	fa 01       	movw	r30, r20
    175c:	9c 91       	ld	r25, X
    175e:	92 30       	cpi	r25, 0x02	; 2
    1760:	08 f4       	brcc	.+2      	; 0x1764 <_fpadd_parts+0x1a>
    1762:	39 c1       	rjmp	.+626    	; 0x19d6 <_fpadd_parts+0x28c>
    1764:	eb 01       	movw	r28, r22
    1766:	88 81       	ld	r24, Y
    1768:	82 30       	cpi	r24, 0x02	; 2
    176a:	08 f4       	brcc	.+2      	; 0x176e <_fpadd_parts+0x24>
    176c:	33 c1       	rjmp	.+614    	; 0x19d4 <_fpadd_parts+0x28a>
    176e:	94 30       	cpi	r25, 0x04	; 4
    1770:	69 f4       	brne	.+26     	; 0x178c <_fpadd_parts+0x42>
    1772:	84 30       	cpi	r24, 0x04	; 4
    1774:	09 f0       	breq	.+2      	; 0x1778 <_fpadd_parts+0x2e>
    1776:	2f c1       	rjmp	.+606    	; 0x19d6 <_fpadd_parts+0x28c>
    1778:	11 96       	adiw	r26, 0x01	; 1
    177a:	9c 91       	ld	r25, X
    177c:	11 97       	sbiw	r26, 0x01	; 1
    177e:	89 81       	ldd	r24, Y+1	; 0x01
    1780:	98 17       	cp	r25, r24
    1782:	09 f4       	brne	.+2      	; 0x1786 <_fpadd_parts+0x3c>
    1784:	28 c1       	rjmp	.+592    	; 0x19d6 <_fpadd_parts+0x28c>
    1786:	a8 ea       	ldi	r26, 0xA8	; 168
    1788:	b1 e0       	ldi	r27, 0x01	; 1
    178a:	25 c1       	rjmp	.+586    	; 0x19d6 <_fpadd_parts+0x28c>
    178c:	84 30       	cpi	r24, 0x04	; 4
    178e:	09 f4       	brne	.+2      	; 0x1792 <_fpadd_parts+0x48>
    1790:	21 c1       	rjmp	.+578    	; 0x19d4 <_fpadd_parts+0x28a>
    1792:	82 30       	cpi	r24, 0x02	; 2
    1794:	a9 f4       	brne	.+42     	; 0x17c0 <_fpadd_parts+0x76>
    1796:	92 30       	cpi	r25, 0x02	; 2
    1798:	09 f0       	breq	.+2      	; 0x179c <_fpadd_parts+0x52>
    179a:	1d c1       	rjmp	.+570    	; 0x19d6 <_fpadd_parts+0x28c>
    179c:	9a 01       	movw	r18, r20
    179e:	ad 01       	movw	r20, r26
    17a0:	88 e0       	ldi	r24, 0x08	; 8
    17a2:	ea 01       	movw	r28, r20
    17a4:	09 90       	ld	r0, Y+
    17a6:	ae 01       	movw	r20, r28
    17a8:	e9 01       	movw	r28, r18
    17aa:	09 92       	st	Y+, r0
    17ac:	9e 01       	movw	r18, r28
    17ae:	81 50       	subi	r24, 0x01	; 1
    17b0:	c1 f7       	brne	.-16     	; 0x17a2 <_fpadd_parts+0x58>
    17b2:	e2 01       	movw	r28, r4
    17b4:	89 81       	ldd	r24, Y+1	; 0x01
    17b6:	11 96       	adiw	r26, 0x01	; 1
    17b8:	9c 91       	ld	r25, X
    17ba:	89 23       	and	r24, r25
    17bc:	81 83       	std	Z+1, r24	; 0x01
    17be:	08 c1       	rjmp	.+528    	; 0x19d0 <_fpadd_parts+0x286>
    17c0:	92 30       	cpi	r25, 0x02	; 2
    17c2:	09 f4       	brne	.+2      	; 0x17c6 <_fpadd_parts+0x7c>
    17c4:	07 c1       	rjmp	.+526    	; 0x19d4 <_fpadd_parts+0x28a>
    17c6:	12 96       	adiw	r26, 0x02	; 2
    17c8:	2d 90       	ld	r2, X+
    17ca:	3c 90       	ld	r3, X
    17cc:	13 97       	sbiw	r26, 0x03	; 3
    17ce:	eb 01       	movw	r28, r22
    17d0:	8a 81       	ldd	r24, Y+2	; 0x02
    17d2:	9b 81       	ldd	r25, Y+3	; 0x03
    17d4:	14 96       	adiw	r26, 0x04	; 4
    17d6:	ad 90       	ld	r10, X+
    17d8:	bd 90       	ld	r11, X+
    17da:	cd 90       	ld	r12, X+
    17dc:	dc 90       	ld	r13, X
    17de:	17 97       	sbiw	r26, 0x07	; 7
    17e0:	ec 80       	ldd	r14, Y+4	; 0x04
    17e2:	fd 80       	ldd	r15, Y+5	; 0x05
    17e4:	0e 81       	ldd	r16, Y+6	; 0x06
    17e6:	1f 81       	ldd	r17, Y+7	; 0x07
    17e8:	91 01       	movw	r18, r2
    17ea:	28 1b       	sub	r18, r24
    17ec:	39 0b       	sbc	r19, r25
    17ee:	b9 01       	movw	r22, r18
    17f0:	37 ff       	sbrs	r19, 7
    17f2:	04 c0       	rjmp	.+8      	; 0x17fc <_fpadd_parts+0xb2>
    17f4:	66 27       	eor	r22, r22
    17f6:	77 27       	eor	r23, r23
    17f8:	62 1b       	sub	r22, r18
    17fa:	73 0b       	sbc	r23, r19
    17fc:	60 32       	cpi	r22, 0x20	; 32
    17fe:	71 05       	cpc	r23, r1
    1800:	0c f0       	brlt	.+2      	; 0x1804 <_fpadd_parts+0xba>
    1802:	61 c0       	rjmp	.+194    	; 0x18c6 <_fpadd_parts+0x17c>
    1804:	12 16       	cp	r1, r18
    1806:	13 06       	cpc	r1, r19
    1808:	6c f5       	brge	.+90     	; 0x1864 <_fpadd_parts+0x11a>
    180a:	37 01       	movw	r6, r14
    180c:	48 01       	movw	r8, r16
    180e:	06 2e       	mov	r0, r22
    1810:	04 c0       	rjmp	.+8      	; 0x181a <_fpadd_parts+0xd0>
    1812:	96 94       	lsr	r9
    1814:	87 94       	ror	r8
    1816:	77 94       	ror	r7
    1818:	67 94       	ror	r6
    181a:	0a 94       	dec	r0
    181c:	d2 f7       	brpl	.-12     	; 0x1812 <_fpadd_parts+0xc8>
    181e:	21 e0       	ldi	r18, 0x01	; 1
    1820:	30 e0       	ldi	r19, 0x00	; 0
    1822:	40 e0       	ldi	r20, 0x00	; 0
    1824:	50 e0       	ldi	r21, 0x00	; 0
    1826:	04 c0       	rjmp	.+8      	; 0x1830 <_fpadd_parts+0xe6>
    1828:	22 0f       	add	r18, r18
    182a:	33 1f       	adc	r19, r19
    182c:	44 1f       	adc	r20, r20
    182e:	55 1f       	adc	r21, r21
    1830:	6a 95       	dec	r22
    1832:	d2 f7       	brpl	.-12     	; 0x1828 <_fpadd_parts+0xde>
    1834:	21 50       	subi	r18, 0x01	; 1
    1836:	30 40       	sbci	r19, 0x00	; 0
    1838:	40 40       	sbci	r20, 0x00	; 0
    183a:	50 40       	sbci	r21, 0x00	; 0
    183c:	2e 21       	and	r18, r14
    183e:	3f 21       	and	r19, r15
    1840:	40 23       	and	r20, r16
    1842:	51 23       	and	r21, r17
    1844:	21 15       	cp	r18, r1
    1846:	31 05       	cpc	r19, r1
    1848:	41 05       	cpc	r20, r1
    184a:	51 05       	cpc	r21, r1
    184c:	21 f0       	breq	.+8      	; 0x1856 <_fpadd_parts+0x10c>
    184e:	21 e0       	ldi	r18, 0x01	; 1
    1850:	30 e0       	ldi	r19, 0x00	; 0
    1852:	40 e0       	ldi	r20, 0x00	; 0
    1854:	50 e0       	ldi	r21, 0x00	; 0
    1856:	79 01       	movw	r14, r18
    1858:	8a 01       	movw	r16, r20
    185a:	e6 28       	or	r14, r6
    185c:	f7 28       	or	r15, r7
    185e:	08 29       	or	r16, r8
    1860:	19 29       	or	r17, r9
    1862:	3c c0       	rjmp	.+120    	; 0x18dc <_fpadd_parts+0x192>
    1864:	23 2b       	or	r18, r19
    1866:	d1 f1       	breq	.+116    	; 0x18dc <_fpadd_parts+0x192>
    1868:	26 0e       	add	r2, r22
    186a:	37 1e       	adc	r3, r23
    186c:	35 01       	movw	r6, r10
    186e:	46 01       	movw	r8, r12
    1870:	06 2e       	mov	r0, r22
    1872:	04 c0       	rjmp	.+8      	; 0x187c <_fpadd_parts+0x132>
    1874:	96 94       	lsr	r9
    1876:	87 94       	ror	r8
    1878:	77 94       	ror	r7
    187a:	67 94       	ror	r6
    187c:	0a 94       	dec	r0
    187e:	d2 f7       	brpl	.-12     	; 0x1874 <_fpadd_parts+0x12a>
    1880:	21 e0       	ldi	r18, 0x01	; 1
    1882:	30 e0       	ldi	r19, 0x00	; 0
    1884:	40 e0       	ldi	r20, 0x00	; 0
    1886:	50 e0       	ldi	r21, 0x00	; 0
    1888:	04 c0       	rjmp	.+8      	; 0x1892 <_fpadd_parts+0x148>
    188a:	22 0f       	add	r18, r18
    188c:	33 1f       	adc	r19, r19
    188e:	44 1f       	adc	r20, r20
    1890:	55 1f       	adc	r21, r21
    1892:	6a 95       	dec	r22
    1894:	d2 f7       	brpl	.-12     	; 0x188a <_fpadd_parts+0x140>
    1896:	21 50       	subi	r18, 0x01	; 1
    1898:	30 40       	sbci	r19, 0x00	; 0
    189a:	40 40       	sbci	r20, 0x00	; 0
    189c:	50 40       	sbci	r21, 0x00	; 0
    189e:	2a 21       	and	r18, r10
    18a0:	3b 21       	and	r19, r11
    18a2:	4c 21       	and	r20, r12
    18a4:	5d 21       	and	r21, r13
    18a6:	21 15       	cp	r18, r1
    18a8:	31 05       	cpc	r19, r1
    18aa:	41 05       	cpc	r20, r1
    18ac:	51 05       	cpc	r21, r1
    18ae:	21 f0       	breq	.+8      	; 0x18b8 <_fpadd_parts+0x16e>
    18b0:	21 e0       	ldi	r18, 0x01	; 1
    18b2:	30 e0       	ldi	r19, 0x00	; 0
    18b4:	40 e0       	ldi	r20, 0x00	; 0
    18b6:	50 e0       	ldi	r21, 0x00	; 0
    18b8:	59 01       	movw	r10, r18
    18ba:	6a 01       	movw	r12, r20
    18bc:	a6 28       	or	r10, r6
    18be:	b7 28       	or	r11, r7
    18c0:	c8 28       	or	r12, r8
    18c2:	d9 28       	or	r13, r9
    18c4:	0b c0       	rjmp	.+22     	; 0x18dc <_fpadd_parts+0x192>
    18c6:	82 15       	cp	r24, r2
    18c8:	93 05       	cpc	r25, r3
    18ca:	2c f0       	brlt	.+10     	; 0x18d6 <_fpadd_parts+0x18c>
    18cc:	1c 01       	movw	r2, r24
    18ce:	aa 24       	eor	r10, r10
    18d0:	bb 24       	eor	r11, r11
    18d2:	65 01       	movw	r12, r10
    18d4:	03 c0       	rjmp	.+6      	; 0x18dc <_fpadd_parts+0x192>
    18d6:	ee 24       	eor	r14, r14
    18d8:	ff 24       	eor	r15, r15
    18da:	87 01       	movw	r16, r14
    18dc:	11 96       	adiw	r26, 0x01	; 1
    18de:	9c 91       	ld	r25, X
    18e0:	d2 01       	movw	r26, r4
    18e2:	11 96       	adiw	r26, 0x01	; 1
    18e4:	8c 91       	ld	r24, X
    18e6:	98 17       	cp	r25, r24
    18e8:	09 f4       	brne	.+2      	; 0x18ec <_fpadd_parts+0x1a2>
    18ea:	45 c0       	rjmp	.+138    	; 0x1976 <_fpadd_parts+0x22c>
    18ec:	99 23       	and	r25, r25
    18ee:	39 f0       	breq	.+14     	; 0x18fe <_fpadd_parts+0x1b4>
    18f0:	a8 01       	movw	r20, r16
    18f2:	97 01       	movw	r18, r14
    18f4:	2a 19       	sub	r18, r10
    18f6:	3b 09       	sbc	r19, r11
    18f8:	4c 09       	sbc	r20, r12
    18fa:	5d 09       	sbc	r21, r13
    18fc:	06 c0       	rjmp	.+12     	; 0x190a <_fpadd_parts+0x1c0>
    18fe:	a6 01       	movw	r20, r12
    1900:	95 01       	movw	r18, r10
    1902:	2e 19       	sub	r18, r14
    1904:	3f 09       	sbc	r19, r15
    1906:	40 0b       	sbc	r20, r16
    1908:	51 0b       	sbc	r21, r17
    190a:	57 fd       	sbrc	r21, 7
    190c:	08 c0       	rjmp	.+16     	; 0x191e <_fpadd_parts+0x1d4>
    190e:	11 82       	std	Z+1, r1	; 0x01
    1910:	33 82       	std	Z+3, r3	; 0x03
    1912:	22 82       	std	Z+2, r2	; 0x02
    1914:	24 83       	std	Z+4, r18	; 0x04
    1916:	35 83       	std	Z+5, r19	; 0x05
    1918:	46 83       	std	Z+6, r20	; 0x06
    191a:	57 83       	std	Z+7, r21	; 0x07
    191c:	1d c0       	rjmp	.+58     	; 0x1958 <_fpadd_parts+0x20e>
    191e:	81 e0       	ldi	r24, 0x01	; 1
    1920:	81 83       	std	Z+1, r24	; 0x01
    1922:	33 82       	std	Z+3, r3	; 0x03
    1924:	22 82       	std	Z+2, r2	; 0x02
    1926:	88 27       	eor	r24, r24
    1928:	99 27       	eor	r25, r25
    192a:	dc 01       	movw	r26, r24
    192c:	82 1b       	sub	r24, r18
    192e:	93 0b       	sbc	r25, r19
    1930:	a4 0b       	sbc	r26, r20
    1932:	b5 0b       	sbc	r27, r21
    1934:	84 83       	std	Z+4, r24	; 0x04
    1936:	95 83       	std	Z+5, r25	; 0x05
    1938:	a6 83       	std	Z+6, r26	; 0x06
    193a:	b7 83       	std	Z+7, r27	; 0x07
    193c:	0d c0       	rjmp	.+26     	; 0x1958 <_fpadd_parts+0x20e>
    193e:	22 0f       	add	r18, r18
    1940:	33 1f       	adc	r19, r19
    1942:	44 1f       	adc	r20, r20
    1944:	55 1f       	adc	r21, r21
    1946:	24 83       	std	Z+4, r18	; 0x04
    1948:	35 83       	std	Z+5, r19	; 0x05
    194a:	46 83       	std	Z+6, r20	; 0x06
    194c:	57 83       	std	Z+7, r21	; 0x07
    194e:	82 81       	ldd	r24, Z+2	; 0x02
    1950:	93 81       	ldd	r25, Z+3	; 0x03
    1952:	01 97       	sbiw	r24, 0x01	; 1
    1954:	93 83       	std	Z+3, r25	; 0x03
    1956:	82 83       	std	Z+2, r24	; 0x02
    1958:	24 81       	ldd	r18, Z+4	; 0x04
    195a:	35 81       	ldd	r19, Z+5	; 0x05
    195c:	46 81       	ldd	r20, Z+6	; 0x06
    195e:	57 81       	ldd	r21, Z+7	; 0x07
    1960:	da 01       	movw	r26, r20
    1962:	c9 01       	movw	r24, r18
    1964:	01 97       	sbiw	r24, 0x01	; 1
    1966:	a1 09       	sbc	r26, r1
    1968:	b1 09       	sbc	r27, r1
    196a:	8f 5f       	subi	r24, 0xFF	; 255
    196c:	9f 4f       	sbci	r25, 0xFF	; 255
    196e:	af 4f       	sbci	r26, 0xFF	; 255
    1970:	bf 43       	sbci	r27, 0x3F	; 63
    1972:	28 f3       	brcs	.-54     	; 0x193e <_fpadd_parts+0x1f4>
    1974:	0b c0       	rjmp	.+22     	; 0x198c <_fpadd_parts+0x242>
    1976:	91 83       	std	Z+1, r25	; 0x01
    1978:	33 82       	std	Z+3, r3	; 0x03
    197a:	22 82       	std	Z+2, r2	; 0x02
    197c:	ea 0c       	add	r14, r10
    197e:	fb 1c       	adc	r15, r11
    1980:	0c 1d       	adc	r16, r12
    1982:	1d 1d       	adc	r17, r13
    1984:	e4 82       	std	Z+4, r14	; 0x04
    1986:	f5 82       	std	Z+5, r15	; 0x05
    1988:	06 83       	std	Z+6, r16	; 0x06
    198a:	17 83       	std	Z+7, r17	; 0x07
    198c:	83 e0       	ldi	r24, 0x03	; 3
    198e:	80 83       	st	Z, r24
    1990:	24 81       	ldd	r18, Z+4	; 0x04
    1992:	35 81       	ldd	r19, Z+5	; 0x05
    1994:	46 81       	ldd	r20, Z+6	; 0x06
    1996:	57 81       	ldd	r21, Z+7	; 0x07
    1998:	57 ff       	sbrs	r21, 7
    199a:	1a c0       	rjmp	.+52     	; 0x19d0 <_fpadd_parts+0x286>
    199c:	c9 01       	movw	r24, r18
    199e:	aa 27       	eor	r26, r26
    19a0:	97 fd       	sbrc	r25, 7
    19a2:	a0 95       	com	r26
    19a4:	ba 2f       	mov	r27, r26
    19a6:	81 70       	andi	r24, 0x01	; 1
    19a8:	90 70       	andi	r25, 0x00	; 0
    19aa:	a0 70       	andi	r26, 0x00	; 0
    19ac:	b0 70       	andi	r27, 0x00	; 0
    19ae:	56 95       	lsr	r21
    19b0:	47 95       	ror	r20
    19b2:	37 95       	ror	r19
    19b4:	27 95       	ror	r18
    19b6:	82 2b       	or	r24, r18
    19b8:	93 2b       	or	r25, r19
    19ba:	a4 2b       	or	r26, r20
    19bc:	b5 2b       	or	r27, r21
    19be:	84 83       	std	Z+4, r24	; 0x04
    19c0:	95 83       	std	Z+5, r25	; 0x05
    19c2:	a6 83       	std	Z+6, r26	; 0x06
    19c4:	b7 83       	std	Z+7, r27	; 0x07
    19c6:	82 81       	ldd	r24, Z+2	; 0x02
    19c8:	93 81       	ldd	r25, Z+3	; 0x03
    19ca:	01 96       	adiw	r24, 0x01	; 1
    19cc:	93 83       	std	Z+3, r25	; 0x03
    19ce:	82 83       	std	Z+2, r24	; 0x02
    19d0:	df 01       	movw	r26, r30
    19d2:	01 c0       	rjmp	.+2      	; 0x19d6 <_fpadd_parts+0x28c>
    19d4:	d2 01       	movw	r26, r4
    19d6:	cd 01       	movw	r24, r26
    19d8:	cd b7       	in	r28, 0x3d	; 61
    19da:	de b7       	in	r29, 0x3e	; 62
    19dc:	e2 e1       	ldi	r30, 0x12	; 18
    19de:	0c 94 5e 11 	jmp	0x22bc	; 0x22bc <__epilogue_restores__>

000019e2 <__subsf3>:
    19e2:	a0 e2       	ldi	r26, 0x20	; 32
    19e4:	b0 e0       	ldi	r27, 0x00	; 0
    19e6:	e7 ef       	ldi	r30, 0xF7	; 247
    19e8:	fc e0       	ldi	r31, 0x0C	; 12
    19ea:	0c 94 4e 11 	jmp	0x229c	; 0x229c <__prologue_saves__+0x18>
    19ee:	69 83       	std	Y+1, r22	; 0x01
    19f0:	7a 83       	std	Y+2, r23	; 0x02
    19f2:	8b 83       	std	Y+3, r24	; 0x03
    19f4:	9c 83       	std	Y+4, r25	; 0x04
    19f6:	2d 83       	std	Y+5, r18	; 0x05
    19f8:	3e 83       	std	Y+6, r19	; 0x06
    19fa:	4f 83       	std	Y+7, r20	; 0x07
    19fc:	58 87       	std	Y+8, r21	; 0x08
    19fe:	e9 e0       	ldi	r30, 0x09	; 9
    1a00:	ee 2e       	mov	r14, r30
    1a02:	f1 2c       	mov	r15, r1
    1a04:	ec 0e       	add	r14, r28
    1a06:	fd 1e       	adc	r15, r29
    1a08:	ce 01       	movw	r24, r28
    1a0a:	01 96       	adiw	r24, 0x01	; 1
    1a0c:	b7 01       	movw	r22, r14
    1a0e:	0e 94 4f 10 	call	0x209e	; 0x209e <__unpack_f>
    1a12:	8e 01       	movw	r16, r28
    1a14:	0f 5e       	subi	r16, 0xEF	; 239
    1a16:	1f 4f       	sbci	r17, 0xFF	; 255
    1a18:	ce 01       	movw	r24, r28
    1a1a:	05 96       	adiw	r24, 0x05	; 5
    1a1c:	b8 01       	movw	r22, r16
    1a1e:	0e 94 4f 10 	call	0x209e	; 0x209e <__unpack_f>
    1a22:	8a 89       	ldd	r24, Y+18	; 0x12
    1a24:	91 e0       	ldi	r25, 0x01	; 1
    1a26:	89 27       	eor	r24, r25
    1a28:	8a 8b       	std	Y+18, r24	; 0x12
    1a2a:	c7 01       	movw	r24, r14
    1a2c:	b8 01       	movw	r22, r16
    1a2e:	ae 01       	movw	r20, r28
    1a30:	47 5e       	subi	r20, 0xE7	; 231
    1a32:	5f 4f       	sbci	r21, 0xFF	; 255
    1a34:	0e 94 a5 0b 	call	0x174a	; 0x174a <_fpadd_parts>
    1a38:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__pack_f>
    1a3c:	a0 96       	adiw	r28, 0x20	; 32
    1a3e:	e6 e0       	ldi	r30, 0x06	; 6
    1a40:	0c 94 6a 11 	jmp	0x22d4	; 0x22d4 <__epilogue_restores__+0x18>

00001a44 <__addsf3>:
    1a44:	a0 e2       	ldi	r26, 0x20	; 32
    1a46:	b0 e0       	ldi	r27, 0x00	; 0
    1a48:	e8 e2       	ldi	r30, 0x28	; 40
    1a4a:	fd e0       	ldi	r31, 0x0D	; 13
    1a4c:	0c 94 4e 11 	jmp	0x229c	; 0x229c <__prologue_saves__+0x18>
    1a50:	69 83       	std	Y+1, r22	; 0x01
    1a52:	7a 83       	std	Y+2, r23	; 0x02
    1a54:	8b 83       	std	Y+3, r24	; 0x03
    1a56:	9c 83       	std	Y+4, r25	; 0x04
    1a58:	2d 83       	std	Y+5, r18	; 0x05
    1a5a:	3e 83       	std	Y+6, r19	; 0x06
    1a5c:	4f 83       	std	Y+7, r20	; 0x07
    1a5e:	58 87       	std	Y+8, r21	; 0x08
    1a60:	f9 e0       	ldi	r31, 0x09	; 9
    1a62:	ef 2e       	mov	r14, r31
    1a64:	f1 2c       	mov	r15, r1
    1a66:	ec 0e       	add	r14, r28
    1a68:	fd 1e       	adc	r15, r29
    1a6a:	ce 01       	movw	r24, r28
    1a6c:	01 96       	adiw	r24, 0x01	; 1
    1a6e:	b7 01       	movw	r22, r14
    1a70:	0e 94 4f 10 	call	0x209e	; 0x209e <__unpack_f>
    1a74:	8e 01       	movw	r16, r28
    1a76:	0f 5e       	subi	r16, 0xEF	; 239
    1a78:	1f 4f       	sbci	r17, 0xFF	; 255
    1a7a:	ce 01       	movw	r24, r28
    1a7c:	05 96       	adiw	r24, 0x05	; 5
    1a7e:	b8 01       	movw	r22, r16
    1a80:	0e 94 4f 10 	call	0x209e	; 0x209e <__unpack_f>
    1a84:	c7 01       	movw	r24, r14
    1a86:	b8 01       	movw	r22, r16
    1a88:	ae 01       	movw	r20, r28
    1a8a:	47 5e       	subi	r20, 0xE7	; 231
    1a8c:	5f 4f       	sbci	r21, 0xFF	; 255
    1a8e:	0e 94 a5 0b 	call	0x174a	; 0x174a <_fpadd_parts>
    1a92:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__pack_f>
    1a96:	a0 96       	adiw	r28, 0x20	; 32
    1a98:	e6 e0       	ldi	r30, 0x06	; 6
    1a9a:	0c 94 6a 11 	jmp	0x22d4	; 0x22d4 <__epilogue_restores__+0x18>

00001a9e <__mulsf3>:
    1a9e:	a0 e2       	ldi	r26, 0x20	; 32
    1aa0:	b0 e0       	ldi	r27, 0x00	; 0
    1aa2:	e5 e5       	ldi	r30, 0x55	; 85
    1aa4:	fd e0       	ldi	r31, 0x0D	; 13
    1aa6:	0c 94 42 11 	jmp	0x2284	; 0x2284 <__prologue_saves__>
    1aaa:	69 83       	std	Y+1, r22	; 0x01
    1aac:	7a 83       	std	Y+2, r23	; 0x02
    1aae:	8b 83       	std	Y+3, r24	; 0x03
    1ab0:	9c 83       	std	Y+4, r25	; 0x04
    1ab2:	2d 83       	std	Y+5, r18	; 0x05
    1ab4:	3e 83       	std	Y+6, r19	; 0x06
    1ab6:	4f 83       	std	Y+7, r20	; 0x07
    1ab8:	58 87       	std	Y+8, r21	; 0x08
    1aba:	ce 01       	movw	r24, r28
    1abc:	01 96       	adiw	r24, 0x01	; 1
    1abe:	be 01       	movw	r22, r28
    1ac0:	67 5f       	subi	r22, 0xF7	; 247
    1ac2:	7f 4f       	sbci	r23, 0xFF	; 255
    1ac4:	0e 94 4f 10 	call	0x209e	; 0x209e <__unpack_f>
    1ac8:	ce 01       	movw	r24, r28
    1aca:	05 96       	adiw	r24, 0x05	; 5
    1acc:	be 01       	movw	r22, r28
    1ace:	6f 5e       	subi	r22, 0xEF	; 239
    1ad0:	7f 4f       	sbci	r23, 0xFF	; 255
    1ad2:	0e 94 4f 10 	call	0x209e	; 0x209e <__unpack_f>
    1ad6:	99 85       	ldd	r25, Y+9	; 0x09
    1ad8:	92 30       	cpi	r25, 0x02	; 2
    1ada:	88 f0       	brcs	.+34     	; 0x1afe <__mulsf3+0x60>
    1adc:	89 89       	ldd	r24, Y+17	; 0x11
    1ade:	82 30       	cpi	r24, 0x02	; 2
    1ae0:	c8 f0       	brcs	.+50     	; 0x1b14 <__mulsf3+0x76>
    1ae2:	94 30       	cpi	r25, 0x04	; 4
    1ae4:	19 f4       	brne	.+6      	; 0x1aec <__mulsf3+0x4e>
    1ae6:	82 30       	cpi	r24, 0x02	; 2
    1ae8:	51 f4       	brne	.+20     	; 0x1afe <__mulsf3+0x60>
    1aea:	04 c0       	rjmp	.+8      	; 0x1af4 <__mulsf3+0x56>
    1aec:	84 30       	cpi	r24, 0x04	; 4
    1aee:	29 f4       	brne	.+10     	; 0x1afa <__mulsf3+0x5c>
    1af0:	92 30       	cpi	r25, 0x02	; 2
    1af2:	81 f4       	brne	.+32     	; 0x1b14 <__mulsf3+0x76>
    1af4:	88 ea       	ldi	r24, 0xA8	; 168
    1af6:	91 e0       	ldi	r25, 0x01	; 1
    1af8:	c6 c0       	rjmp	.+396    	; 0x1c86 <__mulsf3+0x1e8>
    1afa:	92 30       	cpi	r25, 0x02	; 2
    1afc:	49 f4       	brne	.+18     	; 0x1b10 <__mulsf3+0x72>
    1afe:	20 e0       	ldi	r18, 0x00	; 0
    1b00:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b02:	8a 89       	ldd	r24, Y+18	; 0x12
    1b04:	98 13       	cpse	r25, r24
    1b06:	21 e0       	ldi	r18, 0x01	; 1
    1b08:	2a 87       	std	Y+10, r18	; 0x0a
    1b0a:	ce 01       	movw	r24, r28
    1b0c:	09 96       	adiw	r24, 0x09	; 9
    1b0e:	bb c0       	rjmp	.+374    	; 0x1c86 <__mulsf3+0x1e8>
    1b10:	82 30       	cpi	r24, 0x02	; 2
    1b12:	49 f4       	brne	.+18     	; 0x1b26 <__mulsf3+0x88>
    1b14:	20 e0       	ldi	r18, 0x00	; 0
    1b16:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b18:	8a 89       	ldd	r24, Y+18	; 0x12
    1b1a:	98 13       	cpse	r25, r24
    1b1c:	21 e0       	ldi	r18, 0x01	; 1
    1b1e:	2a 8b       	std	Y+18, r18	; 0x12
    1b20:	ce 01       	movw	r24, r28
    1b22:	41 96       	adiw	r24, 0x11	; 17
    1b24:	b0 c0       	rjmp	.+352    	; 0x1c86 <__mulsf3+0x1e8>
    1b26:	2d 84       	ldd	r2, Y+13	; 0x0d
    1b28:	3e 84       	ldd	r3, Y+14	; 0x0e
    1b2a:	4f 84       	ldd	r4, Y+15	; 0x0f
    1b2c:	58 88       	ldd	r5, Y+16	; 0x10
    1b2e:	6d 88       	ldd	r6, Y+21	; 0x15
    1b30:	7e 88       	ldd	r7, Y+22	; 0x16
    1b32:	8f 88       	ldd	r8, Y+23	; 0x17
    1b34:	98 8c       	ldd	r9, Y+24	; 0x18
    1b36:	ee 24       	eor	r14, r14
    1b38:	ff 24       	eor	r15, r15
    1b3a:	87 01       	movw	r16, r14
    1b3c:	aa 24       	eor	r10, r10
    1b3e:	bb 24       	eor	r11, r11
    1b40:	65 01       	movw	r12, r10
    1b42:	40 e0       	ldi	r20, 0x00	; 0
    1b44:	50 e0       	ldi	r21, 0x00	; 0
    1b46:	60 e0       	ldi	r22, 0x00	; 0
    1b48:	70 e0       	ldi	r23, 0x00	; 0
    1b4a:	e0 e0       	ldi	r30, 0x00	; 0
    1b4c:	f0 e0       	ldi	r31, 0x00	; 0
    1b4e:	c1 01       	movw	r24, r2
    1b50:	81 70       	andi	r24, 0x01	; 1
    1b52:	90 70       	andi	r25, 0x00	; 0
    1b54:	89 2b       	or	r24, r25
    1b56:	e9 f0       	breq	.+58     	; 0x1b92 <__mulsf3+0xf4>
    1b58:	e6 0c       	add	r14, r6
    1b5a:	f7 1c       	adc	r15, r7
    1b5c:	08 1d       	adc	r16, r8
    1b5e:	19 1d       	adc	r17, r9
    1b60:	9a 01       	movw	r18, r20
    1b62:	ab 01       	movw	r20, r22
    1b64:	2a 0d       	add	r18, r10
    1b66:	3b 1d       	adc	r19, r11
    1b68:	4c 1d       	adc	r20, r12
    1b6a:	5d 1d       	adc	r21, r13
    1b6c:	80 e0       	ldi	r24, 0x00	; 0
    1b6e:	90 e0       	ldi	r25, 0x00	; 0
    1b70:	a0 e0       	ldi	r26, 0x00	; 0
    1b72:	b0 e0       	ldi	r27, 0x00	; 0
    1b74:	e6 14       	cp	r14, r6
    1b76:	f7 04       	cpc	r15, r7
    1b78:	08 05       	cpc	r16, r8
    1b7a:	19 05       	cpc	r17, r9
    1b7c:	20 f4       	brcc	.+8      	; 0x1b86 <__mulsf3+0xe8>
    1b7e:	81 e0       	ldi	r24, 0x01	; 1
    1b80:	90 e0       	ldi	r25, 0x00	; 0
    1b82:	a0 e0       	ldi	r26, 0x00	; 0
    1b84:	b0 e0       	ldi	r27, 0x00	; 0
    1b86:	ba 01       	movw	r22, r20
    1b88:	a9 01       	movw	r20, r18
    1b8a:	48 0f       	add	r20, r24
    1b8c:	59 1f       	adc	r21, r25
    1b8e:	6a 1f       	adc	r22, r26
    1b90:	7b 1f       	adc	r23, r27
    1b92:	aa 0c       	add	r10, r10
    1b94:	bb 1c       	adc	r11, r11
    1b96:	cc 1c       	adc	r12, r12
    1b98:	dd 1c       	adc	r13, r13
    1b9a:	97 fe       	sbrs	r9, 7
    1b9c:	08 c0       	rjmp	.+16     	; 0x1bae <__mulsf3+0x110>
    1b9e:	81 e0       	ldi	r24, 0x01	; 1
    1ba0:	90 e0       	ldi	r25, 0x00	; 0
    1ba2:	a0 e0       	ldi	r26, 0x00	; 0
    1ba4:	b0 e0       	ldi	r27, 0x00	; 0
    1ba6:	a8 2a       	or	r10, r24
    1ba8:	b9 2a       	or	r11, r25
    1baa:	ca 2a       	or	r12, r26
    1bac:	db 2a       	or	r13, r27
    1bae:	31 96       	adiw	r30, 0x01	; 1
    1bb0:	e0 32       	cpi	r30, 0x20	; 32
    1bb2:	f1 05       	cpc	r31, r1
    1bb4:	49 f0       	breq	.+18     	; 0x1bc8 <__mulsf3+0x12a>
    1bb6:	66 0c       	add	r6, r6
    1bb8:	77 1c       	adc	r7, r7
    1bba:	88 1c       	adc	r8, r8
    1bbc:	99 1c       	adc	r9, r9
    1bbe:	56 94       	lsr	r5
    1bc0:	47 94       	ror	r4
    1bc2:	37 94       	ror	r3
    1bc4:	27 94       	ror	r2
    1bc6:	c3 cf       	rjmp	.-122    	; 0x1b4e <__mulsf3+0xb0>
    1bc8:	fa 85       	ldd	r31, Y+10	; 0x0a
    1bca:	ea 89       	ldd	r30, Y+18	; 0x12
    1bcc:	2b 89       	ldd	r18, Y+19	; 0x13
    1bce:	3c 89       	ldd	r19, Y+20	; 0x14
    1bd0:	8b 85       	ldd	r24, Y+11	; 0x0b
    1bd2:	9c 85       	ldd	r25, Y+12	; 0x0c
    1bd4:	28 0f       	add	r18, r24
    1bd6:	39 1f       	adc	r19, r25
    1bd8:	2e 5f       	subi	r18, 0xFE	; 254
    1bda:	3f 4f       	sbci	r19, 0xFF	; 255
    1bdc:	17 c0       	rjmp	.+46     	; 0x1c0c <__mulsf3+0x16e>
    1bde:	ca 01       	movw	r24, r20
    1be0:	81 70       	andi	r24, 0x01	; 1
    1be2:	90 70       	andi	r25, 0x00	; 0
    1be4:	89 2b       	or	r24, r25
    1be6:	61 f0       	breq	.+24     	; 0x1c00 <__mulsf3+0x162>
    1be8:	16 95       	lsr	r17
    1bea:	07 95       	ror	r16
    1bec:	f7 94       	ror	r15
    1bee:	e7 94       	ror	r14
    1bf0:	80 e0       	ldi	r24, 0x00	; 0
    1bf2:	90 e0       	ldi	r25, 0x00	; 0
    1bf4:	a0 e0       	ldi	r26, 0x00	; 0
    1bf6:	b0 e8       	ldi	r27, 0x80	; 128
    1bf8:	e8 2a       	or	r14, r24
    1bfa:	f9 2a       	or	r15, r25
    1bfc:	0a 2b       	or	r16, r26
    1bfe:	1b 2b       	or	r17, r27
    1c00:	76 95       	lsr	r23
    1c02:	67 95       	ror	r22
    1c04:	57 95       	ror	r21
    1c06:	47 95       	ror	r20
    1c08:	2f 5f       	subi	r18, 0xFF	; 255
    1c0a:	3f 4f       	sbci	r19, 0xFF	; 255
    1c0c:	77 fd       	sbrc	r23, 7
    1c0e:	e7 cf       	rjmp	.-50     	; 0x1bde <__mulsf3+0x140>
    1c10:	0c c0       	rjmp	.+24     	; 0x1c2a <__mulsf3+0x18c>
    1c12:	44 0f       	add	r20, r20
    1c14:	55 1f       	adc	r21, r21
    1c16:	66 1f       	adc	r22, r22
    1c18:	77 1f       	adc	r23, r23
    1c1a:	17 fd       	sbrc	r17, 7
    1c1c:	41 60       	ori	r20, 0x01	; 1
    1c1e:	ee 0c       	add	r14, r14
    1c20:	ff 1c       	adc	r15, r15
    1c22:	00 1f       	adc	r16, r16
    1c24:	11 1f       	adc	r17, r17
    1c26:	21 50       	subi	r18, 0x01	; 1
    1c28:	30 40       	sbci	r19, 0x00	; 0
    1c2a:	40 30       	cpi	r20, 0x00	; 0
    1c2c:	90 e0       	ldi	r25, 0x00	; 0
    1c2e:	59 07       	cpc	r21, r25
    1c30:	90 e0       	ldi	r25, 0x00	; 0
    1c32:	69 07       	cpc	r22, r25
    1c34:	90 e4       	ldi	r25, 0x40	; 64
    1c36:	79 07       	cpc	r23, r25
    1c38:	60 f3       	brcs	.-40     	; 0x1c12 <__mulsf3+0x174>
    1c3a:	2b 8f       	std	Y+27, r18	; 0x1b
    1c3c:	3c 8f       	std	Y+28, r19	; 0x1c
    1c3e:	db 01       	movw	r26, r22
    1c40:	ca 01       	movw	r24, r20
    1c42:	8f 77       	andi	r24, 0x7F	; 127
    1c44:	90 70       	andi	r25, 0x00	; 0
    1c46:	a0 70       	andi	r26, 0x00	; 0
    1c48:	b0 70       	andi	r27, 0x00	; 0
    1c4a:	80 34       	cpi	r24, 0x40	; 64
    1c4c:	91 05       	cpc	r25, r1
    1c4e:	a1 05       	cpc	r26, r1
    1c50:	b1 05       	cpc	r27, r1
    1c52:	61 f4       	brne	.+24     	; 0x1c6c <__mulsf3+0x1ce>
    1c54:	47 fd       	sbrc	r20, 7
    1c56:	0a c0       	rjmp	.+20     	; 0x1c6c <__mulsf3+0x1ce>
    1c58:	e1 14       	cp	r14, r1
    1c5a:	f1 04       	cpc	r15, r1
    1c5c:	01 05       	cpc	r16, r1
    1c5e:	11 05       	cpc	r17, r1
    1c60:	29 f0       	breq	.+10     	; 0x1c6c <__mulsf3+0x1ce>
    1c62:	40 5c       	subi	r20, 0xC0	; 192
    1c64:	5f 4f       	sbci	r21, 0xFF	; 255
    1c66:	6f 4f       	sbci	r22, 0xFF	; 255
    1c68:	7f 4f       	sbci	r23, 0xFF	; 255
    1c6a:	40 78       	andi	r20, 0x80	; 128
    1c6c:	1a 8e       	std	Y+26, r1	; 0x1a
    1c6e:	fe 17       	cp	r31, r30
    1c70:	11 f0       	breq	.+4      	; 0x1c76 <__mulsf3+0x1d8>
    1c72:	81 e0       	ldi	r24, 0x01	; 1
    1c74:	8a 8f       	std	Y+26, r24	; 0x1a
    1c76:	4d 8f       	std	Y+29, r20	; 0x1d
    1c78:	5e 8f       	std	Y+30, r21	; 0x1e
    1c7a:	6f 8f       	std	Y+31, r22	; 0x1f
    1c7c:	78 a3       	std	Y+32, r23	; 0x20
    1c7e:	83 e0       	ldi	r24, 0x03	; 3
    1c80:	89 8f       	std	Y+25, r24	; 0x19
    1c82:	ce 01       	movw	r24, r28
    1c84:	49 96       	adiw	r24, 0x19	; 25
    1c86:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__pack_f>
    1c8a:	a0 96       	adiw	r28, 0x20	; 32
    1c8c:	e2 e1       	ldi	r30, 0x12	; 18
    1c8e:	0c 94 5e 11 	jmp	0x22bc	; 0x22bc <__epilogue_restores__>

00001c92 <__gesf2>:
    1c92:	a8 e1       	ldi	r26, 0x18	; 24
    1c94:	b0 e0       	ldi	r27, 0x00	; 0
    1c96:	ef e4       	ldi	r30, 0x4F	; 79
    1c98:	fe e0       	ldi	r31, 0x0E	; 14
    1c9a:	0c 94 4e 11 	jmp	0x229c	; 0x229c <__prologue_saves__+0x18>
    1c9e:	69 83       	std	Y+1, r22	; 0x01
    1ca0:	7a 83       	std	Y+2, r23	; 0x02
    1ca2:	8b 83       	std	Y+3, r24	; 0x03
    1ca4:	9c 83       	std	Y+4, r25	; 0x04
    1ca6:	2d 83       	std	Y+5, r18	; 0x05
    1ca8:	3e 83       	std	Y+6, r19	; 0x06
    1caa:	4f 83       	std	Y+7, r20	; 0x07
    1cac:	58 87       	std	Y+8, r21	; 0x08
    1cae:	89 e0       	ldi	r24, 0x09	; 9
    1cb0:	e8 2e       	mov	r14, r24
    1cb2:	f1 2c       	mov	r15, r1
    1cb4:	ec 0e       	add	r14, r28
    1cb6:	fd 1e       	adc	r15, r29
    1cb8:	ce 01       	movw	r24, r28
    1cba:	01 96       	adiw	r24, 0x01	; 1
    1cbc:	b7 01       	movw	r22, r14
    1cbe:	0e 94 4f 10 	call	0x209e	; 0x209e <__unpack_f>
    1cc2:	8e 01       	movw	r16, r28
    1cc4:	0f 5e       	subi	r16, 0xEF	; 239
    1cc6:	1f 4f       	sbci	r17, 0xFF	; 255
    1cc8:	ce 01       	movw	r24, r28
    1cca:	05 96       	adiw	r24, 0x05	; 5
    1ccc:	b8 01       	movw	r22, r16
    1cce:	0e 94 4f 10 	call	0x209e	; 0x209e <__unpack_f>
    1cd2:	89 85       	ldd	r24, Y+9	; 0x09
    1cd4:	82 30       	cpi	r24, 0x02	; 2
    1cd6:	40 f0       	brcs	.+16     	; 0x1ce8 <__gesf2+0x56>
    1cd8:	89 89       	ldd	r24, Y+17	; 0x11
    1cda:	82 30       	cpi	r24, 0x02	; 2
    1cdc:	28 f0       	brcs	.+10     	; 0x1ce8 <__gesf2+0x56>
    1cde:	c7 01       	movw	r24, r14
    1ce0:	b8 01       	movw	r22, r16
    1ce2:	0e 94 c7 10 	call	0x218e	; 0x218e <__fpcmp_parts_f>
    1ce6:	01 c0       	rjmp	.+2      	; 0x1cea <__gesf2+0x58>
    1ce8:	8f ef       	ldi	r24, 0xFF	; 255
    1cea:	68 96       	adiw	r28, 0x18	; 24
    1cec:	e6 e0       	ldi	r30, 0x06	; 6
    1cee:	0c 94 6a 11 	jmp	0x22d4	; 0x22d4 <__epilogue_restores__+0x18>

00001cf2 <__floatsisf>:
    1cf2:	a8 e0       	ldi	r26, 0x08	; 8
    1cf4:	b0 e0       	ldi	r27, 0x00	; 0
    1cf6:	ef e7       	ldi	r30, 0x7F	; 127
    1cf8:	fe e0       	ldi	r31, 0x0E	; 14
    1cfa:	0c 94 4b 11 	jmp	0x2296	; 0x2296 <__prologue_saves__+0x12>
    1cfe:	9b 01       	movw	r18, r22
    1d00:	ac 01       	movw	r20, r24
    1d02:	83 e0       	ldi	r24, 0x03	; 3
    1d04:	89 83       	std	Y+1, r24	; 0x01
    1d06:	da 01       	movw	r26, r20
    1d08:	c9 01       	movw	r24, r18
    1d0a:	88 27       	eor	r24, r24
    1d0c:	b7 fd       	sbrc	r27, 7
    1d0e:	83 95       	inc	r24
    1d10:	99 27       	eor	r25, r25
    1d12:	aa 27       	eor	r26, r26
    1d14:	bb 27       	eor	r27, r27
    1d16:	b8 2e       	mov	r11, r24
    1d18:	21 15       	cp	r18, r1
    1d1a:	31 05       	cpc	r19, r1
    1d1c:	41 05       	cpc	r20, r1
    1d1e:	51 05       	cpc	r21, r1
    1d20:	19 f4       	brne	.+6      	; 0x1d28 <__floatsisf+0x36>
    1d22:	82 e0       	ldi	r24, 0x02	; 2
    1d24:	89 83       	std	Y+1, r24	; 0x01
    1d26:	3a c0       	rjmp	.+116    	; 0x1d9c <__floatsisf+0xaa>
    1d28:	88 23       	and	r24, r24
    1d2a:	a9 f0       	breq	.+42     	; 0x1d56 <__floatsisf+0x64>
    1d2c:	20 30       	cpi	r18, 0x00	; 0
    1d2e:	80 e0       	ldi	r24, 0x00	; 0
    1d30:	38 07       	cpc	r19, r24
    1d32:	80 e0       	ldi	r24, 0x00	; 0
    1d34:	48 07       	cpc	r20, r24
    1d36:	80 e8       	ldi	r24, 0x80	; 128
    1d38:	58 07       	cpc	r21, r24
    1d3a:	29 f4       	brne	.+10     	; 0x1d46 <__floatsisf+0x54>
    1d3c:	60 e0       	ldi	r22, 0x00	; 0
    1d3e:	70 e0       	ldi	r23, 0x00	; 0
    1d40:	80 e0       	ldi	r24, 0x00	; 0
    1d42:	9f ec       	ldi	r25, 0xCF	; 207
    1d44:	30 c0       	rjmp	.+96     	; 0x1da6 <__floatsisf+0xb4>
    1d46:	ee 24       	eor	r14, r14
    1d48:	ff 24       	eor	r15, r15
    1d4a:	87 01       	movw	r16, r14
    1d4c:	e2 1a       	sub	r14, r18
    1d4e:	f3 0a       	sbc	r15, r19
    1d50:	04 0b       	sbc	r16, r20
    1d52:	15 0b       	sbc	r17, r21
    1d54:	02 c0       	rjmp	.+4      	; 0x1d5a <__floatsisf+0x68>
    1d56:	79 01       	movw	r14, r18
    1d58:	8a 01       	movw	r16, r20
    1d5a:	8e e1       	ldi	r24, 0x1E	; 30
    1d5c:	c8 2e       	mov	r12, r24
    1d5e:	d1 2c       	mov	r13, r1
    1d60:	dc 82       	std	Y+4, r13	; 0x04
    1d62:	cb 82       	std	Y+3, r12	; 0x03
    1d64:	ed 82       	std	Y+5, r14	; 0x05
    1d66:	fe 82       	std	Y+6, r15	; 0x06
    1d68:	0f 83       	std	Y+7, r16	; 0x07
    1d6a:	18 87       	std	Y+8, r17	; 0x08
    1d6c:	c8 01       	movw	r24, r16
    1d6e:	b7 01       	movw	r22, r14
    1d70:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <__clzsi2>
    1d74:	01 97       	sbiw	r24, 0x01	; 1
    1d76:	18 16       	cp	r1, r24
    1d78:	19 06       	cpc	r1, r25
    1d7a:	84 f4       	brge	.+32     	; 0x1d9c <__floatsisf+0xaa>
    1d7c:	08 2e       	mov	r0, r24
    1d7e:	04 c0       	rjmp	.+8      	; 0x1d88 <__floatsisf+0x96>
    1d80:	ee 0c       	add	r14, r14
    1d82:	ff 1c       	adc	r15, r15
    1d84:	00 1f       	adc	r16, r16
    1d86:	11 1f       	adc	r17, r17
    1d88:	0a 94       	dec	r0
    1d8a:	d2 f7       	brpl	.-12     	; 0x1d80 <__floatsisf+0x8e>
    1d8c:	ed 82       	std	Y+5, r14	; 0x05
    1d8e:	fe 82       	std	Y+6, r15	; 0x06
    1d90:	0f 83       	std	Y+7, r16	; 0x07
    1d92:	18 87       	std	Y+8, r17	; 0x08
    1d94:	c8 1a       	sub	r12, r24
    1d96:	d9 0a       	sbc	r13, r25
    1d98:	dc 82       	std	Y+4, r13	; 0x04
    1d9a:	cb 82       	std	Y+3, r12	; 0x03
    1d9c:	ba 82       	std	Y+2, r11	; 0x02
    1d9e:	ce 01       	movw	r24, r28
    1da0:	01 96       	adiw	r24, 0x01	; 1
    1da2:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__pack_f>
    1da6:	28 96       	adiw	r28, 0x08	; 8
    1da8:	e9 e0       	ldi	r30, 0x09	; 9
    1daa:	0c 94 67 11 	jmp	0x22ce	; 0x22ce <__epilogue_restores__+0x12>

00001dae <__fixsfsi>:
    1dae:	ac e0       	ldi	r26, 0x0C	; 12
    1db0:	b0 e0       	ldi	r27, 0x00	; 0
    1db2:	ed ed       	ldi	r30, 0xDD	; 221
    1db4:	fe e0       	ldi	r31, 0x0E	; 14
    1db6:	0c 94 52 11 	jmp	0x22a4	; 0x22a4 <__prologue_saves__+0x20>
    1dba:	69 83       	std	Y+1, r22	; 0x01
    1dbc:	7a 83       	std	Y+2, r23	; 0x02
    1dbe:	8b 83       	std	Y+3, r24	; 0x03
    1dc0:	9c 83       	std	Y+4, r25	; 0x04
    1dc2:	ce 01       	movw	r24, r28
    1dc4:	01 96       	adiw	r24, 0x01	; 1
    1dc6:	be 01       	movw	r22, r28
    1dc8:	6b 5f       	subi	r22, 0xFB	; 251
    1dca:	7f 4f       	sbci	r23, 0xFF	; 255
    1dcc:	0e 94 4f 10 	call	0x209e	; 0x209e <__unpack_f>
    1dd0:	8d 81       	ldd	r24, Y+5	; 0x05
    1dd2:	82 30       	cpi	r24, 0x02	; 2
    1dd4:	61 f1       	breq	.+88     	; 0x1e2e <__fixsfsi+0x80>
    1dd6:	82 30       	cpi	r24, 0x02	; 2
    1dd8:	50 f1       	brcs	.+84     	; 0x1e2e <__fixsfsi+0x80>
    1dda:	84 30       	cpi	r24, 0x04	; 4
    1ddc:	21 f4       	brne	.+8      	; 0x1de6 <__fixsfsi+0x38>
    1dde:	8e 81       	ldd	r24, Y+6	; 0x06
    1de0:	88 23       	and	r24, r24
    1de2:	51 f1       	breq	.+84     	; 0x1e38 <__fixsfsi+0x8a>
    1de4:	2e c0       	rjmp	.+92     	; 0x1e42 <__fixsfsi+0x94>
    1de6:	2f 81       	ldd	r18, Y+7	; 0x07
    1de8:	38 85       	ldd	r19, Y+8	; 0x08
    1dea:	37 fd       	sbrc	r19, 7
    1dec:	20 c0       	rjmp	.+64     	; 0x1e2e <__fixsfsi+0x80>
    1dee:	6e 81       	ldd	r22, Y+6	; 0x06
    1df0:	2f 31       	cpi	r18, 0x1F	; 31
    1df2:	31 05       	cpc	r19, r1
    1df4:	1c f0       	brlt	.+6      	; 0x1dfc <__fixsfsi+0x4e>
    1df6:	66 23       	and	r22, r22
    1df8:	f9 f0       	breq	.+62     	; 0x1e38 <__fixsfsi+0x8a>
    1dfa:	23 c0       	rjmp	.+70     	; 0x1e42 <__fixsfsi+0x94>
    1dfc:	8e e1       	ldi	r24, 0x1E	; 30
    1dfe:	90 e0       	ldi	r25, 0x00	; 0
    1e00:	82 1b       	sub	r24, r18
    1e02:	93 0b       	sbc	r25, r19
    1e04:	29 85       	ldd	r18, Y+9	; 0x09
    1e06:	3a 85       	ldd	r19, Y+10	; 0x0a
    1e08:	4b 85       	ldd	r20, Y+11	; 0x0b
    1e0a:	5c 85       	ldd	r21, Y+12	; 0x0c
    1e0c:	04 c0       	rjmp	.+8      	; 0x1e16 <__fixsfsi+0x68>
    1e0e:	56 95       	lsr	r21
    1e10:	47 95       	ror	r20
    1e12:	37 95       	ror	r19
    1e14:	27 95       	ror	r18
    1e16:	8a 95       	dec	r24
    1e18:	d2 f7       	brpl	.-12     	; 0x1e0e <__fixsfsi+0x60>
    1e1a:	66 23       	and	r22, r22
    1e1c:	b1 f0       	breq	.+44     	; 0x1e4a <__fixsfsi+0x9c>
    1e1e:	50 95       	com	r21
    1e20:	40 95       	com	r20
    1e22:	30 95       	com	r19
    1e24:	21 95       	neg	r18
    1e26:	3f 4f       	sbci	r19, 0xFF	; 255
    1e28:	4f 4f       	sbci	r20, 0xFF	; 255
    1e2a:	5f 4f       	sbci	r21, 0xFF	; 255
    1e2c:	0e c0       	rjmp	.+28     	; 0x1e4a <__fixsfsi+0x9c>
    1e2e:	20 e0       	ldi	r18, 0x00	; 0
    1e30:	30 e0       	ldi	r19, 0x00	; 0
    1e32:	40 e0       	ldi	r20, 0x00	; 0
    1e34:	50 e0       	ldi	r21, 0x00	; 0
    1e36:	09 c0       	rjmp	.+18     	; 0x1e4a <__fixsfsi+0x9c>
    1e38:	2f ef       	ldi	r18, 0xFF	; 255
    1e3a:	3f ef       	ldi	r19, 0xFF	; 255
    1e3c:	4f ef       	ldi	r20, 0xFF	; 255
    1e3e:	5f e7       	ldi	r21, 0x7F	; 127
    1e40:	04 c0       	rjmp	.+8      	; 0x1e4a <__fixsfsi+0x9c>
    1e42:	20 e0       	ldi	r18, 0x00	; 0
    1e44:	30 e0       	ldi	r19, 0x00	; 0
    1e46:	40 e0       	ldi	r20, 0x00	; 0
    1e48:	50 e8       	ldi	r21, 0x80	; 128
    1e4a:	b9 01       	movw	r22, r18
    1e4c:	ca 01       	movw	r24, r20
    1e4e:	2c 96       	adiw	r28, 0x0c	; 12
    1e50:	e2 e0       	ldi	r30, 0x02	; 2
    1e52:	0c 94 6e 11 	jmp	0x22dc	; 0x22dc <__epilogue_restores__+0x20>

00001e56 <__clzsi2>:
    1e56:	ef 92       	push	r14
    1e58:	ff 92       	push	r15
    1e5a:	0f 93       	push	r16
    1e5c:	1f 93       	push	r17
    1e5e:	7b 01       	movw	r14, r22
    1e60:	8c 01       	movw	r16, r24
    1e62:	80 e0       	ldi	r24, 0x00	; 0
    1e64:	e8 16       	cp	r14, r24
    1e66:	80 e0       	ldi	r24, 0x00	; 0
    1e68:	f8 06       	cpc	r15, r24
    1e6a:	81 e0       	ldi	r24, 0x01	; 1
    1e6c:	08 07       	cpc	r16, r24
    1e6e:	80 e0       	ldi	r24, 0x00	; 0
    1e70:	18 07       	cpc	r17, r24
    1e72:	88 f4       	brcc	.+34     	; 0x1e96 <__clzsi2+0x40>
    1e74:	8f ef       	ldi	r24, 0xFF	; 255
    1e76:	e8 16       	cp	r14, r24
    1e78:	f1 04       	cpc	r15, r1
    1e7a:	01 05       	cpc	r16, r1
    1e7c:	11 05       	cpc	r17, r1
    1e7e:	31 f0       	breq	.+12     	; 0x1e8c <__clzsi2+0x36>
    1e80:	28 f0       	brcs	.+10     	; 0x1e8c <__clzsi2+0x36>
    1e82:	88 e0       	ldi	r24, 0x08	; 8
    1e84:	90 e0       	ldi	r25, 0x00	; 0
    1e86:	a0 e0       	ldi	r26, 0x00	; 0
    1e88:	b0 e0       	ldi	r27, 0x00	; 0
    1e8a:	17 c0       	rjmp	.+46     	; 0x1eba <__clzsi2+0x64>
    1e8c:	80 e0       	ldi	r24, 0x00	; 0
    1e8e:	90 e0       	ldi	r25, 0x00	; 0
    1e90:	a0 e0       	ldi	r26, 0x00	; 0
    1e92:	b0 e0       	ldi	r27, 0x00	; 0
    1e94:	12 c0       	rjmp	.+36     	; 0x1eba <__clzsi2+0x64>
    1e96:	80 e0       	ldi	r24, 0x00	; 0
    1e98:	e8 16       	cp	r14, r24
    1e9a:	80 e0       	ldi	r24, 0x00	; 0
    1e9c:	f8 06       	cpc	r15, r24
    1e9e:	80 e0       	ldi	r24, 0x00	; 0
    1ea0:	08 07       	cpc	r16, r24
    1ea2:	81 e0       	ldi	r24, 0x01	; 1
    1ea4:	18 07       	cpc	r17, r24
    1ea6:	28 f0       	brcs	.+10     	; 0x1eb2 <__clzsi2+0x5c>
    1ea8:	88 e1       	ldi	r24, 0x18	; 24
    1eaa:	90 e0       	ldi	r25, 0x00	; 0
    1eac:	a0 e0       	ldi	r26, 0x00	; 0
    1eae:	b0 e0       	ldi	r27, 0x00	; 0
    1eb0:	04 c0       	rjmp	.+8      	; 0x1eba <__clzsi2+0x64>
    1eb2:	80 e1       	ldi	r24, 0x10	; 16
    1eb4:	90 e0       	ldi	r25, 0x00	; 0
    1eb6:	a0 e0       	ldi	r26, 0x00	; 0
    1eb8:	b0 e0       	ldi	r27, 0x00	; 0
    1eba:	20 e2       	ldi	r18, 0x20	; 32
    1ebc:	30 e0       	ldi	r19, 0x00	; 0
    1ebe:	40 e0       	ldi	r20, 0x00	; 0
    1ec0:	50 e0       	ldi	r21, 0x00	; 0
    1ec2:	28 1b       	sub	r18, r24
    1ec4:	39 0b       	sbc	r19, r25
    1ec6:	4a 0b       	sbc	r20, r26
    1ec8:	5b 0b       	sbc	r21, r27
    1eca:	04 c0       	rjmp	.+8      	; 0x1ed4 <__clzsi2+0x7e>
    1ecc:	16 95       	lsr	r17
    1ece:	07 95       	ror	r16
    1ed0:	f7 94       	ror	r15
    1ed2:	e7 94       	ror	r14
    1ed4:	8a 95       	dec	r24
    1ed6:	d2 f7       	brpl	.-12     	; 0x1ecc <__clzsi2+0x76>
    1ed8:	f7 01       	movw	r30, r14
    1eda:	e0 55       	subi	r30, 0x50	; 80
    1edc:	fe 4f       	sbci	r31, 0xFE	; 254
    1ede:	80 81       	ld	r24, Z
    1ee0:	28 1b       	sub	r18, r24
    1ee2:	31 09       	sbc	r19, r1
    1ee4:	41 09       	sbc	r20, r1
    1ee6:	51 09       	sbc	r21, r1
    1ee8:	c9 01       	movw	r24, r18
    1eea:	1f 91       	pop	r17
    1eec:	0f 91       	pop	r16
    1eee:	ff 90       	pop	r15
    1ef0:	ef 90       	pop	r14
    1ef2:	08 95       	ret

00001ef4 <__pack_f>:
    1ef4:	df 92       	push	r13
    1ef6:	ef 92       	push	r14
    1ef8:	ff 92       	push	r15
    1efa:	0f 93       	push	r16
    1efc:	1f 93       	push	r17
    1efe:	fc 01       	movw	r30, r24
    1f00:	e4 80       	ldd	r14, Z+4	; 0x04
    1f02:	f5 80       	ldd	r15, Z+5	; 0x05
    1f04:	06 81       	ldd	r16, Z+6	; 0x06
    1f06:	17 81       	ldd	r17, Z+7	; 0x07
    1f08:	d1 80       	ldd	r13, Z+1	; 0x01
    1f0a:	80 81       	ld	r24, Z
    1f0c:	82 30       	cpi	r24, 0x02	; 2
    1f0e:	48 f4       	brcc	.+18     	; 0x1f22 <__pack_f+0x2e>
    1f10:	80 e0       	ldi	r24, 0x00	; 0
    1f12:	90 e0       	ldi	r25, 0x00	; 0
    1f14:	a0 e1       	ldi	r26, 0x10	; 16
    1f16:	b0 e0       	ldi	r27, 0x00	; 0
    1f18:	e8 2a       	or	r14, r24
    1f1a:	f9 2a       	or	r15, r25
    1f1c:	0a 2b       	or	r16, r26
    1f1e:	1b 2b       	or	r17, r27
    1f20:	a5 c0       	rjmp	.+330    	; 0x206c <__pack_f+0x178>
    1f22:	84 30       	cpi	r24, 0x04	; 4
    1f24:	09 f4       	brne	.+2      	; 0x1f28 <__pack_f+0x34>
    1f26:	9f c0       	rjmp	.+318    	; 0x2066 <__pack_f+0x172>
    1f28:	82 30       	cpi	r24, 0x02	; 2
    1f2a:	21 f4       	brne	.+8      	; 0x1f34 <__pack_f+0x40>
    1f2c:	ee 24       	eor	r14, r14
    1f2e:	ff 24       	eor	r15, r15
    1f30:	87 01       	movw	r16, r14
    1f32:	05 c0       	rjmp	.+10     	; 0x1f3e <__pack_f+0x4a>
    1f34:	e1 14       	cp	r14, r1
    1f36:	f1 04       	cpc	r15, r1
    1f38:	01 05       	cpc	r16, r1
    1f3a:	11 05       	cpc	r17, r1
    1f3c:	19 f4       	brne	.+6      	; 0x1f44 <__pack_f+0x50>
    1f3e:	e0 e0       	ldi	r30, 0x00	; 0
    1f40:	f0 e0       	ldi	r31, 0x00	; 0
    1f42:	96 c0       	rjmp	.+300    	; 0x2070 <__pack_f+0x17c>
    1f44:	62 81       	ldd	r22, Z+2	; 0x02
    1f46:	73 81       	ldd	r23, Z+3	; 0x03
    1f48:	9f ef       	ldi	r25, 0xFF	; 255
    1f4a:	62 38       	cpi	r22, 0x82	; 130
    1f4c:	79 07       	cpc	r23, r25
    1f4e:	0c f0       	brlt	.+2      	; 0x1f52 <__pack_f+0x5e>
    1f50:	5b c0       	rjmp	.+182    	; 0x2008 <__pack_f+0x114>
    1f52:	22 e8       	ldi	r18, 0x82	; 130
    1f54:	3f ef       	ldi	r19, 0xFF	; 255
    1f56:	26 1b       	sub	r18, r22
    1f58:	37 0b       	sbc	r19, r23
    1f5a:	2a 31       	cpi	r18, 0x1A	; 26
    1f5c:	31 05       	cpc	r19, r1
    1f5e:	2c f0       	brlt	.+10     	; 0x1f6a <__pack_f+0x76>
    1f60:	20 e0       	ldi	r18, 0x00	; 0
    1f62:	30 e0       	ldi	r19, 0x00	; 0
    1f64:	40 e0       	ldi	r20, 0x00	; 0
    1f66:	50 e0       	ldi	r21, 0x00	; 0
    1f68:	2a c0       	rjmp	.+84     	; 0x1fbe <__pack_f+0xca>
    1f6a:	b8 01       	movw	r22, r16
    1f6c:	a7 01       	movw	r20, r14
    1f6e:	02 2e       	mov	r0, r18
    1f70:	04 c0       	rjmp	.+8      	; 0x1f7a <__pack_f+0x86>
    1f72:	76 95       	lsr	r23
    1f74:	67 95       	ror	r22
    1f76:	57 95       	ror	r21
    1f78:	47 95       	ror	r20
    1f7a:	0a 94       	dec	r0
    1f7c:	d2 f7       	brpl	.-12     	; 0x1f72 <__pack_f+0x7e>
    1f7e:	81 e0       	ldi	r24, 0x01	; 1
    1f80:	90 e0       	ldi	r25, 0x00	; 0
    1f82:	a0 e0       	ldi	r26, 0x00	; 0
    1f84:	b0 e0       	ldi	r27, 0x00	; 0
    1f86:	04 c0       	rjmp	.+8      	; 0x1f90 <__pack_f+0x9c>
    1f88:	88 0f       	add	r24, r24
    1f8a:	99 1f       	adc	r25, r25
    1f8c:	aa 1f       	adc	r26, r26
    1f8e:	bb 1f       	adc	r27, r27
    1f90:	2a 95       	dec	r18
    1f92:	d2 f7       	brpl	.-12     	; 0x1f88 <__pack_f+0x94>
    1f94:	01 97       	sbiw	r24, 0x01	; 1
    1f96:	a1 09       	sbc	r26, r1
    1f98:	b1 09       	sbc	r27, r1
    1f9a:	8e 21       	and	r24, r14
    1f9c:	9f 21       	and	r25, r15
    1f9e:	a0 23       	and	r26, r16
    1fa0:	b1 23       	and	r27, r17
    1fa2:	00 97       	sbiw	r24, 0x00	; 0
    1fa4:	a1 05       	cpc	r26, r1
    1fa6:	b1 05       	cpc	r27, r1
    1fa8:	21 f0       	breq	.+8      	; 0x1fb2 <__pack_f+0xbe>
    1faa:	81 e0       	ldi	r24, 0x01	; 1
    1fac:	90 e0       	ldi	r25, 0x00	; 0
    1fae:	a0 e0       	ldi	r26, 0x00	; 0
    1fb0:	b0 e0       	ldi	r27, 0x00	; 0
    1fb2:	9a 01       	movw	r18, r20
    1fb4:	ab 01       	movw	r20, r22
    1fb6:	28 2b       	or	r18, r24
    1fb8:	39 2b       	or	r19, r25
    1fba:	4a 2b       	or	r20, r26
    1fbc:	5b 2b       	or	r21, r27
    1fbe:	da 01       	movw	r26, r20
    1fc0:	c9 01       	movw	r24, r18
    1fc2:	8f 77       	andi	r24, 0x7F	; 127
    1fc4:	90 70       	andi	r25, 0x00	; 0
    1fc6:	a0 70       	andi	r26, 0x00	; 0
    1fc8:	b0 70       	andi	r27, 0x00	; 0
    1fca:	80 34       	cpi	r24, 0x40	; 64
    1fcc:	91 05       	cpc	r25, r1
    1fce:	a1 05       	cpc	r26, r1
    1fd0:	b1 05       	cpc	r27, r1
    1fd2:	39 f4       	brne	.+14     	; 0x1fe2 <__pack_f+0xee>
    1fd4:	27 ff       	sbrs	r18, 7
    1fd6:	09 c0       	rjmp	.+18     	; 0x1fea <__pack_f+0xf6>
    1fd8:	20 5c       	subi	r18, 0xC0	; 192
    1fda:	3f 4f       	sbci	r19, 0xFF	; 255
    1fdc:	4f 4f       	sbci	r20, 0xFF	; 255
    1fde:	5f 4f       	sbci	r21, 0xFF	; 255
    1fe0:	04 c0       	rjmp	.+8      	; 0x1fea <__pack_f+0xf6>
    1fe2:	21 5c       	subi	r18, 0xC1	; 193
    1fe4:	3f 4f       	sbci	r19, 0xFF	; 255
    1fe6:	4f 4f       	sbci	r20, 0xFF	; 255
    1fe8:	5f 4f       	sbci	r21, 0xFF	; 255
    1fea:	e0 e0       	ldi	r30, 0x00	; 0
    1fec:	f0 e0       	ldi	r31, 0x00	; 0
    1fee:	20 30       	cpi	r18, 0x00	; 0
    1ff0:	a0 e0       	ldi	r26, 0x00	; 0
    1ff2:	3a 07       	cpc	r19, r26
    1ff4:	a0 e0       	ldi	r26, 0x00	; 0
    1ff6:	4a 07       	cpc	r20, r26
    1ff8:	a0 e4       	ldi	r26, 0x40	; 64
    1ffa:	5a 07       	cpc	r21, r26
    1ffc:	10 f0       	brcs	.+4      	; 0x2002 <__pack_f+0x10e>
    1ffe:	e1 e0       	ldi	r30, 0x01	; 1
    2000:	f0 e0       	ldi	r31, 0x00	; 0
    2002:	79 01       	movw	r14, r18
    2004:	8a 01       	movw	r16, r20
    2006:	27 c0       	rjmp	.+78     	; 0x2056 <__pack_f+0x162>
    2008:	60 38       	cpi	r22, 0x80	; 128
    200a:	71 05       	cpc	r23, r1
    200c:	64 f5       	brge	.+88     	; 0x2066 <__pack_f+0x172>
    200e:	fb 01       	movw	r30, r22
    2010:	e1 58       	subi	r30, 0x81	; 129
    2012:	ff 4f       	sbci	r31, 0xFF	; 255
    2014:	d8 01       	movw	r26, r16
    2016:	c7 01       	movw	r24, r14
    2018:	8f 77       	andi	r24, 0x7F	; 127
    201a:	90 70       	andi	r25, 0x00	; 0
    201c:	a0 70       	andi	r26, 0x00	; 0
    201e:	b0 70       	andi	r27, 0x00	; 0
    2020:	80 34       	cpi	r24, 0x40	; 64
    2022:	91 05       	cpc	r25, r1
    2024:	a1 05       	cpc	r26, r1
    2026:	b1 05       	cpc	r27, r1
    2028:	39 f4       	brne	.+14     	; 0x2038 <__pack_f+0x144>
    202a:	e7 fe       	sbrs	r14, 7
    202c:	0d c0       	rjmp	.+26     	; 0x2048 <__pack_f+0x154>
    202e:	80 e4       	ldi	r24, 0x40	; 64
    2030:	90 e0       	ldi	r25, 0x00	; 0
    2032:	a0 e0       	ldi	r26, 0x00	; 0
    2034:	b0 e0       	ldi	r27, 0x00	; 0
    2036:	04 c0       	rjmp	.+8      	; 0x2040 <__pack_f+0x14c>
    2038:	8f e3       	ldi	r24, 0x3F	; 63
    203a:	90 e0       	ldi	r25, 0x00	; 0
    203c:	a0 e0       	ldi	r26, 0x00	; 0
    203e:	b0 e0       	ldi	r27, 0x00	; 0
    2040:	e8 0e       	add	r14, r24
    2042:	f9 1e       	adc	r15, r25
    2044:	0a 1f       	adc	r16, r26
    2046:	1b 1f       	adc	r17, r27
    2048:	17 ff       	sbrs	r17, 7
    204a:	05 c0       	rjmp	.+10     	; 0x2056 <__pack_f+0x162>
    204c:	16 95       	lsr	r17
    204e:	07 95       	ror	r16
    2050:	f7 94       	ror	r15
    2052:	e7 94       	ror	r14
    2054:	31 96       	adiw	r30, 0x01	; 1
    2056:	87 e0       	ldi	r24, 0x07	; 7
    2058:	16 95       	lsr	r17
    205a:	07 95       	ror	r16
    205c:	f7 94       	ror	r15
    205e:	e7 94       	ror	r14
    2060:	8a 95       	dec	r24
    2062:	d1 f7       	brne	.-12     	; 0x2058 <__pack_f+0x164>
    2064:	05 c0       	rjmp	.+10     	; 0x2070 <__pack_f+0x17c>
    2066:	ee 24       	eor	r14, r14
    2068:	ff 24       	eor	r15, r15
    206a:	87 01       	movw	r16, r14
    206c:	ef ef       	ldi	r30, 0xFF	; 255
    206e:	f0 e0       	ldi	r31, 0x00	; 0
    2070:	6e 2f       	mov	r22, r30
    2072:	67 95       	ror	r22
    2074:	66 27       	eor	r22, r22
    2076:	67 95       	ror	r22
    2078:	90 2f       	mov	r25, r16
    207a:	9f 77       	andi	r25, 0x7F	; 127
    207c:	d7 94       	ror	r13
    207e:	dd 24       	eor	r13, r13
    2080:	d7 94       	ror	r13
    2082:	8e 2f       	mov	r24, r30
    2084:	86 95       	lsr	r24
    2086:	49 2f       	mov	r20, r25
    2088:	46 2b       	or	r20, r22
    208a:	58 2f       	mov	r21, r24
    208c:	5d 29       	or	r21, r13
    208e:	b7 01       	movw	r22, r14
    2090:	ca 01       	movw	r24, r20
    2092:	1f 91       	pop	r17
    2094:	0f 91       	pop	r16
    2096:	ff 90       	pop	r15
    2098:	ef 90       	pop	r14
    209a:	df 90       	pop	r13
    209c:	08 95       	ret

0000209e <__unpack_f>:
    209e:	fc 01       	movw	r30, r24
    20a0:	db 01       	movw	r26, r22
    20a2:	40 81       	ld	r20, Z
    20a4:	51 81       	ldd	r21, Z+1	; 0x01
    20a6:	22 81       	ldd	r18, Z+2	; 0x02
    20a8:	62 2f       	mov	r22, r18
    20aa:	6f 77       	andi	r22, 0x7F	; 127
    20ac:	70 e0       	ldi	r23, 0x00	; 0
    20ae:	22 1f       	adc	r18, r18
    20b0:	22 27       	eor	r18, r18
    20b2:	22 1f       	adc	r18, r18
    20b4:	93 81       	ldd	r25, Z+3	; 0x03
    20b6:	89 2f       	mov	r24, r25
    20b8:	88 0f       	add	r24, r24
    20ba:	82 2b       	or	r24, r18
    20bc:	28 2f       	mov	r18, r24
    20be:	30 e0       	ldi	r19, 0x00	; 0
    20c0:	99 1f       	adc	r25, r25
    20c2:	99 27       	eor	r25, r25
    20c4:	99 1f       	adc	r25, r25
    20c6:	11 96       	adiw	r26, 0x01	; 1
    20c8:	9c 93       	st	X, r25
    20ca:	11 97       	sbiw	r26, 0x01	; 1
    20cc:	21 15       	cp	r18, r1
    20ce:	31 05       	cpc	r19, r1
    20d0:	a9 f5       	brne	.+106    	; 0x213c <__unpack_f+0x9e>
    20d2:	41 15       	cp	r20, r1
    20d4:	51 05       	cpc	r21, r1
    20d6:	61 05       	cpc	r22, r1
    20d8:	71 05       	cpc	r23, r1
    20da:	11 f4       	brne	.+4      	; 0x20e0 <__unpack_f+0x42>
    20dc:	82 e0       	ldi	r24, 0x02	; 2
    20de:	37 c0       	rjmp	.+110    	; 0x214e <__unpack_f+0xb0>
    20e0:	82 e8       	ldi	r24, 0x82	; 130
    20e2:	9f ef       	ldi	r25, 0xFF	; 255
    20e4:	13 96       	adiw	r26, 0x03	; 3
    20e6:	9c 93       	st	X, r25
    20e8:	8e 93       	st	-X, r24
    20ea:	12 97       	sbiw	r26, 0x02	; 2
    20ec:	9a 01       	movw	r18, r20
    20ee:	ab 01       	movw	r20, r22
    20f0:	67 e0       	ldi	r22, 0x07	; 7
    20f2:	22 0f       	add	r18, r18
    20f4:	33 1f       	adc	r19, r19
    20f6:	44 1f       	adc	r20, r20
    20f8:	55 1f       	adc	r21, r21
    20fa:	6a 95       	dec	r22
    20fc:	d1 f7       	brne	.-12     	; 0x20f2 <__unpack_f+0x54>
    20fe:	83 e0       	ldi	r24, 0x03	; 3
    2100:	8c 93       	st	X, r24
    2102:	0d c0       	rjmp	.+26     	; 0x211e <__unpack_f+0x80>
    2104:	22 0f       	add	r18, r18
    2106:	33 1f       	adc	r19, r19
    2108:	44 1f       	adc	r20, r20
    210a:	55 1f       	adc	r21, r21
    210c:	12 96       	adiw	r26, 0x02	; 2
    210e:	8d 91       	ld	r24, X+
    2110:	9c 91       	ld	r25, X
    2112:	13 97       	sbiw	r26, 0x03	; 3
    2114:	01 97       	sbiw	r24, 0x01	; 1
    2116:	13 96       	adiw	r26, 0x03	; 3
    2118:	9c 93       	st	X, r25
    211a:	8e 93       	st	-X, r24
    211c:	12 97       	sbiw	r26, 0x02	; 2
    211e:	20 30       	cpi	r18, 0x00	; 0
    2120:	80 e0       	ldi	r24, 0x00	; 0
    2122:	38 07       	cpc	r19, r24
    2124:	80 e0       	ldi	r24, 0x00	; 0
    2126:	48 07       	cpc	r20, r24
    2128:	80 e4       	ldi	r24, 0x40	; 64
    212a:	58 07       	cpc	r21, r24
    212c:	58 f3       	brcs	.-42     	; 0x2104 <__unpack_f+0x66>
    212e:	14 96       	adiw	r26, 0x04	; 4
    2130:	2d 93       	st	X+, r18
    2132:	3d 93       	st	X+, r19
    2134:	4d 93       	st	X+, r20
    2136:	5c 93       	st	X, r21
    2138:	17 97       	sbiw	r26, 0x07	; 7
    213a:	08 95       	ret
    213c:	2f 3f       	cpi	r18, 0xFF	; 255
    213e:	31 05       	cpc	r19, r1
    2140:	79 f4       	brne	.+30     	; 0x2160 <__unpack_f+0xc2>
    2142:	41 15       	cp	r20, r1
    2144:	51 05       	cpc	r21, r1
    2146:	61 05       	cpc	r22, r1
    2148:	71 05       	cpc	r23, r1
    214a:	19 f4       	brne	.+6      	; 0x2152 <__unpack_f+0xb4>
    214c:	84 e0       	ldi	r24, 0x04	; 4
    214e:	8c 93       	st	X, r24
    2150:	08 95       	ret
    2152:	64 ff       	sbrs	r22, 4
    2154:	03 c0       	rjmp	.+6      	; 0x215c <__unpack_f+0xbe>
    2156:	81 e0       	ldi	r24, 0x01	; 1
    2158:	8c 93       	st	X, r24
    215a:	12 c0       	rjmp	.+36     	; 0x2180 <__unpack_f+0xe2>
    215c:	1c 92       	st	X, r1
    215e:	10 c0       	rjmp	.+32     	; 0x2180 <__unpack_f+0xe2>
    2160:	2f 57       	subi	r18, 0x7F	; 127
    2162:	30 40       	sbci	r19, 0x00	; 0
    2164:	13 96       	adiw	r26, 0x03	; 3
    2166:	3c 93       	st	X, r19
    2168:	2e 93       	st	-X, r18
    216a:	12 97       	sbiw	r26, 0x02	; 2
    216c:	83 e0       	ldi	r24, 0x03	; 3
    216e:	8c 93       	st	X, r24
    2170:	87 e0       	ldi	r24, 0x07	; 7
    2172:	44 0f       	add	r20, r20
    2174:	55 1f       	adc	r21, r21
    2176:	66 1f       	adc	r22, r22
    2178:	77 1f       	adc	r23, r23
    217a:	8a 95       	dec	r24
    217c:	d1 f7       	brne	.-12     	; 0x2172 <__unpack_f+0xd4>
    217e:	70 64       	ori	r23, 0x40	; 64
    2180:	14 96       	adiw	r26, 0x04	; 4
    2182:	4d 93       	st	X+, r20
    2184:	5d 93       	st	X+, r21
    2186:	6d 93       	st	X+, r22
    2188:	7c 93       	st	X, r23
    218a:	17 97       	sbiw	r26, 0x07	; 7
    218c:	08 95       	ret

0000218e <__fpcmp_parts_f>:
    218e:	1f 93       	push	r17
    2190:	dc 01       	movw	r26, r24
    2192:	fb 01       	movw	r30, r22
    2194:	9c 91       	ld	r25, X
    2196:	92 30       	cpi	r25, 0x02	; 2
    2198:	08 f4       	brcc	.+2      	; 0x219c <__fpcmp_parts_f+0xe>
    219a:	47 c0       	rjmp	.+142    	; 0x222a <__fpcmp_parts_f+0x9c>
    219c:	80 81       	ld	r24, Z
    219e:	82 30       	cpi	r24, 0x02	; 2
    21a0:	08 f4       	brcc	.+2      	; 0x21a4 <__fpcmp_parts_f+0x16>
    21a2:	43 c0       	rjmp	.+134    	; 0x222a <__fpcmp_parts_f+0x9c>
    21a4:	94 30       	cpi	r25, 0x04	; 4
    21a6:	51 f4       	brne	.+20     	; 0x21bc <__fpcmp_parts_f+0x2e>
    21a8:	11 96       	adiw	r26, 0x01	; 1
    21aa:	1c 91       	ld	r17, X
    21ac:	84 30       	cpi	r24, 0x04	; 4
    21ae:	99 f5       	brne	.+102    	; 0x2216 <__fpcmp_parts_f+0x88>
    21b0:	81 81       	ldd	r24, Z+1	; 0x01
    21b2:	68 2f       	mov	r22, r24
    21b4:	70 e0       	ldi	r23, 0x00	; 0
    21b6:	61 1b       	sub	r22, r17
    21b8:	71 09       	sbc	r23, r1
    21ba:	3f c0       	rjmp	.+126    	; 0x223a <__fpcmp_parts_f+0xac>
    21bc:	84 30       	cpi	r24, 0x04	; 4
    21be:	21 f0       	breq	.+8      	; 0x21c8 <__fpcmp_parts_f+0x3a>
    21c0:	92 30       	cpi	r25, 0x02	; 2
    21c2:	31 f4       	brne	.+12     	; 0x21d0 <__fpcmp_parts_f+0x42>
    21c4:	82 30       	cpi	r24, 0x02	; 2
    21c6:	b9 f1       	breq	.+110    	; 0x2236 <__fpcmp_parts_f+0xa8>
    21c8:	81 81       	ldd	r24, Z+1	; 0x01
    21ca:	88 23       	and	r24, r24
    21cc:	89 f1       	breq	.+98     	; 0x2230 <__fpcmp_parts_f+0xa2>
    21ce:	2d c0       	rjmp	.+90     	; 0x222a <__fpcmp_parts_f+0x9c>
    21d0:	11 96       	adiw	r26, 0x01	; 1
    21d2:	1c 91       	ld	r17, X
    21d4:	11 97       	sbiw	r26, 0x01	; 1
    21d6:	82 30       	cpi	r24, 0x02	; 2
    21d8:	f1 f0       	breq	.+60     	; 0x2216 <__fpcmp_parts_f+0x88>
    21da:	81 81       	ldd	r24, Z+1	; 0x01
    21dc:	18 17       	cp	r17, r24
    21de:	d9 f4       	brne	.+54     	; 0x2216 <__fpcmp_parts_f+0x88>
    21e0:	12 96       	adiw	r26, 0x02	; 2
    21e2:	2d 91       	ld	r18, X+
    21e4:	3c 91       	ld	r19, X
    21e6:	13 97       	sbiw	r26, 0x03	; 3
    21e8:	82 81       	ldd	r24, Z+2	; 0x02
    21ea:	93 81       	ldd	r25, Z+3	; 0x03
    21ec:	82 17       	cp	r24, r18
    21ee:	93 07       	cpc	r25, r19
    21f0:	94 f0       	brlt	.+36     	; 0x2216 <__fpcmp_parts_f+0x88>
    21f2:	28 17       	cp	r18, r24
    21f4:	39 07       	cpc	r19, r25
    21f6:	bc f0       	brlt	.+46     	; 0x2226 <__fpcmp_parts_f+0x98>
    21f8:	14 96       	adiw	r26, 0x04	; 4
    21fa:	8d 91       	ld	r24, X+
    21fc:	9d 91       	ld	r25, X+
    21fe:	0d 90       	ld	r0, X+
    2200:	bc 91       	ld	r27, X
    2202:	a0 2d       	mov	r26, r0
    2204:	24 81       	ldd	r18, Z+4	; 0x04
    2206:	35 81       	ldd	r19, Z+5	; 0x05
    2208:	46 81       	ldd	r20, Z+6	; 0x06
    220a:	57 81       	ldd	r21, Z+7	; 0x07
    220c:	28 17       	cp	r18, r24
    220e:	39 07       	cpc	r19, r25
    2210:	4a 07       	cpc	r20, r26
    2212:	5b 07       	cpc	r21, r27
    2214:	18 f4       	brcc	.+6      	; 0x221c <__fpcmp_parts_f+0x8e>
    2216:	11 23       	and	r17, r17
    2218:	41 f0       	breq	.+16     	; 0x222a <__fpcmp_parts_f+0x9c>
    221a:	0a c0       	rjmp	.+20     	; 0x2230 <__fpcmp_parts_f+0xa2>
    221c:	82 17       	cp	r24, r18
    221e:	93 07       	cpc	r25, r19
    2220:	a4 07       	cpc	r26, r20
    2222:	b5 07       	cpc	r27, r21
    2224:	40 f4       	brcc	.+16     	; 0x2236 <__fpcmp_parts_f+0xa8>
    2226:	11 23       	and	r17, r17
    2228:	19 f0       	breq	.+6      	; 0x2230 <__fpcmp_parts_f+0xa2>
    222a:	61 e0       	ldi	r22, 0x01	; 1
    222c:	70 e0       	ldi	r23, 0x00	; 0
    222e:	05 c0       	rjmp	.+10     	; 0x223a <__fpcmp_parts_f+0xac>
    2230:	6f ef       	ldi	r22, 0xFF	; 255
    2232:	7f ef       	ldi	r23, 0xFF	; 255
    2234:	02 c0       	rjmp	.+4      	; 0x223a <__fpcmp_parts_f+0xac>
    2236:	60 e0       	ldi	r22, 0x00	; 0
    2238:	70 e0       	ldi	r23, 0x00	; 0
    223a:	cb 01       	movw	r24, r22
    223c:	1f 91       	pop	r17
    223e:	08 95       	ret

00002240 <__udivmodsi4>:
    2240:	a1 e2       	ldi	r26, 0x21	; 33
    2242:	1a 2e       	mov	r1, r26
    2244:	aa 1b       	sub	r26, r26
    2246:	bb 1b       	sub	r27, r27
    2248:	fd 01       	movw	r30, r26
    224a:	0d c0       	rjmp	.+26     	; 0x2266 <__udivmodsi4_ep>

0000224c <__udivmodsi4_loop>:
    224c:	aa 1f       	adc	r26, r26
    224e:	bb 1f       	adc	r27, r27
    2250:	ee 1f       	adc	r30, r30
    2252:	ff 1f       	adc	r31, r31
    2254:	a2 17       	cp	r26, r18
    2256:	b3 07       	cpc	r27, r19
    2258:	e4 07       	cpc	r30, r20
    225a:	f5 07       	cpc	r31, r21
    225c:	20 f0       	brcs	.+8      	; 0x2266 <__udivmodsi4_ep>
    225e:	a2 1b       	sub	r26, r18
    2260:	b3 0b       	sbc	r27, r19
    2262:	e4 0b       	sbc	r30, r20
    2264:	f5 0b       	sbc	r31, r21

00002266 <__udivmodsi4_ep>:
    2266:	66 1f       	adc	r22, r22
    2268:	77 1f       	adc	r23, r23
    226a:	88 1f       	adc	r24, r24
    226c:	99 1f       	adc	r25, r25
    226e:	1a 94       	dec	r1
    2270:	69 f7       	brne	.-38     	; 0x224c <__udivmodsi4_loop>
    2272:	60 95       	com	r22
    2274:	70 95       	com	r23
    2276:	80 95       	com	r24
    2278:	90 95       	com	r25
    227a:	9b 01       	movw	r18, r22
    227c:	ac 01       	movw	r20, r24
    227e:	bd 01       	movw	r22, r26
    2280:	cf 01       	movw	r24, r30
    2282:	08 95       	ret

00002284 <__prologue_saves__>:
    2284:	2f 92       	push	r2
    2286:	3f 92       	push	r3
    2288:	4f 92       	push	r4
    228a:	5f 92       	push	r5
    228c:	6f 92       	push	r6
    228e:	7f 92       	push	r7
    2290:	8f 92       	push	r8
    2292:	9f 92       	push	r9
    2294:	af 92       	push	r10
    2296:	bf 92       	push	r11
    2298:	cf 92       	push	r12
    229a:	df 92       	push	r13
    229c:	ef 92       	push	r14
    229e:	ff 92       	push	r15
    22a0:	0f 93       	push	r16
    22a2:	1f 93       	push	r17
    22a4:	cf 93       	push	r28
    22a6:	df 93       	push	r29
    22a8:	cd b7       	in	r28, 0x3d	; 61
    22aa:	de b7       	in	r29, 0x3e	; 62
    22ac:	ca 1b       	sub	r28, r26
    22ae:	db 0b       	sbc	r29, r27
    22b0:	0f b6       	in	r0, 0x3f	; 63
    22b2:	f8 94       	cli
    22b4:	de bf       	out	0x3e, r29	; 62
    22b6:	0f be       	out	0x3f, r0	; 63
    22b8:	cd bf       	out	0x3d, r28	; 61
    22ba:	09 94       	ijmp

000022bc <__epilogue_restores__>:
    22bc:	2a 88       	ldd	r2, Y+18	; 0x12
    22be:	39 88       	ldd	r3, Y+17	; 0x11
    22c0:	48 88       	ldd	r4, Y+16	; 0x10
    22c2:	5f 84       	ldd	r5, Y+15	; 0x0f
    22c4:	6e 84       	ldd	r6, Y+14	; 0x0e
    22c6:	7d 84       	ldd	r7, Y+13	; 0x0d
    22c8:	8c 84       	ldd	r8, Y+12	; 0x0c
    22ca:	9b 84       	ldd	r9, Y+11	; 0x0b
    22cc:	aa 84       	ldd	r10, Y+10	; 0x0a
    22ce:	b9 84       	ldd	r11, Y+9	; 0x09
    22d0:	c8 84       	ldd	r12, Y+8	; 0x08
    22d2:	df 80       	ldd	r13, Y+7	; 0x07
    22d4:	ee 80       	ldd	r14, Y+6	; 0x06
    22d6:	fd 80       	ldd	r15, Y+5	; 0x05
    22d8:	0c 81       	ldd	r16, Y+4	; 0x04
    22da:	1b 81       	ldd	r17, Y+3	; 0x03
    22dc:	aa 81       	ldd	r26, Y+2	; 0x02
    22de:	b9 81       	ldd	r27, Y+1	; 0x01
    22e0:	ce 0f       	add	r28, r30
    22e2:	d1 1d       	adc	r29, r1
    22e4:	0f b6       	in	r0, 0x3f	; 63
    22e6:	f8 94       	cli
    22e8:	de bf       	out	0x3e, r29	; 62
    22ea:	0f be       	out	0x3f, r0	; 63
    22ec:	cd bf       	out	0x3d, r28	; 61
    22ee:	ed 01       	movw	r28, r26
    22f0:	08 95       	ret

000022f2 <itoa>:
    22f2:	fb 01       	movw	r30, r22
    22f4:	9f 01       	movw	r18, r30
    22f6:	e8 94       	clt
    22f8:	42 30       	cpi	r20, 0x02	; 2
    22fa:	c4 f0       	brlt	.+48     	; 0x232c <itoa+0x3a>
    22fc:	45 32       	cpi	r20, 0x25	; 37
    22fe:	b4 f4       	brge	.+44     	; 0x232c <itoa+0x3a>
    2300:	4a 30       	cpi	r20, 0x0A	; 10
    2302:	29 f4       	brne	.+10     	; 0x230e <itoa+0x1c>
    2304:	97 fb       	bst	r25, 7
    2306:	1e f4       	brtc	.+6      	; 0x230e <itoa+0x1c>
    2308:	90 95       	com	r25
    230a:	81 95       	neg	r24
    230c:	9f 4f       	sbci	r25, 0xFF	; 255
    230e:	64 2f       	mov	r22, r20
    2310:	77 27       	eor	r23, r23
    2312:	0e 94 aa 11 	call	0x2354	; 0x2354 <__udivmodhi4>
    2316:	80 5d       	subi	r24, 0xD0	; 208
    2318:	8a 33       	cpi	r24, 0x3A	; 58
    231a:	0c f0       	brlt	.+2      	; 0x231e <itoa+0x2c>
    231c:	89 5d       	subi	r24, 0xD9	; 217
    231e:	81 93       	st	Z+, r24
    2320:	cb 01       	movw	r24, r22
    2322:	00 97       	sbiw	r24, 0x00	; 0
    2324:	a1 f7       	brne	.-24     	; 0x230e <itoa+0x1c>
    2326:	16 f4       	brtc	.+4      	; 0x232c <itoa+0x3a>
    2328:	5d e2       	ldi	r21, 0x2D	; 45
    232a:	51 93       	st	Z+, r21
    232c:	10 82       	st	Z, r1
    232e:	c9 01       	movw	r24, r18
    2330:	0c 94 9a 11 	jmp	0x2334	; 0x2334 <strrev>

00002334 <strrev>:
    2334:	dc 01       	movw	r26, r24
    2336:	fc 01       	movw	r30, r24
    2338:	67 2f       	mov	r22, r23
    233a:	71 91       	ld	r23, Z+
    233c:	77 23       	and	r23, r23
    233e:	e1 f7       	brne	.-8      	; 0x2338 <strrev+0x4>
    2340:	32 97       	sbiw	r30, 0x02	; 2
    2342:	04 c0       	rjmp	.+8      	; 0x234c <strrev+0x18>
    2344:	7c 91       	ld	r23, X
    2346:	6d 93       	st	X+, r22
    2348:	70 83       	st	Z, r23
    234a:	62 91       	ld	r22, -Z
    234c:	ae 17       	cp	r26, r30
    234e:	bf 07       	cpc	r27, r31
    2350:	c8 f3       	brcs	.-14     	; 0x2344 <strrev+0x10>
    2352:	08 95       	ret

00002354 <__udivmodhi4>:
    2354:	aa 1b       	sub	r26, r26
    2356:	bb 1b       	sub	r27, r27
    2358:	51 e1       	ldi	r21, 0x11	; 17
    235a:	07 c0       	rjmp	.+14     	; 0x236a <__udivmodhi4_ep>

0000235c <__udivmodhi4_loop>:
    235c:	aa 1f       	adc	r26, r26
    235e:	bb 1f       	adc	r27, r27
    2360:	a6 17       	cp	r26, r22
    2362:	b7 07       	cpc	r27, r23
    2364:	10 f0       	brcs	.+4      	; 0x236a <__udivmodhi4_ep>
    2366:	a6 1b       	sub	r26, r22
    2368:	b7 0b       	sbc	r27, r23

0000236a <__udivmodhi4_ep>:
    236a:	88 1f       	adc	r24, r24
    236c:	99 1f       	adc	r25, r25
    236e:	5a 95       	dec	r21
    2370:	a9 f7       	brne	.-22     	; 0x235c <__udivmodhi4_loop>
    2372:	80 95       	com	r24
    2374:	90 95       	com	r25
    2376:	bc 01       	movw	r22, r24
    2378:	cd 01       	movw	r24, r26
    237a:	08 95       	ret

0000237c <_exit>:
    237c:	f8 94       	cli

0000237e <__stop_program>:
    237e:	ff cf       	rjmp	.-2      	; 0x237e <__stop_program>
