

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4'
================================================================
* Date:           Thu Dec 29 13:25:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       38|  0.320 us|  0.380 us|   32|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_p1_fu_154          |read_p1   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_read_p2_fu_161          |read_p2   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_dpu_unit_fu_168         |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ln248_write_p3_fu_179  |write_p3  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_MATMUL_LOOP4  |       30|       36|         7|          6|          1|  5 ~ 6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       48|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        4|       13|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      176|    -|
|Register             |        -|     -|    57373|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    57377|      237|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        6|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        2|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------+---------+----+---+----+-----+
    |          Instance          |  Module  | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------+---------+----+---+----+-----+
    |grp_read_p1_fu_154          |read_p1   |        0|   0|  2|   2|    0|
    |grp_read_p2_fu_161          |read_p2   |        0|   0|  2|   2|    0|
    |call_ln248_write_p3_fu_179  |write_p3  |        0|   0|  0|   9|    0|
    +----------------------------+----------+---------+----+---+----+-----+
    |Total                       |          |        0|   0|  4|  13|    0|
    +----------------------------+----------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln245_fu_235_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln246_fu_246_p2   |         +|   0|  0|  14|           7|           7|
    |i_59_fu_221_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln243_fu_215_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  48|          21|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+------+-----------+
    |             Name            | LUT| Input Size| Bits | Total Bits|
    +-----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                    |  37|          7|     1|          7|
    |ap_done_int                  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_58        |   9|          2|     3|          6|
    |i_fu_76                      |   9|          2|     3|          6|
    |this_0_address0              |  20|          4|     8|         32|
    |this_0_ce0                   |  20|          4|     1|          4|
    |this_0_we0                   |   9|          2|  1024|       2048|
    |this_1_13_fu_84              |   9|          2|  8192|      16384|
    |this_2_7_fu_80               |   9|          2|  8192|      16384|
    |this_3_13_fu_92              |   9|          2|  8192|      16384|
    |this_4_13_fu_88              |   9|          2|  8192|      16384|
    +-----------------------------+----+-----------+------+-----------+
    |Total                        | 176|         37| 33812|      67647|
    +-----------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------+------+----+------+-----------+
    |                   Name                  |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                |     6|   0|     6|          0|
    |ap_done_reg                              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                  |     1|   0|     1|          0|
    |call_ln248_write_p3_fu_179_ap_start_reg  |     1|   0|     1|          0|
    |call_ret_reg_356                         |  8192|   0|  8192|          0|
    |grp_read_p1_fu_154_ap_start_reg          |     1|   0|     1|          0|
    |grp_read_p2_fu_161_ap_start_reg          |     1|   0|     1|          0|
    |i_58_reg_342                             |     3|   0|     3|          0|
    |i_fu_76                                  |     3|   0|     3|          0|
    |icmp_ln243_reg_347                       |     1|   0|     1|          0|
    |this_1_13_fu_84                          |  8192|   0|  8192|          0|
    |this_2_7_fu_80                           |  8192|   0|  8192|          0|
    |this_3_13_fu_92                          |  8192|   0|  8192|          0|
    |this_3_ret_reg_368                       |  8192|   0|  8192|          0|
    |this_4_13_fu_88                          |  8192|   0|  8192|          0|
    |this_4_ret_reg_374                       |  8192|   0|  8192|          0|
    |zext_ln245_reg_351                       |     3|   0|     7|          4|
    |zext_ln246_reg_362                       |     7|   0|     8|          1|
    +-----------------------------------------+------+----+------+-----------+
    |Total                                    | 57373|   0| 57378|          5|
    +-----------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-------------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |            Source Object            |    C Type    |
+--------------------------------+-----+------+------------+-------------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2908_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2908_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2908_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2908_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2908_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2908_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2908_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2908_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|this_3_12_reload                |   in|  8192|     ap_none|                     this_3_12_reload|        scalar|
|this_4_12_reload                |   in|  8192|     ap_none|                     this_4_12_reload|        scalar|
|this_1_12_reload                |   in|  8192|     ap_none|                     this_1_12_reload|        scalar|
|call_ret36                      |   in|  8192|     ap_none|                           call_ret36|        scalar|
|itr_cast                        |   in|     3|     ap_none|                             itr_cast|        scalar|
|this_0_address0                 |  out|     8|   ap_memory|                               this_0|         array|
|this_0_ce0                      |  out|     1|   ap_memory|                               this_0|         array|
|this_0_we0                      |  out|  1024|   ap_memory|                               this_0|         array|
|this_0_d0                       |  out|  8192|   ap_memory|                               this_0|         array|
|this_0_q0                       |   in|  8192|   ap_memory|                               this_0|         array|
|this_3_13_out                   |  out|  8192|      ap_vld|                        this_3_13_out|       pointer|
|this_3_13_out_ap_vld            |  out|     1|      ap_vld|                        this_3_13_out|       pointer|
|this_4_13_out                   |  out|  8192|      ap_vld|                        this_4_13_out|       pointer|
|this_4_13_out_ap_vld            |  out|     1|      ap_vld|                        this_4_13_out|       pointer|
|this_1_13_out                   |  out|  8192|      ap_vld|                        this_1_13_out|       pointer|
|this_1_13_out_ap_vld            |  out|     1|      ap_vld|                        this_1_13_out|       pointer|
|this_2_7_out                    |  out|  8192|      ap_vld|                         this_2_7_out|       pointer|
|this_2_7_out_ap_vld             |  out|     1|      ap_vld|                         this_2_7_out|       pointer|
+--------------------------------+-----+------+------------+-------------------------------------+--------------+

