# Reading E:/Games/Soft/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do system_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Games/Soft/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Study\ in\ BK/HK172/Computer\ Architecture/Lab/Assignment/Ass\ 2/MIPS_Computer_simplified {D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:43 on May 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified" D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v 
# -- Compiling module system
# ** Error (suppressible): D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v(129): (vlog-2388) 'control_signal' already declared in this scope (system).
# ** Error: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v(180): (vlog-2730) Undefined variable: 'sum1'.
# ** Error (suppressible): D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v(183): (vlog-2388) 'sum1' already declared in this scope (system).
# ** Error: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v(192): (vlog-2730) Undefined variable: 'and0'.
# ** Error (suppressible): D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v(198): (vlog-2388) 'and0' already declared in this scope (system).
# End time: 09:20:44 on May 04,2018, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: E:/Games/Soft/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./system_run_msim_rtl_verilog.do line 8
# E:/Games/Soft/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/Study\ in\ BK/HK172/Computer\ Architecture/Lab/Assignment/Ass\ 2/MIPS_Computer_simplified {D:/Study in BK/HK1..."
