{"Source Block": ["oh/emesh/dv/ememory.v@77:89@HdlStmAssign", "   \n   //Address-in (shifted by three bits, 64 bit wide memory)\n   assign addr[MAW-1:0] = dstaddr_in[MAW+2:3];     \n\n   //Shift up\n   assign  din_aligned[DW-1:0] = (datamode_in[1:0]==2'b00) ? {(4){data_in[7:0]}}  :\n\t\t\t\t(datamode_in[1:0]==2'b01) ? {(2){data_in[15:0]}} :\t\t\t\t\t\t\n \t\t\t                                    data_in[31:0];\n   \n   //Data-in (hardoded width)\n   assign din[63:0] =(datamode_in[1:0]==2'b11) ? {srcaddr_in[31:0],din_aligned[31:0]}:\n\t\t                                 {din_aligned[31:0],din_aligned[31:0]};\n   //Write mask\n"], "Clone Blocks": [["oh/emesh/dv/ememory.v@82:93", "   assign  din_aligned[DW-1:0] = (datamode_in[1:0]==2'b00) ? {(4){data_in[7:0]}}  :\n\t\t\t\t(datamode_in[1:0]==2'b01) ? {(2){data_in[15:0]}} :\t\t\t\t\t\t\n \t\t\t                                    data_in[31:0];\n   \n   //Data-in (hardoded width)\n   assign din[63:0] =(datamode_in[1:0]==2'b11) ? {srcaddr_in[31:0],din_aligned[31:0]}:\n\t\t                                 {din_aligned[31:0],din_aligned[31:0]};\n   //Write mask\n   always@*\n     casez({write_in, datamode_in[1:0],dstaddr_in[2:0]})\n       //Byte\n       6'b100000 : wen[7:0] = 8'b00000001;\n"]], "Diff Content": {"Delete": [[83, "\t\t\t\t(datamode_in[1:0]==2'b01) ? {(2){data_in[15:0]}} :\t\t\t\t\t\t\n"], [84, " \t\t\t                                    data_in[31:0];\n"]], "Add": [[84, "\t\t\t  \t (datamode_in[1:0]==2'b01) ? {(2){data_in[15:0]}} :\t\n"], [84, " \t\t\t                                     data_in[31:0];\n"]]}}