// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s_HH_
#define _dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.h"

namespace ap_rtl {

struct dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s : public sc_module {
    // Port declarations 64
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_stream_V_data_0_V_dout;
    sc_in< sc_logic > data_stream_V_data_0_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_0_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_1_V_dout;
    sc_in< sc_logic > data_stream_V_data_1_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_1_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_2_V_dout;
    sc_in< sc_logic > data_stream_V_data_2_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_2_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_3_V_dout;
    sc_in< sc_logic > data_stream_V_data_3_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_3_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_4_V_dout;
    sc_in< sc_logic > data_stream_V_data_4_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_4_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_5_V_dout;
    sc_in< sc_logic > data_stream_V_data_5_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_5_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_6_V_dout;
    sc_in< sc_logic > data_stream_V_data_6_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_6_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_7_V_dout;
    sc_in< sc_logic > data_stream_V_data_7_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_7_V_read;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;


    // Module declarations
    dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s(sc_module_name name);
    SC_HAS_PROCESS(dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s);

    ~dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s* grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > data_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_signal< sc_lv<5> > i_in_0_reg_984;
    sc_signal< sc_lv<1> > icmp_ln36_fu_1202_p2;
    sc_signal< sc_lv<1> > icmp_ln36_reg_4286;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op435;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > i_in_fu_1208_p2;
    sc_signal< sc_lv<5> > i_in_reg_4290;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_5295;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_ready;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_done;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_5300;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_5305;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_5310;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_5315;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_5320;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_5325;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_5330;
    sc_signal< sc_lv<16> > tmp_data_8_V_reg_5335;
    sc_signal< sc_lv<16> > tmp_data_9_V_reg_5340;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_start;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_idle;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_return_9;
    sc_signal< sc_lv<5> > ap_phi_mux_i_in_0_phi_fu_988_p4;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_start_reg;
    sc_signal< sc_lv<16> > data_192_V_fu_130;
    sc_signal< sc_lv<16> > data_193_V_fu_134;
    sc_signal< sc_lv<16> > data_194_V_fu_138;
    sc_signal< sc_lv<16> > data_195_V_fu_142;
    sc_signal< sc_lv<16> > data_196_V_fu_146;
    sc_signal< sc_lv<16> > data_197_V_fu_150;
    sc_signal< sc_lv<16> > data_198_V_fu_154;
    sc_signal< sc_lv<16> > data_199_V_fu_158;
    sc_signal< sc_lv<16> > data_192_V_1_fu_162;
    sc_signal< sc_lv<16> > data_193_V_1_fu_166;
    sc_signal< sc_lv<16> > data_194_V_1_fu_170;
    sc_signal< sc_lv<16> > data_195_V_1_fu_174;
    sc_signal< sc_lv<16> > data_196_V_1_fu_178;
    sc_signal< sc_lv<16> > data_197_V_1_fu_182;
    sc_signal< sc_lv<16> > data_198_V_1_fu_186;
    sc_signal< sc_lv<16> > data_199_V_1_fu_190;
    sc_signal< sc_lv<16> > data_192_V_2_fu_194;
    sc_signal< sc_lv<16> > data_193_V_2_fu_198;
    sc_signal< sc_lv<16> > data_194_V_2_fu_202;
    sc_signal< sc_lv<16> > data_195_V_2_fu_206;
    sc_signal< sc_lv<16> > data_196_V_2_fu_210;
    sc_signal< sc_lv<16> > data_197_V_2_fu_214;
    sc_signal< sc_lv<16> > data_198_V_2_fu_218;
    sc_signal< sc_lv<16> > data_199_V_2_fu_222;
    sc_signal< sc_lv<16> > data_192_V_3_fu_226;
    sc_signal< sc_lv<16> > data_193_V_3_fu_230;
    sc_signal< sc_lv<16> > data_194_V_3_fu_234;
    sc_signal< sc_lv<16> > data_195_V_3_fu_238;
    sc_signal< sc_lv<16> > data_196_V_3_fu_242;
    sc_signal< sc_lv<16> > data_197_V_3_fu_246;
    sc_signal< sc_lv<16> > data_198_V_3_fu_250;
    sc_signal< sc_lv<16> > data_199_V_3_fu_254;
    sc_signal< sc_lv<16> > data_192_V_4_fu_258;
    sc_signal< sc_lv<16> > data_193_V_4_fu_262;
    sc_signal< sc_lv<16> > data_194_V_4_fu_266;
    sc_signal< sc_lv<16> > data_195_V_4_fu_270;
    sc_signal< sc_lv<16> > data_196_V_4_fu_274;
    sc_signal< sc_lv<16> > data_197_V_4_fu_278;
    sc_signal< sc_lv<16> > data_198_V_4_fu_282;
    sc_signal< sc_lv<16> > data_199_V_4_fu_286;
    sc_signal< sc_lv<16> > data_192_V_5_fu_290;
    sc_signal< sc_lv<16> > data_193_V_5_fu_294;
    sc_signal< sc_lv<16> > data_194_V_5_fu_298;
    sc_signal< sc_lv<16> > data_195_V_5_fu_302;
    sc_signal< sc_lv<16> > data_196_V_5_fu_306;
    sc_signal< sc_lv<16> > data_197_V_5_fu_310;
    sc_signal< sc_lv<16> > data_198_V_5_fu_314;
    sc_signal< sc_lv<16> > data_199_V_5_fu_318;
    sc_signal< sc_lv<16> > data_192_V_6_fu_322;
    sc_signal< sc_lv<16> > data_193_V_6_fu_326;
    sc_signal< sc_lv<16> > data_194_V_6_fu_330;
    sc_signal< sc_lv<16> > data_195_V_6_fu_334;
    sc_signal< sc_lv<16> > data_196_V_6_fu_338;
    sc_signal< sc_lv<16> > data_197_V_6_fu_342;
    sc_signal< sc_lv<16> > data_198_V_6_fu_346;
    sc_signal< sc_lv<16> > data_199_V_6_fu_350;
    sc_signal< sc_lv<16> > data_192_V_7_fu_354;
    sc_signal< sc_lv<16> > data_193_V_7_fu_358;
    sc_signal< sc_lv<16> > data_194_V_7_fu_362;
    sc_signal< sc_lv<16> > data_195_V_7_fu_366;
    sc_signal< sc_lv<16> > data_196_V_7_fu_370;
    sc_signal< sc_lv<16> > data_197_V_7_fu_374;
    sc_signal< sc_lv<16> > data_198_V_7_fu_378;
    sc_signal< sc_lv<16> > data_199_V_7_fu_382;
    sc_signal< sc_lv<16> > data_192_V_8_fu_386;
    sc_signal< sc_lv<16> > data_193_V_8_fu_390;
    sc_signal< sc_lv<16> > data_194_V_8_fu_394;
    sc_signal< sc_lv<16> > data_195_V_8_fu_398;
    sc_signal< sc_lv<16> > data_196_V_8_fu_402;
    sc_signal< sc_lv<16> > data_197_V_8_fu_406;
    sc_signal< sc_lv<16> > data_198_V_8_fu_410;
    sc_signal< sc_lv<16> > data_199_V_8_fu_414;
    sc_signal< sc_lv<16> > data_192_V_9_fu_418;
    sc_signal< sc_lv<16> > data_193_V_9_fu_422;
    sc_signal< sc_lv<16> > data_194_V_9_fu_426;
    sc_signal< sc_lv<16> > data_195_V_9_fu_430;
    sc_signal< sc_lv<16> > data_196_V_9_fu_434;
    sc_signal< sc_lv<16> > data_197_V_9_fu_438;
    sc_signal< sc_lv<16> > data_198_V_9_fu_442;
    sc_signal< sc_lv<16> > data_199_V_9_fu_446;
    sc_signal< sc_lv<16> > data_192_V_10_fu_450;
    sc_signal< sc_lv<16> > data_193_V_10_fu_454;
    sc_signal< sc_lv<16> > data_194_V_10_fu_458;
    sc_signal< sc_lv<16> > data_195_V_10_fu_462;
    sc_signal< sc_lv<16> > data_196_V_10_fu_466;
    sc_signal< sc_lv<16> > data_197_V_10_fu_470;
    sc_signal< sc_lv<16> > data_198_V_10_fu_474;
    sc_signal< sc_lv<16> > data_199_V_10_fu_478;
    sc_signal< sc_lv<16> > data_192_V_11_fu_482;
    sc_signal< sc_lv<16> > data_193_V_11_fu_486;
    sc_signal< sc_lv<16> > data_194_V_11_fu_490;
    sc_signal< sc_lv<16> > data_195_V_11_fu_494;
    sc_signal< sc_lv<16> > data_196_V_11_fu_498;
    sc_signal< sc_lv<16> > data_197_V_11_fu_502;
    sc_signal< sc_lv<16> > data_198_V_11_fu_506;
    sc_signal< sc_lv<16> > data_199_V_11_fu_510;
    sc_signal< sc_lv<16> > data_192_V_12_fu_514;
    sc_signal< sc_lv<16> > data_193_V_12_fu_518;
    sc_signal< sc_lv<16> > data_194_V_12_fu_522;
    sc_signal< sc_lv<16> > data_195_V_12_fu_526;
    sc_signal< sc_lv<16> > data_196_V_12_fu_530;
    sc_signal< sc_lv<16> > data_197_V_12_fu_534;
    sc_signal< sc_lv<16> > data_198_V_12_fu_538;
    sc_signal< sc_lv<16> > data_199_V_12_fu_542;
    sc_signal< sc_lv<16> > data_192_V_13_fu_546;
    sc_signal< sc_lv<16> > data_193_V_13_fu_550;
    sc_signal< sc_lv<16> > data_194_V_13_fu_554;
    sc_signal< sc_lv<16> > data_195_V_13_fu_558;
    sc_signal< sc_lv<16> > data_196_V_13_fu_562;
    sc_signal< sc_lv<16> > data_197_V_13_fu_566;
    sc_signal< sc_lv<16> > data_198_V_13_fu_570;
    sc_signal< sc_lv<16> > data_199_V_13_fu_574;
    sc_signal< sc_lv<16> > data_192_V_14_fu_578;
    sc_signal< sc_lv<16> > data_193_V_14_fu_582;
    sc_signal< sc_lv<16> > data_194_V_14_fu_586;
    sc_signal< sc_lv<16> > data_195_V_14_fu_590;
    sc_signal< sc_lv<16> > data_196_V_14_fu_594;
    sc_signal< sc_lv<16> > data_197_V_14_fu_598;
    sc_signal< sc_lv<16> > data_198_V_14_fu_602;
    sc_signal< sc_lv<16> > data_199_V_14_fu_606;
    sc_signal< sc_lv<16> > data_192_V_15_fu_610;
    sc_signal< sc_lv<16> > data_193_V_15_fu_614;
    sc_signal< sc_lv<16> > data_194_V_15_fu_618;
    sc_signal< sc_lv<16> > data_195_V_15_fu_622;
    sc_signal< sc_lv<16> > data_196_V_15_fu_626;
    sc_signal< sc_lv<16> > data_197_V_15_fu_630;
    sc_signal< sc_lv<16> > data_198_V_15_fu_634;
    sc_signal< sc_lv<16> > data_199_V_15_fu_638;
    sc_signal< sc_lv<16> > data_192_V_16_fu_642;
    sc_signal< sc_lv<16> > data_193_V_16_fu_646;
    sc_signal< sc_lv<16> > data_194_V_16_fu_650;
    sc_signal< sc_lv<16> > data_195_V_16_fu_654;
    sc_signal< sc_lv<16> > data_196_V_16_fu_658;
    sc_signal< sc_lv<16> > data_197_V_16_fu_662;
    sc_signal< sc_lv<16> > data_198_V_16_fu_666;
    sc_signal< sc_lv<16> > data_199_V_16_fu_670;
    sc_signal< sc_lv<16> > data_192_V_17_fu_674;
    sc_signal< sc_lv<16> > data_193_V_17_fu_678;
    sc_signal< sc_lv<16> > data_194_V_17_fu_682;
    sc_signal< sc_lv<16> > data_195_V_17_fu_686;
    sc_signal< sc_lv<16> > data_196_V_17_fu_690;
    sc_signal< sc_lv<16> > data_197_V_17_fu_694;
    sc_signal< sc_lv<16> > data_198_V_17_fu_698;
    sc_signal< sc_lv<16> > data_199_V_17_fu_702;
    sc_signal< sc_lv<16> > data_192_V_18_fu_706;
    sc_signal< sc_lv<16> > data_193_V_18_fu_710;
    sc_signal< sc_lv<16> > data_194_V_18_fu_714;
    sc_signal< sc_lv<16> > data_195_V_18_fu_718;
    sc_signal< sc_lv<16> > data_196_V_18_fu_722;
    sc_signal< sc_lv<16> > data_197_V_18_fu_726;
    sc_signal< sc_lv<16> > data_198_V_18_fu_730;
    sc_signal< sc_lv<16> > data_199_V_18_fu_734;
    sc_signal< sc_lv<16> > data_192_V_19_fu_738;
    sc_signal< sc_lv<16> > data_193_V_19_fu_742;
    sc_signal< sc_lv<16> > data_194_V_19_fu_746;
    sc_signal< sc_lv<16> > data_195_V_19_fu_750;
    sc_signal< sc_lv<16> > data_196_V_19_fu_754;
    sc_signal< sc_lv<16> > data_197_V_19_fu_758;
    sc_signal< sc_lv<16> > data_198_V_19_fu_762;
    sc_signal< sc_lv<16> > data_199_V_19_fu_766;
    sc_signal< sc_lv<16> > data_192_V_20_fu_770;
    sc_signal< sc_lv<16> > data_193_V_20_fu_774;
    sc_signal< sc_lv<16> > data_194_V_20_fu_778;
    sc_signal< sc_lv<16> > data_195_V_20_fu_782;
    sc_signal< sc_lv<16> > data_196_V_20_fu_786;
    sc_signal< sc_lv<16> > data_197_V_20_fu_790;
    sc_signal< sc_lv<16> > data_198_V_20_fu_794;
    sc_signal< sc_lv<16> > data_199_V_20_fu_798;
    sc_signal< sc_lv<16> > data_192_V_21_fu_802;
    sc_signal< sc_lv<16> > data_193_V_21_fu_806;
    sc_signal< sc_lv<16> > data_194_V_21_fu_810;
    sc_signal< sc_lv<16> > data_195_V_21_fu_814;
    sc_signal< sc_lv<16> > data_196_V_21_fu_818;
    sc_signal< sc_lv<16> > data_197_V_21_fu_822;
    sc_signal< sc_lv<16> > data_198_V_21_fu_826;
    sc_signal< sc_lv<16> > data_199_V_21_fu_830;
    sc_signal< sc_lv<16> > data_192_V_22_fu_834;
    sc_signal< sc_lv<16> > data_193_V_22_fu_838;
    sc_signal< sc_lv<16> > data_194_V_22_fu_842;
    sc_signal< sc_lv<16> > data_195_V_22_fu_846;
    sc_signal< sc_lv<16> > data_196_V_22_fu_850;
    sc_signal< sc_lv<16> > data_197_V_22_fu_854;
    sc_signal< sc_lv<16> > data_198_V_22_fu_858;
    sc_signal< sc_lv<16> > data_199_V_22_fu_862;
    sc_signal< sc_lv<16> > data_192_V_23_fu_866;
    sc_signal< sc_lv<16> > data_193_V_23_fu_870;
    sc_signal< sc_lv<16> > data_194_V_23_fu_874;
    sc_signal< sc_lv<16> > data_195_V_23_fu_878;
    sc_signal< sc_lv<16> > data_196_V_23_fu_882;
    sc_signal< sc_lv<16> > data_197_V_23_fu_886;
    sc_signal< sc_lv<16> > data_198_V_23_fu_890;
    sc_signal< sc_lv<16> > data_199_V_23_fu_894;
    sc_signal< sc_lv<16> > data_192_V_24_fu_898;
    sc_signal< sc_lv<16> > data_193_V_24_fu_902;
    sc_signal< sc_lv<16> > data_194_V_24_fu_906;
    sc_signal< sc_lv<16> > data_195_V_24_fu_910;
    sc_signal< sc_lv<16> > data_196_V_24_fu_914;
    sc_signal< sc_lv<16> > data_197_V_24_fu_918;
    sc_signal< sc_lv<16> > data_198_V_24_fu_922;
    sc_signal< sc_lv<16> > data_199_V_24_fu_926;
    sc_signal< sc_logic > io_acc_block_signal_op866;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<5> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_18;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_in_0_phi_fu_988_p4();
    void thread_ap_ready();
    void thread_data_stream_V_data_0_V_blk_n();
    void thread_data_stream_V_data_0_V_read();
    void thread_data_stream_V_data_1_V_blk_n();
    void thread_data_stream_V_data_1_V_read();
    void thread_data_stream_V_data_2_V_blk_n();
    void thread_data_stream_V_data_2_V_read();
    void thread_data_stream_V_data_3_V_blk_n();
    void thread_data_stream_V_data_3_V_read();
    void thread_data_stream_V_data_4_V_blk_n();
    void thread_data_stream_V_data_4_V_read();
    void thread_data_stream_V_data_5_V_blk_n();
    void thread_data_stream_V_data_5_V_read();
    void thread_data_stream_V_data_6_V_blk_n();
    void thread_data_stream_V_data_6_V_read();
    void thread_data_stream_V_data_7_V_blk_n();
    void thread_data_stream_V_data_7_V_read();
    void thread_grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996_ap_start();
    void thread_i_in_fu_1208_p2();
    void thread_icmp_ln36_fu_1202_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op435();
    void thread_io_acc_block_signal_op866();
    void thread_real_start();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
