$comment
	File created using the following command:
		vcd file contador_intermediario.msim.vcd -direction
$end
$date
	Thu Oct 20 12:49:02 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_intermediario_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ PC_OUT [8] $end
$var wire 1 \ PC_OUT [7] $end
$var wire 1 ] PC_OUT [6] $end
$var wire 1 ^ PC_OUT [5] $end
$var wire 1 _ PC_OUT [4] $end
$var wire 1 ` PC_OUT [3] $end
$var wire 1 a PC_OUT [2] $end
$var wire 1 b PC_OUT [1] $end
$var wire 1 c PC_OUT [0] $end
$var wire 1 d SW [9] $end
$var wire 1 e SW [8] $end
$var wire 1 f SW [7] $end
$var wire 1 g SW [6] $end
$var wire 1 h SW [5] $end
$var wire 1 i SW [4] $end
$var wire 1 j SW [3] $end
$var wire 1 k SW [2] $end
$var wire 1 l SW [1] $end
$var wire 1 m SW [0] $end

$scope module i1 $end
$var wire 1 n gnd $end
$var wire 1 o vcc $end
$var wire 1 p unknown $end
$var wire 1 q devoe $end
$var wire 1 r devclrn $end
$var wire 1 s devpor $end
$var wire 1 t ww_devoe $end
$var wire 1 u ww_devclrn $end
$var wire 1 v ww_devpor $end
$var wire 1 w ww_CLOCK_50 $end
$var wire 1 x ww_KEY [3] $end
$var wire 1 y ww_KEY [2] $end
$var wire 1 z ww_KEY [1] $end
$var wire 1 { ww_KEY [0] $end
$var wire 1 | ww_FPGA_RESET_N $end
$var wire 1 } ww_LEDR [9] $end
$var wire 1 ~ ww_LEDR [8] $end
$var wire 1 !! ww_LEDR [7] $end
$var wire 1 "! ww_LEDR [6] $end
$var wire 1 #! ww_LEDR [5] $end
$var wire 1 $! ww_LEDR [4] $end
$var wire 1 %! ww_LEDR [3] $end
$var wire 1 &! ww_LEDR [2] $end
$var wire 1 '! ww_LEDR [1] $end
$var wire 1 (! ww_LEDR [0] $end
$var wire 1 )! ww_HEX0 [6] $end
$var wire 1 *! ww_HEX0 [5] $end
$var wire 1 +! ww_HEX0 [4] $end
$var wire 1 ,! ww_HEX0 [3] $end
$var wire 1 -! ww_HEX0 [2] $end
$var wire 1 .! ww_HEX0 [1] $end
$var wire 1 /! ww_HEX0 [0] $end
$var wire 1 0! ww_HEX1 [6] $end
$var wire 1 1! ww_HEX1 [5] $end
$var wire 1 2! ww_HEX1 [4] $end
$var wire 1 3! ww_HEX1 [3] $end
$var wire 1 4! ww_HEX1 [2] $end
$var wire 1 5! ww_HEX1 [1] $end
$var wire 1 6! ww_HEX1 [0] $end
$var wire 1 7! ww_HEX2 [6] $end
$var wire 1 8! ww_HEX2 [5] $end
$var wire 1 9! ww_HEX2 [4] $end
$var wire 1 :! ww_HEX2 [3] $end
$var wire 1 ;! ww_HEX2 [2] $end
$var wire 1 <! ww_HEX2 [1] $end
$var wire 1 =! ww_HEX2 [0] $end
$var wire 1 >! ww_HEX3 [6] $end
$var wire 1 ?! ww_HEX3 [5] $end
$var wire 1 @! ww_HEX3 [4] $end
$var wire 1 A! ww_HEX3 [3] $end
$var wire 1 B! ww_HEX3 [2] $end
$var wire 1 C! ww_HEX3 [1] $end
$var wire 1 D! ww_HEX3 [0] $end
$var wire 1 E! ww_HEX4 [6] $end
$var wire 1 F! ww_HEX4 [5] $end
$var wire 1 G! ww_HEX4 [4] $end
$var wire 1 H! ww_HEX4 [3] $end
$var wire 1 I! ww_HEX4 [2] $end
$var wire 1 J! ww_HEX4 [1] $end
$var wire 1 K! ww_HEX4 [0] $end
$var wire 1 L! ww_HEX5 [6] $end
$var wire 1 M! ww_HEX5 [5] $end
$var wire 1 N! ww_HEX5 [4] $end
$var wire 1 O! ww_HEX5 [3] $end
$var wire 1 P! ww_HEX5 [2] $end
$var wire 1 Q! ww_HEX5 [1] $end
$var wire 1 R! ww_HEX5 [0] $end
$var wire 1 S! ww_SW [9] $end
$var wire 1 T! ww_SW [8] $end
$var wire 1 U! ww_SW [7] $end
$var wire 1 V! ww_SW [6] $end
$var wire 1 W! ww_SW [5] $end
$var wire 1 X! ww_SW [4] $end
$var wire 1 Y! ww_SW [3] $end
$var wire 1 Z! ww_SW [2] $end
$var wire 1 [! ww_SW [1] $end
$var wire 1 \! ww_SW [0] $end
$var wire 1 ]! ww_PC_OUT [8] $end
$var wire 1 ^! ww_PC_OUT [7] $end
$var wire 1 _! ww_PC_OUT [6] $end
$var wire 1 `! ww_PC_OUT [5] $end
$var wire 1 a! ww_PC_OUT [4] $end
$var wire 1 b! ww_PC_OUT [3] $end
$var wire 1 c! ww_PC_OUT [2] $end
$var wire 1 d! ww_PC_OUT [1] $end
$var wire 1 e! ww_PC_OUT [0] $end
$var wire 1 f! \KEY[0]~input_o\ $end
$var wire 1 g! \KEY[1]~input_o\ $end
$var wire 1 h! \KEY[2]~input_o\ $end
$var wire 1 i! \KEY[3]~input_o\ $end
$var wire 1 j! \FPGA_RESET_N~input_o\ $end
$var wire 1 k! \SW[0]~input_o\ $end
$var wire 1 l! \SW[1]~input_o\ $end
$var wire 1 m! \SW[2]~input_o\ $end
$var wire 1 n! \SW[3]~input_o\ $end
$var wire 1 o! \SW[4]~input_o\ $end
$var wire 1 p! \SW[5]~input_o\ $end
$var wire 1 q! \SW[6]~input_o\ $end
$var wire 1 r! \SW[7]~input_o\ $end
$var wire 1 s! \SW[8]~input_o\ $end
$var wire 1 t! \SW[9]~input_o\ $end
$var wire 1 u! \LEDR[0]~output_o\ $end
$var wire 1 v! \LEDR[1]~output_o\ $end
$var wire 1 w! \LEDR[2]~output_o\ $end
$var wire 1 x! \LEDR[3]~output_o\ $end
$var wire 1 y! \LEDR[4]~output_o\ $end
$var wire 1 z! \LEDR[5]~output_o\ $end
$var wire 1 {! \LEDR[6]~output_o\ $end
$var wire 1 |! \LEDR[7]~output_o\ $end
$var wire 1 }! \LEDR[8]~output_o\ $end
$var wire 1 ~! \LEDR[9]~output_o\ $end
$var wire 1 !" \HEX0[0]~output_o\ $end
$var wire 1 "" \HEX0[1]~output_o\ $end
$var wire 1 #" \HEX0[2]~output_o\ $end
$var wire 1 $" \HEX0[3]~output_o\ $end
$var wire 1 %" \HEX0[4]~output_o\ $end
$var wire 1 &" \HEX0[5]~output_o\ $end
$var wire 1 '" \HEX0[6]~output_o\ $end
$var wire 1 (" \HEX1[0]~output_o\ $end
$var wire 1 )" \HEX1[1]~output_o\ $end
$var wire 1 *" \HEX1[2]~output_o\ $end
$var wire 1 +" \HEX1[3]~output_o\ $end
$var wire 1 ," \HEX1[4]~output_o\ $end
$var wire 1 -" \HEX1[5]~output_o\ $end
$var wire 1 ." \HEX1[6]~output_o\ $end
$var wire 1 /" \HEX2[0]~output_o\ $end
$var wire 1 0" \HEX2[1]~output_o\ $end
$var wire 1 1" \HEX2[2]~output_o\ $end
$var wire 1 2" \HEX2[3]~output_o\ $end
$var wire 1 3" \HEX2[4]~output_o\ $end
$var wire 1 4" \HEX2[5]~output_o\ $end
$var wire 1 5" \HEX2[6]~output_o\ $end
$var wire 1 6" \HEX3[0]~output_o\ $end
$var wire 1 7" \HEX3[1]~output_o\ $end
$var wire 1 8" \HEX3[2]~output_o\ $end
$var wire 1 9" \HEX3[3]~output_o\ $end
$var wire 1 :" \HEX3[4]~output_o\ $end
$var wire 1 ;" \HEX3[5]~output_o\ $end
$var wire 1 <" \HEX3[6]~output_o\ $end
$var wire 1 =" \HEX4[0]~output_o\ $end
$var wire 1 >" \HEX4[1]~output_o\ $end
$var wire 1 ?" \HEX4[2]~output_o\ $end
$var wire 1 @" \HEX4[3]~output_o\ $end
$var wire 1 A" \HEX4[4]~output_o\ $end
$var wire 1 B" \HEX4[5]~output_o\ $end
$var wire 1 C" \HEX4[6]~output_o\ $end
$var wire 1 D" \HEX5[0]~output_o\ $end
$var wire 1 E" \HEX5[1]~output_o\ $end
$var wire 1 F" \HEX5[2]~output_o\ $end
$var wire 1 G" \HEX5[3]~output_o\ $end
$var wire 1 H" \HEX5[4]~output_o\ $end
$var wire 1 I" \HEX5[5]~output_o\ $end
$var wire 1 J" \HEX5[6]~output_o\ $end
$var wire 1 K" \PC_OUT[0]~output_o\ $end
$var wire 1 L" \PC_OUT[1]~output_o\ $end
$var wire 1 M" \PC_OUT[2]~output_o\ $end
$var wire 1 N" \PC_OUT[3]~output_o\ $end
$var wire 1 O" \PC_OUT[4]~output_o\ $end
$var wire 1 P" \PC_OUT[5]~output_o\ $end
$var wire 1 Q" \PC_OUT[6]~output_o\ $end
$var wire 1 R" \PC_OUT[7]~output_o\ $end
$var wire 1 S" \PC_OUT[8]~output_o\ $end
$var wire 1 T" \CLOCK_50~input_o\ $end
$var wire 1 U" \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 V" \CPU|incrementaPC|Add0~2\ $end
$var wire 1 W" \CPU|incrementaPC|Add0~6\ $end
$var wire 1 X" \CPU|incrementaPC|Add0~10\ $end
$var wire 1 Y" \CPU|incrementaPC|Add0~14\ $end
$var wire 1 Z" \CPU|incrementaPC|Add0~18\ $end
$var wire 1 [" \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 \" \CPU|MUX_PC|saida_MUX[5]~5_combout\ $end
$var wire 1 ]" \CPU|incrementaPC|Add0~22\ $end
$var wire 1 ^" \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 _" \CPU|MUX_PC|saida_MUX[6]~6_combout\ $end
$var wire 1 `" \CPU|incrementaPC|Add0~26\ $end
$var wire 1 a" \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 b" \CPU|MUX_PC|saida_MUX[7]~7_combout\ $end
$var wire 1 c" \CPU|incrementaPC|Add0~30\ $end
$var wire 1 d" \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 e" \CPU|MUX_PC|saida_MUX[8]~8_combout\ $end
$var wire 1 f" \ROM|memROM~9_combout\ $end
$var wire 1 g" \ROM|memROM~10_combout\ $end
$var wire 1 h" \ROM|memROM~11_combout\ $end
$var wire 1 i" \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 j" \CPU|MUX_PC|saida_MUX[3]~3_combout\ $end
$var wire 1 k" \ROM|memROM~0_combout\ $end
$var wire 1 l" \ROM|memROM~14_combout\ $end
$var wire 1 m" \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 n" \CPU|MUX_PC|saida_MUX[4]~4_combout\ $end
$var wire 1 o" \ROM|memROM~3_combout\ $end
$var wire 1 p" \ROM|memROM~4_combout\ $end
$var wire 1 q" \ROM|memROM~5_combout\ $end
$var wire 1 r" \ROM|memROM~6_combout\ $end
$var wire 1 s" \ROM|memROM~7_combout\ $end
$var wire 1 t" \ROM|memROM~8_combout\ $end
$var wire 1 u" \CPU|DEC_instrucao|saida[3]~1_combout\ $end
$var wire 1 v" \CPU|DEC_instrucao|Equal13~1_combout\ $end
$var wire 1 w" \CPU|DEC_instrucao|saida[3]~2_combout\ $end
$var wire 1 x" \CPU|DEC_instrucao|saida~5_combout\ $end
$var wire 1 y" \CPU|DEC_instrucao|Equal13~2_combout\ $end
$var wire 1 z" \ROM|memROM~12_combout\ $end
$var wire 1 {" \ROM|memROM~13_combout\ $end
$var wire 1 |" \ROM|memROM~15_combout\ $end
$var wire 1 }" \CPU|DEC_instrucao|Equal13~4_combout\ $end
$var wire 1 ~" \RAM|ram~280_combout\ $end
$var wire 1 !# \RAM|ram~54_q\ $end
$var wire 1 "# \RAM|ram~281_combout\ $end
$var wire 1 ## \RAM|ram~22_q\ $end
$var wire 1 $# \RAM|ram~271_combout\ $end
$var wire 1 %# \RAM|ram~272_combout\ $end
$var wire 1 &# \RAM|ram~282_combout\ $end
$var wire 1 '# \RAM|ram~134_q\ $end
$var wire 1 (# \RAM|ram~283_combout\ $end
$var wire 1 )# \RAM|ram~102_q\ $end
$var wire 1 *# \RAM|ram~273_combout\ $end
$var wire 1 +# \RAM|ram~274_combout\ $end
$var wire 1 ,# \RAM|ram~284_combout\ $end
$var wire 1 -# \RAM|ram~182_q\ $end
$var wire 1 .# \RAM|ram~285_combout\ $end
$var wire 1 /# \RAM|ram~150_q\ $end
$var wire 1 0# \RAM|ram~275_combout\ $end
$var wire 1 1# \RAM|ram~276_combout\ $end
$var wire 1 2# \RAM|ram~286_combout\ $end
$var wire 1 3# \RAM|ram~262_q\ $end
$var wire 1 4# \RAM|ram~287_combout\ $end
$var wire 1 5# \RAM|ram~230_q\ $end
$var wire 1 6# \RAM|ram~277_combout\ $end
$var wire 1 7# \RAM|ram~278_combout\ $end
$var wire 1 8# \RAM|ram~279_combout\ $end
$var wire 1 9# \RAM|ram~53_q\ $end
$var wire 1 :# \RAM|ram~21_q\ $end
$var wire 1 ;# \RAM|ram~288_combout\ $end
$var wire 1 <# \RAM|ram~289_combout\ $end
$var wire 1 =# \RAM|ram~133_q\ $end
$var wire 1 ># \RAM|ram~101_q\ $end
$var wire 1 ?# \RAM|ram~290_combout\ $end
$var wire 1 @# \RAM|ram~291_combout\ $end
$var wire 1 A# \RAM|ram~181_q\ $end
$var wire 1 B# \RAM|ram~149_q\ $end
$var wire 1 C# \RAM|ram~292_combout\ $end
$var wire 1 D# \RAM|ram~293_combout\ $end
$var wire 1 E# \RAM|ram~261_q\ $end
$var wire 1 F# \RAM|ram~229_q\ $end
$var wire 1 G# \RAM|ram~294_combout\ $end
$var wire 1 H# \RAM|ram~295_combout\ $end
$var wire 1 I# \RAM|ram~296_combout\ $end
$var wire 1 J# \RAM|ram~52_q\ $end
$var wire 1 K# \RAM|ram~20_q\ $end
$var wire 1 L# \RAM|ram~297_combout\ $end
$var wire 1 M# \RAM|ram~298_combout\ $end
$var wire 1 N# \RAM|ram~132_q\ $end
$var wire 1 O# \RAM|ram~100_q\ $end
$var wire 1 P# \RAM|ram~299_combout\ $end
$var wire 1 Q# \RAM|ram~300_combout\ $end
$var wire 1 R# \RAM|ram~180_q\ $end
$var wire 1 S# \RAM|ram~148_q\ $end
$var wire 1 T# \RAM|ram~301_combout\ $end
$var wire 1 U# \RAM|ram~302_combout\ $end
$var wire 1 V# \RAM|ram~260_q\ $end
$var wire 1 W# \RAM|ram~228_q\ $end
$var wire 1 X# \RAM|ram~303_combout\ $end
$var wire 1 Y# \RAM|ram~304_combout\ $end
$var wire 1 Z# \RAM|ram~305_combout\ $end
$var wire 1 [# \CPU|DEC_instrucao|Equal13~3_combout\ $end
$var wire 1 \# \CPU|DEC_instrucao|saida[1]~4_combout\ $end
$var wire 1 ]# \RAM|ram~51_q\ $end
$var wire 1 ^# \RAM|ram~19_q\ $end
$var wire 1 _# \RAM|ram~306_combout\ $end
$var wire 1 `# \RAM|ram~307_combout\ $end
$var wire 1 a# \RAM|ram~131_q\ $end
$var wire 1 b# \RAM|ram~99_q\ $end
$var wire 1 c# \RAM|ram~308_combout\ $end
$var wire 1 d# \RAM|ram~309_combout\ $end
$var wire 1 e# \RAM|ram~179_q\ $end
$var wire 1 f# \RAM|ram~147_q\ $end
$var wire 1 g# \RAM|ram~310_combout\ $end
$var wire 1 h# \RAM|ram~311_combout\ $end
$var wire 1 i# \RAM|ram~259_q\ $end
$var wire 1 j# \RAM|ram~227_q\ $end
$var wire 1 k# \RAM|ram~312_combout\ $end
$var wire 1 l# \RAM|ram~313_combout\ $end
$var wire 1 m# \RAM|ram~314_combout\ $end
$var wire 1 n# \CPU|MUX_EntradaB_ULA|saida_MUX[4]~0_combout\ $end
$var wire 1 o# \ROM|memROM~18_combout\ $end
$var wire 1 p# \RAM|ram~50_q\ $end
$var wire 1 q# \RAM|ram~18_q\ $end
$var wire 1 r# \RAM|ram~315_combout\ $end
$var wire 1 s# \RAM|ram~316_combout\ $end
$var wire 1 t# \RAM|ram~130_q\ $end
$var wire 1 u# \RAM|ram~98_q\ $end
$var wire 1 v# \RAM|ram~317_combout\ $end
$var wire 1 w# \RAM|ram~318_combout\ $end
$var wire 1 x# \RAM|ram~178_q\ $end
$var wire 1 y# \RAM|ram~146_q\ $end
$var wire 1 z# \RAM|ram~319_combout\ $end
$var wire 1 {# \RAM|ram~320_combout\ $end
$var wire 1 |# \RAM|ram~258_q\ $end
$var wire 1 }# \RAM|ram~226_q\ $end
$var wire 1 ~# \RAM|ram~321_combout\ $end
$var wire 1 !$ \RAM|ram~322_combout\ $end
$var wire 1 "$ \RAM|ram~323_combout\ $end
$var wire 1 #$ \Data_IN[3]~0_combout\ $end
$var wire 1 $$ \ROM|memROM~17_combout\ $end
$var wire 1 %$ \RAM|ram~257_q\ $end
$var wire 1 &$ \RAM|ram~225_q\ $end
$var wire 1 '$ \RAM|ram~330_combout\ $end
$var wire 1 ($ \RAM|ram~331_combout\ $end
$var wire 1 )$ \RAM|ram~177_q\ $end
$var wire 1 *$ \RAM|ram~145_q\ $end
$var wire 1 +$ \RAM|ram~328_combout\ $end
$var wire 1 ,$ \RAM|ram~329_combout\ $end
$var wire 1 -$ \RAM|ram~129_q\ $end
$var wire 1 .$ \RAM|ram~97_q\ $end
$var wire 1 /$ \RAM|ram~326_combout\ $end
$var wire 1 0$ \RAM|ram~327_combout\ $end
$var wire 1 1$ \RAM|ram~49_q\ $end
$var wire 1 2$ \RAM|ram~17_q\ $end
$var wire 1 3$ \RAM|ram~324_combout\ $end
$var wire 1 4$ \RAM|ram~325_combout\ $end
$var wire 1 5$ \Data_IN[2]~5_combout\ $end
$var wire 1 6$ \RAM|ram~256_q\ $end
$var wire 1 7$ \RAM|ram~224_q\ $end
$var wire 1 8$ \RAM|ram~338_combout\ $end
$var wire 1 9$ \RAM|ram~339_combout\ $end
$var wire 1 :$ \RAM|ram~176_q\ $end
$var wire 1 ;$ \RAM|ram~144_q\ $end
$var wire 1 <$ \RAM|ram~336_combout\ $end
$var wire 1 =$ \RAM|ram~337_combout\ $end
$var wire 1 >$ \RAM|ram~128_q\ $end
$var wire 1 ?$ \RAM|ram~96_q\ $end
$var wire 1 @$ \RAM|ram~334_combout\ $end
$var wire 1 A$ \RAM|ram~335_combout\ $end
$var wire 1 B$ \RAM|ram~48_q\ $end
$var wire 1 C$ \RAM|ram~16_q\ $end
$var wire 1 D$ \RAM|ram~332_combout\ $end
$var wire 1 E$ \RAM|ram~333_combout\ $end
$var wire 1 F$ \Data_IN[1]~1_combout\ $end
$var wire 1 G$ \RAM|ram~47_q\ $end
$var wire 1 H$ \RAM|ram~15_q\ $end
$var wire 1 I$ \RAM|ram~340_combout\ $end
$var wire 1 J$ \RAM|ram~341_combout\ $end
$var wire 1 K$ \RAM|ram~127_q\ $end
$var wire 1 L$ \RAM|ram~95_q\ $end
$var wire 1 M$ \RAM|ram~342_combout\ $end
$var wire 1 N$ \RAM|ram~343_combout\ $end
$var wire 1 O$ \RAM|ram~175_q\ $end
$var wire 1 P$ \RAM|ram~143_q\ $end
$var wire 1 Q$ \RAM|ram~344_combout\ $end
$var wire 1 R$ \RAM|ram~345_combout\ $end
$var wire 1 S$ \RAM|ram~255_q\ $end
$var wire 1 T$ \RAM|ram~223_q\ $end
$var wire 1 U$ \RAM|ram~346_combout\ $end
$var wire 1 V$ \RAM|ram~347_combout\ $end
$var wire 1 W$ \RAM|ram~348_combout\ $end
$var wire 1 X$ \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 Y$ \CPU|DEC_instrucao|saida~3_combout\ $end
$var wire 1 Z$ \CPU|ULA1|Equal0~0_combout\ $end
$var wire 1 [$ \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 \$ \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 ]$ \CPU|ULA1|saida[0]~7_combout\ $end
$var wire 1 ^$ \CPU|ULA1|Equal1~0_combout\ $end
$var wire 1 _$ \ROM|memROM~16_combout\ $end
$var wire 1 `$ \CPU|BANCO_REG|registrador~28_combout\ $end
$var wire 1 a$ \CPU|BANCO_REG|registrador~19_q\ $end
$var wire 1 b$ \CPU|BANCO_REG|registrador~29_combout\ $end
$var wire 1 c$ \CPU|BANCO_REG|registrador~11_q\ $end
$var wire 1 d$ \CPU|BANCO_REG|registrador~36_combout\ $end
$var wire 1 e$ \CPU|ULA1|Add0~30\ $end
$var wire 1 f$ \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 g$ \CPU|ULA1|Add1~30\ $end
$var wire 1 h$ \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 i$ \CPU|ULA1|saida[1]~6_combout\ $end
$var wire 1 j$ \CPU|BANCO_REG|registrador~20_q\ $end
$var wire 1 k$ \CPU|BANCO_REG|registrador~12_q\ $end
$var wire 1 l$ \CPU|BANCO_REG|registrador~35_combout\ $end
$var wire 1 m$ \CPU|ULA1|Add0~26\ $end
$var wire 1 n$ \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 o$ \CPU|ULA1|Add1~26\ $end
$var wire 1 p$ \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 q$ \CPU|ULA1|saida[2]~5_combout\ $end
$var wire 1 r$ \CPU|BANCO_REG|registrador~21_q\ $end
$var wire 1 s$ \CPU|BANCO_REG|registrador~13_q\ $end
$var wire 1 t$ \CPU|BANCO_REG|registrador~34_combout\ $end
$var wire 1 u$ \CPU|ULA1|Add0~22\ $end
$var wire 1 v$ \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 w$ \CPU|ULA1|Add1~22\ $end
$var wire 1 x$ \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 y$ \CPU|ULA1|saida[3]~4_combout\ $end
$var wire 1 z$ \CPU|BANCO_REG|registrador~22_q\ $end
$var wire 1 {$ \CPU|BANCO_REG|registrador~14_q\ $end
$var wire 1 |$ \CPU|BANCO_REG|registrador~33_combout\ $end
$var wire 1 }$ \CPU|ULA1|Add0~18\ $end
$var wire 1 ~$ \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 !% \CPU|ULA1|Add1~18\ $end
$var wire 1 "% \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 #% \CPU|ULA1|saida[4]~3_combout\ $end
$var wire 1 $% \CPU|BANCO_REG|registrador~23_q\ $end
$var wire 1 %% \CPU|BANCO_REG|registrador~15_q\ $end
$var wire 1 &% \CPU|BANCO_REG|registrador~32_combout\ $end
$var wire 1 '% \CPU|ULA1|Add0~14\ $end
$var wire 1 (% \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 )% \CPU|ULA1|Add1~14\ $end
$var wire 1 *% \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 +% \CPU|ULA1|saida[5]~2_combout\ $end
$var wire 1 ,% \CPU|BANCO_REG|registrador~24_q\ $end
$var wire 1 -% \CPU|BANCO_REG|registrador~16_q\ $end
$var wire 1 .% \CPU|BANCO_REG|registrador~31_combout\ $end
$var wire 1 /% \CPU|ULA1|Add0~10\ $end
$var wire 1 0% \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 1% \CPU|ULA1|Add1~10\ $end
$var wire 1 2% \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 3% \CPU|ULA1|saida[6]~1_combout\ $end
$var wire 1 4% \CPU|BANCO_REG|registrador~25_q\ $end
$var wire 1 5% \CPU|BANCO_REG|registrador~17_q\ $end
$var wire 1 6% \CPU|BANCO_REG|registrador~30_combout\ $end
$var wire 1 7% \CPU|ULA1|Add0~6\ $end
$var wire 1 8% \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 9% \CPU|ULA1|saida[7]~0_combout\ $end
$var wire 1 :% \CPU|BANCO_REG|registrador~26_q\ $end
$var wire 1 ;% \CPU|BANCO_REG|registrador~18_q\ $end
$var wire 1 <% \CPU|BANCO_REG|registrador~27_combout\ $end
$var wire 1 =% \CPU|ULA1|Add1~6\ $end
$var wire 1 >% \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 ?% \CPU|REG_FLAG_LESS|DOUT~0_combout\ $end
$var wire 1 @% \CPU|REG_FLAG_LESS|DOUT~q\ $end
$var wire 1 A% \CPU|DEC_instrucao|saida_desvio[0]~0_combout\ $end
$var wire 1 B% \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 C% \CPU|MUX_PC|saida_MUX[2]~2_combout\ $end
$var wire 1 D% \ROM|memROM~1_combout\ $end
$var wire 1 E% \CPU|DEC_instrucao|Equal13~0_combout\ $end
$var wire 1 F% \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 G% \CPU|MUX_PC|saida_MUX[1]~1_combout\ $end
$var wire 1 H% \ROM|memROM~2_combout\ $end
$var wire 1 I% \CPU|DEC_instrucao|saida[11]~0_combout\ $end
$var wire 1 J% \CPU|MUX_PC|saida_MUX[0]~0_combout\ $end
$var wire 1 K% \CPU|PC|DOUT\ [8] $end
$var wire 1 L% \CPU|PC|DOUT\ [7] $end
$var wire 1 M% \CPU|PC|DOUT\ [6] $end
$var wire 1 N% \CPU|PC|DOUT\ [5] $end
$var wire 1 O% \CPU|PC|DOUT\ [4] $end
$var wire 1 P% \CPU|PC|DOUT\ [3] $end
$var wire 1 Q% \CPU|PC|DOUT\ [2] $end
$var wire 1 R% \CPU|PC|DOUT\ [1] $end
$var wire 1 S% \CPU|PC|DOUT\ [0] $end
$var wire 1 T% \CPU|REG_RETORNO|DOUT\ [8] $end
$var wire 1 U% \CPU|REG_RETORNO|DOUT\ [7] $end
$var wire 1 V% \CPU|REG_RETORNO|DOUT\ [6] $end
$var wire 1 W% \CPU|REG_RETORNO|DOUT\ [5] $end
$var wire 1 X% \CPU|REG_RETORNO|DOUT\ [4] $end
$var wire 1 Y% \CPU|REG_RETORNO|DOUT\ [3] $end
$var wire 1 Z% \CPU|REG_RETORNO|DOUT\ [2] $end
$var wire 1 [% \CPU|REG_RETORNO|DOUT\ [1] $end
$var wire 1 \% \CPU|REG_RETORNO|DOUT\ [0] $end
$var wire 1 ]% \CPU|DEC_instrucao|ALT_INV_saida~5_combout\ $end
$var wire 1 ^% \RAM|ALT_INV_ram~348_combout\ $end
$var wire 1 _% \RAM|ALT_INV_ram~347_combout\ $end
$var wire 1 `% \RAM|ALT_INV_ram~346_combout\ $end
$var wire 1 a% \RAM|ALT_INV_ram~223_q\ $end
$var wire 1 b% \RAM|ALT_INV_ram~255_q\ $end
$var wire 1 c% \RAM|ALT_INV_ram~345_combout\ $end
$var wire 1 d% \RAM|ALT_INV_ram~344_combout\ $end
$var wire 1 e% \RAM|ALT_INV_ram~143_q\ $end
$var wire 1 f% \RAM|ALT_INV_ram~175_q\ $end
$var wire 1 g% \RAM|ALT_INV_ram~343_combout\ $end
$var wire 1 h% \RAM|ALT_INV_ram~342_combout\ $end
$var wire 1 i% \RAM|ALT_INV_ram~95_q\ $end
$var wire 1 j% \RAM|ALT_INV_ram~127_q\ $end
$var wire 1 k% \RAM|ALT_INV_ram~341_combout\ $end
$var wire 1 l% \RAM|ALT_INV_ram~340_combout\ $end
$var wire 1 m% \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 n% \RAM|ALT_INV_ram~47_q\ $end
$var wire 1 o% \CPU|BANCO_REG|ALT_INV_registrador~36_combout\ $end
$var wire 1 p% \RAM|ALT_INV_ram~339_combout\ $end
$var wire 1 q% \RAM|ALT_INV_ram~338_combout\ $end
$var wire 1 r% \RAM|ALT_INV_ram~224_q\ $end
$var wire 1 s% \RAM|ALT_INV_ram~256_q\ $end
$var wire 1 t% \RAM|ALT_INV_ram~337_combout\ $end
$var wire 1 u% \RAM|ALT_INV_ram~336_combout\ $end
$var wire 1 v% \RAM|ALT_INV_ram~144_q\ $end
$var wire 1 w% \RAM|ALT_INV_ram~176_q\ $end
$var wire 1 x% \RAM|ALT_INV_ram~335_combout\ $end
$var wire 1 y% \RAM|ALT_INV_ram~334_combout\ $end
$var wire 1 z% \RAM|ALT_INV_ram~96_q\ $end
$var wire 1 {% \RAM|ALT_INV_ram~128_q\ $end
$var wire 1 |% \RAM|ALT_INV_ram~333_combout\ $end
$var wire 1 }% \RAM|ALT_INV_ram~332_combout\ $end
$var wire 1 ~% \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 !& \RAM|ALT_INV_ram~48_q\ $end
$var wire 1 "& \CPU|BANCO_REG|ALT_INV_registrador~35_combout\ $end
$var wire 1 #& \ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 $& \RAM|ALT_INV_ram~331_combout\ $end
$var wire 1 %& \RAM|ALT_INV_ram~330_combout\ $end
$var wire 1 && \RAM|ALT_INV_ram~225_q\ $end
$var wire 1 '& \RAM|ALT_INV_ram~257_q\ $end
$var wire 1 (& \RAM|ALT_INV_ram~329_combout\ $end
$var wire 1 )& \RAM|ALT_INV_ram~328_combout\ $end
$var wire 1 *& \RAM|ALT_INV_ram~145_q\ $end
$var wire 1 +& \RAM|ALT_INV_ram~177_q\ $end
$var wire 1 ,& \RAM|ALT_INV_ram~327_combout\ $end
$var wire 1 -& \RAM|ALT_INV_ram~326_combout\ $end
$var wire 1 .& \RAM|ALT_INV_ram~97_q\ $end
$var wire 1 /& \RAM|ALT_INV_ram~129_q\ $end
$var wire 1 0& \RAM|ALT_INV_ram~325_combout\ $end
$var wire 1 1& \RAM|ALT_INV_ram~324_combout\ $end
$var wire 1 2& \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 3& \RAM|ALT_INV_ram~49_q\ $end
$var wire 1 4& \CPU|BANCO_REG|ALT_INV_registrador~34_combout\ $end
$var wire 1 5& \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 6& \ALT_INV_Data_IN[3]~0_combout\ $end
$var wire 1 7& \RAM|ALT_INV_ram~323_combout\ $end
$var wire 1 8& \RAM|ALT_INV_ram~322_combout\ $end
$var wire 1 9& \RAM|ALT_INV_ram~321_combout\ $end
$var wire 1 :& \RAM|ALT_INV_ram~226_q\ $end
$var wire 1 ;& \RAM|ALT_INV_ram~258_q\ $end
$var wire 1 <& \RAM|ALT_INV_ram~320_combout\ $end
$var wire 1 =& \RAM|ALT_INV_ram~319_combout\ $end
$var wire 1 >& \RAM|ALT_INV_ram~146_q\ $end
$var wire 1 ?& \RAM|ALT_INV_ram~178_q\ $end
$var wire 1 @& \RAM|ALT_INV_ram~318_combout\ $end
$var wire 1 A& \RAM|ALT_INV_ram~317_combout\ $end
$var wire 1 B& \RAM|ALT_INV_ram~98_q\ $end
$var wire 1 C& \RAM|ALT_INV_ram~130_q\ $end
$var wire 1 D& \RAM|ALT_INV_ram~316_combout\ $end
$var wire 1 E& \RAM|ALT_INV_ram~315_combout\ $end
$var wire 1 F& \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 G& \RAM|ALT_INV_ram~50_q\ $end
$var wire 1 H& \CPU|BANCO_REG|ALT_INV_registrador~33_combout\ $end
$var wire 1 I& \CPU|MUX_EntradaB_ULA|ALT_INV_saida_MUX[4]~0_combout\ $end
$var wire 1 J& \RAM|ALT_INV_ram~314_combout\ $end
$var wire 1 K& \RAM|ALT_INV_ram~313_combout\ $end
$var wire 1 L& \RAM|ALT_INV_ram~312_combout\ $end
$var wire 1 M& \RAM|ALT_INV_ram~227_q\ $end
$var wire 1 N& \RAM|ALT_INV_ram~259_q\ $end
$var wire 1 O& \RAM|ALT_INV_ram~311_combout\ $end
$var wire 1 P& \RAM|ALT_INV_ram~310_combout\ $end
$var wire 1 Q& \RAM|ALT_INV_ram~147_q\ $end
$var wire 1 R& \RAM|ALT_INV_ram~179_q\ $end
$var wire 1 S& \RAM|ALT_INV_ram~309_combout\ $end
$var wire 1 T& \RAM|ALT_INV_ram~308_combout\ $end
$var wire 1 U& \RAM|ALT_INV_ram~99_q\ $end
$var wire 1 V& \RAM|ALT_INV_ram~131_q\ $end
$var wire 1 W& \RAM|ALT_INV_ram~307_combout\ $end
$var wire 1 X& \RAM|ALT_INV_ram~306_combout\ $end
$var wire 1 Y& \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 Z& \RAM|ALT_INV_ram~51_q\ $end
$var wire 1 [& \CPU|BANCO_REG|ALT_INV_registrador~32_combout\ $end
$var wire 1 \& \CPU|BANCO_REG|ALT_INV_registrador~31_combout\ $end
$var wire 1 ]& \RAM|ALT_INV_ram~305_combout\ $end
$var wire 1 ^& \RAM|ALT_INV_ram~304_combout\ $end
$var wire 1 _& \RAM|ALT_INV_ram~303_combout\ $end
$var wire 1 `& \RAM|ALT_INV_ram~228_q\ $end
$var wire 1 a& \RAM|ALT_INV_ram~260_q\ $end
$var wire 1 b& \RAM|ALT_INV_ram~302_combout\ $end
$var wire 1 c& \RAM|ALT_INV_ram~301_combout\ $end
$var wire 1 d& \RAM|ALT_INV_ram~148_q\ $end
$var wire 1 e& \RAM|ALT_INV_ram~180_q\ $end
$var wire 1 f& \RAM|ALT_INV_ram~300_combout\ $end
$var wire 1 g& \RAM|ALT_INV_ram~299_combout\ $end
$var wire 1 h& \RAM|ALT_INV_ram~100_q\ $end
$var wire 1 i& \RAM|ALT_INV_ram~132_q\ $end
$var wire 1 j& \RAM|ALT_INV_ram~298_combout\ $end
$var wire 1 k& \RAM|ALT_INV_ram~297_combout\ $end
$var wire 1 l& \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 m& \RAM|ALT_INV_ram~52_q\ $end
$var wire 1 n& \CPU|BANCO_REG|ALT_INV_registrador~30_combout\ $end
$var wire 1 o& \RAM|ALT_INV_ram~296_combout\ $end
$var wire 1 p& \RAM|ALT_INV_ram~295_combout\ $end
$var wire 1 q& \RAM|ALT_INV_ram~294_combout\ $end
$var wire 1 r& \RAM|ALT_INV_ram~229_q\ $end
$var wire 1 s& \RAM|ALT_INV_ram~261_q\ $end
$var wire 1 t& \RAM|ALT_INV_ram~293_combout\ $end
$var wire 1 u& \RAM|ALT_INV_ram~292_combout\ $end
$var wire 1 v& \RAM|ALT_INV_ram~149_q\ $end
$var wire 1 w& \RAM|ALT_INV_ram~181_q\ $end
$var wire 1 x& \RAM|ALT_INV_ram~291_combout\ $end
$var wire 1 y& \RAM|ALT_INV_ram~290_combout\ $end
$var wire 1 z& \RAM|ALT_INV_ram~101_q\ $end
$var wire 1 {& \RAM|ALT_INV_ram~133_q\ $end
$var wire 1 |& \RAM|ALT_INV_ram~289_combout\ $end
$var wire 1 }& \RAM|ALT_INV_ram~288_combout\ $end
$var wire 1 ~& \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 !' \RAM|ALT_INV_ram~53_q\ $end
$var wire 1 "' \CPU|DEC_instrucao|ALT_INV_Equal13~4_combout\ $end
$var wire 1 #' \CPU|DEC_instrucao|ALT_INV_Equal13~3_combout\ $end
$var wire 1 $' \CPU|DEC_instrucao|ALT_INV_Equal13~2_combout\ $end
$var wire 1 %' \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 &' \CPU|DEC_instrucao|ALT_INV_saida[1]~4_combout\ $end
$var wire 1 '' \RAM|ALT_INV_ram~279_combout\ $end
$var wire 1 (' \RAM|ALT_INV_ram~278_combout\ $end
$var wire 1 )' \RAM|ALT_INV_ram~277_combout\ $end
$var wire 1 *' \RAM|ALT_INV_ram~230_q\ $end
$var wire 1 +' \RAM|ALT_INV_ram~262_q\ $end
$var wire 1 ,' \RAM|ALT_INV_ram~276_combout\ $end
$var wire 1 -' \RAM|ALT_INV_ram~275_combout\ $end
$var wire 1 .' \RAM|ALT_INV_ram~150_q\ $end
$var wire 1 /' \RAM|ALT_INV_ram~182_q\ $end
$var wire 1 0' \RAM|ALT_INV_ram~274_combout\ $end
$var wire 1 1' \RAM|ALT_INV_ram~273_combout\ $end
$var wire 1 2' \RAM|ALT_INV_ram~102_q\ $end
$var wire 1 3' \RAM|ALT_INV_ram~134_q\ $end
$var wire 1 4' \RAM|ALT_INV_ram~272_combout\ $end
$var wire 1 5' \RAM|ALT_INV_ram~271_combout\ $end
$var wire 1 6' \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 7' \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 8' \RAM|ALT_INV_ram~54_q\ $end
$var wire 1 9' \CPU|BANCO_REG|ALT_INV_registrador~27_combout\ $end
$var wire 1 :' \CPU|ULA1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 ;' \CPU|DEC_instrucao|ALT_INV_saida~3_combout\ $end
$var wire 1 <' \CPU|DEC_instrucao|ALT_INV_saida[3]~2_combout\ $end
$var wire 1 =' \CPU|DEC_instrucao|ALT_INV_Equal13~1_combout\ $end
$var wire 1 >' \CPU|DEC_instrucao|ALT_INV_saida[3]~1_combout\ $end
$var wire 1 ?' \CPU|REG_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 @' \CPU|REG_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 A' \CPU|REG_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 B' \CPU|REG_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 C' \CPU|REG_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 D' \CPU|REG_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 E' \CPU|REG_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 F' \CPU|REG_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 G' \CPU|REG_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 H' \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 I' \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 J' \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 K' \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 L' \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 M' \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 N' \CPU|DEC_instrucao|ALT_INV_saida_desvio[0]~0_combout\ $end
$var wire 1 O' \CPU|REG_FLAG_LESS|ALT_INV_DOUT~q\ $end
$var wire 1 P' \CPU|DEC_instrucao|ALT_INV_Equal13~0_combout\ $end
$var wire 1 Q' \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 R' \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 S' \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 T' \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 U' \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 V' \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 W' \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 X' \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 Y' \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 Z' \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 [' \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 \' \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 ]' \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ^' \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 _' \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 `' \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 a' \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 b' \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 c' \ALT_INV_Data_IN[2]~5_combout\ $end
$var wire 1 d' \ALT_INV_Data_IN[1]~1_combout\ $end
$var wire 1 e' \CPU|BANCO_REG|ALT_INV_registrador~11_q\ $end
$var wire 1 f' \CPU|BANCO_REG|ALT_INV_registrador~19_q\ $end
$var wire 1 g' \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 h' \CPU|BANCO_REG|ALT_INV_registrador~12_q\ $end
$var wire 1 i' \CPU|BANCO_REG|ALT_INV_registrador~20_q\ $end
$var wire 1 j' \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 k' \CPU|BANCO_REG|ALT_INV_registrador~13_q\ $end
$var wire 1 l' \CPU|BANCO_REG|ALT_INV_registrador~21_q\ $end
$var wire 1 m' \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 n' \CPU|BANCO_REG|ALT_INV_registrador~14_q\ $end
$var wire 1 o' \CPU|BANCO_REG|ALT_INV_registrador~22_q\ $end
$var wire 1 p' \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 q' \CPU|BANCO_REG|ALT_INV_registrador~15_q\ $end
$var wire 1 r' \CPU|BANCO_REG|ALT_INV_registrador~23_q\ $end
$var wire 1 s' \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 t' \CPU|BANCO_REG|ALT_INV_registrador~16_q\ $end
$var wire 1 u' \CPU|BANCO_REG|ALT_INV_registrador~24_q\ $end
$var wire 1 v' \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 w' \CPU|BANCO_REG|ALT_INV_registrador~17_q\ $end
$var wire 1 x' \CPU|BANCO_REG|ALT_INV_registrador~25_q\ $end
$var wire 1 y' \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 z' \CPU|BANCO_REG|ALT_INV_registrador~18_q\ $end
$var wire 1 {' \CPU|BANCO_REG|ALT_INV_registrador~26_q\ $end
$var wire 1 |' \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 }' \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 ~' \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 !( \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 "( \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 #( \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 $( \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 %( \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 &( \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 '( \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0n
1o
xp
1q
1r
1s
1t
1u
1v
1w
0|
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
0)"
0*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
03"
04"
15"
06"
07"
08"
09"
0:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
1U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
0h"
0i"
0j"
1k"
0l"
0m"
0n"
1o"
0p"
0q"
1r"
1s"
1t"
0u"
0v"
0w"
0x"
1y"
1z"
1{"
1|"
0}"
0~"
0!#
0"#
0##
1$#
0%#
0&#
0'#
0(#
0)#
1*#
0+#
0,#
0-#
0.#
0/#
10#
01#
02#
03#
04#
05#
16#
07#
08#
09#
0:#
1;#
0<#
0=#
0>#
1?#
0@#
0A#
0B#
1C#
0D#
0E#
0F#
1G#
0H#
0I#
0J#
0K#
1L#
0M#
0N#
0O#
1P#
0Q#
0R#
0S#
1T#
0U#
0V#
0W#
1X#
0Y#
0Z#
1[#
0\#
0]#
0^#
1_#
0`#
0a#
0b#
1c#
0d#
0e#
0f#
1g#
0h#
0i#
0j#
1k#
0l#
0m#
0n#
0o#
0p#
0q#
1r#
0s#
0t#
0u#
1v#
0w#
0x#
0y#
1z#
0{#
0|#
0}#
1~#
0!$
0"$
0#$
1$$
0%$
0&$
1'$
0($
0)$
0*$
1+$
0,$
0-$
0.$
1/$
00$
01$
02$
13$
04$
05$
06$
07$
18$
09$
0:$
0;$
1<$
0=$
0>$
0?$
1@$
0A$
0B$
0C$
1D$
0E$
0F$
0G$
0H$
1I$
0J$
0K$
0L$
1M$
0N$
0O$
0P$
1Q$
0R$
0S$
0T$
1U$
0V$
0W$
1X$
1Y$
0Z$
1[$
1\$
1]$
1^$
0_$
0`$
0a$
1b$
0c$
0d$
0e$
0f$
0g$
1h$
0i$
0j$
0k$
0l$
0m$
1n$
0o$
0p$
1q$
0r$
0s$
0t$
0u$
0v$
0w$
1x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
1"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
1*%
0+%
0,%
0-%
0.%
0/%
00%
01%
12%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
1>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
1J%
1]%
1^%
1_%
0`%
1a%
1b%
1c%
0d%
1e%
1f%
1g%
0h%
1i%
1j%
1k%
0l%
1m%
1n%
1o%
1p%
0q%
1r%
1s%
1t%
0u%
1v%
1w%
1x%
0y%
1z%
1{%
1|%
0}%
1~%
1!&
1"&
1#&
1$&
0%&
1&&
1'&
1(&
0)&
1*&
1+&
1,&
0-&
1.&
1/&
10&
01&
12&
13&
14&
05&
16&
17&
18&
09&
1:&
1;&
1<&
0=&
1>&
1?&
1@&
0A&
1B&
1C&
1D&
0E&
1F&
1G&
1H&
1I&
1J&
1K&
0L&
1M&
1N&
1O&
0P&
1Q&
1R&
1S&
0T&
1U&
1V&
1W&
0X&
1Y&
1Z&
1[&
1\&
1]&
1^&
0_&
1`&
1a&
1b&
0c&
1d&
1e&
1f&
0g&
1h&
1i&
1j&
0k&
1l&
1m&
1n&
1o&
1p&
0q&
1r&
1s&
1t&
0u&
1v&
1w&
1x&
0y&
1z&
1{&
1|&
0}&
1~&
1!'
1"'
0#'
0$'
1%'
1&'
1''
1('
0)'
1*'
1+'
1,'
0-'
1.'
1/'
10'
01'
12'
13'
14'
05'
06'
17'
18'
19'
1:'
0;'
1<'
1='
1>'
1H'
0I'
0J'
1K'
1L'
0M'
1N'
1O'
1P'
0Q'
0R'
0S'
1T'
1U'
0V'
1W'
1X'
0Y'
1c'
1d'
1e'
1f'
0g'
1h'
1i'
0j'
1k'
1l'
1m'
1n'
1o'
0p'
1q'
1r'
0s'
1t'
1u'
0v'
1w'
1x'
0y'
1z'
1{'
0|'
1}'
1~'
1!(
1"(
1#(
1$(
1%(
1&(
0'(
0M
0N
0O
0P
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0x
0y
0z
0{
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
1)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
1?'
1@'
1A'
1B'
1C'
1D'
1E'
1F'
1G'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
$end
#10000
0!
0w
0T"
#20000
1!
1w
1T"
1c$
1s$
1S%
0b'
0k'
0e'
1d$
1t$
0U"
1V"
0z"
0|"
1}"
1H%
0W'
0"'
16'
1J'
1'(
04&
0o%
1K"
1F%
0n$
1u$
1p$
0J%
0{"
0$$
0$#
0*#
00#
06#
0;#
0?#
0C#
0G#
0L#
0P#
0T#
0X#
0_#
0c#
0g#
0k#
0r#
0v#
0z#
0~#
0'$
0+$
0/$
03$
08$
0<$
0@$
0D$
0I$
0M$
0Q$
0U$
1g$
0]$
1~"
0[#
0Y$
0&(
1e!
1;'
1#'
1`%
1d%
1h%
1l%
1}%
1y%
1u%
1q%
11&
1-&
1)&
1%&
19&
1=&
1A&
1E&
1L&
1P&
1T&
1X&
1_&
1c&
1g&
1k&
1q&
1u&
1y&
1}&
1)'
1-'
11'
15'
15&
1I'
0m'
1c
1G%
0h$
1o$
1v$
0~"
1"#
0b$
1n$
0u$
0p$
1w$
0q$
0^$
1j'
1p$
1m'
0x$
1!%
0v$
0m'
1p'
0"%
1)%
1s'
0*%
11%
1v'
02%
1=%
1y'
0>%
1|'
#30000
0!
0w
0T"
#40000
1!
1w
1T"
12$
1H$
1R%
0S%
1b'
0a'
0m%
02&
13$
1I$
0F%
1W"
1_$
0d$
0t$
1U"
0V"
1g"
0}"
0H%
1W'
1"'
0L'
0'(
14&
1o%
0%'
1&(
0l%
01&
0K"
1L"
1F%
0W"
1B%
14$
1J$
0G%
0X$
0\$
0n$
0p$
1J%
1h"
1o#
0"#
1[#
1Y$
0%(
0&(
0e!
1d!
0B%
0;'
0#'
0#&
0K'
1m'
1g'
0k%
00&
0c
1b
1G%
1C%
1%(
03$
0I$
1`$
1f$
1h$
0o$
1i$
1v$
1x$
0!%
1y$
1^$
0C%
0p'
0j'
1l%
11&
1"%
0)%
1p$
0w$
04$
0J$
0m'
0s'
0x$
1*%
01%
1k%
10&
0v'
1p'
12%
0=%
0y'
1>%
0|'
#50000
0!
0w
0T"
#60000
1!
1w
1T"
1j$
1z$
1S%
0b'
0o'
0i'
1l$
1|$
0U"
1V"
0g"
1p"
1x"
0]%
0U'
1L'
1'(
0H&
0"&
1K"
0F%
1W"
0f$
1m$
0h$
1o$
0v$
1}$
1x$
0J%
0h"
0o#
1q"
0y"
1\#
1&(
1e!
1B%
0&'
1$'
0T'
1#&
1K'
0p'
1j'
1c
0G%
1~$
0p$
1w$
1n$
0%(
13$
1I$
0i$
0y$
1f$
0m$
1h$
1v$
0}$
0Y$
0[#
0x$
1!%
1m'
1C%
1x$
1p'
1#'
1;'
0j'
0l%
01&
0"%
1)%
0~$
0n$
0p'
14$
1J$
1Z$
0`$
1s'
0*%
11%
0:'
0k%
00&
1v'
1W$
1i$
1y$
1+%
13%
19%
1?%
02%
1=%
15$
0+%
1y'
0^%
0>%
0c'
1X$
1\$
0g$
03%
1|'
1n$
1p$
0w$
0g'
09%
0?%
0h$
0m'
1]$
0x$
1j'
1q$
1p'
0i$
0y$
#70000
0!
0w
0T"
#80000
1!
1w
1T"
1Q%
0R%
0S%
1b'
1a'
0`'
0B%
1X"
1F%
0W"
0_$
1d$
0l$
1t$
0|$
1U"
0V"
0p"
0s"
0x"
1]%
1R'
1U'
0'(
1H&
04&
1"&
0o%
1%'
0&(
1%(
0K"
0L"
1M"
0F%
1B%
0X"
1i"
0C%
1G%
0X$
1e$
0\$
1g$
0f$
1h$
0o$
0n$
1u$
0p$
1w$
0v$
1x$
0!%
1J%
0q"
0t"
0\#
0Z$
0^$
0$(
0%(
1&(
0e!
0d!
1c!
0i"
1:'
1&'
1Q'
1T'
0p'
1m'
0j'
1g'
0c
0b
1a
0G%
1C%
1j"
1"%
0)%
0x$
1!%
1v$
1p$
0w$
0h$
1o$
1f$
1$(
1v"
05$
1j'
0m'
1p'
0s'
0j"
0p$
1w$
1x$
0!%
0"%
1)%
1*%
01%
1c'
0='
0v'
1s'
0p'
1m'
1w"
1n$
0u$
1p$
0q$
12%
0=%
0*%
11%
1"%
0)%
0x$
1!%
1p'
0s'
1v'
0y'
0m'
0<'
0"%
1)%
1*%
01%
02%
1=%
1>%
0v$
0|'
1y'
0v'
1s'
0>%
12%
0=%
0*%
11%
1v'
0y'
1|'
02%
1=%
1>%
0|'
1y'
0>%
1|'
#90000
0!
0w
0T"
#100000
1!
1w
1T"
1S%
0b'
0U"
1V"
1l"
1p"
1s"
1z"
1}"
1H%
0W'
0"'
0J'
0R'
0U'
0H'
1'(
1K"
1F%
0J%
0W$
1q"
1t"
1{"
1$$
1u"
0v"
1Y$
0&(
1e!
0;'
1='
0>'
05&
0I'
0Q'
0T'
1^%
1c
1G%
1X$
0e$
1\$
0]$
0u"
0Y$
03$
04$
0I$
0J$
1\#
1b$
1^$
0&'
1k%
1l%
10&
11&
1;'
1>'
0g'
0f$
0w"
0\#
0b$
0^$
1&'
1<'
#110000
0!
0w
0T"
#120000
1!
1w
1T"
1R%
0S%
1b'
0a'
0F%
1W"
1U"
0V"
0l"
0p"
0s"
0z"
0}"
0H%
1W'
1"'
1J'
1R'
1U'
1H'
0'(
1&(
0K"
1L"
1F%
0W"
0B%
1X"
0G%
1J%
0q"
0t"
0{"
0$$
1%(
0&(
0e!
1d!
1i"
1B%
0X"
15&
1I'
1Q'
1T'
0c
1b
1G%
0C%
0%(
0$(
1v"
13$
1I$
0i"
1j"
1C%
1$(
0l%
01&
0='
1w"
14$
1J$
0j"
0k%
00&
0<'
1W$
0^%
0X$
1e$
0\$
1]$
1g'
1f$
#130000
0!
0w
0T"
#140000
1!
1w
1T"
1S%
0b'
0U"
1V"
1g"
1l"
1s"
1z"
1D%
0X'
0J'
0R'
0H'
0L'
1'(
1K"
0F%
1W"
0J%
1h"
1o#
0W$
1t"
1y"
1{"
1$$
1u"
0v"
1&(
1e!
0B%
1X"
1='
0>'
05&
0I'
0$'
0Q'
1^%
0#&
0K'
1c
0G%
1%(
1X$
0e$
1\$
0]$
0u"
1A%
03$
04$
0I$
0J$
1\#
1b$
1i"
0C%
0$(
0&'
1k%
1l%
10&
11&
0N'
1>'
0g'
0f$
0w"
0\#
0b$
1n"
1C%
1G%
1j"
1&'
1<'
#150000
0!
0w
0T"
#160000
1!
1w
1T"
1P%
1O%
0S%
1b'
0^'
0_'
0i"
1Y"
1m"
0f"
0k"
0o"
1U"
0V"
0g"
0l"
0s"
0z"
0D%
1X'
1J'
1R'
1H'
1L'
0'(
1V'
1Y'
1M'
0#(
1$(
0K"
1O"
1N"
1F%
0W"
0m"
1Z"
0h"
0o#
0n"
0t"
0y"
0{"
0$$
1[#
1Y$
0A%
1#(
0&(
0e!
1a!
1b!
1["
1B%
0X"
1N'
0;'
0#'
15&
1I'
1$'
1Q'
1#&
1K'
0c
1`
1_
0%(
0"(
1v"
0Y$
0[#
13$
1I$
1b$
1^$
0j"
0C%
1J%
1i"
0Y"
1\"
1C%
0$(
0l%
01&
1#'
1;'
0='
1m"
0Z"
1w"
0^$
0b$
14$
1J$
1j"
0#(
0["
0k%
00&
0<'
1n"
1"(
1W$
0\"
0^%
0X$
1e$
0\$
1]$
1g'
1f$
#170000
0!
0w
0T"
#180000
1!
1w
1T"
1S%
0b'
0U"
1V"
1'(
1K"
0F%
1W"
0J%
1&(
1e!
0B%
1X"
1c
0G%
1%(
0i"
1Y"
0C%
1$(
0m"
1Z"
0j"
1#(
1["
0n"
0"(
1\"
#190000
0!
0w
0T"
#200000
1!
1w
1T"
1N%
0P%
0O%
0Q%
0R%
0S%
1b'
1a'
1`'
1^'
1_'
0]'
0["
1]"
0r"
1i"
0Y"
1m"
0Z"
1B%
0X"
1F%
0W"
1U"
0V"
1s"
1z"
0J'
0R'
0'(
0&(
0%(
0#(
0$(
1S'
1"(
0K"
0L"
0M"
0O"
0N"
1P"
0F%
0B%
0i"
1["
0]"
0m"
1^"
0\"
1j"
1n"
1C%
1G%
1J%
0!(
1#(
0"(
1$(
1%(
1&(
0e!
0d!
0c!
0a!
0b!
1`!
0^"
0c
0b
0a
0`
0_
1^
0G%
0C%
0j"
1\"
0n"
1_"
1!(
0_"
#210000
0!
0w
0T"
#220000
1!
1w
1T"
1S%
0b'
0U"
1V"
0z"
1J'
1'(
1K"
1F%
0J%
0&(
1e!
1c
1G%
#230000
0!
0w
0T"
#240000
1!
1w
1T"
1R%
0S%
1b'
0a'
0F%
1W"
1U"
0V"
1g"
0L'
0'(
1&(
0K"
1L"
1F%
0W"
1B%
0G%
1J%
0%(
0&(
0e!
1d!
0B%
0c
1b
1G%
1C%
1%(
0C%
#250000
0!
0w
0T"
#260000
1!
1w
1T"
1S%
0b'
0U"
1V"
0g"
1p"
0U'
1L'
1'(
1K"
0F%
1W"
0J%
1&(
1e!
1B%
1c
0G%
0%(
1C%
#270000
0!
0w
0T"
#280000
1!
1w
1T"
1Q%
0R%
0S%
1b'
1a'
0`'
0B%
1X"
1F%
0W"
1U"
0V"
0p"
0s"
1R'
1U'
0'(
0&(
1%(
0K"
0L"
1M"
0F%
1B%
0X"
1i"
0C%
1G%
1J%
0$(
0%(
1&(
0e!
0d!
1c!
0i"
0c
0b
1a
0G%
1C%
1j"
1$(
0j"
#290000
0!
0w
0T"
#300000
1!
1w
1T"
1S%
0b'
0U"
1V"
1p"
1s"
1z"
0J'
0R'
0U'
1'(
1K"
1F%
0J%
0&(
1e!
1c
1G%
#310000
0!
0w
0T"
#320000
1!
1w
1T"
1R%
0S%
1b'
0a'
0F%
1W"
1U"
0V"
0p"
0s"
0z"
1J'
1R'
1U'
0'(
1&(
0K"
1L"
1F%
0W"
0B%
1X"
0G%
1J%
1%(
0&(
0e!
1d!
1i"
1B%
0X"
0c
1b
1G%
0C%
0%(
0$(
0i"
1j"
1C%
1$(
0j"
#330000
0!
0w
0T"
#340000
1!
1w
1T"
1S%
0b'
0U"
1V"
1g"
1s"
1z"
0J'
0R'
0L'
1'(
1K"
0F%
1W"
0J%
1&(
1e!
0B%
1X"
1c
0G%
1%(
1i"
0C%
0$(
1j"
#350000
0!
0w
0T"
#360000
1!
1w
1T"
1P%
0Q%
0R%
0S%
1b'
1a'
1`'
0_'
0i"
1Y"
1B%
0X"
1F%
0W"
1U"
0V"
0g"
0s"
0z"
1J'
1R'
1L'
0'(
0&(
0%(
1$(
0K"
0L"
0M"
1N"
0F%
0B%
1i"
0Y"
1m"
0j"
1C%
1G%
1J%
0#(
0$(
1%(
1&(
0e!
0d!
0c!
1b!
0m"
0c
0b
0a
1`
0G%
0C%
1j"
1n"
1#(
0n"
#370000
0!
0w
0T"
#380000
1!
1w
1T"
1S%
0b'
0U"
1V"
1'(
1K"
1F%
0J%
0&(
1e!
1c
1G%
#390000
0!
0w
0T"
#400000
1!
1w
1T"
1R%
0S%
1b'
0a'
0F%
1W"
1U"
0V"
0'(
1&(
0K"
1L"
1F%
0W"
1B%
0G%
1J%
0%(
0&(
0e!
1d!
0B%
0c
1b
1G%
1C%
1%(
0C%
#410000
0!
0w
0T"
#420000
1!
1w
1T"
1S%
0b'
0U"
1V"
1'(
1K"
0F%
1W"
0J%
1&(
1e!
1B%
1c
0G%
0%(
1C%
#430000
0!
0w
0T"
#440000
1!
1w
1T"
1Q%
0R%
0S%
1b'
1a'
0`'
0B%
1X"
1F%
0W"
1U"
0V"
0'(
0&(
1%(
0K"
0L"
1M"
0F%
1B%
0X"
0i"
1Y"
0C%
1G%
1J%
1$(
0%(
1&(
0e!
0d!
1c!
1m"
1i"
0Y"
0c
0b
1a
0G%
1C%
0j"
0$(
0#(
0m"
1n"
1j"
1#(
0n"
#450000
0!
0w
0T"
#460000
1!
1w
1T"
1S%
0b'
0U"
1V"
1'(
1K"
1F%
0J%
0&(
1e!
1c
1G%
#470000
0!
0w
0T"
#480000
1!
1w
1T"
1R%
0S%
1b'
0a'
0F%
1W"
1U"
0V"
0'(
1&(
0K"
1L"
1F%
0W"
0B%
1X"
0G%
1J%
1%(
0&(
0e!
1d!
0i"
1Y"
1B%
0X"
0c
1b
1G%
0C%
0%(
1$(
1i"
0Y"
1m"
0j"
1C%
0#(
0$(
0m"
1j"
1n"
1#(
0n"
#490000
0!
0w
0T"
#500000
1!
1w
1T"
1S%
0b'
0U"
1V"
1'(
1K"
0F%
1W"
0J%
1&(
1e!
0B%
1X"
1c
0G%
1%(
0i"
1Y"
0C%
1$(
1m"
0j"
0#(
1n"
#510000
0!
0w
0T"
#520000
1!
1w
1T"
0P%
1O%
0Q%
0R%
0S%
1b'
1a'
1`'
0^'
1_'
1i"
0Y"
0m"
1Z"
1B%
0X"
1F%
0W"
1U"
0V"
1z"
0J'
0'(
0&(
0%(
1#(
0$(
0K"
0L"
0M"
1O"
0N"
0F%
0B%
0i"
0["
1]"
1m"
0Z"
1j"
0n"
1C%
1G%
1J%
0#(
1"(
1$(
1%(
1&(
0e!
0d!
0c!
1a!
0b!
1["
0]"
1^"
0c
0b
0a
0`
1_
0G%
0C%
0j"
0\"
1n"
0!(
0"(
0^"
1\"
1_"
1!(
0_"
#530000
0!
0w
0T"
#540000
1!
1w
1T"
1S%
0b'
0U"
1V"
0z"
1J'
1'(
1K"
1F%
0J%
0&(
1e!
1c
1G%
#550000
0!
0w
0T"
#560000
1!
1w
1T"
1R%
0S%
1b'
0a'
0F%
1W"
1U"
0V"
1g"
0L'
0'(
1&(
0K"
1L"
1F%
0W"
1B%
0G%
1J%
0%(
0&(
0e!
1d!
0B%
0c
1b
1G%
1C%
1%(
0C%
#570000
0!
0w
0T"
#580000
1!
1w
1T"
1S%
0b'
0U"
1V"
0g"
1p"
0U'
1L'
1'(
1K"
0F%
1W"
0J%
1&(
1e!
1B%
1c
0G%
0%(
1C%
#590000
0!
0w
0T"
#600000
1!
1w
1T"
1Q%
0R%
0S%
1b'
1a'
0`'
0B%
1X"
1F%
0W"
1U"
0V"
0p"
1U'
0'(
0&(
1%(
0K"
0L"
1M"
0F%
1B%
0X"
1i"
0C%
1G%
1J%
0$(
0%(
1&(
0e!
0d!
1c!
0i"
0c
0b
1a
0G%
1C%
1j"
1$(
0j"
#610000
0!
0w
0T"
#620000
1!
1w
1T"
1S%
0b'
0U"
1V"
1p"
1z"
0J'
0U'
1'(
1K"
1F%
0J%
0&(
1e!
1c
1G%
#630000
0!
0w
0T"
#640000
1!
1w
1T"
1R%
0S%
1b'
0a'
0F%
1W"
1U"
0V"
0p"
0z"
1J'
1U'
0'(
1&(
0K"
1L"
1F%
0W"
0B%
1X"
0G%
1J%
1%(
0&(
0e!
1d!
1i"
1B%
0X"
0c
1b
1G%
0C%
0%(
0$(
0i"
1j"
1C%
1$(
0j"
#650000
0!
0w
0T"
#660000
1!
1w
1T"
1S%
0b'
0U"
1V"
1g"
1z"
0J'
0L'
1'(
1K"
0F%
1W"
0J%
1&(
1e!
0B%
1X"
1c
0G%
1%(
1i"
0C%
0$(
1j"
#670000
0!
0w
0T"
#680000
1!
1w
1T"
1P%
0Q%
0R%
0S%
1b'
1a'
1`'
0_'
0i"
1Y"
1B%
0X"
1F%
0W"
1U"
0V"
0g"
0z"
1J'
1L'
0'(
0&(
0%(
1$(
0K"
0L"
0M"
1N"
0F%
0B%
1i"
0Y"
0m"
1Z"
0j"
1C%
1G%
1J%
1#(
0$(
1%(
1&(
0e!
0d!
0c!
1b!
0["
1]"
1m"
0Z"
0c
0b
0a
1`
0G%
0C%
1j"
0n"
0#(
1"(
1["
0]"
1^"
0\"
1n"
0!(
0"(
0^"
1\"
1_"
1!(
0_"
#690000
0!
0w
0T"
#700000
1!
1w
1T"
1S%
0b'
0U"
1V"
1'(
1K"
1F%
0J%
0&(
1e!
1c
1G%
#710000
0!
0w
0T"
#720000
1!
1w
1T"
1R%
0S%
1b'
0a'
0F%
1W"
1U"
0V"
0'(
1&(
0K"
1L"
1F%
0W"
1B%
0G%
1J%
0%(
0&(
0e!
1d!
0B%
0c
1b
1G%
1C%
1%(
0C%
#730000
0!
0w
0T"
#740000
1!
1w
1T"
1S%
0b'
0U"
1V"
1'(
1K"
0F%
1W"
0J%
1&(
1e!
1B%
1c
0G%
0%(
1C%
#750000
0!
0w
0T"
#760000
1!
1w
1T"
1Q%
0R%
0S%
1b'
1a'
0`'
0B%
1X"
1F%
0W"
1U"
0V"
0'(
0&(
1%(
0K"
0L"
1M"
0F%
1B%
0X"
0i"
1Y"
0C%
1G%
1J%
1$(
0%(
1&(
0e!
0d!
1c!
0m"
1Z"
1i"
0Y"
0c
0b
1a
0G%
1C%
0j"
0$(
1#(
1m"
0Z"
0["
1]"
0n"
1j"
1"(
0#(
1^"
1["
0]"
1n"
0\"
0"(
0!(
0^"
1_"
1\"
1!(
0_"
#770000
0!
0w
0T"
#780000
1!
1w
1T"
1S%
0b'
0U"
1V"
1'(
1K"
1F%
0J%
0&(
1e!
1c
1G%
#790000
0!
0w
0T"
#800000
1!
1w
1T"
1R%
0S%
1b'
0a'
0F%
1W"
1U"
0V"
0'(
1&(
0K"
1L"
1F%
0W"
0B%
1X"
0G%
1J%
1%(
0&(
0e!
1d!
0i"
1Y"
1B%
0X"
0c
1b
1G%
0C%
0%(
1$(
1i"
0Y"
0m"
1Z"
0j"
1C%
1#(
0$(
0["
1]"
1m"
0Z"
1j"
0n"
0#(
1"(
1["
0]"
1^"
0\"
1n"
0!(
0"(
0^"
1\"
1_"
1!(
0_"
#810000
0!
0w
0T"
#820000
1!
1w
1T"
1S%
0b'
0U"
1V"
1'(
1K"
0F%
1W"
0J%
1&(
1e!
0B%
1X"
1c
0G%
1%(
0i"
1Y"
0C%
1$(
0m"
1Z"
0j"
1#(
0["
1]"
0n"
1"(
1^"
0\"
0!(
1_"
#830000
0!
0w
0T"
#840000
1!
1w
1T"
0N%
1M%
0P%
0O%
0Q%
0R%
0S%
1b'
1a'
1`'
1^'
1_'
0\'
1]'
1["
0]"
0^"
1`"
1i"
0Y"
1m"
0Z"
1B%
0X"
1F%
0W"
1U"
0V"
1s"
1z"
0J'
0R'
0'(
0&(
0%(
0#(
0$(
1!(
0"(
0K"
0L"
0M"
0O"
0N"
1Q"
0P"
0F%
0B%
0i"
0["
0m"
1a"
1^"
0`"
1\"
0_"
1j"
1n"
1C%
1G%
1J%
0!(
0~'
1#(
1"(
1$(
1%(
1&(
0e!
0d!
0c!
0a!
0b!
1_!
0`!
0a"
0c
0b
0a
0`
0_
0^
1]
0G%
0C%
0j"
0\"
0n"
1b"
1_"
1~'
0b"
#850000
0!
0w
0T"
#860000
1!
1w
1T"
1S%
0b'
0U"
1V"
0z"
1J'
1'(
1K"
1F%
0J%
0&(
1e!
1c
1G%
#870000
0!
0w
0T"
#880000
1!
1w
1T"
1R%
0S%
1b'
0a'
0F%
1W"
1U"
0V"
1g"
0L'
0'(
1&(
0K"
1L"
1F%
0W"
1B%
0G%
1J%
0%(
0&(
0e!
1d!
0B%
0c
1b
1G%
1C%
1%(
0C%
#890000
0!
0w
0T"
#900000
1!
1w
1T"
1S%
0b'
0U"
1V"
0g"
1p"
0U'
1L'
1'(
1K"
0F%
1W"
0J%
1&(
1e!
1B%
1c
0G%
0%(
1C%
#910000
0!
0w
0T"
#920000
1!
1w
1T"
1Q%
0R%
0S%
1b'
1a'
0`'
0B%
1X"
1F%
0W"
1U"
0V"
0p"
0s"
1R'
1U'
0'(
0&(
1%(
0K"
0L"
1M"
0F%
1B%
0X"
1i"
0C%
1G%
1J%
0$(
0%(
1&(
0e!
0d!
1c!
0i"
0c
0b
1a
0G%
1C%
1j"
1$(
0j"
#930000
0!
0w
0T"
#940000
1!
1w
1T"
1S%
0b'
0U"
1V"
1p"
1s"
1z"
0J'
0R'
0U'
1'(
1K"
1F%
0J%
0&(
1e!
1c
1G%
#950000
0!
0w
0T"
#960000
1!
1w
1T"
1R%
0S%
1b'
0a'
0F%
1W"
1U"
0V"
0p"
0s"
0z"
1J'
1R'
1U'
0'(
1&(
0K"
1L"
1F%
0W"
0B%
1X"
0G%
1J%
1%(
0&(
0e!
1d!
1i"
1B%
0X"
0c
1b
1G%
0C%
0%(
0$(
0i"
1j"
1C%
1$(
0j"
#970000
0!
0w
0T"
#980000
1!
1w
1T"
1S%
0b'
0U"
1V"
1g"
1s"
1z"
0J'
0R'
0L'
1'(
1K"
0F%
1W"
0J%
1&(
1e!
0B%
1X"
1c
0G%
1%(
1i"
0C%
0$(
1j"
#990000
0!
0w
0T"
#1000000
