{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.75583",
   "Default View_TopLeft":"-188,-20",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_clk_in_100M -pg 1 -lvl 0 -x -10 -y 460 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -10 -y 380 -defaultsOSRD
preplace port port-id_bram_clkb_1 -pg 1 -lvl 0 -x -10 -y 70 -defaultsOSRD
preplace port port-id_bram_enb_1 -pg 1 -lvl 0 -x -10 -y 130 -defaultsOSRD
preplace port port-id_bram_rstb_1 -pg 1 -lvl 0 -x -10 -y 150 -defaultsOSRD
preplace portBus bram_addrb_1 -pg 1 -lvl 0 -x -10 -y 50 -defaultsOSRD
preplace portBus bram_web_1 -pg 1 -lvl 0 -x -10 -y 190 -defaultsOSRD
preplace portBus bram_dinb_1 -pg 1 -lvl 0 -x -10 -y 110 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1070 -y 510 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 120 -y 450 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 400 -y 400 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1416 -y 380 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 1730 -y 110 -defaultsOSRD
preplace inst hdlverifier_axi_mana_1 -pg 1 -lvl 3 -x 690 -y 390 -defaultsOSRD
preplace netloc bram_addrb_1_1 1 0 6 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 1580J
preplace netloc bram_clkb_1_1 1 0 6 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 1570J
preplace netloc bram_enb_1_1 1 0 6 NJ 130 NJ 130 NJ 130 NJ 130 NJ 130 1550J
preplace netloc bram_rstb_1_1 1 0 6 NJ 150 NJ 150 NJ 150 NJ 150 NJ 150 1550J
preplace netloc clk_in_100M_1 1 0 1 NJ 460
preplace netloc clk_wiz_clk_out1 1 1 4 220 300 570 460 810 380 N
preplace netloc clk_wiz_locked 1 1 1 230 440n
preplace netloc dinb_0_1 1 0 6 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 1550J
preplace netloc reset_1 1 0 2 10 380 NJ
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 3 580 470 800 390 1210
preplace netloc web_0_1 1 0 6 10J 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 1560 40n
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1220 360n
preplace netloc hdlverifier_axi_mana_1_axi4m 1 3 1 790 390n
levelinfo -pg 1 -10 120 400 690 1070 1416 1730 1870
pagesize -pg 1 -db -bbox -sgen -190 -90 1870 1080
"
}
{
   "da_axi4_cnt":"3",
   "da_board_cnt":"2",
   "da_bram_cntlr_cnt":"3",
   "da_clkrst_cnt":"2"
}
