-- -------------------------------------------------------------
-- 
-- File Name: C:\IPcoreTest\hdlsrc\PWMdutyFreqDetection\PWMdutyFreqDetection_dut.vhd
-- Created: 2021-04-27 12:03:32
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: PWMdutyFreqDetection_dut
-- Source Path: PWMdutyFreqDetection/PWMdutyFreqDetection_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY PWMdutyFreqDetection_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        PWMin                             :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        AXI_freq                          :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
        AXI_hightime                      :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
        AXI_lowtime                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
        AXI_dutycyc                       :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En24
        );
END PWMdutyFreqDetection_dut;


ARCHITECTURE rtl OF PWMdutyFreqDetection_dut IS

  -- Component Declarations
  COMPONENT PWMdutyFreqDetection_src_HDL_DUT
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          PWMin                           :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          AXI_freq                        :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
          AXI_hightime                    :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
          AXI_lowtime                     :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
          AXI_dutycyc                     :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En24
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : PWMdutyFreqDetection_src_HDL_DUT
    USE ENTITY work.PWMdutyFreqDetection_src_HDL_DUT(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL PWMin_sig                        : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL AXI_freq_sig                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_hightime_sig                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_lowtime_sig                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_dutycyc_sig                  : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_PWMdutyFreqDetection_src_HDL_DUT : PWMdutyFreqDetection_src_HDL_DUT
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              PWMin => PWMin_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              AXI_freq => AXI_freq_sig,  -- sfix32
              AXI_hightime => AXI_hightime_sig,  -- sfix32
              AXI_lowtime => AXI_lowtime_sig,  -- sfix32
              AXI_dutycyc => AXI_dutycyc_sig  -- sfix32_En24
              );

  PWMin_sig <= PWMin;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  AXI_freq <= AXI_freq_sig;

  AXI_hightime <= AXI_hightime_sig;

  AXI_lowtime <= AXI_lowtime_sig;

  AXI_dutycyc <= AXI_dutycyc_sig;

END rtl;

