<snippet>
  <description>std_logic_vector range</description>
  <tabTrigger>slvr</tabTrigger>
  <scope>source.vhdl</scope>
  <content>std_logic_vector(${1:signal}&apos;range);$0</content>
</snippet>