//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z20monthLengthKernelGpuib
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
;

.visible .func  (.param .b32 func_retval0) _Z20monthLengthKernelGpuib(
	.param .b32 _Z20monthLengthKernelGpuib_param_0,
	.param .b32 _Z20monthLengthKernelGpuib_param_1
)
{
	.local .align 4 .b8 	__local_depot0[96];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<13>;


	mov.u64 	%rd12, __local_depot0;
	cvta.local.u64 	%SP, %rd12;
	ld.param.u32 	%r5, [_Z20monthLengthKernelGpuib_param_0];
	add.u64 	%rd3, %SP, 48;
	cvta.to.local.u64 	%rd1, %rd3;
	add.u64 	%rd4, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd4;
	mov.u32 	%r6, 31;
	st.local.u32 	[%rd1], %r6;
	mov.u32 	%r7, 28;
	st.local.u32 	[%rd1+4], %r7;
	st.local.u32 	[%rd1+8], %r6;
	mov.u32 	%r8, 30;
	st.local.u32 	[%rd1+12], %r8;
	st.local.u32 	[%rd1+16], %r6;
	st.local.u32 	[%rd1+20], %r8;
	st.local.u32 	[%rd1+24], %r6;
	st.local.u32 	[%rd1+28], %r6;
	st.local.u32 	[%rd1+32], %r8;
	st.local.u32 	[%rd1+36], %r6;
	st.local.u32 	[%rd1+40], %r8;
	st.local.u32 	[%rd1+44], %r6;
	mov.u64 	%rd5, 29;
	st.local.u32 	[%rd2+4], %rd5;
	mov.u64 	%rd6, 31;
	st.local.u32 	[%rd2], %rd6;
	mov.u64 	%rd7, 30;
	st.local.u32 	[%rd2+12], %rd7;
	st.local.u32 	[%rd2+8], %rd6;
	st.local.u32 	[%rd2+20], %rd7;
	st.local.u32 	[%rd2+16], %rd6;
	st.local.u32 	[%rd2+28], %rd6;
	st.local.u32 	[%rd2+24], %rd6;
	st.local.u32 	[%rd2+36], %rd6;
	st.local.u32 	[%rd2+32], %rd7;
	st.local.u32 	[%rd2+44], %rd6;
	st.local.u32 	[%rd2+40], %rd7;
	add.s32 	%r1, %r5, -1;
	ld.param.s8 	%rs1, [_Z20monthLengthKernelGpuib_param_1];
	and.b16  	%rs2, %rs1, 255;
	setp.eq.s16	%p1, %rs2, 0;
	@%p1 bra 	BB0_2;

	mul.wide.s32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd2, %rd8;
	ld.local.u32 	%r9, [%rd9];
	bra.uni 	BB0_3;

BB0_2:
	mul.wide.s32 	%rd10, %r1, 4;
	add.s64 	%rd11, %rd1, %rd10;
	ld.local.u32 	%r9, [%rd11];

BB0_3:
	st.param.b32	[func_retval0+0], %r9;
	ret;
}

	// .globl	_Z20monthOffsetKernelGpuib
.visible .func  (.param .b32 func_retval0) _Z20monthOffsetKernelGpuib(
	.param .b32 _Z20monthOffsetKernelGpuib_param_0,
	.param .b32 _Z20monthOffsetKernelGpuib_param_1
)
{
	.local .align 4 .b8 	__local_depot1[104];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<22>;


	mov.u64 	%rd21, __local_depot1;
	cvta.local.u64 	%SP, %rd21;
	ld.param.u32 	%r5, [_Z20monthOffsetKernelGpuib_param_0];
	add.u64 	%rd3, %SP, 52;
	cvta.to.local.u64 	%rd1, %rd3;
	add.u64 	%rd4, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	mov.u32 	%r7, 31;
	st.local.u32 	[%rd1+4], %r7;
	mov.u32 	%r8, 59;
	st.local.u32 	[%rd1+8], %r8;
	mov.u32 	%r9, 90;
	st.local.u32 	[%rd1+12], %r9;
	mov.u32 	%r10, 120;
	st.local.u32 	[%rd1+16], %r10;
	mov.u32 	%r11, 151;
	st.local.u32 	[%rd1+20], %r11;
	mov.u32 	%r12, 181;
	st.local.u32 	[%rd1+24], %r12;
	mov.u32 	%r13, 212;
	st.local.u32 	[%rd1+28], %r13;
	mov.u32 	%r14, 243;
	st.local.u32 	[%rd1+32], %r14;
	mov.u32 	%r15, 273;
	st.local.u32 	[%rd1+36], %r15;
	mov.u32 	%r16, 304;
	st.local.u32 	[%rd1+40], %r16;
	mov.u32 	%r17, 334;
	st.local.u32 	[%rd1+44], %r17;
	mov.u32 	%r18, 365;
	st.local.u32 	[%rd1+48], %r18;
	mov.u64 	%rd5, 31;
	st.local.u32 	[%rd2+4], %rd5;
	mov.u64 	%rd6, 0;
	st.local.u32 	[%rd2], %rd6;
	mov.u64 	%rd7, 91;
	st.local.u32 	[%rd2+12], %rd7;
	mov.u64 	%rd8, 60;
	st.local.u32 	[%rd2+8], %rd8;
	mov.u64 	%rd9, 152;
	st.local.u32 	[%rd2+20], %rd9;
	mov.u64 	%rd10, 121;
	st.local.u32 	[%rd2+16], %rd10;
	mov.u64 	%rd11, 213;
	st.local.u32 	[%rd2+28], %rd11;
	mov.u64 	%rd12, 182;
	st.local.u32 	[%rd2+24], %rd12;
	mov.u64 	%rd13, 274;
	st.local.u32 	[%rd2+36], %rd13;
	mov.u64 	%rd14, 244;
	st.local.u32 	[%rd2+32], %rd14;
	mov.u64 	%rd15, 335;
	st.local.u32 	[%rd2+44], %rd15;
	mov.u64 	%rd16, 305;
	st.local.u32 	[%rd2+40], %rd16;
	mov.u32 	%r19, 366;
	st.local.u32 	[%rd2+48], %r19;
	add.s32 	%r1, %r5, -1;
	ld.param.s8 	%rs1, [_Z20monthOffsetKernelGpuib_param_1];
	and.b16  	%rs2, %rs1, 255;
	setp.eq.s16	%p1, %rs2, 0;
	@%p1 bra 	BB1_2;

	mul.wide.s32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.local.u32 	%r20, [%rd18];
	bra.uni 	BB1_3;

BB1_2:
	mul.wide.s32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.local.u32 	%r20, [%rd20];

BB1_3:
	st.param.b32	[func_retval0+0], %r20;
	ret;
}

	// .globl	_Z19yearOffsetKernelGpui
.visible .func  (.param .b32 func_retval0) _Z19yearOffsetKernelGpui(
	.param .b32 _Z19yearOffsetKernelGpui_param_0
)
{
	.local .align 4 .b8 	__local_depot2[484];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<125>;


	mov.u64 	%rd124, __local_depot2;
	cvta.local.u64 	%SP, %rd124;
	ld.param.u32 	%r1, [_Z19yearOffsetKernelGpui_param_0];
	add.u64 	%rd1, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd1;
	mov.u64 	%rd3, 366;
	st.local.u32 	[%rd2+4], %rd3;
	mov.u64 	%rd4, 0;
	st.local.u32 	[%rd2], %rd4;
	mov.u64 	%rd5, 1096;
	st.local.u32 	[%rd2+12], %rd5;
	mov.u64 	%rd6, 731;
	st.local.u32 	[%rd2+8], %rd6;
	mov.u64 	%rd7, 1827;
	st.local.u32 	[%rd2+20], %rd7;
	mov.u64 	%rd8, 1461;
	st.local.u32 	[%rd2+16], %rd8;
	mov.u64 	%rd9, 2557;
	st.local.u32 	[%rd2+28], %rd9;
	mov.u64 	%rd10, 2192;
	st.local.u32 	[%rd2+24], %rd10;
	mov.u64 	%rd11, 3288;
	st.local.u32 	[%rd2+36], %rd11;
	mov.u64 	%rd12, 2922;
	st.local.u32 	[%rd2+32], %rd12;
	mov.u64 	%rd13, 4018;
	st.local.u32 	[%rd2+44], %rd13;
	mov.u64 	%rd14, 3653;
	st.local.u32 	[%rd2+40], %rd14;
	mov.u64 	%rd15, 4749;
	st.local.u32 	[%rd2+52], %rd15;
	mov.u64 	%rd16, 4383;
	st.local.u32 	[%rd2+48], %rd16;
	mov.u64 	%rd17, 5479;
	st.local.u32 	[%rd2+60], %rd17;
	mov.u64 	%rd18, 5114;
	st.local.u32 	[%rd2+56], %rd18;
	mov.u64 	%rd19, 6210;
	st.local.u32 	[%rd2+68], %rd19;
	mov.u64 	%rd20, 5844;
	st.local.u32 	[%rd2+64], %rd20;
	mov.u64 	%rd21, 6940;
	st.local.u32 	[%rd2+76], %rd21;
	mov.u64 	%rd22, 6575;
	st.local.u32 	[%rd2+72], %rd22;
	mov.u64 	%rd23, 7671;
	st.local.u32 	[%rd2+84], %rd23;
	mov.u64 	%rd24, 7305;
	st.local.u32 	[%rd2+80], %rd24;
	mov.u64 	%rd25, 8401;
	st.local.u32 	[%rd2+92], %rd25;
	mov.u64 	%rd26, 8036;
	st.local.u32 	[%rd2+88], %rd26;
	mov.u64 	%rd27, 9132;
	st.local.u32 	[%rd2+100], %rd27;
	mov.u64 	%rd28, 8766;
	st.local.u32 	[%rd2+96], %rd28;
	mov.u64 	%rd29, 9862;
	st.local.u32 	[%rd2+108], %rd29;
	mov.u64 	%rd30, 9497;
	st.local.u32 	[%rd2+104], %rd30;
	mov.u64 	%rd31, 10593;
	st.local.u32 	[%rd2+116], %rd31;
	mov.u64 	%rd32, 10227;
	st.local.u32 	[%rd2+112], %rd32;
	mov.u64 	%rd33, 11323;
	st.local.u32 	[%rd2+124], %rd33;
	mov.u64 	%rd34, 10958;
	st.local.u32 	[%rd2+120], %rd34;
	mov.u64 	%rd35, 12054;
	st.local.u32 	[%rd2+132], %rd35;
	mov.u64 	%rd36, 11688;
	st.local.u32 	[%rd2+128], %rd36;
	mov.u64 	%rd37, 12784;
	st.local.u32 	[%rd2+140], %rd37;
	mov.u64 	%rd38, 12419;
	st.local.u32 	[%rd2+136], %rd38;
	mov.u64 	%rd39, 13515;
	st.local.u32 	[%rd2+148], %rd39;
	mov.u64 	%rd40, 13149;
	st.local.u32 	[%rd2+144], %rd40;
	mov.u64 	%rd41, 14245;
	st.local.u32 	[%rd2+156], %rd41;
	mov.u64 	%rd42, 13880;
	st.local.u32 	[%rd2+152], %rd42;
	mov.u64 	%rd43, 14976;
	st.local.u32 	[%rd2+164], %rd43;
	mov.u64 	%rd44, 14610;
	st.local.u32 	[%rd2+160], %rd44;
	mov.u64 	%rd45, 15706;
	st.local.u32 	[%rd2+172], %rd45;
	mov.u64 	%rd46, 15341;
	st.local.u32 	[%rd2+168], %rd46;
	mov.u64 	%rd47, 16437;
	st.local.u32 	[%rd2+180], %rd47;
	mov.u64 	%rd48, 16071;
	st.local.u32 	[%rd2+176], %rd48;
	mov.u64 	%rd49, 17167;
	st.local.u32 	[%rd2+188], %rd49;
	mov.u64 	%rd50, 16802;
	st.local.u32 	[%rd2+184], %rd50;
	mov.u64 	%rd51, 17898;
	st.local.u32 	[%rd2+196], %rd51;
	mov.u64 	%rd52, 17532;
	st.local.u32 	[%rd2+192], %rd52;
	mov.u64 	%rd53, 18628;
	st.local.u32 	[%rd2+204], %rd53;
	mov.u64 	%rd54, 18263;
	st.local.u32 	[%rd2+200], %rd54;
	mov.u64 	%rd55, 19359;
	st.local.u32 	[%rd2+212], %rd55;
	mov.u64 	%rd56, 18993;
	st.local.u32 	[%rd2+208], %rd56;
	mov.u64 	%rd57, 20089;
	st.local.u32 	[%rd2+220], %rd57;
	mov.u64 	%rd58, 19724;
	st.local.u32 	[%rd2+216], %rd58;
	mov.u64 	%rd59, 20820;
	st.local.u32 	[%rd2+228], %rd59;
	mov.u64 	%rd60, 20454;
	st.local.u32 	[%rd2+224], %rd60;
	mov.u64 	%rd61, 21550;
	st.local.u32 	[%rd2+236], %rd61;
	mov.u64 	%rd62, 21185;
	st.local.u32 	[%rd2+232], %rd62;
	mov.u64 	%rd63, 22281;
	st.local.u32 	[%rd2+244], %rd63;
	mov.u64 	%rd64, 21915;
	st.local.u32 	[%rd2+240], %rd64;
	mov.u64 	%rd65, 23011;
	st.local.u32 	[%rd2+252], %rd65;
	mov.u64 	%rd66, 22646;
	st.local.u32 	[%rd2+248], %rd66;
	mov.u64 	%rd67, 23742;
	st.local.u32 	[%rd2+260], %rd67;
	mov.u64 	%rd68, 23376;
	st.local.u32 	[%rd2+256], %rd68;
	mov.u64 	%rd69, 24472;
	st.local.u32 	[%rd2+268], %rd69;
	mov.u64 	%rd70, 24107;
	st.local.u32 	[%rd2+264], %rd70;
	mov.u64 	%rd71, 25203;
	st.local.u32 	[%rd2+276], %rd71;
	mov.u64 	%rd72, 24837;
	st.local.u32 	[%rd2+272], %rd72;
	mov.u64 	%rd73, 25933;
	st.local.u32 	[%rd2+284], %rd73;
	mov.u64 	%rd74, 25568;
	st.local.u32 	[%rd2+280], %rd74;
	mov.u64 	%rd75, 26664;
	st.local.u32 	[%rd2+292], %rd75;
	mov.u64 	%rd76, 26298;
	st.local.u32 	[%rd2+288], %rd76;
	mov.u64 	%rd77, 27394;
	st.local.u32 	[%rd2+300], %rd77;
	mov.u64 	%rd78, 27029;
	st.local.u32 	[%rd2+296], %rd78;
	mov.u64 	%rd79, 28125;
	st.local.u32 	[%rd2+308], %rd79;
	mov.u64 	%rd80, 27759;
	st.local.u32 	[%rd2+304], %rd80;
	mov.u64 	%rd81, 28855;
	st.local.u32 	[%rd2+316], %rd81;
	mov.u64 	%rd82, 28490;
	st.local.u32 	[%rd2+312], %rd82;
	mov.u64 	%rd83, 29586;
	st.local.u32 	[%rd2+324], %rd83;
	mov.u64 	%rd84, 29220;
	st.local.u32 	[%rd2+320], %rd84;
	mov.u64 	%rd85, 30316;
	st.local.u32 	[%rd2+332], %rd85;
	mov.u64 	%rd86, 29951;
	st.local.u32 	[%rd2+328], %rd86;
	mov.u64 	%rd87, 31047;
	st.local.u32 	[%rd2+340], %rd87;
	mov.u64 	%rd88, 30681;
	st.local.u32 	[%rd2+336], %rd88;
	mov.u64 	%rd89, 31777;
	st.local.u32 	[%rd2+348], %rd89;
	mov.u64 	%rd90, 31412;
	st.local.u32 	[%rd2+344], %rd90;
	mov.u64 	%rd91, 32508;
	st.local.u32 	[%rd2+356], %rd91;
	mov.u64 	%rd92, 32142;
	st.local.u32 	[%rd2+352], %rd92;
	mov.u64 	%rd93, 33238;
	st.local.u32 	[%rd2+364], %rd93;
	mov.u64 	%rd94, 32873;
	st.local.u32 	[%rd2+360], %rd94;
	mov.u64 	%rd95, 33969;
	st.local.u32 	[%rd2+372], %rd95;
	mov.u64 	%rd96, 33603;
	st.local.u32 	[%rd2+368], %rd96;
	mov.u64 	%rd97, 34699;
	st.local.u32 	[%rd2+380], %rd97;
	mov.u64 	%rd98, 34334;
	st.local.u32 	[%rd2+376], %rd98;
	mov.u64 	%rd99, 35430;
	st.local.u32 	[%rd2+388], %rd99;
	mov.u64 	%rd100, 35064;
	st.local.u32 	[%rd2+384], %rd100;
	mov.u64 	%rd101, 36160;
	st.local.u32 	[%rd2+396], %rd101;
	mov.u64 	%rd102, 35795;
	st.local.u32 	[%rd2+392], %rd102;
	mov.u64 	%rd103, 36891;
	st.local.u32 	[%rd2+404], %rd103;
	mov.u64 	%rd104, 36525;
	st.local.u32 	[%rd2+400], %rd104;
	mov.u64 	%rd105, 37621;
	st.local.u32 	[%rd2+412], %rd105;
	mov.u64 	%rd106, 37256;
	st.local.u32 	[%rd2+408], %rd106;
	mov.u64 	%rd107, 38352;
	st.local.u32 	[%rd2+420], %rd107;
	mov.u64 	%rd108, 37986;
	st.local.u32 	[%rd2+416], %rd108;
	mov.u64 	%rd109, 39082;
	st.local.u32 	[%rd2+428], %rd109;
	mov.u64 	%rd110, 38717;
	st.local.u32 	[%rd2+424], %rd110;
	mov.u64 	%rd111, 39813;
	st.local.u32 	[%rd2+436], %rd111;
	mov.u64 	%rd112, 39447;
	st.local.u32 	[%rd2+432], %rd112;
	mov.u64 	%rd113, 40543;
	st.local.u32 	[%rd2+444], %rd113;
	mov.u64 	%rd114, 40178;
	st.local.u32 	[%rd2+440], %rd114;
	mov.u64 	%rd115, 41274;
	st.local.u32 	[%rd2+452], %rd115;
	mov.u64 	%rd116, 40908;
	st.local.u32 	[%rd2+448], %rd116;
	mov.u64 	%rd117, 42004;
	st.local.u32 	[%rd2+460], %rd117;
	mov.u64 	%rd118, 41639;
	st.local.u32 	[%rd2+456], %rd118;
	mov.u64 	%rd119, 42735;
	st.local.u32 	[%rd2+468], %rd119;
	mov.u64 	%rd120, 42369;
	st.local.u32 	[%rd2+464], %rd120;
	st.local.u32 	[%rd2+476], %rd119;
	mov.u64 	%rd121, 43100;
	st.local.u32 	[%rd2+472], %rd121;
	mov.u32 	%r2, 43830;
	st.local.u32 	[%rd2+480], %r2;
	add.s32 	%r3, %r1, -1900;
	mul.wide.s32 	%rd122, %r3, 4;
	add.s64 	%rd123, %rd2, %rd122;
	ld.local.u32 	%r4, [%rd123];
	st.param.b32	[func_retval0+0], %r4;
	ret;
}

	// .globl	_Z15isLeapKernelGpui
.visible .func  (.param .b32 func_retval0) _Z15isLeapKernelGpui(
	.param .b32 _Z15isLeapKernelGpui_param_0
)
{
	.local .align 1 .b8 	__local_depot3[121];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<8>;


	mov.u64 	%rd7, __local_depot3;
	cvta.local.u64 	%SP, %rd7;
	ld.param.u32 	%r1, [_Z15isLeapKernelGpui_param_0];
	add.u64 	%rd1, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd1;
	mov.u64 	%rd3, 0;
	st.local.u8 	[%rd2+7], %rd3;
	st.local.u8 	[%rd2+6], %rd3;
	st.local.u8 	[%rd2+5], %rd3;
	mov.u64 	%rd4, 1;
	st.local.u8 	[%rd2+4], %rd4;
	st.local.u8 	[%rd2+3], %rd3;
	st.local.u8 	[%rd2+2], %rd3;
	st.local.u8 	[%rd2+1], %rd3;
	st.local.u8 	[%rd2], %rd4;
	st.local.u8 	[%rd2+15], %rd3;
	st.local.u8 	[%rd2+14], %rd3;
	st.local.u8 	[%rd2+13], %rd3;
	st.local.u8 	[%rd2+12], %rd4;
	st.local.u8 	[%rd2+11], %rd3;
	st.local.u8 	[%rd2+10], %rd3;
	st.local.u8 	[%rd2+9], %rd3;
	st.local.u8 	[%rd2+8], %rd4;
	st.local.u8 	[%rd2+23], %rd3;
	st.local.u8 	[%rd2+22], %rd3;
	st.local.u8 	[%rd2+21], %rd3;
	st.local.u8 	[%rd2+20], %rd4;
	st.local.u8 	[%rd2+19], %rd3;
	st.local.u8 	[%rd2+18], %rd3;
	st.local.u8 	[%rd2+17], %rd3;
	st.local.u8 	[%rd2+16], %rd4;
	st.local.u8 	[%rd2+31], %rd3;
	st.local.u8 	[%rd2+30], %rd3;
	st.local.u8 	[%rd2+29], %rd3;
	st.local.u8 	[%rd2+28], %rd4;
	st.local.u8 	[%rd2+27], %rd3;
	st.local.u8 	[%rd2+26], %rd3;
	st.local.u8 	[%rd2+25], %rd3;
	st.local.u8 	[%rd2+24], %rd4;
	st.local.u8 	[%rd2+39], %rd3;
	st.local.u8 	[%rd2+38], %rd3;
	st.local.u8 	[%rd2+37], %rd3;
	st.local.u8 	[%rd2+36], %rd4;
	st.local.u8 	[%rd2+35], %rd3;
	st.local.u8 	[%rd2+34], %rd3;
	st.local.u8 	[%rd2+33], %rd3;
	st.local.u8 	[%rd2+32], %rd4;
	st.local.u8 	[%rd2+47], %rd3;
	st.local.u8 	[%rd2+46], %rd3;
	st.local.u8 	[%rd2+45], %rd3;
	st.local.u8 	[%rd2+44], %rd4;
	st.local.u8 	[%rd2+43], %rd3;
	st.local.u8 	[%rd2+42], %rd3;
	st.local.u8 	[%rd2+41], %rd3;
	st.local.u8 	[%rd2+40], %rd4;
	st.local.u8 	[%rd2+55], %rd3;
	st.local.u8 	[%rd2+54], %rd3;
	st.local.u8 	[%rd2+53], %rd3;
	st.local.u8 	[%rd2+52], %rd4;
	st.local.u8 	[%rd2+51], %rd3;
	st.local.u8 	[%rd2+50], %rd3;
	st.local.u8 	[%rd2+49], %rd3;
	st.local.u8 	[%rd2+48], %rd4;
	st.local.u8 	[%rd2+63], %rd3;
	st.local.u8 	[%rd2+62], %rd3;
	st.local.u8 	[%rd2+61], %rd3;
	st.local.u8 	[%rd2+60], %rd4;
	st.local.u8 	[%rd2+59], %rd3;
	st.local.u8 	[%rd2+58], %rd3;
	st.local.u8 	[%rd2+57], %rd3;
	st.local.u8 	[%rd2+56], %rd4;
	st.local.u8 	[%rd2+71], %rd3;
	st.local.u8 	[%rd2+70], %rd3;
	st.local.u8 	[%rd2+69], %rd3;
	st.local.u8 	[%rd2+68], %rd4;
	st.local.u8 	[%rd2+67], %rd3;
	st.local.u8 	[%rd2+66], %rd3;
	st.local.u8 	[%rd2+65], %rd3;
	st.local.u8 	[%rd2+64], %rd4;
	st.local.u8 	[%rd2+79], %rd3;
	st.local.u8 	[%rd2+78], %rd3;
	st.local.u8 	[%rd2+77], %rd3;
	st.local.u8 	[%rd2+76], %rd4;
	st.local.u8 	[%rd2+75], %rd3;
	st.local.u8 	[%rd2+74], %rd3;
	st.local.u8 	[%rd2+73], %rd3;
	st.local.u8 	[%rd2+72], %rd4;
	st.local.u8 	[%rd2+87], %rd3;
	st.local.u8 	[%rd2+86], %rd3;
	st.local.u8 	[%rd2+85], %rd3;
	st.local.u8 	[%rd2+84], %rd4;
	st.local.u8 	[%rd2+83], %rd3;
	st.local.u8 	[%rd2+82], %rd3;
	st.local.u8 	[%rd2+81], %rd3;
	st.local.u8 	[%rd2+80], %rd4;
	st.local.u8 	[%rd2+95], %rd3;
	st.local.u8 	[%rd2+94], %rd3;
	st.local.u8 	[%rd2+93], %rd3;
	st.local.u8 	[%rd2+92], %rd4;
	st.local.u8 	[%rd2+91], %rd3;
	st.local.u8 	[%rd2+90], %rd3;
	st.local.u8 	[%rd2+89], %rd3;
	st.local.u8 	[%rd2+88], %rd4;
	st.local.u8 	[%rd2+103], %rd3;
	st.local.u8 	[%rd2+102], %rd3;
	st.local.u8 	[%rd2+101], %rd3;
	st.local.u8 	[%rd2+100], %rd4;
	st.local.u8 	[%rd2+99], %rd3;
	st.local.u8 	[%rd2+98], %rd3;
	st.local.u8 	[%rd2+97], %rd3;
	st.local.u8 	[%rd2+96], %rd4;
	st.local.u8 	[%rd2+111], %rd3;
	st.local.u8 	[%rd2+110], %rd3;
	st.local.u8 	[%rd2+109], %rd3;
	st.local.u8 	[%rd2+108], %rd4;
	st.local.u8 	[%rd2+107], %rd3;
	st.local.u8 	[%rd2+106], %rd3;
	st.local.u8 	[%rd2+105], %rd3;
	st.local.u8 	[%rd2+104], %rd4;
	st.local.u8 	[%rd2+119], %rd3;
	st.local.u8 	[%rd2+118], %rd3;
	st.local.u8 	[%rd2+117], %rd3;
	st.local.u8 	[%rd2+116], %rd4;
	st.local.u8 	[%rd2+115], %rd3;
	st.local.u8 	[%rd2+114], %rd3;
	st.local.u8 	[%rd2+113], %rd3;
	st.local.u8 	[%rd2+112], %rd4;
	mov.u16 	%rs1, 1;
	st.local.u8 	[%rd2+120], %rs1;
	add.s32 	%r2, %r1, -1900;
	cvt.s64.s32	%rd5, %r2;
	add.s64 	%rd6, %rd2, %rd5;
	ld.local.s8 	%r3, [%rd6];
	st.param.b32	[func_retval0+0], %r3;
	ret;
}

	// .globl	_Z22intializeDateKernelGpuiii
.visible .func  (.param .align 4 .b8 func_retval0[16]) _Z22intializeDateKernelGpuiii(
	.param .b32 _Z22intializeDateKernelGpuiii_param_0,
	.param .b32 _Z22intializeDateKernelGpuiii_param_1,
	.param .b32 _Z22intializeDateKernelGpuiii_param_2
)
{
	.local .align 4 .b8 	__local_depot4[536];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<28>;
	.reg .b64 	%rd<151>;


	mov.u64 	%rd150, __local_depot4;
	cvta.local.u64 	%SP, %rd150;
	ld.param.u32 	%r4, [_Z22intializeDateKernelGpuiii_param_0];
	ld.param.u32 	%r5, [_Z22intializeDateKernelGpuiii_param_1];
	ld.param.u32 	%r6, [_Z22intializeDateKernelGpuiii_param_2];
	add.u64 	%rd5, %SP, 0;
	cvta.to.local.u64 	%rd6, %rd5;
	mov.u64 	%rd7, 0;
	st.local.u8 	[%rd6+7], %rd7;
	st.local.u8 	[%rd6+6], %rd7;
	st.local.u8 	[%rd6+5], %rd7;
	mov.u64 	%rd8, 1;
	st.local.u8 	[%rd6+4], %rd8;
	st.local.u8 	[%rd6+3], %rd7;
	st.local.u8 	[%rd6+2], %rd7;
	st.local.u8 	[%rd6+1], %rd7;
	st.local.u8 	[%rd6], %rd8;
	st.local.u8 	[%rd6+15], %rd7;
	st.local.u8 	[%rd6+14], %rd7;
	st.local.u8 	[%rd6+13], %rd7;
	st.local.u8 	[%rd6+12], %rd8;
	st.local.u8 	[%rd6+11], %rd7;
	st.local.u8 	[%rd6+10], %rd7;
	st.local.u8 	[%rd6+9], %rd7;
	st.local.u8 	[%rd6+8], %rd8;
	st.local.u8 	[%rd6+23], %rd7;
	st.local.u8 	[%rd6+22], %rd7;
	st.local.u8 	[%rd6+21], %rd7;
	st.local.u8 	[%rd6+20], %rd8;
	st.local.u8 	[%rd6+19], %rd7;
	st.local.u8 	[%rd6+18], %rd7;
	st.local.u8 	[%rd6+17], %rd7;
	st.local.u8 	[%rd6+16], %rd8;
	st.local.u8 	[%rd6+31], %rd7;
	st.local.u8 	[%rd6+30], %rd7;
	st.local.u8 	[%rd6+29], %rd7;
	st.local.u8 	[%rd6+28], %rd8;
	st.local.u8 	[%rd6+27], %rd7;
	st.local.u8 	[%rd6+26], %rd7;
	st.local.u8 	[%rd6+25], %rd7;
	st.local.u8 	[%rd6+24], %rd8;
	st.local.u8 	[%rd6+39], %rd7;
	st.local.u8 	[%rd6+38], %rd7;
	st.local.u8 	[%rd6+37], %rd7;
	st.local.u8 	[%rd6+36], %rd8;
	st.local.u8 	[%rd6+35], %rd7;
	st.local.u8 	[%rd6+34], %rd7;
	st.local.u8 	[%rd6+33], %rd7;
	st.local.u8 	[%rd6+32], %rd8;
	st.local.u8 	[%rd6+47], %rd7;
	st.local.u8 	[%rd6+46], %rd7;
	st.local.u8 	[%rd6+45], %rd7;
	st.local.u8 	[%rd6+44], %rd8;
	st.local.u8 	[%rd6+43], %rd7;
	st.local.u8 	[%rd6+42], %rd7;
	st.local.u8 	[%rd6+41], %rd7;
	st.local.u8 	[%rd6+40], %rd8;
	st.local.u8 	[%rd6+55], %rd7;
	st.local.u8 	[%rd6+54], %rd7;
	st.local.u8 	[%rd6+53], %rd7;
	st.local.u8 	[%rd6+52], %rd8;
	st.local.u8 	[%rd6+51], %rd7;
	st.local.u8 	[%rd6+50], %rd7;
	st.local.u8 	[%rd6+49], %rd7;
	st.local.u8 	[%rd6+48], %rd8;
	st.local.u8 	[%rd6+63], %rd7;
	st.local.u8 	[%rd6+62], %rd7;
	st.local.u8 	[%rd6+61], %rd7;
	st.local.u8 	[%rd6+60], %rd8;
	st.local.u8 	[%rd6+59], %rd7;
	st.local.u8 	[%rd6+58], %rd7;
	st.local.u8 	[%rd6+57], %rd7;
	st.local.u8 	[%rd6+56], %rd8;
	st.local.u8 	[%rd6+71], %rd7;
	st.local.u8 	[%rd6+70], %rd7;
	st.local.u8 	[%rd6+69], %rd7;
	st.local.u8 	[%rd6+68], %rd8;
	st.local.u8 	[%rd6+67], %rd7;
	st.local.u8 	[%rd6+66], %rd7;
	st.local.u8 	[%rd6+65], %rd7;
	st.local.u8 	[%rd6+64], %rd8;
	st.local.u8 	[%rd6+79], %rd7;
	st.local.u8 	[%rd6+78], %rd7;
	st.local.u8 	[%rd6+77], %rd7;
	st.local.u8 	[%rd6+76], %rd8;
	st.local.u8 	[%rd6+75], %rd7;
	st.local.u8 	[%rd6+74], %rd7;
	st.local.u8 	[%rd6+73], %rd7;
	st.local.u8 	[%rd6+72], %rd8;
	st.local.u8 	[%rd6+87], %rd7;
	st.local.u8 	[%rd6+86], %rd7;
	st.local.u8 	[%rd6+85], %rd7;
	st.local.u8 	[%rd6+84], %rd8;
	st.local.u8 	[%rd6+83], %rd7;
	st.local.u8 	[%rd6+82], %rd7;
	st.local.u8 	[%rd6+81], %rd7;
	st.local.u8 	[%rd6+80], %rd8;
	st.local.u8 	[%rd6+95], %rd7;
	st.local.u8 	[%rd6+94], %rd7;
	st.local.u8 	[%rd6+93], %rd7;
	st.local.u8 	[%rd6+92], %rd8;
	st.local.u8 	[%rd6+91], %rd7;
	st.local.u8 	[%rd6+90], %rd7;
	st.local.u8 	[%rd6+89], %rd7;
	st.local.u8 	[%rd6+88], %rd8;
	st.local.u8 	[%rd6+103], %rd7;
	st.local.u8 	[%rd6+102], %rd7;
	st.local.u8 	[%rd6+101], %rd7;
	st.local.u8 	[%rd6+100], %rd8;
	st.local.u8 	[%rd6+99], %rd7;
	st.local.u8 	[%rd6+98], %rd7;
	st.local.u8 	[%rd6+97], %rd7;
	st.local.u8 	[%rd6+96], %rd8;
	st.local.u8 	[%rd6+111], %rd7;
	st.local.u8 	[%rd6+110], %rd7;
	st.local.u8 	[%rd6+109], %rd7;
	st.local.u8 	[%rd6+108], %rd8;
	st.local.u8 	[%rd6+107], %rd7;
	st.local.u8 	[%rd6+106], %rd7;
	st.local.u8 	[%rd6+105], %rd7;
	st.local.u8 	[%rd6+104], %rd8;
	st.local.u8 	[%rd6+119], %rd7;
	st.local.u8 	[%rd6+118], %rd7;
	st.local.u8 	[%rd6+117], %rd7;
	st.local.u8 	[%rd6+116], %rd8;
	st.local.u8 	[%rd6+115], %rd7;
	st.local.u8 	[%rd6+114], %rd7;
	st.local.u8 	[%rd6+113], %rd7;
	st.local.u8 	[%rd6+112], %rd8;
	mov.u16 	%rs1, 1;
	st.local.u8 	[%rd6+120], %rs1;
	add.s32 	%r7, %r6, -1900;
	cvt.s64.s32	%rd1, %r7;
	add.s64 	%rd9, %rd6, %rd1;
	ld.local.u8 	%rs2, [%rd9];
	add.u64 	%rd11, %SP, 484;
	cvta.to.local.u64 	%rd3, %rd11;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd6], %r8;
	mov.u32 	%r9, 31;
	st.local.u32 	[%rd6+4], %r9;
	mov.u32 	%r10, 59;
	st.local.u32 	[%rd6+8], %r10;
	mov.u32 	%r11, 90;
	st.local.u32 	[%rd6+12], %r11;
	mov.u32 	%r12, 120;
	st.local.u32 	[%rd6+16], %r12;
	mov.u32 	%r13, 151;
	st.local.u32 	[%rd6+20], %r13;
	mov.u32 	%r14, 181;
	st.local.u32 	[%rd6+24], %r14;
	mov.u32 	%r15, 212;
	st.local.u32 	[%rd6+28], %r15;
	mov.u32 	%r16, 243;
	st.local.u32 	[%rd6+32], %r16;
	mov.u32 	%r17, 273;
	st.local.u32 	[%rd6+36], %r17;
	mov.u32 	%r18, 304;
	st.local.u32 	[%rd6+40], %r18;
	mov.u32 	%r19, 334;
	st.local.u32 	[%rd6+44], %r19;
	mov.u32 	%r20, 365;
	st.local.u32 	[%rd6+48], %r20;
	mov.u64 	%rd12, 31;
	st.local.u32 	[%rd3+4], %rd12;
	st.local.u32 	[%rd3], %rd7;
	mov.u64 	%rd13, 91;
	st.local.u32 	[%rd3+12], %rd13;
	mov.u64 	%rd14, 60;
	st.local.u32 	[%rd3+8], %rd14;
	mov.u64 	%rd15, 152;
	st.local.u32 	[%rd3+20], %rd15;
	mov.u64 	%rd16, 121;
	st.local.u32 	[%rd3+16], %rd16;
	mov.u64 	%rd17, 213;
	st.local.u32 	[%rd3+28], %rd17;
	mov.u64 	%rd18, 182;
	st.local.u32 	[%rd3+24], %rd18;
	mov.u64 	%rd19, 274;
	st.local.u32 	[%rd3+36], %rd19;
	mov.u64 	%rd20, 244;
	st.local.u32 	[%rd3+32], %rd20;
	mov.u64 	%rd21, 335;
	st.local.u32 	[%rd3+44], %rd21;
	mov.u64 	%rd22, 305;
	st.local.u32 	[%rd3+40], %rd22;
	mov.u32 	%r21, 366;
	st.local.u32 	[%rd3+48], %r21;
	setp.eq.s16	%p1, %rs2, 0;
	add.s32 	%r22, %r5, -1;
	cvt.s64.s32	%rd4, %r22;
	@%p1 bra 	BB4_2;

	shl.b64 	%rd23, %rd4, 2;
	add.s64 	%rd24, %rd3, %rd23;
	ld.local.u32 	%r27, [%rd24];
	bra.uni 	BB4_3;

BB4_2:
	shl.b64 	%rd25, %rd4, 2;
	add.s64 	%rd26, %rd6, %rd25;
	ld.local.u32 	%r27, [%rd26];

BB4_3:
	mov.u64 	%rd29, 366;
	st.local.u32 	[%rd6+4], %rd29;
	st.local.u32 	[%rd6], %rd7;
	mov.u64 	%rd31, 1096;
	st.local.u32 	[%rd6+12], %rd31;
	mov.u64 	%rd32, 731;
	st.local.u32 	[%rd6+8], %rd32;
	mov.u64 	%rd33, 1827;
	st.local.u32 	[%rd6+20], %rd33;
	mov.u64 	%rd34, 1461;
	st.local.u32 	[%rd6+16], %rd34;
	mov.u64 	%rd35, 2557;
	st.local.u32 	[%rd6+28], %rd35;
	mov.u64 	%rd36, 2192;
	st.local.u32 	[%rd6+24], %rd36;
	mov.u64 	%rd37, 3288;
	st.local.u32 	[%rd6+36], %rd37;
	mov.u64 	%rd38, 2922;
	st.local.u32 	[%rd6+32], %rd38;
	mov.u64 	%rd39, 4018;
	st.local.u32 	[%rd6+44], %rd39;
	mov.u64 	%rd40, 3653;
	st.local.u32 	[%rd6+40], %rd40;
	mov.u64 	%rd41, 4749;
	st.local.u32 	[%rd6+52], %rd41;
	mov.u64 	%rd42, 4383;
	st.local.u32 	[%rd6+48], %rd42;
	mov.u64 	%rd43, 5479;
	st.local.u32 	[%rd6+60], %rd43;
	mov.u64 	%rd44, 5114;
	st.local.u32 	[%rd6+56], %rd44;
	mov.u64 	%rd45, 6210;
	st.local.u32 	[%rd6+68], %rd45;
	mov.u64 	%rd46, 5844;
	st.local.u32 	[%rd6+64], %rd46;
	mov.u64 	%rd47, 6940;
	st.local.u32 	[%rd6+76], %rd47;
	mov.u64 	%rd48, 6575;
	st.local.u32 	[%rd6+72], %rd48;
	mov.u64 	%rd49, 7671;
	st.local.u32 	[%rd6+84], %rd49;
	mov.u64 	%rd50, 7305;
	st.local.u32 	[%rd6+80], %rd50;
	mov.u64 	%rd51, 8401;
	st.local.u32 	[%rd6+92], %rd51;
	mov.u64 	%rd52, 8036;
	st.local.u32 	[%rd6+88], %rd52;
	mov.u64 	%rd53, 9132;
	st.local.u32 	[%rd6+100], %rd53;
	mov.u64 	%rd54, 8766;
	st.local.u32 	[%rd6+96], %rd54;
	mov.u64 	%rd55, 9862;
	st.local.u32 	[%rd6+108], %rd55;
	mov.u64 	%rd56, 9497;
	st.local.u32 	[%rd6+104], %rd56;
	mov.u64 	%rd57, 10593;
	st.local.u32 	[%rd6+116], %rd57;
	mov.u64 	%rd58, 10227;
	st.local.u32 	[%rd6+112], %rd58;
	mov.u64 	%rd59, 11323;
	st.local.u32 	[%rd6+124], %rd59;
	mov.u64 	%rd60, 10958;
	st.local.u32 	[%rd6+120], %rd60;
	mov.u64 	%rd61, 12054;
	st.local.u32 	[%rd6+132], %rd61;
	mov.u64 	%rd62, 11688;
	st.local.u32 	[%rd6+128], %rd62;
	mov.u64 	%rd63, 12784;
	st.local.u32 	[%rd6+140], %rd63;
	mov.u64 	%rd64, 12419;
	st.local.u32 	[%rd6+136], %rd64;
	mov.u64 	%rd65, 13515;
	st.local.u32 	[%rd6+148], %rd65;
	mov.u64 	%rd66, 13149;
	st.local.u32 	[%rd6+144], %rd66;
	mov.u64 	%rd67, 14245;
	st.local.u32 	[%rd6+156], %rd67;
	mov.u64 	%rd68, 13880;
	st.local.u32 	[%rd6+152], %rd68;
	mov.u64 	%rd69, 14976;
	st.local.u32 	[%rd6+164], %rd69;
	mov.u64 	%rd70, 14610;
	st.local.u32 	[%rd6+160], %rd70;
	mov.u64 	%rd71, 15706;
	st.local.u32 	[%rd6+172], %rd71;
	mov.u64 	%rd72, 15341;
	st.local.u32 	[%rd6+168], %rd72;
	mov.u64 	%rd73, 16437;
	st.local.u32 	[%rd6+180], %rd73;
	mov.u64 	%rd74, 16071;
	st.local.u32 	[%rd6+176], %rd74;
	mov.u64 	%rd75, 17167;
	st.local.u32 	[%rd6+188], %rd75;
	mov.u64 	%rd76, 16802;
	st.local.u32 	[%rd6+184], %rd76;
	mov.u64 	%rd77, 17898;
	st.local.u32 	[%rd6+196], %rd77;
	mov.u64 	%rd78, 17532;
	st.local.u32 	[%rd6+192], %rd78;
	mov.u64 	%rd79, 18628;
	st.local.u32 	[%rd6+204], %rd79;
	mov.u64 	%rd80, 18263;
	st.local.u32 	[%rd6+200], %rd80;
	mov.u64 	%rd81, 19359;
	st.local.u32 	[%rd6+212], %rd81;
	mov.u64 	%rd82, 18993;
	st.local.u32 	[%rd6+208], %rd82;
	mov.u64 	%rd83, 20089;
	st.local.u32 	[%rd6+220], %rd83;
	mov.u64 	%rd84, 19724;
	st.local.u32 	[%rd6+216], %rd84;
	mov.u64 	%rd85, 20820;
	st.local.u32 	[%rd6+228], %rd85;
	mov.u64 	%rd86, 20454;
	st.local.u32 	[%rd6+224], %rd86;
	mov.u64 	%rd87, 21550;
	st.local.u32 	[%rd6+236], %rd87;
	mov.u64 	%rd88, 21185;
	st.local.u32 	[%rd6+232], %rd88;
	mov.u64 	%rd89, 22281;
	st.local.u32 	[%rd6+244], %rd89;
	mov.u64 	%rd90, 21915;
	st.local.u32 	[%rd6+240], %rd90;
	mov.u64 	%rd91, 23011;
	st.local.u32 	[%rd6+252], %rd91;
	mov.u64 	%rd92, 22646;
	st.local.u32 	[%rd6+248], %rd92;
	mov.u64 	%rd93, 23742;
	st.local.u32 	[%rd6+260], %rd93;
	mov.u64 	%rd94, 23376;
	st.local.u32 	[%rd6+256], %rd94;
	mov.u64 	%rd95, 24472;
	st.local.u32 	[%rd6+268], %rd95;
	mov.u64 	%rd96, 24107;
	st.local.u32 	[%rd6+264], %rd96;
	mov.u64 	%rd97, 25203;
	st.local.u32 	[%rd6+276], %rd97;
	mov.u64 	%rd98, 24837;
	st.local.u32 	[%rd6+272], %rd98;
	mov.u64 	%rd99, 25933;
	st.local.u32 	[%rd6+284], %rd99;
	mov.u64 	%rd100, 25568;
	st.local.u32 	[%rd6+280], %rd100;
	mov.u64 	%rd101, 26664;
	st.local.u32 	[%rd6+292], %rd101;
	mov.u64 	%rd102, 26298;
	st.local.u32 	[%rd6+288], %rd102;
	mov.u64 	%rd103, 27394;
	st.local.u32 	[%rd6+300], %rd103;
	mov.u64 	%rd104, 27029;
	st.local.u32 	[%rd6+296], %rd104;
	mov.u64 	%rd105, 28125;
	st.local.u32 	[%rd6+308], %rd105;
	mov.u64 	%rd106, 27759;
	st.local.u32 	[%rd6+304], %rd106;
	mov.u64 	%rd107, 28855;
	st.local.u32 	[%rd6+316], %rd107;
	mov.u64 	%rd108, 28490;
	st.local.u32 	[%rd6+312], %rd108;
	mov.u64 	%rd109, 29586;
	st.local.u32 	[%rd6+324], %rd109;
	mov.u64 	%rd110, 29220;
	st.local.u32 	[%rd6+320], %rd110;
	mov.u64 	%rd111, 30316;
	st.local.u32 	[%rd6+332], %rd111;
	mov.u64 	%rd112, 29951;
	st.local.u32 	[%rd6+328], %rd112;
	mov.u64 	%rd113, 31047;
	st.local.u32 	[%rd6+340], %rd113;
	mov.u64 	%rd114, 30681;
	st.local.u32 	[%rd6+336], %rd114;
	mov.u64 	%rd115, 31777;
	st.local.u32 	[%rd6+348], %rd115;
	mov.u64 	%rd116, 31412;
	st.local.u32 	[%rd6+344], %rd116;
	mov.u64 	%rd117, 32508;
	st.local.u32 	[%rd6+356], %rd117;
	mov.u64 	%rd118, 32142;
	st.local.u32 	[%rd6+352], %rd118;
	mov.u64 	%rd119, 33238;
	st.local.u32 	[%rd6+364], %rd119;
	mov.u64 	%rd120, 32873;
	st.local.u32 	[%rd6+360], %rd120;
	mov.u64 	%rd121, 33969;
	st.local.u32 	[%rd6+372], %rd121;
	mov.u64 	%rd122, 33603;
	st.local.u32 	[%rd6+368], %rd122;
	mov.u64 	%rd123, 34699;
	st.local.u32 	[%rd6+380], %rd123;
	mov.u64 	%rd124, 34334;
	st.local.u32 	[%rd6+376], %rd124;
	mov.u64 	%rd125, 35430;
	st.local.u32 	[%rd6+388], %rd125;
	mov.u64 	%rd126, 35064;
	st.local.u32 	[%rd6+384], %rd126;
	mov.u64 	%rd127, 36160;
	st.local.u32 	[%rd6+396], %rd127;
	mov.u64 	%rd128, 35795;
	st.local.u32 	[%rd6+392], %rd128;
	mov.u64 	%rd129, 36891;
	st.local.u32 	[%rd6+404], %rd129;
	mov.u64 	%rd130, 36525;
	st.local.u32 	[%rd6+400], %rd130;
	mov.u64 	%rd131, 37621;
	st.local.u32 	[%rd6+412], %rd131;
	mov.u64 	%rd132, 37256;
	st.local.u32 	[%rd6+408], %rd132;
	mov.u64 	%rd133, 38352;
	st.local.u32 	[%rd6+420], %rd133;
	mov.u64 	%rd134, 37986;
	st.local.u32 	[%rd6+416], %rd134;
	mov.u64 	%rd135, 39082;
	st.local.u32 	[%rd6+428], %rd135;
	mov.u64 	%rd136, 38717;
	st.local.u32 	[%rd6+424], %rd136;
	mov.u64 	%rd137, 39813;
	st.local.u32 	[%rd6+436], %rd137;
	mov.u64 	%rd138, 39447;
	st.local.u32 	[%rd6+432], %rd138;
	mov.u64 	%rd139, 40543;
	st.local.u32 	[%rd6+444], %rd139;
	mov.u64 	%rd140, 40178;
	st.local.u32 	[%rd6+440], %rd140;
	mov.u64 	%rd141, 41274;
	st.local.u32 	[%rd6+452], %rd141;
	mov.u64 	%rd142, 40908;
	st.local.u32 	[%rd6+448], %rd142;
	mov.u64 	%rd143, 42004;
	st.local.u32 	[%rd6+460], %rd143;
	mov.u64 	%rd144, 41639;
	st.local.u32 	[%rd6+456], %rd144;
	mov.u64 	%rd145, 42735;
	st.local.u32 	[%rd6+468], %rd145;
	mov.u64 	%rd146, 42369;
	st.local.u32 	[%rd6+464], %rd146;
	st.local.u32 	[%rd6+476], %rd145;
	mov.u64 	%rd147, 43100;
	st.local.u32 	[%rd6+472], %rd147;
	mov.u32 	%r23, 43830;
	st.local.u32 	[%rd6+480], %r23;
	shl.b64 	%rd148, %rd1, 2;
	add.s64 	%rd149, %rd6, %rd148;
	ld.local.u32 	%r24, [%rd149];
	add.s32 	%r25, %r27, %r4;
	add.s32 	%r26, %r25, %r24;
	st.param.b32	[func_retval0+0], %r5;
	st.param.b32	[func_retval0+4], %r4;
	st.param.b32	[func_retval0+8], %r6;
	st.param.b32	[func_retval0+12], %r26;
	ret;
}

	// .globl	_Z15yearFractionGpu15bondsDateStructS_i
.visible .func  (.param .b64 func_retval0) _Z15yearFractionGpu15bondsDateStructS_i(
	.param .align 4 .b8 _Z15yearFractionGpu15bondsDateStructS_i_param_0[16],
	.param .align 4 .b8 _Z15yearFractionGpu15bondsDateStructS_i_param_1[16],
	.param .b32 _Z15yearFractionGpu15bondsDateStructS_i_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<28>;
	.reg .f64 	%fd<3>;


	ld.param.u32 	%r7, [_Z15yearFractionGpu15bondsDateStructS_i_param_0+12];
	ld.param.u32 	%r6, [_Z15yearFractionGpu15bondsDateStructS_i_param_0+8];
	ld.param.u32 	%r5, [_Z15yearFractionGpu15bondsDateStructS_i_param_0+4];
	ld.param.u32 	%r4, [_Z15yearFractionGpu15bondsDateStructS_i_param_0];
	ld.param.u32 	%r11, [_Z15yearFractionGpu15bondsDateStructS_i_param_1+12];
	ld.param.u32 	%r10, [_Z15yearFractionGpu15bondsDateStructS_i_param_1+8];
	ld.param.u32 	%r9, [_Z15yearFractionGpu15bondsDateStructS_i_param_1+4];
	ld.param.u32 	%r8, [_Z15yearFractionGpu15bondsDateStructS_i_param_1];
	ld.param.u32 	%r12, [_Z15yearFractionGpu15bondsDateStructS_i_param_2];
	setp.eq.s32	%p1, %r12, 0;
	@%p1 bra 	BB5_2;

	sub.s32 	%r27, %r11, %r7;
	bra.uni 	BB5_3;

BB5_2:
	setp.lt.s32	%p2, %r5, 30;
	setp.eq.s32	%p3, %r9, 31;
	and.pred  	%p4, %p3, %p2;
	selp.b32	%r13, 1, %r9, %p4;
	selp.u32	%r14, 1, 0, %p4;
	sub.s32 	%r15, %r10, %r6;
	sub.s32 	%r16, %r8, %r4;
	add.s32 	%r17, %r16, %r14;
	mul.lo.s32 	%r18, %r17, 30;
	mov.u32 	%r19, 30;
	sub.s32 	%r20, %r19, %r5;
	mov.u32 	%r21, 0;
	max.s32 	%r22, %r21, %r20;
	min.s32 	%r23, %r19, %r13;
	mad.lo.s32 	%r24, %r15, 360, %r18;
	add.s32 	%r25, %r24, %r22;
	add.s32 	%r26, %r25, %r23;
	add.s32 	%r27, %r26, -30;

BB5_3:
	cvt.rn.f64.s32	%fd1, %r27;
	div.rn.f64 	%fd2, %fd1, 0d4076800000000000;
	st.param.f64	[func_retval0+0], %fd2;
	ret;
}

	// .globl	_Z11dayCountGpu15bondsDateStructS_i
.visible .func  (.param .b32 func_retval0) _Z11dayCountGpu15bondsDateStructS_i(
	.param .align 4 .b8 _Z11dayCountGpu15bondsDateStructS_i_param_0[16],
	.param .align 4 .b8 _Z11dayCountGpu15bondsDateStructS_i_param_1[16],
	.param .b32 _Z11dayCountGpu15bondsDateStructS_i_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<27>;


	ld.param.u32 	%r7, [_Z11dayCountGpu15bondsDateStructS_i_param_0+12];
	ld.param.u32 	%r6, [_Z11dayCountGpu15bondsDateStructS_i_param_0+8];
	ld.param.u32 	%r5, [_Z11dayCountGpu15bondsDateStructS_i_param_0+4];
	ld.param.u32 	%r4, [_Z11dayCountGpu15bondsDateStructS_i_param_0];
	ld.param.u32 	%r11, [_Z11dayCountGpu15bondsDateStructS_i_param_1+12];
	ld.param.u32 	%r10, [_Z11dayCountGpu15bondsDateStructS_i_param_1+8];
	ld.param.u32 	%r9, [_Z11dayCountGpu15bondsDateStructS_i_param_1+4];
	ld.param.u32 	%r8, [_Z11dayCountGpu15bondsDateStructS_i_param_1];
	ld.param.u32 	%r12, [_Z11dayCountGpu15bondsDateStructS_i_param_2];
	setp.eq.s32	%p1, %r12, 0;
	@%p1 bra 	BB6_2;

	sub.s32 	%r26, %r11, %r7;
	bra.uni 	BB6_3;

BB6_2:
	setp.lt.s32	%p2, %r5, 30;
	setp.eq.s32	%p3, %r9, 31;
	and.pred  	%p4, %p3, %p2;
	selp.b32	%r13, 1, %r9, %p4;
	selp.u32	%r14, 1, 0, %p4;
	sub.s32 	%r15, %r10, %r6;
	sub.s32 	%r16, %r8, %r4;
	add.s32 	%r17, %r16, %r14;
	mov.u32 	%r18, 30;
	sub.s32 	%r19, %r18, %r5;
	mov.u32 	%r20, 0;
	max.s32 	%r21, %r20, %r19;
	min.s32 	%r22, %r18, %r13;
	mad.lo.s32 	%r23, %r15, 360, %r21;
	add.s32 	%r24, %r23, -30;
	mad.lo.s32 	%r25, %r17, 30, %r24;
	add.s32 	%r26, %r25, %r22;

BB6_3:
	st.param.b32	[func_retval0+0], %r26;
	ret;
}

	// .globl	_Z17couponNotionalGpuv
.visible .func  (.param .b64 func_retval0) _Z17couponNotionalGpuv(

)
{
	.reg .f64 	%fd<2>;


	mov.f64 	%fd1, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd1;
	ret;
}

	// .globl	_Z15bondNotionalGpuv
.visible .func  (.param .b64 func_retval0) _Z15bondNotionalGpuv(

)
{
	.reg .f64 	%fd<2>;


	mov.f64 	%fd1, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd1;
	ret;
}

	// .globl	_Z25fixedRateCouponNominalGpuv
.visible .func  (.param .b64 func_retval0) _Z25fixedRateCouponNominalGpuv(

)
{
	.reg .f64 	%fd<2>;


	mov.f64 	%fd1, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd1;
	ret;
}

	// .globl	_Z19eventHasOccurredGpu15bondsDateStructS_
.visible .func  (.param .b32 func_retval0) _Z19eventHasOccurredGpu15bondsDateStructS_(
	.param .align 4 .b8 _Z19eventHasOccurredGpu15bondsDateStructS__param_0[16],
	.param .align 4 .b8 _Z19eventHasOccurredGpu15bondsDateStructS__param_1[16]
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;


	ld.param.u32 	%r1, [_Z19eventHasOccurredGpu15bondsDateStructS__param_0+12];
	ld.param.u32 	%r2, [_Z19eventHasOccurredGpu15bondsDateStructS__param_1+12];
	setp.gt.s32	%p1, %r2, %r1;
	selp.u32	%r3, 1, 0, %p1;
	st.param.b32	[func_retval0+0], %r3;
	ret;
}

	// .globl	_Z22cashFlowHasOccurredGpu15bondsDateStructS_
.visible .func  (.param .b32 func_retval0) _Z22cashFlowHasOccurredGpu15bondsDateStructS_(
	.param .align 4 .b8 _Z22cashFlowHasOccurredGpu15bondsDateStructS__param_0[16],
	.param .align 4 .b8 _Z22cashFlowHasOccurredGpu15bondsDateStructS__param_1[16]
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;


	ld.param.u32 	%r1, [_Z22cashFlowHasOccurredGpu15bondsDateStructS__param_0+12];
	ld.param.u32 	%r2, [_Z22cashFlowHasOccurredGpu15bondsDateStructS__param_1+12];
	setp.gt.s32	%p1, %r2, %r1;
	selp.u32	%r3, 1, 0, %p1;
	st.param.b32	[func_retval0+0], %r3;
	ret;
}

	// .globl	_Z14advanceDateGpu15bondsDateStructi
.visible .func  (.param .align 4 .b8 func_retval0[16]) _Z14advanceDateGpu15bondsDateStructi(
	.param .align 4 .b8 _Z14advanceDateGpu15bondsDateStructi_param_0[16],
	.param .b32 _Z14advanceDateGpu15bondsDateStructi_param_1
)
{
	.local .align 4 .b8 	__local_depot12[536];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<166>;


	mov.u64 	%rd165, __local_depot12;
	cvta.local.u64 	%SP, %rd165;
	ld.param.u32 	%r51, [_Z14advanceDateGpu15bondsDateStructi_param_0+8];
	ld.param.u32 	%r23, [_Z14advanceDateGpu15bondsDateStructi_param_0+4];
	ld.param.u32 	%r22, [_Z14advanceDateGpu15bondsDateStructi_param_0];
	ld.param.u32 	%r26, [_Z14advanceDateGpu15bondsDateStructi_param_1];
	add.s32 	%r52, %r22, %r26;
	setp.lt.s32	%p1, %r52, 13;
	@%p1 bra 	BB12_2;

BB12_1:
	add.s32 	%r51, %r51, 1;
	add.s32 	%r52, %r52, -12;
	setp.gt.s32	%p2, %r52, 12;
	@%p2 bra 	BB12_1;

BB12_2:
	setp.gt.s32	%p3, %r52, 0;
	@%p3 bra 	BB12_4;

BB12_3:
	add.s32 	%r51, %r51, -1;
	add.s32 	%r52, %r52, 12;
	setp.lt.s32	%p4, %r52, 1;
	@%p4 bra 	BB12_3;

BB12_4:
	add.u64 	%rd7, %SP, 52;
	cvta.to.local.u64 	%rd8, %rd7;
	mov.u64 	%rd9, 0;
	st.local.u8 	[%rd8+7], %rd9;
	st.local.u8 	[%rd8+6], %rd9;
	st.local.u8 	[%rd8+5], %rd9;
	mov.u64 	%rd10, 1;
	st.local.u8 	[%rd8+4], %rd10;
	st.local.u8 	[%rd8+3], %rd9;
	st.local.u8 	[%rd8+2], %rd9;
	st.local.u8 	[%rd8+1], %rd9;
	st.local.u8 	[%rd8], %rd10;
	st.local.u8 	[%rd8+15], %rd9;
	st.local.u8 	[%rd8+14], %rd9;
	st.local.u8 	[%rd8+13], %rd9;
	st.local.u8 	[%rd8+12], %rd10;
	st.local.u8 	[%rd8+11], %rd9;
	st.local.u8 	[%rd8+10], %rd9;
	st.local.u8 	[%rd8+9], %rd9;
	st.local.u8 	[%rd8+8], %rd10;
	st.local.u8 	[%rd8+23], %rd9;
	st.local.u8 	[%rd8+22], %rd9;
	st.local.u8 	[%rd8+21], %rd9;
	st.local.u8 	[%rd8+20], %rd10;
	st.local.u8 	[%rd8+19], %rd9;
	st.local.u8 	[%rd8+18], %rd9;
	st.local.u8 	[%rd8+17], %rd9;
	st.local.u8 	[%rd8+16], %rd10;
	st.local.u8 	[%rd8+31], %rd9;
	st.local.u8 	[%rd8+30], %rd9;
	st.local.u8 	[%rd8+29], %rd9;
	st.local.u8 	[%rd8+28], %rd10;
	st.local.u8 	[%rd8+27], %rd9;
	st.local.u8 	[%rd8+26], %rd9;
	st.local.u8 	[%rd8+25], %rd9;
	st.local.u8 	[%rd8+24], %rd10;
	st.local.u8 	[%rd8+39], %rd9;
	st.local.u8 	[%rd8+38], %rd9;
	st.local.u8 	[%rd8+37], %rd9;
	st.local.u8 	[%rd8+36], %rd10;
	st.local.u8 	[%rd8+35], %rd9;
	st.local.u8 	[%rd8+34], %rd9;
	st.local.u8 	[%rd8+33], %rd9;
	st.local.u8 	[%rd8+32], %rd10;
	st.local.u8 	[%rd8+47], %rd9;
	st.local.u8 	[%rd8+46], %rd9;
	st.local.u8 	[%rd8+45], %rd9;
	st.local.u8 	[%rd8+44], %rd10;
	st.local.u8 	[%rd8+43], %rd9;
	st.local.u8 	[%rd8+42], %rd9;
	st.local.u8 	[%rd8+41], %rd9;
	st.local.u8 	[%rd8+40], %rd10;
	st.local.u8 	[%rd8+55], %rd9;
	st.local.u8 	[%rd8+54], %rd9;
	st.local.u8 	[%rd8+53], %rd9;
	st.local.u8 	[%rd8+52], %rd10;
	st.local.u8 	[%rd8+51], %rd9;
	st.local.u8 	[%rd8+50], %rd9;
	st.local.u8 	[%rd8+49], %rd9;
	st.local.u8 	[%rd8+48], %rd10;
	st.local.u8 	[%rd8+63], %rd9;
	st.local.u8 	[%rd8+62], %rd9;
	st.local.u8 	[%rd8+61], %rd9;
	st.local.u8 	[%rd8+60], %rd10;
	st.local.u8 	[%rd8+59], %rd9;
	st.local.u8 	[%rd8+58], %rd9;
	st.local.u8 	[%rd8+57], %rd9;
	st.local.u8 	[%rd8+56], %rd10;
	st.local.u8 	[%rd8+71], %rd9;
	st.local.u8 	[%rd8+70], %rd9;
	st.local.u8 	[%rd8+69], %rd9;
	st.local.u8 	[%rd8+68], %rd10;
	st.local.u8 	[%rd8+67], %rd9;
	st.local.u8 	[%rd8+66], %rd9;
	st.local.u8 	[%rd8+65], %rd9;
	st.local.u8 	[%rd8+64], %rd10;
	st.local.u8 	[%rd8+79], %rd9;
	st.local.u8 	[%rd8+78], %rd9;
	st.local.u8 	[%rd8+77], %rd9;
	st.local.u8 	[%rd8+76], %rd10;
	st.local.u8 	[%rd8+75], %rd9;
	st.local.u8 	[%rd8+74], %rd9;
	st.local.u8 	[%rd8+73], %rd9;
	st.local.u8 	[%rd8+72], %rd10;
	st.local.u8 	[%rd8+87], %rd9;
	st.local.u8 	[%rd8+86], %rd9;
	st.local.u8 	[%rd8+85], %rd9;
	st.local.u8 	[%rd8+84], %rd10;
	st.local.u8 	[%rd8+83], %rd9;
	st.local.u8 	[%rd8+82], %rd9;
	st.local.u8 	[%rd8+81], %rd9;
	st.local.u8 	[%rd8+80], %rd10;
	st.local.u8 	[%rd8+95], %rd9;
	st.local.u8 	[%rd8+94], %rd9;
	st.local.u8 	[%rd8+93], %rd9;
	st.local.u8 	[%rd8+92], %rd10;
	st.local.u8 	[%rd8+91], %rd9;
	st.local.u8 	[%rd8+90], %rd9;
	st.local.u8 	[%rd8+89], %rd9;
	st.local.u8 	[%rd8+88], %rd10;
	st.local.u8 	[%rd8+103], %rd9;
	st.local.u8 	[%rd8+102], %rd9;
	st.local.u8 	[%rd8+101], %rd9;
	st.local.u8 	[%rd8+100], %rd10;
	st.local.u8 	[%rd8+99], %rd9;
	st.local.u8 	[%rd8+98], %rd9;
	st.local.u8 	[%rd8+97], %rd9;
	st.local.u8 	[%rd8+96], %rd10;
	st.local.u8 	[%rd8+111], %rd9;
	st.local.u8 	[%rd8+110], %rd9;
	st.local.u8 	[%rd8+109], %rd9;
	st.local.u8 	[%rd8+108], %rd10;
	st.local.u8 	[%rd8+107], %rd9;
	st.local.u8 	[%rd8+106], %rd9;
	st.local.u8 	[%rd8+105], %rd9;
	st.local.u8 	[%rd8+104], %rd10;
	st.local.u8 	[%rd8+119], %rd9;
	st.local.u8 	[%rd8+118], %rd9;
	st.local.u8 	[%rd8+117], %rd9;
	st.local.u8 	[%rd8+116], %rd10;
	st.local.u8 	[%rd8+115], %rd9;
	st.local.u8 	[%rd8+114], %rd9;
	st.local.u8 	[%rd8+113], %rd9;
	st.local.u8 	[%rd8+112], %rd10;
	mov.u16 	%rs1, 1;
	st.local.u8 	[%rd8+120], %rs1;
	add.s32 	%r27, %r51, -1900;
	cvt.s64.s32	%rd11, %r27;
	add.s64 	%rd1, %rd8, %rd11;
	ld.local.u8 	%rs2, [%rd1];
	mov.u32 	%r28, 31;
	st.local.u32 	[%rd8], %r28;
	mov.u32 	%r29, 28;
	st.local.u32 	[%rd8+4], %r29;
	st.local.u32 	[%rd8+8], %r28;
	mov.u32 	%r30, 30;
	st.local.u32 	[%rd8+12], %r30;
	st.local.u32 	[%rd8+16], %r28;
	st.local.u32 	[%rd8+20], %r30;
	st.local.u32 	[%rd8+24], %r28;
	st.local.u32 	[%rd8+28], %r28;
	st.local.u32 	[%rd8+32], %r30;
	st.local.u32 	[%rd8+36], %r28;
	st.local.u32 	[%rd8+40], %r30;
	st.local.u32 	[%rd8+44], %r28;
	add.u64 	%rd13, %SP, 0;
	cvta.to.local.u64 	%rd3, %rd13;
	mov.u64 	%rd14, 29;
	st.local.u32 	[%rd3+4], %rd14;
	mov.u64 	%rd15, 31;
	st.local.u32 	[%rd3], %rd15;
	mov.u64 	%rd16, 30;
	st.local.u32 	[%rd3+12], %rd16;
	st.local.u32 	[%rd3+8], %rd15;
	st.local.u32 	[%rd3+20], %rd16;
	st.local.u32 	[%rd3+16], %rd15;
	st.local.u32 	[%rd3+28], %rd15;
	st.local.u32 	[%rd3+24], %rd15;
	st.local.u32 	[%rd3+36], %rd15;
	st.local.u32 	[%rd3+32], %rd16;
	st.local.u32 	[%rd3+44], %rd15;
	st.local.u32 	[%rd3+40], %rd16;
	setp.eq.s16	%p5, %rs2, 0;
	add.s32 	%r31, %r52, -1;
	cvt.s64.s32	%rd4, %r31;
	@%p5 bra 	BB12_6;

	shl.b64 	%rd17, %rd4, 2;
	add.s64 	%rd18, %rd3, %rd17;
	ld.local.u32 	%r53, [%rd18];
	bra.uni 	BB12_7;

BB12_6:
	shl.b64 	%rd19, %rd4, 2;
	add.s64 	%rd20, %rd8, %rd19;
	ld.local.u32 	%r53, [%rd20];

BB12_7:
	min.s32 	%r18, %r53, %r23;
	st.local.u8 	[%rd8+7], %rd9;
	st.local.u8 	[%rd8+6], %rd9;
	st.local.u8 	[%rd8+5], %rd9;
	st.local.u8 	[%rd8+4], %rd10;
	st.local.u8 	[%rd8+3], %rd9;
	st.local.u8 	[%rd8+2], %rd9;
	st.local.u8 	[%rd8+1], %rd9;
	st.local.u8 	[%rd8], %rd10;
	st.local.u8 	[%rd8+15], %rd9;
	st.local.u8 	[%rd8+14], %rd9;
	st.local.u8 	[%rd8+13], %rd9;
	st.local.u8 	[%rd8+12], %rd10;
	st.local.u8 	[%rd8+11], %rd9;
	st.local.u8 	[%rd8+10], %rd9;
	st.local.u8 	[%rd8+9], %rd9;
	st.local.u8 	[%rd8+8], %rd10;
	st.local.u8 	[%rd8+23], %rd9;
	st.local.u8 	[%rd8+22], %rd9;
	st.local.u8 	[%rd8+21], %rd9;
	st.local.u8 	[%rd8+20], %rd10;
	st.local.u8 	[%rd8+19], %rd9;
	st.local.u8 	[%rd8+18], %rd9;
	st.local.u8 	[%rd8+17], %rd9;
	st.local.u8 	[%rd8+16], %rd10;
	st.local.u8 	[%rd8+31], %rd9;
	st.local.u8 	[%rd8+30], %rd9;
	st.local.u8 	[%rd8+29], %rd9;
	st.local.u8 	[%rd8+28], %rd10;
	st.local.u8 	[%rd8+27], %rd9;
	st.local.u8 	[%rd8+26], %rd9;
	st.local.u8 	[%rd8+25], %rd9;
	st.local.u8 	[%rd8+24], %rd10;
	st.local.u8 	[%rd8+39], %rd9;
	st.local.u8 	[%rd8+38], %rd9;
	st.local.u8 	[%rd8+37], %rd9;
	st.local.u8 	[%rd8+36], %rd10;
	st.local.u8 	[%rd8+35], %rd9;
	st.local.u8 	[%rd8+34], %rd9;
	st.local.u8 	[%rd8+33], %rd9;
	st.local.u8 	[%rd8+32], %rd10;
	st.local.u8 	[%rd8+47], %rd9;
	st.local.u8 	[%rd8+46], %rd9;
	st.local.u8 	[%rd8+45], %rd9;
	st.local.u8 	[%rd8+44], %rd10;
	st.local.u8 	[%rd8+43], %rd9;
	st.local.u8 	[%rd8+42], %rd9;
	st.local.u8 	[%rd8+41], %rd9;
	st.local.u8 	[%rd8+40], %rd10;
	st.local.u8 	[%rd8+55], %rd9;
	st.local.u8 	[%rd8+54], %rd9;
	st.local.u8 	[%rd8+53], %rd9;
	st.local.u8 	[%rd8+52], %rd10;
	st.local.u8 	[%rd8+51], %rd9;
	st.local.u8 	[%rd8+50], %rd9;
	st.local.u8 	[%rd8+49], %rd9;
	st.local.u8 	[%rd8+48], %rd10;
	st.local.u8 	[%rd8+63], %rd9;
	st.local.u8 	[%rd8+62], %rd9;
	st.local.u8 	[%rd8+61], %rd9;
	st.local.u8 	[%rd8+60], %rd10;
	st.local.u8 	[%rd8+59], %rd9;
	st.local.u8 	[%rd8+58], %rd9;
	st.local.u8 	[%rd8+57], %rd9;
	st.local.u8 	[%rd8+56], %rd10;
	st.local.u8 	[%rd8+71], %rd9;
	st.local.u8 	[%rd8+70], %rd9;
	st.local.u8 	[%rd8+69], %rd9;
	st.local.u8 	[%rd8+68], %rd10;
	st.local.u8 	[%rd8+67], %rd9;
	st.local.u8 	[%rd8+66], %rd9;
	st.local.u8 	[%rd8+65], %rd9;
	st.local.u8 	[%rd8+64], %rd10;
	st.local.u8 	[%rd8+79], %rd9;
	st.local.u8 	[%rd8+78], %rd9;
	st.local.u8 	[%rd8+77], %rd9;
	st.local.u8 	[%rd8+76], %rd10;
	st.local.u8 	[%rd8+75], %rd9;
	st.local.u8 	[%rd8+74], %rd9;
	st.local.u8 	[%rd8+73], %rd9;
	st.local.u8 	[%rd8+72], %rd10;
	st.local.u8 	[%rd8+87], %rd9;
	st.local.u8 	[%rd8+86], %rd9;
	st.local.u8 	[%rd8+85], %rd9;
	st.local.u8 	[%rd8+84], %rd10;
	st.local.u8 	[%rd8+83], %rd9;
	st.local.u8 	[%rd8+82], %rd9;
	st.local.u8 	[%rd8+81], %rd9;
	st.local.u8 	[%rd8+80], %rd10;
	st.local.u8 	[%rd8+95], %rd9;
	st.local.u8 	[%rd8+94], %rd9;
	st.local.u8 	[%rd8+93], %rd9;
	st.local.u8 	[%rd8+92], %rd10;
	st.local.u8 	[%rd8+91], %rd9;
	st.local.u8 	[%rd8+90], %rd9;
	st.local.u8 	[%rd8+89], %rd9;
	st.local.u8 	[%rd8+88], %rd10;
	st.local.u8 	[%rd8+103], %rd9;
	st.local.u8 	[%rd8+102], %rd9;
	st.local.u8 	[%rd8+101], %rd9;
	st.local.u8 	[%rd8+100], %rd10;
	st.local.u8 	[%rd8+99], %rd9;
	st.local.u8 	[%rd8+98], %rd9;
	st.local.u8 	[%rd8+97], %rd9;
	st.local.u8 	[%rd8+96], %rd10;
	st.local.u8 	[%rd8+111], %rd9;
	st.local.u8 	[%rd8+110], %rd9;
	st.local.u8 	[%rd8+109], %rd9;
	st.local.u8 	[%rd8+108], %rd10;
	st.local.u8 	[%rd8+107], %rd9;
	st.local.u8 	[%rd8+106], %rd9;
	st.local.u8 	[%rd8+105], %rd9;
	st.local.u8 	[%rd8+104], %rd10;
	st.local.u8 	[%rd8+119], %rd9;
	st.local.u8 	[%rd8+118], %rd9;
	st.local.u8 	[%rd8+117], %rd9;
	st.local.u8 	[%rd8+116], %rd10;
	st.local.u8 	[%rd8+115], %rd9;
	st.local.u8 	[%rd8+114], %rd9;
	st.local.u8 	[%rd8+113], %rd9;
	st.local.u8 	[%rd8+112], %rd10;
	st.local.u8 	[%rd8+120], %rs1;
	ld.local.u8 	%rs4, [%rd1];
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	st.local.u32 	[%rd3+4], %r28;
	mov.u32 	%r34, 59;
	st.local.u32 	[%rd3+8], %r34;
	mov.u32 	%r35, 90;
	st.local.u32 	[%rd3+12], %r35;
	mov.u32 	%r36, 120;
	st.local.u32 	[%rd3+16], %r36;
	mov.u32 	%r37, 151;
	st.local.u32 	[%rd3+20], %r37;
	mov.u32 	%r38, 181;
	st.local.u32 	[%rd3+24], %r38;
	mov.u32 	%r39, 212;
	st.local.u32 	[%rd3+28], %r39;
	mov.u32 	%r40, 243;
	st.local.u32 	[%rd3+32], %r40;
	mov.u32 	%r41, 273;
	st.local.u32 	[%rd3+36], %r41;
	mov.u32 	%r42, 304;
	st.local.u32 	[%rd3+40], %r42;
	mov.u32 	%r43, 334;
	st.local.u32 	[%rd3+44], %r43;
	mov.u32 	%r44, 365;
	st.local.u32 	[%rd3+48], %r44;
	st.local.u32 	[%rd8+4], %rd15;
	st.local.u32 	[%rd8], %rd9;
	mov.u64 	%rd28, 91;
	st.local.u32 	[%rd8+12], %rd28;
	mov.u64 	%rd29, 60;
	st.local.u32 	[%rd8+8], %rd29;
	mov.u64 	%rd30, 152;
	st.local.u32 	[%rd8+20], %rd30;
	mov.u64 	%rd31, 121;
	st.local.u32 	[%rd8+16], %rd31;
	mov.u64 	%rd32, 213;
	st.local.u32 	[%rd8+28], %rd32;
	mov.u64 	%rd33, 182;
	st.local.u32 	[%rd8+24], %rd33;
	mov.u64 	%rd34, 274;
	st.local.u32 	[%rd8+36], %rd34;
	mov.u64 	%rd35, 244;
	st.local.u32 	[%rd8+32], %rd35;
	mov.u64 	%rd36, 335;
	st.local.u32 	[%rd8+44], %rd36;
	mov.u64 	%rd37, 305;
	st.local.u32 	[%rd8+40], %rd37;
	mov.u32 	%r45, 366;
	st.local.u32 	[%rd8+48], %r45;
	setp.eq.s16	%p6, %rs4, 0;
	@%p6 bra 	BB12_9;

	shl.b64 	%rd38, %rd4, 2;
	add.s64 	%rd39, %rd8, %rd38;
	ld.local.u32 	%r54, [%rd39];
	bra.uni 	BB12_10;

BB12_9:
	shl.b64 	%rd40, %rd4, 2;
	add.s64 	%rd41, %rd3, %rd40;
	ld.local.u32 	%r54, [%rd41];

BB12_10:
	mov.u64 	%rd44, 366;
	st.local.u32 	[%rd8+4], %rd44;
	st.local.u32 	[%rd8], %rd9;
	mov.u64 	%rd46, 1096;
	st.local.u32 	[%rd8+12], %rd46;
	mov.u64 	%rd47, 731;
	st.local.u32 	[%rd8+8], %rd47;
	mov.u64 	%rd48, 1827;
	st.local.u32 	[%rd8+20], %rd48;
	mov.u64 	%rd49, 1461;
	st.local.u32 	[%rd8+16], %rd49;
	mov.u64 	%rd50, 2557;
	st.local.u32 	[%rd8+28], %rd50;
	mov.u64 	%rd51, 2192;
	st.local.u32 	[%rd8+24], %rd51;
	mov.u64 	%rd52, 3288;
	st.local.u32 	[%rd8+36], %rd52;
	mov.u64 	%rd53, 2922;
	st.local.u32 	[%rd8+32], %rd53;
	mov.u64 	%rd54, 4018;
	st.local.u32 	[%rd8+44], %rd54;
	mov.u64 	%rd55, 3653;
	st.local.u32 	[%rd8+40], %rd55;
	mov.u64 	%rd56, 4749;
	st.local.u32 	[%rd8+52], %rd56;
	mov.u64 	%rd57, 4383;
	st.local.u32 	[%rd8+48], %rd57;
	mov.u64 	%rd58, 5479;
	st.local.u32 	[%rd8+60], %rd58;
	mov.u64 	%rd59, 5114;
	st.local.u32 	[%rd8+56], %rd59;
	mov.u64 	%rd60, 6210;
	st.local.u32 	[%rd8+68], %rd60;
	mov.u64 	%rd61, 5844;
	st.local.u32 	[%rd8+64], %rd61;
	mov.u64 	%rd62, 6940;
	st.local.u32 	[%rd8+76], %rd62;
	mov.u64 	%rd63, 6575;
	st.local.u32 	[%rd8+72], %rd63;
	mov.u64 	%rd64, 7671;
	st.local.u32 	[%rd8+84], %rd64;
	mov.u64 	%rd65, 7305;
	st.local.u32 	[%rd8+80], %rd65;
	mov.u64 	%rd66, 8401;
	st.local.u32 	[%rd8+92], %rd66;
	mov.u64 	%rd67, 8036;
	st.local.u32 	[%rd8+88], %rd67;
	mov.u64 	%rd68, 9132;
	st.local.u32 	[%rd8+100], %rd68;
	mov.u64 	%rd69, 8766;
	st.local.u32 	[%rd8+96], %rd69;
	mov.u64 	%rd70, 9862;
	st.local.u32 	[%rd8+108], %rd70;
	mov.u64 	%rd71, 9497;
	st.local.u32 	[%rd8+104], %rd71;
	mov.u64 	%rd72, 10593;
	st.local.u32 	[%rd8+116], %rd72;
	mov.u64 	%rd73, 10227;
	st.local.u32 	[%rd8+112], %rd73;
	mov.u64 	%rd74, 11323;
	st.local.u32 	[%rd8+124], %rd74;
	mov.u64 	%rd75, 10958;
	st.local.u32 	[%rd8+120], %rd75;
	mov.u64 	%rd76, 12054;
	st.local.u32 	[%rd8+132], %rd76;
	mov.u64 	%rd77, 11688;
	st.local.u32 	[%rd8+128], %rd77;
	mov.u64 	%rd78, 12784;
	st.local.u32 	[%rd8+140], %rd78;
	mov.u64 	%rd79, 12419;
	st.local.u32 	[%rd8+136], %rd79;
	mov.u64 	%rd80, 13515;
	st.local.u32 	[%rd8+148], %rd80;
	mov.u64 	%rd81, 13149;
	st.local.u32 	[%rd8+144], %rd81;
	mov.u64 	%rd82, 14245;
	st.local.u32 	[%rd8+156], %rd82;
	mov.u64 	%rd83, 13880;
	st.local.u32 	[%rd8+152], %rd83;
	mov.u64 	%rd84, 14976;
	st.local.u32 	[%rd8+164], %rd84;
	mov.u64 	%rd85, 14610;
	st.local.u32 	[%rd8+160], %rd85;
	mov.u64 	%rd86, 15706;
	st.local.u32 	[%rd8+172], %rd86;
	mov.u64 	%rd87, 15341;
	st.local.u32 	[%rd8+168], %rd87;
	mov.u64 	%rd88, 16437;
	st.local.u32 	[%rd8+180], %rd88;
	mov.u64 	%rd89, 16071;
	st.local.u32 	[%rd8+176], %rd89;
	mov.u64 	%rd90, 17167;
	st.local.u32 	[%rd8+188], %rd90;
	mov.u64 	%rd91, 16802;
	st.local.u32 	[%rd8+184], %rd91;
	mov.u64 	%rd92, 17898;
	st.local.u32 	[%rd8+196], %rd92;
	mov.u64 	%rd93, 17532;
	st.local.u32 	[%rd8+192], %rd93;
	mov.u64 	%rd94, 18628;
	st.local.u32 	[%rd8+204], %rd94;
	mov.u64 	%rd95, 18263;
	st.local.u32 	[%rd8+200], %rd95;
	mov.u64 	%rd96, 19359;
	st.local.u32 	[%rd8+212], %rd96;
	mov.u64 	%rd97, 18993;
	st.local.u32 	[%rd8+208], %rd97;
	mov.u64 	%rd98, 20089;
	st.local.u32 	[%rd8+220], %rd98;
	mov.u64 	%rd99, 19724;
	st.local.u32 	[%rd8+216], %rd99;
	mov.u64 	%rd100, 20820;
	st.local.u32 	[%rd8+228], %rd100;
	mov.u64 	%rd101, 20454;
	st.local.u32 	[%rd8+224], %rd101;
	mov.u64 	%rd102, 21550;
	st.local.u32 	[%rd8+236], %rd102;
	mov.u64 	%rd103, 21185;
	st.local.u32 	[%rd8+232], %rd103;
	mov.u64 	%rd104, 22281;
	st.local.u32 	[%rd8+244], %rd104;
	mov.u64 	%rd105, 21915;
	st.local.u32 	[%rd8+240], %rd105;
	mov.u64 	%rd106, 23011;
	st.local.u32 	[%rd8+252], %rd106;
	mov.u64 	%rd107, 22646;
	st.local.u32 	[%rd8+248], %rd107;
	mov.u64 	%rd108, 23742;
	st.local.u32 	[%rd8+260], %rd108;
	mov.u64 	%rd109, 23376;
	st.local.u32 	[%rd8+256], %rd109;
	mov.u64 	%rd110, 24472;
	st.local.u32 	[%rd8+268], %rd110;
	mov.u64 	%rd111, 24107;
	st.local.u32 	[%rd8+264], %rd111;
	mov.u64 	%rd112, 25203;
	st.local.u32 	[%rd8+276], %rd112;
	mov.u64 	%rd113, 24837;
	st.local.u32 	[%rd8+272], %rd113;
	mov.u64 	%rd114, 25933;
	st.local.u32 	[%rd8+284], %rd114;
	mov.u64 	%rd115, 25568;
	st.local.u32 	[%rd8+280], %rd115;
	mov.u64 	%rd116, 26664;
	st.local.u32 	[%rd8+292], %rd116;
	mov.u64 	%rd117, 26298;
	st.local.u32 	[%rd8+288], %rd117;
	mov.u64 	%rd118, 27394;
	st.local.u32 	[%rd8+300], %rd118;
	mov.u64 	%rd119, 27029;
	st.local.u32 	[%rd8+296], %rd119;
	mov.u64 	%rd120, 28125;
	st.local.u32 	[%rd8+308], %rd120;
	mov.u64 	%rd121, 27759;
	st.local.u32 	[%rd8+304], %rd121;
	mov.u64 	%rd122, 28855;
	st.local.u32 	[%rd8+316], %rd122;
	mov.u64 	%rd123, 28490;
	st.local.u32 	[%rd8+312], %rd123;
	mov.u64 	%rd124, 29586;
	st.local.u32 	[%rd8+324], %rd124;
	mov.u64 	%rd125, 29220;
	st.local.u32 	[%rd8+320], %rd125;
	mov.u64 	%rd126, 30316;
	st.local.u32 	[%rd8+332], %rd126;
	mov.u64 	%rd127, 29951;
	st.local.u32 	[%rd8+328], %rd127;
	mov.u64 	%rd128, 31047;
	st.local.u32 	[%rd8+340], %rd128;
	mov.u64 	%rd129, 30681;
	st.local.u32 	[%rd8+336], %rd129;
	mov.u64 	%rd130, 31777;
	st.local.u32 	[%rd8+348], %rd130;
	mov.u64 	%rd131, 31412;
	st.local.u32 	[%rd8+344], %rd131;
	mov.u64 	%rd132, 32508;
	st.local.u32 	[%rd8+356], %rd132;
	mov.u64 	%rd133, 32142;
	st.local.u32 	[%rd8+352], %rd133;
	mov.u64 	%rd134, 33238;
	st.local.u32 	[%rd8+364], %rd134;
	mov.u64 	%rd135, 32873;
	st.local.u32 	[%rd8+360], %rd135;
	mov.u64 	%rd136, 33969;
	st.local.u32 	[%rd8+372], %rd136;
	mov.u64 	%rd137, 33603;
	st.local.u32 	[%rd8+368], %rd137;
	mov.u64 	%rd138, 34699;
	st.local.u32 	[%rd8+380], %rd138;
	mov.u64 	%rd139, 34334;
	st.local.u32 	[%rd8+376], %rd139;
	mov.u64 	%rd140, 35430;
	st.local.u32 	[%rd8+388], %rd140;
	mov.u64 	%rd141, 35064;
	st.local.u32 	[%rd8+384], %rd141;
	mov.u64 	%rd142, 36160;
	st.local.u32 	[%rd8+396], %rd142;
	mov.u64 	%rd143, 35795;
	st.local.u32 	[%rd8+392], %rd143;
	mov.u64 	%rd144, 36891;
	st.local.u32 	[%rd8+404], %rd144;
	mov.u64 	%rd145, 36525;
	st.local.u32 	[%rd8+400], %rd145;
	mov.u64 	%rd146, 37621;
	st.local.u32 	[%rd8+412], %rd146;
	mov.u64 	%rd147, 37256;
	st.local.u32 	[%rd8+408], %rd147;
	mov.u64 	%rd148, 38352;
	st.local.u32 	[%rd8+420], %rd148;
	mov.u64 	%rd149, 37986;
	st.local.u32 	[%rd8+416], %rd149;
	mov.u64 	%rd150, 39082;
	st.local.u32 	[%rd8+428], %rd150;
	mov.u64 	%rd151, 38717;
	st.local.u32 	[%rd8+424], %rd151;
	mov.u64 	%rd152, 39813;
	st.local.u32 	[%rd8+436], %rd152;
	mov.u64 	%rd153, 39447;
	st.local.u32 	[%rd8+432], %rd153;
	mov.u64 	%rd154, 40543;
	st.local.u32 	[%rd8+444], %rd154;
	mov.u64 	%rd155, 40178;
	st.local.u32 	[%rd8+440], %rd155;
	mov.u64 	%rd156, 41274;
	st.local.u32 	[%rd8+452], %rd156;
	mov.u64 	%rd157, 40908;
	st.local.u32 	[%rd8+448], %rd157;
	mov.u64 	%rd158, 42004;
	st.local.u32 	[%rd8+460], %rd158;
	mov.u64 	%rd159, 41639;
	st.local.u32 	[%rd8+456], %rd159;
	mov.u64 	%rd160, 42735;
	st.local.u32 	[%rd8+468], %rd160;
	mov.u64 	%rd161, 42369;
	st.local.u32 	[%rd8+464], %rd161;
	st.local.u32 	[%rd8+476], %rd160;
	mov.u64 	%rd162, 43100;
	st.local.u32 	[%rd8+472], %rd162;
	mov.u32 	%r46, 43830;
	st.local.u32 	[%rd8+480], %r46;
	mul.wide.s32 	%rd163, %r27, 4;
	add.s64 	%rd164, %rd8, %rd163;
	ld.local.u32 	%r48, [%rd164];
	add.s32 	%r49, %r54, %r18;
	add.s32 	%r50, %r49, %r48;
	st.param.b32	[func_retval0+0], %r52;
	st.param.b32	[func_retval0+4], %r18;
	st.param.b32	[func_retval0+8], %r51;
	st.param.b32	[func_retval0+12], %r50;
	ret;
}

	// .globl	_Z18getNumCashFlowsGpu12inArgsStructi
.visible .func  (.param .b32 func_retval0) _Z18getNumCashFlowsGpu12inArgsStructi(
	.param .align 8 .b8 _Z18getNumCashFlowsGpu12inArgsStructi_param_0[56],
	.param .b32 _Z18getNumCashFlowsGpu12inArgsStructi_param_1
)
{
	.local .align 4 .b8 	__local_depot13[536];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<71>;
	.reg .b64 	%rd<186>;


	mov.u64 	%rd185, __local_depot13;
	cvta.local.u64 	%SP, %rd185;
	ld.param.u64 	%rd7, [_Z18getNumCashFlowsGpu12inArgsStructi_param_0+40];
	ld.param.u32 	%r35, [_Z18getNumCashFlowsGpu12inArgsStructi_param_1];
	mul.wide.s32 	%rd9, %r35, 36;
	add.s64 	%rd10, %rd7, %rd9;
	ld.u32 	%r37, [%rd10+12];
	ld.u32 	%r3, [%rd10+24];
	ld.u32 	%r2, [%rd10+20];
	ld.u32 	%r1, [%rd10+16];
	ld.u32 	%r4, [%rd10+28];
	mov.u32 	%r70, 1;
	setp.le.s32	%p1, %r4, %r37;
	@%p1 bra 	BB13_13;

	mov.u32 	%r67, %r3;
	mov.u32 	%r66, %r2;
	mov.u32 	%r70, 1;
	mov.u32 	%r65, %r1;

BB13_2:
	add.s32 	%r65, %r65, -6;
	setp.lt.s32	%p2, %r65, 13;
	@%p2 bra 	BB13_4;

BB13_3:
	add.s32 	%r67, %r67, 1;
	add.s32 	%r65, %r65, -12;
	setp.gt.s32	%p3, %r65, 12;
	@%p3 bra 	BB13_3;

BB13_4:
	setp.gt.s32	%p4, %r65, 0;
	@%p4 bra 	BB13_6;

BB13_5:
	add.s32 	%r67, %r67, -1;
	add.s32 	%r65, %r65, 12;
	setp.lt.s32	%p5, %r65, 1;
	@%p5 bra 	BB13_5;

BB13_6:
	add.u64 	%rd11, %SP, 52;
	cvta.to.local.u64 	%rd12, %rd11;
	add.u64 	%rd13, %SP, 0;
	cvta.to.local.u64 	%rd14, %rd13;
	mov.u64 	%rd17, 0;
	st.local.u8 	[%rd12+7], %rd17;
	st.local.u8 	[%rd12+6], %rd17;
	st.local.u8 	[%rd12+5], %rd17;
	mov.u64 	%rd18, 1;
	st.local.u8 	[%rd12+4], %rd18;
	st.local.u8 	[%rd12+3], %rd17;
	st.local.u8 	[%rd12+2], %rd17;
	st.local.u8 	[%rd12+1], %rd17;
	st.local.u8 	[%rd12], %rd18;
	st.local.u8 	[%rd12+15], %rd17;
	st.local.u8 	[%rd12+14], %rd17;
	st.local.u8 	[%rd12+13], %rd17;
	st.local.u8 	[%rd12+12], %rd18;
	st.local.u8 	[%rd12+11], %rd17;
	st.local.u8 	[%rd12+10], %rd17;
	st.local.u8 	[%rd12+9], %rd17;
	st.local.u8 	[%rd12+8], %rd18;
	st.local.u8 	[%rd12+23], %rd17;
	st.local.u8 	[%rd12+22], %rd17;
	st.local.u8 	[%rd12+21], %rd17;
	st.local.u8 	[%rd12+20], %rd18;
	st.local.u8 	[%rd12+19], %rd17;
	st.local.u8 	[%rd12+18], %rd17;
	st.local.u8 	[%rd12+17], %rd17;
	st.local.u8 	[%rd12+16], %rd18;
	st.local.u8 	[%rd12+31], %rd17;
	st.local.u8 	[%rd12+30], %rd17;
	st.local.u8 	[%rd12+29], %rd17;
	st.local.u8 	[%rd12+28], %rd18;
	st.local.u8 	[%rd12+27], %rd17;
	st.local.u8 	[%rd12+26], %rd17;
	st.local.u8 	[%rd12+25], %rd17;
	st.local.u8 	[%rd12+24], %rd18;
	st.local.u8 	[%rd12+39], %rd17;
	st.local.u8 	[%rd12+38], %rd17;
	st.local.u8 	[%rd12+37], %rd17;
	st.local.u8 	[%rd12+36], %rd18;
	st.local.u8 	[%rd12+35], %rd17;
	st.local.u8 	[%rd12+34], %rd17;
	st.local.u8 	[%rd12+33], %rd17;
	st.local.u8 	[%rd12+32], %rd18;
	st.local.u8 	[%rd12+47], %rd17;
	st.local.u8 	[%rd12+46], %rd17;
	st.local.u8 	[%rd12+45], %rd17;
	st.local.u8 	[%rd12+44], %rd18;
	st.local.u8 	[%rd12+43], %rd17;
	st.local.u8 	[%rd12+42], %rd17;
	st.local.u8 	[%rd12+41], %rd17;
	st.local.u8 	[%rd12+40], %rd18;
	st.local.u8 	[%rd12+55], %rd17;
	st.local.u8 	[%rd12+54], %rd17;
	st.local.u8 	[%rd12+53], %rd17;
	st.local.u8 	[%rd12+52], %rd18;
	st.local.u8 	[%rd12+51], %rd17;
	st.local.u8 	[%rd12+50], %rd17;
	st.local.u8 	[%rd12+49], %rd17;
	st.local.u8 	[%rd12+48], %rd18;
	st.local.u8 	[%rd12+63], %rd17;
	st.local.u8 	[%rd12+62], %rd17;
	st.local.u8 	[%rd12+61], %rd17;
	st.local.u8 	[%rd12+60], %rd18;
	st.local.u8 	[%rd12+59], %rd17;
	st.local.u8 	[%rd12+58], %rd17;
	st.local.u8 	[%rd12+57], %rd17;
	st.local.u8 	[%rd12+56], %rd18;
	st.local.u8 	[%rd12+71], %rd17;
	st.local.u8 	[%rd12+70], %rd17;
	st.local.u8 	[%rd12+69], %rd17;
	st.local.u8 	[%rd12+68], %rd18;
	st.local.u8 	[%rd12+67], %rd17;
	st.local.u8 	[%rd12+66], %rd17;
	st.local.u8 	[%rd12+65], %rd17;
	st.local.u8 	[%rd12+64], %rd18;
	st.local.u8 	[%rd12+79], %rd17;
	st.local.u8 	[%rd12+78], %rd17;
	st.local.u8 	[%rd12+77], %rd17;
	st.local.u8 	[%rd12+76], %rd18;
	st.local.u8 	[%rd12+75], %rd17;
	st.local.u8 	[%rd12+74], %rd17;
	st.local.u8 	[%rd12+73], %rd17;
	st.local.u8 	[%rd12+72], %rd18;
	st.local.u8 	[%rd12+87], %rd17;
	st.local.u8 	[%rd12+86], %rd17;
	st.local.u8 	[%rd12+85], %rd17;
	st.local.u8 	[%rd12+84], %rd18;
	st.local.u8 	[%rd12+83], %rd17;
	st.local.u8 	[%rd12+82], %rd17;
	st.local.u8 	[%rd12+81], %rd17;
	st.local.u8 	[%rd12+80], %rd18;
	st.local.u8 	[%rd12+95], %rd17;
	st.local.u8 	[%rd12+94], %rd17;
	st.local.u8 	[%rd12+93], %rd17;
	st.local.u8 	[%rd12+92], %rd18;
	st.local.u8 	[%rd12+91], %rd17;
	st.local.u8 	[%rd12+90], %rd17;
	st.local.u8 	[%rd12+89], %rd17;
	st.local.u8 	[%rd12+88], %rd18;
	st.local.u8 	[%rd12+103], %rd17;
	st.local.u8 	[%rd12+102], %rd17;
	st.local.u8 	[%rd12+101], %rd17;
	st.local.u8 	[%rd12+100], %rd18;
	st.local.u8 	[%rd12+99], %rd17;
	st.local.u8 	[%rd12+98], %rd17;
	st.local.u8 	[%rd12+97], %rd17;
	st.local.u8 	[%rd12+96], %rd18;
	st.local.u8 	[%rd12+111], %rd17;
	st.local.u8 	[%rd12+110], %rd17;
	st.local.u8 	[%rd12+109], %rd17;
	st.local.u8 	[%rd12+108], %rd18;
	st.local.u8 	[%rd12+107], %rd17;
	st.local.u8 	[%rd12+106], %rd17;
	st.local.u8 	[%rd12+105], %rd17;
	st.local.u8 	[%rd12+104], %rd18;
	st.local.u8 	[%rd12+119], %rd17;
	st.local.u8 	[%rd12+118], %rd17;
	st.local.u8 	[%rd12+117], %rd17;
	st.local.u8 	[%rd12+116], %rd18;
	st.local.u8 	[%rd12+115], %rd17;
	st.local.u8 	[%rd12+114], %rd17;
	st.local.u8 	[%rd12+113], %rd17;
	st.local.u8 	[%rd12+112], %rd18;
	mov.u16 	%rs1, 1;
	st.local.u8 	[%rd12+120], %rs1;
	add.s32 	%r25, %r67, -1900;
	cvt.s64.s32	%rd19, %r25;
	add.s64 	%rd20, %rd12, %rd19;
	ld.local.u8 	%rs2, [%rd20];
	mov.u32 	%r39, 31;
	st.local.u32 	[%rd14], %r39;
	mov.u32 	%r40, 28;
	st.local.u32 	[%rd14+4], %r40;
	st.local.u32 	[%rd14+8], %r39;
	mov.u32 	%r41, 30;
	st.local.u32 	[%rd14+12], %r41;
	st.local.u32 	[%rd14+16], %r39;
	st.local.u32 	[%rd14+20], %r41;
	st.local.u32 	[%rd14+24], %r39;
	st.local.u32 	[%rd14+28], %r39;
	st.local.u32 	[%rd14+32], %r41;
	st.local.u32 	[%rd14+36], %r39;
	st.local.u32 	[%rd14+40], %r41;
	st.local.u32 	[%rd14+44], %r39;
	mov.u64 	%rd21, 29;
	st.local.u32 	[%rd12+4], %rd21;
	mov.u64 	%rd22, 31;
	st.local.u32 	[%rd12], %rd22;
	mov.u64 	%rd23, 30;
	st.local.u32 	[%rd12+12], %rd23;
	st.local.u32 	[%rd12+8], %rd22;
	st.local.u32 	[%rd12+20], %rd23;
	st.local.u32 	[%rd12+16], %rd22;
	st.local.u32 	[%rd12+28], %rd22;
	st.local.u32 	[%rd12+24], %rd22;
	st.local.u32 	[%rd12+36], %rd22;
	st.local.u32 	[%rd12+32], %rd23;
	st.local.u32 	[%rd12+44], %rd22;
	st.local.u32 	[%rd12+40], %rd23;
	setp.eq.s16	%p6, %rs2, 0;
	@%p6 bra 	BB13_8;
	bra.uni 	BB13_7;

BB13_8:
	add.s32 	%r43, %r65, -1;
	mul.wide.s32 	%rd30, %r43, 4;
	add.s64 	%rd31, %rd14, %rd30;
	ld.local.u32 	%r68, [%rd31];
	bra.uni 	BB13_9;

BB13_7:
	add.s32 	%r42, %r65, -1;
	mul.wide.s32 	%rd26, %r42, 4;
	add.s64 	%rd27, %rd12, %rd26;
	ld.local.u32 	%r68, [%rd27];

BB13_9:
	min.s32 	%r66, %r68, %r66;
	st.local.u8 	[%rd12+7], %rd17;
	st.local.u8 	[%rd12+6], %rd17;
	st.local.u8 	[%rd12+5], %rd17;
	st.local.u8 	[%rd12+4], %rd18;
	st.local.u8 	[%rd12+3], %rd17;
	st.local.u8 	[%rd12+2], %rd17;
	st.local.u8 	[%rd12+1], %rd17;
	st.local.u8 	[%rd12], %rd18;
	st.local.u8 	[%rd12+15], %rd17;
	st.local.u8 	[%rd12+14], %rd17;
	st.local.u8 	[%rd12+13], %rd17;
	st.local.u8 	[%rd12+12], %rd18;
	st.local.u8 	[%rd12+11], %rd17;
	st.local.u8 	[%rd12+10], %rd17;
	st.local.u8 	[%rd12+9], %rd17;
	st.local.u8 	[%rd12+8], %rd18;
	st.local.u8 	[%rd12+23], %rd17;
	st.local.u8 	[%rd12+22], %rd17;
	st.local.u8 	[%rd12+21], %rd17;
	st.local.u8 	[%rd12+20], %rd18;
	st.local.u8 	[%rd12+19], %rd17;
	st.local.u8 	[%rd12+18], %rd17;
	st.local.u8 	[%rd12+17], %rd17;
	st.local.u8 	[%rd12+16], %rd18;
	st.local.u8 	[%rd12+31], %rd17;
	st.local.u8 	[%rd12+30], %rd17;
	st.local.u8 	[%rd12+29], %rd17;
	st.local.u8 	[%rd12+28], %rd18;
	st.local.u8 	[%rd12+27], %rd17;
	st.local.u8 	[%rd12+26], %rd17;
	st.local.u8 	[%rd12+25], %rd17;
	st.local.u8 	[%rd12+24], %rd18;
	st.local.u8 	[%rd12+39], %rd17;
	st.local.u8 	[%rd12+38], %rd17;
	st.local.u8 	[%rd12+37], %rd17;
	st.local.u8 	[%rd12+36], %rd18;
	st.local.u8 	[%rd12+35], %rd17;
	st.local.u8 	[%rd12+34], %rd17;
	st.local.u8 	[%rd12+33], %rd17;
	st.local.u8 	[%rd12+32], %rd18;
	st.local.u8 	[%rd12+47], %rd17;
	st.local.u8 	[%rd12+46], %rd17;
	st.local.u8 	[%rd12+45], %rd17;
	st.local.u8 	[%rd12+44], %rd18;
	st.local.u8 	[%rd12+43], %rd17;
	st.local.u8 	[%rd12+42], %rd17;
	st.local.u8 	[%rd12+41], %rd17;
	st.local.u8 	[%rd12+40], %rd18;
	st.local.u8 	[%rd12+55], %rd17;
	st.local.u8 	[%rd12+54], %rd17;
	st.local.u8 	[%rd12+53], %rd17;
	st.local.u8 	[%rd12+52], %rd18;
	st.local.u8 	[%rd12+51], %rd17;
	st.local.u8 	[%rd12+50], %rd17;
	st.local.u8 	[%rd12+49], %rd17;
	st.local.u8 	[%rd12+48], %rd18;
	st.local.u8 	[%rd12+63], %rd17;
	st.local.u8 	[%rd12+62], %rd17;
	st.local.u8 	[%rd12+61], %rd17;
	st.local.u8 	[%rd12+60], %rd18;
	st.local.u8 	[%rd12+59], %rd17;
	st.local.u8 	[%rd12+58], %rd17;
	st.local.u8 	[%rd12+57], %rd17;
	st.local.u8 	[%rd12+56], %rd18;
	st.local.u8 	[%rd12+71], %rd17;
	st.local.u8 	[%rd12+70], %rd17;
	st.local.u8 	[%rd12+69], %rd17;
	st.local.u8 	[%rd12+68], %rd18;
	st.local.u8 	[%rd12+67], %rd17;
	st.local.u8 	[%rd12+66], %rd17;
	st.local.u8 	[%rd12+65], %rd17;
	st.local.u8 	[%rd12+64], %rd18;
	st.local.u8 	[%rd12+79], %rd17;
	st.local.u8 	[%rd12+78], %rd17;
	st.local.u8 	[%rd12+77], %rd17;
	st.local.u8 	[%rd12+76], %rd18;
	st.local.u8 	[%rd12+75], %rd17;
	st.local.u8 	[%rd12+74], %rd17;
	st.local.u8 	[%rd12+73], %rd17;
	st.local.u8 	[%rd12+72], %rd18;
	st.local.u8 	[%rd12+87], %rd17;
	st.local.u8 	[%rd12+86], %rd17;
	st.local.u8 	[%rd12+85], %rd17;
	st.local.u8 	[%rd12+84], %rd18;
	st.local.u8 	[%rd12+83], %rd17;
	st.local.u8 	[%rd12+82], %rd17;
	st.local.u8 	[%rd12+81], %rd17;
	st.local.u8 	[%rd12+80], %rd18;
	st.local.u8 	[%rd12+95], %rd17;
	st.local.u8 	[%rd12+94], %rd17;
	st.local.u8 	[%rd12+93], %rd17;
	st.local.u8 	[%rd12+92], %rd18;
	st.local.u8 	[%rd12+91], %rd17;
	st.local.u8 	[%rd12+90], %rd17;
	st.local.u8 	[%rd12+89], %rd17;
	st.local.u8 	[%rd12+88], %rd18;
	st.local.u8 	[%rd12+103], %rd17;
	st.local.u8 	[%rd12+102], %rd17;
	st.local.u8 	[%rd12+101], %rd17;
	st.local.u8 	[%rd12+100], %rd18;
	st.local.u8 	[%rd12+99], %rd17;
	st.local.u8 	[%rd12+98], %rd17;
	st.local.u8 	[%rd12+97], %rd17;
	st.local.u8 	[%rd12+96], %rd18;
	st.local.u8 	[%rd12+111], %rd17;
	st.local.u8 	[%rd12+110], %rd17;
	st.local.u8 	[%rd12+109], %rd17;
	st.local.u8 	[%rd12+108], %rd18;
	st.local.u8 	[%rd12+107], %rd17;
	st.local.u8 	[%rd12+106], %rd17;
	st.local.u8 	[%rd12+105], %rd17;
	st.local.u8 	[%rd12+104], %rd18;
	st.local.u8 	[%rd12+119], %rd17;
	st.local.u8 	[%rd12+118], %rd17;
	st.local.u8 	[%rd12+117], %rd17;
	st.local.u8 	[%rd12+116], %rd18;
	st.local.u8 	[%rd12+115], %rd17;
	st.local.u8 	[%rd12+114], %rd17;
	st.local.u8 	[%rd12+113], %rd17;
	st.local.u8 	[%rd12+112], %rd18;
	st.local.u8 	[%rd12+120], %rs1;
	ld.local.u8 	%rs4, [%rd20];
	mov.u32 	%r44, 0;
	st.local.u32 	[%rd14], %r44;
	st.local.u32 	[%rd14+4], %r39;
	mov.u32 	%r46, 59;
	st.local.u32 	[%rd14+8], %r46;
	mov.u32 	%r47, 90;
	st.local.u32 	[%rd14+12], %r47;
	mov.u32 	%r48, 120;
	st.local.u32 	[%rd14+16], %r48;
	mov.u32 	%r49, 151;
	st.local.u32 	[%rd14+20], %r49;
	mov.u32 	%r50, 181;
	st.local.u32 	[%rd14+24], %r50;
	mov.u32 	%r51, 212;
	st.local.u32 	[%rd14+28], %r51;
	mov.u32 	%r52, 243;
	st.local.u32 	[%rd14+32], %r52;
	mov.u32 	%r53, 273;
	st.local.u32 	[%rd14+36], %r53;
	mov.u32 	%r54, 304;
	st.local.u32 	[%rd14+40], %r54;
	mov.u32 	%r55, 334;
	st.local.u32 	[%rd14+44], %r55;
	mov.u32 	%r56, 365;
	st.local.u32 	[%rd14+48], %r56;
	st.local.u32 	[%rd12+4], %rd22;
	st.local.u32 	[%rd12], %rd17;
	mov.u64 	%rd42, 91;
	st.local.u32 	[%rd12+12], %rd42;
	mov.u64 	%rd43, 60;
	st.local.u32 	[%rd12+8], %rd43;
	mov.u64 	%rd44, 152;
	st.local.u32 	[%rd12+20], %rd44;
	mov.u64 	%rd45, 121;
	st.local.u32 	[%rd12+16], %rd45;
	mov.u64 	%rd46, 213;
	st.local.u32 	[%rd12+28], %rd46;
	mov.u64 	%rd47, 182;
	st.local.u32 	[%rd12+24], %rd47;
	mov.u64 	%rd48, 274;
	st.local.u32 	[%rd12+36], %rd48;
	mov.u64 	%rd49, 244;
	st.local.u32 	[%rd12+32], %rd49;
	mov.u64 	%rd50, 335;
	st.local.u32 	[%rd12+44], %rd50;
	mov.u64 	%rd51, 305;
	st.local.u32 	[%rd12+40], %rd51;
	mov.u32 	%r57, 366;
	st.local.u32 	[%rd12+48], %r57;
	setp.eq.s16	%p7, %rs4, 0;
	@%p7 bra 	BB13_11;
	bra.uni 	BB13_10;

BB13_11:
	add.s32 	%r59, %r65, -1;
	mul.wide.s32 	%rd58, %r59, 4;
	add.s64 	%rd59, %rd14, %rd58;
	ld.local.u32 	%r69, [%rd59];
	bra.uni 	BB13_12;

BB13_10:
	add.s32 	%r58, %r65, -1;
	mul.wide.s32 	%rd54, %r58, 4;
	add.s64 	%rd55, %rd12, %rd54;
	ld.local.u32 	%r69, [%rd55];

BB13_12:
	mov.u64 	%rd62, 366;
	st.local.u32 	[%rd12+4], %rd62;
	st.local.u32 	[%rd12], %rd17;
	mov.u64 	%rd64, 1096;
	st.local.u32 	[%rd12+12], %rd64;
	mov.u64 	%rd65, 731;
	st.local.u32 	[%rd12+8], %rd65;
	mov.u64 	%rd66, 1827;
	st.local.u32 	[%rd12+20], %rd66;
	mov.u64 	%rd67, 1461;
	st.local.u32 	[%rd12+16], %rd67;
	mov.u64 	%rd68, 2557;
	st.local.u32 	[%rd12+28], %rd68;
	mov.u64 	%rd69, 2192;
	st.local.u32 	[%rd12+24], %rd69;
	mov.u64 	%rd70, 3288;
	st.local.u32 	[%rd12+36], %rd70;
	mov.u64 	%rd71, 2922;
	st.local.u32 	[%rd12+32], %rd71;
	mov.u64 	%rd72, 4018;
	st.local.u32 	[%rd12+44], %rd72;
	mov.u64 	%rd73, 3653;
	st.local.u32 	[%rd12+40], %rd73;
	mov.u64 	%rd74, 4749;
	st.local.u32 	[%rd12+52], %rd74;
	mov.u64 	%rd75, 4383;
	st.local.u32 	[%rd12+48], %rd75;
	mov.u64 	%rd76, 5479;
	st.local.u32 	[%rd12+60], %rd76;
	mov.u64 	%rd77, 5114;
	st.local.u32 	[%rd12+56], %rd77;
	mov.u64 	%rd78, 6210;
	st.local.u32 	[%rd12+68], %rd78;
	mov.u64 	%rd79, 5844;
	st.local.u32 	[%rd12+64], %rd79;
	mov.u64 	%rd80, 6940;
	st.local.u32 	[%rd12+76], %rd80;
	mov.u64 	%rd81, 6575;
	st.local.u32 	[%rd12+72], %rd81;
	mov.u64 	%rd82, 7671;
	st.local.u32 	[%rd12+84], %rd82;
	mov.u64 	%rd83, 7305;
	st.local.u32 	[%rd12+80], %rd83;
	mov.u64 	%rd84, 8401;
	st.local.u32 	[%rd12+92], %rd84;
	mov.u64 	%rd85, 8036;
	st.local.u32 	[%rd12+88], %rd85;
	mov.u64 	%rd86, 9132;
	st.local.u32 	[%rd12+100], %rd86;
	mov.u64 	%rd87, 8766;
	st.local.u32 	[%rd12+96], %rd87;
	mov.u64 	%rd88, 9862;
	st.local.u32 	[%rd12+108], %rd88;
	mov.u64 	%rd89, 9497;
	st.local.u32 	[%rd12+104], %rd89;
	mov.u64 	%rd90, 10593;
	st.local.u32 	[%rd12+116], %rd90;
	mov.u64 	%rd91, 10227;
	st.local.u32 	[%rd12+112], %rd91;
	mov.u64 	%rd92, 11323;
	st.local.u32 	[%rd12+124], %rd92;
	mov.u64 	%rd93, 10958;
	st.local.u32 	[%rd12+120], %rd93;
	mov.u64 	%rd94, 12054;
	st.local.u32 	[%rd12+132], %rd94;
	mov.u64 	%rd95, 11688;
	st.local.u32 	[%rd12+128], %rd95;
	mov.u64 	%rd96, 12784;
	st.local.u32 	[%rd12+140], %rd96;
	mov.u64 	%rd97, 12419;
	st.local.u32 	[%rd12+136], %rd97;
	mov.u64 	%rd98, 13515;
	st.local.u32 	[%rd12+148], %rd98;
	mov.u64 	%rd99, 13149;
	st.local.u32 	[%rd12+144], %rd99;
	mov.u64 	%rd100, 14245;
	st.local.u32 	[%rd12+156], %rd100;
	mov.u64 	%rd101, 13880;
	st.local.u32 	[%rd12+152], %rd101;
	mov.u64 	%rd102, 14976;
	st.local.u32 	[%rd12+164], %rd102;
	mov.u64 	%rd103, 14610;
	st.local.u32 	[%rd12+160], %rd103;
	mov.u64 	%rd104, 15706;
	st.local.u32 	[%rd12+172], %rd104;
	mov.u64 	%rd105, 15341;
	st.local.u32 	[%rd12+168], %rd105;
	mov.u64 	%rd106, 16437;
	st.local.u32 	[%rd12+180], %rd106;
	mov.u64 	%rd107, 16071;
	st.local.u32 	[%rd12+176], %rd107;
	mov.u64 	%rd108, 17167;
	st.local.u32 	[%rd12+188], %rd108;
	mov.u64 	%rd109, 16802;
	st.local.u32 	[%rd12+184], %rd109;
	mov.u64 	%rd110, 17898;
	st.local.u32 	[%rd12+196], %rd110;
	mov.u64 	%rd111, 17532;
	st.local.u32 	[%rd12+192], %rd111;
	mov.u64 	%rd112, 18628;
	st.local.u32 	[%rd12+204], %rd112;
	mov.u64 	%rd113, 18263;
	st.local.u32 	[%rd12+200], %rd113;
	mov.u64 	%rd114, 19359;
	st.local.u32 	[%rd12+212], %rd114;
	mov.u64 	%rd115, 18993;
	st.local.u32 	[%rd12+208], %rd115;
	mov.u64 	%rd116, 20089;
	st.local.u32 	[%rd12+220], %rd116;
	mov.u64 	%rd117, 19724;
	st.local.u32 	[%rd12+216], %rd117;
	mov.u64 	%rd118, 20820;
	st.local.u32 	[%rd12+228], %rd118;
	mov.u64 	%rd119, 20454;
	st.local.u32 	[%rd12+224], %rd119;
	mov.u64 	%rd120, 21550;
	st.local.u32 	[%rd12+236], %rd120;
	mov.u64 	%rd121, 21185;
	st.local.u32 	[%rd12+232], %rd121;
	mov.u64 	%rd122, 22281;
	st.local.u32 	[%rd12+244], %rd122;
	mov.u64 	%rd123, 21915;
	st.local.u32 	[%rd12+240], %rd123;
	mov.u64 	%rd124, 23011;
	st.local.u32 	[%rd12+252], %rd124;
	mov.u64 	%rd125, 22646;
	st.local.u32 	[%rd12+248], %rd125;
	mov.u64 	%rd126, 23742;
	st.local.u32 	[%rd12+260], %rd126;
	mov.u64 	%rd127, 23376;
	st.local.u32 	[%rd12+256], %rd127;
	mov.u64 	%rd128, 24472;
	st.local.u32 	[%rd12+268], %rd128;
	mov.u64 	%rd129, 24107;
	st.local.u32 	[%rd12+264], %rd129;
	mov.u64 	%rd130, 25203;
	st.local.u32 	[%rd12+276], %rd130;
	mov.u64 	%rd131, 24837;
	st.local.u32 	[%rd12+272], %rd131;
	mov.u64 	%rd132, 25933;
	st.local.u32 	[%rd12+284], %rd132;
	mov.u64 	%rd133, 25568;
	st.local.u32 	[%rd12+280], %rd133;
	mov.u64 	%rd134, 26664;
	st.local.u32 	[%rd12+292], %rd134;
	mov.u64 	%rd135, 26298;
	st.local.u32 	[%rd12+288], %rd135;
	mov.u64 	%rd136, 27394;
	st.local.u32 	[%rd12+300], %rd136;
	mov.u64 	%rd137, 27029;
	st.local.u32 	[%rd12+296], %rd137;
	mov.u64 	%rd138, 28125;
	st.local.u32 	[%rd12+308], %rd138;
	mov.u64 	%rd139, 27759;
	st.local.u32 	[%rd12+304], %rd139;
	mov.u64 	%rd140, 28855;
	st.local.u32 	[%rd12+316], %rd140;
	mov.u64 	%rd141, 28490;
	st.local.u32 	[%rd12+312], %rd141;
	mov.u64 	%rd142, 29586;
	st.local.u32 	[%rd12+324], %rd142;
	mov.u64 	%rd143, 29220;
	st.local.u32 	[%rd12+320], %rd143;
	mov.u64 	%rd144, 30316;
	st.local.u32 	[%rd12+332], %rd144;
	mov.u64 	%rd145, 29951;
	st.local.u32 	[%rd12+328], %rd145;
	mov.u64 	%rd146, 31047;
	st.local.u32 	[%rd12+340], %rd146;
	mov.u64 	%rd147, 30681;
	st.local.u32 	[%rd12+336], %rd147;
	mov.u64 	%rd148, 31777;
	st.local.u32 	[%rd12+348], %rd148;
	mov.u64 	%rd149, 31412;
	st.local.u32 	[%rd12+344], %rd149;
	mov.u64 	%rd150, 32508;
	st.local.u32 	[%rd12+356], %rd150;
	mov.u64 	%rd151, 32142;
	st.local.u32 	[%rd12+352], %rd151;
	mov.u64 	%rd152, 33238;
	st.local.u32 	[%rd12+364], %rd152;
	mov.u64 	%rd153, 32873;
	st.local.u32 	[%rd12+360], %rd153;
	mov.u64 	%rd154, 33969;
	st.local.u32 	[%rd12+372], %rd154;
	mov.u64 	%rd155, 33603;
	st.local.u32 	[%rd12+368], %rd155;
	mov.u64 	%rd156, 34699;
	st.local.u32 	[%rd12+380], %rd156;
	mov.u64 	%rd157, 34334;
	st.local.u32 	[%rd12+376], %rd157;
	mov.u64 	%rd158, 35430;
	st.local.u32 	[%rd12+388], %rd158;
	mov.u64 	%rd159, 35064;
	st.local.u32 	[%rd12+384], %rd159;
	mov.u64 	%rd160, 36160;
	st.local.u32 	[%rd12+396], %rd160;
	mov.u64 	%rd161, 35795;
	st.local.u32 	[%rd12+392], %rd161;
	mov.u64 	%rd162, 36891;
	st.local.u32 	[%rd12+404], %rd162;
	mov.u64 	%rd163, 36525;
	st.local.u32 	[%rd12+400], %rd163;
	mov.u64 	%rd164, 37621;
	st.local.u32 	[%rd12+412], %rd164;
	mov.u64 	%rd165, 37256;
	st.local.u32 	[%rd12+408], %rd165;
	mov.u64 	%rd166, 38352;
	st.local.u32 	[%rd12+420], %rd166;
	mov.u64 	%rd167, 37986;
	st.local.u32 	[%rd12+416], %rd167;
	mov.u64 	%rd168, 39082;
	st.local.u32 	[%rd12+428], %rd168;
	mov.u64 	%rd169, 38717;
	st.local.u32 	[%rd12+424], %rd169;
	mov.u64 	%rd170, 39813;
	st.local.u32 	[%rd12+436], %rd170;
	mov.u64 	%rd171, 39447;
	st.local.u32 	[%rd12+432], %rd171;
	mov.u64 	%rd172, 40543;
	st.local.u32 	[%rd12+444], %rd172;
	mov.u64 	%rd173, 40178;
	st.local.u32 	[%rd12+440], %rd173;
	mov.u64 	%rd174, 41274;
	st.local.u32 	[%rd12+452], %rd174;
	mov.u64 	%rd175, 40908;
	st.local.u32 	[%rd12+448], %rd175;
	mov.u64 	%rd176, 42004;
	st.local.u32 	[%rd12+460], %rd176;
	mov.u64 	%rd177, 41639;
	st.local.u32 	[%rd12+456], %rd177;
	mov.u64 	%rd178, 42735;
	st.local.u32 	[%rd12+468], %rd178;
	mov.u64 	%rd179, 42369;
	st.local.u32 	[%rd12+464], %rd179;
	st.local.u32 	[%rd12+476], %rd178;
	mov.u64 	%rd180, 43100;
	st.local.u32 	[%rd12+472], %rd180;
	mov.u32 	%r60, 43830;
	st.local.u32 	[%rd12+480], %r60;
	shl.b64 	%rd181, %rd19, 2;
	add.s64 	%rd182, %rd12, %rd181;
	ld.local.u32 	%r61, [%rd182];
	add.s32 	%r62, %r69, %r66;
	add.s32 	%r63, %r62, %r61;
	add.s32 	%r70, %r70, 1;
	ld.u32 	%r64, [%rd10+12];
	setp.gt.s32	%p8, %r63, %r64;
	@%p8 bra 	BB13_2;

BB13_13:
	st.param.b32	[func_retval0+0], %r70;
	ret;
}

	// .globl	_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi(
	.param .align 8 .b8 _Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_0[56],
	.param .b32 _Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_1,
	.param .align 8 .b8 _Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_2[40],
	.param .b32 _Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_3
)
{
	.reg .pred 	%p<93>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<247>;
	.reg .f64 	%fd<234>;
	.reg .b64 	%rd<27>;


	ld.param.u64 	%rd9, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_0];
	ld.param.u64 	%rd14, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_0+40];
	ld.param.u64 	%rd11, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_0+16];
	ld.param.u32 	%r69, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r67, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_2+36];
	ld.param.u32 	%r64, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_2+24];
	ld.param.f64 	%fd82, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_2+16];
	ld.param.f64 	%fd81, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_2+8];
	ld.param.u64 	%rd16, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_2];
	ld.param.u32 	%r68, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_3];
	cvt.s64.s32	%rd1, %r69;
	mul.wide.s32 	%rd17, %r69, 16;
	add.s64 	%rd18, %rd11, %rd17;
	ld.u32 	%r242, [%rd18];
	ld.u32 	%r241, [%rd18+4];
	ld.u32 	%r240, [%rd18+8];
	ld.u32 	%r239, [%rd18+12];
	mul.wide.s32 	%rd19, %r69, 36;
	add.s64 	%rd20, %rd14, %rd19;
	add.s64 	%rd2, %rd20, 12;
	ld.u32 	%r70, [%rd20+12];
	setp.ge.s32	%p4, %r239, %r70;
	@%p4 bra 	BB14_2;

	ld.u32 	%r242, [%rd2+-12];
	ld.u32 	%r241, [%rd2+-8];
	ld.u32 	%r240, [%rd2+-4];
	ld.u32 	%r239, [%rd2];

BB14_2:
	mul.lo.s64 	%rd21, %rd1, 88;
	add.s64 	%rd22, %rd9, %rd21;
	ld.u32 	%r23, [%rd22+80];
	ld.f64 	%fd7, [%rd22+16];
	ld.f64 	%fd2, [%rd22+8];
	ld.f64 	%fd6, [%rd22];
	ld.v2.u32 	{%r75, %r76}, [%rd22+56];
	ld.v2.u32 	{%r77, %r78}, [%rd22+48];
	mov.f64 	%fd225, 0d0000000000000000;
	setp.lt.s32	%p5, %r68, 1;
	@%p5 bra 	BB14_57;

	mov.u64 	%rd26, %rd16;
	div.rn.f64 	%fd85, %fd81, %fd82;
	add.f64 	%fd8, %fd85, 0d3FF0000000000000;
	div.rn.f64 	%fd86, %fd6, %fd7;
	add.f64 	%fd9, %fd86, 0d3FF0000000000000;
	mov.f64 	%fd225, 0d0000000000000000;
	mov.u32 	%r243, 0;

BB14_4:
	ld.u32 	%r82, [%rd26+12];
	setp.gt.s32	%p6, %r239, %r82;
	@%p6 bra 	BB14_56;

	ld.f64 	%fd216, [%rd26+48];
	setp.neu.f64	%p7, %fd216, 0dBFF0000000000000;
	@%p7 bra 	BB14_31;

	setp.eq.s32	%p8, %r67, 0;
	ld.v2.u32 	{%r83, %r84}, [%rd26+24];
	ld.v2.u32 	{%r85, %r86}, [%rd26+16];
	ld.v2.u32 	{%r87, %r88}, [%rd26+40];
	ld.v2.u32 	{%r89, %r90}, [%rd26+32];
	@%p8 bra 	BB14_8;
	bra.uni 	BB14_7;

BB14_8:
	setp.lt.s32	%p9, %r86, 30;
	setp.eq.s32	%p10, %r90, 31;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r91, 1, %r90, %p11;
	selp.u32	%r92, 1, 0, %p11;
	sub.s32 	%r93, %r87, %r83;
	sub.s32 	%r94, %r89, %r85;
	add.s32 	%r95, %r94, %r92;
	mul.lo.s32 	%r96, %r95, 30;
	mov.u32 	%r97, 30;
	sub.s32 	%r98, %r97, %r86;
	mov.u32 	%r99, 0;
	max.s32 	%r100, %r99, %r98;
	min.s32 	%r101, %r97, %r91;
	mad.lo.s32 	%r102, %r93, 360, %r96;
	add.s32 	%r103, %r102, %r100;
	add.s32 	%r104, %r103, %r101;
	add.s32 	%r244, %r104, -30;
	bra.uni 	BB14_9;

BB14_7:
	sub.s32 	%r244, %r88, %r84;

BB14_9:
	setp.eq.s32	%p12, %r64, 0;
	cvt.rn.f64.s32	%fd87, %r244;
	div.rn.f64 	%fd12, %fd87, 0d4076800000000000;
	@%p12 bra 	BB14_29;
	bra.uni 	BB14_10;

BB14_29:
	fma.rn.f64 	%fd215, %fd81, %fd12, 0d3FF0000000000000;
	bra.uni 	BB14_30;

BB14_10:
	setp.eq.s32	%p13, %r64, 1;
	@%p13 bra 	BB14_15;
	bra.uni 	BB14_11;

BB14_15:
	mul.f64 	%fd17, %fd82, %fd12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd17;
	}
	bfe.u32 	%r117, %r39, 20, 11;
	add.s32 	%r118, %r117, -1012;
	mov.b64 	 %rd23, %fd17;
	shl.b64 	%rd5, %rd23, %r118;
	setp.eq.s64	%p18, %rd5, -9223372036854775808;
	abs.f64 	%fd18, %fd8;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd18;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd17;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd214, [retval0+0];
	
	//{
	}// Callseq End 0
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd8;
	}
	setp.lt.s32	%p19, %r40, 0;
	and.pred  	%p1, %p19, %p18;
	@!%p1 bra 	BB14_17;
	bra.uni 	BB14_16;

BB14_16:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd214;
	}
	xor.b32  	%r120, %r119, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd214;
	}
	mov.b64 	%fd214, {%r121, %r120};

BB14_17:
	mov.f64 	%fd213, %fd214;
	setp.eq.f64	%p20, %fd8, 0d0000000000000000;
	@%p20 bra 	BB14_20;
	bra.uni 	BB14_18;

BB14_20:
	selp.b32	%r122, %r40, 0, %p18;
	or.b32  	%r123, %r122, 2146435072;
	setp.lt.s32	%p24, %r39, 0;
	selp.b32	%r124, %r123, %r122, %p24;
	mov.u32 	%r125, 0;
	mov.b64 	%fd213, {%r125, %r124};
	bra.uni 	BB14_21;

BB14_11:
	mov.f64 	%fd215, 0d0000000000000000;
	setp.ne.s32	%p14, %r64, 2;
	@%p14 bra 	BB14_30;

	mul.f64 	%fd13, %fd81, %fd12;
	mov.f64 	%fd89, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd90, %fd13, %fd89;
	mov.f64 	%fd91, 0d4338000000000000;
	add.rn.f64 	%fd92, %fd90, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd92;
	}
	mov.f64 	%fd93, 0dC338000000000000;
	add.rn.f64 	%fd94, %fd92, %fd93;
	mov.f64 	%fd95, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd96, %fd94, %fd95, %fd13;
	mov.f64 	%fd97, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd98, %fd94, %fd97, %fd96;
	mov.f64 	%fd99, 0d3E928AF3FCA213EA;
	mov.f64 	%fd100, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd101, %fd100, %fd98, %fd99;
	mov.f64 	%fd102, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd103, %fd101, %fd98, %fd102;
	mov.f64 	%fd104, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd105, %fd103, %fd98, %fd104;
	mov.f64 	%fd106, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd107, %fd105, %fd98, %fd106;
	mov.f64 	%fd108, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd109, %fd107, %fd98, %fd108;
	mov.f64 	%fd110, 0d3F81111111122322;
	fma.rn.f64 	%fd111, %fd109, %fd98, %fd110;
	mov.f64 	%fd112, 0d3FA55555555502A1;
	fma.rn.f64 	%fd113, %fd111, %fd98, %fd112;
	mov.f64 	%fd114, 0d3FC5555555555511;
	fma.rn.f64 	%fd115, %fd113, %fd98, %fd114;
	mov.f64 	%fd116, 0d3FE000000000000B;
	fma.rn.f64 	%fd117, %fd115, %fd98, %fd116;
	mov.f64 	%fd118, 0d3FF0000000000000;
	fma.rn.f64 	%fd119, %fd117, %fd98, %fd118;
	fma.rn.f64 	%fd120, %fd119, %fd98, %fd118;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd120;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd120;
	}
	shl.b32 	%r105, %r36, 20;
	add.s32 	%r106, %r38, %r105;
	mov.b64 	%fd215, {%r37, %r106};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd13;
	}
	mov.b32 	 %f4, %r107;
	abs.f32 	%f1, %f4;
	setp.lt.f32	%p15, %f1, 0f4086232B;
	@%p15 bra 	BB14_30;

	setp.lt.f64	%p16, %fd13, 0d0000000000000000;
	add.f64 	%fd121, %fd13, 0d7FF0000000000000;
	selp.f64	%fd215, 0d0000000000000000, %fd121, %p16;
	setp.geu.f32	%p17, %f1, 0f40874800;
	@%p17 bra 	BB14_30;

	shr.u32 	%r108, %r36, 31;
	add.s32 	%r109, %r36, %r108;
	shr.s32 	%r110, %r109, 1;
	shl.b32 	%r111, %r110, 20;
	add.s32 	%r112, %r111, %r38;
	mov.b64 	%fd122, {%r37, %r112};
	sub.s32 	%r113, %r36, %r110;
	shl.b32 	%r114, %r113, 20;
	add.s32 	%r115, %r114, 1072693248;
	mov.u32 	%r116, 0;
	mov.b64 	%fd123, {%r116, %r115};
	mul.f64 	%fd215, %fd122, %fd123;
	bra.uni 	BB14_30;

BB14_18:
	setp.gt.s32	%p21, %r40, -1;
	@%p21 bra 	BB14_21;

	cvt.rzi.f64.f64	%fd124, %fd17;
	setp.neu.f64	%p22, %fd124, %fd17;
	selp.f64	%fd213, 0dFFF8000000000000, %fd213, %p22;

BB14_21:
	mov.f64 	%fd24, %fd213;
	add.f64 	%fd25, %fd17, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd25;
	}
	and.b32  	%r127, %r126, 2146435072;
	setp.ne.s32	%p25, %r127, 2146435072;
	mov.f64 	%fd212, %fd24;
	@%p25 bra 	BB14_28;

	setp.gtu.f64	%p26, %fd18, 0d7FF0000000000000;
	mov.f64 	%fd212, %fd25;
	@%p26 bra 	BB14_28;

	abs.f64 	%fd26, %fd17;
	setp.gtu.f64	%p27, %fd26, 0d7FF0000000000000;
	mov.f64 	%fd211, %fd25;
	mov.f64 	%fd212, %fd211;
	@%p27 bra 	BB14_28;

	setp.eq.f64	%p28, %fd26, 0d7FF0000000000000;
	@%p28 bra 	BB14_27;
	bra.uni 	BB14_25;

BB14_27:
	setp.eq.f64	%p30, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p31, %fd18, 0d3FF0000000000000;
	selp.b32	%r134, 2146435072, 0, %p31;
	xor.b32  	%r135, %r134, 2146435072;
	setp.lt.s32	%p32, %r39, 0;
	selp.b32	%r136, %r135, %r134, %p32;
	selp.b32	%r137, 1072693248, %r136, %p30;
	mov.u32 	%r138, 0;
	mov.b64 	%fd212, {%r138, %r137};
	bra.uni 	BB14_28;

BB14_25:
	setp.neu.f64	%p29, %fd18, 0d7FF0000000000000;
	mov.f64 	%fd212, %fd24;
	@%p29 bra 	BB14_28;

	shr.s32 	%r128, %r39, 31;
	and.b32  	%r129, %r128, -2146435072;
	add.s32 	%r130, %r129, 2146435072;
	or.b32  	%r131, %r130, -2147483648;
	selp.b32	%r132, %r131, %r130, %p1;
	mov.u32 	%r133, 0;
	mov.b64 	%fd212, {%r133, %r132};

BB14_28:
	setp.eq.f64	%p33, %fd17, 0d0000000000000000;
	setp.eq.f64	%p34, %fd8, 0d3FF0000000000000;
	or.pred  	%p35, %p34, %p33;
	selp.f64	%fd215, 0d3FF0000000000000, %fd212, %p35;

BB14_30:
	add.f64 	%fd125, %fd215, 0dBFF0000000000000;
	mul.f64 	%fd216, %fd125, 0d4059000000000000;

BB14_31:
	setp.eq.s32	%p36, %r23, 0;
	cvt.rzi.s32.f64	%r41, %fd2;
	ld.v2.u32 	{%r139, %r140}, [%rd26+8];
	ld.v2.u32 	{%r141, %r142}, [%rd26];
	@%p36 bra 	BB14_33;
	bra.uni 	BB14_32;

BB14_33:
	setp.lt.s32	%p37, %r78, 30;
	setp.eq.s32	%p38, %r142, 31;
	and.pred  	%p39, %p38, %p37;
	selp.b32	%r143, 1, %r142, %p39;
	selp.u32	%r144, 1, 0, %p39;
	sub.s32 	%r145, %r139, %r75;
	sub.s32 	%r146, %r141, %r77;
	add.s32 	%r147, %r146, %r144;
	mul.lo.s32 	%r148, %r147, 30;
	mov.u32 	%r149, 30;
	sub.s32 	%r150, %r149, %r78;
	mov.u32 	%r151, 0;
	max.s32 	%r152, %r151, %r150;
	min.s32 	%r153, %r149, %r143;
	mad.lo.s32 	%r154, %r145, 360, %r148;
	add.s32 	%r155, %r154, %r152;
	add.s32 	%r156, %r155, %r153;
	add.s32 	%r245, %r156, -30;
	bra.uni 	BB14_34;

BB14_32:
	sub.s32 	%r245, %r140, %r76;

BB14_34:
	cvt.rn.f64.s32	%fd126, %r245;
	div.rn.f64 	%fd35, %fd126, 0d4076800000000000;
	setp.eq.s32	%p40, %r41, 0;
	@%p40 bra 	BB14_54;
	bra.uni 	BB14_35;

BB14_54:
	fma.rn.f64 	%fd224, %fd6, %fd35, 0d3FF0000000000000;
	bra.uni 	BB14_55;

BB14_35:
	setp.eq.s32	%p41, %r41, 1;
	@%p41 bra 	BB14_40;
	bra.uni 	BB14_36;

BB14_40:
	mul.f64 	%fd40, %fd7, %fd35;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd40;
	}
	bfe.u32 	%r169, %r52, 20, 11;
	add.s32 	%r170, %r169, -1012;
	mov.b64 	 %rd24, %fd40;
	shl.b64 	%rd6, %rd24, %r170;
	setp.eq.s64	%p46, %rd6, -9223372036854775808;
	abs.f64 	%fd41, %fd9;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd41;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd223, [retval0+0];
	
	//{
	}// Callseq End 1
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd9;
	}
	setp.lt.s32	%p47, %r53, 0;
	and.pred  	%p2, %p47, %p46;
	@!%p2 bra 	BB14_42;
	bra.uni 	BB14_41;

BB14_41:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd223;
	}
	xor.b32  	%r172, %r171, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r173, %temp}, %fd223;
	}
	mov.b64 	%fd223, {%r173, %r172};

BB14_42:
	mov.f64 	%fd222, %fd223;
	setp.eq.f64	%p48, %fd9, 0d0000000000000000;
	@%p48 bra 	BB14_45;
	bra.uni 	BB14_43;

BB14_45:
	selp.b32	%r174, %r53, 0, %p46;
	or.b32  	%r175, %r174, 2146435072;
	setp.lt.s32	%p52, %r52, 0;
	selp.b32	%r176, %r175, %r174, %p52;
	mov.u32 	%r177, 0;
	mov.b64 	%fd222, {%r177, %r176};
	bra.uni 	BB14_46;

BB14_36:
	mov.f64 	%fd224, 0d0000000000000000;
	setp.ne.s32	%p42, %r41, 2;
	@%p42 bra 	BB14_55;

	mul.f64 	%fd36, %fd6, %fd35;
	mov.f64 	%fd128, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd129, %fd36, %fd128;
	mov.f64 	%fd130, 0d4338000000000000;
	add.rn.f64 	%fd131, %fd129, %fd130;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd131;
	}
	mov.f64 	%fd132, 0dC338000000000000;
	add.rn.f64 	%fd133, %fd131, %fd132;
	mov.f64 	%fd134, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd135, %fd133, %fd134, %fd36;
	mov.f64 	%fd136, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd137, %fd133, %fd136, %fd135;
	mov.f64 	%fd138, 0d3E928AF3FCA213EA;
	mov.f64 	%fd139, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd140, %fd139, %fd137, %fd138;
	mov.f64 	%fd141, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd142, %fd140, %fd137, %fd141;
	mov.f64 	%fd143, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd144, %fd142, %fd137, %fd143;
	mov.f64 	%fd145, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd146, %fd144, %fd137, %fd145;
	mov.f64 	%fd147, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd148, %fd146, %fd137, %fd147;
	mov.f64 	%fd149, 0d3F81111111122322;
	fma.rn.f64 	%fd150, %fd148, %fd137, %fd149;
	mov.f64 	%fd151, 0d3FA55555555502A1;
	fma.rn.f64 	%fd152, %fd150, %fd137, %fd151;
	mov.f64 	%fd153, 0d3FC5555555555511;
	fma.rn.f64 	%fd154, %fd152, %fd137, %fd153;
	mov.f64 	%fd155, 0d3FE000000000000B;
	fma.rn.f64 	%fd156, %fd154, %fd137, %fd155;
	mov.f64 	%fd157, 0d3FF0000000000000;
	fma.rn.f64 	%fd158, %fd156, %fd137, %fd157;
	fma.rn.f64 	%fd159, %fd158, %fd137, %fd157;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r50, %temp}, %fd159;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd159;
	}
	shl.b32 	%r157, %r49, 20;
	add.s32 	%r158, %r51, %r157;
	mov.b64 	%fd224, {%r50, %r158};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd36;
	}
	mov.b32 	 %f5, %r159;
	abs.f32 	%f2, %f5;
	setp.lt.f32	%p43, %f2, 0f4086232B;
	@%p43 bra 	BB14_55;

	setp.lt.f64	%p44, %fd36, 0d0000000000000000;
	add.f64 	%fd160, %fd36, 0d7FF0000000000000;
	selp.f64	%fd224, 0d0000000000000000, %fd160, %p44;
	setp.geu.f32	%p45, %f2, 0f40874800;
	@%p45 bra 	BB14_55;

	shr.u32 	%r160, %r49, 31;
	add.s32 	%r161, %r49, %r160;
	shr.s32 	%r162, %r161, 1;
	shl.b32 	%r163, %r162, 20;
	add.s32 	%r164, %r163, %r51;
	mov.b64 	%fd161, {%r50, %r164};
	sub.s32 	%r165, %r49, %r162;
	shl.b32 	%r166, %r165, 20;
	add.s32 	%r167, %r166, 1072693248;
	mov.u32 	%r168, 0;
	mov.b64 	%fd162, {%r168, %r167};
	mul.f64 	%fd224, %fd161, %fd162;
	bra.uni 	BB14_55;

BB14_43:
	setp.gt.s32	%p49, %r53, -1;
	@%p49 bra 	BB14_46;

	cvt.rzi.f64.f64	%fd163, %fd40;
	setp.neu.f64	%p50, %fd163, %fd40;
	selp.f64	%fd222, 0dFFF8000000000000, %fd222, %p50;

BB14_46:
	mov.f64 	%fd47, %fd222;
	add.f64 	%fd48, %fd40, %fd9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r178}, %fd48;
	}
	and.b32  	%r179, %r178, 2146435072;
	setp.ne.s32	%p53, %r179, 2146435072;
	mov.f64 	%fd221, %fd47;
	@%p53 bra 	BB14_53;

	setp.gtu.f64	%p54, %fd41, 0d7FF0000000000000;
	mov.f64 	%fd221, %fd48;
	@%p54 bra 	BB14_53;

	abs.f64 	%fd49, %fd40;
	setp.gtu.f64	%p55, %fd49, 0d7FF0000000000000;
	mov.f64 	%fd220, %fd48;
	mov.f64 	%fd221, %fd220;
	@%p55 bra 	BB14_53;

	setp.eq.f64	%p56, %fd49, 0d7FF0000000000000;
	@%p56 bra 	BB14_52;
	bra.uni 	BB14_50;

BB14_52:
	setp.eq.f64	%p58, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p59, %fd41, 0d3FF0000000000000;
	selp.b32	%r186, 2146435072, 0, %p59;
	xor.b32  	%r187, %r186, 2146435072;
	setp.lt.s32	%p60, %r52, 0;
	selp.b32	%r188, %r187, %r186, %p60;
	selp.b32	%r189, 1072693248, %r188, %p58;
	mov.u32 	%r190, 0;
	mov.b64 	%fd221, {%r190, %r189};
	bra.uni 	BB14_53;

BB14_50:
	setp.neu.f64	%p57, %fd41, 0d7FF0000000000000;
	mov.f64 	%fd221, %fd47;
	@%p57 bra 	BB14_53;

	shr.s32 	%r180, %r52, 31;
	and.b32  	%r181, %r180, -2146435072;
	add.s32 	%r182, %r181, 2146435072;
	or.b32  	%r183, %r182, -2147483648;
	selp.b32	%r184, %r183, %r182, %p2;
	mov.u32 	%r185, 0;
	mov.b64 	%fd221, {%r185, %r184};

BB14_53:
	setp.eq.f64	%p61, %fd40, 0d0000000000000000;
	setp.eq.f64	%p62, %fd9, 0d3FF0000000000000;
	or.pred  	%p63, %p62, %p61;
	selp.f64	%fd224, 0d3FF0000000000000, %fd221, %p63;

BB14_55:
	rcp.rn.f64 	%fd164, %fd224;
	fma.rn.f64 	%fd225, %fd216, %fd164, %fd225;

BB14_56:
	add.s64 	%rd26, %rd26, 56;
	add.s32 	%r243, %r243, 1;
	setp.lt.s32	%p64, %r243, %r68;
	@%p64 bra 	BB14_4;

BB14_57:
	cvt.rzi.s32.f64	%r55, %fd2;
	setp.eq.s32	%p65, %r23, 0;
	@%p65 bra 	BB14_59;

	sub.s32 	%r246, %r239, %r76;
	bra.uni 	BB14_60;

BB14_59:
	setp.lt.s32	%p66, %r78, 30;
	setp.eq.s32	%p67, %r241, 31;
	and.pred  	%p68, %p67, %p66;
	selp.b32	%r191, 1, %r241, %p68;
	selp.u32	%r192, 1, 0, %p68;
	sub.s32 	%r193, %r240, %r75;
	sub.s32 	%r194, %r242, %r77;
	add.s32 	%r195, %r194, %r192;
	mul.lo.s32 	%r196, %r195, 30;
	mov.u32 	%r197, 30;
	sub.s32 	%r198, %r197, %r78;
	mov.u32 	%r199, 0;
	max.s32 	%r200, %r199, %r198;
	min.s32 	%r201, %r197, %r191;
	mad.lo.s32 	%r202, %r193, 360, %r196;
	add.s32 	%r203, %r202, %r200;
	add.s32 	%r204, %r203, %r201;
	add.s32 	%r246, %r204, -30;

BB14_60:
	cvt.rn.f64.s32	%fd165, %r246;
	div.rn.f64 	%fd59, %fd165, 0d4076800000000000;
	setp.eq.s32	%p69, %r55, 0;
	@%p69 bra 	BB14_80;

	setp.eq.s32	%p70, %r55, 1;
	@%p70 bra 	BB14_66;
	bra.uni 	BB14_62;

BB14_66:
	div.rn.f64 	%fd202, %fd6, %fd7;
	add.f64 	%fd64, %fd202, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd64;
	}
	mul.f64 	%fd65, %fd7, %fd59;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd65;
	}
	bfe.u32 	%r217, %r63, 20, 11;
	add.s32 	%r218, %r217, -1012;
	mov.b64 	 %rd25, %fd65;
	shl.b64 	%rd8, %rd25, %r218;
	setp.eq.s64	%p75, %rd8, -9223372036854775808;
	abs.f64 	%fd66, %fd64;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd66;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd65;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd232, [retval0+0];
	
	//{
	}// Callseq End 2
	setp.lt.s32	%p76, %r62, 0;
	and.pred  	%p3, %p76, %p75;
	@!%p3 bra 	BB14_68;
	bra.uni 	BB14_67;

BB14_67:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r219}, %fd232;
	}
	xor.b32  	%r220, %r219, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r221, %temp}, %fd232;
	}
	mov.b64 	%fd232, {%r221, %r220};

BB14_68:
	mov.f64 	%fd231, %fd232;
	setp.eq.f64	%p77, %fd64, 0d0000000000000000;
	@%p77 bra 	BB14_71;
	bra.uni 	BB14_69;

BB14_71:
	selp.b32	%r222, %r62, 0, %p75;
	or.b32  	%r223, %r222, 2146435072;
	setp.lt.s32	%p81, %r63, 0;
	selp.b32	%r224, %r223, %r222, %p81;
	mov.u32 	%r225, 0;
	mov.b64 	%fd231, {%r225, %r224};
	bra.uni 	BB14_72;

BB14_80:
	fma.rn.f64 	%fd233, %fd6, %fd59, 0d3FF0000000000000;
	bra.uni 	BB14_81;

BB14_62:
	mov.f64 	%fd233, 0d0000000000000000;
	setp.ne.s32	%p71, %r55, 2;
	@%p71 bra 	BB14_81;

	mul.f64 	%fd60, %fd6, %fd59;
	mov.f64 	%fd167, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd168, %fd60, %fd167;
	mov.f64 	%fd169, 0d4338000000000000;
	add.rn.f64 	%fd170, %fd168, %fd169;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r59, %temp}, %fd170;
	}
	mov.f64 	%fd171, 0dC338000000000000;
	add.rn.f64 	%fd172, %fd170, %fd171;
	mov.f64 	%fd173, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd174, %fd172, %fd173, %fd60;
	mov.f64 	%fd175, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd176, %fd172, %fd175, %fd174;
	mov.f64 	%fd177, 0d3E928AF3FCA213EA;
	mov.f64 	%fd178, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd179, %fd178, %fd176, %fd177;
	mov.f64 	%fd180, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd181, %fd179, %fd176, %fd180;
	mov.f64 	%fd182, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd183, %fd181, %fd176, %fd182;
	mov.f64 	%fd184, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd185, %fd183, %fd176, %fd184;
	mov.f64 	%fd186, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd187, %fd185, %fd176, %fd186;
	mov.f64 	%fd188, 0d3F81111111122322;
	fma.rn.f64 	%fd189, %fd187, %fd176, %fd188;
	mov.f64 	%fd190, 0d3FA55555555502A1;
	fma.rn.f64 	%fd191, %fd189, %fd176, %fd190;
	mov.f64 	%fd192, 0d3FC5555555555511;
	fma.rn.f64 	%fd193, %fd191, %fd176, %fd192;
	mov.f64 	%fd194, 0d3FE000000000000B;
	fma.rn.f64 	%fd195, %fd193, %fd176, %fd194;
	mov.f64 	%fd196, 0d3FF0000000000000;
	fma.rn.f64 	%fd197, %fd195, %fd176, %fd196;
	fma.rn.f64 	%fd198, %fd197, %fd176, %fd196;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r60, %temp}, %fd198;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd198;
	}
	shl.b32 	%r205, %r59, 20;
	add.s32 	%r206, %r61, %r205;
	mov.b64 	%fd233, {%r60, %r206};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r207}, %fd60;
	}
	mov.b32 	 %f6, %r207;
	abs.f32 	%f3, %f6;
	setp.lt.f32	%p72, %f3, 0f4086232B;
	@%p72 bra 	BB14_81;

	setp.lt.f64	%p73, %fd60, 0d0000000000000000;
	add.f64 	%fd199, %fd60, 0d7FF0000000000000;
	selp.f64	%fd233, 0d0000000000000000, %fd199, %p73;
	setp.geu.f32	%p74, %f3, 0f40874800;
	@%p74 bra 	BB14_81;

	shr.u32 	%r208, %r59, 31;
	add.s32 	%r209, %r59, %r208;
	shr.s32 	%r210, %r209, 1;
	shl.b32 	%r211, %r210, 20;
	add.s32 	%r212, %r211, %r61;
	mov.b64 	%fd200, {%r60, %r212};
	sub.s32 	%r213, %r59, %r210;
	shl.b32 	%r214, %r213, 20;
	add.s32 	%r215, %r214, 1072693248;
	mov.u32 	%r216, 0;
	mov.b64 	%fd201, {%r216, %r215};
	mul.f64 	%fd233, %fd200, %fd201;
	bra.uni 	BB14_81;

BB14_69:
	setp.gt.s32	%p78, %r62, -1;
	@%p78 bra 	BB14_72;

	cvt.rzi.f64.f64	%fd203, %fd65;
	setp.neu.f64	%p79, %fd203, %fd65;
	selp.f64	%fd231, 0dFFF8000000000000, %fd231, %p79;

BB14_72:
	mov.f64 	%fd72, %fd231;
	add.f64 	%fd73, %fd65, %fd64;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r226}, %fd73;
	}
	and.b32  	%r227, %r226, 2146435072;
	setp.ne.s32	%p82, %r227, 2146435072;
	mov.f64 	%fd230, %fd72;
	@%p82 bra 	BB14_79;

	setp.gtu.f64	%p83, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd230, %fd73;
	@%p83 bra 	BB14_79;

	abs.f64 	%fd74, %fd65;
	setp.gtu.f64	%p84, %fd74, 0d7FF0000000000000;
	mov.f64 	%fd229, %fd73;
	mov.f64 	%fd230, %fd229;
	@%p84 bra 	BB14_79;

	setp.eq.f64	%p85, %fd74, 0d7FF0000000000000;
	@%p85 bra 	BB14_78;
	bra.uni 	BB14_76;

BB14_78:
	setp.gt.f64	%p87, %fd66, 0d3FF0000000000000;
	selp.b32	%r234, 2146435072, 0, %p87;
	xor.b32  	%r235, %r234, 2146435072;
	setp.lt.s32	%p88, %r63, 0;
	selp.b32	%r236, %r235, %r234, %p88;
	setp.eq.f64	%p89, %fd64, 0dBFF0000000000000;
	selp.b32	%r237, 1072693248, %r236, %p89;
	mov.u32 	%r238, 0;
	mov.b64 	%fd230, {%r238, %r237};
	bra.uni 	BB14_79;

BB14_76:
	setp.neu.f64	%p86, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd230, %fd72;
	@%p86 bra 	BB14_79;

	shr.s32 	%r228, %r63, 31;
	and.b32  	%r229, %r228, -2146435072;
	add.s32 	%r230, %r229, 2146435072;
	or.b32  	%r231, %r230, -2147483648;
	selp.b32	%r232, %r231, %r230, %p3;
	mov.u32 	%r233, 0;
	mov.b64 	%fd230, {%r233, %r232};

BB14_79:
	setp.eq.f64	%p90, %fd65, 0d0000000000000000;
	setp.eq.f64	%p91, %fd64, 0d3FF0000000000000;
	or.pred  	%p92, %p91, %p90;
	selp.f64	%fd233, 0d3FF0000000000000, %fd230, %p92;

BB14_81:
	rcp.rn.f64 	%fd204, %fd233;
	div.rn.f64 	%fd205, %fd225, %fd204;
	mul.f64 	%fd206, %fd205, 0d4059000000000000;
	div.rn.f64 	%fd207, %fd206, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd207;
	ret;
}

	// .globl	_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi(
	.param .align 8 .b8 _Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_0[56],
	.param .b32 _Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_1,
	.param .align 8 .b8 _Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_2[40],
	.param .b32 _Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_3
)
{
	.reg .pred 	%p<93>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<247>;
	.reg .f64 	%fd<232>;
	.reg .b64 	%rd<27>;


	ld.param.u64 	%rd9, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_0];
	ld.param.u64 	%rd14, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_0+40];
	ld.param.u64 	%rd11, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_0+16];
	ld.param.u32 	%r69, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r67, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_2+36];
	ld.param.u32 	%r64, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_2+24];
	ld.param.f64 	%fd82, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_2+16];
	ld.param.f64 	%fd81, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_2+8];
	ld.param.u64 	%rd16, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_2];
	ld.param.u32 	%r68, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_3];
	cvt.s64.s32	%rd1, %r69;
	mul.wide.s32 	%rd17, %r69, 16;
	add.s64 	%rd18, %rd11, %rd17;
	ld.u32 	%r242, [%rd18];
	ld.u32 	%r241, [%rd18+4];
	ld.u32 	%r240, [%rd18+8];
	ld.u32 	%r239, [%rd18+12];
	mul.wide.s32 	%rd19, %r69, 36;
	add.s64 	%rd20, %rd14, %rd19;
	add.s64 	%rd2, %rd20, 12;
	ld.u32 	%r70, [%rd20+12];
	setp.ge.s32	%p4, %r239, %r70;
	@%p4 bra 	BB15_2;

	ld.u32 	%r242, [%rd2+-12];
	ld.u32 	%r241, [%rd2+-8];
	ld.u32 	%r240, [%rd2+-4];
	ld.u32 	%r239, [%rd2];

BB15_2:
	mul.lo.s64 	%rd21, %rd1, 88;
	add.s64 	%rd22, %rd9, %rd21;
	ld.u32 	%r23, [%rd22+80];
	ld.f64 	%fd7, [%rd22+16];
	ld.f64 	%fd2, [%rd22+8];
	ld.f64 	%fd6, [%rd22];
	ld.v2.u32 	{%r75, %r76}, [%rd22+56];
	ld.v2.u32 	{%r77, %r78}, [%rd22+48];
	mov.f64 	%fd223, 0d0000000000000000;
	setp.lt.s32	%p5, %r68, 1;
	@%p5 bra 	BB15_57;

	mov.u64 	%rd26, %rd16;
	div.rn.f64 	%fd85, %fd81, %fd82;
	add.f64 	%fd8, %fd85, 0d3FF0000000000000;
	div.rn.f64 	%fd86, %fd6, %fd7;
	add.f64 	%fd9, %fd86, 0d3FF0000000000000;
	mov.f64 	%fd223, 0d0000000000000000;
	mov.u32 	%r243, 0;

BB15_4:
	ld.u32 	%r82, [%rd26+12];
	setp.gt.s32	%p6, %r239, %r82;
	@%p6 bra 	BB15_56;

	ld.f64 	%fd214, [%rd26+48];
	setp.neu.f64	%p7, %fd214, 0dBFF0000000000000;
	@%p7 bra 	BB15_31;

	setp.eq.s32	%p8, %r67, 0;
	ld.v2.u32 	{%r83, %r84}, [%rd26+24];
	ld.v2.u32 	{%r85, %r86}, [%rd26+16];
	ld.v2.u32 	{%r87, %r88}, [%rd26+40];
	ld.v2.u32 	{%r89, %r90}, [%rd26+32];
	@%p8 bra 	BB15_8;
	bra.uni 	BB15_7;

BB15_8:
	setp.lt.s32	%p9, %r86, 30;
	setp.eq.s32	%p10, %r90, 31;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r91, 1, %r90, %p11;
	selp.u32	%r92, 1, 0, %p11;
	sub.s32 	%r93, %r87, %r83;
	sub.s32 	%r94, %r89, %r85;
	add.s32 	%r95, %r94, %r92;
	mul.lo.s32 	%r96, %r95, 30;
	mov.u32 	%r97, 30;
	sub.s32 	%r98, %r97, %r86;
	mov.u32 	%r99, 0;
	max.s32 	%r100, %r99, %r98;
	min.s32 	%r101, %r97, %r91;
	mad.lo.s32 	%r102, %r93, 360, %r96;
	add.s32 	%r103, %r102, %r100;
	add.s32 	%r104, %r103, %r101;
	add.s32 	%r244, %r104, -30;
	bra.uni 	BB15_9;

BB15_7:
	sub.s32 	%r244, %r88, %r84;

BB15_9:
	setp.eq.s32	%p12, %r64, 0;
	cvt.rn.f64.s32	%fd87, %r244;
	div.rn.f64 	%fd12, %fd87, 0d4076800000000000;
	@%p12 bra 	BB15_29;
	bra.uni 	BB15_10;

BB15_29:
	fma.rn.f64 	%fd213, %fd81, %fd12, 0d3FF0000000000000;
	bra.uni 	BB15_30;

BB15_10:
	setp.eq.s32	%p13, %r64, 1;
	@%p13 bra 	BB15_15;
	bra.uni 	BB15_11;

BB15_15:
	mul.f64 	%fd17, %fd82, %fd12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd17;
	}
	bfe.u32 	%r117, %r39, 20, 11;
	add.s32 	%r118, %r117, -1012;
	mov.b64 	 %rd23, %fd17;
	shl.b64 	%rd5, %rd23, %r118;
	setp.eq.s64	%p18, %rd5, -9223372036854775808;
	abs.f64 	%fd18, %fd8;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd18;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd17;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd212, [retval0+0];
	
	//{
	}// Callseq End 3
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd8;
	}
	setp.lt.s32	%p19, %r40, 0;
	and.pred  	%p1, %p19, %p18;
	@!%p1 bra 	BB15_17;
	bra.uni 	BB15_16;

BB15_16:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd212;
	}
	xor.b32  	%r120, %r119, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd212;
	}
	mov.b64 	%fd212, {%r121, %r120};

BB15_17:
	mov.f64 	%fd211, %fd212;
	setp.eq.f64	%p20, %fd8, 0d0000000000000000;
	@%p20 bra 	BB15_20;
	bra.uni 	BB15_18;

BB15_20:
	selp.b32	%r122, %r40, 0, %p18;
	or.b32  	%r123, %r122, 2146435072;
	setp.lt.s32	%p24, %r39, 0;
	selp.b32	%r124, %r123, %r122, %p24;
	mov.u32 	%r125, 0;
	mov.b64 	%fd211, {%r125, %r124};
	bra.uni 	BB15_21;

BB15_11:
	mov.f64 	%fd213, 0d0000000000000000;
	setp.ne.s32	%p14, %r64, 2;
	@%p14 bra 	BB15_30;

	mul.f64 	%fd13, %fd81, %fd12;
	mov.f64 	%fd89, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd90, %fd13, %fd89;
	mov.f64 	%fd91, 0d4338000000000000;
	add.rn.f64 	%fd92, %fd90, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd92;
	}
	mov.f64 	%fd93, 0dC338000000000000;
	add.rn.f64 	%fd94, %fd92, %fd93;
	mov.f64 	%fd95, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd96, %fd94, %fd95, %fd13;
	mov.f64 	%fd97, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd98, %fd94, %fd97, %fd96;
	mov.f64 	%fd99, 0d3E928AF3FCA213EA;
	mov.f64 	%fd100, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd101, %fd100, %fd98, %fd99;
	mov.f64 	%fd102, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd103, %fd101, %fd98, %fd102;
	mov.f64 	%fd104, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd105, %fd103, %fd98, %fd104;
	mov.f64 	%fd106, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd107, %fd105, %fd98, %fd106;
	mov.f64 	%fd108, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd109, %fd107, %fd98, %fd108;
	mov.f64 	%fd110, 0d3F81111111122322;
	fma.rn.f64 	%fd111, %fd109, %fd98, %fd110;
	mov.f64 	%fd112, 0d3FA55555555502A1;
	fma.rn.f64 	%fd113, %fd111, %fd98, %fd112;
	mov.f64 	%fd114, 0d3FC5555555555511;
	fma.rn.f64 	%fd115, %fd113, %fd98, %fd114;
	mov.f64 	%fd116, 0d3FE000000000000B;
	fma.rn.f64 	%fd117, %fd115, %fd98, %fd116;
	mov.f64 	%fd118, 0d3FF0000000000000;
	fma.rn.f64 	%fd119, %fd117, %fd98, %fd118;
	fma.rn.f64 	%fd120, %fd119, %fd98, %fd118;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd120;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd120;
	}
	shl.b32 	%r105, %r36, 20;
	add.s32 	%r106, %r38, %r105;
	mov.b64 	%fd213, {%r37, %r106};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd13;
	}
	mov.b32 	 %f4, %r107;
	abs.f32 	%f1, %f4;
	setp.lt.f32	%p15, %f1, 0f4086232B;
	@%p15 bra 	BB15_30;

	setp.lt.f64	%p16, %fd13, 0d0000000000000000;
	add.f64 	%fd121, %fd13, 0d7FF0000000000000;
	selp.f64	%fd213, 0d0000000000000000, %fd121, %p16;
	setp.geu.f32	%p17, %f1, 0f40874800;
	@%p17 bra 	BB15_30;

	shr.u32 	%r108, %r36, 31;
	add.s32 	%r109, %r36, %r108;
	shr.s32 	%r110, %r109, 1;
	shl.b32 	%r111, %r110, 20;
	add.s32 	%r112, %r111, %r38;
	mov.b64 	%fd122, {%r37, %r112};
	sub.s32 	%r113, %r36, %r110;
	shl.b32 	%r114, %r113, 20;
	add.s32 	%r115, %r114, 1072693248;
	mov.u32 	%r116, 0;
	mov.b64 	%fd123, {%r116, %r115};
	mul.f64 	%fd213, %fd122, %fd123;
	bra.uni 	BB15_30;

BB15_18:
	setp.gt.s32	%p21, %r40, -1;
	@%p21 bra 	BB15_21;

	cvt.rzi.f64.f64	%fd124, %fd17;
	setp.neu.f64	%p22, %fd124, %fd17;
	selp.f64	%fd211, 0dFFF8000000000000, %fd211, %p22;

BB15_21:
	mov.f64 	%fd24, %fd211;
	add.f64 	%fd25, %fd17, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd25;
	}
	and.b32  	%r127, %r126, 2146435072;
	setp.ne.s32	%p25, %r127, 2146435072;
	mov.f64 	%fd210, %fd24;
	@%p25 bra 	BB15_28;

	setp.gtu.f64	%p26, %fd18, 0d7FF0000000000000;
	mov.f64 	%fd210, %fd25;
	@%p26 bra 	BB15_28;

	abs.f64 	%fd26, %fd17;
	setp.gtu.f64	%p27, %fd26, 0d7FF0000000000000;
	mov.f64 	%fd209, %fd25;
	mov.f64 	%fd210, %fd209;
	@%p27 bra 	BB15_28;

	setp.eq.f64	%p28, %fd26, 0d7FF0000000000000;
	@%p28 bra 	BB15_27;
	bra.uni 	BB15_25;

BB15_27:
	setp.eq.f64	%p30, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p31, %fd18, 0d3FF0000000000000;
	selp.b32	%r134, 2146435072, 0, %p31;
	xor.b32  	%r135, %r134, 2146435072;
	setp.lt.s32	%p32, %r39, 0;
	selp.b32	%r136, %r135, %r134, %p32;
	selp.b32	%r137, 1072693248, %r136, %p30;
	mov.u32 	%r138, 0;
	mov.b64 	%fd210, {%r138, %r137};
	bra.uni 	BB15_28;

BB15_25:
	setp.neu.f64	%p29, %fd18, 0d7FF0000000000000;
	mov.f64 	%fd210, %fd24;
	@%p29 bra 	BB15_28;

	shr.s32 	%r128, %r39, 31;
	and.b32  	%r129, %r128, -2146435072;
	add.s32 	%r130, %r129, 2146435072;
	or.b32  	%r131, %r130, -2147483648;
	selp.b32	%r132, %r131, %r130, %p1;
	mov.u32 	%r133, 0;
	mov.b64 	%fd210, {%r133, %r132};

BB15_28:
	setp.eq.f64	%p33, %fd17, 0d0000000000000000;
	setp.eq.f64	%p34, %fd8, 0d3FF0000000000000;
	or.pred  	%p35, %p34, %p33;
	selp.f64	%fd213, 0d3FF0000000000000, %fd210, %p35;

BB15_30:
	add.f64 	%fd125, %fd213, 0dBFF0000000000000;
	mul.f64 	%fd214, %fd125, 0d4059000000000000;

BB15_31:
	setp.eq.s32	%p36, %r23, 0;
	cvt.rzi.s32.f64	%r41, %fd2;
	ld.v2.u32 	{%r139, %r140}, [%rd26+8];
	ld.v2.u32 	{%r141, %r142}, [%rd26];
	@%p36 bra 	BB15_33;
	bra.uni 	BB15_32;

BB15_33:
	setp.lt.s32	%p37, %r78, 30;
	setp.eq.s32	%p38, %r142, 31;
	and.pred  	%p39, %p38, %p37;
	selp.b32	%r143, 1, %r142, %p39;
	selp.u32	%r144, 1, 0, %p39;
	sub.s32 	%r145, %r139, %r75;
	sub.s32 	%r146, %r141, %r77;
	add.s32 	%r147, %r146, %r144;
	mul.lo.s32 	%r148, %r147, 30;
	mov.u32 	%r149, 30;
	sub.s32 	%r150, %r149, %r78;
	mov.u32 	%r151, 0;
	max.s32 	%r152, %r151, %r150;
	min.s32 	%r153, %r149, %r143;
	mad.lo.s32 	%r154, %r145, 360, %r148;
	add.s32 	%r155, %r154, %r152;
	add.s32 	%r156, %r155, %r153;
	add.s32 	%r245, %r156, -30;
	bra.uni 	BB15_34;

BB15_32:
	sub.s32 	%r245, %r140, %r76;

BB15_34:
	cvt.rn.f64.s32	%fd126, %r245;
	div.rn.f64 	%fd35, %fd126, 0d4076800000000000;
	setp.eq.s32	%p40, %r41, 0;
	@%p40 bra 	BB15_54;
	bra.uni 	BB15_35;

BB15_54:
	fma.rn.f64 	%fd222, %fd6, %fd35, 0d3FF0000000000000;
	bra.uni 	BB15_55;

BB15_35:
	setp.eq.s32	%p41, %r41, 1;
	@%p41 bra 	BB15_40;
	bra.uni 	BB15_36;

BB15_40:
	mul.f64 	%fd40, %fd7, %fd35;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd40;
	}
	bfe.u32 	%r169, %r52, 20, 11;
	add.s32 	%r170, %r169, -1012;
	mov.b64 	 %rd24, %fd40;
	shl.b64 	%rd6, %rd24, %r170;
	setp.eq.s64	%p46, %rd6, -9223372036854775808;
	abs.f64 	%fd41, %fd9;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd41;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd221, [retval0+0];
	
	//{
	}// Callseq End 4
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd9;
	}
	setp.lt.s32	%p47, %r53, 0;
	and.pred  	%p2, %p47, %p46;
	@!%p2 bra 	BB15_42;
	bra.uni 	BB15_41;

BB15_41:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd221;
	}
	xor.b32  	%r172, %r171, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r173, %temp}, %fd221;
	}
	mov.b64 	%fd221, {%r173, %r172};

BB15_42:
	mov.f64 	%fd220, %fd221;
	setp.eq.f64	%p48, %fd9, 0d0000000000000000;
	@%p48 bra 	BB15_45;
	bra.uni 	BB15_43;

BB15_45:
	selp.b32	%r174, %r53, 0, %p46;
	or.b32  	%r175, %r174, 2146435072;
	setp.lt.s32	%p52, %r52, 0;
	selp.b32	%r176, %r175, %r174, %p52;
	mov.u32 	%r177, 0;
	mov.b64 	%fd220, {%r177, %r176};
	bra.uni 	BB15_46;

BB15_36:
	mov.f64 	%fd222, 0d0000000000000000;
	setp.ne.s32	%p42, %r41, 2;
	@%p42 bra 	BB15_55;

	mul.f64 	%fd36, %fd6, %fd35;
	mov.f64 	%fd128, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd129, %fd36, %fd128;
	mov.f64 	%fd130, 0d4338000000000000;
	add.rn.f64 	%fd131, %fd129, %fd130;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd131;
	}
	mov.f64 	%fd132, 0dC338000000000000;
	add.rn.f64 	%fd133, %fd131, %fd132;
	mov.f64 	%fd134, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd135, %fd133, %fd134, %fd36;
	mov.f64 	%fd136, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd137, %fd133, %fd136, %fd135;
	mov.f64 	%fd138, 0d3E928AF3FCA213EA;
	mov.f64 	%fd139, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd140, %fd139, %fd137, %fd138;
	mov.f64 	%fd141, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd142, %fd140, %fd137, %fd141;
	mov.f64 	%fd143, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd144, %fd142, %fd137, %fd143;
	mov.f64 	%fd145, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd146, %fd144, %fd137, %fd145;
	mov.f64 	%fd147, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd148, %fd146, %fd137, %fd147;
	mov.f64 	%fd149, 0d3F81111111122322;
	fma.rn.f64 	%fd150, %fd148, %fd137, %fd149;
	mov.f64 	%fd151, 0d3FA55555555502A1;
	fma.rn.f64 	%fd152, %fd150, %fd137, %fd151;
	mov.f64 	%fd153, 0d3FC5555555555511;
	fma.rn.f64 	%fd154, %fd152, %fd137, %fd153;
	mov.f64 	%fd155, 0d3FE000000000000B;
	fma.rn.f64 	%fd156, %fd154, %fd137, %fd155;
	mov.f64 	%fd157, 0d3FF0000000000000;
	fma.rn.f64 	%fd158, %fd156, %fd137, %fd157;
	fma.rn.f64 	%fd159, %fd158, %fd137, %fd157;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r50, %temp}, %fd159;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd159;
	}
	shl.b32 	%r157, %r49, 20;
	add.s32 	%r158, %r51, %r157;
	mov.b64 	%fd222, {%r50, %r158};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd36;
	}
	mov.b32 	 %f5, %r159;
	abs.f32 	%f2, %f5;
	setp.lt.f32	%p43, %f2, 0f4086232B;
	@%p43 bra 	BB15_55;

	setp.lt.f64	%p44, %fd36, 0d0000000000000000;
	add.f64 	%fd160, %fd36, 0d7FF0000000000000;
	selp.f64	%fd222, 0d0000000000000000, %fd160, %p44;
	setp.geu.f32	%p45, %f2, 0f40874800;
	@%p45 bra 	BB15_55;

	shr.u32 	%r160, %r49, 31;
	add.s32 	%r161, %r49, %r160;
	shr.s32 	%r162, %r161, 1;
	shl.b32 	%r163, %r162, 20;
	add.s32 	%r164, %r163, %r51;
	mov.b64 	%fd161, {%r50, %r164};
	sub.s32 	%r165, %r49, %r162;
	shl.b32 	%r166, %r165, 20;
	add.s32 	%r167, %r166, 1072693248;
	mov.u32 	%r168, 0;
	mov.b64 	%fd162, {%r168, %r167};
	mul.f64 	%fd222, %fd161, %fd162;
	bra.uni 	BB15_55;

BB15_43:
	setp.gt.s32	%p49, %r53, -1;
	@%p49 bra 	BB15_46;

	cvt.rzi.f64.f64	%fd163, %fd40;
	setp.neu.f64	%p50, %fd163, %fd40;
	selp.f64	%fd220, 0dFFF8000000000000, %fd220, %p50;

BB15_46:
	mov.f64 	%fd47, %fd220;
	add.f64 	%fd48, %fd40, %fd9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r178}, %fd48;
	}
	and.b32  	%r179, %r178, 2146435072;
	setp.ne.s32	%p53, %r179, 2146435072;
	mov.f64 	%fd219, %fd47;
	@%p53 bra 	BB15_53;

	setp.gtu.f64	%p54, %fd41, 0d7FF0000000000000;
	mov.f64 	%fd219, %fd48;
	@%p54 bra 	BB15_53;

	abs.f64 	%fd49, %fd40;
	setp.gtu.f64	%p55, %fd49, 0d7FF0000000000000;
	mov.f64 	%fd218, %fd48;
	mov.f64 	%fd219, %fd218;
	@%p55 bra 	BB15_53;

	setp.eq.f64	%p56, %fd49, 0d7FF0000000000000;
	@%p56 bra 	BB15_52;
	bra.uni 	BB15_50;

BB15_52:
	setp.eq.f64	%p58, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p59, %fd41, 0d3FF0000000000000;
	selp.b32	%r186, 2146435072, 0, %p59;
	xor.b32  	%r187, %r186, 2146435072;
	setp.lt.s32	%p60, %r52, 0;
	selp.b32	%r188, %r187, %r186, %p60;
	selp.b32	%r189, 1072693248, %r188, %p58;
	mov.u32 	%r190, 0;
	mov.b64 	%fd219, {%r190, %r189};
	bra.uni 	BB15_53;

BB15_50:
	setp.neu.f64	%p57, %fd41, 0d7FF0000000000000;
	mov.f64 	%fd219, %fd47;
	@%p57 bra 	BB15_53;

	shr.s32 	%r180, %r52, 31;
	and.b32  	%r181, %r180, -2146435072;
	add.s32 	%r182, %r181, 2146435072;
	or.b32  	%r183, %r182, -2147483648;
	selp.b32	%r184, %r183, %r182, %p2;
	mov.u32 	%r185, 0;
	mov.b64 	%fd219, {%r185, %r184};

BB15_53:
	setp.eq.f64	%p61, %fd40, 0d0000000000000000;
	setp.eq.f64	%p62, %fd9, 0d3FF0000000000000;
	or.pred  	%p63, %p62, %p61;
	selp.f64	%fd222, 0d3FF0000000000000, %fd219, %p63;

BB15_55:
	rcp.rn.f64 	%fd164, %fd222;
	fma.rn.f64 	%fd223, %fd214, %fd164, %fd223;

BB15_56:
	add.s64 	%rd26, %rd26, 56;
	add.s32 	%r243, %r243, 1;
	setp.lt.s32	%p64, %r243, %r68;
	@%p64 bra 	BB15_4;

BB15_57:
	cvt.rzi.s32.f64	%r55, %fd2;
	setp.eq.s32	%p65, %r23, 0;
	@%p65 bra 	BB15_59;

	sub.s32 	%r246, %r239, %r76;
	bra.uni 	BB15_60;

BB15_59:
	setp.lt.s32	%p66, %r78, 30;
	setp.eq.s32	%p67, %r241, 31;
	and.pred  	%p68, %p67, %p66;
	selp.b32	%r191, 1, %r241, %p68;
	selp.u32	%r192, 1, 0, %p68;
	sub.s32 	%r193, %r240, %r75;
	sub.s32 	%r194, %r242, %r77;
	add.s32 	%r195, %r194, %r192;
	mul.lo.s32 	%r196, %r195, 30;
	mov.u32 	%r197, 30;
	sub.s32 	%r198, %r197, %r78;
	mov.u32 	%r199, 0;
	max.s32 	%r200, %r199, %r198;
	min.s32 	%r201, %r197, %r191;
	mad.lo.s32 	%r202, %r193, 360, %r196;
	add.s32 	%r203, %r202, %r200;
	add.s32 	%r204, %r203, %r201;
	add.s32 	%r246, %r204, -30;

BB15_60:
	cvt.rn.f64.s32	%fd165, %r246;
	div.rn.f64 	%fd59, %fd165, 0d4076800000000000;
	setp.eq.s32	%p69, %r55, 0;
	@%p69 bra 	BB15_80;

	setp.eq.s32	%p70, %r55, 1;
	@%p70 bra 	BB15_66;
	bra.uni 	BB15_62;

BB15_66:
	div.rn.f64 	%fd202, %fd6, %fd7;
	add.f64 	%fd64, %fd202, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd64;
	}
	mul.f64 	%fd65, %fd7, %fd59;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd65;
	}
	bfe.u32 	%r217, %r63, 20, 11;
	add.s32 	%r218, %r217, -1012;
	mov.b64 	 %rd25, %fd65;
	shl.b64 	%rd8, %rd25, %r218;
	setp.eq.s64	%p75, %rd8, -9223372036854775808;
	abs.f64 	%fd66, %fd64;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd66;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd65;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd230, [retval0+0];
	
	//{
	}// Callseq End 5
	setp.lt.s32	%p76, %r62, 0;
	and.pred  	%p3, %p76, %p75;
	@!%p3 bra 	BB15_68;
	bra.uni 	BB15_67;

BB15_67:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r219}, %fd230;
	}
	xor.b32  	%r220, %r219, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r221, %temp}, %fd230;
	}
	mov.b64 	%fd230, {%r221, %r220};

BB15_68:
	mov.f64 	%fd229, %fd230;
	setp.eq.f64	%p77, %fd64, 0d0000000000000000;
	@%p77 bra 	BB15_71;
	bra.uni 	BB15_69;

BB15_71:
	selp.b32	%r222, %r62, 0, %p75;
	or.b32  	%r223, %r222, 2146435072;
	setp.lt.s32	%p81, %r63, 0;
	selp.b32	%r224, %r223, %r222, %p81;
	mov.u32 	%r225, 0;
	mov.b64 	%fd229, {%r225, %r224};
	bra.uni 	BB15_72;

BB15_80:
	fma.rn.f64 	%fd231, %fd6, %fd59, 0d3FF0000000000000;
	bra.uni 	BB15_81;

BB15_62:
	mov.f64 	%fd231, 0d0000000000000000;
	setp.ne.s32	%p71, %r55, 2;
	@%p71 bra 	BB15_81;

	mul.f64 	%fd60, %fd6, %fd59;
	mov.f64 	%fd167, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd168, %fd60, %fd167;
	mov.f64 	%fd169, 0d4338000000000000;
	add.rn.f64 	%fd170, %fd168, %fd169;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r59, %temp}, %fd170;
	}
	mov.f64 	%fd171, 0dC338000000000000;
	add.rn.f64 	%fd172, %fd170, %fd171;
	mov.f64 	%fd173, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd174, %fd172, %fd173, %fd60;
	mov.f64 	%fd175, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd176, %fd172, %fd175, %fd174;
	mov.f64 	%fd177, 0d3E928AF3FCA213EA;
	mov.f64 	%fd178, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd179, %fd178, %fd176, %fd177;
	mov.f64 	%fd180, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd181, %fd179, %fd176, %fd180;
	mov.f64 	%fd182, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd183, %fd181, %fd176, %fd182;
	mov.f64 	%fd184, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd185, %fd183, %fd176, %fd184;
	mov.f64 	%fd186, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd187, %fd185, %fd176, %fd186;
	mov.f64 	%fd188, 0d3F81111111122322;
	fma.rn.f64 	%fd189, %fd187, %fd176, %fd188;
	mov.f64 	%fd190, 0d3FA55555555502A1;
	fma.rn.f64 	%fd191, %fd189, %fd176, %fd190;
	mov.f64 	%fd192, 0d3FC5555555555511;
	fma.rn.f64 	%fd193, %fd191, %fd176, %fd192;
	mov.f64 	%fd194, 0d3FE000000000000B;
	fma.rn.f64 	%fd195, %fd193, %fd176, %fd194;
	mov.f64 	%fd196, 0d3FF0000000000000;
	fma.rn.f64 	%fd197, %fd195, %fd176, %fd196;
	fma.rn.f64 	%fd198, %fd197, %fd176, %fd196;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r60, %temp}, %fd198;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd198;
	}
	shl.b32 	%r205, %r59, 20;
	add.s32 	%r206, %r61, %r205;
	mov.b64 	%fd231, {%r60, %r206};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r207}, %fd60;
	}
	mov.b32 	 %f6, %r207;
	abs.f32 	%f3, %f6;
	setp.lt.f32	%p72, %f3, 0f4086232B;
	@%p72 bra 	BB15_81;

	setp.lt.f64	%p73, %fd60, 0d0000000000000000;
	add.f64 	%fd199, %fd60, 0d7FF0000000000000;
	selp.f64	%fd231, 0d0000000000000000, %fd199, %p73;
	setp.geu.f32	%p74, %f3, 0f40874800;
	@%p74 bra 	BB15_81;

	shr.u32 	%r208, %r59, 31;
	add.s32 	%r209, %r59, %r208;
	shr.s32 	%r210, %r209, 1;
	shl.b32 	%r211, %r210, 20;
	add.s32 	%r212, %r211, %r61;
	mov.b64 	%fd200, {%r60, %r212};
	sub.s32 	%r213, %r59, %r210;
	shl.b32 	%r214, %r213, 20;
	add.s32 	%r215, %r214, 1072693248;
	mov.u32 	%r216, 0;
	mov.b64 	%fd201, {%r216, %r215};
	mul.f64 	%fd231, %fd200, %fd201;
	bra.uni 	BB15_81;

BB15_69:
	setp.gt.s32	%p78, %r62, -1;
	@%p78 bra 	BB15_72;

	cvt.rzi.f64.f64	%fd203, %fd65;
	setp.neu.f64	%p79, %fd203, %fd65;
	selp.f64	%fd229, 0dFFF8000000000000, %fd229, %p79;

BB15_72:
	mov.f64 	%fd72, %fd229;
	add.f64 	%fd73, %fd65, %fd64;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r226}, %fd73;
	}
	and.b32  	%r227, %r226, 2146435072;
	setp.ne.s32	%p82, %r227, 2146435072;
	mov.f64 	%fd228, %fd72;
	@%p82 bra 	BB15_79;

	setp.gtu.f64	%p83, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd228, %fd73;
	@%p83 bra 	BB15_79;

	abs.f64 	%fd74, %fd65;
	setp.gtu.f64	%p84, %fd74, 0d7FF0000000000000;
	mov.f64 	%fd227, %fd73;
	mov.f64 	%fd228, %fd227;
	@%p84 bra 	BB15_79;

	setp.eq.f64	%p85, %fd74, 0d7FF0000000000000;
	@%p85 bra 	BB15_78;
	bra.uni 	BB15_76;

BB15_78:
	setp.gt.f64	%p87, %fd66, 0d3FF0000000000000;
	selp.b32	%r234, 2146435072, 0, %p87;
	xor.b32  	%r235, %r234, 2146435072;
	setp.lt.s32	%p88, %r63, 0;
	selp.b32	%r236, %r235, %r234, %p88;
	setp.eq.f64	%p89, %fd64, 0dBFF0000000000000;
	selp.b32	%r237, 1072693248, %r236, %p89;
	mov.u32 	%r238, 0;
	mov.b64 	%fd228, {%r238, %r237};
	bra.uni 	BB15_79;

BB15_76:
	setp.neu.f64	%p86, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd228, %fd72;
	@%p86 bra 	BB15_79;

	shr.s32 	%r228, %r63, 31;
	and.b32  	%r229, %r228, -2146435072;
	add.s32 	%r230, %r229, 2146435072;
	or.b32  	%r231, %r230, -2147483648;
	selp.b32	%r232, %r231, %r230, %p3;
	mov.u32 	%r233, 0;
	mov.b64 	%fd228, {%r233, %r232};

BB15_79:
	setp.eq.f64	%p90, %fd65, 0d0000000000000000;
	setp.eq.f64	%p91, %fd64, 0d3FF0000000000000;
	or.pred  	%p92, %p91, %p90;
	selp.f64	%fd231, 0d3FF0000000000000, %fd228, %p92;

BB15_81:
	rcp.rn.f64 	%fd204, %fd231;
	div.rn.f64 	%fd205, %fd223, %fd204;
	st.param.f64	[func_retval0+0], %fd205;
	ret;
}

	// .globl	_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi(
	.param .align 8 .b8 _Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_0[56],
	.param .align 4 .b8 _Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1[16],
	.param .b32 _Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_2,
	.param .align 8 .b8 _Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3[40],
	.param .b32 _Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_4
)
{
	.reg .pred 	%p<38>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<109>;
	.reg .f64 	%fd<90>;
	.reg .b64 	%rd<23>;


	ld.param.u32 	%r27, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1+12];
	ld.param.u32 	%r24, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r29, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+24];
	ld.param.f64 	%fd30, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+16];
	ld.param.f64 	%fd29, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+8];
	ld.param.u64 	%rd1, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3];
	ld.param.u32 	%r33, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_4];
	setp.lt.s32	%p2, %r33, 1;
	@%p2 bra 	BB16_4;

	mov.u32 	%r107, 0;

BB16_2:
	mov.u32 	%r106, %r107;
	mul.wide.s32 	%rd15, %r106, 56;
	add.s64 	%rd16, %rd1, %rd15;
	ld.u32 	%r35, [%rd16+12];
	add.s32 	%r107, %r106, 1;
	setp.le.s32	%p3, %r27, %r35;
	@%p3 bra 	BB16_5;

	setp.lt.s32	%p4, %r107, %r33;
	@%p4 bra 	BB16_2;

BB16_4:
	add.s32 	%r106, %r33, -1;

BB16_5:
	mov.u32 	%r105, %r106;
	mov.f64 	%fd89, 0d0000000000000000;
	setp.ge.s32	%p5, %r105, %r33;
	@%p5 bra 	BB16_36;

	div.rn.f64 	%fd33, %fd29, %fd30;
	add.f64 	%fd1, %fd33, 0d3FF0000000000000;
	mul.wide.s32 	%rd17, %r105, 56;
	add.s64 	%rd22, %rd1, %rd17;
	mov.f64 	%fd32, 0d0000000000000000;
	mov.f64 	%fd88, %fd32;

BB16_7:
	add.s64 	%rd4, %rd22, 28;
	ld.u32 	%r36, [%rd22+28];
	setp.le.s32	%p6, %r27, %r36;
	mov.f64 	%fd87, %fd32;
	@%p6 bra 	BB16_34;

	ld.param.u64 	%rd21, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_0+24];
	ld.param.u32 	%r99, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_2];
	mul.wide.s32 	%rd18, %r99, 16;
	add.s64 	%rd19, %rd21, %rd18;
	ld.u32 	%r37, [%rd19+12];
	setp.gt.s32	%p7, %r27, %r37;
	mov.f64 	%fd86, %fd32;
	mov.f64 	%fd87, %fd86;
	@%p7 bra 	BB16_34;

	ld.param.u32 	%r102, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1+4];
	ld.param.u32 	%r101, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1+8];
	ld.param.u32 	%r100, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+36];
	setp.eq.s32	%p8, %r100, 0;
	ld.v2.u32 	{%r38, %r39}, [%rd4+12];
	setp.lt.s32	%p9, %r27, %r39;
	ld.v2.u32 	{%r41, %r42}, [%rd4+4];
	selp.b32	%r10, %r27, %r39, %p9;
	selp.b32	%r9, %r101, %r38, %p9;
	selp.b32	%r8, %r102, %r42, %p9;
	selp.b32	%r7, %r24, %r41, %p9;
	ld.v2.u32 	{%r46, %r47}, [%rd4+-4];
	ld.v2.u32 	{%r48, %r49}, [%rd4+-12];
	@%p8 bra 	BB16_11;
	bra.uni 	BB16_10;

BB16_11:
	setp.lt.s32	%p10, %r49, 30;
	setp.eq.s32	%p11, %r8, 31;
	and.pred  	%p12, %p11, %p10;
	selp.b32	%r50, 1, %r8, %p12;
	selp.u32	%r51, 1, 0, %p12;
	sub.s32 	%r52, %r9, %r46;
	sub.s32 	%r53, %r7, %r48;
	add.s32 	%r54, %r53, %r51;
	mul.lo.s32 	%r55, %r54, 30;
	mov.u32 	%r56, 30;
	sub.s32 	%r57, %r56, %r49;
	mov.u32 	%r58, 0;
	max.s32 	%r59, %r58, %r57;
	min.s32 	%r60, %r56, %r50;
	mad.lo.s32 	%r61, %r52, 360, %r55;
	add.s32 	%r62, %r61, %r59;
	add.s32 	%r63, %r62, %r60;
	add.s32 	%r108, %r63, -30;
	bra.uni 	BB16_12;

BB16_10:
	sub.s32 	%r108, %r10, %r47;

BB16_12:
	setp.eq.s32	%p13, %r29, 0;
	cvt.rn.f64.s32	%fd36, %r108;
	div.rn.f64 	%fd3, %fd36, 0d4076800000000000;
	@%p13 bra 	BB16_32;
	bra.uni 	BB16_13;

BB16_32:
	fma.rn.f64 	%fd84, %fd29, %fd3, 0d3FF0000000000000;
	bra.uni 	BB16_33;

BB16_13:
	setp.eq.s32	%p14, %r29, 1;
	@%p14 bra 	BB16_18;
	bra.uni 	BB16_14;

BB16_18:
	ld.param.f64 	%fd76, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+16];
	mul.f64 	%fd8, %fd76, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd8;
	}
	bfe.u32 	%r76, %r21, 20, 11;
	add.s32 	%r77, %r76, -1012;
	mov.b64 	 %rd20, %fd8;
	shl.b64 	%rd5, %rd20, %r77;
	setp.eq.s64	%p19, %rd5, -9223372036854775808;
	abs.f64 	%fd9, %fd1;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd83, [retval0+0];
	
	//{
	}// Callseq End 6
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd1;
	}
	setp.lt.s32	%p20, %r22, 0;
	and.pred  	%p1, %p20, %p19;
	@!%p1 bra 	BB16_20;
	bra.uni 	BB16_19;

BB16_19:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd83;
	}
	xor.b32  	%r79, %r78, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r80, %temp}, %fd83;
	}
	mov.b64 	%fd83, {%r80, %r79};

BB16_20:
	mov.f64 	%fd82, %fd83;
	setp.eq.f64	%p21, %fd1, 0d0000000000000000;
	@%p21 bra 	BB16_23;
	bra.uni 	BB16_21;

BB16_23:
	selp.b32	%r81, %r22, 0, %p19;
	or.b32  	%r82, %r81, 2146435072;
	setp.lt.s32	%p25, %r21, 0;
	selp.b32	%r83, %r82, %r81, %p25;
	mov.u32 	%r84, 0;
	mov.b64 	%fd82, {%r84, %r83};
	bra.uni 	BB16_24;

BB16_14:
	mov.f64 	%fd84, 0d0000000000000000;
	setp.ne.s32	%p15, %r29, 2;
	@%p15 bra 	BB16_33;

	mul.f64 	%fd4, %fd29, %fd3;
	mov.f64 	%fd38, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd39, %fd4, %fd38;
	mov.f64 	%fd40, 0d4338000000000000;
	add.rn.f64 	%fd41, %fd39, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd41;
	}
	mov.f64 	%fd42, 0dC338000000000000;
	add.rn.f64 	%fd43, %fd41, %fd42;
	mov.f64 	%fd44, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd45, %fd43, %fd44, %fd4;
	mov.f64 	%fd46, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd47, %fd43, %fd46, %fd45;
	mov.f64 	%fd48, 0d3E928AF3FCA213EA;
	mov.f64 	%fd49, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd50, %fd49, %fd47, %fd48;
	mov.f64 	%fd51, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd52, %fd50, %fd47, %fd51;
	mov.f64 	%fd53, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd54, %fd52, %fd47, %fd53;
	mov.f64 	%fd55, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd56, %fd54, %fd47, %fd55;
	mov.f64 	%fd57, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd58, %fd56, %fd47, %fd57;
	mov.f64 	%fd59, 0d3F81111111122322;
	fma.rn.f64 	%fd60, %fd58, %fd47, %fd59;
	mov.f64 	%fd61, 0d3FA55555555502A1;
	fma.rn.f64 	%fd62, %fd60, %fd47, %fd61;
	mov.f64 	%fd63, 0d3FC5555555555511;
	fma.rn.f64 	%fd64, %fd62, %fd47, %fd63;
	mov.f64 	%fd65, 0d3FE000000000000B;
	fma.rn.f64 	%fd66, %fd64, %fd47, %fd65;
	mov.f64 	%fd67, 0d3FF0000000000000;
	fma.rn.f64 	%fd68, %fd66, %fd47, %fd67;
	fma.rn.f64 	%fd69, %fd68, %fd47, %fd67;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd69;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd69;
	}
	shl.b32 	%r64, %r18, 20;
	add.s32 	%r65, %r20, %r64;
	mov.b64 	%fd84, {%r19, %r65};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd4;
	}
	mov.b32 	 %f2, %r66;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p16, %f1, 0f4086232B;
	@%p16 bra 	BB16_33;

	setp.lt.f64	%p17, %fd4, 0d0000000000000000;
	add.f64 	%fd70, %fd4, 0d7FF0000000000000;
	selp.f64	%fd84, 0d0000000000000000, %fd70, %p17;
	setp.geu.f32	%p18, %f1, 0f40874800;
	@%p18 bra 	BB16_33;

	shr.u32 	%r67, %r18, 31;
	add.s32 	%r68, %r18, %r67;
	shr.s32 	%r69, %r68, 1;
	shl.b32 	%r70, %r69, 20;
	add.s32 	%r71, %r70, %r20;
	mov.b64 	%fd71, {%r19, %r71};
	sub.s32 	%r72, %r18, %r69;
	shl.b32 	%r73, %r72, 20;
	add.s32 	%r74, %r73, 1072693248;
	mov.u32 	%r75, 0;
	mov.b64 	%fd72, {%r75, %r74};
	mul.f64 	%fd84, %fd71, %fd72;
	bra.uni 	BB16_33;

BB16_21:
	setp.gt.s32	%p22, %r22, -1;
	@%p22 bra 	BB16_24;

	cvt.rzi.f64.f64	%fd73, %fd8;
	setp.neu.f64	%p23, %fd73, %fd8;
	selp.f64	%fd82, 0dFFF8000000000000, %fd82, %p23;

BB16_24:
	mov.f64 	%fd15, %fd82;
	add.f64 	%fd16, %fd8, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd16;
	}
	and.b32  	%r86, %r85, 2146435072;
	setp.ne.s32	%p26, %r86, 2146435072;
	mov.f64 	%fd81, %fd15;
	@%p26 bra 	BB16_31;

	setp.gtu.f64	%p27, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd81, %fd16;
	@%p27 bra 	BB16_31;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p28, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd80, %fd16;
	mov.f64 	%fd81, %fd80;
	@%p28 bra 	BB16_31;

	setp.eq.f64	%p29, %fd17, 0d7FF0000000000000;
	@%p29 bra 	BB16_30;
	bra.uni 	BB16_28;

BB16_30:
	setp.eq.f64	%p31, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p32, %fd9, 0d3FF0000000000000;
	selp.b32	%r93, 2146435072, 0, %p32;
	xor.b32  	%r94, %r93, 2146435072;
	setp.lt.s32	%p33, %r21, 0;
	selp.b32	%r95, %r94, %r93, %p33;
	selp.b32	%r96, 1072693248, %r95, %p31;
	mov.u32 	%r97, 0;
	mov.b64 	%fd81, {%r97, %r96};
	bra.uni 	BB16_31;

BB16_28:
	setp.neu.f64	%p30, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd81, %fd15;
	@%p30 bra 	BB16_31;

	shr.s32 	%r87, %r21, 31;
	and.b32  	%r88, %r87, -2146435072;
	add.s32 	%r89, %r88, 2146435072;
	or.b32  	%r90, %r89, -2147483648;
	selp.b32	%r91, %r90, %r89, %p1;
	mov.u32 	%r92, 0;
	mov.b64 	%fd81, {%r92, %r91};

BB16_31:
	setp.eq.f64	%p34, %fd8, 0d0000000000000000;
	setp.eq.f64	%p35, %fd1, 0d3FF0000000000000;
	or.pred  	%p36, %p35, %p34;
	selp.f64	%fd84, 0d3FF0000000000000, %fd81, %p36;

BB16_33:
	add.f64 	%fd74, %fd84, 0dBFF0000000000000;
	mul.f64 	%fd24, %fd74, 0d4059000000000000;
	mov.f64 	%fd87, %fd24;

BB16_34:
	mov.f64 	%fd25, %fd87;
	ld.param.u32 	%r98, [_Z19getAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_4];
	add.f64 	%fd88, %fd88, %fd25;
	add.s64 	%rd22, %rd22, 56;
	add.s32 	%r105, %r105, 1;
	setp.lt.s32	%p37, %r105, %r98;
	@%p37 bra 	BB16_7;

	mul.f64 	%fd89, %fd88, 0d4059000000000000;

BB16_36:
	div.rn.f64 	%fd75, %fd89, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd75;
	ret;
}

	// .globl	_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi(
	.param .align 8 .b8 _Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_0[56],
	.param .align 4 .b8 _Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1[16],
	.param .b32 _Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_2,
	.param .align 8 .b8 _Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3[40],
	.param .b32 _Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_4
)
{
	.reg .pred 	%p<38>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<109>;
	.reg .f64 	%fd<90>;
	.reg .b64 	%rd<23>;


	ld.param.u32 	%r27, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1+12];
	ld.param.u32 	%r24, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r29, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+24];
	ld.param.f64 	%fd30, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+16];
	ld.param.f64 	%fd29, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+8];
	ld.param.u64 	%rd1, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3];
	ld.param.u32 	%r33, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_4];
	setp.lt.s32	%p2, %r33, 1;
	@%p2 bra 	BB17_4;

	mov.u32 	%r107, 0;

BB17_2:
	mov.u32 	%r106, %r107;
	mul.wide.s32 	%rd15, %r106, 56;
	add.s64 	%rd16, %rd1, %rd15;
	ld.u32 	%r35, [%rd16+12];
	add.s32 	%r107, %r106, 1;
	setp.le.s32	%p3, %r27, %r35;
	@%p3 bra 	BB17_5;

	setp.lt.s32	%p4, %r107, %r33;
	@%p4 bra 	BB17_2;

BB17_4:
	add.s32 	%r106, %r33, -1;

BB17_5:
	mov.u32 	%r105, %r106;
	mov.f64 	%fd89, 0d0000000000000000;
	setp.ge.s32	%p5, %r105, %r33;
	@%p5 bra 	BB17_36;

	div.rn.f64 	%fd33, %fd29, %fd30;
	add.f64 	%fd1, %fd33, 0d3FF0000000000000;
	mul.wide.s32 	%rd17, %r105, 56;
	add.s64 	%rd22, %rd1, %rd17;
	mov.f64 	%fd32, 0d0000000000000000;
	mov.f64 	%fd88, %fd32;

BB17_7:
	add.s64 	%rd4, %rd22, 28;
	ld.u32 	%r36, [%rd22+28];
	setp.le.s32	%p6, %r27, %r36;
	mov.f64 	%fd87, %fd32;
	@%p6 bra 	BB17_34;

	ld.param.u64 	%rd21, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_0+24];
	ld.param.u32 	%r99, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_2];
	mul.wide.s32 	%rd18, %r99, 16;
	add.s64 	%rd19, %rd21, %rd18;
	ld.u32 	%r37, [%rd19+12];
	setp.gt.s32	%p7, %r27, %r37;
	mov.f64 	%fd86, %fd32;
	mov.f64 	%fd87, %fd86;
	@%p7 bra 	BB17_34;

	ld.param.u32 	%r102, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1+4];
	ld.param.u32 	%r101, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1+8];
	ld.param.u32 	%r100, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+36];
	setp.eq.s32	%p8, %r100, 0;
	ld.v2.u32 	{%r38, %r39}, [%rd4+12];
	setp.lt.s32	%p9, %r27, %r39;
	ld.v2.u32 	{%r41, %r42}, [%rd4+4];
	selp.b32	%r10, %r27, %r39, %p9;
	selp.b32	%r9, %r101, %r38, %p9;
	selp.b32	%r8, %r102, %r42, %p9;
	selp.b32	%r7, %r24, %r41, %p9;
	ld.v2.u32 	{%r46, %r47}, [%rd4+-4];
	ld.v2.u32 	{%r48, %r49}, [%rd4+-12];
	@%p8 bra 	BB17_11;
	bra.uni 	BB17_10;

BB17_11:
	setp.lt.s32	%p10, %r49, 30;
	setp.eq.s32	%p11, %r8, 31;
	and.pred  	%p12, %p11, %p10;
	selp.b32	%r50, 1, %r8, %p12;
	selp.u32	%r51, 1, 0, %p12;
	sub.s32 	%r52, %r9, %r46;
	sub.s32 	%r53, %r7, %r48;
	add.s32 	%r54, %r53, %r51;
	mul.lo.s32 	%r55, %r54, 30;
	mov.u32 	%r56, 30;
	sub.s32 	%r57, %r56, %r49;
	mov.u32 	%r58, 0;
	max.s32 	%r59, %r58, %r57;
	min.s32 	%r60, %r56, %r50;
	mad.lo.s32 	%r61, %r52, 360, %r55;
	add.s32 	%r62, %r61, %r59;
	add.s32 	%r63, %r62, %r60;
	add.s32 	%r108, %r63, -30;
	bra.uni 	BB17_12;

BB17_10:
	sub.s32 	%r108, %r10, %r47;

BB17_12:
	setp.eq.s32	%p13, %r29, 0;
	cvt.rn.f64.s32	%fd36, %r108;
	div.rn.f64 	%fd3, %fd36, 0d4076800000000000;
	@%p13 bra 	BB17_32;
	bra.uni 	BB17_13;

BB17_32:
	fma.rn.f64 	%fd84, %fd29, %fd3, 0d3FF0000000000000;
	bra.uni 	BB17_33;

BB17_13:
	setp.eq.s32	%p14, %r29, 1;
	@%p14 bra 	BB17_18;
	bra.uni 	BB17_14;

BB17_18:
	ld.param.f64 	%fd76, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+16];
	mul.f64 	%fd8, %fd76, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd8;
	}
	bfe.u32 	%r76, %r21, 20, 11;
	add.s32 	%r77, %r76, -1012;
	mov.b64 	 %rd20, %fd8;
	shl.b64 	%rd5, %rd20, %r77;
	setp.eq.s64	%p19, %rd5, -9223372036854775808;
	abs.f64 	%fd9, %fd1;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd83, [retval0+0];
	
	//{
	}// Callseq End 7
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd1;
	}
	setp.lt.s32	%p20, %r22, 0;
	and.pred  	%p1, %p20, %p19;
	@!%p1 bra 	BB17_20;
	bra.uni 	BB17_19;

BB17_19:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd83;
	}
	xor.b32  	%r79, %r78, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r80, %temp}, %fd83;
	}
	mov.b64 	%fd83, {%r80, %r79};

BB17_20:
	mov.f64 	%fd82, %fd83;
	setp.eq.f64	%p21, %fd1, 0d0000000000000000;
	@%p21 bra 	BB17_23;
	bra.uni 	BB17_21;

BB17_23:
	selp.b32	%r81, %r22, 0, %p19;
	or.b32  	%r82, %r81, 2146435072;
	setp.lt.s32	%p25, %r21, 0;
	selp.b32	%r83, %r82, %r81, %p25;
	mov.u32 	%r84, 0;
	mov.b64 	%fd82, {%r84, %r83};
	bra.uni 	BB17_24;

BB17_14:
	mov.f64 	%fd84, 0d0000000000000000;
	setp.ne.s32	%p15, %r29, 2;
	@%p15 bra 	BB17_33;

	mul.f64 	%fd4, %fd29, %fd3;
	mov.f64 	%fd38, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd39, %fd4, %fd38;
	mov.f64 	%fd40, 0d4338000000000000;
	add.rn.f64 	%fd41, %fd39, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd41;
	}
	mov.f64 	%fd42, 0dC338000000000000;
	add.rn.f64 	%fd43, %fd41, %fd42;
	mov.f64 	%fd44, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd45, %fd43, %fd44, %fd4;
	mov.f64 	%fd46, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd47, %fd43, %fd46, %fd45;
	mov.f64 	%fd48, 0d3E928AF3FCA213EA;
	mov.f64 	%fd49, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd50, %fd49, %fd47, %fd48;
	mov.f64 	%fd51, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd52, %fd50, %fd47, %fd51;
	mov.f64 	%fd53, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd54, %fd52, %fd47, %fd53;
	mov.f64 	%fd55, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd56, %fd54, %fd47, %fd55;
	mov.f64 	%fd57, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd58, %fd56, %fd47, %fd57;
	mov.f64 	%fd59, 0d3F81111111122322;
	fma.rn.f64 	%fd60, %fd58, %fd47, %fd59;
	mov.f64 	%fd61, 0d3FA55555555502A1;
	fma.rn.f64 	%fd62, %fd60, %fd47, %fd61;
	mov.f64 	%fd63, 0d3FC5555555555511;
	fma.rn.f64 	%fd64, %fd62, %fd47, %fd63;
	mov.f64 	%fd65, 0d3FE000000000000B;
	fma.rn.f64 	%fd66, %fd64, %fd47, %fd65;
	mov.f64 	%fd67, 0d3FF0000000000000;
	fma.rn.f64 	%fd68, %fd66, %fd47, %fd67;
	fma.rn.f64 	%fd69, %fd68, %fd47, %fd67;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd69;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd69;
	}
	shl.b32 	%r64, %r18, 20;
	add.s32 	%r65, %r20, %r64;
	mov.b64 	%fd84, {%r19, %r65};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd4;
	}
	mov.b32 	 %f2, %r66;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p16, %f1, 0f4086232B;
	@%p16 bra 	BB17_33;

	setp.lt.f64	%p17, %fd4, 0d0000000000000000;
	add.f64 	%fd70, %fd4, 0d7FF0000000000000;
	selp.f64	%fd84, 0d0000000000000000, %fd70, %p17;
	setp.geu.f32	%p18, %f1, 0f40874800;
	@%p18 bra 	BB17_33;

	shr.u32 	%r67, %r18, 31;
	add.s32 	%r68, %r18, %r67;
	shr.s32 	%r69, %r68, 1;
	shl.b32 	%r70, %r69, 20;
	add.s32 	%r71, %r70, %r20;
	mov.b64 	%fd71, {%r19, %r71};
	sub.s32 	%r72, %r18, %r69;
	shl.b32 	%r73, %r72, 20;
	add.s32 	%r74, %r73, 1072693248;
	mov.u32 	%r75, 0;
	mov.b64 	%fd72, {%r75, %r74};
	mul.f64 	%fd84, %fd71, %fd72;
	bra.uni 	BB17_33;

BB17_21:
	setp.gt.s32	%p22, %r22, -1;
	@%p22 bra 	BB17_24;

	cvt.rzi.f64.f64	%fd73, %fd8;
	setp.neu.f64	%p23, %fd73, %fd8;
	selp.f64	%fd82, 0dFFF8000000000000, %fd82, %p23;

BB17_24:
	mov.f64 	%fd15, %fd82;
	add.f64 	%fd16, %fd8, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd16;
	}
	and.b32  	%r86, %r85, 2146435072;
	setp.ne.s32	%p26, %r86, 2146435072;
	mov.f64 	%fd81, %fd15;
	@%p26 bra 	BB17_31;

	setp.gtu.f64	%p27, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd81, %fd16;
	@%p27 bra 	BB17_31;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p28, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd80, %fd16;
	mov.f64 	%fd81, %fd80;
	@%p28 bra 	BB17_31;

	setp.eq.f64	%p29, %fd17, 0d7FF0000000000000;
	@%p29 bra 	BB17_30;
	bra.uni 	BB17_28;

BB17_30:
	setp.eq.f64	%p31, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p32, %fd9, 0d3FF0000000000000;
	selp.b32	%r93, 2146435072, 0, %p32;
	xor.b32  	%r94, %r93, 2146435072;
	setp.lt.s32	%p33, %r21, 0;
	selp.b32	%r95, %r94, %r93, %p33;
	selp.b32	%r96, 1072693248, %r95, %p31;
	mov.u32 	%r97, 0;
	mov.b64 	%fd81, {%r97, %r96};
	bra.uni 	BB17_31;

BB17_28:
	setp.neu.f64	%p30, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd81, %fd15;
	@%p30 bra 	BB17_31;

	shr.s32 	%r87, %r21, 31;
	and.b32  	%r88, %r87, -2146435072;
	add.s32 	%r89, %r88, 2146435072;
	or.b32  	%r90, %r89, -2147483648;
	selp.b32	%r91, %r90, %r89, %p1;
	mov.u32 	%r92, 0;
	mov.b64 	%fd81, {%r92, %r91};

BB17_31:
	setp.eq.f64	%p34, %fd8, 0d0000000000000000;
	setp.eq.f64	%p35, %fd1, 0d3FF0000000000000;
	or.pred  	%p36, %p35, %p34;
	selp.f64	%fd84, 0d3FF0000000000000, %fd81, %p36;

BB17_33:
	add.f64 	%fd74, %fd84, 0dBFF0000000000000;
	mul.f64 	%fd24, %fd74, 0d4059000000000000;
	mov.f64 	%fd87, %fd24;

BB17_34:
	mov.f64 	%fd25, %fd87;
	ld.param.u32 	%r98, [_Z20bondAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_4];
	add.f64 	%fd88, %fd88, %fd25;
	add.s64 	%rd22, %rd22, 56;
	add.s32 	%r105, %r105, 1;
	setp.lt.s32	%p37, %r105, %r98;
	@%p37 bra 	BB17_7;

	mul.f64 	%fd89, %fd88, 0d4059000000000000;

BB17_36:
	div.rn.f64 	%fd75, %fd89, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd75;
	ret;
}

	// .globl	_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i
.visible .func  (.param .b64 func_retval0) _Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i(
	.param .align 8 .b8 _Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_0[40],
	.param .align 8 .b8 _Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_1[88],
	.param .b32 _Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_2,
	.param .align 4 .b8 _Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_3[16],
	.param .align 4 .b8 _Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_4[16],
	.param .b32 _Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_5
)
{
	.reg .pred 	%p<92>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<226>;
	.reg .f64 	%fd<230>;
	.reg .b64 	%rd<12>;


	ld.param.u32 	%r44, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_0+36];
	ld.param.u32 	%r41, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_0+24];
	ld.param.f64 	%fd75, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_0+16];
	ld.param.f64 	%fd74, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_0+8];
	ld.param.u64 	%rd7, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_0];
	ld.param.u32 	%r55, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_1+80];
	ld.param.u32 	%r50, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_1+60];
	ld.param.u32 	%r49, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_1+56];
	ld.param.u32 	%r48, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_1+52];
	ld.param.u32 	%r47, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_1+48];
	ld.param.f64 	%fd78, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_1+16];
	ld.param.f64 	%fd77, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_1+8];
	ld.param.f64 	%fd76, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_1];
	ld.param.u32 	%r59, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_3+12];
	ld.param.u32 	%r60, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_5];
	mov.f64 	%fd221, 0d0000000000000000;
	setp.lt.s32	%p4, %r60, 1;
	@%p4 bra 	BB18_55;

	mov.u64 	%rd11, %rd7;
	div.rn.f64 	%fd83, %fd74, %fd75;
	add.f64 	%fd1, %fd83, 0d3FF0000000000000;
	div.rn.f64 	%fd84, %fd76, %fd78;
	add.f64 	%fd2, %fd84, 0d3FF0000000000000;
	mov.f64 	%fd221, 0d0000000000000000;
	mov.u32 	%r222, 0;

BB18_2:
	ld.u32 	%r62, [%rd11+12];
	setp.gt.s32	%p5, %r59, %r62;
	@%p5 bra 	BB18_54;

	ld.f64 	%fd212, [%rd11+48];
	setp.neu.f64	%p6, %fd212, 0dBFF0000000000000;
	@%p6 bra 	BB18_29;

	setp.eq.s32	%p7, %r44, 0;
	ld.v2.u32 	{%r63, %r64}, [%rd11+24];
	ld.v2.u32 	{%r65, %r66}, [%rd11+16];
	ld.v2.u32 	{%r67, %r68}, [%rd11+40];
	ld.v2.u32 	{%r69, %r70}, [%rd11+32];
	@%p7 bra 	BB18_6;
	bra.uni 	BB18_5;

BB18_6:
	setp.lt.s32	%p8, %r66, 30;
	setp.eq.s32	%p9, %r70, 31;
	and.pred  	%p10, %p9, %p8;
	selp.b32	%r71, 1, %r70, %p10;
	selp.u32	%r72, 1, 0, %p10;
	sub.s32 	%r73, %r67, %r63;
	sub.s32 	%r74, %r69, %r65;
	add.s32 	%r75, %r74, %r72;
	mul.lo.s32 	%r76, %r75, 30;
	mov.u32 	%r77, 30;
	sub.s32 	%r78, %r77, %r66;
	mov.u32 	%r79, 0;
	max.s32 	%r80, %r79, %r78;
	min.s32 	%r81, %r77, %r71;
	mad.lo.s32 	%r82, %r73, 360, %r76;
	add.s32 	%r83, %r82, %r80;
	add.s32 	%r84, %r83, %r81;
	add.s32 	%r223, %r84, -30;
	bra.uni 	BB18_7;

BB18_5:
	sub.s32 	%r223, %r68, %r64;

BB18_7:
	setp.eq.s32	%p11, %r41, 0;
	cvt.rn.f64.s32	%fd85, %r223;
	div.rn.f64 	%fd5, %fd85, 0d4076800000000000;
	@%p11 bra 	BB18_27;
	bra.uni 	BB18_8;

BB18_27:
	fma.rn.f64 	%fd211, %fd74, %fd5, 0d3FF0000000000000;
	bra.uni 	BB18_28;

BB18_8:
	setp.eq.s32	%p12, %r41, 1;
	@%p12 bra 	BB18_13;
	bra.uni 	BB18_9;

BB18_13:
	mul.f64 	%fd10, %fd75, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd10;
	}
	bfe.u32 	%r97, %r16, 20, 11;
	add.s32 	%r98, %r97, -1012;
	mov.b64 	 %rd8, %fd10;
	shl.b64 	%rd3, %rd8, %r98;
	setp.eq.s64	%p17, %rd3, -9223372036854775808;
	abs.f64 	%fd11, %fd1;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd11;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd10;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd210, [retval0+0];
	
	//{
	}// Callseq End 8
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd1;
	}
	setp.lt.s32	%p18, %r17, 0;
	and.pred  	%p1, %p18, %p17;
	@!%p1 bra 	BB18_15;
	bra.uni 	BB18_14;

BB18_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd210;
	}
	xor.b32  	%r100, %r99, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r101, %temp}, %fd210;
	}
	mov.b64 	%fd210, {%r101, %r100};

BB18_15:
	mov.f64 	%fd209, %fd210;
	setp.eq.f64	%p19, %fd1, 0d0000000000000000;
	@%p19 bra 	BB18_18;
	bra.uni 	BB18_16;

BB18_18:
	selp.b32	%r102, %r17, 0, %p17;
	or.b32  	%r103, %r102, 2146435072;
	setp.lt.s32	%p23, %r16, 0;
	selp.b32	%r104, %r103, %r102, %p23;
	mov.u32 	%r105, 0;
	mov.b64 	%fd209, {%r105, %r104};
	bra.uni 	BB18_19;

BB18_9:
	mov.f64 	%fd211, 0d0000000000000000;
	setp.ne.s32	%p13, %r41, 2;
	@%p13 bra 	BB18_28;

	mul.f64 	%fd6, %fd74, %fd5;
	mov.f64 	%fd87, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd88, %fd6, %fd87;
	mov.f64 	%fd89, 0d4338000000000000;
	add.rn.f64 	%fd90, %fd88, %fd89;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd90;
	}
	mov.f64 	%fd91, 0dC338000000000000;
	add.rn.f64 	%fd92, %fd90, %fd91;
	mov.f64 	%fd93, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd94, %fd92, %fd93, %fd6;
	mov.f64 	%fd95, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd96, %fd92, %fd95, %fd94;
	mov.f64 	%fd97, 0d3E928AF3FCA213EA;
	mov.f64 	%fd98, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd99, %fd98, %fd96, %fd97;
	mov.f64 	%fd100, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd101, %fd99, %fd96, %fd100;
	mov.f64 	%fd102, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd103, %fd101, %fd96, %fd102;
	mov.f64 	%fd104, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd105, %fd103, %fd96, %fd104;
	mov.f64 	%fd106, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd107, %fd105, %fd96, %fd106;
	mov.f64 	%fd108, 0d3F81111111122322;
	fma.rn.f64 	%fd109, %fd107, %fd96, %fd108;
	mov.f64 	%fd110, 0d3FA55555555502A1;
	fma.rn.f64 	%fd111, %fd109, %fd96, %fd110;
	mov.f64 	%fd112, 0d3FC5555555555511;
	fma.rn.f64 	%fd113, %fd111, %fd96, %fd112;
	mov.f64 	%fd114, 0d3FE000000000000B;
	fma.rn.f64 	%fd115, %fd113, %fd96, %fd114;
	mov.f64 	%fd116, 0d3FF0000000000000;
	fma.rn.f64 	%fd117, %fd115, %fd96, %fd116;
	fma.rn.f64 	%fd118, %fd117, %fd96, %fd116;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd118;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd118;
	}
	shl.b32 	%r85, %r13, 20;
	add.s32 	%r86, %r15, %r85;
	mov.b64 	%fd211, {%r14, %r86};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd6;
	}
	mov.b32 	 %f4, %r87;
	abs.f32 	%f1, %f4;
	setp.lt.f32	%p14, %f1, 0f4086232B;
	@%p14 bra 	BB18_28;

	setp.lt.f64	%p15, %fd6, 0d0000000000000000;
	add.f64 	%fd119, %fd6, 0d7FF0000000000000;
	selp.f64	%fd211, 0d0000000000000000, %fd119, %p15;
	setp.geu.f32	%p16, %f1, 0f40874800;
	@%p16 bra 	BB18_28;

	shr.u32 	%r88, %r13, 31;
	add.s32 	%r89, %r13, %r88;
	shr.s32 	%r90, %r89, 1;
	shl.b32 	%r91, %r90, 20;
	add.s32 	%r92, %r91, %r15;
	mov.b64 	%fd120, {%r14, %r92};
	sub.s32 	%r93, %r13, %r90;
	shl.b32 	%r94, %r93, 20;
	add.s32 	%r95, %r94, 1072693248;
	mov.u32 	%r96, 0;
	mov.b64 	%fd121, {%r96, %r95};
	mul.f64 	%fd211, %fd120, %fd121;
	bra.uni 	BB18_28;

BB18_16:
	setp.gt.s32	%p20, %r17, -1;
	@%p20 bra 	BB18_19;

	cvt.rzi.f64.f64	%fd122, %fd10;
	setp.neu.f64	%p21, %fd122, %fd10;
	selp.f64	%fd209, 0dFFF8000000000000, %fd209, %p21;

BB18_19:
	mov.f64 	%fd17, %fd209;
	add.f64 	%fd18, %fd10, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd18;
	}
	and.b32  	%r107, %r106, 2146435072;
	setp.ne.s32	%p24, %r107, 2146435072;
	mov.f64 	%fd208, %fd17;
	@%p24 bra 	BB18_26;

	setp.gtu.f64	%p25, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd208, %fd18;
	@%p25 bra 	BB18_26;

	abs.f64 	%fd19, %fd10;
	setp.gtu.f64	%p26, %fd19, 0d7FF0000000000000;
	mov.f64 	%fd207, %fd18;
	mov.f64 	%fd208, %fd207;
	@%p26 bra 	BB18_26;

	setp.eq.f64	%p27, %fd19, 0d7FF0000000000000;
	@%p27 bra 	BB18_25;
	bra.uni 	BB18_23;

BB18_25:
	setp.eq.f64	%p29, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p30, %fd11, 0d3FF0000000000000;
	selp.b32	%r114, 2146435072, 0, %p30;
	xor.b32  	%r115, %r114, 2146435072;
	setp.lt.s32	%p31, %r16, 0;
	selp.b32	%r116, %r115, %r114, %p31;
	selp.b32	%r117, 1072693248, %r116, %p29;
	mov.u32 	%r118, 0;
	mov.b64 	%fd208, {%r118, %r117};
	bra.uni 	BB18_26;

BB18_23:
	setp.neu.f64	%p28, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd208, %fd17;
	@%p28 bra 	BB18_26;

	shr.s32 	%r108, %r16, 31;
	and.b32  	%r109, %r108, -2146435072;
	add.s32 	%r110, %r109, 2146435072;
	or.b32  	%r111, %r110, -2147483648;
	selp.b32	%r112, %r111, %r110, %p1;
	mov.u32 	%r113, 0;
	mov.b64 	%fd208, {%r113, %r112};

BB18_26:
	setp.eq.f64	%p32, %fd10, 0d0000000000000000;
	setp.eq.f64	%p33, %fd1, 0d3FF0000000000000;
	or.pred  	%p34, %p33, %p32;
	selp.f64	%fd211, 0d3FF0000000000000, %fd208, %p34;

BB18_28:
	add.f64 	%fd123, %fd211, 0dBFF0000000000000;
	mul.f64 	%fd212, %fd123, 0d4059000000000000;

BB18_29:
	setp.eq.s32	%p35, %r55, 0;
	cvt.rzi.s32.f64	%r18, %fd77;
	ld.v2.u32 	{%r119, %r120}, [%rd11+8];
	ld.v2.u32 	{%r121, %r122}, [%rd11];
	@%p35 bra 	BB18_31;
	bra.uni 	BB18_30;

BB18_31:
	setp.lt.s32	%p36, %r48, 30;
	setp.eq.s32	%p37, %r122, 31;
	and.pred  	%p38, %p37, %p36;
	selp.b32	%r123, 1, %r122, %p38;
	selp.u32	%r124, 1, 0, %p38;
	sub.s32 	%r125, %r119, %r49;
	sub.s32 	%r126, %r121, %r47;
	add.s32 	%r127, %r126, %r124;
	mul.lo.s32 	%r128, %r127, 30;
	mov.u32 	%r129, 30;
	sub.s32 	%r130, %r129, %r48;
	mov.u32 	%r131, 0;
	max.s32 	%r132, %r131, %r130;
	min.s32 	%r133, %r129, %r123;
	mad.lo.s32 	%r134, %r125, 360, %r128;
	add.s32 	%r135, %r134, %r132;
	add.s32 	%r136, %r135, %r133;
	add.s32 	%r224, %r136, -30;
	bra.uni 	BB18_32;

BB18_30:
	sub.s32 	%r224, %r120, %r50;

BB18_32:
	cvt.rn.f64.s32	%fd124, %r224;
	div.rn.f64 	%fd28, %fd124, 0d4076800000000000;
	setp.eq.s32	%p39, %r18, 0;
	@%p39 bra 	BB18_52;
	bra.uni 	BB18_33;

BB18_52:
	fma.rn.f64 	%fd220, %fd76, %fd28, 0d3FF0000000000000;
	bra.uni 	BB18_53;

BB18_33:
	setp.eq.s32	%p40, %r18, 1;
	@%p40 bra 	BB18_38;
	bra.uni 	BB18_34;

BB18_38:
	mul.f64 	%fd33, %fd78, %fd28;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd33;
	}
	bfe.u32 	%r149, %r29, 20, 11;
	add.s32 	%r150, %r149, -1012;
	mov.b64 	 %rd9, %fd33;
	shl.b64 	%rd4, %rd9, %r150;
	setp.eq.s64	%p45, %rd4, -9223372036854775808;
	abs.f64 	%fd34, %fd2;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd34;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd219, [retval0+0];
	
	//{
	}// Callseq End 9
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd2;
	}
	setp.lt.s32	%p46, %r30, 0;
	and.pred  	%p2, %p46, %p45;
	@!%p2 bra 	BB18_40;
	bra.uni 	BB18_39;

BB18_39:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r151}, %fd219;
	}
	xor.b32  	%r152, %r151, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r153, %temp}, %fd219;
	}
	mov.b64 	%fd219, {%r153, %r152};

BB18_40:
	mov.f64 	%fd218, %fd219;
	setp.eq.f64	%p47, %fd2, 0d0000000000000000;
	@%p47 bra 	BB18_43;
	bra.uni 	BB18_41;

BB18_43:
	selp.b32	%r154, %r30, 0, %p45;
	or.b32  	%r155, %r154, 2146435072;
	setp.lt.s32	%p51, %r29, 0;
	selp.b32	%r156, %r155, %r154, %p51;
	mov.u32 	%r157, 0;
	mov.b64 	%fd218, {%r157, %r156};
	bra.uni 	BB18_44;

BB18_34:
	mov.f64 	%fd220, 0d0000000000000000;
	setp.ne.s32	%p41, %r18, 2;
	@%p41 bra 	BB18_53;

	mul.f64 	%fd29, %fd76, %fd28;
	mov.f64 	%fd126, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd127, %fd29, %fd126;
	mov.f64 	%fd128, 0d4338000000000000;
	add.rn.f64 	%fd129, %fd127, %fd128;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd129;
	}
	mov.f64 	%fd130, 0dC338000000000000;
	add.rn.f64 	%fd131, %fd129, %fd130;
	mov.f64 	%fd132, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd133, %fd131, %fd132, %fd29;
	mov.f64 	%fd134, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd135, %fd131, %fd134, %fd133;
	mov.f64 	%fd136, 0d3E928AF3FCA213EA;
	mov.f64 	%fd137, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd138, %fd137, %fd135, %fd136;
	mov.f64 	%fd139, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd140, %fd138, %fd135, %fd139;
	mov.f64 	%fd141, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd142, %fd140, %fd135, %fd141;
	mov.f64 	%fd143, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd144, %fd142, %fd135, %fd143;
	mov.f64 	%fd145, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd146, %fd144, %fd135, %fd145;
	mov.f64 	%fd147, 0d3F81111111122322;
	fma.rn.f64 	%fd148, %fd146, %fd135, %fd147;
	mov.f64 	%fd149, 0d3FA55555555502A1;
	fma.rn.f64 	%fd150, %fd148, %fd135, %fd149;
	mov.f64 	%fd151, 0d3FC5555555555511;
	fma.rn.f64 	%fd152, %fd150, %fd135, %fd151;
	mov.f64 	%fd153, 0d3FE000000000000B;
	fma.rn.f64 	%fd154, %fd152, %fd135, %fd153;
	mov.f64 	%fd155, 0d3FF0000000000000;
	fma.rn.f64 	%fd156, %fd154, %fd135, %fd155;
	fma.rn.f64 	%fd157, %fd156, %fd135, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r27, %temp}, %fd157;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd157;
	}
	shl.b32 	%r137, %r26, 20;
	add.s32 	%r138, %r28, %r137;
	mov.b64 	%fd220, {%r27, %r138};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r139}, %fd29;
	}
	mov.b32 	 %f5, %r139;
	abs.f32 	%f2, %f5;
	setp.lt.f32	%p42, %f2, 0f4086232B;
	@%p42 bra 	BB18_53;

	setp.lt.f64	%p43, %fd29, 0d0000000000000000;
	add.f64 	%fd158, %fd29, 0d7FF0000000000000;
	selp.f64	%fd220, 0d0000000000000000, %fd158, %p43;
	setp.geu.f32	%p44, %f2, 0f40874800;
	@%p44 bra 	BB18_53;

	shr.u32 	%r140, %r26, 31;
	add.s32 	%r141, %r26, %r140;
	shr.s32 	%r142, %r141, 1;
	shl.b32 	%r143, %r142, 20;
	add.s32 	%r144, %r143, %r28;
	mov.b64 	%fd159, {%r27, %r144};
	sub.s32 	%r145, %r26, %r142;
	shl.b32 	%r146, %r145, 20;
	add.s32 	%r147, %r146, 1072693248;
	mov.u32 	%r148, 0;
	mov.b64 	%fd160, {%r148, %r147};
	mul.f64 	%fd220, %fd159, %fd160;
	bra.uni 	BB18_53;

BB18_41:
	setp.gt.s32	%p48, %r30, -1;
	@%p48 bra 	BB18_44;

	cvt.rzi.f64.f64	%fd161, %fd33;
	setp.neu.f64	%p49, %fd161, %fd33;
	selp.f64	%fd218, 0dFFF8000000000000, %fd218, %p49;

BB18_44:
	mov.f64 	%fd40, %fd218;
	add.f64 	%fd41, %fd33, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r158}, %fd41;
	}
	and.b32  	%r159, %r158, 2146435072;
	setp.ne.s32	%p52, %r159, 2146435072;
	mov.f64 	%fd217, %fd40;
	@%p52 bra 	BB18_51;

	setp.gtu.f64	%p53, %fd34, 0d7FF0000000000000;
	mov.f64 	%fd217, %fd41;
	@%p53 bra 	BB18_51;

	abs.f64 	%fd42, %fd33;
	setp.gtu.f64	%p54, %fd42, 0d7FF0000000000000;
	mov.f64 	%fd216, %fd41;
	mov.f64 	%fd217, %fd216;
	@%p54 bra 	BB18_51;

	setp.eq.f64	%p55, %fd42, 0d7FF0000000000000;
	@%p55 bra 	BB18_50;
	bra.uni 	BB18_48;

BB18_50:
	setp.eq.f64	%p57, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p58, %fd34, 0d3FF0000000000000;
	selp.b32	%r166, 2146435072, 0, %p58;
	xor.b32  	%r167, %r166, 2146435072;
	setp.lt.s32	%p59, %r29, 0;
	selp.b32	%r168, %r167, %r166, %p59;
	selp.b32	%r169, 1072693248, %r168, %p57;
	mov.u32 	%r170, 0;
	mov.b64 	%fd217, {%r170, %r169};
	bra.uni 	BB18_51;

BB18_48:
	setp.neu.f64	%p56, %fd34, 0d7FF0000000000000;
	mov.f64 	%fd217, %fd40;
	@%p56 bra 	BB18_51;

	shr.s32 	%r160, %r29, 31;
	and.b32  	%r161, %r160, -2146435072;
	add.s32 	%r162, %r161, 2146435072;
	or.b32  	%r163, %r162, -2147483648;
	selp.b32	%r164, %r163, %r162, %p2;
	mov.u32 	%r165, 0;
	mov.b64 	%fd217, {%r165, %r164};

BB18_51:
	setp.eq.f64	%p60, %fd33, 0d0000000000000000;
	setp.eq.f64	%p61, %fd2, 0d3FF0000000000000;
	or.pred  	%p62, %p61, %p60;
	selp.f64	%fd220, 0d3FF0000000000000, %fd217, %p62;

BB18_53:
	rcp.rn.f64 	%fd162, %fd220;
	fma.rn.f64 	%fd221, %fd212, %fd162, %fd221;

BB18_54:
	add.s64 	%rd11, %rd11, 56;
	add.s32 	%r222, %r222, 1;
	setp.lt.s32	%p63, %r222, %r60;
	@%p63 bra 	BB18_2;

BB18_55:
	cvt.rzi.s32.f64	%r32, %fd77;
	setp.eq.s32	%p64, %r55, 0;
	@%p64 bra 	BB18_57;

	sub.s32 	%r225, %r59, %r50;
	bra.uni 	BB18_58;

BB18_57:
	ld.param.u32 	%r221, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_3];
	ld.param.u32 	%r220, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_3+8];
	ld.param.u32 	%r219, [_Z15cashFlowsNpvGpu15cashFlowsStruct20bondsYieldTermStructb15bondsDateStructS1_i_param_3+4];
	setp.lt.s32	%p65, %r48, 30;
	setp.eq.s32	%p66, %r219, 31;
	and.pred  	%p67, %p66, %p65;
	selp.b32	%r171, 1, %r219, %p67;
	selp.u32	%r172, 1, 0, %p67;
	sub.s32 	%r173, %r220, %r49;
	sub.s32 	%r174, %r221, %r47;
	add.s32 	%r175, %r174, %r172;
	mul.lo.s32 	%r176, %r175, 30;
	mov.u32 	%r177, 30;
	sub.s32 	%r178, %r177, %r48;
	mov.u32 	%r179, 0;
	max.s32 	%r180, %r179, %r178;
	min.s32 	%r181, %r177, %r171;
	mad.lo.s32 	%r182, %r173, 360, %r176;
	add.s32 	%r183, %r182, %r180;
	add.s32 	%r184, %r183, %r181;
	add.s32 	%r225, %r184, -30;

BB18_58:
	cvt.rn.f64.s32	%fd163, %r225;
	div.rn.f64 	%fd52, %fd163, 0d4076800000000000;
	setp.eq.s32	%p68, %r32, 0;
	@%p68 bra 	BB18_78;

	setp.eq.s32	%p69, %r32, 1;
	@%p69 bra 	BB18_64;
	bra.uni 	BB18_60;

BB18_64:
	div.rn.f64 	%fd200, %fd76, %fd78;
	add.f64 	%fd57, %fd200, 0d3FF0000000000000;
	mul.f64 	%fd58, %fd78, %fd52;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd57;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd58;
	}
	bfe.u32 	%r197, %r40, 20, 11;
	add.s32 	%r198, %r197, -1012;
	mov.b64 	 %rd10, %fd58;
	shl.b64 	%rd6, %rd10, %r198;
	setp.eq.s64	%p74, %rd6, -9223372036854775808;
	abs.f64 	%fd59, %fd57;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd59;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd58;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd228, [retval0+0];
	
	//{
	}// Callseq End 10
	setp.lt.s32	%p75, %r39, 0;
	and.pred  	%p3, %p75, %p74;
	@!%p3 bra 	BB18_66;
	bra.uni 	BB18_65;

BB18_65:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r199}, %fd228;
	}
	xor.b32  	%r200, %r199, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r201, %temp}, %fd228;
	}
	mov.b64 	%fd228, {%r201, %r200};

BB18_66:
	mov.f64 	%fd227, %fd228;
	setp.eq.f64	%p76, %fd57, 0d0000000000000000;
	@%p76 bra 	BB18_69;
	bra.uni 	BB18_67;

BB18_69:
	selp.b32	%r202, %r39, 0, %p74;
	or.b32  	%r203, %r202, 2146435072;
	setp.lt.s32	%p80, %r40, 0;
	selp.b32	%r204, %r203, %r202, %p80;
	mov.u32 	%r205, 0;
	mov.b64 	%fd227, {%r205, %r204};
	bra.uni 	BB18_70;

BB18_78:
	fma.rn.f64 	%fd229, %fd76, %fd52, 0d3FF0000000000000;
	bra.uni 	BB18_79;

BB18_60:
	mov.f64 	%fd229, 0d0000000000000000;
	setp.ne.s32	%p70, %r32, 2;
	@%p70 bra 	BB18_79;

	mul.f64 	%fd53, %fd76, %fd52;
	mov.f64 	%fd165, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd166, %fd53, %fd165;
	mov.f64 	%fd167, 0d4338000000000000;
	add.rn.f64 	%fd168, %fd166, %fd167;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd168;
	}
	mov.f64 	%fd169, 0dC338000000000000;
	add.rn.f64 	%fd170, %fd168, %fd169;
	mov.f64 	%fd171, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd172, %fd170, %fd171, %fd53;
	mov.f64 	%fd173, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd174, %fd170, %fd173, %fd172;
	mov.f64 	%fd175, 0d3E928AF3FCA213EA;
	mov.f64 	%fd176, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd177, %fd176, %fd174, %fd175;
	mov.f64 	%fd178, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd179, %fd177, %fd174, %fd178;
	mov.f64 	%fd180, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd181, %fd179, %fd174, %fd180;
	mov.f64 	%fd182, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd183, %fd181, %fd174, %fd182;
	mov.f64 	%fd184, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd185, %fd183, %fd174, %fd184;
	mov.f64 	%fd186, 0d3F81111111122322;
	fma.rn.f64 	%fd187, %fd185, %fd174, %fd186;
	mov.f64 	%fd188, 0d3FA55555555502A1;
	fma.rn.f64 	%fd189, %fd187, %fd174, %fd188;
	mov.f64 	%fd190, 0d3FC5555555555511;
	fma.rn.f64 	%fd191, %fd189, %fd174, %fd190;
	mov.f64 	%fd192, 0d3FE000000000000B;
	fma.rn.f64 	%fd193, %fd191, %fd174, %fd192;
	mov.f64 	%fd194, 0d3FF0000000000000;
	fma.rn.f64 	%fd195, %fd193, %fd174, %fd194;
	fma.rn.f64 	%fd196, %fd195, %fd174, %fd194;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd196;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd196;
	}
	shl.b32 	%r185, %r36, 20;
	add.s32 	%r186, %r38, %r185;
	mov.b64 	%fd229, {%r37, %r186};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r187}, %fd53;
	}
	mov.b32 	 %f6, %r187;
	abs.f32 	%f3, %f6;
	setp.lt.f32	%p71, %f3, 0f4086232B;
	@%p71 bra 	BB18_79;

	setp.lt.f64	%p72, %fd53, 0d0000000000000000;
	add.f64 	%fd197, %fd53, 0d7FF0000000000000;
	selp.f64	%fd229, 0d0000000000000000, %fd197, %p72;
	setp.geu.f32	%p73, %f3, 0f40874800;
	@%p73 bra 	BB18_79;

	shr.u32 	%r188, %r36, 31;
	add.s32 	%r189, %r36, %r188;
	shr.s32 	%r190, %r189, 1;
	shl.b32 	%r191, %r190, 20;
	add.s32 	%r192, %r191, %r38;
	mov.b64 	%fd198, {%r37, %r192};
	sub.s32 	%r193, %r36, %r190;
	shl.b32 	%r194, %r193, 20;
	add.s32 	%r195, %r194, 1072693248;
	mov.u32 	%r196, 0;
	mov.b64 	%fd199, {%r196, %r195};
	mul.f64 	%fd229, %fd198, %fd199;
	bra.uni 	BB18_79;

BB18_67:
	setp.gt.s32	%p77, %r39, -1;
	@%p77 bra 	BB18_70;

	cvt.rzi.f64.f64	%fd201, %fd58;
	setp.neu.f64	%p78, %fd201, %fd58;
	selp.f64	%fd227, 0dFFF8000000000000, %fd227, %p78;

BB18_70:
	mov.f64 	%fd65, %fd227;
	add.f64 	%fd66, %fd58, %fd57;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r206}, %fd66;
	}
	and.b32  	%r207, %r206, 2146435072;
	setp.ne.s32	%p81, %r207, 2146435072;
	mov.f64 	%fd226, %fd65;
	@%p81 bra 	BB18_77;

	setp.gtu.f64	%p82, %fd59, 0d7FF0000000000000;
	mov.f64 	%fd226, %fd66;
	@%p82 bra 	BB18_77;

	abs.f64 	%fd67, %fd58;
	setp.gtu.f64	%p83, %fd67, 0d7FF0000000000000;
	mov.f64 	%fd225, %fd66;
	mov.f64 	%fd226, %fd225;
	@%p83 bra 	BB18_77;

	setp.eq.f64	%p84, %fd67, 0d7FF0000000000000;
	@%p84 bra 	BB18_76;
	bra.uni 	BB18_74;

BB18_76:
	setp.gt.f64	%p86, %fd59, 0d3FF0000000000000;
	selp.b32	%r214, 2146435072, 0, %p86;
	xor.b32  	%r215, %r214, 2146435072;
	setp.lt.s32	%p87, %r40, 0;
	selp.b32	%r216, %r215, %r214, %p87;
	setp.eq.f64	%p88, %fd57, 0dBFF0000000000000;
	selp.b32	%r217, 1072693248, %r216, %p88;
	mov.u32 	%r218, 0;
	mov.b64 	%fd226, {%r218, %r217};
	bra.uni 	BB18_77;

BB18_74:
	setp.neu.f64	%p85, %fd59, 0d7FF0000000000000;
	mov.f64 	%fd226, %fd65;
	@%p85 bra 	BB18_77;

	shr.s32 	%r208, %r40, 31;
	and.b32  	%r209, %r208, -2146435072;
	add.s32 	%r210, %r209, 2146435072;
	or.b32  	%r211, %r210, -2147483648;
	selp.b32	%r212, %r211, %r210, %p3;
	mov.u32 	%r213, 0;
	mov.b64 	%fd226, {%r213, %r212};

BB18_77:
	setp.eq.f64	%p89, %fd58, 0d0000000000000000;
	setp.eq.f64	%p90, %fd57, 0d3FF0000000000000;
	or.pred  	%p91, %p90, %p89;
	selp.f64	%fd229, 0d3FF0000000000000, %fd226, %p91;

BB18_79:
	rcp.rn.f64 	%fd202, %fd229;
	div.rn.f64 	%fd203, %fd221, %fd202;
	st.param.f64	[func_retval0+0], %fd203;
	ret;
}

	// .globl	_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi(
	.param .align 8 .b8 _Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_0[56],
	.param .align 4 .b8 _Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1[16],
	.param .b32 _Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_2,
	.param .align 8 .b8 _Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3[40],
	.param .b32 _Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_4
)
{
	.reg .pred 	%p<38>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<109>;
	.reg .f64 	%fd<90>;
	.reg .b64 	%rd<23>;


	ld.param.u32 	%r27, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1+12];
	ld.param.u32 	%r24, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r29, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+24];
	ld.param.f64 	%fd30, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+16];
	ld.param.f64 	%fd29, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+8];
	ld.param.u64 	%rd1, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3];
	ld.param.u32 	%r33, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_4];
	setp.lt.s32	%p2, %r33, 1;
	@%p2 bra 	BB19_4;

	mov.u32 	%r107, 0;

BB19_2:
	mov.u32 	%r106, %r107;
	mul.wide.s32 	%rd15, %r106, 56;
	add.s64 	%rd16, %rd1, %rd15;
	ld.u32 	%r35, [%rd16+12];
	add.s32 	%r107, %r106, 1;
	setp.le.s32	%p3, %r27, %r35;
	@%p3 bra 	BB19_5;

	setp.lt.s32	%p4, %r107, %r33;
	@%p4 bra 	BB19_2;

BB19_4:
	add.s32 	%r106, %r33, -1;

BB19_5:
	mov.u32 	%r105, %r106;
	mov.f64 	%fd89, 0d0000000000000000;
	setp.ge.s32	%p5, %r105, %r33;
	@%p5 bra 	BB19_36;

	div.rn.f64 	%fd33, %fd29, %fd30;
	add.f64 	%fd1, %fd33, 0d3FF0000000000000;
	mul.wide.s32 	%rd17, %r105, 56;
	add.s64 	%rd22, %rd1, %rd17;
	mov.f64 	%fd32, 0d0000000000000000;
	mov.f64 	%fd88, %fd32;

BB19_7:
	add.s64 	%rd4, %rd22, 28;
	ld.u32 	%r36, [%rd22+28];
	setp.le.s32	%p6, %r27, %r36;
	mov.f64 	%fd87, %fd32;
	@%p6 bra 	BB19_34;

	ld.param.u64 	%rd21, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_0+24];
	ld.param.u32 	%r99, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_2];
	mul.wide.s32 	%rd18, %r99, 16;
	add.s64 	%rd19, %rd21, %rd18;
	ld.u32 	%r37, [%rd19+12];
	setp.gt.s32	%p7, %r27, %r37;
	mov.f64 	%fd86, %fd32;
	mov.f64 	%fd87, %fd86;
	@%p7 bra 	BB19_34;

	ld.param.u32 	%r102, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1+4];
	ld.param.u32 	%r101, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_1+8];
	ld.param.u32 	%r100, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+36];
	setp.eq.s32	%p8, %r100, 0;
	ld.v2.u32 	{%r38, %r39}, [%rd4+12];
	setp.lt.s32	%p9, %r27, %r39;
	ld.v2.u32 	{%r41, %r42}, [%rd4+4];
	selp.b32	%r10, %r27, %r39, %p9;
	selp.b32	%r9, %r101, %r38, %p9;
	selp.b32	%r8, %r102, %r42, %p9;
	selp.b32	%r7, %r24, %r41, %p9;
	ld.v2.u32 	{%r46, %r47}, [%rd4+-4];
	ld.v2.u32 	{%r48, %r49}, [%rd4+-12];
	@%p8 bra 	BB19_11;
	bra.uni 	BB19_10;

BB19_11:
	setp.lt.s32	%p10, %r49, 30;
	setp.eq.s32	%p11, %r8, 31;
	and.pred  	%p12, %p11, %p10;
	selp.b32	%r50, 1, %r8, %p12;
	selp.u32	%r51, 1, 0, %p12;
	sub.s32 	%r52, %r9, %r46;
	sub.s32 	%r53, %r7, %r48;
	add.s32 	%r54, %r53, %r51;
	mul.lo.s32 	%r55, %r54, 30;
	mov.u32 	%r56, 30;
	sub.s32 	%r57, %r56, %r49;
	mov.u32 	%r58, 0;
	max.s32 	%r59, %r58, %r57;
	min.s32 	%r60, %r56, %r50;
	mad.lo.s32 	%r61, %r52, 360, %r55;
	add.s32 	%r62, %r61, %r59;
	add.s32 	%r63, %r62, %r60;
	add.s32 	%r108, %r63, -30;
	bra.uni 	BB19_12;

BB19_10:
	sub.s32 	%r108, %r10, %r47;

BB19_12:
	setp.eq.s32	%p13, %r29, 0;
	cvt.rn.f64.s32	%fd36, %r108;
	div.rn.f64 	%fd3, %fd36, 0d4076800000000000;
	@%p13 bra 	BB19_32;
	bra.uni 	BB19_13;

BB19_32:
	fma.rn.f64 	%fd84, %fd29, %fd3, 0d3FF0000000000000;
	bra.uni 	BB19_33;

BB19_13:
	setp.eq.s32	%p14, %r29, 1;
	@%p14 bra 	BB19_18;
	bra.uni 	BB19_14;

BB19_18:
	ld.param.f64 	%fd76, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_3+16];
	mul.f64 	%fd8, %fd76, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd8;
	}
	bfe.u32 	%r76, %r21, 20, 11;
	add.s32 	%r77, %r76, -1012;
	mov.b64 	 %rd20, %fd8;
	shl.b64 	%rd5, %rd20, %r77;
	setp.eq.s64	%p19, %rd5, -9223372036854775808;
	abs.f64 	%fd9, %fd1;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd83, [retval0+0];
	
	//{
	}// Callseq End 11
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd1;
	}
	setp.lt.s32	%p20, %r22, 0;
	and.pred  	%p1, %p20, %p19;
	@!%p1 bra 	BB19_20;
	bra.uni 	BB19_19;

BB19_19:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd83;
	}
	xor.b32  	%r79, %r78, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r80, %temp}, %fd83;
	}
	mov.b64 	%fd83, {%r80, %r79};

BB19_20:
	mov.f64 	%fd82, %fd83;
	setp.eq.f64	%p21, %fd1, 0d0000000000000000;
	@%p21 bra 	BB19_23;
	bra.uni 	BB19_21;

BB19_23:
	selp.b32	%r81, %r22, 0, %p19;
	or.b32  	%r82, %r81, 2146435072;
	setp.lt.s32	%p25, %r21, 0;
	selp.b32	%r83, %r82, %r81, %p25;
	mov.u32 	%r84, 0;
	mov.b64 	%fd82, {%r84, %r83};
	bra.uni 	BB19_24;

BB19_14:
	mov.f64 	%fd84, 0d0000000000000000;
	setp.ne.s32	%p15, %r29, 2;
	@%p15 bra 	BB19_33;

	mul.f64 	%fd4, %fd29, %fd3;
	mov.f64 	%fd38, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd39, %fd4, %fd38;
	mov.f64 	%fd40, 0d4338000000000000;
	add.rn.f64 	%fd41, %fd39, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd41;
	}
	mov.f64 	%fd42, 0dC338000000000000;
	add.rn.f64 	%fd43, %fd41, %fd42;
	mov.f64 	%fd44, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd45, %fd43, %fd44, %fd4;
	mov.f64 	%fd46, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd47, %fd43, %fd46, %fd45;
	mov.f64 	%fd48, 0d3E928AF3FCA213EA;
	mov.f64 	%fd49, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd50, %fd49, %fd47, %fd48;
	mov.f64 	%fd51, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd52, %fd50, %fd47, %fd51;
	mov.f64 	%fd53, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd54, %fd52, %fd47, %fd53;
	mov.f64 	%fd55, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd56, %fd54, %fd47, %fd55;
	mov.f64 	%fd57, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd58, %fd56, %fd47, %fd57;
	mov.f64 	%fd59, 0d3F81111111122322;
	fma.rn.f64 	%fd60, %fd58, %fd47, %fd59;
	mov.f64 	%fd61, 0d3FA55555555502A1;
	fma.rn.f64 	%fd62, %fd60, %fd47, %fd61;
	mov.f64 	%fd63, 0d3FC5555555555511;
	fma.rn.f64 	%fd64, %fd62, %fd47, %fd63;
	mov.f64 	%fd65, 0d3FE000000000000B;
	fma.rn.f64 	%fd66, %fd64, %fd47, %fd65;
	mov.f64 	%fd67, 0d3FF0000000000000;
	fma.rn.f64 	%fd68, %fd66, %fd47, %fd67;
	fma.rn.f64 	%fd69, %fd68, %fd47, %fd67;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd69;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd69;
	}
	shl.b32 	%r64, %r18, 20;
	add.s32 	%r65, %r20, %r64;
	mov.b64 	%fd84, {%r19, %r65};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd4;
	}
	mov.b32 	 %f2, %r66;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p16, %f1, 0f4086232B;
	@%p16 bra 	BB19_33;

	setp.lt.f64	%p17, %fd4, 0d0000000000000000;
	add.f64 	%fd70, %fd4, 0d7FF0000000000000;
	selp.f64	%fd84, 0d0000000000000000, %fd70, %p17;
	setp.geu.f32	%p18, %f1, 0f40874800;
	@%p18 bra 	BB19_33;

	shr.u32 	%r67, %r18, 31;
	add.s32 	%r68, %r18, %r67;
	shr.s32 	%r69, %r68, 1;
	shl.b32 	%r70, %r69, 20;
	add.s32 	%r71, %r70, %r20;
	mov.b64 	%fd71, {%r19, %r71};
	sub.s32 	%r72, %r18, %r69;
	shl.b32 	%r73, %r72, 20;
	add.s32 	%r74, %r73, 1072693248;
	mov.u32 	%r75, 0;
	mov.b64 	%fd72, {%r75, %r74};
	mul.f64 	%fd84, %fd71, %fd72;
	bra.uni 	BB19_33;

BB19_21:
	setp.gt.s32	%p22, %r22, -1;
	@%p22 bra 	BB19_24;

	cvt.rzi.f64.f64	%fd73, %fd8;
	setp.neu.f64	%p23, %fd73, %fd8;
	selp.f64	%fd82, 0dFFF8000000000000, %fd82, %p23;

BB19_24:
	mov.f64 	%fd15, %fd82;
	add.f64 	%fd16, %fd8, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd16;
	}
	and.b32  	%r86, %r85, 2146435072;
	setp.ne.s32	%p26, %r86, 2146435072;
	mov.f64 	%fd81, %fd15;
	@%p26 bra 	BB19_31;

	setp.gtu.f64	%p27, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd81, %fd16;
	@%p27 bra 	BB19_31;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p28, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd80, %fd16;
	mov.f64 	%fd81, %fd80;
	@%p28 bra 	BB19_31;

	setp.eq.f64	%p29, %fd17, 0d7FF0000000000000;
	@%p29 bra 	BB19_30;
	bra.uni 	BB19_28;

BB19_30:
	setp.eq.f64	%p31, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p32, %fd9, 0d3FF0000000000000;
	selp.b32	%r93, 2146435072, 0, %p32;
	xor.b32  	%r94, %r93, 2146435072;
	setp.lt.s32	%p33, %r21, 0;
	selp.b32	%r95, %r94, %r93, %p33;
	selp.b32	%r96, 1072693248, %r95, %p31;
	mov.u32 	%r97, 0;
	mov.b64 	%fd81, {%r97, %r96};
	bra.uni 	BB19_31;

BB19_28:
	setp.neu.f64	%p30, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd81, %fd15;
	@%p30 bra 	BB19_31;

	shr.s32 	%r87, %r21, 31;
	and.b32  	%r88, %r87, -2146435072;
	add.s32 	%r89, %r88, 2146435072;
	or.b32  	%r90, %r89, -2147483648;
	selp.b32	%r91, %r90, %r89, %p1;
	mov.u32 	%r92, 0;
	mov.b64 	%fd81, {%r92, %r91};

BB19_31:
	setp.eq.f64	%p34, %fd8, 0d0000000000000000;
	setp.eq.f64	%p35, %fd1, 0d3FF0000000000000;
	or.pred  	%p36, %p35, %p34;
	selp.f64	%fd84, 0d3FF0000000000000, %fd81, %p36;

BB19_33:
	add.f64 	%fd74, %fd84, 0dBFF0000000000000;
	mul.f64 	%fd24, %fd74, 0d4059000000000000;
	mov.f64 	%fd87, %fd24;

BB19_34:
	mov.f64 	%fd25, %fd87;
	ld.param.u32 	%r98, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct15bondsDateStructi15cashFlowsStructi_param_4];
	add.f64 	%fd88, %fd88, %fd25;
	add.s64 	%rd22, %rd22, 56;
	add.s32 	%r105, %r105, 1;
	setp.lt.s32	%p37, %r105, %r98;
	@%p37 bra 	BB19_7;

	mul.f64 	%fd89, %fd88, 0d4059000000000000;

BB19_36:
	div.rn.f64 	%fd75, %fd89, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd75;
	ret;
}

	// .globl	_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi
.visible .func  (.param .b64 func_retval0) _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi(
	.param .align 8 .b8 _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_0[40],
	.param .b32 _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_1,
	.param .align 4 .b8 _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_2[16],
	.param .b32 _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_3,
	.param .align 8 .b8 _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_4[56],
	.param .b32 _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_5
)
{
	.reg .pred 	%p<38>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<109>;
	.reg .f64 	%fd<89>;
	.reg .b64 	%rd<23>;


	ld.param.u32 	%r24, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_0+24];
	ld.param.f64 	%fd29, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_0+16];
	ld.param.f64 	%fd28, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_0+8];
	ld.param.u64 	%rd1, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_0];
	ld.param.u32 	%r31, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_2+12];
	ld.param.u32 	%r28, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_2];
	ld.param.u32 	%r32, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_3];
	setp.lt.s32	%p2, %r32, 1;
	@%p2 bra 	BB20_4;

	mov.u32 	%r107, 0;

BB20_2:
	mov.u32 	%r106, %r107;
	mul.wide.s32 	%rd15, %r106, 56;
	add.s64 	%rd16, %rd1, %rd15;
	ld.u32 	%r35, [%rd16+12];
	add.s32 	%r107, %r106, 1;
	setp.le.s32	%p3, %r31, %r35;
	@%p3 bra 	BB20_5;

	setp.lt.s32	%p4, %r107, %r32;
	@%p4 bra 	BB20_2;

BB20_4:
	add.s32 	%r106, %r32, -1;

BB20_5:
	mov.u32 	%r105, %r106;
	mov.f64 	%fd86, 0d0000000000000000;
	setp.ge.s32	%p5, %r105, %r32;
	@%p5 bra 	BB20_35;

	div.rn.f64 	%fd32, %fd28, %fd29;
	add.f64 	%fd1, %fd32, 0d3FF0000000000000;
	mul.wide.s32 	%rd17, %r105, 56;
	add.s64 	%rd22, %rd1, %rd17;
	mov.f64 	%fd31, 0d0000000000000000;
	mov.f64 	%fd88, %fd31;

BB20_7:
	add.s64 	%rd4, %rd22, 28;
	ld.u32 	%r36, [%rd22+28];
	setp.le.s32	%p6, %r31, %r36;
	mov.f64 	%fd87, %fd31;
	@%p6 bra 	BB20_34;

	ld.param.u64 	%rd21, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_4+24];
	ld.param.u32 	%r99, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_5];
	mul.wide.s32 	%rd18, %r99, 16;
	add.s64 	%rd19, %rd21, %rd18;
	ld.u32 	%r37, [%rd19+12];
	setp.gt.s32	%p7, %r31, %r37;
	mov.f64 	%fd84, %fd31;
	mov.f64 	%fd87, %fd84;
	@%p7 bra 	BB20_34;

	ld.param.u32 	%r102, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_2+4];
	ld.param.u32 	%r101, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_2+8];
	ld.param.u32 	%r100, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_0+36];
	setp.eq.s32	%p8, %r100, 0;
	ld.v2.u32 	{%r38, %r39}, [%rd4+12];
	setp.lt.s32	%p9, %r31, %r39;
	ld.v2.u32 	{%r41, %r42}, [%rd4+4];
	selp.b32	%r10, %r31, %r39, %p9;
	selp.b32	%r9, %r101, %r38, %p9;
	selp.b32	%r8, %r102, %r42, %p9;
	selp.b32	%r7, %r28, %r41, %p9;
	ld.v2.u32 	{%r46, %r47}, [%rd4+-4];
	ld.v2.u32 	{%r48, %r49}, [%rd4+-12];
	@%p8 bra 	BB20_11;
	bra.uni 	BB20_10;

BB20_11:
	setp.lt.s32	%p10, %r49, 30;
	setp.eq.s32	%p11, %r8, 31;
	and.pred  	%p12, %p11, %p10;
	selp.b32	%r50, 1, %r8, %p12;
	selp.u32	%r51, 1, 0, %p12;
	sub.s32 	%r52, %r9, %r46;
	sub.s32 	%r53, %r7, %r48;
	add.s32 	%r54, %r53, %r51;
	mul.lo.s32 	%r55, %r54, 30;
	mov.u32 	%r56, 30;
	sub.s32 	%r57, %r56, %r49;
	mov.u32 	%r58, 0;
	max.s32 	%r59, %r58, %r57;
	min.s32 	%r60, %r56, %r50;
	mad.lo.s32 	%r61, %r52, 360, %r55;
	add.s32 	%r62, %r61, %r59;
	add.s32 	%r63, %r62, %r60;
	add.s32 	%r108, %r63, -30;
	bra.uni 	BB20_12;

BB20_10:
	sub.s32 	%r108, %r10, %r47;

BB20_12:
	setp.eq.s32	%p13, %r24, 0;
	cvt.rn.f64.s32	%fd35, %r108;
	div.rn.f64 	%fd3, %fd35, 0d4076800000000000;
	@%p13 bra 	BB20_32;
	bra.uni 	BB20_13;

BB20_32:
	fma.rn.f64 	%fd82, %fd28, %fd3, 0d3FF0000000000000;
	bra.uni 	BB20_33;

BB20_13:
	setp.eq.s32	%p14, %r24, 1;
	@%p14 bra 	BB20_18;
	bra.uni 	BB20_14;

BB20_18:
	ld.param.f64 	%fd74, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_0+16];
	mul.f64 	%fd8, %fd74, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd8;
	}
	bfe.u32 	%r76, %r21, 20, 11;
	add.s32 	%r77, %r76, -1012;
	mov.b64 	 %rd20, %fd8;
	shl.b64 	%rd5, %rd20, %r77;
	setp.eq.s64	%p19, %rd5, -9223372036854775808;
	abs.f64 	%fd9, %fd1;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd81, [retval0+0];
	
	//{
	}// Callseq End 12
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd1;
	}
	setp.lt.s32	%p20, %r22, 0;
	and.pred  	%p1, %p20, %p19;
	@!%p1 bra 	BB20_20;
	bra.uni 	BB20_19;

BB20_19:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd81;
	}
	xor.b32  	%r79, %r78, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r80, %temp}, %fd81;
	}
	mov.b64 	%fd81, {%r80, %r79};

BB20_20:
	mov.f64 	%fd80, %fd81;
	setp.eq.f64	%p21, %fd1, 0d0000000000000000;
	@%p21 bra 	BB20_23;
	bra.uni 	BB20_21;

BB20_23:
	selp.b32	%r81, %r22, 0, %p19;
	or.b32  	%r82, %r81, 2146435072;
	setp.lt.s32	%p25, %r21, 0;
	selp.b32	%r83, %r82, %r81, %p25;
	mov.u32 	%r84, 0;
	mov.b64 	%fd80, {%r84, %r83};
	bra.uni 	BB20_24;

BB20_14:
	mov.f64 	%fd82, 0d0000000000000000;
	setp.ne.s32	%p15, %r24, 2;
	@%p15 bra 	BB20_33;

	mul.f64 	%fd4, %fd28, %fd3;
	mov.f64 	%fd37, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd38, %fd4, %fd37;
	mov.f64 	%fd39, 0d4338000000000000;
	add.rn.f64 	%fd40, %fd38, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd40;
	}
	mov.f64 	%fd41, 0dC338000000000000;
	add.rn.f64 	%fd42, %fd40, %fd41;
	mov.f64 	%fd43, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd44, %fd42, %fd43, %fd4;
	mov.f64 	%fd45, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd46, %fd42, %fd45, %fd44;
	mov.f64 	%fd47, 0d3E928AF3FCA213EA;
	mov.f64 	%fd48, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd49, %fd48, %fd46, %fd47;
	mov.f64 	%fd50, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd51, %fd49, %fd46, %fd50;
	mov.f64 	%fd52, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd53, %fd51, %fd46, %fd52;
	mov.f64 	%fd54, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd55, %fd53, %fd46, %fd54;
	mov.f64 	%fd56, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd57, %fd55, %fd46, %fd56;
	mov.f64 	%fd58, 0d3F81111111122322;
	fma.rn.f64 	%fd59, %fd57, %fd46, %fd58;
	mov.f64 	%fd60, 0d3FA55555555502A1;
	fma.rn.f64 	%fd61, %fd59, %fd46, %fd60;
	mov.f64 	%fd62, 0d3FC5555555555511;
	fma.rn.f64 	%fd63, %fd61, %fd46, %fd62;
	mov.f64 	%fd64, 0d3FE000000000000B;
	fma.rn.f64 	%fd65, %fd63, %fd46, %fd64;
	mov.f64 	%fd66, 0d3FF0000000000000;
	fma.rn.f64 	%fd67, %fd65, %fd46, %fd66;
	fma.rn.f64 	%fd68, %fd67, %fd46, %fd66;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd68;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd68;
	}
	shl.b32 	%r64, %r18, 20;
	add.s32 	%r65, %r20, %r64;
	mov.b64 	%fd82, {%r19, %r65};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd4;
	}
	mov.b32 	 %f2, %r66;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p16, %f1, 0f4086232B;
	@%p16 bra 	BB20_33;

	setp.lt.f64	%p17, %fd4, 0d0000000000000000;
	add.f64 	%fd69, %fd4, 0d7FF0000000000000;
	selp.f64	%fd82, 0d0000000000000000, %fd69, %p17;
	setp.geu.f32	%p18, %f1, 0f40874800;
	@%p18 bra 	BB20_33;

	shr.u32 	%r67, %r18, 31;
	add.s32 	%r68, %r18, %r67;
	shr.s32 	%r69, %r68, 1;
	shl.b32 	%r70, %r69, 20;
	add.s32 	%r71, %r70, %r20;
	mov.b64 	%fd70, {%r19, %r71};
	sub.s32 	%r72, %r18, %r69;
	shl.b32 	%r73, %r72, 20;
	add.s32 	%r74, %r73, 1072693248;
	mov.u32 	%r75, 0;
	mov.b64 	%fd71, {%r75, %r74};
	mul.f64 	%fd82, %fd70, %fd71;
	bra.uni 	BB20_33;

BB20_21:
	setp.gt.s32	%p22, %r22, -1;
	@%p22 bra 	BB20_24;

	cvt.rzi.f64.f64	%fd72, %fd8;
	setp.neu.f64	%p23, %fd72, %fd8;
	selp.f64	%fd80, 0dFFF8000000000000, %fd80, %p23;

BB20_24:
	mov.f64 	%fd15, %fd80;
	add.f64 	%fd16, %fd8, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd16;
	}
	and.b32  	%r86, %r85, 2146435072;
	setp.ne.s32	%p26, %r86, 2146435072;
	mov.f64 	%fd79, %fd15;
	@%p26 bra 	BB20_31;

	setp.gtu.f64	%p27, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd79, %fd16;
	@%p27 bra 	BB20_31;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p28, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd78, %fd16;
	mov.f64 	%fd79, %fd78;
	@%p28 bra 	BB20_31;

	setp.eq.f64	%p29, %fd17, 0d7FF0000000000000;
	@%p29 bra 	BB20_30;
	bra.uni 	BB20_28;

BB20_30:
	setp.eq.f64	%p31, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p32, %fd9, 0d3FF0000000000000;
	selp.b32	%r93, 2146435072, 0, %p32;
	xor.b32  	%r94, %r93, 2146435072;
	setp.lt.s32	%p33, %r21, 0;
	selp.b32	%r95, %r94, %r93, %p33;
	selp.b32	%r96, 1072693248, %r95, %p31;
	mov.u32 	%r97, 0;
	mov.b64 	%fd79, {%r97, %r96};
	bra.uni 	BB20_31;

BB20_28:
	setp.neu.f64	%p30, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd79, %fd15;
	@%p30 bra 	BB20_31;

	shr.s32 	%r87, %r21, 31;
	and.b32  	%r88, %r87, -2146435072;
	add.s32 	%r89, %r88, 2146435072;
	or.b32  	%r90, %r89, -2147483648;
	selp.b32	%r91, %r90, %r89, %p1;
	mov.u32 	%r92, 0;
	mov.b64 	%fd79, {%r92, %r91};

BB20_31:
	setp.eq.f64	%p34, %fd8, 0d0000000000000000;
	setp.eq.f64	%p35, %fd1, 0d3FF0000000000000;
	or.pred  	%p36, %p35, %p34;
	selp.f64	%fd82, 0d3FF0000000000000, %fd79, %p36;

BB20_33:
	add.f64 	%fd73, %fd82, 0dBFF0000000000000;
	mul.f64 	%fd24, %fd73, 0d4059000000000000;
	mov.f64 	%fd87, %fd24;

BB20_34:
	mov.f64 	%fd25, %fd87;
	ld.param.u32 	%r98, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb15bondsDateStructi12inArgsStructi_param_3];
	add.f64 	%fd88, %fd88, %fd25;
	add.s64 	%rd22, %rd22, 56;
	add.s32 	%r105, %r105, 1;
	setp.lt.s32	%p37, %r105, %r98;
	mov.f64 	%fd86, %fd88;
	@%p37 bra 	BB20_7;

BB20_35:
	st.param.f64	[func_retval0+0], %fd86;
	ret;
}

	// .globl	_Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct15bondsDateStructi
.visible .func  (.param .b32 func_retval0) _Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct15bondsDateStructi(
	.param .align 8 .b8 _Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct15bondsDateStructi_param_0[40],
	.param .align 4 .b8 _Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct15bondsDateStructi_param_1[16],
	.param .b32 _Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct15bondsDateStructi_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<20>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [_Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct15bondsDateStructi_param_0];
	ld.param.u32 	%r13, [_Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct15bondsDateStructi_param_1+12];
	ld.param.u32 	%r14, [_Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct15bondsDateStructi_param_2];
	setp.lt.s32	%p1, %r14, 1;
	@%p1 bra 	BB21_4;

	mov.u32 	%r19, 0;

BB21_2:
	mov.u32 	%r18, %r19;
	mul.wide.s32 	%rd3, %r18, 56;
	add.s64 	%rd4, %rd2, %rd3;
	ld.u32 	%r16, [%rd4+12];
	add.s32 	%r19, %r18, 1;
	setp.le.s32	%p2, %r13, %r16;
	@%p2 bra 	BB21_5;

	setp.lt.s32	%p3, %r19, %r14;
	@%p3 bra 	BB21_2;

BB21_4:
	add.s32 	%r18, %r14, -1;

BB21_5:
	st.param.b32	[func_retval0+0], %r18;
	ret;
}

	// .globl	_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi
.visible .func  (.param .b64 func_retval0) _Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi(
	.param .align 8 .b8 _Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_0[40],
	.param .b32 _Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_1,
	.param .align 4 .b8 _Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_2[16],
	.param .align 8 .b8 _Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_3[56],
	.param .b32 _Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_4
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<92>;
	.reg .f64 	%fd<79>;
	.reg .b64 	%rd<16>;


	ld.param.u32 	%r22, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_0+36];
	ld.param.u32 	%r19, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_0+24];
	ld.param.f64 	%fd27, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_0+16];
	ld.param.f64 	%fd1, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_0+8];
	ld.param.u64 	%rd3, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_0];
	ld.param.u32 	%r28, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_1];
	ld.param.u32 	%r25, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_2+8];
	ld.param.u32 	%r24, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_2+4];
	ld.param.u32 	%r23, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_2];
	ld.param.u32 	%r1, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_2+12];
	ld.param.u64 	%rd7, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_3+24];
	ld.param.u32 	%r27, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi15bondsDateStruct12inArgsStructi_param_4];
	mul.wide.s32 	%rd11, %r28, 56;
	add.s64 	%rd12, %rd3, %rd11;
	add.s64 	%rd1, %rd12, 28;
	ld.u32 	%r29, [%rd12+28];
	mov.f64 	%fd78, 0d0000000000000000;
	setp.le.s32	%p2, %r1, %r29;
	@%p2 bra 	BB22_27;

	mul.wide.s32 	%rd13, %r27, 16;
	add.s64 	%rd14, %rd7, %rd13;
	ld.u32 	%r30, [%rd14+12];
	setp.gt.s32	%p3, %r1, %r30;
	@%p3 bra 	BB22_27;

	ld.v2.u32 	{%r31, %r32}, [%rd1+12];
	setp.lt.s32	%p4, %r1, %r32;
	ld.v2.u32 	{%r34, %r35}, [%rd1+4];
	selp.b32	%r5, %r1, %r32, %p4;
	selp.b32	%r4, %r25, %r31, %p4;
	selp.b32	%r3, %r24, %r35, %p4;
	selp.b32	%r2, %r23, %r34, %p4;
	ld.v2.u32 	{%r39, %r40}, [%rd1+-4];
	ld.v2.u32 	{%r41, %r42}, [%rd1+-12];
	setp.eq.s32	%p5, %r22, 0;
	@%p5 bra 	BB22_4;

	sub.s32 	%r91, %r5, %r40;
	bra.uni 	BB22_5;

BB22_4:
	setp.lt.s32	%p6, %r42, 30;
	setp.eq.s32	%p7, %r3, 31;
	and.pred  	%p8, %p7, %p6;
	selp.b32	%r43, 1, %r3, %p8;
	selp.u32	%r44, 1, 0, %p8;
	sub.s32 	%r45, %r4, %r39;
	sub.s32 	%r46, %r2, %r41;
	add.s32 	%r47, %r46, %r44;
	mul.lo.s32 	%r48, %r47, 30;
	mov.u32 	%r49, 30;
	sub.s32 	%r50, %r49, %r42;
	mov.u32 	%r51, 0;
	max.s32 	%r52, %r51, %r50;
	min.s32 	%r53, %r49, %r43;
	mad.lo.s32 	%r54, %r45, 360, %r48;
	add.s32 	%r55, %r54, %r52;
	add.s32 	%r56, %r55, %r53;
	add.s32 	%r91, %r56, -30;

BB22_5:
	cvt.rn.f64.s32	%fd30, %r91;
	div.rn.f64 	%fd2, %fd30, 0d4076800000000000;
	setp.eq.s32	%p9, %r19, 0;
	@%p9 bra 	BB22_25;

	setp.eq.s32	%p10, %r19, 1;
	@%p10 bra 	BB22_11;
	bra.uni 	BB22_7;

BB22_11:
	div.rn.f64 	%fd67, %fd1, %fd27;
	add.f64 	%fd7, %fd67, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd7;
	}
	mul.f64 	%fd8, %fd27, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r18}, %fd8;
	}
	bfe.u32 	%r69, %r18, 20, 11;
	add.s32 	%r70, %r69, -1012;
	mov.b64 	 %rd15, %fd8;
	shl.b64 	%rd2, %rd15, %r70;
	setp.eq.s64	%p15, %rd2, -9223372036854775808;
	abs.f64 	%fd9, %fd7;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd76, [retval0+0];
	
	//{
	}// Callseq End 13
	setp.lt.s32	%p16, %r17, 0;
	and.pred  	%p1, %p16, %p15;
	@!%p1 bra 	BB22_13;
	bra.uni 	BB22_12;

BB22_12:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd76;
	}
	xor.b32  	%r72, %r71, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r73, %temp}, %fd76;
	}
	mov.b64 	%fd76, {%r73, %r72};

BB22_13:
	mov.f64 	%fd75, %fd76;
	setp.eq.f64	%p17, %fd7, 0d0000000000000000;
	@%p17 bra 	BB22_16;
	bra.uni 	BB22_14;

BB22_16:
	selp.b32	%r74, %r17, 0, %p15;
	or.b32  	%r75, %r74, 2146435072;
	setp.lt.s32	%p21, %r18, 0;
	selp.b32	%r76, %r75, %r74, %p21;
	mov.u32 	%r77, 0;
	mov.b64 	%fd75, {%r77, %r76};
	bra.uni 	BB22_17;

BB22_25:
	fma.rn.f64 	%fd77, %fd1, %fd2, 0d3FF0000000000000;
	bra.uni 	BB22_26;

BB22_7:
	mov.f64 	%fd77, 0d0000000000000000;
	setp.ne.s32	%p11, %r19, 2;
	@%p11 bra 	BB22_26;

	mul.f64 	%fd3, %fd1, %fd2;
	mov.f64 	%fd32, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd33, %fd3, %fd32;
	mov.f64 	%fd34, 0d4338000000000000;
	add.rn.f64 	%fd35, %fd33, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd35;
	}
	mov.f64 	%fd36, 0dC338000000000000;
	add.rn.f64 	%fd37, %fd35, %fd36;
	mov.f64 	%fd38, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd39, %fd37, %fd38, %fd3;
	mov.f64 	%fd40, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd41, %fd37, %fd40, %fd39;
	mov.f64 	%fd42, 0d3E928AF3FCA213EA;
	mov.f64 	%fd43, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd44, %fd43, %fd41, %fd42;
	mov.f64 	%fd45, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd46, %fd44, %fd41, %fd45;
	mov.f64 	%fd47, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd48, %fd46, %fd41, %fd47;
	mov.f64 	%fd49, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd50, %fd48, %fd41, %fd49;
	mov.f64 	%fd51, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd52, %fd50, %fd41, %fd51;
	mov.f64 	%fd53, 0d3F81111111122322;
	fma.rn.f64 	%fd54, %fd52, %fd41, %fd53;
	mov.f64 	%fd55, 0d3FA55555555502A1;
	fma.rn.f64 	%fd56, %fd54, %fd41, %fd55;
	mov.f64 	%fd57, 0d3FC5555555555511;
	fma.rn.f64 	%fd58, %fd56, %fd41, %fd57;
	mov.f64 	%fd59, 0d3FE000000000000B;
	fma.rn.f64 	%fd60, %fd58, %fd41, %fd59;
	mov.f64 	%fd61, 0d3FF0000000000000;
	fma.rn.f64 	%fd62, %fd60, %fd41, %fd61;
	fma.rn.f64 	%fd63, %fd62, %fd41, %fd61;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r15, %temp}, %fd63;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd63;
	}
	shl.b32 	%r57, %r14, 20;
	add.s32 	%r58, %r16, %r57;
	mov.b64 	%fd77, {%r15, %r58};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd3;
	}
	mov.b32 	 %f2, %r59;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p12, %f1, 0f4086232B;
	@%p12 bra 	BB22_26;

	setp.lt.f64	%p13, %fd3, 0d0000000000000000;
	add.f64 	%fd64, %fd3, 0d7FF0000000000000;
	selp.f64	%fd77, 0d0000000000000000, %fd64, %p13;
	setp.geu.f32	%p14, %f1, 0f40874800;
	@%p14 bra 	BB22_26;

	shr.u32 	%r60, %r14, 31;
	add.s32 	%r61, %r14, %r60;
	shr.s32 	%r62, %r61, 1;
	shl.b32 	%r63, %r62, 20;
	add.s32 	%r64, %r63, %r16;
	mov.b64 	%fd65, {%r15, %r64};
	sub.s32 	%r65, %r14, %r62;
	shl.b32 	%r66, %r65, 20;
	add.s32 	%r67, %r66, 1072693248;
	mov.u32 	%r68, 0;
	mov.b64 	%fd66, {%r68, %r67};
	mul.f64 	%fd77, %fd65, %fd66;
	bra.uni 	BB22_26;

BB22_14:
	setp.gt.s32	%p18, %r17, -1;
	@%p18 bra 	BB22_17;

	cvt.rzi.f64.f64	%fd68, %fd8;
	setp.neu.f64	%p19, %fd68, %fd8;
	selp.f64	%fd75, 0dFFF8000000000000, %fd75, %p19;

BB22_17:
	mov.f64 	%fd15, %fd75;
	add.f64 	%fd16, %fd8, %fd7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd16;
	}
	and.b32  	%r79, %r78, 2146435072;
	setp.ne.s32	%p22, %r79, 2146435072;
	mov.f64 	%fd74, %fd15;
	@%p22 bra 	BB22_24;

	setp.gtu.f64	%p23, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd74, %fd16;
	@%p23 bra 	BB22_24;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p24, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd73, %fd16;
	mov.f64 	%fd74, %fd73;
	@%p24 bra 	BB22_24;

	setp.eq.f64	%p25, %fd17, 0d7FF0000000000000;
	@%p25 bra 	BB22_23;
	bra.uni 	BB22_21;

BB22_23:
	setp.gt.f64	%p27, %fd9, 0d3FF0000000000000;
	selp.b32	%r86, 2146435072, 0, %p27;
	xor.b32  	%r87, %r86, 2146435072;
	setp.lt.s32	%p28, %r18, 0;
	selp.b32	%r88, %r87, %r86, %p28;
	setp.eq.f64	%p29, %fd7, 0dBFF0000000000000;
	selp.b32	%r89, 1072693248, %r88, %p29;
	mov.u32 	%r90, 0;
	mov.b64 	%fd74, {%r90, %r89};
	bra.uni 	BB22_24;

BB22_21:
	setp.neu.f64	%p26, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd74, %fd15;
	@%p26 bra 	BB22_24;

	shr.s32 	%r80, %r18, 31;
	and.b32  	%r81, %r80, -2146435072;
	add.s32 	%r82, %r81, 2146435072;
	or.b32  	%r83, %r82, -2147483648;
	selp.b32	%r84, %r83, %r82, %p1;
	mov.u32 	%r85, 0;
	mov.b64 	%fd74, {%r85, %r84};

BB22_24:
	setp.eq.f64	%p30, %fd8, 0d0000000000000000;
	setp.eq.f64	%p31, %fd7, 0d3FF0000000000000;
	or.pred  	%p32, %p31, %p30;
	selp.f64	%fd77, 0d3FF0000000000000, %fd74, %p32;

BB22_26:
	add.f64 	%fd69, %fd77, 0dBFF0000000000000;
	mul.f64 	%fd78, %fd69, 0d4059000000000000;

BB22_27:
	st.param.f64	[func_retval0+0], %fd78;
	ret;
}

	// .globl	_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i
.visible .func  (.param .b64 func_retval0) _Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i(
	.param .align 8 .b8 _Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_0[24],
	.param .align 4 .b8 _Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_1[16],
	.param .align 4 .b8 _Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_2[16],
	.param .b32 _Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_3
)
{
	.reg .pred 	%p<30>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<70>;
	.reg .f64 	%fd<73>;
	.reg .b64 	%rd<3>;


	ld.param.u32 	%r10, [_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_0+16];
	ld.param.f64 	%fd25, [_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_0+8];
	ld.param.f64 	%fd24, [_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_0];
	ld.param.u32 	%r15, [_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_1+12];
	ld.param.u32 	%r14, [_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_1+8];
	ld.param.u32 	%r13, [_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_1+4];
	ld.param.u32 	%r12, [_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_1];
	ld.param.u32 	%r19, [_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_2+12];
	ld.param.u32 	%r18, [_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_2+8];
	ld.param.u32 	%r17, [_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_2+4];
	ld.param.u32 	%r16, [_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_2];
	ld.param.u32 	%r20, [_Z29interestRateCompoundFactorGpu13intRateStruct15bondsDateStructS0_i_param_3];
	setp.eq.s32	%p2, %r20, 0;
	@%p2 bra 	BB23_2;

	sub.s32 	%r69, %r19, %r15;
	bra.uni 	BB23_3;

BB23_2:
	setp.lt.s32	%p3, %r13, 30;
	setp.eq.s32	%p4, %r17, 31;
	and.pred  	%p5, %p4, %p3;
	selp.b32	%r21, 1, %r17, %p5;
	selp.u32	%r22, 1, 0, %p5;
	sub.s32 	%r23, %r18, %r14;
	sub.s32 	%r24, %r16, %r12;
	add.s32 	%r25, %r24, %r22;
	mul.lo.s32 	%r26, %r25, 30;
	mov.u32 	%r27, 30;
	sub.s32 	%r28, %r27, %r13;
	mov.u32 	%r29, 0;
	max.s32 	%r30, %r29, %r28;
	min.s32 	%r31, %r27, %r21;
	mad.lo.s32 	%r32, %r23, 360, %r26;
	add.s32 	%r33, %r32, %r30;
	add.s32 	%r34, %r33, %r31;
	add.s32 	%r69, %r34, -30;

BB23_3:
	cvt.rn.f64.s32	%fd26, %r69;
	div.rn.f64 	%fd1, %fd26, 0d4076800000000000;
	setp.eq.s32	%p6, %r10, 0;
	@%p6 bra 	BB23_23;

	setp.eq.s32	%p7, %r10, 1;
	@%p7 bra 	BB23_9;
	bra.uni 	BB23_5;

BB23_9:
	div.rn.f64 	%fd63, %fd24, %fd25;
	add.f64 	%fd7, %fd63, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd7;
	}
	mul.f64 	%fd8, %fd25, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd8;
	}
	bfe.u32 	%r47, %r9, 20, 11;
	add.s32 	%r48, %r47, -1012;
	mov.b64 	 %rd2, %fd8;
	shl.b64 	%rd1, %rd2, %r48;
	setp.eq.s64	%p12, %rd1, -9223372036854775808;
	abs.f64 	%fd9, %fd7;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd71, [retval0+0];
	
	//{
	}// Callseq End 14
	setp.lt.s32	%p13, %r8, 0;
	and.pred  	%p1, %p13, %p12;
	@!%p1 bra 	BB23_11;
	bra.uni 	BB23_10;

BB23_10:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r49}, %fd71;
	}
	xor.b32  	%r50, %r49, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r51, %temp}, %fd71;
	}
	mov.b64 	%fd71, {%r51, %r50};

BB23_11:
	mov.f64 	%fd70, %fd71;
	setp.eq.f64	%p14, %fd7, 0d0000000000000000;
	@%p14 bra 	BB23_14;
	bra.uni 	BB23_12;

BB23_14:
	selp.b32	%r52, %r8, 0, %p12;
	or.b32  	%r53, %r52, 2146435072;
	setp.lt.s32	%p18, %r9, 0;
	selp.b32	%r54, %r53, %r52, %p18;
	mov.u32 	%r55, 0;
	mov.b64 	%fd70, {%r55, %r54};
	bra.uni 	BB23_15;

BB23_23:
	fma.rn.f64 	%fd72, %fd24, %fd1, 0d3FF0000000000000;
	bra.uni 	BB23_24;

BB23_5:
	mov.f64 	%fd72, 0d0000000000000000;
	setp.ne.s32	%p8, %r10, 2;
	@%p8 bra 	BB23_24;

	mul.f64 	%fd3, %fd24, %fd1;
	mov.f64 	%fd28, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd29, %fd3, %fd28;
	mov.f64 	%fd30, 0d4338000000000000;
	add.rn.f64 	%fd31, %fd29, %fd30;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5, %temp}, %fd31;
	}
	mov.f64 	%fd32, 0dC338000000000000;
	add.rn.f64 	%fd33, %fd31, %fd32;
	mov.f64 	%fd34, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd35, %fd33, %fd34, %fd3;
	mov.f64 	%fd36, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd37, %fd33, %fd36, %fd35;
	mov.f64 	%fd38, 0d3E928AF3FCA213EA;
	mov.f64 	%fd39, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd40, %fd39, %fd37, %fd38;
	mov.f64 	%fd41, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd42, %fd40, %fd37, %fd41;
	mov.f64 	%fd43, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd44, %fd42, %fd37, %fd43;
	mov.f64 	%fd45, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd46, %fd44, %fd37, %fd45;
	mov.f64 	%fd47, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd48, %fd46, %fd37, %fd47;
	mov.f64 	%fd49, 0d3F81111111122322;
	fma.rn.f64 	%fd50, %fd48, %fd37, %fd49;
	mov.f64 	%fd51, 0d3FA55555555502A1;
	fma.rn.f64 	%fd52, %fd50, %fd37, %fd51;
	mov.f64 	%fd53, 0d3FC5555555555511;
	fma.rn.f64 	%fd54, %fd52, %fd37, %fd53;
	mov.f64 	%fd55, 0d3FE000000000000B;
	fma.rn.f64 	%fd56, %fd54, %fd37, %fd55;
	mov.f64 	%fd57, 0d3FF0000000000000;
	fma.rn.f64 	%fd58, %fd56, %fd37, %fd57;
	fma.rn.f64 	%fd59, %fd58, %fd37, %fd57;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6, %temp}, %fd59;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd59;
	}
	shl.b32 	%r35, %r5, 20;
	add.s32 	%r36, %r7, %r35;
	mov.b64 	%fd72, {%r6, %r36};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r37}, %fd3;
	}
	mov.b32 	 %f2, %r37;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p9, %f1, 0f4086232B;
	@%p9 bra 	BB23_24;

	setp.lt.f64	%p10, %fd3, 0d0000000000000000;
	add.f64 	%fd60, %fd3, 0d7FF0000000000000;
	selp.f64	%fd72, 0d0000000000000000, %fd60, %p10;
	setp.geu.f32	%p11, %f1, 0f40874800;
	@%p11 bra 	BB23_24;

	shr.u32 	%r38, %r5, 31;
	add.s32 	%r39, %r5, %r38;
	shr.s32 	%r40, %r39, 1;
	shl.b32 	%r41, %r40, 20;
	add.s32 	%r42, %r41, %r7;
	mov.b64 	%fd61, {%r6, %r42};
	sub.s32 	%r43, %r5, %r40;
	shl.b32 	%r44, %r43, 20;
	add.s32 	%r45, %r44, 1072693248;
	mov.u32 	%r46, 0;
	mov.b64 	%fd62, {%r46, %r45};
	mul.f64 	%fd72, %fd61, %fd62;
	bra.uni 	BB23_24;

BB23_12:
	setp.gt.s32	%p15, %r8, -1;
	@%p15 bra 	BB23_15;

	cvt.rzi.f64.f64	%fd64, %fd8;
	setp.neu.f64	%p16, %fd64, %fd8;
	selp.f64	%fd70, 0dFFF8000000000000, %fd70, %p16;

BB23_15:
	mov.f64 	%fd15, %fd70;
	add.f64 	%fd16, %fd8, %fd7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %fd16;
	}
	and.b32  	%r57, %r56, 2146435072;
	setp.ne.s32	%p19, %r57, 2146435072;
	mov.f64 	%fd69, %fd15;
	@%p19 bra 	BB23_22;

	setp.gtu.f64	%p20, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd69, %fd16;
	@%p20 bra 	BB23_22;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p21, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd68, %fd16;
	mov.f64 	%fd69, %fd68;
	@%p21 bra 	BB23_22;

	setp.eq.f64	%p22, %fd17, 0d7FF0000000000000;
	@%p22 bra 	BB23_21;
	bra.uni 	BB23_19;

BB23_21:
	setp.gt.f64	%p24, %fd9, 0d3FF0000000000000;
	selp.b32	%r64, 2146435072, 0, %p24;
	xor.b32  	%r65, %r64, 2146435072;
	setp.lt.s32	%p25, %r9, 0;
	selp.b32	%r66, %r65, %r64, %p25;
	setp.eq.f64	%p26, %fd7, 0dBFF0000000000000;
	selp.b32	%r67, 1072693248, %r66, %p26;
	mov.u32 	%r68, 0;
	mov.b64 	%fd69, {%r68, %r67};
	bra.uni 	BB23_22;

BB23_19:
	setp.neu.f64	%p23, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd69, %fd15;
	@%p23 bra 	BB23_22;

	shr.s32 	%r58, %r9, 31;
	and.b32  	%r59, %r58, -2146435072;
	add.s32 	%r60, %r59, 2146435072;
	or.b32  	%r61, %r60, -2147483648;
	selp.b32	%r62, %r61, %r60, %p1;
	mov.u32 	%r63, 0;
	mov.b64 	%fd69, {%r63, %r62};

BB23_22:
	setp.eq.f64	%p27, %fd8, 0d0000000000000000;
	setp.eq.f64	%p28, %fd7, 0d3FF0000000000000;
	or.pred  	%p29, %p28, %p27;
	selp.f64	%fd72, 0d3FF0000000000000, %fd69, %p29;

BB23_24:
	st.param.f64	[func_retval0+0], %fd72;
	ret;
}

	// .globl	_Z24fixedRateCouponAmountGpu15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z24fixedRateCouponAmountGpu15cashFlowsStructi(
	.param .align 8 .b8 _Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_0[40],
	.param .b32 _Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_1
)
{
	.reg .pred 	%p<31>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<80>;
	.reg .f64 	%fd<78>;
	.reg .b64 	%rd<7>;


	ld.param.u32 	%r21, [_Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_0+36];
	ld.param.u32 	%r18, [_Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_0+24];
	ld.param.f64 	%fd28, [_Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_0+16];
	ld.param.f64 	%fd27, [_Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_0+8];
	ld.param.u64 	%rd3, [_Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_0];
	ld.param.u32 	%r22, [_Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_1];
	mul.wide.s32 	%rd4, %r22, 56;
	add.s64 	%rd5, %rd3, %rd4;
	add.s64 	%rd1, %rd5, 48;
	ld.f64 	%fd77, [%rd5+48];
	setp.neu.f64	%p2, %fd77, 0dBFF0000000000000;
	@%p2 bra 	BB24_26;

	ld.v2.u32 	{%r23, %r24}, [%rd1+-24];
	ld.v2.u32 	{%r25, %r26}, [%rd1+-32];
	ld.v2.u32 	{%r27, %r28}, [%rd1+-8];
	ld.v2.u32 	{%r29, %r30}, [%rd1+-16];
	setp.eq.s32	%p3, %r21, 0;
	@%p3 bra 	BB24_3;

	sub.s32 	%r79, %r28, %r24;
	bra.uni 	BB24_4;

BB24_3:
	setp.lt.s32	%p4, %r26, 30;
	setp.eq.s32	%p5, %r30, 31;
	and.pred  	%p6, %p5, %p4;
	selp.b32	%r31, 1, %r30, %p6;
	selp.u32	%r32, 1, 0, %p6;
	sub.s32 	%r33, %r27, %r23;
	sub.s32 	%r34, %r29, %r25;
	add.s32 	%r35, %r34, %r32;
	mul.lo.s32 	%r36, %r35, 30;
	mov.u32 	%r37, 30;
	sub.s32 	%r38, %r37, %r26;
	mov.u32 	%r39, 0;
	max.s32 	%r40, %r39, %r38;
	min.s32 	%r41, %r37, %r31;
	mad.lo.s32 	%r42, %r33, 360, %r36;
	add.s32 	%r43, %r42, %r40;
	add.s32 	%r44, %r43, %r41;
	add.s32 	%r79, %r44, -30;

BB24_4:
	cvt.rn.f64.s32	%fd29, %r79;
	div.rn.f64 	%fd3, %fd29, 0d4076800000000000;
	setp.eq.s32	%p7, %r18, 0;
	@%p7 bra 	BB24_24;

	setp.eq.s32	%p8, %r18, 1;
	@%p8 bra 	BB24_10;
	bra.uni 	BB24_6;

BB24_10:
	div.rn.f64 	%fd66, %fd27, %fd28;
	add.f64 	%fd8, %fd66, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd8;
	}
	mul.f64 	%fd9, %fd28, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd9;
	}
	bfe.u32 	%r57, %r17, 20, 11;
	add.s32 	%r58, %r57, -1012;
	mov.b64 	 %rd6, %fd9;
	shl.b64 	%rd2, %rd6, %r58;
	setp.eq.s64	%p13, %rd2, -9223372036854775808;
	abs.f64 	%fd10, %fd8;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd10;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd9;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd75, [retval0+0];
	
	//{
	}// Callseq End 15
	setp.lt.s32	%p14, %r16, 0;
	and.pred  	%p1, %p14, %p13;
	@!%p1 bra 	BB24_12;
	bra.uni 	BB24_11;

BB24_11:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd75;
	}
	xor.b32  	%r60, %r59, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r61, %temp}, %fd75;
	}
	mov.b64 	%fd75, {%r61, %r60};

BB24_12:
	mov.f64 	%fd74, %fd75;
	setp.eq.f64	%p15, %fd8, 0d0000000000000000;
	@%p15 bra 	BB24_15;
	bra.uni 	BB24_13;

BB24_15:
	selp.b32	%r62, %r16, 0, %p13;
	or.b32  	%r63, %r62, 2146435072;
	setp.lt.s32	%p19, %r17, 0;
	selp.b32	%r64, %r63, %r62, %p19;
	mov.u32 	%r65, 0;
	mov.b64 	%fd74, {%r65, %r64};
	bra.uni 	BB24_16;

BB24_24:
	fma.rn.f64 	%fd76, %fd27, %fd3, 0d3FF0000000000000;
	bra.uni 	BB24_25;

BB24_6:
	mov.f64 	%fd76, 0d0000000000000000;
	setp.ne.s32	%p9, %r18, 2;
	@%p9 bra 	BB24_25;

	mul.f64 	%fd4, %fd27, %fd3;
	mov.f64 	%fd31, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd32, %fd4, %fd31;
	mov.f64 	%fd33, 0d4338000000000000;
	add.rn.f64 	%fd34, %fd32, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd34;
	}
	mov.f64 	%fd35, 0dC338000000000000;
	add.rn.f64 	%fd36, %fd34, %fd35;
	mov.f64 	%fd37, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd38, %fd36, %fd37, %fd4;
	mov.f64 	%fd39, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd40, %fd36, %fd39, %fd38;
	mov.f64 	%fd41, 0d3E928AF3FCA213EA;
	mov.f64 	%fd42, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd43, %fd42, %fd40, %fd41;
	mov.f64 	%fd44, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd45, %fd43, %fd40, %fd44;
	mov.f64 	%fd46, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd47, %fd45, %fd40, %fd46;
	mov.f64 	%fd48, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd49, %fd47, %fd40, %fd48;
	mov.f64 	%fd50, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd51, %fd49, %fd40, %fd50;
	mov.f64 	%fd52, 0d3F81111111122322;
	fma.rn.f64 	%fd53, %fd51, %fd40, %fd52;
	mov.f64 	%fd54, 0d3FA55555555502A1;
	fma.rn.f64 	%fd55, %fd53, %fd40, %fd54;
	mov.f64 	%fd56, 0d3FC5555555555511;
	fma.rn.f64 	%fd57, %fd55, %fd40, %fd56;
	mov.f64 	%fd58, 0d3FE000000000000B;
	fma.rn.f64 	%fd59, %fd57, %fd40, %fd58;
	mov.f64 	%fd60, 0d3FF0000000000000;
	fma.rn.f64 	%fd61, %fd59, %fd40, %fd60;
	fma.rn.f64 	%fd62, %fd61, %fd40, %fd60;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd62;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd62;
	}
	shl.b32 	%r45, %r13, 20;
	add.s32 	%r46, %r15, %r45;
	mov.b64 	%fd76, {%r14, %r46};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r47}, %fd4;
	}
	mov.b32 	 %f2, %r47;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p10, %f1, 0f4086232B;
	@%p10 bra 	BB24_25;

	setp.lt.f64	%p11, %fd4, 0d0000000000000000;
	add.f64 	%fd63, %fd4, 0d7FF0000000000000;
	selp.f64	%fd76, 0d0000000000000000, %fd63, %p11;
	setp.geu.f32	%p12, %f1, 0f40874800;
	@%p12 bra 	BB24_25;

	shr.u32 	%r48, %r13, 31;
	add.s32 	%r49, %r13, %r48;
	shr.s32 	%r50, %r49, 1;
	shl.b32 	%r51, %r50, 20;
	add.s32 	%r52, %r51, %r15;
	mov.b64 	%fd64, {%r14, %r52};
	sub.s32 	%r53, %r13, %r50;
	shl.b32 	%r54, %r53, 20;
	add.s32 	%r55, %r54, 1072693248;
	mov.u32 	%r56, 0;
	mov.b64 	%fd65, {%r56, %r55};
	mul.f64 	%fd76, %fd64, %fd65;
	bra.uni 	BB24_25;

BB24_13:
	setp.gt.s32	%p16, %r16, -1;
	@%p16 bra 	BB24_16;

	cvt.rzi.f64.f64	%fd67, %fd9;
	setp.neu.f64	%p17, %fd67, %fd9;
	selp.f64	%fd74, 0dFFF8000000000000, %fd74, %p17;

BB24_16:
	mov.f64 	%fd16, %fd74;
	add.f64 	%fd17, %fd9, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd17;
	}
	and.b32  	%r67, %r66, 2146435072;
	setp.ne.s32	%p20, %r67, 2146435072;
	mov.f64 	%fd73, %fd16;
	@%p20 bra 	BB24_23;

	setp.gtu.f64	%p21, %fd10, 0d7FF0000000000000;
	mov.f64 	%fd73, %fd17;
	@%p21 bra 	BB24_23;

	abs.f64 	%fd18, %fd9;
	setp.gtu.f64	%p22, %fd18, 0d7FF0000000000000;
	mov.f64 	%fd72, %fd17;
	mov.f64 	%fd73, %fd72;
	@%p22 bra 	BB24_23;

	setp.eq.f64	%p23, %fd18, 0d7FF0000000000000;
	@%p23 bra 	BB24_22;
	bra.uni 	BB24_20;

BB24_22:
	setp.gt.f64	%p25, %fd10, 0d3FF0000000000000;
	selp.b32	%r74, 2146435072, 0, %p25;
	xor.b32  	%r75, %r74, 2146435072;
	setp.lt.s32	%p26, %r17, 0;
	selp.b32	%r76, %r75, %r74, %p26;
	setp.eq.f64	%p27, %fd8, 0dBFF0000000000000;
	selp.b32	%r77, 1072693248, %r76, %p27;
	mov.u32 	%r78, 0;
	mov.b64 	%fd73, {%r78, %r77};
	bra.uni 	BB24_23;

BB24_20:
	setp.neu.f64	%p24, %fd10, 0d7FF0000000000000;
	mov.f64 	%fd73, %fd16;
	@%p24 bra 	BB24_23;

	shr.s32 	%r68, %r17, 31;
	and.b32  	%r69, %r68, -2146435072;
	add.s32 	%r70, %r69, 2146435072;
	or.b32  	%r71, %r70, -2147483648;
	selp.b32	%r72, %r71, %r70, %p1;
	mov.u32 	%r73, 0;
	mov.b64 	%fd73, {%r73, %r72};

BB24_23:
	setp.eq.f64	%p28, %fd9, 0d0000000000000000;
	setp.eq.f64	%p29, %fd8, 0d3FF0000000000000;
	or.pred  	%p30, %p29, %p28;
	selp.f64	%fd76, 0d3FF0000000000000, %fd73, %p30;

BB24_25:
	add.f64 	%fd68, %fd76, 0dBFF0000000000000;
	mul.f64 	%fd77, %fd68, 0d4059000000000000;

BB24_26:
	st.param.f64	[func_retval0+0], %fd77;
	ret;
}

	// .globl	_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct
.visible .func  (.param .b64 func_retval0) _Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct(
	.param .align 8 .b8 _Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_0[88],
	.param .align 4 .b8 _Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_1[16]
)
{
	.reg .pred 	%p<30>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<74>;
	.reg .f64 	%fd<77>;
	.reg .b64 	%rd<3>;


	ld.param.u32 	%r15, [_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_0+60];
	ld.param.u32 	%r14, [_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_0+56];
	ld.param.u32 	%r13, [_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_0+52];
	ld.param.u32 	%r12, [_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_0+48];
	ld.param.f64 	%fd26, [_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_0+16];
	ld.param.f64 	%fd1, [_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_0];
	ld.param.u32 	%r20, [_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_0+80];
	ld.param.f64 	%fd25, [_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_0+8];
	ld.param.u32 	%r24, [_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_1+12];
	ld.param.u32 	%r23, [_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_1+8];
	ld.param.u32 	%r22, [_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_1+4];
	ld.param.u32 	%r21, [_Z34bondsYieldTermStructureDiscountGpu20bondsYieldTermStruct15bondsDateStruct_param_1];
	cvt.rzi.s32.f64	%r1, %fd25;
	setp.eq.s32	%p2, %r20, 0;
	@%p2 bra 	BB25_2;

	sub.s32 	%r73, %r24, %r15;
	bra.uni 	BB25_3;

BB25_2:
	setp.lt.s32	%p3, %r13, 30;
	setp.eq.s32	%p4, %r22, 31;
	and.pred  	%p5, %p4, %p3;
	selp.b32	%r25, 1, %r22, %p5;
	selp.u32	%r26, 1, 0, %p5;
	sub.s32 	%r27, %r23, %r14;
	sub.s32 	%r28, %r21, %r12;
	add.s32 	%r29, %r28, %r26;
	mul.lo.s32 	%r30, %r29, 30;
	mov.u32 	%r31, 30;
	sub.s32 	%r32, %r31, %r13;
	mov.u32 	%r33, 0;
	max.s32 	%r34, %r33, %r32;
	min.s32 	%r35, %r31, %r25;
	mad.lo.s32 	%r36, %r27, 360, %r30;
	add.s32 	%r37, %r36, %r34;
	add.s32 	%r38, %r37, %r35;
	add.s32 	%r73, %r38, -30;

BB25_3:
	cvt.rn.f64.s32	%fd29, %r73;
	div.rn.f64 	%fd2, %fd29, 0d4076800000000000;
	setp.eq.s32	%p6, %r1, 0;
	@%p6 bra 	BB25_23;

	setp.eq.s32	%p7, %r1, 1;
	@%p7 bra 	BB25_9;
	bra.uni 	BB25_5;

BB25_9:
	div.rn.f64 	%fd66, %fd1, %fd26;
	add.f64 	%fd7, %fd66, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd7;
	}
	mul.f64 	%fd8, %fd26, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd8;
	}
	bfe.u32 	%r51, %r9, 20, 11;
	add.s32 	%r52, %r51, -1012;
	mov.b64 	 %rd2, %fd8;
	shl.b64 	%rd1, %rd2, %r52;
	setp.eq.s64	%p12, %rd1, -9223372036854775808;
	abs.f64 	%fd9, %fd7;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd75, [retval0+0];
	
	//{
	}// Callseq End 16
	setp.lt.s32	%p13, %r8, 0;
	and.pred  	%p1, %p13, %p12;
	@!%p1 bra 	BB25_11;
	bra.uni 	BB25_10;

BB25_10:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd75;
	}
	xor.b32  	%r54, %r53, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r55, %temp}, %fd75;
	}
	mov.b64 	%fd75, {%r55, %r54};

BB25_11:
	mov.f64 	%fd74, %fd75;
	setp.eq.f64	%p14, %fd7, 0d0000000000000000;
	@%p14 bra 	BB25_14;
	bra.uni 	BB25_12;

BB25_14:
	selp.b32	%r56, %r8, 0, %p12;
	or.b32  	%r57, %r56, 2146435072;
	setp.lt.s32	%p18, %r9, 0;
	selp.b32	%r58, %r57, %r56, %p18;
	mov.u32 	%r59, 0;
	mov.b64 	%fd74, {%r59, %r58};
	bra.uni 	BB25_15;

BB25_23:
	fma.rn.f64 	%fd76, %fd1, %fd2, 0d3FF0000000000000;
	bra.uni 	BB25_24;

BB25_5:
	mov.f64 	%fd76, 0d0000000000000000;
	setp.ne.s32	%p8, %r1, 2;
	@%p8 bra 	BB25_24;

	mul.f64 	%fd3, %fd1, %fd2;
	mov.f64 	%fd31, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd32, %fd3, %fd31;
	mov.f64 	%fd33, 0d4338000000000000;
	add.rn.f64 	%fd34, %fd32, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5, %temp}, %fd34;
	}
	mov.f64 	%fd35, 0dC338000000000000;
	add.rn.f64 	%fd36, %fd34, %fd35;
	mov.f64 	%fd37, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd38, %fd36, %fd37, %fd3;
	mov.f64 	%fd39, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd40, %fd36, %fd39, %fd38;
	mov.f64 	%fd41, 0d3E928AF3FCA213EA;
	mov.f64 	%fd42, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd43, %fd42, %fd40, %fd41;
	mov.f64 	%fd44, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd45, %fd43, %fd40, %fd44;
	mov.f64 	%fd46, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd47, %fd45, %fd40, %fd46;
	mov.f64 	%fd48, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd49, %fd47, %fd40, %fd48;
	mov.f64 	%fd50, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd51, %fd49, %fd40, %fd50;
	mov.f64 	%fd52, 0d3F81111111122322;
	fma.rn.f64 	%fd53, %fd51, %fd40, %fd52;
	mov.f64 	%fd54, 0d3FA55555555502A1;
	fma.rn.f64 	%fd55, %fd53, %fd40, %fd54;
	mov.f64 	%fd56, 0d3FC5555555555511;
	fma.rn.f64 	%fd57, %fd55, %fd40, %fd56;
	mov.f64 	%fd58, 0d3FE000000000000B;
	fma.rn.f64 	%fd59, %fd57, %fd40, %fd58;
	mov.f64 	%fd60, 0d3FF0000000000000;
	fma.rn.f64 	%fd61, %fd59, %fd40, %fd60;
	fma.rn.f64 	%fd62, %fd61, %fd40, %fd60;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6, %temp}, %fd62;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd62;
	}
	shl.b32 	%r39, %r5, 20;
	add.s32 	%r40, %r7, %r39;
	mov.b64 	%fd76, {%r6, %r40};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd3;
	}
	mov.b32 	 %f2, %r41;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p9, %f1, 0f4086232B;
	@%p9 bra 	BB25_24;

	setp.lt.f64	%p10, %fd3, 0d0000000000000000;
	add.f64 	%fd63, %fd3, 0d7FF0000000000000;
	selp.f64	%fd76, 0d0000000000000000, %fd63, %p10;
	setp.geu.f32	%p11, %f1, 0f40874800;
	@%p11 bra 	BB25_24;

	shr.u32 	%r42, %r5, 31;
	add.s32 	%r43, %r5, %r42;
	shr.s32 	%r44, %r43, 1;
	shl.b32 	%r45, %r44, 20;
	add.s32 	%r46, %r45, %r7;
	mov.b64 	%fd64, {%r6, %r46};
	sub.s32 	%r47, %r5, %r44;
	shl.b32 	%r48, %r47, 20;
	add.s32 	%r49, %r48, 1072693248;
	mov.u32 	%r50, 0;
	mov.b64 	%fd65, {%r50, %r49};
	mul.f64 	%fd76, %fd64, %fd65;
	bra.uni 	BB25_24;

BB25_12:
	setp.gt.s32	%p15, %r8, -1;
	@%p15 bra 	BB25_15;

	cvt.rzi.f64.f64	%fd67, %fd8;
	setp.neu.f64	%p16, %fd67, %fd8;
	selp.f64	%fd74, 0dFFF8000000000000, %fd74, %p16;

BB25_15:
	mov.f64 	%fd15, %fd74;
	add.f64 	%fd16, %fd8, %fd7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd16;
	}
	and.b32  	%r61, %r60, 2146435072;
	setp.ne.s32	%p19, %r61, 2146435072;
	mov.f64 	%fd73, %fd15;
	@%p19 bra 	BB25_22;

	setp.gtu.f64	%p20, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd73, %fd16;
	@%p20 bra 	BB25_22;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p21, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd72, %fd16;
	mov.f64 	%fd73, %fd72;
	@%p21 bra 	BB25_22;

	setp.eq.f64	%p22, %fd17, 0d7FF0000000000000;
	@%p22 bra 	BB25_21;
	bra.uni 	BB25_19;

BB25_21:
	setp.gt.f64	%p24, %fd9, 0d3FF0000000000000;
	selp.b32	%r68, 2146435072, 0, %p24;
	xor.b32  	%r69, %r68, 2146435072;
	setp.lt.s32	%p25, %r9, 0;
	selp.b32	%r70, %r69, %r68, %p25;
	setp.eq.f64	%p26, %fd7, 0dBFF0000000000000;
	selp.b32	%r71, 1072693248, %r70, %p26;
	mov.u32 	%r72, 0;
	mov.b64 	%fd73, {%r72, %r71};
	bra.uni 	BB25_22;

BB25_19:
	setp.neu.f64	%p23, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd73, %fd15;
	@%p23 bra 	BB25_22;

	shr.s32 	%r62, %r9, 31;
	and.b32  	%r63, %r62, -2146435072;
	add.s32 	%r64, %r63, 2146435072;
	or.b32  	%r65, %r64, -2147483648;
	selp.b32	%r66, %r65, %r64, %p1;
	mov.u32 	%r67, 0;
	mov.b64 	%fd73, {%r67, %r66};

BB25_22:
	setp.eq.f64	%p27, %fd8, 0d0000000000000000;
	setp.eq.f64	%p28, %fd7, 0d3FF0000000000000;
	or.pred  	%p29, %p28, %p27;
	selp.f64	%fd76, 0d3FF0000000000000, %fd73, %p29;

BB25_24:
	rcp.rn.f64 	%fd68, %fd76;
	st.param.f64	[func_retval0+0], %fd68;
	ret;
}

	// .globl	_Z26flatForwardDiscountImplGpu13intRateStructd
.visible .func  (.param .b64 func_retval0) _Z26flatForwardDiscountImplGpu13intRateStructd(
	.param .align 8 .b8 _Z26flatForwardDiscountImplGpu13intRateStructd_param_0[24],
	.param .b64 _Z26flatForwardDiscountImplGpu13intRateStructd_param_1
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<43>;
	.reg .f64 	%fd<73>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd24, [_Z26flatForwardDiscountImplGpu13intRateStructd_param_0+8];
	ld.param.f64 	%fd1, [_Z26flatForwardDiscountImplGpu13intRateStructd_param_0];
	ld.param.u32 	%r1, [_Z26flatForwardDiscountImplGpu13intRateStructd_param_0+16];
	ld.param.f64 	%fd25, [_Z26flatForwardDiscountImplGpu13intRateStructd_param_1];
	setp.eq.s32	%p2, %r1, 0;
	@%p2 bra 	BB26_20;

	setp.eq.s32	%p3, %r1, 1;
	@%p3 bra 	BB26_6;
	bra.uni 	BB26_2;

BB26_6:
	div.rn.f64 	%fd62, %fd1, %fd24;
	add.f64 	%fd6, %fd62, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd6;
	}
	mul.f64 	%fd7, %fd24, %fd25;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd7;
	}
	bfe.u32 	%r21, %r6, 20, 11;
	add.s32 	%r22, %r21, -1012;
	mov.b64 	 %rd2, %fd7;
	shl.b64 	%rd1, %rd2, %r22;
	setp.eq.s64	%p8, %rd1, -9223372036854775808;
	abs.f64 	%fd8, %fd6;
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd8;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd71, [retval0+0];
	
	//{
	}// Callseq End 17
	setp.lt.s32	%p9, %r5, 0;
	and.pred  	%p1, %p9, %p8;
	@!%p1 bra 	BB26_8;
	bra.uni 	BB26_7;

BB26_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd71;
	}
	xor.b32  	%r24, %r23, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd71;
	}
	mov.b64 	%fd71, {%r25, %r24};

BB26_8:
	mov.f64 	%fd70, %fd71;
	setp.eq.f64	%p10, %fd6, 0d0000000000000000;
	@%p10 bra 	BB26_11;
	bra.uni 	BB26_9;

BB26_11:
	selp.b32	%r26, %r5, 0, %p8;
	or.b32  	%r27, %r26, 2146435072;
	setp.lt.s32	%p14, %r6, 0;
	selp.b32	%r28, %r27, %r26, %p14;
	mov.u32 	%r29, 0;
	mov.b64 	%fd70, {%r29, %r28};
	bra.uni 	BB26_12;

BB26_20:
	fma.rn.f64 	%fd72, %fd1, %fd25, 0d3FF0000000000000;
	bra.uni 	BB26_21;

BB26_2:
	mov.f64 	%fd72, 0d0000000000000000;
	setp.ne.s32	%p4, %r1, 2;
	@%p4 bra 	BB26_21;

	mul.f64 	%fd2, %fd1, %fd25;
	mov.f64 	%fd27, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd28, %fd2, %fd27;
	mov.f64 	%fd29, 0d4338000000000000;
	add.rn.f64 	%fd30, %fd28, %fd29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd30;
	}
	mov.f64 	%fd31, 0dC338000000000000;
	add.rn.f64 	%fd32, %fd30, %fd31;
	mov.f64 	%fd33, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd34, %fd32, %fd33, %fd2;
	mov.f64 	%fd35, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd36, %fd32, %fd35, %fd34;
	mov.f64 	%fd37, 0d3E928AF3FCA213EA;
	mov.f64 	%fd38, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd39, %fd38, %fd36, %fd37;
	mov.f64 	%fd40, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd41, %fd39, %fd36, %fd40;
	mov.f64 	%fd42, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd43, %fd41, %fd36, %fd42;
	mov.f64 	%fd44, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd45, %fd43, %fd36, %fd44;
	mov.f64 	%fd46, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd47, %fd45, %fd36, %fd46;
	mov.f64 	%fd48, 0d3F81111111122322;
	fma.rn.f64 	%fd49, %fd47, %fd36, %fd48;
	mov.f64 	%fd50, 0d3FA55555555502A1;
	fma.rn.f64 	%fd51, %fd49, %fd36, %fd50;
	mov.f64 	%fd52, 0d3FC5555555555511;
	fma.rn.f64 	%fd53, %fd51, %fd36, %fd52;
	mov.f64 	%fd54, 0d3FE000000000000B;
	fma.rn.f64 	%fd55, %fd53, %fd36, %fd54;
	mov.f64 	%fd56, 0d3FF0000000000000;
	fma.rn.f64 	%fd57, %fd55, %fd36, %fd56;
	fma.rn.f64 	%fd58, %fd57, %fd36, %fd56;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd58;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd58;
	}
	shl.b32 	%r9, %r2, 20;
	add.s32 	%r10, %r4, %r9;
	mov.b64 	%fd72, {%r3, %r10};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd2;
	}
	mov.b32 	 %f2, %r11;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p5, %f1, 0f4086232B;
	@%p5 bra 	BB26_21;

	setp.lt.f64	%p6, %fd2, 0d0000000000000000;
	add.f64 	%fd59, %fd2, 0d7FF0000000000000;
	selp.f64	%fd72, 0d0000000000000000, %fd59, %p6;
	setp.geu.f32	%p7, %f1, 0f40874800;
	@%p7 bra 	BB26_21;

	shr.u32 	%r12, %r2, 31;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 1;
	shl.b32 	%r15, %r14, 20;
	add.s32 	%r16, %r15, %r4;
	mov.b64 	%fd60, {%r3, %r16};
	sub.s32 	%r17, %r2, %r14;
	shl.b32 	%r18, %r17, 20;
	add.s32 	%r19, %r18, 1072693248;
	mov.u32 	%r20, 0;
	mov.b64 	%fd61, {%r20, %r19};
	mul.f64 	%fd72, %fd60, %fd61;
	bra.uni 	BB26_21;

BB26_9:
	setp.gt.s32	%p11, %r5, -1;
	@%p11 bra 	BB26_12;

	cvt.rzi.f64.f64	%fd63, %fd7;
	setp.neu.f64	%p12, %fd63, %fd7;
	selp.f64	%fd70, 0dFFF8000000000000, %fd70, %p12;

BB26_12:
	mov.f64 	%fd14, %fd70;
	add.f64 	%fd15, %fd7, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd15;
	}
	and.b32  	%r31, %r30, 2146435072;
	setp.ne.s32	%p15, %r31, 2146435072;
	mov.f64 	%fd69, %fd14;
	@%p15 bra 	BB26_19;

	setp.gtu.f64	%p16, %fd8, 0d7FF0000000000000;
	mov.f64 	%fd69, %fd15;
	@%p16 bra 	BB26_19;

	abs.f64 	%fd16, %fd7;
	setp.gtu.f64	%p17, %fd16, 0d7FF0000000000000;
	mov.f64 	%fd68, %fd15;
	mov.f64 	%fd69, %fd68;
	@%p17 bra 	BB26_19;

	setp.eq.f64	%p18, %fd16, 0d7FF0000000000000;
	@%p18 bra 	BB26_18;
	bra.uni 	BB26_16;

BB26_18:
	setp.gt.f64	%p20, %fd8, 0d3FF0000000000000;
	selp.b32	%r38, 2146435072, 0, %p20;
	xor.b32  	%r39, %r38, 2146435072;
	setp.lt.s32	%p21, %r6, 0;
	selp.b32	%r40, %r39, %r38, %p21;
	setp.eq.f64	%p22, %fd6, 0dBFF0000000000000;
	selp.b32	%r41, 1072693248, %r40, %p22;
	mov.u32 	%r42, 0;
	mov.b64 	%fd69, {%r42, %r41};
	bra.uni 	BB26_19;

BB26_16:
	setp.neu.f64	%p19, %fd8, 0d7FF0000000000000;
	mov.f64 	%fd69, %fd14;
	@%p19 bra 	BB26_19;

	shr.s32 	%r32, %r6, 31;
	and.b32  	%r33, %r32, -2146435072;
	add.s32 	%r34, %r33, 2146435072;
	or.b32  	%r35, %r34, -2147483648;
	selp.b32	%r36, %r35, %r34, %p1;
	mov.u32 	%r37, 0;
	mov.b64 	%fd69, {%r37, %r36};

BB26_19:
	setp.eq.f64	%p23, %fd7, 0d0000000000000000;
	setp.eq.f64	%p24, %fd6, 0d3FF0000000000000;
	or.pred  	%p25, %p24, %p23;
	selp.f64	%fd72, 0d3FF0000000000000, %fd69, %p25;

BB26_21:
	rcp.rn.f64 	%fd64, %fd72;
	st.param.f64	[func_retval0+0], %fd64;
	ret;
}

	// .globl	_Z29interestRateDiscountFactorGpu13intRateStructd
.visible .func  (.param .b64 func_retval0) _Z29interestRateDiscountFactorGpu13intRateStructd(
	.param .align 8 .b8 _Z29interestRateDiscountFactorGpu13intRateStructd_param_0[24],
	.param .b64 _Z29interestRateDiscountFactorGpu13intRateStructd_param_1
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<43>;
	.reg .f64 	%fd<73>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd24, [_Z29interestRateDiscountFactorGpu13intRateStructd_param_0+8];
	ld.param.f64 	%fd1, [_Z29interestRateDiscountFactorGpu13intRateStructd_param_0];
	ld.param.u32 	%r1, [_Z29interestRateDiscountFactorGpu13intRateStructd_param_0+16];
	ld.param.f64 	%fd25, [_Z29interestRateDiscountFactorGpu13intRateStructd_param_1];
	setp.eq.s32	%p2, %r1, 0;
	@%p2 bra 	BB27_20;

	setp.eq.s32	%p3, %r1, 1;
	@%p3 bra 	BB27_6;
	bra.uni 	BB27_2;

BB27_6:
	div.rn.f64 	%fd62, %fd1, %fd24;
	add.f64 	%fd6, %fd62, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd6;
	}
	mul.f64 	%fd7, %fd24, %fd25;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd7;
	}
	bfe.u32 	%r21, %r6, 20, 11;
	add.s32 	%r22, %r21, -1012;
	mov.b64 	 %rd2, %fd7;
	shl.b64 	%rd1, %rd2, %r22;
	setp.eq.s64	%p8, %rd1, -9223372036854775808;
	abs.f64 	%fd8, %fd6;
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd8;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd71, [retval0+0];
	
	//{
	}// Callseq End 18
	setp.lt.s32	%p9, %r5, 0;
	and.pred  	%p1, %p9, %p8;
	@!%p1 bra 	BB27_8;
	bra.uni 	BB27_7;

BB27_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd71;
	}
	xor.b32  	%r24, %r23, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd71;
	}
	mov.b64 	%fd71, {%r25, %r24};

BB27_8:
	mov.f64 	%fd70, %fd71;
	setp.eq.f64	%p10, %fd6, 0d0000000000000000;
	@%p10 bra 	BB27_11;
	bra.uni 	BB27_9;

BB27_11:
	selp.b32	%r26, %r5, 0, %p8;
	or.b32  	%r27, %r26, 2146435072;
	setp.lt.s32	%p14, %r6, 0;
	selp.b32	%r28, %r27, %r26, %p14;
	mov.u32 	%r29, 0;
	mov.b64 	%fd70, {%r29, %r28};
	bra.uni 	BB27_12;

BB27_20:
	fma.rn.f64 	%fd72, %fd1, %fd25, 0d3FF0000000000000;
	bra.uni 	BB27_21;

BB27_2:
	mov.f64 	%fd72, 0d0000000000000000;
	setp.ne.s32	%p4, %r1, 2;
	@%p4 bra 	BB27_21;

	mul.f64 	%fd2, %fd1, %fd25;
	mov.f64 	%fd27, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd28, %fd2, %fd27;
	mov.f64 	%fd29, 0d4338000000000000;
	add.rn.f64 	%fd30, %fd28, %fd29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd30;
	}
	mov.f64 	%fd31, 0dC338000000000000;
	add.rn.f64 	%fd32, %fd30, %fd31;
	mov.f64 	%fd33, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd34, %fd32, %fd33, %fd2;
	mov.f64 	%fd35, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd36, %fd32, %fd35, %fd34;
	mov.f64 	%fd37, 0d3E928AF3FCA213EA;
	mov.f64 	%fd38, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd39, %fd38, %fd36, %fd37;
	mov.f64 	%fd40, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd41, %fd39, %fd36, %fd40;
	mov.f64 	%fd42, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd43, %fd41, %fd36, %fd42;
	mov.f64 	%fd44, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd45, %fd43, %fd36, %fd44;
	mov.f64 	%fd46, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd47, %fd45, %fd36, %fd46;
	mov.f64 	%fd48, 0d3F81111111122322;
	fma.rn.f64 	%fd49, %fd47, %fd36, %fd48;
	mov.f64 	%fd50, 0d3FA55555555502A1;
	fma.rn.f64 	%fd51, %fd49, %fd36, %fd50;
	mov.f64 	%fd52, 0d3FC5555555555511;
	fma.rn.f64 	%fd53, %fd51, %fd36, %fd52;
	mov.f64 	%fd54, 0d3FE000000000000B;
	fma.rn.f64 	%fd55, %fd53, %fd36, %fd54;
	mov.f64 	%fd56, 0d3FF0000000000000;
	fma.rn.f64 	%fd57, %fd55, %fd36, %fd56;
	fma.rn.f64 	%fd58, %fd57, %fd36, %fd56;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd58;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd58;
	}
	shl.b32 	%r9, %r2, 20;
	add.s32 	%r10, %r4, %r9;
	mov.b64 	%fd72, {%r3, %r10};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd2;
	}
	mov.b32 	 %f2, %r11;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p5, %f1, 0f4086232B;
	@%p5 bra 	BB27_21;

	setp.lt.f64	%p6, %fd2, 0d0000000000000000;
	add.f64 	%fd59, %fd2, 0d7FF0000000000000;
	selp.f64	%fd72, 0d0000000000000000, %fd59, %p6;
	setp.geu.f32	%p7, %f1, 0f40874800;
	@%p7 bra 	BB27_21;

	shr.u32 	%r12, %r2, 31;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 1;
	shl.b32 	%r15, %r14, 20;
	add.s32 	%r16, %r15, %r4;
	mov.b64 	%fd60, {%r3, %r16};
	sub.s32 	%r17, %r2, %r14;
	shl.b32 	%r18, %r17, 20;
	add.s32 	%r19, %r18, 1072693248;
	mov.u32 	%r20, 0;
	mov.b64 	%fd61, {%r20, %r19};
	mul.f64 	%fd72, %fd60, %fd61;
	bra.uni 	BB27_21;

BB27_9:
	setp.gt.s32	%p11, %r5, -1;
	@%p11 bra 	BB27_12;

	cvt.rzi.f64.f64	%fd63, %fd7;
	setp.neu.f64	%p12, %fd63, %fd7;
	selp.f64	%fd70, 0dFFF8000000000000, %fd70, %p12;

BB27_12:
	mov.f64 	%fd14, %fd70;
	add.f64 	%fd15, %fd7, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd15;
	}
	and.b32  	%r31, %r30, 2146435072;
	setp.ne.s32	%p15, %r31, 2146435072;
	mov.f64 	%fd69, %fd14;
	@%p15 bra 	BB27_19;

	setp.gtu.f64	%p16, %fd8, 0d7FF0000000000000;
	mov.f64 	%fd69, %fd15;
	@%p16 bra 	BB27_19;

	abs.f64 	%fd16, %fd7;
	setp.gtu.f64	%p17, %fd16, 0d7FF0000000000000;
	mov.f64 	%fd68, %fd15;
	mov.f64 	%fd69, %fd68;
	@%p17 bra 	BB27_19;

	setp.eq.f64	%p18, %fd16, 0d7FF0000000000000;
	@%p18 bra 	BB27_18;
	bra.uni 	BB27_16;

BB27_18:
	setp.gt.f64	%p20, %fd8, 0d3FF0000000000000;
	selp.b32	%r38, 2146435072, 0, %p20;
	xor.b32  	%r39, %r38, 2146435072;
	setp.lt.s32	%p21, %r6, 0;
	selp.b32	%r40, %r39, %r38, %p21;
	setp.eq.f64	%p22, %fd6, 0dBFF0000000000000;
	selp.b32	%r41, 1072693248, %r40, %p22;
	mov.u32 	%r42, 0;
	mov.b64 	%fd69, {%r42, %r41};
	bra.uni 	BB27_19;

BB27_16:
	setp.neu.f64	%p19, %fd8, 0d7FF0000000000000;
	mov.f64 	%fd69, %fd14;
	@%p19 bra 	BB27_19;

	shr.s32 	%r32, %r6, 31;
	and.b32  	%r33, %r32, -2146435072;
	add.s32 	%r34, %r33, 2146435072;
	or.b32  	%r35, %r34, -2147483648;
	selp.b32	%r36, %r35, %r34, %p1;
	mov.u32 	%r37, 0;
	mov.b64 	%fd69, {%r37, %r36};

BB27_19:
	setp.eq.f64	%p23, %fd7, 0d0000000000000000;
	setp.eq.f64	%p24, %fd6, 0d3FF0000000000000;
	or.pred  	%p25, %p24, %p23;
	selp.f64	%fd72, 0d3FF0000000000000, %fd69, %p25;

BB27_21:
	rcp.rn.f64 	%fd64, %fd72;
	st.param.f64	[func_retval0+0], %fd64;
	ret;
}

	// .globl	_Z36interestRateCompoundFactorGpuTwoArgs13intRateStructd
.visible .func  (.param .b64 func_retval0) _Z36interestRateCompoundFactorGpuTwoArgs13intRateStructd(
	.param .align 8 .b8 _Z36interestRateCompoundFactorGpuTwoArgs13intRateStructd_param_0[24],
	.param .b64 _Z36interestRateCompoundFactorGpuTwoArgs13intRateStructd_param_1
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<43>;
	.reg .f64 	%fd<72>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd24, [_Z36interestRateCompoundFactorGpuTwoArgs13intRateStructd_param_0+8];
	ld.param.f64 	%fd1, [_Z36interestRateCompoundFactorGpuTwoArgs13intRateStructd_param_0];
	ld.param.u32 	%r1, [_Z36interestRateCompoundFactorGpuTwoArgs13intRateStructd_param_0+16];
	ld.param.f64 	%fd25, [_Z36interestRateCompoundFactorGpuTwoArgs13intRateStructd_param_1];
	setp.eq.s32	%p2, %r1, 0;
	@%p2 bra 	BB28_20;

	setp.eq.s32	%p3, %r1, 1;
	@%p3 bra 	BB28_6;
	bra.uni 	BB28_2;

BB28_6:
	div.rn.f64 	%fd62, %fd1, %fd24;
	add.f64 	%fd6, %fd62, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd6;
	}
	mul.f64 	%fd7, %fd24, %fd25;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd7;
	}
	bfe.u32 	%r21, %r6, 20, 11;
	add.s32 	%r22, %r21, -1012;
	mov.b64 	 %rd2, %fd7;
	shl.b64 	%rd1, %rd2, %r22;
	setp.eq.s64	%p8, %rd1, -9223372036854775808;
	abs.f64 	%fd8, %fd6;
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd8;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd70, [retval0+0];
	
	//{
	}// Callseq End 19
	setp.lt.s32	%p9, %r5, 0;
	and.pred  	%p1, %p9, %p8;
	@!%p1 bra 	BB28_8;
	bra.uni 	BB28_7;

BB28_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd70;
	}
	xor.b32  	%r24, %r23, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd70;
	}
	mov.b64 	%fd70, {%r25, %r24};

BB28_8:
	mov.f64 	%fd69, %fd70;
	setp.eq.f64	%p10, %fd6, 0d0000000000000000;
	@%p10 bra 	BB28_11;
	bra.uni 	BB28_9;

BB28_11:
	selp.b32	%r26, %r5, 0, %p8;
	or.b32  	%r27, %r26, 2146435072;
	setp.lt.s32	%p14, %r6, 0;
	selp.b32	%r28, %r27, %r26, %p14;
	mov.u32 	%r29, 0;
	mov.b64 	%fd69, {%r29, %r28};
	bra.uni 	BB28_12;

BB28_20:
	fma.rn.f64 	%fd71, %fd1, %fd25, 0d3FF0000000000000;
	bra.uni 	BB28_21;

BB28_2:
	mov.f64 	%fd71, 0d0000000000000000;
	setp.ne.s32	%p4, %r1, 2;
	@%p4 bra 	BB28_21;

	mul.f64 	%fd2, %fd1, %fd25;
	mov.f64 	%fd27, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd28, %fd2, %fd27;
	mov.f64 	%fd29, 0d4338000000000000;
	add.rn.f64 	%fd30, %fd28, %fd29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd30;
	}
	mov.f64 	%fd31, 0dC338000000000000;
	add.rn.f64 	%fd32, %fd30, %fd31;
	mov.f64 	%fd33, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd34, %fd32, %fd33, %fd2;
	mov.f64 	%fd35, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd36, %fd32, %fd35, %fd34;
	mov.f64 	%fd37, 0d3E928AF3FCA213EA;
	mov.f64 	%fd38, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd39, %fd38, %fd36, %fd37;
	mov.f64 	%fd40, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd41, %fd39, %fd36, %fd40;
	mov.f64 	%fd42, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd43, %fd41, %fd36, %fd42;
	mov.f64 	%fd44, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd45, %fd43, %fd36, %fd44;
	mov.f64 	%fd46, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd47, %fd45, %fd36, %fd46;
	mov.f64 	%fd48, 0d3F81111111122322;
	fma.rn.f64 	%fd49, %fd47, %fd36, %fd48;
	mov.f64 	%fd50, 0d3FA55555555502A1;
	fma.rn.f64 	%fd51, %fd49, %fd36, %fd50;
	mov.f64 	%fd52, 0d3FC5555555555511;
	fma.rn.f64 	%fd53, %fd51, %fd36, %fd52;
	mov.f64 	%fd54, 0d3FE000000000000B;
	fma.rn.f64 	%fd55, %fd53, %fd36, %fd54;
	mov.f64 	%fd56, 0d3FF0000000000000;
	fma.rn.f64 	%fd57, %fd55, %fd36, %fd56;
	fma.rn.f64 	%fd58, %fd57, %fd36, %fd56;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd58;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd58;
	}
	shl.b32 	%r9, %r2, 20;
	add.s32 	%r10, %r4, %r9;
	mov.b64 	%fd71, {%r3, %r10};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd2;
	}
	mov.b32 	 %f2, %r11;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p5, %f1, 0f4086232B;
	@%p5 bra 	BB28_21;

	setp.lt.f64	%p6, %fd2, 0d0000000000000000;
	add.f64 	%fd59, %fd2, 0d7FF0000000000000;
	selp.f64	%fd71, 0d0000000000000000, %fd59, %p6;
	setp.geu.f32	%p7, %f1, 0f40874800;
	@%p7 bra 	BB28_21;

	shr.u32 	%r12, %r2, 31;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 1;
	shl.b32 	%r15, %r14, 20;
	add.s32 	%r16, %r15, %r4;
	mov.b64 	%fd60, {%r3, %r16};
	sub.s32 	%r17, %r2, %r14;
	shl.b32 	%r18, %r17, 20;
	add.s32 	%r19, %r18, 1072693248;
	mov.u32 	%r20, 0;
	mov.b64 	%fd61, {%r20, %r19};
	mul.f64 	%fd71, %fd60, %fd61;
	bra.uni 	BB28_21;

BB28_9:
	setp.gt.s32	%p11, %r5, -1;
	@%p11 bra 	BB28_12;

	cvt.rzi.f64.f64	%fd63, %fd7;
	setp.neu.f64	%p12, %fd63, %fd7;
	selp.f64	%fd69, 0dFFF8000000000000, %fd69, %p12;

BB28_12:
	mov.f64 	%fd14, %fd69;
	add.f64 	%fd15, %fd7, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd15;
	}
	and.b32  	%r31, %r30, 2146435072;
	setp.ne.s32	%p15, %r31, 2146435072;
	mov.f64 	%fd68, %fd14;
	@%p15 bra 	BB28_19;

	setp.gtu.f64	%p16, %fd8, 0d7FF0000000000000;
	mov.f64 	%fd68, %fd15;
	@%p16 bra 	BB28_19;

	abs.f64 	%fd16, %fd7;
	setp.gtu.f64	%p17, %fd16, 0d7FF0000000000000;
	mov.f64 	%fd67, %fd15;
	mov.f64 	%fd68, %fd67;
	@%p17 bra 	BB28_19;

	setp.eq.f64	%p18, %fd16, 0d7FF0000000000000;
	@%p18 bra 	BB28_18;
	bra.uni 	BB28_16;

BB28_18:
	setp.gt.f64	%p20, %fd8, 0d3FF0000000000000;
	selp.b32	%r38, 2146435072, 0, %p20;
	xor.b32  	%r39, %r38, 2146435072;
	setp.lt.s32	%p21, %r6, 0;
	selp.b32	%r40, %r39, %r38, %p21;
	setp.eq.f64	%p22, %fd6, 0dBFF0000000000000;
	selp.b32	%r41, 1072693248, %r40, %p22;
	mov.u32 	%r42, 0;
	mov.b64 	%fd68, {%r42, %r41};
	bra.uni 	BB28_19;

BB28_16:
	setp.neu.f64	%p19, %fd8, 0d7FF0000000000000;
	mov.f64 	%fd68, %fd14;
	@%p19 bra 	BB28_19;

	shr.s32 	%r32, %r6, 31;
	and.b32  	%r33, %r32, -2146435072;
	add.s32 	%r34, %r33, 2146435072;
	or.b32  	%r35, %r34, -2147483648;
	selp.b32	%r36, %r35, %r34, %p1;
	mov.u32 	%r37, 0;
	mov.b64 	%fd68, {%r37, %r36};

BB28_19:
	setp.eq.f64	%p23, %fd7, 0d0000000000000000;
	setp.eq.f64	%p24, %fd6, 0d3FF0000000000000;
	or.pred  	%p25, %p24, %p23;
	selp.f64	%fd71, 0d3FF0000000000000, %fd68, %p25;

BB28_21:
	st.param.f64	[func_retval0+0], %fd71;
	ret;
}

	// .globl	_Z26interestRateImpliedRateGpudidd
.visible .func  (.param .b64 func_retval0) _Z26interestRateImpliedRateGpudidd(
	.param .b64 _Z26interestRateImpliedRateGpudidd_param_0,
	.param .b32 _Z26interestRateImpliedRateGpudidd_param_1,
	.param .b64 _Z26interestRateImpliedRateGpudidd_param_2,
	.param .b64 _Z26interestRateImpliedRateGpudidd_param_3
)
{
	.reg .pred 	%p<21>;
	.reg .b32 	%r<26>;
	.reg .f64 	%fd<35>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd17, [_Z26interestRateImpliedRateGpudidd_param_0];
	ld.param.u32 	%r3, [_Z26interestRateImpliedRateGpudidd_param_1];
	ld.param.f64 	%fd18, [_Z26interestRateImpliedRateGpudidd_param_2];
	ld.param.f64 	%fd19, [_Z26interestRateImpliedRateGpudidd_param_3];
	setp.eq.f64	%p2, %fd17, 0d3FF0000000000000;
	mov.f64 	%fd34, 0d0000000000000000;
	@%p2 bra 	BB29_18;

	setp.eq.s32	%p3, %r3, 0;
	@%p3 bra 	BB29_17;
	bra.uni 	BB29_2;

BB29_17:
	add.f64 	%fd26, %fd17, 0dBFF0000000000000;
	div.rn.f64 	%fd34, %fd26, %fd19;
	bra.uni 	BB29_18;

BB29_2:
	setp.ne.s32	%p4, %r3, 1;
	@%p4 bra 	BB29_18;

	mul.f64 	%fd22, %fd18, %fd19;
	rcp.rn.f64 	%fd1, %fd22;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd1;
	}
	bfe.u32 	%r4, %r1, 20, 11;
	add.s32 	%r5, %r4, -1012;
	mov.b64 	 %rd2, %fd1;
	shl.b64 	%rd1, %rd2, %r5;
	setp.eq.s64	%p5, %rd1, -9223372036854775808;
	abs.f64 	%fd2, %fd17;
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd1;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd33, [retval0+0];
	
	//{
	}// Callseq End 20
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd17;
	}
	setp.lt.s32	%p6, %r2, 0;
	and.pred  	%p1, %p6, %p5;
	@!%p1 bra 	BB29_5;
	bra.uni 	BB29_4;

BB29_4:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd33;
	}
	xor.b32  	%r7, %r6, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8, %temp}, %fd33;
	}
	mov.b64 	%fd33, {%r8, %r7};

BB29_5:
	mov.f64 	%fd32, %fd33;
	setp.eq.f64	%p7, %fd17, 0d0000000000000000;
	@%p7 bra 	BB29_8;
	bra.uni 	BB29_6;

BB29_8:
	selp.b32	%r9, %r2, 0, %p5;
	or.b32  	%r10, %r9, 2146435072;
	setp.lt.s32	%p11, %r1, 0;
	selp.b32	%r11, %r10, %r9, %p11;
	mov.u32 	%r12, 0;
	mov.b64 	%fd32, {%r12, %r11};
	bra.uni 	BB29_9;

BB29_6:
	setp.gt.s32	%p8, %r2, -1;
	@%p8 bra 	BB29_9;

	cvt.rzi.f64.f64	%fd23, %fd1;
	setp.neu.f64	%p9, %fd23, %fd1;
	selp.f64	%fd32, 0dFFF8000000000000, %fd32, %p9;

BB29_9:
	mov.f64 	%fd8, %fd32;
	add.f64 	%fd9, %fd1, %fd17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r13}, %fd9;
	}
	and.b32  	%r14, %r13, 2146435072;
	setp.ne.s32	%p12, %r14, 2146435072;
	mov.f64 	%fd31, %fd8;
	@%p12 bra 	BB29_16;

	setp.gtu.f64	%p13, %fd2, 0d7FF0000000000000;
	mov.f64 	%fd31, %fd9;
	@%p13 bra 	BB29_16;

	abs.f64 	%fd10, %fd1;
	setp.gtu.f64	%p14, %fd10, 0d7FF0000000000000;
	mov.f64 	%fd30, %fd9;
	mov.f64 	%fd31, %fd30;
	@%p14 bra 	BB29_16;

	setp.eq.f64	%p15, %fd10, 0d7FF0000000000000;
	@%p15 bra 	BB29_15;
	bra.uni 	BB29_13;

BB29_15:
	setp.gt.f64	%p17, %fd2, 0d3FF0000000000000;
	selp.b32	%r21, 2146435072, 0, %p17;
	xor.b32  	%r22, %r21, 2146435072;
	setp.lt.s32	%p18, %r1, 0;
	selp.b32	%r23, %r22, %r21, %p18;
	setp.eq.f64	%p19, %fd17, 0dBFF0000000000000;
	selp.b32	%r24, 1072693248, %r23, %p19;
	mov.u32 	%r25, 0;
	mov.b64 	%fd31, {%r25, %r24};
	bra.uni 	BB29_16;

BB29_13:
	setp.neu.f64	%p16, %fd2, 0d7FF0000000000000;
	mov.f64 	%fd31, %fd8;
	@%p16 bra 	BB29_16;

	shr.s32 	%r15, %r1, 31;
	and.b32  	%r16, %r15, -2146435072;
	add.s32 	%r17, %r16, 2146435072;
	or.b32  	%r18, %r17, -2147483648;
	selp.b32	%r19, %r18, %r17, %p1;
	mov.u32 	%r20, 0;
	mov.b64 	%fd31, {%r20, %r19};

BB29_16:
	add.f64 	%fd24, %fd31, 0dBFF0000000000000;
	setp.eq.f64	%p20, %fd1, 0d0000000000000000;
	selp.f64	%fd25, 0d0000000000000000, %fd24, %p20;
	mul.f64 	%fd34, %fd25, %fd18;

BB29_18:
	st.param.f64	[func_retval0+0], %fd34;
	ret;
}

	// .globl	_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi
.visible .func  (.param .b64 func_retval0) _Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi(
	.param .align 4 .b8 _Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_0[16],
	.param .b32 _Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_1,
	.param .b64 _Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_2,
	.param .align 4 .b8 _Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_3[16],
	.param .align 8 .b8 _Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_4[56],
	.param .b32 _Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_5
)
{
	.reg .pred 	%p<54>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<135>;
	.reg .f64 	%fd<112>;
	.reg .b64 	%rd<10>;


	ld.param.u32 	%r29, [_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_0+12];
	ld.param.u32 	%r28, [_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_0+8];
	ld.param.u32 	%r27, [_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_0+4];
	ld.param.u32 	%r26, [_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_0];
	ld.param.u32 	%r30, [_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_1];
	ld.param.f64 	%fd47, [_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_2];
	ld.param.u32 	%r34, [_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_3+12];
	ld.param.u32 	%r33, [_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_3+8];
	ld.param.u32 	%r32, [_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_3+4];
	ld.param.u32 	%r31, [_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_3];
	ld.param.u64 	%rd3, [_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_4+8];
	ld.param.u32 	%r35, [_Z20getMarketRepoRateGpu15bondsDateStructidS_12inArgsStructi_param_5];
	mul.wide.s32 	%rd4, %r35, 88;
	add.s64 	%rd1, %rd3, %rd4;
	ld.f64 	%fd3, [%rd1+16];
	ld.f64 	%fd6, [%rd1];
	ld.v2.u32 	{%r40, %r41}, [%rd1+56];
	ld.v2.u32 	{%r42, %r43}, [%rd1+48];
	ld.u32 	%r11, [%rd1+80];
	ld.f64 	%fd2, [%rd1+8];
	cvt.rzi.s32.f64	%r12, %fd2;
	setp.eq.s32	%p3, %r11, 0;
	@%p3 bra 	BB30_2;

	sub.s32 	%r133, %r29, %r41;
	bra.uni 	BB30_3;

BB30_2:
	setp.lt.s32	%p4, %r43, 30;
	setp.eq.s32	%p5, %r27, 31;
	and.pred  	%p6, %p5, %p4;
	selp.b32	%r46, 1, %r27, %p6;
	selp.u32	%r47, 1, 0, %p6;
	sub.s32 	%r48, %r28, %r40;
	sub.s32 	%r49, %r26, %r42;
	add.s32 	%r50, %r49, %r47;
	mul.lo.s32 	%r51, %r50, 30;
	mov.u32 	%r52, 30;
	sub.s32 	%r53, %r52, %r43;
	mov.u32 	%r54, 0;
	max.s32 	%r55, %r54, %r53;
	min.s32 	%r56, %r52, %r46;
	mad.lo.s32 	%r57, %r48, 360, %r51;
	add.s32 	%r58, %r57, %r55;
	add.s32 	%r59, %r58, %r56;
	add.s32 	%r133, %r59, -30;

BB30_3:
	cvt.rn.f64.s32	%fd48, %r133;
	div.rn.f64 	%fd7, %fd48, 0d4076800000000000;
	setp.eq.s32	%p7, %r12, 0;
	@%p7 bra 	BB30_23;

	setp.eq.s32	%p8, %r12, 1;
	@%p8 bra 	BB30_9;
	bra.uni 	BB30_5;

BB30_9:
	div.rn.f64 	%fd85, %fd6, %fd3;
	add.f64 	%fd12, %fd85, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd12;
	}
	mul.f64 	%fd13, %fd3, %fd7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd13;
	}
	bfe.u32 	%r72, %r20, 20, 11;
	add.s32 	%r73, %r72, -1012;
	mov.b64 	 %rd5, %fd13;
	shl.b64 	%rd6, %rd5, %r73;
	setp.eq.s64	%p13, %rd6, -9223372036854775808;
	abs.f64 	%fd14, %fd12;
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd14;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd13;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd102, [retval0+0];
	
	//{
	}// Callseq End 21
	setp.lt.s32	%p14, %r19, 0;
	and.pred  	%p1, %p14, %p13;
	@!%p1 bra 	BB30_11;
	bra.uni 	BB30_10;

BB30_10:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd102;
	}
	xor.b32  	%r75, %r74, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r76, %temp}, %fd102;
	}
	mov.b64 	%fd102, {%r76, %r75};

BB30_11:
	mov.f64 	%fd101, %fd102;
	setp.eq.f64	%p15, %fd12, 0d0000000000000000;
	@%p15 bra 	BB30_14;
	bra.uni 	BB30_12;

BB30_14:
	bfe.u32 	%r77, %r20, 20, 11;
	add.s32 	%r78, %r77, -1012;
	shl.b64 	%rd8, %rd5, %r78;
	setp.eq.s64	%p18, %rd8, -9223372036854775808;
	selp.b32	%r79, %r19, 0, %p18;
	or.b32  	%r80, %r79, 2146435072;
	setp.lt.s32	%p19, %r20, 0;
	selp.b32	%r81, %r80, %r79, %p19;
	mov.u32 	%r82, 0;
	mov.b64 	%fd101, {%r82, %r81};
	bra.uni 	BB30_15;

BB30_23:
	fma.rn.f64 	%fd103, %fd6, %fd7, 0d3FF0000000000000;
	bra.uni 	BB30_24;

BB30_5:
	mov.f64 	%fd103, 0d0000000000000000;
	setp.ne.s32	%p9, %r12, 2;
	@%p9 bra 	BB30_24;

	mul.f64 	%fd8, %fd6, %fd7;
	mov.f64 	%fd50, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd51, %fd8, %fd50;
	mov.f64 	%fd52, 0d4338000000000000;
	add.rn.f64 	%fd53, %fd51, %fd52;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r16, %temp}, %fd53;
	}
	mov.f64 	%fd54, 0dC338000000000000;
	add.rn.f64 	%fd55, %fd53, %fd54;
	mov.f64 	%fd56, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd57, %fd55, %fd56, %fd8;
	mov.f64 	%fd58, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd59, %fd55, %fd58, %fd57;
	mov.f64 	%fd60, 0d3E928AF3FCA213EA;
	mov.f64 	%fd61, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd62, %fd61, %fd59, %fd60;
	mov.f64 	%fd63, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd64, %fd62, %fd59, %fd63;
	mov.f64 	%fd65, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd66, %fd64, %fd59, %fd65;
	mov.f64 	%fd67, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd68, %fd66, %fd59, %fd67;
	mov.f64 	%fd69, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd70, %fd68, %fd59, %fd69;
	mov.f64 	%fd71, 0d3F81111111122322;
	fma.rn.f64 	%fd72, %fd70, %fd59, %fd71;
	mov.f64 	%fd73, 0d3FA55555555502A1;
	fma.rn.f64 	%fd74, %fd72, %fd59, %fd73;
	mov.f64 	%fd75, 0d3FC5555555555511;
	fma.rn.f64 	%fd76, %fd74, %fd59, %fd75;
	mov.f64 	%fd77, 0d3FE000000000000B;
	fma.rn.f64 	%fd78, %fd76, %fd59, %fd77;
	mov.f64 	%fd79, 0d3FF0000000000000;
	fma.rn.f64 	%fd80, %fd78, %fd59, %fd79;
	fma.rn.f64 	%fd81, %fd80, %fd59, %fd79;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd81;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r18}, %fd81;
	}
	shl.b32 	%r60, %r16, 20;
	add.s32 	%r61, %r18, %r60;
	mov.b64 	%fd103, {%r17, %r61};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd8;
	}
	mov.b32 	 %f2, %r62;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p10, %f1, 0f4086232B;
	@%p10 bra 	BB30_24;

	setp.lt.f64	%p11, %fd8, 0d0000000000000000;
	add.f64 	%fd82, %fd8, 0d7FF0000000000000;
	selp.f64	%fd103, 0d0000000000000000, %fd82, %p11;
	setp.geu.f32	%p12, %f1, 0f40874800;
	@%p12 bra 	BB30_24;

	shr.u32 	%r63, %r16, 31;
	add.s32 	%r64, %r16, %r63;
	shr.s32 	%r65, %r64, 1;
	shl.b32 	%r66, %r65, 20;
	add.s32 	%r67, %r66, %r18;
	mov.b64 	%fd83, {%r17, %r67};
	sub.s32 	%r68, %r16, %r65;
	shl.b32 	%r69, %r68, 20;
	add.s32 	%r70, %r69, 1072693248;
	mov.u32 	%r71, 0;
	mov.b64 	%fd84, {%r71, %r70};
	mul.f64 	%fd103, %fd83, %fd84;
	bra.uni 	BB30_24;

BB30_12:
	setp.gt.s32	%p16, %r19, -1;
	@%p16 bra 	BB30_15;

	cvt.rzi.f64.f64	%fd86, %fd13;
	setp.neu.f64	%p17, %fd86, %fd13;
	selp.f64	%fd101, 0dFFF8000000000000, %fd101, %p17;

BB30_15:
	mov.f64 	%fd20, %fd101;
	add.f64 	%fd21, %fd13, %fd12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd21;
	}
	and.b32  	%r84, %r83, 2146435072;
	setp.ne.s32	%p20, %r84, 2146435072;
	mov.f64 	%fd100, %fd20;
	@%p20 bra 	BB30_22;

	setp.gtu.f64	%p21, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd100, %fd21;
	@%p21 bra 	BB30_22;

	abs.f64 	%fd22, %fd13;
	setp.gtu.f64	%p22, %fd22, 0d7FF0000000000000;
	mov.f64 	%fd99, %fd21;
	mov.f64 	%fd100, %fd99;
	@%p22 bra 	BB30_22;

	setp.eq.f64	%p23, %fd22, 0d7FF0000000000000;
	@%p23 bra 	BB30_21;
	bra.uni 	BB30_19;

BB30_21:
	setp.gt.f64	%p25, %fd14, 0d3FF0000000000000;
	selp.b32	%r91, 2146435072, 0, %p25;
	xor.b32  	%r92, %r91, 2146435072;
	setp.lt.s32	%p26, %r20, 0;
	selp.b32	%r93, %r92, %r91, %p26;
	setp.eq.f64	%p27, %fd12, 0dBFF0000000000000;
	selp.b32	%r94, 1072693248, %r93, %p27;
	mov.u32 	%r95, 0;
	mov.b64 	%fd100, {%r95, %r94};
	bra.uni 	BB30_22;

BB30_19:
	setp.neu.f64	%p24, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd100, %fd20;
	@%p24 bra 	BB30_22;

	shr.s32 	%r85, %r20, 31;
	and.b32  	%r86, %r85, -2146435072;
	add.s32 	%r87, %r86, 2146435072;
	or.b32  	%r88, %r87, -2147483648;
	selp.b32	%r89, %r88, %r87, %p1;
	mov.u32 	%r90, 0;
	mov.b64 	%fd100, {%r90, %r89};

BB30_22:
	setp.eq.f64	%p28, %fd13, 0d0000000000000000;
	setp.eq.f64	%p29, %fd12, 0d3FF0000000000000;
	or.pred  	%p30, %p29, %p28;
	selp.f64	%fd103, 0d3FF0000000000000, %fd100, %p30;

BB30_24:
	rcp.rn.f64 	%fd87, %fd103;
	rcp.rn.f64 	%fd29, %fd87;
	ld.u32 	%r96, [%rd1+80];
	setp.eq.s32	%p31, %r96, 0;
	@%p31 bra 	BB30_26;

	sub.s32 	%r134, %r29, %r34;
	bra.uni 	BB30_27;

BB30_26:
	setp.eq.s32	%p32, %r27, 31;
	setp.lt.s32	%p33, %r32, 30;
	and.pred  	%p34, %p32, %p33;
	selp.b32	%r97, 1, %r27, %p34;
	selp.u32	%r98, 1, 0, %p34;
	sub.s32 	%r99, %r28, %r33;
	sub.s32 	%r100, %r26, %r31;
	add.s32 	%r101, %r100, %r98;
	mul.lo.s32 	%r102, %r101, 30;
	mov.u32 	%r103, 30;
	sub.s32 	%r104, %r103, %r32;
	mov.u32 	%r105, 0;
	max.s32 	%r106, %r105, %r104;
	min.s32 	%r107, %r103, %r97;
	mad.lo.s32 	%r108, %r99, 360, %r102;
	add.s32 	%r109, %r108, %r106;
	add.s32 	%r110, %r109, %r107;
	add.s32 	%r134, %r110, -30;

BB30_27:
	cvt.rn.f64.s32	%fd89, %r134;
	div.rn.f64 	%fd30, %fd89, 0d4076800000000000;
	setp.eq.f64	%p35, %fd29, 0d3FF0000000000000;
	mov.f64 	%fd111, 0d0000000000000000;
	@%p35 bra 	BB30_45;

	setp.eq.s32	%p36, %r30, 0;
	@%p36 bra 	BB30_44;
	bra.uni 	BB30_29;

BB30_44:
	add.f64 	%fd95, %fd29, 0dBFF0000000000000;
	div.rn.f64 	%fd111, %fd95, %fd30;
	bra.uni 	BB30_45;

BB30_29:
	setp.ne.s32	%p37, %r30, 1;
	@%p37 bra 	BB30_45;

	mul.f64 	%fd91, %fd30, %fd47;
	rcp.rn.f64 	%fd31, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd31;
	}
	bfe.u32 	%r111, %r24, 20, 11;
	add.s32 	%r112, %r111, -1012;
	mov.b64 	 %rd9, %fd31;
	shl.b64 	%rd2, %rd9, %r112;
	setp.eq.s64	%p38, %rd2, -9223372036854775808;
	abs.f64 	%fd32, %fd29;
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd32;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd110, [retval0+0];
	
	//{
	}// Callseq End 22
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd29;
	}
	setp.lt.s32	%p39, %r25, 0;
	and.pred  	%p2, %p39, %p38;
	@!%p2 bra 	BB30_32;
	bra.uni 	BB30_31;

BB30_31:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd110;
	}
	xor.b32  	%r114, %r113, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd110;
	}
	mov.b64 	%fd110, {%r115, %r114};

BB30_32:
	mov.f64 	%fd109, %fd110;
	setp.eq.f64	%p40, %fd29, 0d0000000000000000;
	@%p40 bra 	BB30_35;
	bra.uni 	BB30_33;

BB30_35:
	selp.b32	%r116, %r25, 0, %p38;
	or.b32  	%r117, %r116, 2146435072;
	setp.lt.s32	%p44, %r24, 0;
	selp.b32	%r118, %r117, %r116, %p44;
	mov.u32 	%r119, 0;
	mov.b64 	%fd109, {%r119, %r118};
	bra.uni 	BB30_36;

BB30_33:
	setp.gt.s32	%p41, %r25, -1;
	@%p41 bra 	BB30_36;

	cvt.rzi.f64.f64	%fd92, %fd31;
	setp.neu.f64	%p42, %fd92, %fd31;
	selp.f64	%fd109, 0dFFF8000000000000, %fd109, %p42;

BB30_36:
	mov.f64 	%fd38, %fd109;
	add.f64 	%fd39, %fd29, %fd31;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd39;
	}
	and.b32  	%r121, %r120, 2146435072;
	setp.ne.s32	%p45, %r121, 2146435072;
	mov.f64 	%fd108, %fd38;
	@%p45 bra 	BB30_43;

	setp.gtu.f64	%p46, %fd32, 0d7FF0000000000000;
	mov.f64 	%fd108, %fd39;
	@%p46 bra 	BB30_43;

	abs.f64 	%fd40, %fd31;
	setp.gtu.f64	%p47, %fd40, 0d7FF0000000000000;
	mov.f64 	%fd107, %fd39;
	mov.f64 	%fd108, %fd107;
	@%p47 bra 	BB30_43;

	setp.eq.f64	%p48, %fd40, 0d7FF0000000000000;
	@%p48 bra 	BB30_42;
	bra.uni 	BB30_40;

BB30_42:
	setp.gt.f64	%p50, %fd32, 0d3FF0000000000000;
	selp.b32	%r128, 2146435072, 0, %p50;
	xor.b32  	%r129, %r128, 2146435072;
	setp.lt.s32	%p51, %r24, 0;
	selp.b32	%r130, %r129, %r128, %p51;
	setp.eq.f64	%p52, %fd29, 0dBFF0000000000000;
	selp.b32	%r131, 1072693248, %r130, %p52;
	mov.u32 	%r132, 0;
	mov.b64 	%fd108, {%r132, %r131};
	bra.uni 	BB30_43;

BB30_40:
	setp.neu.f64	%p49, %fd32, 0d7FF0000000000000;
	mov.f64 	%fd108, %fd38;
	@%p49 bra 	BB30_43;

	shr.s32 	%r122, %r24, 31;
	and.b32  	%r123, %r122, -2146435072;
	add.s32 	%r124, %r123, 2146435072;
	or.b32  	%r125, %r124, -2147483648;
	selp.b32	%r126, %r125, %r124, %p2;
	mov.u32 	%r127, 0;
	mov.b64 	%fd108, {%r127, %r126};

BB30_43:
	add.f64 	%fd93, %fd108, 0dBFF0000000000000;
	setp.eq.f64	%p53, %fd31, 0d0000000000000000;
	selp.f64	%fd94, 0d0000000000000000, %fd93, %p53;
	mul.f64 	%fd111, %fd94, %fd47;

BB30_45:
	st.param.f64	[func_retval0+0], %fd111;
	ret;
}

	// .globl	_Z24cashFlowsNextCashFlowGpu15cashFlowsStruct15bondsDateStructi
.visible .func  (.param .align 8 .b8 func_retval0[56]) _Z24cashFlowsNextCashFlowGpu15cashFlowsStruct15bondsDateStructi(
	.param .align 8 .b8 _Z24cashFlowsNextCashFlowGpu15cashFlowsStruct15bondsDateStructi_param_0[40],
	.param .align 4 .b8 _Z24cashFlowsNextCashFlowGpu15cashFlowsStruct15bondsDateStructi_param_1[16],
	.param .b32 _Z24cashFlowsNextCashFlowGpu15cashFlowsStruct15bondsDateStructi_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<85>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [_Z24cashFlowsNextCashFlowGpu15cashFlowsStruct15bondsDateStructi_param_0];
	ld.param.u32 	%r43, [_Z24cashFlowsNextCashFlowGpu15cashFlowsStruct15bondsDateStructi_param_1+12];
	ld.param.u32 	%r44, [_Z24cashFlowsNextCashFlowGpu15cashFlowsStruct15bondsDateStructi_param_2];
	setp.lt.s32	%p1, %r44, 1;
	@%p1 bra 	BB31_5;

	mov.u32 	%r72, 0;

BB31_2:
	mul.wide.s32 	%rd3, %r72, 56;
	add.s64 	%rd4, %rd1, %rd3;
	add.s64 	%rd2, %rd4, 12;
	ld.u32 	%r46, [%rd4+12];
	setp.gt.s32	%p2, %r43, %r46;
	add.s32 	%r72, %r72, 1;
	@%p2 bra 	BB31_4;
	bra.uni 	BB31_3;

BB31_4:
	setp.lt.s32	%p3, %r72, %r44;
	@%p3 bra 	BB31_2;

BB31_5:
	add.s32 	%r59, %r44, -1;
	mul.wide.s32 	%rd5, %r59, 56;
	add.s64 	%rd6, %rd1, %rd5;
	ld.f64 	%fd4, [%rd6+48];
	ld.v2.u32 	{%r60, %r61}, [%rd6+40];
	mov.u32 	%r84, %r61;
	mov.u32 	%r83, %r60;
	ld.v2.u32 	{%r62, %r63}, [%rd6+32];
	mov.u32 	%r82, %r63;
	mov.u32 	%r81, %r62;
	ld.v2.u32 	{%r64, %r65}, [%rd6+24];
	mov.u32 	%r80, %r65;
	mov.u32 	%r79, %r64;
	ld.v2.u32 	{%r66, %r67}, [%rd6+16];
	mov.u32 	%r78, %r67;
	mov.u32 	%r77, %r66;
	ld.v2.u32 	{%r68, %r69}, [%rd6+8];
	mov.u32 	%r76, %r69;
	mov.u32 	%r75, %r68;
	ld.v2.u32 	{%r70, %r71}, [%rd6];
	mov.u32 	%r74, %r71;
	mov.u32 	%r73, %r70;
	bra.uni 	BB31_6;

BB31_3:
	ld.f64 	%fd4, [%rd2+36];
	ld.v2.u32 	{%r47, %r48}, [%rd2+28];
	mov.u32 	%r84, %r48;
	mov.u32 	%r83, %r47;
	ld.v2.u32 	{%r49, %r50}, [%rd2+20];
	mov.u32 	%r82, %r50;
	mov.u32 	%r81, %r49;
	ld.v2.u32 	{%r51, %r52}, [%rd2+12];
	mov.u32 	%r80, %r52;
	mov.u32 	%r79, %r51;
	ld.v2.u32 	{%r53, %r54}, [%rd2+4];
	mov.u32 	%r78, %r54;
	mov.u32 	%r77, %r53;
	ld.v2.u32 	{%r55, %r56}, [%rd2+-4];
	mov.u32 	%r76, %r56;
	mov.u32 	%r75, %r55;
	ld.v2.u32 	{%r57, %r58}, [%rd2+-12];
	mov.u32 	%r74, %r58;
	mov.u32 	%r73, %r57;

BB31_6:
	st.param.b32	[func_retval0+0], %r73;
	st.param.b32	[func_retval0+4], %r74;
	st.param.b32	[func_retval0+8], %r75;
	st.param.b32	[func_retval0+12], %r76;
	st.param.b32	[func_retval0+16], %r77;
	st.param.b32	[func_retval0+20], %r78;
	st.param.b32	[func_retval0+24], %r79;
	st.param.b32	[func_retval0+28], %r80;
	st.param.b32	[func_retval0+32], %r81;
	st.param.b32	[func_retval0+36], %r82;
	st.param.b32	[func_retval0+40], %r83;
	st.param.b32	[func_retval0+44], %r84;
	st.param.f64	[func_retval0+48], %fd4;
	ret;
}

	// .globl	_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi(
	.param .b64 _Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_0,
	.param .b32 _Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_1,
	.param .b32 _Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_2,
	.param .b64 _Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_3,
	.param .align 4 .b8 _Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_4[16],
	.param .b64 _Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_5,
	.param .b32 _Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_6,
	.param .align 8 .b8 _Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_7[56],
	.param .b32 _Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_8,
	.param .align 8 .b8 _Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_9[40],
	.param .b32 _Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_10
)
{
	.reg .pred 	%p<932>;
	.reg .b16 	%rs<49>;
	.reg .f32 	%f<59>;
	.reg .b32 	%r<2522>;
	.reg .f64 	%fd<2372>;
	.reg .b64 	%rd<117>;


	ld.param.u32 	%r538, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r539, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_2];
	ld.param.f64 	%fd798, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_3];
	ld.param.u32 	%r2138, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_4+8];
	ld.param.u32 	%r2139, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_4+4];
	ld.param.u32 	%r2140, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_4];
	ld.param.u32 	%r2137, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_4+12];
	ld.param.u32 	%r540, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_6];
	ld.param.u64 	%rd55, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_7+24];
	ld.param.u64 	%rd57, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_7+40];
	ld.param.u32 	%r541, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_8];
	ld.param.u32 	%r545, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_9+36];
	ld.param.u32 	%r542, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_9+24];
	ld.param.f64 	%fd801, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_9+16];
	ld.param.f64 	%fd800, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_9+8];
	ld.param.u64 	%rd59, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_9];
	ld.param.u32 	%r546, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_10];
	mul.wide.s32 	%rd60, %r541, 36;
	add.s64 	%rd61, %rd57, %rd60;
	add.s64 	%rd1, %rd61, 12;
	ld.u32 	%r547, [%rd61+12];
	setp.le.s32	%p30, %r547, %r2137;
	@%p30 bra 	BB32_2;

	ld.u32 	%r2140, [%rd1+-12];
	ld.u32 	%r2139, [%rd1+-8];
	ld.u32 	%r2138, [%rd1+-4];
	ld.u32 	%r2137, [%rd1];

BB32_2:
	mov.u32 	%r2141, 0;
	setp.lt.s32	%p31, %r546, 1;
	@%p31 bra 	BB32_5;

BB32_3:
	mul.wide.s32 	%rd62, %r2141, 56;
	add.s64 	%rd63, %rd59, %rd62;
	ld.u32 	%r549, [%rd63+12];
	setp.le.s32	%p32, %r2137, %r549;
	@%p32 bra 	BB32_6;

	add.s32 	%r2141, %r2141, 1;
	setp.lt.s32	%p33, %r2141, %r546;
	@%p33 bra 	BB32_3;

BB32_5:
	add.s32 	%r2141, %r546, -1;

BB32_6:
	mov.f64 	%fd2051, 0d0000000000000000;
	setp.ge.s32	%p34, %r2141, %r546;
	@%p34 bra 	BB32_37;

	div.rn.f64 	%fd804, %fd800, %fd801;
	add.f64 	%fd3, %fd804, 0d3FF0000000000000;
	mov.f64 	%fd803, 0d0000000000000000;
	mov.f64 	%fd2050, %fd803;

BB32_8:
	mul.wide.s32 	%rd64, %r2141, 56;
	add.s64 	%rd65, %rd59, %rd64;
	add.s64 	%rd3, %rd65, 28;
	ld.u32 	%r550, [%rd65+28];
	setp.le.s32	%p35, %r2137, %r550;
	mov.f64 	%fd2049, %fd803;
	@%p35 bra 	BB32_35;

	mul.wide.s32 	%rd66, %r541, 16;
	add.s64 	%rd67, %rd55, %rd66;
	ld.u32 	%r551, [%rd67+12];
	setp.gt.s32	%p36, %r2137, %r551;
	mov.f64 	%fd2048, %fd803;
	mov.f64 	%fd2049, %fd2048;
	@%p36 bra 	BB32_35;

	setp.eq.s32	%p37, %r545, 0;
	ld.v2.u32 	{%r552, %r553}, [%rd3+12];
	setp.lt.s32	%p38, %r2137, %r553;
	ld.v2.u32 	{%r555, %r556}, [%rd3+4];
	selp.b32	%r22, %r2137, %r553, %p38;
	selp.b32	%r21, %r2138, %r552, %p38;
	selp.b32	%r20, %r2139, %r556, %p38;
	selp.b32	%r19, %r2140, %r555, %p38;
	ld.v2.u32 	{%r560, %r561}, [%rd3+-4];
	ld.v2.u32 	{%r562, %r563}, [%rd3+-12];
	@%p37 bra 	BB32_12;
	bra.uni 	BB32_11;

BB32_12:
	setp.lt.s32	%p39, %r563, 30;
	setp.eq.s32	%p40, %r20, 31;
	and.pred  	%p41, %p40, %p39;
	selp.b32	%r564, 1, %r20, %p41;
	selp.u32	%r565, 1, 0, %p41;
	sub.s32 	%r566, %r21, %r560;
	sub.s32 	%r567, %r19, %r562;
	add.s32 	%r568, %r567, %r565;
	mul.lo.s32 	%r569, %r568, 30;
	mov.u32 	%r570, 30;
	sub.s32 	%r571, %r570, %r563;
	mov.u32 	%r572, 0;
	max.s32 	%r573, %r572, %r571;
	min.s32 	%r574, %r570, %r564;
	mad.lo.s32 	%r575, %r566, 360, %r569;
	add.s32 	%r576, %r575, %r573;
	add.s32 	%r577, %r576, %r574;
	add.s32 	%r2142, %r577, -30;
	bra.uni 	BB32_13;

BB32_11:
	sub.s32 	%r2142, %r22, %r561;

BB32_13:
	cvt.rn.f64.s32	%fd807, %r2142;
	div.rn.f64 	%fd5, %fd807, 0d4076800000000000;
	setp.eq.s32	%p42, %r542, 0;
	@%p42 bra 	BB32_33;
	bra.uni 	BB32_14;

BB32_33:
	fma.rn.f64 	%fd2046, %fd800, %fd5, 0d3FF0000000000000;
	bra.uni 	BB32_34;

BB32_14:
	setp.eq.s32	%p43, %r542, 1;
	@%p43 bra 	BB32_19;
	bra.uni 	BB32_15;

BB32_19:
	mul.f64 	%fd10, %fd801, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd10;
	}
	bfe.u32 	%r590, %r33, 20, 11;
	add.s32 	%r591, %r590, -1012;
	mov.b64 	 %rd68, %fd10;
	shl.b64 	%rd4, %rd68, %r591;
	setp.eq.s64	%p48, %rd4, -9223372036854775808;
	abs.f64 	%fd11, %fd3;
	// Callseq Start 23
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd11;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd10;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2045, [retval0+0];
	
	//{
	}// Callseq End 23
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd3;
	}
	setp.lt.s32	%p49, %r34, 0;
	and.pred  	%p1, %p49, %p48;
	@!%p1 bra 	BB32_21;
	bra.uni 	BB32_20;

BB32_20:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r592}, %fd2045;
	}
	xor.b32  	%r593, %r592, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r594, %temp}, %fd2045;
	}
	mov.b64 	%fd2045, {%r594, %r593};

BB32_21:
	mov.f64 	%fd2044, %fd2045;
	setp.eq.f64	%p50, %fd3, 0d0000000000000000;
	@%p50 bra 	BB32_24;
	bra.uni 	BB32_22;

BB32_24:
	selp.b32	%r595, %r34, 0, %p48;
	or.b32  	%r596, %r595, 2146435072;
	setp.lt.s32	%p54, %r33, 0;
	selp.b32	%r597, %r596, %r595, %p54;
	mov.u32 	%r598, 0;
	mov.b64 	%fd2044, {%r598, %r597};
	bra.uni 	BB32_25;

BB32_15:
	mov.f64 	%fd2046, 0d0000000000000000;
	setp.ne.s32	%p44, %r542, 2;
	@%p44 bra 	BB32_34;

	mul.f64 	%fd6, %fd800, %fd5;
	mov.f64 	%fd809, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd810, %fd6, %fd809;
	mov.f64 	%fd811, 0d4338000000000000;
	add.rn.f64 	%fd812, %fd810, %fd811;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r30, %temp}, %fd812;
	}
	mov.f64 	%fd813, 0dC338000000000000;
	add.rn.f64 	%fd814, %fd812, %fd813;
	mov.f64 	%fd815, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd816, %fd814, %fd815, %fd6;
	mov.f64 	%fd817, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd818, %fd814, %fd817, %fd816;
	mov.f64 	%fd819, 0d3E928AF3FCA213EA;
	mov.f64 	%fd820, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd821, %fd820, %fd818, %fd819;
	mov.f64 	%fd822, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd823, %fd821, %fd818, %fd822;
	mov.f64 	%fd824, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd825, %fd823, %fd818, %fd824;
	mov.f64 	%fd826, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd827, %fd825, %fd818, %fd826;
	mov.f64 	%fd828, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd829, %fd827, %fd818, %fd828;
	mov.f64 	%fd830, 0d3F81111111122322;
	fma.rn.f64 	%fd831, %fd829, %fd818, %fd830;
	mov.f64 	%fd832, 0d3FA55555555502A1;
	fma.rn.f64 	%fd833, %fd831, %fd818, %fd832;
	mov.f64 	%fd834, 0d3FC5555555555511;
	fma.rn.f64 	%fd835, %fd833, %fd818, %fd834;
	mov.f64 	%fd836, 0d3FE000000000000B;
	fma.rn.f64 	%fd837, %fd835, %fd818, %fd836;
	mov.f64 	%fd838, 0d3FF0000000000000;
	fma.rn.f64 	%fd839, %fd837, %fd818, %fd838;
	fma.rn.f64 	%fd840, %fd839, %fd818, %fd838;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r31, %temp}, %fd840;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r32}, %fd840;
	}
	shl.b32 	%r578, %r30, 20;
	add.s32 	%r579, %r32, %r578;
	mov.b64 	%fd2046, {%r31, %r579};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r580}, %fd6;
	}
	mov.b32 	 %f30, %r580;
	abs.f32 	%f1, %f30;
	setp.lt.f32	%p45, %f1, 0f4086232B;
	@%p45 bra 	BB32_34;

	setp.lt.f64	%p46, %fd6, 0d0000000000000000;
	add.f64 	%fd841, %fd6, 0d7FF0000000000000;
	selp.f64	%fd2046, 0d0000000000000000, %fd841, %p46;
	setp.geu.f32	%p47, %f1, 0f40874800;
	@%p47 bra 	BB32_34;

	shr.u32 	%r581, %r30, 31;
	add.s32 	%r582, %r30, %r581;
	shr.s32 	%r583, %r582, 1;
	shl.b32 	%r584, %r583, 20;
	add.s32 	%r585, %r584, %r32;
	mov.b64 	%fd842, {%r31, %r585};
	sub.s32 	%r586, %r30, %r583;
	shl.b32 	%r587, %r586, 20;
	add.s32 	%r588, %r587, 1072693248;
	mov.u32 	%r589, 0;
	mov.b64 	%fd843, {%r589, %r588};
	mul.f64 	%fd2046, %fd842, %fd843;
	bra.uni 	BB32_34;

BB32_22:
	setp.gt.s32	%p51, %r34, -1;
	@%p51 bra 	BB32_25;

	cvt.rzi.f64.f64	%fd844, %fd10;
	setp.neu.f64	%p52, %fd844, %fd10;
	selp.f64	%fd2044, 0dFFF8000000000000, %fd2044, %p52;

BB32_25:
	mov.f64 	%fd17, %fd2044;
	add.f64 	%fd18, %fd10, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r599}, %fd18;
	}
	and.b32  	%r600, %r599, 2146435072;
	setp.ne.s32	%p55, %r600, 2146435072;
	mov.f64 	%fd2043, %fd17;
	@%p55 bra 	BB32_32;

	setp.gtu.f64	%p56, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd2043, %fd18;
	@%p56 bra 	BB32_32;

	abs.f64 	%fd19, %fd10;
	setp.gtu.f64	%p57, %fd19, 0d7FF0000000000000;
	mov.f64 	%fd2042, %fd18;
	mov.f64 	%fd2043, %fd2042;
	@%p57 bra 	BB32_32;

	setp.eq.f64	%p58, %fd19, 0d7FF0000000000000;
	@%p58 bra 	BB32_31;
	bra.uni 	BB32_29;

BB32_31:
	setp.eq.f64	%p60, %fd3, 0dBFF0000000000000;
	setp.gt.f64	%p61, %fd11, 0d3FF0000000000000;
	selp.b32	%r607, 2146435072, 0, %p61;
	xor.b32  	%r608, %r607, 2146435072;
	setp.lt.s32	%p62, %r33, 0;
	selp.b32	%r609, %r608, %r607, %p62;
	selp.b32	%r610, 1072693248, %r609, %p60;
	mov.u32 	%r611, 0;
	mov.b64 	%fd2043, {%r611, %r610};
	bra.uni 	BB32_32;

BB32_29:
	setp.neu.f64	%p59, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd2043, %fd17;
	@%p59 bra 	BB32_32;

	shr.s32 	%r601, %r33, 31;
	and.b32  	%r602, %r601, -2146435072;
	add.s32 	%r603, %r602, 2146435072;
	or.b32  	%r604, %r603, -2147483648;
	selp.b32	%r605, %r604, %r603, %p1;
	mov.u32 	%r606, 0;
	mov.b64 	%fd2043, {%r606, %r605};

BB32_32:
	setp.eq.f64	%p63, %fd10, 0d0000000000000000;
	setp.eq.f64	%p64, %fd3, 0d3FF0000000000000;
	or.pred  	%p65, %p64, %p63;
	selp.f64	%fd2046, 0d3FF0000000000000, %fd2043, %p65;

BB32_34:
	add.f64 	%fd845, %fd2046, 0dBFF0000000000000;
	mul.f64 	%fd26, %fd845, 0d4059000000000000;
	mov.f64 	%fd2049, %fd26;

BB32_35:
	mov.f64 	%fd27, %fd2049;
	add.f64 	%fd2050, %fd2050, %fd27;
	add.s32 	%r2141, %r2141, 1;
	setp.lt.s32	%p66, %r2141, %r546;
	@%p66 bra 	BB32_8;

	mul.f64 	%fd2051, %fd2050, 0d4059000000000000;

BB32_37:
	mov.f64 	%fd2077, 0d0000000000000000;
	ld.param.f64 	%fd2036, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_0];
	div.rn.f64 	%fd847, %fd2051, 0d4059000000000000;
	add.f64 	%fd31, %fd847, %fd2036;
	@%p31 bra 	BB32_117;

	div.rn.f64 	%fd850, %fd800, %fd801;
	add.f64 	%fd32, %fd850, 0d3FF0000000000000;
	mov.f64 	%fd851, 0d3FA99999A0000000;
	div.rn.f64 	%fd852, %fd851, %fd798;
	add.f64 	%fd33, %fd852, 0d3FF0000000000000;
	mov.f64 	%fd2077, 0d0000000000000000;
	mov.f64 	%fd2052, 0d3FF0000000000000;
	mov.u16 	%rs41, 1;
	mov.u32 	%r2143, 0;

BB32_39:
	mul.wide.s32 	%rd69, %r2143, 56;
	add.s64 	%rd70, %rd59, %rd69;
	add.s64 	%rd5, %rd70, 12;
	ld.u32 	%r621, [%rd70+12];
	setp.gt.s32	%p68, %r2137, %r621;
	@%p68 bra 	BB32_116;

	ld.v2.u32 	{%r622, %r623}, [%rd5+-4];
	ld.v2.u32 	{%r624, %r625}, [%rd5+-12];
	ld.f64 	%fd2061, [%rd5+36];
	setp.neu.f64	%p69, %fd2061, 0dBFF0000000000000;
	@%p69 bra 	BB32_66;

	setp.eq.s32	%p70, %r545, 0;
	ld.v2.u32 	{%r626, %r627}, [%rd5+12];
	ld.v2.u32 	{%r628, %r629}, [%rd5+4];
	ld.v2.u32 	{%r630, %r631}, [%rd5+28];
	ld.v2.u32 	{%r632, %r633}, [%rd5+20];
	@%p70 bra 	BB32_43;
	bra.uni 	BB32_42;

BB32_43:
	setp.lt.s32	%p71, %r629, 30;
	setp.eq.s32	%p72, %r633, 31;
	and.pred  	%p73, %p72, %p71;
	selp.b32	%r634, 1, %r633, %p73;
	selp.u32	%r635, 1, 0, %p73;
	sub.s32 	%r636, %r630, %r626;
	sub.s32 	%r637, %r632, %r628;
	add.s32 	%r638, %r637, %r635;
	mul.lo.s32 	%r639, %r638, 30;
	mov.u32 	%r640, 30;
	sub.s32 	%r641, %r640, %r629;
	mov.u32 	%r642, 0;
	max.s32 	%r643, %r642, %r641;
	min.s32 	%r644, %r640, %r634;
	mad.lo.s32 	%r645, %r636, 360, %r639;
	add.s32 	%r646, %r645, %r643;
	add.s32 	%r647, %r646, %r644;
	add.s32 	%r2148, %r647, -30;
	bra.uni 	BB32_44;

BB32_42:
	sub.s32 	%r2148, %r631, %r627;

BB32_44:
	cvt.rn.f64.s32	%fd853, %r2148;
	div.rn.f64 	%fd37, %fd853, 0d4076800000000000;
	setp.eq.s32	%p74, %r542, 0;
	@%p74 bra 	BB32_64;
	bra.uni 	BB32_45;

BB32_64:
	fma.rn.f64 	%fd2060, %fd800, %fd37, 0d3FF0000000000000;
	bra.uni 	BB32_65;

BB32_45:
	setp.eq.s32	%p75, %r542, 1;
	@%p75 bra 	BB32_50;
	bra.uni 	BB32_46;

BB32_50:
	mul.f64 	%fd42, %fd801, %fd37;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd42;
	}
	bfe.u32 	%r660, %r59, 20, 11;
	add.s32 	%r661, %r660, -1012;
	mov.b64 	 %rd71, %fd42;
	shl.b64 	%rd6, %rd71, %r661;
	setp.eq.s64	%p80, %rd6, -9223372036854775808;
	abs.f64 	%fd43, %fd32;
	// Callseq Start 24
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd43;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2059, [retval0+0];
	
	//{
	}// Callseq End 24
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd32;
	}
	setp.lt.s32	%p81, %r60, 0;
	and.pred  	%p2, %p81, %p80;
	@!%p2 bra 	BB32_52;
	bra.uni 	BB32_51;

BB32_51:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r662}, %fd2059;
	}
	xor.b32  	%r663, %r662, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r664, %temp}, %fd2059;
	}
	mov.b64 	%fd2059, {%r664, %r663};

BB32_52:
	mov.f64 	%fd2058, %fd2059;
	setp.eq.f64	%p82, %fd32, 0d0000000000000000;
	@%p82 bra 	BB32_55;
	bra.uni 	BB32_53;

BB32_55:
	selp.b32	%r665, %r60, 0, %p80;
	or.b32  	%r666, %r665, 2146435072;
	setp.lt.s32	%p86, %r59, 0;
	selp.b32	%r667, %r666, %r665, %p86;
	mov.u32 	%r668, 0;
	mov.b64 	%fd2058, {%r668, %r667};
	bra.uni 	BB32_56;

BB32_46:
	mov.f64 	%fd2060, 0d0000000000000000;
	setp.ne.s32	%p76, %r542, 2;
	@%p76 bra 	BB32_65;

	mul.f64 	%fd38, %fd800, %fd37;
	mov.f64 	%fd855, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd856, %fd38, %fd855;
	mov.f64 	%fd857, 0d4338000000000000;
	add.rn.f64 	%fd858, %fd856, %fd857;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r56, %temp}, %fd858;
	}
	mov.f64 	%fd859, 0dC338000000000000;
	add.rn.f64 	%fd860, %fd858, %fd859;
	mov.f64 	%fd861, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd862, %fd860, %fd861, %fd38;
	mov.f64 	%fd863, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd864, %fd860, %fd863, %fd862;
	mov.f64 	%fd865, 0d3E928AF3FCA213EA;
	mov.f64 	%fd866, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd867, %fd866, %fd864, %fd865;
	mov.f64 	%fd868, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd869, %fd867, %fd864, %fd868;
	mov.f64 	%fd870, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd871, %fd869, %fd864, %fd870;
	mov.f64 	%fd872, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd873, %fd871, %fd864, %fd872;
	mov.f64 	%fd874, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd875, %fd873, %fd864, %fd874;
	mov.f64 	%fd876, 0d3F81111111122322;
	fma.rn.f64 	%fd877, %fd875, %fd864, %fd876;
	mov.f64 	%fd878, 0d3FA55555555502A1;
	fma.rn.f64 	%fd879, %fd877, %fd864, %fd878;
	mov.f64 	%fd880, 0d3FC5555555555511;
	fma.rn.f64 	%fd881, %fd879, %fd864, %fd880;
	mov.f64 	%fd882, 0d3FE000000000000B;
	fma.rn.f64 	%fd883, %fd881, %fd864, %fd882;
	mov.f64 	%fd884, 0d3FF0000000000000;
	fma.rn.f64 	%fd885, %fd883, %fd864, %fd884;
	fma.rn.f64 	%fd886, %fd885, %fd864, %fd884;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r57, %temp}, %fd886;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd886;
	}
	shl.b32 	%r648, %r56, 20;
	add.s32 	%r649, %r58, %r648;
	mov.b64 	%fd2060, {%r57, %r649};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r650}, %fd38;
	}
	mov.b32 	 %f31, %r650;
	abs.f32 	%f2, %f31;
	setp.lt.f32	%p77, %f2, 0f4086232B;
	@%p77 bra 	BB32_65;

	setp.lt.f64	%p78, %fd38, 0d0000000000000000;
	add.f64 	%fd887, %fd38, 0d7FF0000000000000;
	selp.f64	%fd2060, 0d0000000000000000, %fd887, %p78;
	setp.geu.f32	%p79, %f2, 0f40874800;
	@%p79 bra 	BB32_65;

	shr.u32 	%r651, %r56, 31;
	add.s32 	%r652, %r56, %r651;
	shr.s32 	%r653, %r652, 1;
	shl.b32 	%r654, %r653, 20;
	add.s32 	%r655, %r654, %r58;
	mov.b64 	%fd888, {%r57, %r655};
	sub.s32 	%r656, %r56, %r653;
	shl.b32 	%r657, %r656, 20;
	add.s32 	%r658, %r657, 1072693248;
	mov.u32 	%r659, 0;
	mov.b64 	%fd889, {%r659, %r658};
	mul.f64 	%fd2060, %fd888, %fd889;
	bra.uni 	BB32_65;

BB32_53:
	setp.gt.s32	%p83, %r60, -1;
	@%p83 bra 	BB32_56;

	cvt.rzi.f64.f64	%fd890, %fd42;
	setp.neu.f64	%p84, %fd890, %fd42;
	selp.f64	%fd2058, 0dFFF8000000000000, %fd2058, %p84;

BB32_56:
	mov.f64 	%fd49, %fd2058;
	add.f64 	%fd50, %fd42, %fd32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r669}, %fd50;
	}
	and.b32  	%r670, %r669, 2146435072;
	setp.ne.s32	%p87, %r670, 2146435072;
	mov.f64 	%fd2057, %fd49;
	@%p87 bra 	BB32_63;

	setp.gtu.f64	%p88, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd2057, %fd50;
	@%p88 bra 	BB32_63;

	abs.f64 	%fd51, %fd42;
	setp.gtu.f64	%p89, %fd51, 0d7FF0000000000000;
	mov.f64 	%fd2056, %fd50;
	mov.f64 	%fd2057, %fd2056;
	@%p89 bra 	BB32_63;

	setp.eq.f64	%p90, %fd51, 0d7FF0000000000000;
	@%p90 bra 	BB32_62;
	bra.uni 	BB32_60;

BB32_62:
	setp.eq.f64	%p92, %fd32, 0dBFF0000000000000;
	setp.gt.f64	%p93, %fd43, 0d3FF0000000000000;
	selp.b32	%r677, 2146435072, 0, %p93;
	xor.b32  	%r678, %r677, 2146435072;
	setp.lt.s32	%p94, %r59, 0;
	selp.b32	%r679, %r678, %r677, %p94;
	selp.b32	%r680, 1072693248, %r679, %p92;
	mov.u32 	%r681, 0;
	mov.b64 	%fd2057, {%r681, %r680};
	bra.uni 	BB32_63;

BB32_60:
	setp.neu.f64	%p91, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd2057, %fd49;
	@%p91 bra 	BB32_63;

	shr.s32 	%r671, %r59, 31;
	and.b32  	%r672, %r671, -2146435072;
	add.s32 	%r673, %r672, 2146435072;
	or.b32  	%r674, %r673, -2147483648;
	selp.b32	%r675, %r674, %r673, %p2;
	mov.u32 	%r676, 0;
	mov.b64 	%fd2057, {%r676, %r675};

BB32_63:
	setp.eq.f64	%p95, %fd42, 0d0000000000000000;
	setp.eq.f64	%p96, %fd32, 0d3FF0000000000000;
	or.pred  	%p97, %p96, %p95;
	selp.f64	%fd2060, 0d3FF0000000000000, %fd2057, %p97;

BB32_65:
	add.f64 	%fd891, %fd2060, 0dBFF0000000000000;
	mul.f64 	%fd2061, %fd891, 0d4059000000000000;

BB32_66:
	and.b16  	%rs18, %rs41, 255;
	setp.eq.s16	%p98, %rs18, 0;
	@%p98 bra 	BB32_91;
	bra.uni 	BB32_67;

BB32_91:
	setp.eq.s32	%p127, %r538, 0;
	@%p127 bra 	BB32_93;
	bra.uni 	BB32_92;

BB32_93:
	setp.lt.s32	%p128, %r2145, 30;
	setp.eq.s32	%p129, %r625, 31;
	and.pred  	%p130, %p129, %p128;
	selp.b32	%r730, 1, %r625, %p130;
	selp.u32	%r731, 1, 0, %p130;
	sub.s32 	%r732, %r622, %r2146;
	sub.s32 	%r733, %r624, %r2144;
	add.s32 	%r734, %r733, %r731;
	mul.lo.s32 	%r735, %r734, 30;
	mov.u32 	%r736, 30;
	sub.s32 	%r737, %r736, %r2145;
	mov.u32 	%r738, 0;
	max.s32 	%r739, %r738, %r737;
	min.s32 	%r740, %r736, %r730;
	mad.lo.s32 	%r741, %r732, 360, %r735;
	add.s32 	%r742, %r741, %r739;
	add.s32 	%r743, %r742, %r740;
	add.s32 	%r2150, %r743, -30;
	bra.uni 	BB32_94;

BB32_67:
	setp.eq.s32	%p99, %r538, 0;
	@%p99 bra 	BB32_69;
	bra.uni 	BB32_68;

BB32_69:
	setp.lt.s32	%p100, %r2139, 30;
	setp.eq.s32	%p101, %r625, 31;
	and.pred  	%p102, %p101, %p100;
	selp.b32	%r682, 1, %r625, %p102;
	selp.u32	%r683, 1, 0, %p102;
	sub.s32 	%r684, %r622, %r2138;
	sub.s32 	%r685, %r624, %r2140;
	add.s32 	%r686, %r685, %r683;
	mul.lo.s32 	%r687, %r686, 30;
	mov.u32 	%r688, 30;
	sub.s32 	%r689, %r688, %r2139;
	mov.u32 	%r690, 0;
	max.s32 	%r691, %r690, %r689;
	min.s32 	%r692, %r688, %r682;
	mad.lo.s32 	%r693, %r684, 360, %r687;
	add.s32 	%r694, %r693, %r691;
	add.s32 	%r695, %r694, %r692;
	add.s32 	%r2149, %r695, -30;
	bra.uni 	BB32_70;

BB32_92:
	sub.s32 	%r2150, %r623, %r2147;

BB32_94:
	cvt.rn.f64.s32	%fd930, %r2150;
	div.rn.f64 	%fd80, %fd930, 0d4076800000000000;
	setp.eq.s32	%p131, %r539, 0;
	@%p131 bra 	BB32_114;
	bra.uni 	BB32_95;

BB32_114:
	fma.rn.f64 	%fd2076, %fd80, 0d3FA99999A0000000, 0d3FF0000000000000;
	bra.uni 	BB32_115;

BB32_68:
	sub.s32 	%r2149, %r623, %r2137;

BB32_70:
	cvt.rn.f64.s32	%fd892, %r2149;
	div.rn.f64 	%fd60, %fd892, 0d4076800000000000;
	setp.eq.s32	%p103, %r539, 0;
	@%p103 bra 	BB32_90;
	bra.uni 	BB32_71;

BB32_90:
	fma.rn.f64 	%fd2076, %fd60, 0d3FA99999A0000000, 0d3FF0000000000000;
	bra.uni 	BB32_115;

BB32_95:
	setp.eq.s32	%p132, %r539, 1;
	@%p132 bra 	BB32_100;
	bra.uni 	BB32_96;

BB32_100:
	mul.f64 	%fd85, %fd80, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd85;
	}
	bfe.u32 	%r756, %r76, 20, 11;
	add.s32 	%r757, %r756, -1012;
	mov.b64 	 %rd73, %fd85;
	shl.b64 	%rd8, %rd73, %r757;
	setp.eq.s64	%p137, %rd8, -9223372036854775808;
	abs.f64 	%fd86, %fd33;
	// Callseq Start 26
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd86;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd85;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2075, [retval0+0];
	
	//{
	}// Callseq End 26
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd33;
	}
	setp.lt.s32	%p138, %r77, 0;
	and.pred  	%p4, %p138, %p137;
	@!%p4 bra 	BB32_102;
	bra.uni 	BB32_101;

BB32_101:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r758}, %fd2075;
	}
	xor.b32  	%r759, %r758, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r760, %temp}, %fd2075;
	}
	mov.b64 	%fd2075, {%r760, %r759};

BB32_102:
	mov.f64 	%fd2074, %fd2075;
	setp.eq.f64	%p139, %fd33, 0d0000000000000000;
	@%p139 bra 	BB32_105;
	bra.uni 	BB32_103;

BB32_105:
	selp.b32	%r761, %r77, 0, %p137;
	or.b32  	%r762, %r761, 2146435072;
	setp.lt.s32	%p143, %r76, 0;
	selp.b32	%r763, %r762, %r761, %p143;
	mov.u32 	%r764, 0;
	mov.b64 	%fd2074, {%r764, %r763};
	bra.uni 	BB32_106;

BB32_71:
	setp.eq.s32	%p104, %r539, 1;
	@%p104 bra 	BB32_76;
	bra.uni 	BB32_72;

BB32_76:
	mul.f64 	%fd65, %fd60, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd65;
	}
	bfe.u32 	%r708, %r68, 20, 11;
	add.s32 	%r709, %r708, -1012;
	mov.b64 	 %rd72, %fd65;
	shl.b64 	%rd7, %rd72, %r709;
	setp.eq.s64	%p109, %rd7, -9223372036854775808;
	abs.f64 	%fd66, %fd33;
	// Callseq Start 25
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd66;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd65;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2068, [retval0+0];
	
	//{
	}// Callseq End 25
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd33;
	}
	setp.lt.s32	%p110, %r69, 0;
	and.pred  	%p3, %p110, %p109;
	@!%p3 bra 	BB32_78;
	bra.uni 	BB32_77;

BB32_77:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r710}, %fd2068;
	}
	xor.b32  	%r711, %r710, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r712, %temp}, %fd2068;
	}
	mov.b64 	%fd2068, {%r712, %r711};

BB32_78:
	mov.f64 	%fd2067, %fd2068;
	setp.eq.f64	%p111, %fd33, 0d0000000000000000;
	@%p111 bra 	BB32_81;
	bra.uni 	BB32_79;

BB32_81:
	selp.b32	%r713, %r69, 0, %p109;
	or.b32  	%r714, %r713, 2146435072;
	setp.lt.s32	%p115, %r68, 0;
	selp.b32	%r715, %r714, %r713, %p115;
	mov.u32 	%r716, 0;
	mov.b64 	%fd2067, {%r716, %r715};
	bra.uni 	BB32_82;

BB32_96:
	mov.f64 	%fd2076, 0d0000000000000000;
	setp.ne.s32	%p133, %r539, 2;
	@%p133 bra 	BB32_115;

	mul.f64 	%fd81, %fd80, 0d3FA99999A0000000;
	mov.f64 	%fd932, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd933, %fd81, %fd932;
	mov.f64 	%fd934, 0d4338000000000000;
	add.rn.f64 	%fd935, %fd933, %fd934;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r73, %temp}, %fd935;
	}
	mov.f64 	%fd936, 0dC338000000000000;
	add.rn.f64 	%fd937, %fd935, %fd936;
	mov.f64 	%fd938, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd939, %fd937, %fd938, %fd81;
	mov.f64 	%fd940, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd941, %fd937, %fd940, %fd939;
	mov.f64 	%fd942, 0d3E928AF3FCA213EA;
	mov.f64 	%fd943, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd944, %fd943, %fd941, %fd942;
	mov.f64 	%fd945, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd946, %fd944, %fd941, %fd945;
	mov.f64 	%fd947, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd948, %fd946, %fd941, %fd947;
	mov.f64 	%fd949, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd950, %fd948, %fd941, %fd949;
	mov.f64 	%fd951, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd952, %fd950, %fd941, %fd951;
	mov.f64 	%fd953, 0d3F81111111122322;
	fma.rn.f64 	%fd954, %fd952, %fd941, %fd953;
	mov.f64 	%fd955, 0d3FA55555555502A1;
	fma.rn.f64 	%fd956, %fd954, %fd941, %fd955;
	mov.f64 	%fd957, 0d3FC5555555555511;
	fma.rn.f64 	%fd958, %fd956, %fd941, %fd957;
	mov.f64 	%fd959, 0d3FE000000000000B;
	fma.rn.f64 	%fd960, %fd958, %fd941, %fd959;
	mov.f64 	%fd961, 0d3FF0000000000000;
	fma.rn.f64 	%fd962, %fd960, %fd941, %fd961;
	fma.rn.f64 	%fd963, %fd962, %fd941, %fd961;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r74, %temp}, %fd963;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd963;
	}
	shl.b32 	%r744, %r73, 20;
	add.s32 	%r745, %r75, %r744;
	mov.b64 	%fd2076, {%r74, %r745};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r746}, %fd81;
	}
	mov.b32 	 %f33, %r746;
	abs.f32 	%f4, %f33;
	setp.lt.f32	%p134, %f4, 0f4086232B;
	@%p134 bra 	BB32_115;

	setp.lt.f64	%p135, %fd81, 0d0000000000000000;
	add.f64 	%fd964, %fd81, 0d7FF0000000000000;
	selp.f64	%fd2076, 0d0000000000000000, %fd964, %p135;
	setp.geu.f32	%p136, %f4, 0f40874800;
	@%p136 bra 	BB32_115;

	shr.u32 	%r747, %r73, 31;
	add.s32 	%r748, %r73, %r747;
	shr.s32 	%r749, %r748, 1;
	shl.b32 	%r750, %r749, 20;
	add.s32 	%r751, %r750, %r75;
	mov.b64 	%fd965, {%r74, %r751};
	sub.s32 	%r752, %r73, %r749;
	shl.b32 	%r753, %r752, 20;
	add.s32 	%r754, %r753, 1072693248;
	mov.u32 	%r755, 0;
	mov.b64 	%fd966, {%r755, %r754};
	mul.f64 	%fd2076, %fd965, %fd966;
	bra.uni 	BB32_115;

BB32_72:
	mov.f64 	%fd2076, 0d0000000000000000;
	setp.ne.s32	%p105, %r539, 2;
	@%p105 bra 	BB32_115;

	mul.f64 	%fd61, %fd60, 0d3FA99999A0000000;
	mov.f64 	%fd894, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd895, %fd61, %fd894;
	mov.f64 	%fd896, 0d4338000000000000;
	add.rn.f64 	%fd897, %fd895, %fd896;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r65, %temp}, %fd897;
	}
	mov.f64 	%fd898, 0dC338000000000000;
	add.rn.f64 	%fd899, %fd897, %fd898;
	mov.f64 	%fd900, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd901, %fd899, %fd900, %fd61;
	mov.f64 	%fd902, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd903, %fd899, %fd902, %fd901;
	mov.f64 	%fd904, 0d3E928AF3FCA213EA;
	mov.f64 	%fd905, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd906, %fd905, %fd903, %fd904;
	mov.f64 	%fd907, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd908, %fd906, %fd903, %fd907;
	mov.f64 	%fd909, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd910, %fd908, %fd903, %fd909;
	mov.f64 	%fd911, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd912, %fd910, %fd903, %fd911;
	mov.f64 	%fd913, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd914, %fd912, %fd903, %fd913;
	mov.f64 	%fd915, 0d3F81111111122322;
	fma.rn.f64 	%fd916, %fd914, %fd903, %fd915;
	mov.f64 	%fd917, 0d3FA55555555502A1;
	fma.rn.f64 	%fd918, %fd916, %fd903, %fd917;
	mov.f64 	%fd919, 0d3FC5555555555511;
	fma.rn.f64 	%fd920, %fd918, %fd903, %fd919;
	mov.f64 	%fd921, 0d3FE000000000000B;
	fma.rn.f64 	%fd922, %fd920, %fd903, %fd921;
	mov.f64 	%fd923, 0d3FF0000000000000;
	fma.rn.f64 	%fd924, %fd922, %fd903, %fd923;
	fma.rn.f64 	%fd925, %fd924, %fd903, %fd923;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r66, %temp}, %fd925;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd925;
	}
	shl.b32 	%r696, %r65, 20;
	add.s32 	%r697, %r67, %r696;
	mov.b64 	%fd2076, {%r66, %r697};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r698}, %fd61;
	}
	mov.b32 	 %f32, %r698;
	abs.f32 	%f3, %f32;
	setp.lt.f32	%p106, %f3, 0f4086232B;
	@%p106 bra 	BB32_115;

	setp.lt.f64	%p107, %fd61, 0d0000000000000000;
	add.f64 	%fd926, %fd61, 0d7FF0000000000000;
	selp.f64	%fd2076, 0d0000000000000000, %fd926, %p107;
	setp.geu.f32	%p108, %f3, 0f40874800;
	@%p108 bra 	BB32_115;

	shr.u32 	%r699, %r65, 31;
	add.s32 	%r700, %r65, %r699;
	shr.s32 	%r701, %r700, 1;
	shl.b32 	%r702, %r701, 20;
	add.s32 	%r703, %r702, %r67;
	mov.b64 	%fd927, {%r66, %r703};
	sub.s32 	%r704, %r65, %r701;
	shl.b32 	%r705, %r704, 20;
	add.s32 	%r706, %r705, 1072693248;
	mov.u32 	%r707, 0;
	mov.b64 	%fd928, {%r707, %r706};
	mul.f64 	%fd2076, %fd927, %fd928;
	bra.uni 	BB32_115;

BB32_103:
	setp.gt.s32	%p140, %r77, -1;
	@%p140 bra 	BB32_106;

	cvt.rzi.f64.f64	%fd967, %fd85;
	setp.neu.f64	%p141, %fd967, %fd85;
	selp.f64	%fd2074, 0dFFF8000000000000, %fd2074, %p141;

BB32_106:
	mov.f64 	%fd92, %fd2074;
	add.f64 	%fd93, %fd85, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r765}, %fd93;
	}
	and.b32  	%r766, %r765, 2146435072;
	setp.ne.s32	%p144, %r766, 2146435072;
	mov.f64 	%fd2073, %fd92;
	@%p144 bra 	BB32_113;

	setp.gtu.f64	%p145, %fd86, 0d7FF0000000000000;
	mov.f64 	%fd2073, %fd93;
	@%p145 bra 	BB32_113;

	abs.f64 	%fd94, %fd85;
	setp.gtu.f64	%p146, %fd94, 0d7FF0000000000000;
	mov.f64 	%fd2072, %fd93;
	mov.f64 	%fd2073, %fd2072;
	@%p146 bra 	BB32_113;

	setp.eq.f64	%p147, %fd94, 0d7FF0000000000000;
	@%p147 bra 	BB32_112;
	bra.uni 	BB32_110;

BB32_112:
	setp.eq.f64	%p149, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p150, %fd86, 0d3FF0000000000000;
	selp.b32	%r773, 2146435072, 0, %p150;
	xor.b32  	%r774, %r773, 2146435072;
	setp.lt.s32	%p151, %r76, 0;
	selp.b32	%r775, %r774, %r773, %p151;
	selp.b32	%r776, 1072693248, %r775, %p149;
	mov.u32 	%r777, 0;
	mov.b64 	%fd2073, {%r777, %r776};
	bra.uni 	BB32_113;

BB32_79:
	setp.gt.s32	%p112, %r69, -1;
	@%p112 bra 	BB32_82;

	cvt.rzi.f64.f64	%fd929, %fd65;
	setp.neu.f64	%p113, %fd929, %fd65;
	selp.f64	%fd2067, 0dFFF8000000000000, %fd2067, %p113;

BB32_82:
	mov.f64 	%fd72, %fd2067;
	add.f64 	%fd73, %fd65, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r717}, %fd73;
	}
	and.b32  	%r718, %r717, 2146435072;
	setp.ne.s32	%p116, %r718, 2146435072;
	mov.f64 	%fd2066, %fd72;
	@%p116 bra 	BB32_89;

	setp.gtu.f64	%p117, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd2066, %fd73;
	@%p117 bra 	BB32_89;

	abs.f64 	%fd74, %fd65;
	setp.gtu.f64	%p118, %fd74, 0d7FF0000000000000;
	mov.f64 	%fd2065, %fd73;
	mov.f64 	%fd2066, %fd2065;
	@%p118 bra 	BB32_89;

	setp.eq.f64	%p119, %fd74, 0d7FF0000000000000;
	@%p119 bra 	BB32_88;
	bra.uni 	BB32_86;

BB32_88:
	setp.eq.f64	%p121, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p122, %fd66, 0d3FF0000000000000;
	selp.b32	%r725, 2146435072, 0, %p122;
	xor.b32  	%r726, %r725, 2146435072;
	setp.lt.s32	%p123, %r68, 0;
	selp.b32	%r727, %r726, %r725, %p123;
	selp.b32	%r728, 1072693248, %r727, %p121;
	mov.u32 	%r729, 0;
	mov.b64 	%fd2066, {%r729, %r728};
	bra.uni 	BB32_89;

BB32_110:
	setp.neu.f64	%p148, %fd86, 0d7FF0000000000000;
	mov.f64 	%fd2073, %fd92;
	@%p148 bra 	BB32_113;

	shr.s32 	%r767, %r76, 31;
	and.b32  	%r768, %r767, -2146435072;
	add.s32 	%r769, %r768, 2146435072;
	or.b32  	%r770, %r769, -2147483648;
	selp.b32	%r771, %r770, %r769, %p4;
	mov.u32 	%r772, 0;
	mov.b64 	%fd2073, {%r772, %r771};

BB32_113:
	setp.eq.f64	%p152, %fd85, 0d0000000000000000;
	setp.eq.f64	%p153, %fd33, 0d3FF0000000000000;
	or.pred  	%p154, %p153, %p152;
	selp.f64	%fd2076, 0d3FF0000000000000, %fd2073, %p154;
	bra.uni 	BB32_115;

BB32_86:
	setp.neu.f64	%p120, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd2066, %fd72;
	@%p120 bra 	BB32_89;

	shr.s32 	%r719, %r68, 31;
	and.b32  	%r720, %r719, -2146435072;
	add.s32 	%r721, %r720, 2146435072;
	or.b32  	%r722, %r721, -2147483648;
	selp.b32	%r723, %r722, %r721, %p3;
	mov.u32 	%r724, 0;
	mov.b64 	%fd2066, {%r724, %r723};

BB32_89:
	setp.eq.f64	%p124, %fd65, 0d0000000000000000;
	setp.eq.f64	%p125, %fd33, 0d3FF0000000000000;
	or.pred  	%p126, %p125, %p124;
	selp.f64	%fd2076, 0d3FF0000000000000, %fd2066, %p126;

BB32_115:
	mov.u32 	%r2147, %r623;
	mov.u32 	%r2146, %r622;
	mov.u32 	%r2145, %r625;
	mov.u32 	%r2144, %r624;
	rcp.rn.f64 	%fd968, %fd2076;
	mul.f64 	%fd2052, %fd2052, %fd968;
	fma.rn.f64 	%fd2077, %fd2061, %fd2052, %fd2077;
	mov.u16 	%rs41, 0;

BB32_116:
	add.s32 	%r2143, %r2143, 1;
	setp.lt.s32	%p155, %r2143, %r546;
	@%p155 bra 	BB32_39;

BB32_117:
	sub.f64 	%fd2104, %fd31, %fd2077;
	abs.f64 	%fd107, %fd2104;
	mul.f64 	%fd969, %fd107, 0d3C88361B40000000;
	setp.gtu.f64	%p156, %fd107, %fd969;
	@%p156 bra 	BB32_119;

	mov.f64 	%fd971, 0d0000000000000000;
	abs.f64 	%fd972, %fd971;
	mul.f64 	%fd973, %fd972, 0d3C88361B40000000;
	mov.f64 	%fd2362, 0d3FA99999A0000000;
	setp.le.f64	%p157, %fd107, %fd973;
	@%p157 bra 	BB32_829;

BB32_119:
	mov.f64 	%fd974, 0d0000000000000000;
	mov.f64 	%fd2363, %fd974;
	@%p31 bra 	BB32_199;

	div.rn.f64 	%fd977, %fd800, %fd801;
	add.f64 	%fd108, %fd977, 0d3FF0000000000000;
	mov.u32 	%r783, 30;
	sub.s32 	%r83, %r783, %r2139;
	mov.f64 	%fd2364, 0d0000000000000000;
	mov.f64 	%fd2078, 0d3FF0000000000000;
	mov.u16 	%rs42, 1;
	mov.u32 	%r2151, 0;

BB32_121:
	mov.f64 	%fd2349, %fd2364;
	mov.f64 	%fd2365, %fd2349;
	mov.u32 	%r2164, %r2166;
	mov.u32 	%r88, %r2164;
	mov.u32 	%r2160, %r2162;
	mov.u32 	%r87, %r2160;
	mov.u32 	%r2156, %r2158;
	mov.u32 	%r86, %r2156;
	mov.u32 	%r2152, %r2154;
	mov.u32 	%r85, %r2152;
	mul.wide.s32 	%rd74, %r2151, 56;
	add.s64 	%rd75, %rd59, %rd74;
	add.s64 	%rd10, %rd75, 12;
	ld.u32 	%r788, [%rd75+12];
	setp.gt.s32	%p159, %r2137, %r788;
	mov.u32 	%r2155, %r85;
	mov.u32 	%r2159, %r86;
	mov.u32 	%r2163, %r87;
	mov.u32 	%r2167, %r88;
	@%p159 bra 	BB32_198;

	ld.v2.u32 	{%r789, %r790}, [%rd10+-4];
	mov.u32 	%r92, %r790;
	mov.u32 	%r91, %r789;
	ld.v2.u32 	{%r791, %r792}, [%rd10+-12];
	mov.u32 	%r90, %r792;
	mov.u32 	%r89, %r791;
	ld.f64 	%fd2087, [%rd10+36];
	setp.neu.f64	%p160, %fd2087, 0dBFF0000000000000;
	@%p160 bra 	BB32_148;

	setp.eq.s32	%p161, %r545, 0;
	ld.v2.u32 	{%r793, %r794}, [%rd10+12];
	ld.v2.u32 	{%r795, %r796}, [%rd10+4];
	ld.v2.u32 	{%r797, %r798}, [%rd10+28];
	ld.v2.u32 	{%r799, %r800}, [%rd10+20];
	@%p161 bra 	BB32_125;
	bra.uni 	BB32_124;

BB32_125:
	setp.lt.s32	%p162, %r796, 30;
	setp.eq.s32	%p163, %r800, 31;
	and.pred  	%p164, %p163, %p162;
	selp.b32	%r801, 1, %r800, %p164;
	selp.u32	%r802, 1, 0, %p164;
	sub.s32 	%r803, %r797, %r793;
	sub.s32 	%r804, %r799, %r795;
	add.s32 	%r805, %r804, %r802;
	mul.lo.s32 	%r806, %r805, 30;
	sub.s32 	%r808, %r783, %r796;
	mov.u32 	%r809, 0;
	max.s32 	%r810, %r809, %r808;
	min.s32 	%r811, %r783, %r801;
	mad.lo.s32 	%r812, %r803, 360, %r806;
	add.s32 	%r813, %r812, %r810;
	add.s32 	%r814, %r813, %r811;
	add.s32 	%r2168, %r814, -30;
	bra.uni 	BB32_126;

BB32_124:
	sub.s32 	%r2168, %r798, %r794;

BB32_126:
	cvt.rn.f64.s32	%fd978, %r2168;
	div.rn.f64 	%fd112, %fd978, 0d4076800000000000;
	setp.eq.s32	%p165, %r542, 0;
	@%p165 bra 	BB32_146;
	bra.uni 	BB32_127;

BB32_146:
	fma.rn.f64 	%fd2086, %fd800, %fd112, 0d3FF0000000000000;
	bra.uni 	BB32_147;

BB32_127:
	setp.eq.s32	%p166, %r542, 1;
	@%p166 bra 	BB32_132;
	bra.uni 	BB32_128;

BB32_132:
	mul.f64 	%fd117, %fd801, %fd112;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd117;
	}
	bfe.u32 	%r827, %r107, 20, 11;
	add.s32 	%r828, %r827, -1012;
	mov.b64 	 %rd76, %fd117;
	shl.b64 	%rd11, %rd76, %r828;
	setp.eq.s64	%p171, %rd11, -9223372036854775808;
	abs.f64 	%fd118, %fd108;
	// Callseq Start 27
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd118;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd117;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2085, [retval0+0];
	
	//{
	}// Callseq End 27
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd108;
	}
	setp.lt.s32	%p172, %r108, 0;
	and.pred  	%p5, %p172, %p171;
	@!%p5 bra 	BB32_134;
	bra.uni 	BB32_133;

BB32_133:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r829}, %fd2085;
	}
	xor.b32  	%r830, %r829, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r831, %temp}, %fd2085;
	}
	mov.b64 	%fd2085, {%r831, %r830};

BB32_134:
	mov.f64 	%fd2084, %fd2085;
	setp.eq.f64	%p173, %fd108, 0d0000000000000000;
	@%p173 bra 	BB32_137;
	bra.uni 	BB32_135;

BB32_137:
	selp.b32	%r832, %r108, 0, %p171;
	or.b32  	%r833, %r832, 2146435072;
	setp.lt.s32	%p177, %r107, 0;
	selp.b32	%r834, %r833, %r832, %p177;
	mov.u32 	%r835, 0;
	mov.b64 	%fd2084, {%r835, %r834};
	bra.uni 	BB32_138;

BB32_128:
	mov.f64 	%fd2086, 0d0000000000000000;
	setp.ne.s32	%p167, %r542, 2;
	@%p167 bra 	BB32_147;

	mul.f64 	%fd113, %fd800, %fd112;
	mov.f64 	%fd980, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd981, %fd113, %fd980;
	mov.f64 	%fd982, 0d4338000000000000;
	add.rn.f64 	%fd983, %fd981, %fd982;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r104, %temp}, %fd983;
	}
	mov.f64 	%fd984, 0dC338000000000000;
	add.rn.f64 	%fd985, %fd983, %fd984;
	mov.f64 	%fd986, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd987, %fd985, %fd986, %fd113;
	mov.f64 	%fd988, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd989, %fd985, %fd988, %fd987;
	mov.f64 	%fd990, 0d3E928AF3FCA213EA;
	mov.f64 	%fd991, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd992, %fd991, %fd989, %fd990;
	mov.f64 	%fd993, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd994, %fd992, %fd989, %fd993;
	mov.f64 	%fd995, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd996, %fd994, %fd989, %fd995;
	mov.f64 	%fd997, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd998, %fd996, %fd989, %fd997;
	mov.f64 	%fd999, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1000, %fd998, %fd989, %fd999;
	mov.f64 	%fd1001, 0d3F81111111122322;
	fma.rn.f64 	%fd1002, %fd1000, %fd989, %fd1001;
	mov.f64 	%fd1003, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1004, %fd1002, %fd989, %fd1003;
	mov.f64 	%fd1005, 0d3FC5555555555511;
	fma.rn.f64 	%fd1006, %fd1004, %fd989, %fd1005;
	mov.f64 	%fd1007, 0d3FE000000000000B;
	fma.rn.f64 	%fd1008, %fd1006, %fd989, %fd1007;
	mov.f64 	%fd1009, 0d3FF0000000000000;
	fma.rn.f64 	%fd1010, %fd1008, %fd989, %fd1009;
	fma.rn.f64 	%fd1011, %fd1010, %fd989, %fd1009;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r105, %temp}, %fd1011;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd1011;
	}
	shl.b32 	%r815, %r104, 20;
	add.s32 	%r816, %r106, %r815;
	mov.b64 	%fd2086, {%r105, %r816};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r817}, %fd113;
	}
	mov.b32 	 %f34, %r817;
	abs.f32 	%f5, %f34;
	setp.lt.f32	%p168, %f5, 0f4086232B;
	@%p168 bra 	BB32_147;

	setp.lt.f64	%p169, %fd113, 0d0000000000000000;
	add.f64 	%fd1012, %fd113, 0d7FF0000000000000;
	selp.f64	%fd2086, 0d0000000000000000, %fd1012, %p169;
	setp.geu.f32	%p170, %f5, 0f40874800;
	@%p170 bra 	BB32_147;

	shr.u32 	%r818, %r104, 31;
	add.s32 	%r819, %r104, %r818;
	shr.s32 	%r820, %r819, 1;
	shl.b32 	%r821, %r820, 20;
	add.s32 	%r822, %r821, %r106;
	mov.b64 	%fd1013, {%r105, %r822};
	sub.s32 	%r823, %r104, %r820;
	shl.b32 	%r824, %r823, 20;
	add.s32 	%r825, %r824, 1072693248;
	mov.u32 	%r826, 0;
	mov.b64 	%fd1014, {%r826, %r825};
	mul.f64 	%fd2086, %fd1013, %fd1014;
	bra.uni 	BB32_147;

BB32_135:
	setp.gt.s32	%p174, %r108, -1;
	@%p174 bra 	BB32_138;

	cvt.rzi.f64.f64	%fd1015, %fd117;
	setp.neu.f64	%p175, %fd1015, %fd117;
	selp.f64	%fd2084, 0dFFF8000000000000, %fd2084, %p175;

BB32_138:
	mov.f64 	%fd124, %fd2084;
	add.f64 	%fd125, %fd117, %fd108;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r836}, %fd125;
	}
	and.b32  	%r837, %r836, 2146435072;
	setp.ne.s32	%p178, %r837, 2146435072;
	mov.f64 	%fd2083, %fd124;
	@%p178 bra 	BB32_145;

	setp.gtu.f64	%p179, %fd118, 0d7FF0000000000000;
	mov.f64 	%fd2083, %fd125;
	@%p179 bra 	BB32_145;

	abs.f64 	%fd126, %fd117;
	setp.gtu.f64	%p180, %fd126, 0d7FF0000000000000;
	mov.f64 	%fd2082, %fd125;
	mov.f64 	%fd2083, %fd2082;
	@%p180 bra 	BB32_145;

	setp.eq.f64	%p181, %fd126, 0d7FF0000000000000;
	@%p181 bra 	BB32_144;
	bra.uni 	BB32_142;

BB32_144:
	setp.eq.f64	%p183, %fd108, 0dBFF0000000000000;
	setp.gt.f64	%p184, %fd118, 0d3FF0000000000000;
	selp.b32	%r844, 2146435072, 0, %p184;
	xor.b32  	%r845, %r844, 2146435072;
	setp.lt.s32	%p185, %r107, 0;
	selp.b32	%r846, %r845, %r844, %p185;
	selp.b32	%r847, 1072693248, %r846, %p183;
	mov.u32 	%r848, 0;
	mov.b64 	%fd2083, {%r848, %r847};
	bra.uni 	BB32_145;

BB32_142:
	setp.neu.f64	%p182, %fd118, 0d7FF0000000000000;
	mov.f64 	%fd2083, %fd124;
	@%p182 bra 	BB32_145;

	shr.s32 	%r838, %r107, 31;
	and.b32  	%r839, %r838, -2146435072;
	add.s32 	%r840, %r839, 2146435072;
	or.b32  	%r841, %r840, -2147483648;
	selp.b32	%r842, %r841, %r840, %p5;
	mov.u32 	%r843, 0;
	mov.b64 	%fd2083, {%r843, %r842};

BB32_145:
	setp.eq.f64	%p186, %fd117, 0d0000000000000000;
	setp.eq.f64	%p187, %fd108, 0d3FF0000000000000;
	or.pred  	%p188, %p187, %p186;
	selp.f64	%fd2086, 0d3FF0000000000000, %fd2083, %p188;

BB32_147:
	add.f64 	%fd1016, %fd2086, 0dBFF0000000000000;
	mul.f64 	%fd2087, %fd1016, 0d4059000000000000;

BB32_148:
	and.b16  	%rs21, %rs42, 255;
	setp.eq.s16	%p189, %rs21, 0;
	@%p189 bra 	BB32_173;
	bra.uni 	BB32_149;

BB32_173:
	setp.eq.s32	%p218, %r538, 0;
	@%p218 bra 	BB32_175;
	bra.uni 	BB32_174;

BB32_175:
	setp.lt.s32	%p219, %r86, 30;
	setp.eq.s32	%p220, %r792, 31;
	and.pred  	%p221, %p220, %p219;
	selp.b32	%r896, 1, %r792, %p221;
	selp.u32	%r897, 1, 0, %p221;
	sub.s32 	%r898, %r789, %r87;
	sub.s32 	%r899, %r791, %r85;
	add.s32 	%r900, %r899, %r897;
	mul.lo.s32 	%r901, %r900, 30;
	sub.s32 	%r903, %r783, %r86;
	mov.u32 	%r904, 0;
	max.s32 	%r905, %r904, %r903;
	min.s32 	%r906, %r783, %r896;
	mad.lo.s32 	%r907, %r898, 360, %r901;
	add.s32 	%r908, %r907, %r905;
	add.s32 	%r909, %r908, %r906;
	add.s32 	%r2170, %r909, -30;
	bra.uni 	BB32_176;

BB32_149:
	setp.eq.s32	%p190, %r538, 0;
	@%p190 bra 	BB32_151;
	bra.uni 	BB32_150;

BB32_151:
	setp.lt.s32	%p191, %r2139, 30;
	setp.eq.s32	%p192, %r792, 31;
	and.pred  	%p193, %p192, %p191;
	selp.b32	%r849, 1, %r792, %p193;
	selp.u32	%r850, 1, 0, %p193;
	sub.s32 	%r851, %r789, %r2138;
	sub.s32 	%r852, %r791, %r2140;
	add.s32 	%r853, %r852, %r850;
	mul.lo.s32 	%r854, %r853, 30;
	min.s32 	%r856, %r783, %r849;
	mad.lo.s32 	%r857, %r851, 360, %r854;
	mov.u32 	%r858, 0;
	max.s32 	%r859, %r858, %r83;
	add.s32 	%r860, %r857, %r859;
	add.s32 	%r861, %r860, %r856;
	add.s32 	%r2169, %r861, -30;
	bra.uni 	BB32_152;

BB32_174:
	sub.s32 	%r2170, %r790, %r88;

BB32_176:
	cvt.rn.f64.s32	%fd1057, %r2170;
	div.rn.f64 	%fd156, %fd1057, 0d4076800000000000;
	setp.eq.s32	%p222, %r539, 0;
	@%p222 bra 	BB32_196;
	bra.uni 	BB32_177;

BB32_196:
	fma.rn.f64 	%fd2102, %fd156, 0d3FAC28F5C999999A, 0d3FF0000000000000;
	bra.uni 	BB32_197;

BB32_150:
	sub.s32 	%r2169, %r790, %r2137;

BB32_152:
	cvt.rn.f64.s32	%fd1017, %r2169;
	div.rn.f64 	%fd135, %fd1017, 0d4076800000000000;
	setp.eq.s32	%p194, %r539, 0;
	@%p194 bra 	BB32_172;
	bra.uni 	BB32_153;

BB32_172:
	fma.rn.f64 	%fd2102, %fd135, 0d3FAC28F5C999999A, 0d3FF0000000000000;
	bra.uni 	BB32_197;

BB32_177:
	setp.eq.s32	%p223, %r539, 1;
	@%p223 bra 	BB32_182;
	bra.uni 	BB32_178;

BB32_182:
	mov.f64 	%fd1094, 0d3FAC28F5C999999A;
	div.rn.f64 	%fd1095, %fd1094, %fd798;
	add.f64 	%fd161, %fd1095, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd161;
	}
	mul.f64 	%fd162, %fd156, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r125}, %fd162;
	}
	bfe.u32 	%r922, %r125, 20, 11;
	add.s32 	%r923, %r922, -1012;
	mov.b64 	 %rd78, %fd162;
	shl.b64 	%rd13, %rd78, %r923;
	setp.eq.s64	%p228, %rd13, -9223372036854775808;
	abs.f64 	%fd163, %fd161;
	// Callseq Start 29
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd163;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd162;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2101, [retval0+0];
	
	//{
	}// Callseq End 29
	setp.lt.s32	%p229, %r124, 0;
	and.pred  	%p7, %p229, %p228;
	@!%p7 bra 	BB32_184;
	bra.uni 	BB32_183;

BB32_183:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r924}, %fd2101;
	}
	xor.b32  	%r925, %r924, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r926, %temp}, %fd2101;
	}
	mov.b64 	%fd2101, {%r926, %r925};

BB32_184:
	mov.f64 	%fd2100, %fd2101;
	setp.eq.f64	%p230, %fd161, 0d0000000000000000;
	@%p230 bra 	BB32_187;
	bra.uni 	BB32_185;

BB32_187:
	selp.b32	%r927, %r124, 0, %p228;
	or.b32  	%r928, %r927, 2146435072;
	setp.lt.s32	%p234, %r125, 0;
	selp.b32	%r929, %r928, %r927, %p234;
	mov.u32 	%r930, 0;
	mov.b64 	%fd2100, {%r930, %r929};
	bra.uni 	BB32_188;

BB32_153:
	setp.eq.s32	%p195, %r539, 1;
	@%p195 bra 	BB32_158;
	bra.uni 	BB32_154;

BB32_158:
	mov.f64 	%fd1054, 0d3FAC28F5C999999A;
	div.rn.f64 	%fd1055, %fd1054, %fd798;
	add.f64 	%fd140, %fd1055, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd140;
	}
	mul.f64 	%fd141, %fd135, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd141;
	}
	bfe.u32 	%r874, %r117, 20, 11;
	add.s32 	%r875, %r874, -1012;
	mov.b64 	 %rd77, %fd141;
	shl.b64 	%rd12, %rd77, %r875;
	setp.eq.s64	%p200, %rd12, -9223372036854775808;
	abs.f64 	%fd142, %fd140;
	// Callseq Start 28
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd142;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd141;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2094, [retval0+0];
	
	//{
	}// Callseq End 28
	setp.lt.s32	%p201, %r116, 0;
	and.pred  	%p6, %p201, %p200;
	@!%p6 bra 	BB32_160;
	bra.uni 	BB32_159;

BB32_159:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r876}, %fd2094;
	}
	xor.b32  	%r877, %r876, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r878, %temp}, %fd2094;
	}
	mov.b64 	%fd2094, {%r878, %r877};

BB32_160:
	mov.f64 	%fd2093, %fd2094;
	setp.eq.f64	%p202, %fd140, 0d0000000000000000;
	@%p202 bra 	BB32_163;
	bra.uni 	BB32_161;

BB32_163:
	selp.b32	%r879, %r116, 0, %p200;
	or.b32  	%r880, %r879, 2146435072;
	setp.lt.s32	%p206, %r117, 0;
	selp.b32	%r881, %r880, %r879, %p206;
	mov.u32 	%r882, 0;
	mov.b64 	%fd2093, {%r882, %r881};
	bra.uni 	BB32_164;

BB32_178:
	mov.f64 	%fd2102, 0d0000000000000000;
	setp.ne.s32	%p224, %r539, 2;
	@%p224 bra 	BB32_197;

	mul.f64 	%fd157, %fd156, 0d3FAC28F5C999999A;
	mov.f64 	%fd1059, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1060, %fd157, %fd1059;
	mov.f64 	%fd1061, 0d4338000000000000;
	add.rn.f64 	%fd1062, %fd1060, %fd1061;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd1062;
	}
	mov.f64 	%fd1063, 0dC338000000000000;
	add.rn.f64 	%fd1064, %fd1062, %fd1063;
	mov.f64 	%fd1065, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1066, %fd1064, %fd1065, %fd157;
	mov.f64 	%fd1067, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1068, %fd1064, %fd1067, %fd1066;
	mov.f64 	%fd1069, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1070, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1071, %fd1070, %fd1068, %fd1069;
	mov.f64 	%fd1072, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1073, %fd1071, %fd1068, %fd1072;
	mov.f64 	%fd1074, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1075, %fd1073, %fd1068, %fd1074;
	mov.f64 	%fd1076, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1077, %fd1075, %fd1068, %fd1076;
	mov.f64 	%fd1078, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1079, %fd1077, %fd1068, %fd1078;
	mov.f64 	%fd1080, 0d3F81111111122322;
	fma.rn.f64 	%fd1081, %fd1079, %fd1068, %fd1080;
	mov.f64 	%fd1082, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1083, %fd1081, %fd1068, %fd1082;
	mov.f64 	%fd1084, 0d3FC5555555555511;
	fma.rn.f64 	%fd1085, %fd1083, %fd1068, %fd1084;
	mov.f64 	%fd1086, 0d3FE000000000000B;
	fma.rn.f64 	%fd1087, %fd1085, %fd1068, %fd1086;
	mov.f64 	%fd1088, 0d3FF0000000000000;
	fma.rn.f64 	%fd1089, %fd1087, %fd1068, %fd1088;
	fma.rn.f64 	%fd1090, %fd1089, %fd1068, %fd1088;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r122, %temp}, %fd1090;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r123}, %fd1090;
	}
	shl.b32 	%r910, %r121, 20;
	add.s32 	%r911, %r123, %r910;
	mov.b64 	%fd2102, {%r122, %r911};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r912}, %fd157;
	}
	mov.b32 	 %f36, %r912;
	abs.f32 	%f7, %f36;
	setp.lt.f32	%p225, %f7, 0f4086232B;
	@%p225 bra 	BB32_197;

	setp.lt.f64	%p226, %fd157, 0d0000000000000000;
	add.f64 	%fd1091, %fd157, 0d7FF0000000000000;
	selp.f64	%fd2102, 0d0000000000000000, %fd1091, %p226;
	setp.geu.f32	%p227, %f7, 0f40874800;
	@%p227 bra 	BB32_197;

	shr.u32 	%r913, %r121, 31;
	add.s32 	%r914, %r121, %r913;
	shr.s32 	%r915, %r914, 1;
	shl.b32 	%r916, %r915, 20;
	add.s32 	%r917, %r916, %r123;
	mov.b64 	%fd1092, {%r122, %r917};
	sub.s32 	%r918, %r121, %r915;
	shl.b32 	%r919, %r918, 20;
	add.s32 	%r920, %r919, 1072693248;
	mov.u32 	%r921, 0;
	mov.b64 	%fd1093, {%r921, %r920};
	mul.f64 	%fd2102, %fd1092, %fd1093;
	bra.uni 	BB32_197;

BB32_154:
	mov.f64 	%fd2102, 0d0000000000000000;
	setp.ne.s32	%p196, %r539, 2;
	@%p196 bra 	BB32_197;

	mul.f64 	%fd136, %fd135, 0d3FAC28F5C999999A;
	mov.f64 	%fd1019, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1020, %fd136, %fd1019;
	mov.f64 	%fd1021, 0d4338000000000000;
	add.rn.f64 	%fd1022, %fd1020, %fd1021;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r113, %temp}, %fd1022;
	}
	mov.f64 	%fd1023, 0dC338000000000000;
	add.rn.f64 	%fd1024, %fd1022, %fd1023;
	mov.f64 	%fd1025, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1026, %fd1024, %fd1025, %fd136;
	mov.f64 	%fd1027, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1028, %fd1024, %fd1027, %fd1026;
	mov.f64 	%fd1029, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1030, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1031, %fd1030, %fd1028, %fd1029;
	mov.f64 	%fd1032, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1033, %fd1031, %fd1028, %fd1032;
	mov.f64 	%fd1034, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1035, %fd1033, %fd1028, %fd1034;
	mov.f64 	%fd1036, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1037, %fd1035, %fd1028, %fd1036;
	mov.f64 	%fd1038, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1039, %fd1037, %fd1028, %fd1038;
	mov.f64 	%fd1040, 0d3F81111111122322;
	fma.rn.f64 	%fd1041, %fd1039, %fd1028, %fd1040;
	mov.f64 	%fd1042, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1043, %fd1041, %fd1028, %fd1042;
	mov.f64 	%fd1044, 0d3FC5555555555511;
	fma.rn.f64 	%fd1045, %fd1043, %fd1028, %fd1044;
	mov.f64 	%fd1046, 0d3FE000000000000B;
	fma.rn.f64 	%fd1047, %fd1045, %fd1028, %fd1046;
	mov.f64 	%fd1048, 0d3FF0000000000000;
	fma.rn.f64 	%fd1049, %fd1047, %fd1028, %fd1048;
	fma.rn.f64 	%fd1050, %fd1049, %fd1028, %fd1048;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r114, %temp}, %fd1050;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd1050;
	}
	shl.b32 	%r862, %r113, 20;
	add.s32 	%r863, %r115, %r862;
	mov.b64 	%fd2102, {%r114, %r863};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r864}, %fd136;
	}
	mov.b32 	 %f35, %r864;
	abs.f32 	%f6, %f35;
	setp.lt.f32	%p197, %f6, 0f4086232B;
	@%p197 bra 	BB32_197;

	setp.lt.f64	%p198, %fd136, 0d0000000000000000;
	add.f64 	%fd1051, %fd136, 0d7FF0000000000000;
	selp.f64	%fd2102, 0d0000000000000000, %fd1051, %p198;
	setp.geu.f32	%p199, %f6, 0f40874800;
	@%p199 bra 	BB32_197;

	shr.u32 	%r865, %r113, 31;
	add.s32 	%r866, %r113, %r865;
	shr.s32 	%r867, %r866, 1;
	shl.b32 	%r868, %r867, 20;
	add.s32 	%r869, %r868, %r115;
	mov.b64 	%fd1052, {%r114, %r869};
	sub.s32 	%r870, %r113, %r867;
	shl.b32 	%r871, %r870, 20;
	add.s32 	%r872, %r871, 1072693248;
	mov.u32 	%r873, 0;
	mov.b64 	%fd1053, {%r873, %r872};
	mul.f64 	%fd2102, %fd1052, %fd1053;
	bra.uni 	BB32_197;

BB32_185:
	setp.gt.s32	%p231, %r124, -1;
	@%p231 bra 	BB32_188;

	cvt.rzi.f64.f64	%fd1096, %fd162;
	setp.neu.f64	%p232, %fd1096, %fd162;
	selp.f64	%fd2100, 0dFFF8000000000000, %fd2100, %p232;

BB32_188:
	mov.f64 	%fd169, %fd2100;
	add.f64 	%fd170, %fd162, %fd161;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r931}, %fd170;
	}
	and.b32  	%r932, %r931, 2146435072;
	setp.ne.s32	%p235, %r932, 2146435072;
	mov.f64 	%fd2099, %fd169;
	@%p235 bra 	BB32_195;

	setp.gtu.f64	%p236, %fd163, 0d7FF0000000000000;
	mov.f64 	%fd2099, %fd170;
	@%p236 bra 	BB32_195;

	abs.f64 	%fd171, %fd162;
	setp.gtu.f64	%p237, %fd171, 0d7FF0000000000000;
	mov.f64 	%fd2098, %fd170;
	mov.f64 	%fd2099, %fd2098;
	@%p237 bra 	BB32_195;

	setp.eq.f64	%p238, %fd171, 0d7FF0000000000000;
	@%p238 bra 	BB32_194;
	bra.uni 	BB32_192;

BB32_194:
	setp.gt.f64	%p240, %fd163, 0d3FF0000000000000;
	selp.b32	%r939, 2146435072, 0, %p240;
	xor.b32  	%r940, %r939, 2146435072;
	setp.lt.s32	%p241, %r125, 0;
	selp.b32	%r941, %r940, %r939, %p241;
	setp.eq.f64	%p242, %fd161, 0dBFF0000000000000;
	selp.b32	%r942, 1072693248, %r941, %p242;
	mov.u32 	%r943, 0;
	mov.b64 	%fd2099, {%r943, %r942};
	bra.uni 	BB32_195;

BB32_161:
	setp.gt.s32	%p203, %r116, -1;
	@%p203 bra 	BB32_164;

	cvt.rzi.f64.f64	%fd1056, %fd141;
	setp.neu.f64	%p204, %fd1056, %fd141;
	selp.f64	%fd2093, 0dFFF8000000000000, %fd2093, %p204;

BB32_164:
	mov.f64 	%fd148, %fd2093;
	add.f64 	%fd149, %fd141, %fd140;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r883}, %fd149;
	}
	and.b32  	%r884, %r883, 2146435072;
	setp.ne.s32	%p207, %r884, 2146435072;
	mov.f64 	%fd2092, %fd148;
	@%p207 bra 	BB32_171;

	setp.gtu.f64	%p208, %fd142, 0d7FF0000000000000;
	mov.f64 	%fd2092, %fd149;
	@%p208 bra 	BB32_171;

	abs.f64 	%fd150, %fd141;
	setp.gtu.f64	%p209, %fd150, 0d7FF0000000000000;
	mov.f64 	%fd2091, %fd149;
	mov.f64 	%fd2092, %fd2091;
	@%p209 bra 	BB32_171;

	setp.eq.f64	%p210, %fd150, 0d7FF0000000000000;
	@%p210 bra 	BB32_170;
	bra.uni 	BB32_168;

BB32_170:
	setp.gt.f64	%p212, %fd142, 0d3FF0000000000000;
	selp.b32	%r891, 2146435072, 0, %p212;
	xor.b32  	%r892, %r891, 2146435072;
	setp.lt.s32	%p213, %r117, 0;
	selp.b32	%r893, %r892, %r891, %p213;
	setp.eq.f64	%p214, %fd140, 0dBFF0000000000000;
	selp.b32	%r894, 1072693248, %r893, %p214;
	mov.u32 	%r895, 0;
	mov.b64 	%fd2092, {%r895, %r894};
	bra.uni 	BB32_171;

BB32_192:
	setp.neu.f64	%p239, %fd163, 0d7FF0000000000000;
	mov.f64 	%fd2099, %fd169;
	@%p239 bra 	BB32_195;

	shr.s32 	%r933, %r125, 31;
	and.b32  	%r934, %r933, -2146435072;
	add.s32 	%r935, %r934, 2146435072;
	or.b32  	%r936, %r935, -2147483648;
	selp.b32	%r937, %r936, %r935, %p7;
	mov.u32 	%r938, 0;
	mov.b64 	%fd2099, {%r938, %r937};

BB32_195:
	setp.eq.f64	%p243, %fd162, 0d0000000000000000;
	setp.eq.f64	%p244, %fd161, 0d3FF0000000000000;
	or.pred  	%p245, %p244, %p243;
	selp.f64	%fd2102, 0d3FF0000000000000, %fd2099, %p245;
	bra.uni 	BB32_197;

BB32_168:
	setp.neu.f64	%p211, %fd142, 0d7FF0000000000000;
	mov.f64 	%fd2092, %fd148;
	@%p211 bra 	BB32_171;

	shr.s32 	%r885, %r117, 31;
	and.b32  	%r886, %r885, -2146435072;
	add.s32 	%r887, %r886, 2146435072;
	or.b32  	%r888, %r887, -2147483648;
	selp.b32	%r889, %r888, %r887, %p6;
	mov.u32 	%r890, 0;
	mov.b64 	%fd2092, {%r890, %r889};

BB32_171:
	setp.eq.f64	%p215, %fd141, 0d0000000000000000;
	setp.eq.f64	%p216, %fd140, 0d3FF0000000000000;
	or.pred  	%p217, %p216, %p215;
	selp.f64	%fd2102, 0d3FF0000000000000, %fd2092, %p217;

BB32_197:
	rcp.rn.f64 	%fd1097, %fd2102;
	mul.f64 	%fd2078, %fd2078, %fd1097;
	fma.rn.f64 	%fd2365, %fd2087, %fd2078, %fd2365;
	mov.u16 	%rs42, 0;
	mov.u32 	%r2155, %r89;
	mov.u32 	%r2159, %r90;
	mov.u32 	%r2163, %r91;
	mov.u32 	%r2167, %r92;

BB32_198:
	mov.f64 	%fd2364, %fd2365;
	mov.u32 	%r2166, %r2167;
	mov.u32 	%r2162, %r2163;
	mov.u32 	%r2158, %r2159;
	mov.u32 	%r2154, %r2155;
	add.s32 	%r2151, %r2151, 1;
	setp.lt.s32	%p246, %r2151, %r546;
	mov.f64 	%fd2351, %fd2364;
	mov.f64 	%fd2363, %fd2351;
	@%p246 bra 	BB32_121;

BB32_199:
	mov.f64 	%fd182, %fd2363;
	setp.lt.s32	%p247, %r540, 2;
	mov.f64 	%fd2362, %fd974;
	@%p247 bra 	BB32_829;

	sub.f64 	%fd2103, %fd31, %fd182;
	div.rn.f64 	%fd1101, %fd800, %fd801;
	add.f64 	%fd184, %fd1101, 0d3FF0000000000000;
	mov.u32 	%r950, 30;
	sub.s32 	%r131, %r950, %r2139;
	mov.f64 	%fd2370, 0d3FA99999A0000000;
	mov.f64 	%fd2368, 0d3FAC28F5C999999A;
	mov.u32 	%r2521, 2;
	mov.u32 	%r2171, -1;

BB32_201:
	mov.f64 	%fd2357, %fd2370;
	mov.f64 	%fd2352, %fd2368;
	mov.f64 	%fd2371, %fd2357;
	mov.f64 	%fd2369, %fd2352;
	mov.u32 	%r2514, %r2521;
	mov.u32 	%r2519, %r2514;
	mov.u32 	%r2502, %r2513;
	mov.u32 	%r2510, %r2502;
	mov.u32 	%r2486, %r2497;
	mov.u32 	%r2494, %r2486;
	mov.u32 	%r2470, %r2481;
	mov.u32 	%r2478, %r2470;
	mov.u32 	%r2454, %r2465;
	mov.u32 	%r2462, %r2454;
	mov.u32 	%r2434, %r2445;
	mov.u32 	%r2442, %r2434;
	mov.u32 	%r2418, %r2429;
	mov.u32 	%r2426, %r2418;
	mov.u32 	%r2402, %r2413;
	mov.u32 	%r2410, %r2402;
	mov.u32 	%r2386, %r2397;
	mov.u32 	%r2394, %r2386;
	mov.u32 	%r2366, %r2377;
	mov.u32 	%r2374, %r2366;
	mov.u32 	%r2350, %r2361;
	mov.u32 	%r2358, %r2350;
	mov.u32 	%r2334, %r2345;
	mov.u32 	%r2342, %r2334;
	mov.u32 	%r2318, %r2329;
	mov.u32 	%r2326, %r2318;
	mov.u32 	%r2298, %r2309;
	mov.u32 	%r2306, %r2298;
	mov.u32 	%r2282, %r2293;
	mov.u32 	%r2290, %r2282;
	mov.u32 	%r2266, %r2277;
	mov.u32 	%r2274, %r2266;
	mov.u32 	%r2250, %r2261;
	mov.u32 	%r2258, %r2250;
	mul.f64 	%fd1102, %fd2104, %fd2103;
	setp.gtu.f64	%p248, %fd1102, 0d0000000000000000;
	abs.f64 	%fd189, %fd2104;
	@%p248 bra 	BB32_498;
	bra.uni 	BB32_202;

BB32_498:
	abs.f64 	%fd491, %fd2103;
	setp.lt.f64	%p571, %fd189, %fd491;
	@%p571 bra 	BB32_746;
	bra.uni 	BB32_499;

BB32_746:
	sub.f64 	%fd1915, %fd2371, %fd2369;
	fma.rn.f64 	%fd2371, %fd1915, 0d3FF999999999999A, %fd2371;
	mov.f64 	%fd2342, 0d0000000000000000;
	mov.u32 	%r2461, %r2462;
	mov.u32 	%r2477, %r2478;
	mov.u32 	%r2493, %r2494;
	mov.u32 	%r2509, %r2510;
	@%p31 bra 	BB32_826;

	div.rn.f64 	%fd1918, %fd2371, %fd798;
	add.f64 	%fd718, %fd1918, 0d3FF0000000000000;
	mov.f64 	%fd2342, 0d0000000000000000;
	mov.f64 	%fd2317, 0d3FF0000000000000;
	mov.u16 	%rs48, 1;
	mov.u32 	%r2446, 0;
	mov.u32 	%r2463, %r2462;
	mov.u32 	%r2479, %r2478;
	mov.u32 	%r2495, %r2494;
	mov.u32 	%r2511, %r2510;

BB32_748:
	mov.u32 	%r2499, %r2511;
	mov.u32 	%r472, %r2499;
	mov.u32 	%r2483, %r2495;
	mov.u32 	%r471, %r2483;
	mov.u32 	%r2467, %r2479;
	mov.u32 	%r470, %r2467;
	mov.u32 	%r2451, %r2463;
	mov.u32 	%r469, %r2451;
	mul.wide.s32 	%rd112, %r2446, 56;
	add.s64 	%rd113, %rd59, %rd112;
	add.s64 	%rd48, %rd113, 12;
	ld.u32 	%r1977, [%rd113+12];
	setp.gt.s32	%p843, %r2137, %r1977;
	mov.u32 	%r2464, %r469;
	mov.u32 	%r2480, %r470;
	mov.u32 	%r2496, %r471;
	mov.u32 	%r2512, %r472;
	@%p843 bra 	BB32_825;

	ld.v2.u32 	{%r1978, %r1979}, [%rd48+-4];
	mov.u32 	%r476, %r1979;
	mov.u32 	%r475, %r1978;
	ld.v2.u32 	{%r1980, %r1981}, [%rd48+-12];
	mov.u32 	%r474, %r1981;
	mov.u32 	%r473, %r1980;
	ld.f64 	%fd2326, [%rd48+36];
	setp.neu.f64	%p844, %fd2326, 0dBFF0000000000000;
	@%p844 bra 	BB32_775;

	setp.eq.s32	%p845, %r545, 0;
	ld.v2.u32 	{%r1982, %r1983}, [%rd48+12];
	ld.v2.u32 	{%r1984, %r1985}, [%rd48+4];
	ld.v2.u32 	{%r1986, %r1987}, [%rd48+28];
	ld.v2.u32 	{%r1988, %r1989}, [%rd48+20];
	@%p845 bra 	BB32_752;
	bra.uni 	BB32_751;

BB32_752:
	setp.lt.s32	%p846, %r1985, 30;
	setp.eq.s32	%p847, %r1989, 31;
	and.pred  	%p848, %p847, %p846;
	selp.b32	%r1990, 1, %r1989, %p848;
	selp.u32	%r1991, 1, 0, %p848;
	sub.s32 	%r1992, %r1986, %r1982;
	sub.s32 	%r1993, %r1988, %r1984;
	add.s32 	%r1994, %r1993, %r1991;
	mul.lo.s32 	%r1995, %r1994, 30;
	sub.s32 	%r1997, %r950, %r1985;
	mov.u32 	%r1998, 0;
	max.s32 	%r1999, %r1998, %r1997;
	min.s32 	%r2000, %r950, %r1990;
	mad.lo.s32 	%r2001, %r1992, 360, %r1995;
	add.s32 	%r2002, %r2001, %r1999;
	add.s32 	%r2003, %r2002, %r2000;
	add.s32 	%r2447, %r2003, -30;
	bra.uni 	BB32_753;

BB32_751:
	sub.s32 	%r2447, %r1987, %r1983;

BB32_753:
	cvt.rn.f64.s32	%fd1919, %r2447;
	div.rn.f64 	%fd722, %fd1919, 0d4076800000000000;
	setp.eq.s32	%p849, %r542, 0;
	@%p849 bra 	BB32_773;
	bra.uni 	BB32_754;

BB32_773:
	fma.rn.f64 	%fd2325, %fd800, %fd722, 0d3FF0000000000000;
	bra.uni 	BB32_774;

BB32_754:
	setp.eq.s32	%p850, %r542, 1;
	@%p850 bra 	BB32_759;
	bra.uni 	BB32_755;

BB32_759:
	mul.f64 	%fd727, %fd801, %fd722;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r491}, %fd727;
	}
	bfe.u32 	%r2016, %r491, 20, 11;
	add.s32 	%r2017, %r2016, -1012;
	mov.b64 	 %rd114, %fd727;
	shl.b64 	%rd49, %rd114, %r2017;
	setp.eq.s64	%p855, %rd49, -9223372036854775808;
	abs.f64 	%fd728, %fd184;
	// Callseq Start 49
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd728;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd727;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2324, [retval0+0];
	
	//{
	}// Callseq End 49
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r492}, %fd184;
	}
	setp.lt.s32	%p856, %r492, 0;
	and.pred  	%p27, %p856, %p855;
	@!%p27 bra 	BB32_761;
	bra.uni 	BB32_760;

BB32_760:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2018}, %fd2324;
	}
	xor.b32  	%r2019, %r2018, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2020, %temp}, %fd2324;
	}
	mov.b64 	%fd2324, {%r2020, %r2019};

BB32_761:
	mov.f64 	%fd2323, %fd2324;
	setp.eq.f64	%p857, %fd184, 0d0000000000000000;
	@%p857 bra 	BB32_764;
	bra.uni 	BB32_762;

BB32_764:
	selp.b32	%r2021, %r492, 0, %p855;
	or.b32  	%r2022, %r2021, 2146435072;
	setp.lt.s32	%p861, %r491, 0;
	selp.b32	%r2023, %r2022, %r2021, %p861;
	mov.u32 	%r2024, 0;
	mov.b64 	%fd2323, {%r2024, %r2023};
	bra.uni 	BB32_765;

BB32_755:
	mov.f64 	%fd2325, 0d0000000000000000;
	setp.ne.s32	%p851, %r542, 2;
	@%p851 bra 	BB32_774;

	mul.f64 	%fd723, %fd800, %fd722;
	mov.f64 	%fd1921, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1922, %fd723, %fd1921;
	mov.f64 	%fd1923, 0d4338000000000000;
	add.rn.f64 	%fd1924, %fd1922, %fd1923;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r488, %temp}, %fd1924;
	}
	mov.f64 	%fd1925, 0dC338000000000000;
	add.rn.f64 	%fd1926, %fd1924, %fd1925;
	mov.f64 	%fd1927, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1928, %fd1926, %fd1927, %fd723;
	mov.f64 	%fd1929, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1930, %fd1926, %fd1929, %fd1928;
	mov.f64 	%fd1931, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1932, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1933, %fd1932, %fd1930, %fd1931;
	mov.f64 	%fd1934, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1935, %fd1933, %fd1930, %fd1934;
	mov.f64 	%fd1936, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1937, %fd1935, %fd1930, %fd1936;
	mov.f64 	%fd1938, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1939, %fd1937, %fd1930, %fd1938;
	mov.f64 	%fd1940, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1941, %fd1939, %fd1930, %fd1940;
	mov.f64 	%fd1942, 0d3F81111111122322;
	fma.rn.f64 	%fd1943, %fd1941, %fd1930, %fd1942;
	mov.f64 	%fd1944, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1945, %fd1943, %fd1930, %fd1944;
	mov.f64 	%fd1946, 0d3FC5555555555511;
	fma.rn.f64 	%fd1947, %fd1945, %fd1930, %fd1946;
	mov.f64 	%fd1948, 0d3FE000000000000B;
	fma.rn.f64 	%fd1949, %fd1947, %fd1930, %fd1948;
	mov.f64 	%fd1950, 0d3FF0000000000000;
	fma.rn.f64 	%fd1951, %fd1949, %fd1930, %fd1950;
	fma.rn.f64 	%fd1952, %fd1951, %fd1930, %fd1950;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r489, %temp}, %fd1952;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r490}, %fd1952;
	}
	shl.b32 	%r2004, %r488, 20;
	add.s32 	%r2005, %r490, %r2004;
	mov.b64 	%fd2325, {%r489, %r2005};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2006}, %fd723;
	}
	mov.b32 	 %f56, %r2006;
	abs.f32 	%f27, %f56;
	setp.lt.f32	%p852, %f27, 0f4086232B;
	@%p852 bra 	BB32_774;

	setp.lt.f64	%p853, %fd723, 0d0000000000000000;
	add.f64 	%fd1953, %fd723, 0d7FF0000000000000;
	selp.f64	%fd2325, 0d0000000000000000, %fd1953, %p853;
	setp.geu.f32	%p854, %f27, 0f40874800;
	@%p854 bra 	BB32_774;

	shr.u32 	%r2007, %r488, 31;
	add.s32 	%r2008, %r488, %r2007;
	shr.s32 	%r2009, %r2008, 1;
	shl.b32 	%r2010, %r2009, 20;
	add.s32 	%r2011, %r2010, %r490;
	mov.b64 	%fd1954, {%r489, %r2011};
	sub.s32 	%r2012, %r488, %r2009;
	shl.b32 	%r2013, %r2012, 20;
	add.s32 	%r2014, %r2013, 1072693248;
	mov.u32 	%r2015, 0;
	mov.b64 	%fd1955, {%r2015, %r2014};
	mul.f64 	%fd2325, %fd1954, %fd1955;
	bra.uni 	BB32_774;

BB32_762:
	setp.gt.s32	%p858, %r492, -1;
	@%p858 bra 	BB32_765;

	cvt.rzi.f64.f64	%fd1956, %fd727;
	setp.neu.f64	%p859, %fd1956, %fd727;
	selp.f64	%fd2323, 0dFFF8000000000000, %fd2323, %p859;

BB32_765:
	mov.f64 	%fd734, %fd2323;
	add.f64 	%fd735, %fd727, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2025}, %fd735;
	}
	and.b32  	%r2026, %r2025, 2146435072;
	setp.ne.s32	%p862, %r2026, 2146435072;
	mov.f64 	%fd2322, %fd734;
	@%p862 bra 	BB32_772;

	setp.gtu.f64	%p863, %fd728, 0d7FF0000000000000;
	mov.f64 	%fd2322, %fd735;
	@%p863 bra 	BB32_772;

	abs.f64 	%fd736, %fd727;
	setp.gtu.f64	%p864, %fd736, 0d7FF0000000000000;
	mov.f64 	%fd2321, %fd735;
	mov.f64 	%fd2322, %fd2321;
	@%p864 bra 	BB32_772;

	setp.eq.f64	%p865, %fd736, 0d7FF0000000000000;
	@%p865 bra 	BB32_771;
	bra.uni 	BB32_769;

BB32_771:
	setp.eq.f64	%p867, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p868, %fd728, 0d3FF0000000000000;
	selp.b32	%r2033, 2146435072, 0, %p868;
	xor.b32  	%r2034, %r2033, 2146435072;
	setp.lt.s32	%p869, %r491, 0;
	selp.b32	%r2035, %r2034, %r2033, %p869;
	selp.b32	%r2036, 1072693248, %r2035, %p867;
	mov.u32 	%r2037, 0;
	mov.b64 	%fd2322, {%r2037, %r2036};
	bra.uni 	BB32_772;

BB32_769:
	setp.neu.f64	%p866, %fd728, 0d7FF0000000000000;
	mov.f64 	%fd2322, %fd734;
	@%p866 bra 	BB32_772;

	shr.s32 	%r2027, %r491, 31;
	and.b32  	%r2028, %r2027, -2146435072;
	add.s32 	%r2029, %r2028, 2146435072;
	or.b32  	%r2030, %r2029, -2147483648;
	selp.b32	%r2031, %r2030, %r2029, %p27;
	mov.u32 	%r2032, 0;
	mov.b64 	%fd2322, {%r2032, %r2031};

BB32_772:
	setp.eq.f64	%p870, %fd727, 0d0000000000000000;
	setp.eq.f64	%p871, %fd184, 0d3FF0000000000000;
	or.pred  	%p872, %p871, %p870;
	selp.f64	%fd2325, 0d3FF0000000000000, %fd2322, %p872;

BB32_774:
	add.f64 	%fd1957, %fd2325, 0dBFF0000000000000;
	mul.f64 	%fd2326, %fd1957, 0d4059000000000000;

BB32_775:
	and.b16  	%rs39, %rs48, 255;
	setp.eq.s16	%p873, %rs39, 0;
	@%p873 bra 	BB32_800;
	bra.uni 	BB32_776;

BB32_800:
	setp.eq.s32	%p902, %r538, 0;
	@%p902 bra 	BB32_802;
	bra.uni 	BB32_801;

BB32_802:
	setp.lt.s32	%p903, %r470, 30;
	setp.eq.s32	%p904, %r1981, 31;
	and.pred  	%p905, %p904, %p903;
	selp.b32	%r2085, 1, %r1981, %p905;
	selp.u32	%r2086, 1, 0, %p905;
	sub.s32 	%r2087, %r1978, %r471;
	sub.s32 	%r2088, %r1980, %r469;
	add.s32 	%r2089, %r2088, %r2086;
	mul.lo.s32 	%r2090, %r2089, 30;
	sub.s32 	%r2092, %r950, %r470;
	mov.u32 	%r2093, 0;
	max.s32 	%r2094, %r2093, %r2092;
	min.s32 	%r2095, %r950, %r2085;
	mad.lo.s32 	%r2096, %r2087, 360, %r2090;
	add.s32 	%r2097, %r2096, %r2094;
	add.s32 	%r2098, %r2097, %r2095;
	add.s32 	%r2449, %r2098, -30;
	bra.uni 	BB32_803;

BB32_776:
	setp.eq.s32	%p874, %r538, 0;
	@%p874 bra 	BB32_778;
	bra.uni 	BB32_777;

BB32_778:
	setp.lt.s32	%p875, %r2139, 30;
	setp.eq.s32	%p876, %r1981, 31;
	and.pred  	%p877, %p876, %p875;
	selp.b32	%r2038, 1, %r1981, %p877;
	selp.u32	%r2039, 1, 0, %p877;
	sub.s32 	%r2040, %r1978, %r2138;
	sub.s32 	%r2041, %r1980, %r2140;
	add.s32 	%r2042, %r2041, %r2039;
	mul.lo.s32 	%r2043, %r2042, 30;
	min.s32 	%r2045, %r950, %r2038;
	mad.lo.s32 	%r2046, %r2040, 360, %r2043;
	mov.u32 	%r2047, 0;
	max.s32 	%r2048, %r2047, %r131;
	add.s32 	%r2049, %r2046, %r2048;
	add.s32 	%r2050, %r2049, %r2045;
	add.s32 	%r2448, %r2050, -30;
	bra.uni 	BB32_779;

BB32_801:
	sub.s32 	%r2449, %r1979, %r472;

BB32_803:
	cvt.rn.f64.s32	%fd1996, %r2449;
	div.rn.f64 	%fd765, %fd1996, 0d4076800000000000;
	setp.eq.s32	%p906, %r539, 0;
	@%p906 bra 	BB32_823;
	bra.uni 	BB32_804;

BB32_823:
	fma.rn.f64 	%fd2341, %fd2371, %fd765, 0d3FF0000000000000;
	bra.uni 	BB32_824;

BB32_777:
	sub.s32 	%r2448, %r1979, %r2137;

BB32_779:
	cvt.rn.f64.s32	%fd1958, %r2448;
	div.rn.f64 	%fd745, %fd1958, 0d4076800000000000;
	setp.eq.s32	%p878, %r539, 0;
	@%p878 bra 	BB32_799;
	bra.uni 	BB32_780;

BB32_799:
	fma.rn.f64 	%fd2341, %fd2371, %fd745, 0d3FF0000000000000;
	bra.uni 	BB32_824;

BB32_804:
	setp.eq.s32	%p907, %r539, 1;
	@%p907 bra 	BB32_809;
	bra.uni 	BB32_805;

BB32_809:
	mul.f64 	%fd770, %fd765, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r508}, %fd770;
	}
	bfe.u32 	%r2111, %r508, 20, 11;
	add.s32 	%r2112, %r2111, -1012;
	mov.b64 	 %rd116, %fd770;
	shl.b64 	%rd51, %rd116, %r2112;
	setp.eq.s64	%p912, %rd51, -9223372036854775808;
	abs.f64 	%fd771, %fd718;
	// Callseq Start 51
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd771;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd770;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2340, [retval0+0];
	
	//{
	}// Callseq End 51
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r509}, %fd718;
	}
	setp.lt.s32	%p913, %r509, 0;
	and.pred  	%p29, %p913, %p912;
	@!%p29 bra 	BB32_811;
	bra.uni 	BB32_810;

BB32_810:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2113}, %fd2340;
	}
	xor.b32  	%r2114, %r2113, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2115, %temp}, %fd2340;
	}
	mov.b64 	%fd2340, {%r2115, %r2114};

BB32_811:
	mov.f64 	%fd2339, %fd2340;
	setp.eq.f64	%p914, %fd718, 0d0000000000000000;
	@%p914 bra 	BB32_814;
	bra.uni 	BB32_812;

BB32_814:
	selp.b32	%r2116, %r509, 0, %p912;
	or.b32  	%r2117, %r2116, 2146435072;
	setp.lt.s32	%p918, %r508, 0;
	selp.b32	%r2118, %r2117, %r2116, %p918;
	mov.u32 	%r2119, 0;
	mov.b64 	%fd2339, {%r2119, %r2118};
	bra.uni 	BB32_815;

BB32_780:
	setp.eq.s32	%p879, %r539, 1;
	@%p879 bra 	BB32_785;
	bra.uni 	BB32_781;

BB32_785:
	mul.f64 	%fd750, %fd745, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r500}, %fd750;
	}
	bfe.u32 	%r2063, %r500, 20, 11;
	add.s32 	%r2064, %r2063, -1012;
	mov.b64 	 %rd115, %fd750;
	shl.b64 	%rd50, %rd115, %r2064;
	setp.eq.s64	%p884, %rd50, -9223372036854775808;
	abs.f64 	%fd751, %fd718;
	// Callseq Start 50
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd751;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd750;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2333, [retval0+0];
	
	//{
	}// Callseq End 50
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r501}, %fd718;
	}
	setp.lt.s32	%p885, %r501, 0;
	and.pred  	%p28, %p885, %p884;
	@!%p28 bra 	BB32_787;
	bra.uni 	BB32_786;

BB32_786:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2065}, %fd2333;
	}
	xor.b32  	%r2066, %r2065, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2067, %temp}, %fd2333;
	}
	mov.b64 	%fd2333, {%r2067, %r2066};

BB32_787:
	mov.f64 	%fd2332, %fd2333;
	setp.eq.f64	%p886, %fd718, 0d0000000000000000;
	@%p886 bra 	BB32_790;
	bra.uni 	BB32_788;

BB32_790:
	selp.b32	%r2068, %r501, 0, %p884;
	or.b32  	%r2069, %r2068, 2146435072;
	setp.lt.s32	%p890, %r500, 0;
	selp.b32	%r2070, %r2069, %r2068, %p890;
	mov.u32 	%r2071, 0;
	mov.b64 	%fd2332, {%r2071, %r2070};
	bra.uni 	BB32_791;

BB32_805:
	mov.f64 	%fd2341, 0d0000000000000000;
	setp.ne.s32	%p908, %r539, 2;
	@%p908 bra 	BB32_824;

	mul.f64 	%fd766, %fd2371, %fd765;
	mov.f64 	%fd1998, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1999, %fd766, %fd1998;
	mov.f64 	%fd2000, 0d4338000000000000;
	add.rn.f64 	%fd2001, %fd1999, %fd2000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r505, %temp}, %fd2001;
	}
	mov.f64 	%fd2002, 0dC338000000000000;
	add.rn.f64 	%fd2003, %fd2001, %fd2002;
	mov.f64 	%fd2004, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd2005, %fd2003, %fd2004, %fd766;
	mov.f64 	%fd2006, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd2007, %fd2003, %fd2006, %fd2005;
	mov.f64 	%fd2008, 0d3E928AF3FCA213EA;
	mov.f64 	%fd2009, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd2010, %fd2009, %fd2007, %fd2008;
	mov.f64 	%fd2011, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd2012, %fd2010, %fd2007, %fd2011;
	mov.f64 	%fd2013, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd2014, %fd2012, %fd2007, %fd2013;
	mov.f64 	%fd2015, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd2016, %fd2014, %fd2007, %fd2015;
	mov.f64 	%fd2017, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd2018, %fd2016, %fd2007, %fd2017;
	mov.f64 	%fd2019, 0d3F81111111122322;
	fma.rn.f64 	%fd2020, %fd2018, %fd2007, %fd2019;
	mov.f64 	%fd2021, 0d3FA55555555502A1;
	fma.rn.f64 	%fd2022, %fd2020, %fd2007, %fd2021;
	mov.f64 	%fd2023, 0d3FC5555555555511;
	fma.rn.f64 	%fd2024, %fd2022, %fd2007, %fd2023;
	mov.f64 	%fd2025, 0d3FE000000000000B;
	fma.rn.f64 	%fd2026, %fd2024, %fd2007, %fd2025;
	mov.f64 	%fd2027, 0d3FF0000000000000;
	fma.rn.f64 	%fd2028, %fd2026, %fd2007, %fd2027;
	fma.rn.f64 	%fd2029, %fd2028, %fd2007, %fd2027;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r506, %temp}, %fd2029;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r507}, %fd2029;
	}
	shl.b32 	%r2099, %r505, 20;
	add.s32 	%r2100, %r507, %r2099;
	mov.b64 	%fd2341, {%r506, %r2100};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2101}, %fd766;
	}
	mov.b32 	 %f58, %r2101;
	abs.f32 	%f29, %f58;
	setp.lt.f32	%p909, %f29, 0f4086232B;
	@%p909 bra 	BB32_824;

	setp.lt.f64	%p910, %fd766, 0d0000000000000000;
	add.f64 	%fd2030, %fd766, 0d7FF0000000000000;
	selp.f64	%fd2341, 0d0000000000000000, %fd2030, %p910;
	setp.geu.f32	%p911, %f29, 0f40874800;
	@%p911 bra 	BB32_824;

	shr.u32 	%r2102, %r505, 31;
	add.s32 	%r2103, %r505, %r2102;
	shr.s32 	%r2104, %r2103, 1;
	shl.b32 	%r2105, %r2104, 20;
	add.s32 	%r2106, %r2105, %r507;
	mov.b64 	%fd2031, {%r506, %r2106};
	sub.s32 	%r2107, %r505, %r2104;
	shl.b32 	%r2108, %r2107, 20;
	add.s32 	%r2109, %r2108, 1072693248;
	mov.u32 	%r2110, 0;
	mov.b64 	%fd2032, {%r2110, %r2109};
	mul.f64 	%fd2341, %fd2031, %fd2032;
	bra.uni 	BB32_824;

BB32_781:
	mov.f64 	%fd2341, 0d0000000000000000;
	setp.ne.s32	%p880, %r539, 2;
	@%p880 bra 	BB32_824;

	mul.f64 	%fd746, %fd2371, %fd745;
	mov.f64 	%fd1960, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1961, %fd746, %fd1960;
	mov.f64 	%fd1962, 0d4338000000000000;
	add.rn.f64 	%fd1963, %fd1961, %fd1962;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r497, %temp}, %fd1963;
	}
	mov.f64 	%fd1964, 0dC338000000000000;
	add.rn.f64 	%fd1965, %fd1963, %fd1964;
	mov.f64 	%fd1966, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1967, %fd1965, %fd1966, %fd746;
	mov.f64 	%fd1968, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1969, %fd1965, %fd1968, %fd1967;
	mov.f64 	%fd1970, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1971, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1972, %fd1971, %fd1969, %fd1970;
	mov.f64 	%fd1973, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1974, %fd1972, %fd1969, %fd1973;
	mov.f64 	%fd1975, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1976, %fd1974, %fd1969, %fd1975;
	mov.f64 	%fd1977, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1978, %fd1976, %fd1969, %fd1977;
	mov.f64 	%fd1979, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1980, %fd1978, %fd1969, %fd1979;
	mov.f64 	%fd1981, 0d3F81111111122322;
	fma.rn.f64 	%fd1982, %fd1980, %fd1969, %fd1981;
	mov.f64 	%fd1983, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1984, %fd1982, %fd1969, %fd1983;
	mov.f64 	%fd1985, 0d3FC5555555555511;
	fma.rn.f64 	%fd1986, %fd1984, %fd1969, %fd1985;
	mov.f64 	%fd1987, 0d3FE000000000000B;
	fma.rn.f64 	%fd1988, %fd1986, %fd1969, %fd1987;
	mov.f64 	%fd1989, 0d3FF0000000000000;
	fma.rn.f64 	%fd1990, %fd1988, %fd1969, %fd1989;
	fma.rn.f64 	%fd1991, %fd1990, %fd1969, %fd1989;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r498, %temp}, %fd1991;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r499}, %fd1991;
	}
	shl.b32 	%r2051, %r497, 20;
	add.s32 	%r2052, %r499, %r2051;
	mov.b64 	%fd2341, {%r498, %r2052};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2053}, %fd746;
	}
	mov.b32 	 %f57, %r2053;
	abs.f32 	%f28, %f57;
	setp.lt.f32	%p881, %f28, 0f4086232B;
	@%p881 bra 	BB32_824;

	setp.lt.f64	%p882, %fd746, 0d0000000000000000;
	add.f64 	%fd1992, %fd746, 0d7FF0000000000000;
	selp.f64	%fd2341, 0d0000000000000000, %fd1992, %p882;
	setp.geu.f32	%p883, %f28, 0f40874800;
	@%p883 bra 	BB32_824;

	shr.u32 	%r2054, %r497, 31;
	add.s32 	%r2055, %r497, %r2054;
	shr.s32 	%r2056, %r2055, 1;
	shl.b32 	%r2057, %r2056, 20;
	add.s32 	%r2058, %r2057, %r499;
	mov.b64 	%fd1993, {%r498, %r2058};
	sub.s32 	%r2059, %r497, %r2056;
	shl.b32 	%r2060, %r2059, 20;
	add.s32 	%r2061, %r2060, 1072693248;
	mov.u32 	%r2062, 0;
	mov.b64 	%fd1994, {%r2062, %r2061};
	mul.f64 	%fd2341, %fd1993, %fd1994;
	bra.uni 	BB32_824;

BB32_812:
	setp.gt.s32	%p915, %r509, -1;
	@%p915 bra 	BB32_815;

	cvt.rzi.f64.f64	%fd2033, %fd770;
	setp.neu.f64	%p916, %fd2033, %fd770;
	selp.f64	%fd2339, 0dFFF8000000000000, %fd2339, %p916;

BB32_815:
	mov.f64 	%fd777, %fd2339;
	add.f64 	%fd778, %fd770, %fd718;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2120}, %fd778;
	}
	and.b32  	%r2121, %r2120, 2146435072;
	setp.ne.s32	%p919, %r2121, 2146435072;
	mov.f64 	%fd2338, %fd777;
	@%p919 bra 	BB32_822;

	setp.gtu.f64	%p920, %fd771, 0d7FF0000000000000;
	mov.f64 	%fd2338, %fd778;
	@%p920 bra 	BB32_822;

	abs.f64 	%fd779, %fd770;
	setp.gtu.f64	%p921, %fd779, 0d7FF0000000000000;
	mov.f64 	%fd2337, %fd778;
	mov.f64 	%fd2338, %fd2337;
	@%p921 bra 	BB32_822;

	setp.eq.f64	%p922, %fd779, 0d7FF0000000000000;
	@%p922 bra 	BB32_821;
	bra.uni 	BB32_819;

BB32_821:
	setp.eq.f64	%p924, %fd718, 0dBFF0000000000000;
	setp.gt.f64	%p925, %fd771, 0d3FF0000000000000;
	selp.b32	%r2128, 2146435072, 0, %p925;
	xor.b32  	%r2129, %r2128, 2146435072;
	setp.lt.s32	%p926, %r508, 0;
	selp.b32	%r2130, %r2129, %r2128, %p926;
	selp.b32	%r2131, 1072693248, %r2130, %p924;
	mov.u32 	%r2132, 0;
	mov.b64 	%fd2338, {%r2132, %r2131};
	bra.uni 	BB32_822;

BB32_788:
	setp.gt.s32	%p887, %r501, -1;
	@%p887 bra 	BB32_791;

	cvt.rzi.f64.f64	%fd1995, %fd750;
	setp.neu.f64	%p888, %fd1995, %fd750;
	selp.f64	%fd2332, 0dFFF8000000000000, %fd2332, %p888;

BB32_791:
	mov.f64 	%fd757, %fd2332;
	add.f64 	%fd758, %fd750, %fd718;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2072}, %fd758;
	}
	and.b32  	%r2073, %r2072, 2146435072;
	setp.ne.s32	%p891, %r2073, 2146435072;
	mov.f64 	%fd2331, %fd757;
	@%p891 bra 	BB32_798;

	setp.gtu.f64	%p892, %fd751, 0d7FF0000000000000;
	mov.f64 	%fd2331, %fd758;
	@%p892 bra 	BB32_798;

	abs.f64 	%fd759, %fd750;
	setp.gtu.f64	%p893, %fd759, 0d7FF0000000000000;
	mov.f64 	%fd2330, %fd758;
	mov.f64 	%fd2331, %fd2330;
	@%p893 bra 	BB32_798;

	setp.eq.f64	%p894, %fd759, 0d7FF0000000000000;
	@%p894 bra 	BB32_797;
	bra.uni 	BB32_795;

BB32_797:
	setp.eq.f64	%p896, %fd718, 0dBFF0000000000000;
	setp.gt.f64	%p897, %fd751, 0d3FF0000000000000;
	selp.b32	%r2080, 2146435072, 0, %p897;
	xor.b32  	%r2081, %r2080, 2146435072;
	setp.lt.s32	%p898, %r500, 0;
	selp.b32	%r2082, %r2081, %r2080, %p898;
	selp.b32	%r2083, 1072693248, %r2082, %p896;
	mov.u32 	%r2084, 0;
	mov.b64 	%fd2331, {%r2084, %r2083};
	bra.uni 	BB32_798;

BB32_819:
	setp.neu.f64	%p923, %fd771, 0d7FF0000000000000;
	mov.f64 	%fd2338, %fd777;
	@%p923 bra 	BB32_822;

	shr.s32 	%r2122, %r508, 31;
	and.b32  	%r2123, %r2122, -2146435072;
	add.s32 	%r2124, %r2123, 2146435072;
	or.b32  	%r2125, %r2124, -2147483648;
	selp.b32	%r2126, %r2125, %r2124, %p29;
	mov.u32 	%r2127, 0;
	mov.b64 	%fd2338, {%r2127, %r2126};

BB32_822:
	setp.eq.f64	%p927, %fd770, 0d0000000000000000;
	setp.eq.f64	%p928, %fd718, 0d3FF0000000000000;
	or.pred  	%p929, %p928, %p927;
	selp.f64	%fd2341, 0d3FF0000000000000, %fd2338, %p929;
	bra.uni 	BB32_824;

BB32_795:
	setp.neu.f64	%p895, %fd751, 0d7FF0000000000000;
	mov.f64 	%fd2331, %fd757;
	@%p895 bra 	BB32_798;

	shr.s32 	%r2074, %r500, 31;
	and.b32  	%r2075, %r2074, -2146435072;
	add.s32 	%r2076, %r2075, 2146435072;
	or.b32  	%r2077, %r2076, -2147483648;
	selp.b32	%r2078, %r2077, %r2076, %p28;
	mov.u32 	%r2079, 0;
	mov.b64 	%fd2331, {%r2079, %r2078};

BB32_798:
	setp.eq.f64	%p899, %fd750, 0d0000000000000000;
	setp.eq.f64	%p900, %fd718, 0d3FF0000000000000;
	or.pred  	%p901, %p900, %p899;
	selp.f64	%fd2341, 0d3FF0000000000000, %fd2331, %p901;

BB32_824:
	rcp.rn.f64 	%fd2034, %fd2341;
	mul.f64 	%fd2317, %fd2317, %fd2034;
	fma.rn.f64 	%fd2342, %fd2326, %fd2317, %fd2342;
	mov.u16 	%rs48, 0;
	mov.u32 	%r2464, %r473;
	mov.u32 	%r2480, %r474;
	mov.u32 	%r2496, %r475;
	mov.u32 	%r2512, %r476;

BB32_825:
	mov.u32 	%r2511, %r2512;
	mov.u32 	%r2495, %r2496;
	mov.u32 	%r2479, %r2480;
	mov.u32 	%r2463, %r2464;
	add.s32 	%r2446, %r2446, 1;
	setp.lt.s32	%p930, %r2446, %r546;
	mov.u32 	%r2461, %r2463;
	mov.u32 	%r2477, %r2479;
	mov.u32 	%r2493, %r2495;
	mov.u32 	%r2509, %r2511;
	@%p930 bra 	BB32_748;

BB32_826:
	mov.u32 	%r2510, %r2509;
	mov.u32 	%r2494, %r2493;
	mov.u32 	%r2478, %r2477;
	mov.u32 	%r2462, %r2461;
	sub.f64 	%fd2104, %fd31, %fd2342;
	bra.uni 	BB32_827;

BB32_499:
	setp.gt.f64	%p572, %fd189, %fd491;
	@%p572 bra 	BB32_664;
	bra.uni 	BB32_500;

BB32_664:
	sub.f64 	%fd1794, %fd2369, %fd2371;
	fma.rn.f64 	%fd2369, %fd1794, 0d3FF999999999999A, %fd2369;
	mov.f64 	%fd2316, 0d0000000000000000;
	mov.u32 	%r2393, %r2394;
	mov.u32 	%r2409, %r2410;
	mov.u32 	%r2425, %r2426;
	mov.u32 	%r2441, %r2442;
	@%p31 bra 	BB32_744;

	div.rn.f64 	%fd1797, %fd2369, %fd798;
	add.f64 	%fd643, %fd1797, 0d3FF0000000000000;
	mov.f64 	%fd2316, 0d0000000000000000;
	mov.f64 	%fd2291, 0d3FF0000000000000;
	mov.u16 	%rs47, 1;
	mov.u32 	%r2378, 0;
	mov.u32 	%r2395, %r2394;
	mov.u32 	%r2411, %r2410;
	mov.u32 	%r2427, %r2426;
	mov.u32 	%r2443, %r2442;

BB32_666:
	mov.u32 	%r2431, %r2443;
	mov.u32 	%r421, %r2431;
	mov.u32 	%r2415, %r2427;
	mov.u32 	%r420, %r2415;
	mov.u32 	%r2399, %r2411;
	mov.u32 	%r419, %r2399;
	mov.u32 	%r2383, %r2395;
	mov.u32 	%r418, %r2383;
	mul.wide.s32 	%rd107, %r2378, 56;
	add.s64 	%rd108, %rd59, %rd107;
	add.s64 	%rd43, %rd108, 12;
	ld.u32 	%r1820, [%rd108+12];
	setp.gt.s32	%p754, %r2137, %r1820;
	mov.u32 	%r2396, %r418;
	mov.u32 	%r2412, %r419;
	mov.u32 	%r2428, %r420;
	mov.u32 	%r2444, %r421;
	@%p754 bra 	BB32_743;

	ld.v2.u32 	{%r1821, %r1822}, [%rd43+-4];
	mov.u32 	%r425, %r1822;
	mov.u32 	%r424, %r1821;
	ld.v2.u32 	{%r1823, %r1824}, [%rd43+-12];
	mov.u32 	%r423, %r1824;
	mov.u32 	%r422, %r1823;
	ld.f64 	%fd2300, [%rd43+36];
	setp.neu.f64	%p755, %fd2300, 0dBFF0000000000000;
	@%p755 bra 	BB32_693;

	setp.eq.s32	%p756, %r545, 0;
	ld.v2.u32 	{%r1825, %r1826}, [%rd43+12];
	ld.v2.u32 	{%r1827, %r1828}, [%rd43+4];
	ld.v2.u32 	{%r1829, %r1830}, [%rd43+28];
	ld.v2.u32 	{%r1831, %r1832}, [%rd43+20];
	@%p756 bra 	BB32_670;
	bra.uni 	BB32_669;

BB32_670:
	setp.lt.s32	%p757, %r1828, 30;
	setp.eq.s32	%p758, %r1832, 31;
	and.pred  	%p759, %p758, %p757;
	selp.b32	%r1833, 1, %r1832, %p759;
	selp.u32	%r1834, 1, 0, %p759;
	sub.s32 	%r1835, %r1829, %r1825;
	sub.s32 	%r1836, %r1831, %r1827;
	add.s32 	%r1837, %r1836, %r1834;
	mul.lo.s32 	%r1838, %r1837, 30;
	sub.s32 	%r1840, %r950, %r1828;
	mov.u32 	%r1841, 0;
	max.s32 	%r1842, %r1841, %r1840;
	min.s32 	%r1843, %r950, %r1833;
	mad.lo.s32 	%r1844, %r1835, 360, %r1838;
	add.s32 	%r1845, %r1844, %r1842;
	add.s32 	%r1846, %r1845, %r1843;
	add.s32 	%r2379, %r1846, -30;
	bra.uni 	BB32_671;

BB32_669:
	sub.s32 	%r2379, %r1830, %r1826;

BB32_671:
	cvt.rn.f64.s32	%fd1798, %r2379;
	div.rn.f64 	%fd647, %fd1798, 0d4076800000000000;
	setp.eq.s32	%p760, %r542, 0;
	@%p760 bra 	BB32_691;
	bra.uni 	BB32_672;

BB32_691:
	fma.rn.f64 	%fd2299, %fd800, %fd647, 0d3FF0000000000000;
	bra.uni 	BB32_692;

BB32_672:
	setp.eq.s32	%p761, %r542, 1;
	@%p761 bra 	BB32_677;
	bra.uni 	BB32_673;

BB32_677:
	mul.f64 	%fd652, %fd801, %fd647;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r440}, %fd652;
	}
	bfe.u32 	%r1859, %r440, 20, 11;
	add.s32 	%r1860, %r1859, -1012;
	mov.b64 	 %rd109, %fd652;
	shl.b64 	%rd44, %rd109, %r1860;
	setp.eq.s64	%p766, %rd44, -9223372036854775808;
	abs.f64 	%fd653, %fd184;
	// Callseq Start 46
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd653;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd652;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2298, [retval0+0];
	
	//{
	}// Callseq End 46
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r441}, %fd184;
	}
	setp.lt.s32	%p767, %r441, 0;
	and.pred  	%p24, %p767, %p766;
	@!%p24 bra 	BB32_679;
	bra.uni 	BB32_678;

BB32_678:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1861}, %fd2298;
	}
	xor.b32  	%r1862, %r1861, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1863, %temp}, %fd2298;
	}
	mov.b64 	%fd2298, {%r1863, %r1862};

BB32_679:
	mov.f64 	%fd2297, %fd2298;
	setp.eq.f64	%p768, %fd184, 0d0000000000000000;
	@%p768 bra 	BB32_682;
	bra.uni 	BB32_680;

BB32_682:
	selp.b32	%r1864, %r441, 0, %p766;
	or.b32  	%r1865, %r1864, 2146435072;
	setp.lt.s32	%p772, %r440, 0;
	selp.b32	%r1866, %r1865, %r1864, %p772;
	mov.u32 	%r1867, 0;
	mov.b64 	%fd2297, {%r1867, %r1866};
	bra.uni 	BB32_683;

BB32_673:
	mov.f64 	%fd2299, 0d0000000000000000;
	setp.ne.s32	%p762, %r542, 2;
	@%p762 bra 	BB32_692;

	mul.f64 	%fd648, %fd800, %fd647;
	mov.f64 	%fd1800, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1801, %fd648, %fd1800;
	mov.f64 	%fd1802, 0d4338000000000000;
	add.rn.f64 	%fd1803, %fd1801, %fd1802;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r437, %temp}, %fd1803;
	}
	mov.f64 	%fd1804, 0dC338000000000000;
	add.rn.f64 	%fd1805, %fd1803, %fd1804;
	mov.f64 	%fd1806, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1807, %fd1805, %fd1806, %fd648;
	mov.f64 	%fd1808, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1809, %fd1805, %fd1808, %fd1807;
	mov.f64 	%fd1810, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1811, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1812, %fd1811, %fd1809, %fd1810;
	mov.f64 	%fd1813, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1814, %fd1812, %fd1809, %fd1813;
	mov.f64 	%fd1815, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1816, %fd1814, %fd1809, %fd1815;
	mov.f64 	%fd1817, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1818, %fd1816, %fd1809, %fd1817;
	mov.f64 	%fd1819, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1820, %fd1818, %fd1809, %fd1819;
	mov.f64 	%fd1821, 0d3F81111111122322;
	fma.rn.f64 	%fd1822, %fd1820, %fd1809, %fd1821;
	mov.f64 	%fd1823, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1824, %fd1822, %fd1809, %fd1823;
	mov.f64 	%fd1825, 0d3FC5555555555511;
	fma.rn.f64 	%fd1826, %fd1824, %fd1809, %fd1825;
	mov.f64 	%fd1827, 0d3FE000000000000B;
	fma.rn.f64 	%fd1828, %fd1826, %fd1809, %fd1827;
	mov.f64 	%fd1829, 0d3FF0000000000000;
	fma.rn.f64 	%fd1830, %fd1828, %fd1809, %fd1829;
	fma.rn.f64 	%fd1831, %fd1830, %fd1809, %fd1829;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r438, %temp}, %fd1831;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r439}, %fd1831;
	}
	shl.b32 	%r1847, %r437, 20;
	add.s32 	%r1848, %r439, %r1847;
	mov.b64 	%fd2299, {%r438, %r1848};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1849}, %fd648;
	}
	mov.b32 	 %f53, %r1849;
	abs.f32 	%f24, %f53;
	setp.lt.f32	%p763, %f24, 0f4086232B;
	@%p763 bra 	BB32_692;

	setp.lt.f64	%p764, %fd648, 0d0000000000000000;
	add.f64 	%fd1832, %fd648, 0d7FF0000000000000;
	selp.f64	%fd2299, 0d0000000000000000, %fd1832, %p764;
	setp.geu.f32	%p765, %f24, 0f40874800;
	@%p765 bra 	BB32_692;

	shr.u32 	%r1850, %r437, 31;
	add.s32 	%r1851, %r437, %r1850;
	shr.s32 	%r1852, %r1851, 1;
	shl.b32 	%r1853, %r1852, 20;
	add.s32 	%r1854, %r1853, %r439;
	mov.b64 	%fd1833, {%r438, %r1854};
	sub.s32 	%r1855, %r437, %r1852;
	shl.b32 	%r1856, %r1855, 20;
	add.s32 	%r1857, %r1856, 1072693248;
	mov.u32 	%r1858, 0;
	mov.b64 	%fd1834, {%r1858, %r1857};
	mul.f64 	%fd2299, %fd1833, %fd1834;
	bra.uni 	BB32_692;

BB32_680:
	setp.gt.s32	%p769, %r441, -1;
	@%p769 bra 	BB32_683;

	cvt.rzi.f64.f64	%fd1835, %fd652;
	setp.neu.f64	%p770, %fd1835, %fd652;
	selp.f64	%fd2297, 0dFFF8000000000000, %fd2297, %p770;

BB32_683:
	mov.f64 	%fd659, %fd2297;
	add.f64 	%fd660, %fd652, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1868}, %fd660;
	}
	and.b32  	%r1869, %r1868, 2146435072;
	setp.ne.s32	%p773, %r1869, 2146435072;
	mov.f64 	%fd2296, %fd659;
	@%p773 bra 	BB32_690;

	setp.gtu.f64	%p774, %fd653, 0d7FF0000000000000;
	mov.f64 	%fd2296, %fd660;
	@%p774 bra 	BB32_690;

	abs.f64 	%fd661, %fd652;
	setp.gtu.f64	%p775, %fd661, 0d7FF0000000000000;
	mov.f64 	%fd2295, %fd660;
	mov.f64 	%fd2296, %fd2295;
	@%p775 bra 	BB32_690;

	setp.eq.f64	%p776, %fd661, 0d7FF0000000000000;
	@%p776 bra 	BB32_689;
	bra.uni 	BB32_687;

BB32_689:
	setp.eq.f64	%p778, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p779, %fd653, 0d3FF0000000000000;
	selp.b32	%r1876, 2146435072, 0, %p779;
	xor.b32  	%r1877, %r1876, 2146435072;
	setp.lt.s32	%p780, %r440, 0;
	selp.b32	%r1878, %r1877, %r1876, %p780;
	selp.b32	%r1879, 1072693248, %r1878, %p778;
	mov.u32 	%r1880, 0;
	mov.b64 	%fd2296, {%r1880, %r1879};
	bra.uni 	BB32_690;

BB32_687:
	setp.neu.f64	%p777, %fd653, 0d7FF0000000000000;
	mov.f64 	%fd2296, %fd659;
	@%p777 bra 	BB32_690;

	shr.s32 	%r1870, %r440, 31;
	and.b32  	%r1871, %r1870, -2146435072;
	add.s32 	%r1872, %r1871, 2146435072;
	or.b32  	%r1873, %r1872, -2147483648;
	selp.b32	%r1874, %r1873, %r1872, %p24;
	mov.u32 	%r1875, 0;
	mov.b64 	%fd2296, {%r1875, %r1874};

BB32_690:
	setp.eq.f64	%p781, %fd652, 0d0000000000000000;
	setp.eq.f64	%p782, %fd184, 0d3FF0000000000000;
	or.pred  	%p783, %p782, %p781;
	selp.f64	%fd2299, 0d3FF0000000000000, %fd2296, %p783;

BB32_692:
	add.f64 	%fd1836, %fd2299, 0dBFF0000000000000;
	mul.f64 	%fd2300, %fd1836, 0d4059000000000000;

BB32_693:
	and.b16  	%rs36, %rs47, 255;
	setp.eq.s16	%p784, %rs36, 0;
	@%p784 bra 	BB32_718;
	bra.uni 	BB32_694;

BB32_718:
	setp.eq.s32	%p813, %r538, 0;
	@%p813 bra 	BB32_720;
	bra.uni 	BB32_719;

BB32_720:
	setp.lt.s32	%p814, %r419, 30;
	setp.eq.s32	%p815, %r1824, 31;
	and.pred  	%p816, %p815, %p814;
	selp.b32	%r1928, 1, %r1824, %p816;
	selp.u32	%r1929, 1, 0, %p816;
	sub.s32 	%r1930, %r1821, %r420;
	sub.s32 	%r1931, %r1823, %r418;
	add.s32 	%r1932, %r1931, %r1929;
	mul.lo.s32 	%r1933, %r1932, 30;
	sub.s32 	%r1935, %r950, %r419;
	mov.u32 	%r1936, 0;
	max.s32 	%r1937, %r1936, %r1935;
	min.s32 	%r1938, %r950, %r1928;
	mad.lo.s32 	%r1939, %r1930, 360, %r1933;
	add.s32 	%r1940, %r1939, %r1937;
	add.s32 	%r1941, %r1940, %r1938;
	add.s32 	%r2381, %r1941, -30;
	bra.uni 	BB32_721;

BB32_694:
	setp.eq.s32	%p785, %r538, 0;
	@%p785 bra 	BB32_696;
	bra.uni 	BB32_695;

BB32_696:
	setp.lt.s32	%p786, %r2139, 30;
	setp.eq.s32	%p787, %r1824, 31;
	and.pred  	%p788, %p787, %p786;
	selp.b32	%r1881, 1, %r1824, %p788;
	selp.u32	%r1882, 1, 0, %p788;
	sub.s32 	%r1883, %r1821, %r2138;
	sub.s32 	%r1884, %r1823, %r2140;
	add.s32 	%r1885, %r1884, %r1882;
	mul.lo.s32 	%r1886, %r1885, 30;
	min.s32 	%r1888, %r950, %r1881;
	mad.lo.s32 	%r1889, %r1883, 360, %r1886;
	mov.u32 	%r1890, 0;
	max.s32 	%r1891, %r1890, %r131;
	add.s32 	%r1892, %r1889, %r1891;
	add.s32 	%r1893, %r1892, %r1888;
	add.s32 	%r2380, %r1893, -30;
	bra.uni 	BB32_697;

BB32_719:
	sub.s32 	%r2381, %r1822, %r421;

BB32_721:
	cvt.rn.f64.s32	%fd1875, %r2381;
	div.rn.f64 	%fd690, %fd1875, 0d4076800000000000;
	setp.eq.s32	%p817, %r539, 0;
	@%p817 bra 	BB32_741;
	bra.uni 	BB32_722;

BB32_741:
	fma.rn.f64 	%fd2315, %fd2369, %fd690, 0d3FF0000000000000;
	bra.uni 	BB32_742;

BB32_695:
	sub.s32 	%r2380, %r1822, %r2137;

BB32_697:
	cvt.rn.f64.s32	%fd1837, %r2380;
	div.rn.f64 	%fd670, %fd1837, 0d4076800000000000;
	setp.eq.s32	%p789, %r539, 0;
	@%p789 bra 	BB32_717;
	bra.uni 	BB32_698;

BB32_717:
	fma.rn.f64 	%fd2315, %fd2369, %fd670, 0d3FF0000000000000;
	bra.uni 	BB32_742;

BB32_722:
	setp.eq.s32	%p818, %r539, 1;
	@%p818 bra 	BB32_727;
	bra.uni 	BB32_723;

BB32_727:
	mul.f64 	%fd695, %fd690, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r457}, %fd695;
	}
	bfe.u32 	%r1954, %r457, 20, 11;
	add.s32 	%r1955, %r1954, -1012;
	mov.b64 	 %rd111, %fd695;
	shl.b64 	%rd46, %rd111, %r1955;
	setp.eq.s64	%p823, %rd46, -9223372036854775808;
	abs.f64 	%fd696, %fd643;
	// Callseq Start 48
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd696;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd695;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2314, [retval0+0];
	
	//{
	}// Callseq End 48
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r458}, %fd643;
	}
	setp.lt.s32	%p824, %r458, 0;
	and.pred  	%p26, %p824, %p823;
	@!%p26 bra 	BB32_729;
	bra.uni 	BB32_728;

BB32_728:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1956}, %fd2314;
	}
	xor.b32  	%r1957, %r1956, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1958, %temp}, %fd2314;
	}
	mov.b64 	%fd2314, {%r1958, %r1957};

BB32_729:
	mov.f64 	%fd2313, %fd2314;
	setp.eq.f64	%p825, %fd643, 0d0000000000000000;
	@%p825 bra 	BB32_732;
	bra.uni 	BB32_730;

BB32_732:
	selp.b32	%r1959, %r458, 0, %p823;
	or.b32  	%r1960, %r1959, 2146435072;
	setp.lt.s32	%p829, %r457, 0;
	selp.b32	%r1961, %r1960, %r1959, %p829;
	mov.u32 	%r1962, 0;
	mov.b64 	%fd2313, {%r1962, %r1961};
	bra.uni 	BB32_733;

BB32_698:
	setp.eq.s32	%p790, %r539, 1;
	@%p790 bra 	BB32_703;
	bra.uni 	BB32_699;

BB32_703:
	mul.f64 	%fd675, %fd670, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r449}, %fd675;
	}
	bfe.u32 	%r1906, %r449, 20, 11;
	add.s32 	%r1907, %r1906, -1012;
	mov.b64 	 %rd110, %fd675;
	shl.b64 	%rd45, %rd110, %r1907;
	setp.eq.s64	%p795, %rd45, -9223372036854775808;
	abs.f64 	%fd676, %fd643;
	// Callseq Start 47
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd676;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd675;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2307, [retval0+0];
	
	//{
	}// Callseq End 47
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r450}, %fd643;
	}
	setp.lt.s32	%p796, %r450, 0;
	and.pred  	%p25, %p796, %p795;
	@!%p25 bra 	BB32_705;
	bra.uni 	BB32_704;

BB32_704:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1908}, %fd2307;
	}
	xor.b32  	%r1909, %r1908, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1910, %temp}, %fd2307;
	}
	mov.b64 	%fd2307, {%r1910, %r1909};

BB32_705:
	mov.f64 	%fd2306, %fd2307;
	setp.eq.f64	%p797, %fd643, 0d0000000000000000;
	@%p797 bra 	BB32_708;
	bra.uni 	BB32_706;

BB32_708:
	selp.b32	%r1911, %r450, 0, %p795;
	or.b32  	%r1912, %r1911, 2146435072;
	setp.lt.s32	%p801, %r449, 0;
	selp.b32	%r1913, %r1912, %r1911, %p801;
	mov.u32 	%r1914, 0;
	mov.b64 	%fd2306, {%r1914, %r1913};
	bra.uni 	BB32_709;

BB32_723:
	mov.f64 	%fd2315, 0d0000000000000000;
	setp.ne.s32	%p819, %r539, 2;
	@%p819 bra 	BB32_742;

	mul.f64 	%fd691, %fd2369, %fd690;
	mov.f64 	%fd1877, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1878, %fd691, %fd1877;
	mov.f64 	%fd1879, 0d4338000000000000;
	add.rn.f64 	%fd1880, %fd1878, %fd1879;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r454, %temp}, %fd1880;
	}
	mov.f64 	%fd1881, 0dC338000000000000;
	add.rn.f64 	%fd1882, %fd1880, %fd1881;
	mov.f64 	%fd1883, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1884, %fd1882, %fd1883, %fd691;
	mov.f64 	%fd1885, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1886, %fd1882, %fd1885, %fd1884;
	mov.f64 	%fd1887, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1888, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1889, %fd1888, %fd1886, %fd1887;
	mov.f64 	%fd1890, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1891, %fd1889, %fd1886, %fd1890;
	mov.f64 	%fd1892, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1893, %fd1891, %fd1886, %fd1892;
	mov.f64 	%fd1894, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1895, %fd1893, %fd1886, %fd1894;
	mov.f64 	%fd1896, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1897, %fd1895, %fd1886, %fd1896;
	mov.f64 	%fd1898, 0d3F81111111122322;
	fma.rn.f64 	%fd1899, %fd1897, %fd1886, %fd1898;
	mov.f64 	%fd1900, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1901, %fd1899, %fd1886, %fd1900;
	mov.f64 	%fd1902, 0d3FC5555555555511;
	fma.rn.f64 	%fd1903, %fd1901, %fd1886, %fd1902;
	mov.f64 	%fd1904, 0d3FE000000000000B;
	fma.rn.f64 	%fd1905, %fd1903, %fd1886, %fd1904;
	mov.f64 	%fd1906, 0d3FF0000000000000;
	fma.rn.f64 	%fd1907, %fd1905, %fd1886, %fd1906;
	fma.rn.f64 	%fd1908, %fd1907, %fd1886, %fd1906;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r455, %temp}, %fd1908;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r456}, %fd1908;
	}
	shl.b32 	%r1942, %r454, 20;
	add.s32 	%r1943, %r456, %r1942;
	mov.b64 	%fd2315, {%r455, %r1943};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1944}, %fd691;
	}
	mov.b32 	 %f55, %r1944;
	abs.f32 	%f26, %f55;
	setp.lt.f32	%p820, %f26, 0f4086232B;
	@%p820 bra 	BB32_742;

	setp.lt.f64	%p821, %fd691, 0d0000000000000000;
	add.f64 	%fd1909, %fd691, 0d7FF0000000000000;
	selp.f64	%fd2315, 0d0000000000000000, %fd1909, %p821;
	setp.geu.f32	%p822, %f26, 0f40874800;
	@%p822 bra 	BB32_742;

	shr.u32 	%r1945, %r454, 31;
	add.s32 	%r1946, %r454, %r1945;
	shr.s32 	%r1947, %r1946, 1;
	shl.b32 	%r1948, %r1947, 20;
	add.s32 	%r1949, %r1948, %r456;
	mov.b64 	%fd1910, {%r455, %r1949};
	sub.s32 	%r1950, %r454, %r1947;
	shl.b32 	%r1951, %r1950, 20;
	add.s32 	%r1952, %r1951, 1072693248;
	mov.u32 	%r1953, 0;
	mov.b64 	%fd1911, {%r1953, %r1952};
	mul.f64 	%fd2315, %fd1910, %fd1911;
	bra.uni 	BB32_742;

BB32_699:
	mov.f64 	%fd2315, 0d0000000000000000;
	setp.ne.s32	%p791, %r539, 2;
	@%p791 bra 	BB32_742;

	mul.f64 	%fd671, %fd2369, %fd670;
	mov.f64 	%fd1839, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1840, %fd671, %fd1839;
	mov.f64 	%fd1841, 0d4338000000000000;
	add.rn.f64 	%fd1842, %fd1840, %fd1841;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r446, %temp}, %fd1842;
	}
	mov.f64 	%fd1843, 0dC338000000000000;
	add.rn.f64 	%fd1844, %fd1842, %fd1843;
	mov.f64 	%fd1845, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1846, %fd1844, %fd1845, %fd671;
	mov.f64 	%fd1847, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1848, %fd1844, %fd1847, %fd1846;
	mov.f64 	%fd1849, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1850, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1851, %fd1850, %fd1848, %fd1849;
	mov.f64 	%fd1852, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1853, %fd1851, %fd1848, %fd1852;
	mov.f64 	%fd1854, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1855, %fd1853, %fd1848, %fd1854;
	mov.f64 	%fd1856, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1857, %fd1855, %fd1848, %fd1856;
	mov.f64 	%fd1858, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1859, %fd1857, %fd1848, %fd1858;
	mov.f64 	%fd1860, 0d3F81111111122322;
	fma.rn.f64 	%fd1861, %fd1859, %fd1848, %fd1860;
	mov.f64 	%fd1862, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1863, %fd1861, %fd1848, %fd1862;
	mov.f64 	%fd1864, 0d3FC5555555555511;
	fma.rn.f64 	%fd1865, %fd1863, %fd1848, %fd1864;
	mov.f64 	%fd1866, 0d3FE000000000000B;
	fma.rn.f64 	%fd1867, %fd1865, %fd1848, %fd1866;
	mov.f64 	%fd1868, 0d3FF0000000000000;
	fma.rn.f64 	%fd1869, %fd1867, %fd1848, %fd1868;
	fma.rn.f64 	%fd1870, %fd1869, %fd1848, %fd1868;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r447, %temp}, %fd1870;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r448}, %fd1870;
	}
	shl.b32 	%r1894, %r446, 20;
	add.s32 	%r1895, %r448, %r1894;
	mov.b64 	%fd2315, {%r447, %r1895};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1896}, %fd671;
	}
	mov.b32 	 %f54, %r1896;
	abs.f32 	%f25, %f54;
	setp.lt.f32	%p792, %f25, 0f4086232B;
	@%p792 bra 	BB32_742;

	setp.lt.f64	%p793, %fd671, 0d0000000000000000;
	add.f64 	%fd1871, %fd671, 0d7FF0000000000000;
	selp.f64	%fd2315, 0d0000000000000000, %fd1871, %p793;
	setp.geu.f32	%p794, %f25, 0f40874800;
	@%p794 bra 	BB32_742;

	shr.u32 	%r1897, %r446, 31;
	add.s32 	%r1898, %r446, %r1897;
	shr.s32 	%r1899, %r1898, 1;
	shl.b32 	%r1900, %r1899, 20;
	add.s32 	%r1901, %r1900, %r448;
	mov.b64 	%fd1872, {%r447, %r1901};
	sub.s32 	%r1902, %r446, %r1899;
	shl.b32 	%r1903, %r1902, 20;
	add.s32 	%r1904, %r1903, 1072693248;
	mov.u32 	%r1905, 0;
	mov.b64 	%fd1873, {%r1905, %r1904};
	mul.f64 	%fd2315, %fd1872, %fd1873;
	bra.uni 	BB32_742;

BB32_730:
	setp.gt.s32	%p826, %r458, -1;
	@%p826 bra 	BB32_733;

	cvt.rzi.f64.f64	%fd1912, %fd695;
	setp.neu.f64	%p827, %fd1912, %fd695;
	selp.f64	%fd2313, 0dFFF8000000000000, %fd2313, %p827;

BB32_733:
	mov.f64 	%fd702, %fd2313;
	add.f64 	%fd703, %fd695, %fd643;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1963}, %fd703;
	}
	and.b32  	%r1964, %r1963, 2146435072;
	setp.ne.s32	%p830, %r1964, 2146435072;
	mov.f64 	%fd2312, %fd702;
	@%p830 bra 	BB32_740;

	setp.gtu.f64	%p831, %fd696, 0d7FF0000000000000;
	mov.f64 	%fd2312, %fd703;
	@%p831 bra 	BB32_740;

	abs.f64 	%fd704, %fd695;
	setp.gtu.f64	%p832, %fd704, 0d7FF0000000000000;
	mov.f64 	%fd2311, %fd703;
	mov.f64 	%fd2312, %fd2311;
	@%p832 bra 	BB32_740;

	setp.eq.f64	%p833, %fd704, 0d7FF0000000000000;
	@%p833 bra 	BB32_739;
	bra.uni 	BB32_737;

BB32_739:
	setp.eq.f64	%p835, %fd643, 0dBFF0000000000000;
	setp.gt.f64	%p836, %fd696, 0d3FF0000000000000;
	selp.b32	%r1971, 2146435072, 0, %p836;
	xor.b32  	%r1972, %r1971, 2146435072;
	setp.lt.s32	%p837, %r457, 0;
	selp.b32	%r1973, %r1972, %r1971, %p837;
	selp.b32	%r1974, 1072693248, %r1973, %p835;
	mov.u32 	%r1975, 0;
	mov.b64 	%fd2312, {%r1975, %r1974};
	bra.uni 	BB32_740;

BB32_706:
	setp.gt.s32	%p798, %r450, -1;
	@%p798 bra 	BB32_709;

	cvt.rzi.f64.f64	%fd1874, %fd675;
	setp.neu.f64	%p799, %fd1874, %fd675;
	selp.f64	%fd2306, 0dFFF8000000000000, %fd2306, %p799;

BB32_709:
	mov.f64 	%fd682, %fd2306;
	add.f64 	%fd683, %fd675, %fd643;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1915}, %fd683;
	}
	and.b32  	%r1916, %r1915, 2146435072;
	setp.ne.s32	%p802, %r1916, 2146435072;
	mov.f64 	%fd2305, %fd682;
	@%p802 bra 	BB32_716;

	setp.gtu.f64	%p803, %fd676, 0d7FF0000000000000;
	mov.f64 	%fd2305, %fd683;
	@%p803 bra 	BB32_716;

	abs.f64 	%fd684, %fd675;
	setp.gtu.f64	%p804, %fd684, 0d7FF0000000000000;
	mov.f64 	%fd2304, %fd683;
	mov.f64 	%fd2305, %fd2304;
	@%p804 bra 	BB32_716;

	setp.eq.f64	%p805, %fd684, 0d7FF0000000000000;
	@%p805 bra 	BB32_715;
	bra.uni 	BB32_713;

BB32_715:
	setp.eq.f64	%p807, %fd643, 0dBFF0000000000000;
	setp.gt.f64	%p808, %fd676, 0d3FF0000000000000;
	selp.b32	%r1923, 2146435072, 0, %p808;
	xor.b32  	%r1924, %r1923, 2146435072;
	setp.lt.s32	%p809, %r449, 0;
	selp.b32	%r1925, %r1924, %r1923, %p809;
	selp.b32	%r1926, 1072693248, %r1925, %p807;
	mov.u32 	%r1927, 0;
	mov.b64 	%fd2305, {%r1927, %r1926};
	bra.uni 	BB32_716;

BB32_737:
	setp.neu.f64	%p834, %fd696, 0d7FF0000000000000;
	mov.f64 	%fd2312, %fd702;
	@%p834 bra 	BB32_740;

	shr.s32 	%r1965, %r457, 31;
	and.b32  	%r1966, %r1965, -2146435072;
	add.s32 	%r1967, %r1966, 2146435072;
	or.b32  	%r1968, %r1967, -2147483648;
	selp.b32	%r1969, %r1968, %r1967, %p26;
	mov.u32 	%r1970, 0;
	mov.b64 	%fd2312, {%r1970, %r1969};

BB32_740:
	setp.eq.f64	%p838, %fd695, 0d0000000000000000;
	setp.eq.f64	%p839, %fd643, 0d3FF0000000000000;
	or.pred  	%p840, %p839, %p838;
	selp.f64	%fd2315, 0d3FF0000000000000, %fd2312, %p840;
	bra.uni 	BB32_742;

BB32_713:
	setp.neu.f64	%p806, %fd676, 0d7FF0000000000000;
	mov.f64 	%fd2305, %fd682;
	@%p806 bra 	BB32_716;

	shr.s32 	%r1917, %r449, 31;
	and.b32  	%r1918, %r1917, -2146435072;
	add.s32 	%r1919, %r1918, 2146435072;
	or.b32  	%r1920, %r1919, -2147483648;
	selp.b32	%r1921, %r1920, %r1919, %p25;
	mov.u32 	%r1922, 0;
	mov.b64 	%fd2305, {%r1922, %r1921};

BB32_716:
	setp.eq.f64	%p810, %fd675, 0d0000000000000000;
	setp.eq.f64	%p811, %fd643, 0d3FF0000000000000;
	or.pred  	%p812, %p811, %p810;
	selp.f64	%fd2315, 0d3FF0000000000000, %fd2305, %p812;

BB32_742:
	rcp.rn.f64 	%fd1913, %fd2315;
	mul.f64 	%fd2291, %fd2291, %fd1913;
	fma.rn.f64 	%fd2316, %fd2300, %fd2291, %fd2316;
	mov.u16 	%rs47, 0;
	mov.u32 	%r2396, %r422;
	mov.u32 	%r2412, %r423;
	mov.u32 	%r2428, %r424;
	mov.u32 	%r2444, %r425;

BB32_743:
	mov.u32 	%r2443, %r2444;
	mov.u32 	%r2427, %r2428;
	mov.u32 	%r2411, %r2412;
	mov.u32 	%r2395, %r2396;
	add.s32 	%r2378, %r2378, 1;
	setp.lt.s32	%p841, %r2378, %r546;
	mov.u32 	%r2393, %r2395;
	mov.u32 	%r2409, %r2411;
	mov.u32 	%r2425, %r2427;
	mov.u32 	%r2441, %r2443;
	@%p841 bra 	BB32_666;

BB32_744:
	mov.u32 	%r2442, %r2441;
	mov.u32 	%r2426, %r2425;
	mov.u32 	%r2410, %r2409;
	mov.u32 	%r2394, %r2393;
	sub.f64 	%fd2103, %fd31, %fd2316;
	bra.uni 	BB32_745;

BB32_500:
	setp.eq.s32	%p573, %r2171, -1;
	@%p573 bra 	BB32_583;
	bra.uni 	BB32_501;

BB32_583:
	sub.f64 	%fd1673, %fd2371, %fd2369;
	fma.rn.f64 	%fd2371, %fd1673, 0d3FF999999999999A, %fd2371;
	mov.f64 	%fd2290, 0d0000000000000000;
	mov.u32 	%r2325, %r2326;
	mov.u32 	%r2341, %r2342;
	mov.u32 	%r2357, %r2358;
	mov.u32 	%r2373, %r2374;
	@%p31 bra 	BB32_663;

	div.rn.f64 	%fd1676, %fd2371, %fd798;
	add.f64 	%fd568, %fd1676, 0d3FF0000000000000;
	mov.u32 	%r2310, 0;
	mov.u16 	%rs46, 1;
	mov.f64 	%fd2265, 0d3FF0000000000000;
	mov.f64 	%fd2290, 0d0000000000000000;
	mov.u32 	%r2327, %r2326;
	mov.u32 	%r2343, %r2342;
	mov.u32 	%r2359, %r2358;
	mov.u32 	%r2375, %r2374;

BB32_585:
	mov.u32 	%r2363, %r2375;
	mov.u32 	%r368, %r2363;
	mov.u32 	%r2347, %r2359;
	mov.u32 	%r367, %r2347;
	mov.u32 	%r2331, %r2343;
	mov.u32 	%r366, %r2331;
	mov.u32 	%r2315, %r2327;
	mov.u32 	%r365, %r2315;
	mul.wide.s32 	%rd102, %r2310, 56;
	add.s64 	%rd103, %rd59, %rd102;
	add.s64 	%rd38, %rd103, 12;
	ld.u32 	%r1662, [%rd103+12];
	setp.gt.s32	%p665, %r2137, %r1662;
	mov.u32 	%r2328, %r365;
	mov.u32 	%r2344, %r366;
	mov.u32 	%r2360, %r367;
	mov.u32 	%r2376, %r368;
	@%p665 bra 	BB32_662;

	ld.v2.u32 	{%r1663, %r1664}, [%rd38+-4];
	mov.u32 	%r373, %r1664;
	mov.u32 	%r372, %r1663;
	ld.v2.u32 	{%r1665, %r1666}, [%rd38+-12];
	mov.u32 	%r371, %r1666;
	mov.u32 	%r370, %r1665;
	ld.f64 	%fd2274, [%rd38+36];
	setp.neu.f64	%p666, %fd2274, 0dBFF0000000000000;
	@%p666 bra 	BB32_612;

	setp.eq.s32	%p667, %r545, 0;
	ld.v2.u32 	{%r1667, %r1668}, [%rd38+12];
	ld.v2.u32 	{%r1669, %r1670}, [%rd38+4];
	ld.v2.u32 	{%r1671, %r1672}, [%rd38+28];
	ld.v2.u32 	{%r1673, %r1674}, [%rd38+20];
	@%p667 bra 	BB32_589;
	bra.uni 	BB32_588;

BB32_589:
	setp.lt.s32	%p668, %r1670, 30;
	setp.eq.s32	%p669, %r1674, 31;
	and.pred  	%p670, %p669, %p668;
	selp.b32	%r1675, 1, %r1674, %p670;
	selp.u32	%r1676, 1, 0, %p670;
	sub.s32 	%r1677, %r1671, %r1667;
	sub.s32 	%r1678, %r1673, %r1669;
	add.s32 	%r1679, %r1678, %r1676;
	mul.lo.s32 	%r1680, %r1679, 30;
	sub.s32 	%r1682, %r950, %r1670;
	mov.u32 	%r1683, 0;
	max.s32 	%r1684, %r1683, %r1682;
	min.s32 	%r1685, %r950, %r1675;
	mad.lo.s32 	%r1686, %r1677, 360, %r1680;
	add.s32 	%r1687, %r1686, %r1684;
	add.s32 	%r1688, %r1687, %r1685;
	add.s32 	%r2311, %r1688, -30;
	bra.uni 	BB32_590;

BB32_588:
	sub.s32 	%r2311, %r1672, %r1668;

BB32_590:
	cvt.rn.f64.s32	%fd1677, %r2311;
	div.rn.f64 	%fd572, %fd1677, 0d4076800000000000;
	setp.eq.s32	%p671, %r542, 0;
	@%p671 bra 	BB32_610;
	bra.uni 	BB32_591;

BB32_610:
	fma.rn.f64 	%fd2273, %fd800, %fd572, 0d3FF0000000000000;
	bra.uni 	BB32_611;

BB32_591:
	setp.eq.s32	%p672, %r542, 1;
	@%p672 bra 	BB32_596;
	bra.uni 	BB32_592;

BB32_596:
	mul.f64 	%fd577, %fd801, %fd572;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r388}, %fd577;
	}
	bfe.u32 	%r1701, %r388, 20, 11;
	add.s32 	%r1702, %r1701, -1012;
	mov.b64 	 %rd104, %fd577;
	shl.b64 	%rd39, %rd104, %r1702;
	setp.eq.s64	%p677, %rd39, -9223372036854775808;
	abs.f64 	%fd578, %fd184;
	// Callseq Start 43
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd578;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd577;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2272, [retval0+0];
	
	//{
	}// Callseq End 43
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r389}, %fd184;
	}
	setp.lt.s32	%p678, %r389, 0;
	and.pred  	%p21, %p678, %p677;
	@!%p21 bra 	BB32_598;
	bra.uni 	BB32_597;

BB32_597:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1703}, %fd2272;
	}
	xor.b32  	%r1704, %r1703, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1705, %temp}, %fd2272;
	}
	mov.b64 	%fd2272, {%r1705, %r1704};

BB32_598:
	mov.f64 	%fd2271, %fd2272;
	setp.eq.f64	%p679, %fd184, 0d0000000000000000;
	@%p679 bra 	BB32_601;
	bra.uni 	BB32_599;

BB32_601:
	selp.b32	%r1706, %r389, 0, %p677;
	or.b32  	%r1707, %r1706, 2146435072;
	setp.lt.s32	%p683, %r388, 0;
	selp.b32	%r1708, %r1707, %r1706, %p683;
	mov.u32 	%r1709, 0;
	mov.b64 	%fd2271, {%r1709, %r1708};
	bra.uni 	BB32_602;

BB32_592:
	mov.f64 	%fd2273, 0d0000000000000000;
	setp.ne.s32	%p673, %r542, 2;
	@%p673 bra 	BB32_611;

	mul.f64 	%fd573, %fd800, %fd572;
	mov.f64 	%fd1679, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1680, %fd573, %fd1679;
	mov.f64 	%fd1681, 0d4338000000000000;
	add.rn.f64 	%fd1682, %fd1680, %fd1681;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r385, %temp}, %fd1682;
	}
	mov.f64 	%fd1683, 0dC338000000000000;
	add.rn.f64 	%fd1684, %fd1682, %fd1683;
	mov.f64 	%fd1685, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1686, %fd1684, %fd1685, %fd573;
	mov.f64 	%fd1687, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1688, %fd1684, %fd1687, %fd1686;
	mov.f64 	%fd1689, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1690, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1691, %fd1690, %fd1688, %fd1689;
	mov.f64 	%fd1692, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1693, %fd1691, %fd1688, %fd1692;
	mov.f64 	%fd1694, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1695, %fd1693, %fd1688, %fd1694;
	mov.f64 	%fd1696, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1697, %fd1695, %fd1688, %fd1696;
	mov.f64 	%fd1698, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1699, %fd1697, %fd1688, %fd1698;
	mov.f64 	%fd1700, 0d3F81111111122322;
	fma.rn.f64 	%fd1701, %fd1699, %fd1688, %fd1700;
	mov.f64 	%fd1702, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1703, %fd1701, %fd1688, %fd1702;
	mov.f64 	%fd1704, 0d3FC5555555555511;
	fma.rn.f64 	%fd1705, %fd1703, %fd1688, %fd1704;
	mov.f64 	%fd1706, 0d3FE000000000000B;
	fma.rn.f64 	%fd1707, %fd1705, %fd1688, %fd1706;
	mov.f64 	%fd1708, 0d3FF0000000000000;
	fma.rn.f64 	%fd1709, %fd1707, %fd1688, %fd1708;
	fma.rn.f64 	%fd1710, %fd1709, %fd1688, %fd1708;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r386, %temp}, %fd1710;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r387}, %fd1710;
	}
	shl.b32 	%r1689, %r385, 20;
	add.s32 	%r1690, %r387, %r1689;
	mov.b64 	%fd2273, {%r386, %r1690};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1691}, %fd573;
	}
	mov.b32 	 %f50, %r1691;
	abs.f32 	%f21, %f50;
	setp.lt.f32	%p674, %f21, 0f4086232B;
	@%p674 bra 	BB32_611;

	setp.lt.f64	%p675, %fd573, 0d0000000000000000;
	add.f64 	%fd1711, %fd573, 0d7FF0000000000000;
	selp.f64	%fd2273, 0d0000000000000000, %fd1711, %p675;
	setp.geu.f32	%p676, %f21, 0f40874800;
	@%p676 bra 	BB32_611;

	shr.u32 	%r1692, %r385, 31;
	add.s32 	%r1693, %r385, %r1692;
	shr.s32 	%r1694, %r1693, 1;
	shl.b32 	%r1695, %r1694, 20;
	add.s32 	%r1696, %r1695, %r387;
	mov.b64 	%fd1712, {%r386, %r1696};
	sub.s32 	%r1697, %r385, %r1694;
	shl.b32 	%r1698, %r1697, 20;
	add.s32 	%r1699, %r1698, 1072693248;
	mov.u32 	%r1700, 0;
	mov.b64 	%fd1713, {%r1700, %r1699};
	mul.f64 	%fd2273, %fd1712, %fd1713;
	bra.uni 	BB32_611;

BB32_599:
	setp.gt.s32	%p680, %r389, -1;
	@%p680 bra 	BB32_602;

	cvt.rzi.f64.f64	%fd1714, %fd577;
	setp.neu.f64	%p681, %fd1714, %fd577;
	selp.f64	%fd2271, 0dFFF8000000000000, %fd2271, %p681;

BB32_602:
	mov.f64 	%fd584, %fd2271;
	add.f64 	%fd585, %fd577, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1710}, %fd585;
	}
	and.b32  	%r1711, %r1710, 2146435072;
	setp.ne.s32	%p684, %r1711, 2146435072;
	mov.f64 	%fd2270, %fd584;
	@%p684 bra 	BB32_609;

	setp.gtu.f64	%p685, %fd578, 0d7FF0000000000000;
	mov.f64 	%fd2270, %fd585;
	@%p685 bra 	BB32_609;

	abs.f64 	%fd586, %fd577;
	setp.gtu.f64	%p686, %fd586, 0d7FF0000000000000;
	mov.f64 	%fd2269, %fd585;
	mov.f64 	%fd2270, %fd2269;
	@%p686 bra 	BB32_609;

	setp.eq.f64	%p687, %fd586, 0d7FF0000000000000;
	@%p687 bra 	BB32_608;
	bra.uni 	BB32_606;

BB32_608:
	setp.eq.f64	%p689, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p690, %fd578, 0d3FF0000000000000;
	selp.b32	%r1718, 2146435072, 0, %p690;
	xor.b32  	%r1719, %r1718, 2146435072;
	setp.lt.s32	%p691, %r388, 0;
	selp.b32	%r1720, %r1719, %r1718, %p691;
	selp.b32	%r1721, 1072693248, %r1720, %p689;
	mov.u32 	%r1722, 0;
	mov.b64 	%fd2270, {%r1722, %r1721};
	bra.uni 	BB32_609;

BB32_606:
	setp.neu.f64	%p688, %fd578, 0d7FF0000000000000;
	mov.f64 	%fd2270, %fd584;
	@%p688 bra 	BB32_609;

	shr.s32 	%r1712, %r388, 31;
	and.b32  	%r1713, %r1712, -2146435072;
	add.s32 	%r1714, %r1713, 2146435072;
	or.b32  	%r1715, %r1714, -2147483648;
	selp.b32	%r1716, %r1715, %r1714, %p21;
	mov.u32 	%r1717, 0;
	mov.b64 	%fd2270, {%r1717, %r1716};

BB32_609:
	setp.eq.f64	%p692, %fd577, 0d0000000000000000;
	setp.eq.f64	%p693, %fd184, 0d3FF0000000000000;
	or.pred  	%p694, %p693, %p692;
	selp.f64	%fd2273, 0d3FF0000000000000, %fd2270, %p694;

BB32_611:
	add.f64 	%fd1715, %fd2273, 0dBFF0000000000000;
	mul.f64 	%fd2274, %fd1715, 0d4059000000000000;

BB32_612:
	and.b16  	%rs33, %rs46, 255;
	setp.eq.s16	%p695, %rs33, 0;
	@%p695 bra 	BB32_637;
	bra.uni 	BB32_613;

BB32_637:
	setp.eq.s32	%p724, %r538, 0;
	@%p724 bra 	BB32_639;
	bra.uni 	BB32_638;

BB32_639:
	setp.lt.s32	%p725, %r366, 30;
	setp.eq.s32	%p726, %r1666, 31;
	and.pred  	%p727, %p726, %p725;
	selp.b32	%r1770, 1, %r1666, %p727;
	selp.u32	%r1771, 1, 0, %p727;
	sub.s32 	%r1772, %r1663, %r367;
	sub.s32 	%r1773, %r1665, %r365;
	add.s32 	%r1774, %r1773, %r1771;
	mul.lo.s32 	%r1775, %r1774, 30;
	sub.s32 	%r1777, %r950, %r366;
	mov.u32 	%r1778, 0;
	max.s32 	%r1779, %r1778, %r1777;
	min.s32 	%r1780, %r950, %r1770;
	mad.lo.s32 	%r1781, %r1772, 360, %r1775;
	add.s32 	%r1782, %r1781, %r1779;
	add.s32 	%r1783, %r1782, %r1780;
	add.s32 	%r2313, %r1783, -30;
	bra.uni 	BB32_640;

BB32_613:
	setp.eq.s32	%p696, %r538, 0;
	@%p696 bra 	BB32_615;
	bra.uni 	BB32_614;

BB32_615:
	setp.lt.s32	%p697, %r2139, 30;
	setp.eq.s32	%p698, %r1666, 31;
	and.pred  	%p699, %p698, %p697;
	selp.b32	%r1723, 1, %r1666, %p699;
	selp.u32	%r1724, 1, 0, %p699;
	sub.s32 	%r1725, %r1663, %r2138;
	sub.s32 	%r1726, %r1665, %r2140;
	add.s32 	%r1727, %r1726, %r1724;
	mul.lo.s32 	%r1728, %r1727, 30;
	min.s32 	%r1730, %r950, %r1723;
	mad.lo.s32 	%r1731, %r1725, 360, %r1728;
	mov.u32 	%r1732, 0;
	max.s32 	%r1733, %r1732, %r131;
	add.s32 	%r1734, %r1731, %r1733;
	add.s32 	%r1735, %r1734, %r1730;
	add.s32 	%r2312, %r1735, -30;
	bra.uni 	BB32_616;

BB32_638:
	sub.s32 	%r2313, %r1664, %r368;

BB32_640:
	cvt.rn.f64.s32	%fd1754, %r2313;
	div.rn.f64 	%fd615, %fd1754, 0d4076800000000000;
	setp.eq.s32	%p728, %r539, 0;
	@%p728 bra 	BB32_660;
	bra.uni 	BB32_641;

BB32_660:
	fma.rn.f64 	%fd2289, %fd2371, %fd615, 0d3FF0000000000000;
	bra.uni 	BB32_661;

BB32_614:
	sub.s32 	%r2312, %r1664, %r2137;

BB32_616:
	cvt.rn.f64.s32	%fd1716, %r2312;
	div.rn.f64 	%fd595, %fd1716, 0d4076800000000000;
	setp.eq.s32	%p700, %r539, 0;
	@%p700 bra 	BB32_636;
	bra.uni 	BB32_617;

BB32_636:
	fma.rn.f64 	%fd2289, %fd2371, %fd595, 0d3FF0000000000000;
	bra.uni 	BB32_661;

BB32_641:
	setp.eq.s32	%p729, %r539, 1;
	@%p729 bra 	BB32_646;
	bra.uni 	BB32_642;

BB32_646:
	mul.f64 	%fd620, %fd615, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r405}, %fd620;
	}
	bfe.u32 	%r1796, %r405, 20, 11;
	add.s32 	%r1797, %r1796, -1012;
	mov.b64 	 %rd106, %fd620;
	shl.b64 	%rd41, %rd106, %r1797;
	setp.eq.s64	%p734, %rd41, -9223372036854775808;
	abs.f64 	%fd621, %fd568;
	// Callseq Start 45
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd621;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd620;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2288, [retval0+0];
	
	//{
	}// Callseq End 45
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r406}, %fd568;
	}
	setp.lt.s32	%p735, %r406, 0;
	and.pred  	%p23, %p735, %p734;
	@!%p23 bra 	BB32_648;
	bra.uni 	BB32_647;

BB32_647:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1798}, %fd2288;
	}
	xor.b32  	%r1799, %r1798, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1800, %temp}, %fd2288;
	}
	mov.b64 	%fd2288, {%r1800, %r1799};

BB32_648:
	mov.f64 	%fd2287, %fd2288;
	setp.eq.f64	%p736, %fd568, 0d0000000000000000;
	@%p736 bra 	BB32_651;
	bra.uni 	BB32_649;

BB32_651:
	selp.b32	%r1801, %r406, 0, %p734;
	or.b32  	%r1802, %r1801, 2146435072;
	setp.lt.s32	%p740, %r405, 0;
	selp.b32	%r1803, %r1802, %r1801, %p740;
	mov.u32 	%r1804, 0;
	mov.b64 	%fd2287, {%r1804, %r1803};
	bra.uni 	BB32_652;

BB32_617:
	setp.eq.s32	%p701, %r539, 1;
	@%p701 bra 	BB32_622;
	bra.uni 	BB32_618;

BB32_622:
	mul.f64 	%fd600, %fd595, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r397}, %fd600;
	}
	bfe.u32 	%r1748, %r397, 20, 11;
	add.s32 	%r1749, %r1748, -1012;
	mov.b64 	 %rd105, %fd600;
	shl.b64 	%rd40, %rd105, %r1749;
	setp.eq.s64	%p706, %rd40, -9223372036854775808;
	abs.f64 	%fd601, %fd568;
	// Callseq Start 44
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd601;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd600;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2281, [retval0+0];
	
	//{
	}// Callseq End 44
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r398}, %fd568;
	}
	setp.lt.s32	%p707, %r398, 0;
	and.pred  	%p22, %p707, %p706;
	@!%p22 bra 	BB32_624;
	bra.uni 	BB32_623;

BB32_623:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1750}, %fd2281;
	}
	xor.b32  	%r1751, %r1750, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1752, %temp}, %fd2281;
	}
	mov.b64 	%fd2281, {%r1752, %r1751};

BB32_624:
	mov.f64 	%fd2280, %fd2281;
	setp.eq.f64	%p708, %fd568, 0d0000000000000000;
	@%p708 bra 	BB32_627;
	bra.uni 	BB32_625;

BB32_627:
	selp.b32	%r1753, %r398, 0, %p706;
	or.b32  	%r1754, %r1753, 2146435072;
	setp.lt.s32	%p712, %r397, 0;
	selp.b32	%r1755, %r1754, %r1753, %p712;
	mov.u32 	%r1756, 0;
	mov.b64 	%fd2280, {%r1756, %r1755};
	bra.uni 	BB32_628;

BB32_642:
	mov.f64 	%fd2289, 0d0000000000000000;
	setp.ne.s32	%p730, %r539, 2;
	@%p730 bra 	BB32_661;

	mul.f64 	%fd616, %fd2371, %fd615;
	mov.f64 	%fd1756, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1757, %fd616, %fd1756;
	mov.f64 	%fd1758, 0d4338000000000000;
	add.rn.f64 	%fd1759, %fd1757, %fd1758;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r402, %temp}, %fd1759;
	}
	mov.f64 	%fd1760, 0dC338000000000000;
	add.rn.f64 	%fd1761, %fd1759, %fd1760;
	mov.f64 	%fd1762, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1763, %fd1761, %fd1762, %fd616;
	mov.f64 	%fd1764, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1765, %fd1761, %fd1764, %fd1763;
	mov.f64 	%fd1766, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1767, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1768, %fd1767, %fd1765, %fd1766;
	mov.f64 	%fd1769, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1770, %fd1768, %fd1765, %fd1769;
	mov.f64 	%fd1771, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1772, %fd1770, %fd1765, %fd1771;
	mov.f64 	%fd1773, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1774, %fd1772, %fd1765, %fd1773;
	mov.f64 	%fd1775, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1776, %fd1774, %fd1765, %fd1775;
	mov.f64 	%fd1777, 0d3F81111111122322;
	fma.rn.f64 	%fd1778, %fd1776, %fd1765, %fd1777;
	mov.f64 	%fd1779, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1780, %fd1778, %fd1765, %fd1779;
	mov.f64 	%fd1781, 0d3FC5555555555511;
	fma.rn.f64 	%fd1782, %fd1780, %fd1765, %fd1781;
	mov.f64 	%fd1783, 0d3FE000000000000B;
	fma.rn.f64 	%fd1784, %fd1782, %fd1765, %fd1783;
	mov.f64 	%fd1785, 0d3FF0000000000000;
	fma.rn.f64 	%fd1786, %fd1784, %fd1765, %fd1785;
	fma.rn.f64 	%fd1787, %fd1786, %fd1765, %fd1785;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r403, %temp}, %fd1787;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r404}, %fd1787;
	}
	shl.b32 	%r1784, %r402, 20;
	add.s32 	%r1785, %r404, %r1784;
	mov.b64 	%fd2289, {%r403, %r1785};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1786}, %fd616;
	}
	mov.b32 	 %f52, %r1786;
	abs.f32 	%f23, %f52;
	setp.lt.f32	%p731, %f23, 0f4086232B;
	@%p731 bra 	BB32_661;

	setp.lt.f64	%p732, %fd616, 0d0000000000000000;
	add.f64 	%fd1788, %fd616, 0d7FF0000000000000;
	selp.f64	%fd2289, 0d0000000000000000, %fd1788, %p732;
	setp.geu.f32	%p733, %f23, 0f40874800;
	@%p733 bra 	BB32_661;

	shr.u32 	%r1787, %r402, 31;
	add.s32 	%r1788, %r402, %r1787;
	shr.s32 	%r1789, %r1788, 1;
	shl.b32 	%r1790, %r1789, 20;
	add.s32 	%r1791, %r1790, %r404;
	mov.b64 	%fd1789, {%r403, %r1791};
	sub.s32 	%r1792, %r402, %r1789;
	shl.b32 	%r1793, %r1792, 20;
	add.s32 	%r1794, %r1793, 1072693248;
	mov.u32 	%r1795, 0;
	mov.b64 	%fd1790, {%r1795, %r1794};
	mul.f64 	%fd2289, %fd1789, %fd1790;
	bra.uni 	BB32_661;

BB32_618:
	mov.f64 	%fd2289, 0d0000000000000000;
	setp.ne.s32	%p702, %r539, 2;
	@%p702 bra 	BB32_661;

	mul.f64 	%fd596, %fd2371, %fd595;
	mov.f64 	%fd1718, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1719, %fd596, %fd1718;
	mov.f64 	%fd1720, 0d4338000000000000;
	add.rn.f64 	%fd1721, %fd1719, %fd1720;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r394, %temp}, %fd1721;
	}
	mov.f64 	%fd1722, 0dC338000000000000;
	add.rn.f64 	%fd1723, %fd1721, %fd1722;
	mov.f64 	%fd1724, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1725, %fd1723, %fd1724, %fd596;
	mov.f64 	%fd1726, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1727, %fd1723, %fd1726, %fd1725;
	mov.f64 	%fd1728, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1729, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1730, %fd1729, %fd1727, %fd1728;
	mov.f64 	%fd1731, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1732, %fd1730, %fd1727, %fd1731;
	mov.f64 	%fd1733, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1734, %fd1732, %fd1727, %fd1733;
	mov.f64 	%fd1735, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1736, %fd1734, %fd1727, %fd1735;
	mov.f64 	%fd1737, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1738, %fd1736, %fd1727, %fd1737;
	mov.f64 	%fd1739, 0d3F81111111122322;
	fma.rn.f64 	%fd1740, %fd1738, %fd1727, %fd1739;
	mov.f64 	%fd1741, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1742, %fd1740, %fd1727, %fd1741;
	mov.f64 	%fd1743, 0d3FC5555555555511;
	fma.rn.f64 	%fd1744, %fd1742, %fd1727, %fd1743;
	mov.f64 	%fd1745, 0d3FE000000000000B;
	fma.rn.f64 	%fd1746, %fd1744, %fd1727, %fd1745;
	mov.f64 	%fd1747, 0d3FF0000000000000;
	fma.rn.f64 	%fd1748, %fd1746, %fd1727, %fd1747;
	fma.rn.f64 	%fd1749, %fd1748, %fd1727, %fd1747;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r395, %temp}, %fd1749;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r396}, %fd1749;
	}
	shl.b32 	%r1736, %r394, 20;
	add.s32 	%r1737, %r396, %r1736;
	mov.b64 	%fd2289, {%r395, %r1737};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1738}, %fd596;
	}
	mov.b32 	 %f51, %r1738;
	abs.f32 	%f22, %f51;
	setp.lt.f32	%p703, %f22, 0f4086232B;
	@%p703 bra 	BB32_661;

	setp.lt.f64	%p704, %fd596, 0d0000000000000000;
	add.f64 	%fd1750, %fd596, 0d7FF0000000000000;
	selp.f64	%fd2289, 0d0000000000000000, %fd1750, %p704;
	setp.geu.f32	%p705, %f22, 0f40874800;
	@%p705 bra 	BB32_661;

	shr.u32 	%r1739, %r394, 31;
	add.s32 	%r1740, %r394, %r1739;
	shr.s32 	%r1741, %r1740, 1;
	shl.b32 	%r1742, %r1741, 20;
	add.s32 	%r1743, %r1742, %r396;
	mov.b64 	%fd1751, {%r395, %r1743};
	sub.s32 	%r1744, %r394, %r1741;
	shl.b32 	%r1745, %r1744, 20;
	add.s32 	%r1746, %r1745, 1072693248;
	mov.u32 	%r1747, 0;
	mov.b64 	%fd1752, {%r1747, %r1746};
	mul.f64 	%fd2289, %fd1751, %fd1752;
	bra.uni 	BB32_661;

BB32_649:
	setp.gt.s32	%p737, %r406, -1;
	@%p737 bra 	BB32_652;

	cvt.rzi.f64.f64	%fd1791, %fd620;
	setp.neu.f64	%p738, %fd1791, %fd620;
	selp.f64	%fd2287, 0dFFF8000000000000, %fd2287, %p738;

BB32_652:
	mov.f64 	%fd627, %fd2287;
	add.f64 	%fd628, %fd620, %fd568;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1805}, %fd628;
	}
	and.b32  	%r1806, %r1805, 2146435072;
	setp.ne.s32	%p741, %r1806, 2146435072;
	mov.f64 	%fd2286, %fd627;
	@%p741 bra 	BB32_659;

	setp.gtu.f64	%p742, %fd621, 0d7FF0000000000000;
	mov.f64 	%fd2286, %fd628;
	@%p742 bra 	BB32_659;

	abs.f64 	%fd629, %fd620;
	setp.gtu.f64	%p743, %fd629, 0d7FF0000000000000;
	mov.f64 	%fd2285, %fd628;
	mov.f64 	%fd2286, %fd2285;
	@%p743 bra 	BB32_659;

	setp.eq.f64	%p744, %fd629, 0d7FF0000000000000;
	@%p744 bra 	BB32_658;
	bra.uni 	BB32_656;

BB32_658:
	setp.eq.f64	%p746, %fd568, 0dBFF0000000000000;
	setp.gt.f64	%p747, %fd621, 0d3FF0000000000000;
	selp.b32	%r1813, 2146435072, 0, %p747;
	xor.b32  	%r1814, %r1813, 2146435072;
	setp.lt.s32	%p748, %r405, 0;
	selp.b32	%r1815, %r1814, %r1813, %p748;
	selp.b32	%r1816, 1072693248, %r1815, %p746;
	mov.u32 	%r1817, 0;
	mov.b64 	%fd2286, {%r1817, %r1816};
	bra.uni 	BB32_659;

BB32_625:
	setp.gt.s32	%p709, %r398, -1;
	@%p709 bra 	BB32_628;

	cvt.rzi.f64.f64	%fd1753, %fd600;
	setp.neu.f64	%p710, %fd1753, %fd600;
	selp.f64	%fd2280, 0dFFF8000000000000, %fd2280, %p710;

BB32_628:
	mov.f64 	%fd607, %fd2280;
	add.f64 	%fd608, %fd600, %fd568;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1757}, %fd608;
	}
	and.b32  	%r1758, %r1757, 2146435072;
	setp.ne.s32	%p713, %r1758, 2146435072;
	mov.f64 	%fd2279, %fd607;
	@%p713 bra 	BB32_635;

	setp.gtu.f64	%p714, %fd601, 0d7FF0000000000000;
	mov.f64 	%fd2279, %fd608;
	@%p714 bra 	BB32_635;

	abs.f64 	%fd609, %fd600;
	setp.gtu.f64	%p715, %fd609, 0d7FF0000000000000;
	mov.f64 	%fd2278, %fd608;
	mov.f64 	%fd2279, %fd2278;
	@%p715 bra 	BB32_635;

	setp.eq.f64	%p716, %fd609, 0d7FF0000000000000;
	@%p716 bra 	BB32_634;
	bra.uni 	BB32_632;

BB32_634:
	setp.eq.f64	%p718, %fd568, 0dBFF0000000000000;
	setp.gt.f64	%p719, %fd601, 0d3FF0000000000000;
	selp.b32	%r1765, 2146435072, 0, %p719;
	xor.b32  	%r1766, %r1765, 2146435072;
	setp.lt.s32	%p720, %r397, 0;
	selp.b32	%r1767, %r1766, %r1765, %p720;
	selp.b32	%r1768, 1072693248, %r1767, %p718;
	mov.u32 	%r1769, 0;
	mov.b64 	%fd2279, {%r1769, %r1768};
	bra.uni 	BB32_635;

BB32_656:
	setp.neu.f64	%p745, %fd621, 0d7FF0000000000000;
	mov.f64 	%fd2286, %fd627;
	@%p745 bra 	BB32_659;

	shr.s32 	%r1807, %r405, 31;
	and.b32  	%r1808, %r1807, -2146435072;
	add.s32 	%r1809, %r1808, 2146435072;
	or.b32  	%r1810, %r1809, -2147483648;
	selp.b32	%r1811, %r1810, %r1809, %p23;
	mov.u32 	%r1812, 0;
	mov.b64 	%fd2286, {%r1812, %r1811};

BB32_659:
	setp.eq.f64	%p749, %fd620, 0d0000000000000000;
	setp.eq.f64	%p750, %fd568, 0d3FF0000000000000;
	or.pred  	%p751, %p750, %p749;
	selp.f64	%fd2289, 0d3FF0000000000000, %fd2286, %p751;
	bra.uni 	BB32_661;

BB32_632:
	setp.neu.f64	%p717, %fd601, 0d7FF0000000000000;
	mov.f64 	%fd2279, %fd607;
	@%p717 bra 	BB32_635;

	shr.s32 	%r1759, %r397, 31;
	and.b32  	%r1760, %r1759, -2146435072;
	add.s32 	%r1761, %r1760, 2146435072;
	or.b32  	%r1762, %r1761, -2147483648;
	selp.b32	%r1763, %r1762, %r1761, %p22;
	mov.u32 	%r1764, 0;
	mov.b64 	%fd2279, {%r1764, %r1763};

BB32_635:
	setp.eq.f64	%p721, %fd600, 0d0000000000000000;
	setp.eq.f64	%p722, %fd568, 0d3FF0000000000000;
	or.pred  	%p723, %p722, %p721;
	selp.f64	%fd2289, 0d3FF0000000000000, %fd2279, %p723;

BB32_661:
	rcp.rn.f64 	%fd1792, %fd2289;
	mul.f64 	%fd2265, %fd2265, %fd1792;
	fma.rn.f64 	%fd2290, %fd2274, %fd2265, %fd2290;
	mov.u16 	%rs46, 0;
	mov.u32 	%r2328, %r370;
	mov.u32 	%r2344, %r371;
	mov.u32 	%r2360, %r372;
	mov.u32 	%r2376, %r373;

BB32_662:
	mov.u32 	%r2375, %r2376;
	mov.u32 	%r2359, %r2360;
	mov.u32 	%r2343, %r2344;
	mov.u32 	%r2327, %r2328;
	add.s32 	%r2310, %r2310, 1;
	setp.lt.s32	%p752, %r2310, %r546;
	mov.u32 	%r2325, %r2327;
	mov.u32 	%r2341, %r2343;
	mov.u32 	%r2357, %r2359;
	mov.u32 	%r2373, %r2375;
	@%p752 bra 	BB32_585;

BB32_663:
	mov.u32 	%r2374, %r2373;
	mov.u32 	%r2358, %r2357;
	mov.u32 	%r2342, %r2341;
	mov.u32 	%r2326, %r2325;
	sub.f64 	%fd2104, %fd31, %fd2290;
	add.s32 	%r2519, %r2519, 1;
	mov.u32 	%r2171, 1;

BB32_827:
	bra.uni 	BB32_828;

BB32_501:
	setp.ne.s32	%p574, %r2171, 1;
	@%p574 bra 	BB32_828;

	sub.f64 	%fd1552, %fd2369, %fd2371;
	fma.rn.f64 	%fd2369, %fd1552, 0d3FF999999999999A, %fd2369;
	mov.f64 	%fd2264, 0d0000000000000000;
	mov.u32 	%r2257, %r2258;
	mov.u32 	%r2273, %r2274;
	mov.u32 	%r2289, %r2290;
	mov.u32 	%r2305, %r2306;
	@%p31 bra 	BB32_582;

	div.rn.f64 	%fd1555, %fd2369, %fd798;
	add.f64 	%fd493, %fd1555, 0d3FF0000000000000;
	mov.u32 	%r2242, 0;
	mov.u16 	%rs45, 1;
	mov.f64 	%fd2239, 0d3FF0000000000000;
	mov.f64 	%fd2264, 0d0000000000000000;
	mov.u32 	%r2259, %r2258;
	mov.u32 	%r2275, %r2274;
	mov.u32 	%r2291, %r2290;
	mov.u32 	%r2307, %r2306;

BB32_504:
	mov.u32 	%r2295, %r2307;
	mov.u32 	%r317, %r2295;
	mov.u32 	%r2279, %r2291;
	mov.u32 	%r316, %r2279;
	mov.u32 	%r2263, %r2275;
	mov.u32 	%r315, %r2263;
	mov.u32 	%r2247, %r2259;
	mov.u32 	%r314, %r2247;
	mul.wide.s32 	%rd97, %r2242, 56;
	add.s64 	%rd98, %rd59, %rd97;
	add.s64 	%rd33, %rd98, 12;
	ld.u32 	%r1504, [%rd98+12];
	setp.gt.s32	%p576, %r2137, %r1504;
	mov.u32 	%r2260, %r314;
	mov.u32 	%r2276, %r315;
	mov.u32 	%r2292, %r316;
	mov.u32 	%r2308, %r317;
	@%p576 bra 	BB32_581;

	ld.v2.u32 	{%r1505, %r1506}, [%rd33+-4];
	mov.u32 	%r322, %r1506;
	mov.u32 	%r321, %r1505;
	ld.v2.u32 	{%r1507, %r1508}, [%rd33+-12];
	mov.u32 	%r320, %r1508;
	mov.u32 	%r319, %r1507;
	ld.f64 	%fd2248, [%rd33+36];
	setp.neu.f64	%p577, %fd2248, 0dBFF0000000000000;
	@%p577 bra 	BB32_531;

	setp.eq.s32	%p578, %r545, 0;
	ld.v2.u32 	{%r1509, %r1510}, [%rd33+12];
	ld.v2.u32 	{%r1511, %r1512}, [%rd33+4];
	ld.v2.u32 	{%r1513, %r1514}, [%rd33+28];
	ld.v2.u32 	{%r1515, %r1516}, [%rd33+20];
	@%p578 bra 	BB32_508;
	bra.uni 	BB32_507;

BB32_508:
	setp.lt.s32	%p579, %r1512, 30;
	setp.eq.s32	%p580, %r1516, 31;
	and.pred  	%p581, %p580, %p579;
	selp.b32	%r1517, 1, %r1516, %p581;
	selp.u32	%r1518, 1, 0, %p581;
	sub.s32 	%r1519, %r1513, %r1509;
	sub.s32 	%r1520, %r1515, %r1511;
	add.s32 	%r1521, %r1520, %r1518;
	mul.lo.s32 	%r1522, %r1521, 30;
	sub.s32 	%r1524, %r950, %r1512;
	mov.u32 	%r1525, 0;
	max.s32 	%r1526, %r1525, %r1524;
	min.s32 	%r1527, %r950, %r1517;
	mad.lo.s32 	%r1528, %r1519, 360, %r1522;
	add.s32 	%r1529, %r1528, %r1526;
	add.s32 	%r1530, %r1529, %r1527;
	add.s32 	%r2243, %r1530, -30;
	bra.uni 	BB32_509;

BB32_507:
	sub.s32 	%r2243, %r1514, %r1510;

BB32_509:
	cvt.rn.f64.s32	%fd1556, %r2243;
	div.rn.f64 	%fd497, %fd1556, 0d4076800000000000;
	setp.eq.s32	%p582, %r542, 0;
	@%p582 bra 	BB32_529;
	bra.uni 	BB32_510;

BB32_529:
	fma.rn.f64 	%fd2247, %fd800, %fd497, 0d3FF0000000000000;
	bra.uni 	BB32_530;

BB32_510:
	setp.eq.s32	%p583, %r542, 1;
	@%p583 bra 	BB32_515;
	bra.uni 	BB32_511;

BB32_515:
	mul.f64 	%fd502, %fd801, %fd497;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r337}, %fd502;
	}
	bfe.u32 	%r1543, %r337, 20, 11;
	add.s32 	%r1544, %r1543, -1012;
	mov.b64 	 %rd99, %fd502;
	shl.b64 	%rd34, %rd99, %r1544;
	setp.eq.s64	%p588, %rd34, -9223372036854775808;
	abs.f64 	%fd503, %fd184;
	// Callseq Start 40
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd503;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd502;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2246, [retval0+0];
	
	//{
	}// Callseq End 40
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r338}, %fd184;
	}
	setp.lt.s32	%p589, %r338, 0;
	and.pred  	%p18, %p589, %p588;
	@!%p18 bra 	BB32_517;
	bra.uni 	BB32_516;

BB32_516:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1545}, %fd2246;
	}
	xor.b32  	%r1546, %r1545, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1547, %temp}, %fd2246;
	}
	mov.b64 	%fd2246, {%r1547, %r1546};

BB32_517:
	mov.f64 	%fd2245, %fd2246;
	setp.eq.f64	%p590, %fd184, 0d0000000000000000;
	@%p590 bra 	BB32_520;
	bra.uni 	BB32_518;

BB32_520:
	selp.b32	%r1548, %r338, 0, %p588;
	or.b32  	%r1549, %r1548, 2146435072;
	setp.lt.s32	%p594, %r337, 0;
	selp.b32	%r1550, %r1549, %r1548, %p594;
	mov.u32 	%r1551, 0;
	mov.b64 	%fd2245, {%r1551, %r1550};
	bra.uni 	BB32_521;

BB32_511:
	mov.f64 	%fd2247, 0d0000000000000000;
	setp.ne.s32	%p584, %r542, 2;
	@%p584 bra 	BB32_530;

	mul.f64 	%fd498, %fd800, %fd497;
	mov.f64 	%fd1558, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1559, %fd498, %fd1558;
	mov.f64 	%fd1560, 0d4338000000000000;
	add.rn.f64 	%fd1561, %fd1559, %fd1560;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r334, %temp}, %fd1561;
	}
	mov.f64 	%fd1562, 0dC338000000000000;
	add.rn.f64 	%fd1563, %fd1561, %fd1562;
	mov.f64 	%fd1564, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1565, %fd1563, %fd1564, %fd498;
	mov.f64 	%fd1566, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1567, %fd1563, %fd1566, %fd1565;
	mov.f64 	%fd1568, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1569, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1570, %fd1569, %fd1567, %fd1568;
	mov.f64 	%fd1571, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1572, %fd1570, %fd1567, %fd1571;
	mov.f64 	%fd1573, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1574, %fd1572, %fd1567, %fd1573;
	mov.f64 	%fd1575, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1576, %fd1574, %fd1567, %fd1575;
	mov.f64 	%fd1577, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1578, %fd1576, %fd1567, %fd1577;
	mov.f64 	%fd1579, 0d3F81111111122322;
	fma.rn.f64 	%fd1580, %fd1578, %fd1567, %fd1579;
	mov.f64 	%fd1581, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1582, %fd1580, %fd1567, %fd1581;
	mov.f64 	%fd1583, 0d3FC5555555555511;
	fma.rn.f64 	%fd1584, %fd1582, %fd1567, %fd1583;
	mov.f64 	%fd1585, 0d3FE000000000000B;
	fma.rn.f64 	%fd1586, %fd1584, %fd1567, %fd1585;
	mov.f64 	%fd1587, 0d3FF0000000000000;
	fma.rn.f64 	%fd1588, %fd1586, %fd1567, %fd1587;
	fma.rn.f64 	%fd1589, %fd1588, %fd1567, %fd1587;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r335, %temp}, %fd1589;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r336}, %fd1589;
	}
	shl.b32 	%r1531, %r334, 20;
	add.s32 	%r1532, %r336, %r1531;
	mov.b64 	%fd2247, {%r335, %r1532};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1533}, %fd498;
	}
	mov.b32 	 %f47, %r1533;
	abs.f32 	%f18, %f47;
	setp.lt.f32	%p585, %f18, 0f4086232B;
	@%p585 bra 	BB32_530;

	setp.lt.f64	%p586, %fd498, 0d0000000000000000;
	add.f64 	%fd1590, %fd498, 0d7FF0000000000000;
	selp.f64	%fd2247, 0d0000000000000000, %fd1590, %p586;
	setp.geu.f32	%p587, %f18, 0f40874800;
	@%p587 bra 	BB32_530;

	shr.u32 	%r1534, %r334, 31;
	add.s32 	%r1535, %r334, %r1534;
	shr.s32 	%r1536, %r1535, 1;
	shl.b32 	%r1537, %r1536, 20;
	add.s32 	%r1538, %r1537, %r336;
	mov.b64 	%fd1591, {%r335, %r1538};
	sub.s32 	%r1539, %r334, %r1536;
	shl.b32 	%r1540, %r1539, 20;
	add.s32 	%r1541, %r1540, 1072693248;
	mov.u32 	%r1542, 0;
	mov.b64 	%fd1592, {%r1542, %r1541};
	mul.f64 	%fd2247, %fd1591, %fd1592;
	bra.uni 	BB32_530;

BB32_518:
	setp.gt.s32	%p591, %r338, -1;
	@%p591 bra 	BB32_521;

	cvt.rzi.f64.f64	%fd1593, %fd502;
	setp.neu.f64	%p592, %fd1593, %fd502;
	selp.f64	%fd2245, 0dFFF8000000000000, %fd2245, %p592;

BB32_521:
	mov.f64 	%fd509, %fd2245;
	add.f64 	%fd510, %fd502, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1552}, %fd510;
	}
	and.b32  	%r1553, %r1552, 2146435072;
	setp.ne.s32	%p595, %r1553, 2146435072;
	mov.f64 	%fd2244, %fd509;
	@%p595 bra 	BB32_528;

	setp.gtu.f64	%p596, %fd503, 0d7FF0000000000000;
	mov.f64 	%fd2244, %fd510;
	@%p596 bra 	BB32_528;

	abs.f64 	%fd511, %fd502;
	setp.gtu.f64	%p597, %fd511, 0d7FF0000000000000;
	mov.f64 	%fd2243, %fd510;
	mov.f64 	%fd2244, %fd2243;
	@%p597 bra 	BB32_528;

	setp.eq.f64	%p598, %fd511, 0d7FF0000000000000;
	@%p598 bra 	BB32_527;
	bra.uni 	BB32_525;

BB32_527:
	setp.eq.f64	%p600, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p601, %fd503, 0d3FF0000000000000;
	selp.b32	%r1560, 2146435072, 0, %p601;
	xor.b32  	%r1561, %r1560, 2146435072;
	setp.lt.s32	%p602, %r337, 0;
	selp.b32	%r1562, %r1561, %r1560, %p602;
	selp.b32	%r1563, 1072693248, %r1562, %p600;
	mov.u32 	%r1564, 0;
	mov.b64 	%fd2244, {%r1564, %r1563};
	bra.uni 	BB32_528;

BB32_525:
	setp.neu.f64	%p599, %fd503, 0d7FF0000000000000;
	mov.f64 	%fd2244, %fd509;
	@%p599 bra 	BB32_528;

	shr.s32 	%r1554, %r337, 31;
	and.b32  	%r1555, %r1554, -2146435072;
	add.s32 	%r1556, %r1555, 2146435072;
	or.b32  	%r1557, %r1556, -2147483648;
	selp.b32	%r1558, %r1557, %r1556, %p18;
	mov.u32 	%r1559, 0;
	mov.b64 	%fd2244, {%r1559, %r1558};

BB32_528:
	setp.eq.f64	%p603, %fd502, 0d0000000000000000;
	setp.eq.f64	%p604, %fd184, 0d3FF0000000000000;
	or.pred  	%p605, %p604, %p603;
	selp.f64	%fd2247, 0d3FF0000000000000, %fd2244, %p605;

BB32_530:
	add.f64 	%fd1594, %fd2247, 0dBFF0000000000000;
	mul.f64 	%fd2248, %fd1594, 0d4059000000000000;

BB32_531:
	and.b16  	%rs30, %rs45, 255;
	setp.eq.s16	%p606, %rs30, 0;
	@%p606 bra 	BB32_556;
	bra.uni 	BB32_532;

BB32_556:
	setp.eq.s32	%p635, %r538, 0;
	@%p635 bra 	BB32_558;
	bra.uni 	BB32_557;

BB32_558:
	setp.lt.s32	%p636, %r315, 30;
	setp.eq.s32	%p637, %r1508, 31;
	and.pred  	%p638, %p637, %p636;
	selp.b32	%r1612, 1, %r1508, %p638;
	selp.u32	%r1613, 1, 0, %p638;
	sub.s32 	%r1614, %r1505, %r316;
	sub.s32 	%r1615, %r1507, %r314;
	add.s32 	%r1616, %r1615, %r1613;
	mul.lo.s32 	%r1617, %r1616, 30;
	sub.s32 	%r1619, %r950, %r315;
	mov.u32 	%r1620, 0;
	max.s32 	%r1621, %r1620, %r1619;
	min.s32 	%r1622, %r950, %r1612;
	mad.lo.s32 	%r1623, %r1614, 360, %r1617;
	add.s32 	%r1624, %r1623, %r1621;
	add.s32 	%r1625, %r1624, %r1622;
	add.s32 	%r2245, %r1625, -30;
	bra.uni 	BB32_559;

BB32_532:
	setp.eq.s32	%p607, %r538, 0;
	@%p607 bra 	BB32_534;
	bra.uni 	BB32_533;

BB32_534:
	setp.lt.s32	%p608, %r2139, 30;
	setp.eq.s32	%p609, %r1508, 31;
	and.pred  	%p610, %p609, %p608;
	selp.b32	%r1565, 1, %r1508, %p610;
	selp.u32	%r1566, 1, 0, %p610;
	sub.s32 	%r1567, %r1505, %r2138;
	sub.s32 	%r1568, %r1507, %r2140;
	add.s32 	%r1569, %r1568, %r1566;
	mul.lo.s32 	%r1570, %r1569, 30;
	min.s32 	%r1572, %r950, %r1565;
	mad.lo.s32 	%r1573, %r1567, 360, %r1570;
	mov.u32 	%r1574, 0;
	max.s32 	%r1575, %r1574, %r131;
	add.s32 	%r1576, %r1573, %r1575;
	add.s32 	%r1577, %r1576, %r1572;
	add.s32 	%r2244, %r1577, -30;
	bra.uni 	BB32_535;

BB32_557:
	sub.s32 	%r2245, %r1506, %r317;

BB32_559:
	cvt.rn.f64.s32	%fd1633, %r2245;
	div.rn.f64 	%fd540, %fd1633, 0d4076800000000000;
	setp.eq.s32	%p639, %r539, 0;
	@%p639 bra 	BB32_579;
	bra.uni 	BB32_560;

BB32_579:
	fma.rn.f64 	%fd2263, %fd2369, %fd540, 0d3FF0000000000000;
	bra.uni 	BB32_580;

BB32_533:
	sub.s32 	%r2244, %r1506, %r2137;

BB32_535:
	cvt.rn.f64.s32	%fd1595, %r2244;
	div.rn.f64 	%fd520, %fd1595, 0d4076800000000000;
	setp.eq.s32	%p611, %r539, 0;
	@%p611 bra 	BB32_555;
	bra.uni 	BB32_536;

BB32_555:
	fma.rn.f64 	%fd2263, %fd2369, %fd520, 0d3FF0000000000000;
	bra.uni 	BB32_580;

BB32_560:
	setp.eq.s32	%p640, %r539, 1;
	@%p640 bra 	BB32_565;
	bra.uni 	BB32_561;

BB32_565:
	mul.f64 	%fd545, %fd540, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r354}, %fd545;
	}
	bfe.u32 	%r1638, %r354, 20, 11;
	add.s32 	%r1639, %r1638, -1012;
	mov.b64 	 %rd101, %fd545;
	shl.b64 	%rd36, %rd101, %r1639;
	setp.eq.s64	%p645, %rd36, -9223372036854775808;
	abs.f64 	%fd546, %fd493;
	// Callseq Start 42
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd546;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd545;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2262, [retval0+0];
	
	//{
	}// Callseq End 42
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r355}, %fd493;
	}
	setp.lt.s32	%p646, %r355, 0;
	and.pred  	%p20, %p646, %p645;
	@!%p20 bra 	BB32_567;
	bra.uni 	BB32_566;

BB32_566:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1640}, %fd2262;
	}
	xor.b32  	%r1641, %r1640, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1642, %temp}, %fd2262;
	}
	mov.b64 	%fd2262, {%r1642, %r1641};

BB32_567:
	mov.f64 	%fd2261, %fd2262;
	setp.eq.f64	%p647, %fd493, 0d0000000000000000;
	@%p647 bra 	BB32_570;
	bra.uni 	BB32_568;

BB32_570:
	selp.b32	%r1643, %r355, 0, %p645;
	or.b32  	%r1644, %r1643, 2146435072;
	setp.lt.s32	%p651, %r354, 0;
	selp.b32	%r1645, %r1644, %r1643, %p651;
	mov.u32 	%r1646, 0;
	mov.b64 	%fd2261, {%r1646, %r1645};
	bra.uni 	BB32_571;

BB32_536:
	setp.eq.s32	%p612, %r539, 1;
	@%p612 bra 	BB32_541;
	bra.uni 	BB32_537;

BB32_541:
	mul.f64 	%fd525, %fd520, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r346}, %fd525;
	}
	bfe.u32 	%r1590, %r346, 20, 11;
	add.s32 	%r1591, %r1590, -1012;
	mov.b64 	 %rd100, %fd525;
	shl.b64 	%rd35, %rd100, %r1591;
	setp.eq.s64	%p617, %rd35, -9223372036854775808;
	abs.f64 	%fd526, %fd493;
	// Callseq Start 41
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd526;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd525;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2255, [retval0+0];
	
	//{
	}// Callseq End 41
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r347}, %fd493;
	}
	setp.lt.s32	%p618, %r347, 0;
	and.pred  	%p19, %p618, %p617;
	@!%p19 bra 	BB32_543;
	bra.uni 	BB32_542;

BB32_542:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1592}, %fd2255;
	}
	xor.b32  	%r1593, %r1592, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1594, %temp}, %fd2255;
	}
	mov.b64 	%fd2255, {%r1594, %r1593};

BB32_543:
	mov.f64 	%fd2254, %fd2255;
	setp.eq.f64	%p619, %fd493, 0d0000000000000000;
	@%p619 bra 	BB32_546;
	bra.uni 	BB32_544;

BB32_546:
	selp.b32	%r1595, %r347, 0, %p617;
	or.b32  	%r1596, %r1595, 2146435072;
	setp.lt.s32	%p623, %r346, 0;
	selp.b32	%r1597, %r1596, %r1595, %p623;
	mov.u32 	%r1598, 0;
	mov.b64 	%fd2254, {%r1598, %r1597};
	bra.uni 	BB32_547;

BB32_561:
	mov.f64 	%fd2263, 0d0000000000000000;
	setp.ne.s32	%p641, %r539, 2;
	@%p641 bra 	BB32_580;

	mul.f64 	%fd541, %fd2369, %fd540;
	mov.f64 	%fd1635, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1636, %fd541, %fd1635;
	mov.f64 	%fd1637, 0d4338000000000000;
	add.rn.f64 	%fd1638, %fd1636, %fd1637;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r351, %temp}, %fd1638;
	}
	mov.f64 	%fd1639, 0dC338000000000000;
	add.rn.f64 	%fd1640, %fd1638, %fd1639;
	mov.f64 	%fd1641, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1642, %fd1640, %fd1641, %fd541;
	mov.f64 	%fd1643, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1644, %fd1640, %fd1643, %fd1642;
	mov.f64 	%fd1645, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1646, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1647, %fd1646, %fd1644, %fd1645;
	mov.f64 	%fd1648, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1649, %fd1647, %fd1644, %fd1648;
	mov.f64 	%fd1650, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1651, %fd1649, %fd1644, %fd1650;
	mov.f64 	%fd1652, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1653, %fd1651, %fd1644, %fd1652;
	mov.f64 	%fd1654, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1655, %fd1653, %fd1644, %fd1654;
	mov.f64 	%fd1656, 0d3F81111111122322;
	fma.rn.f64 	%fd1657, %fd1655, %fd1644, %fd1656;
	mov.f64 	%fd1658, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1659, %fd1657, %fd1644, %fd1658;
	mov.f64 	%fd1660, 0d3FC5555555555511;
	fma.rn.f64 	%fd1661, %fd1659, %fd1644, %fd1660;
	mov.f64 	%fd1662, 0d3FE000000000000B;
	fma.rn.f64 	%fd1663, %fd1661, %fd1644, %fd1662;
	mov.f64 	%fd1664, 0d3FF0000000000000;
	fma.rn.f64 	%fd1665, %fd1663, %fd1644, %fd1664;
	fma.rn.f64 	%fd1666, %fd1665, %fd1644, %fd1664;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r352, %temp}, %fd1666;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r353}, %fd1666;
	}
	shl.b32 	%r1626, %r351, 20;
	add.s32 	%r1627, %r353, %r1626;
	mov.b64 	%fd2263, {%r352, %r1627};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1628}, %fd541;
	}
	mov.b32 	 %f49, %r1628;
	abs.f32 	%f20, %f49;
	setp.lt.f32	%p642, %f20, 0f4086232B;
	@%p642 bra 	BB32_580;

	setp.lt.f64	%p643, %fd541, 0d0000000000000000;
	add.f64 	%fd1667, %fd541, 0d7FF0000000000000;
	selp.f64	%fd2263, 0d0000000000000000, %fd1667, %p643;
	setp.geu.f32	%p644, %f20, 0f40874800;
	@%p644 bra 	BB32_580;

	shr.u32 	%r1629, %r351, 31;
	add.s32 	%r1630, %r351, %r1629;
	shr.s32 	%r1631, %r1630, 1;
	shl.b32 	%r1632, %r1631, 20;
	add.s32 	%r1633, %r1632, %r353;
	mov.b64 	%fd1668, {%r352, %r1633};
	sub.s32 	%r1634, %r351, %r1631;
	shl.b32 	%r1635, %r1634, 20;
	add.s32 	%r1636, %r1635, 1072693248;
	mov.u32 	%r1637, 0;
	mov.b64 	%fd1669, {%r1637, %r1636};
	mul.f64 	%fd2263, %fd1668, %fd1669;
	bra.uni 	BB32_580;

BB32_537:
	mov.f64 	%fd2263, 0d0000000000000000;
	setp.ne.s32	%p613, %r539, 2;
	@%p613 bra 	BB32_580;

	mul.f64 	%fd521, %fd2369, %fd520;
	mov.f64 	%fd1597, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1598, %fd521, %fd1597;
	mov.f64 	%fd1599, 0d4338000000000000;
	add.rn.f64 	%fd1600, %fd1598, %fd1599;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r343, %temp}, %fd1600;
	}
	mov.f64 	%fd1601, 0dC338000000000000;
	add.rn.f64 	%fd1602, %fd1600, %fd1601;
	mov.f64 	%fd1603, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1604, %fd1602, %fd1603, %fd521;
	mov.f64 	%fd1605, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1606, %fd1602, %fd1605, %fd1604;
	mov.f64 	%fd1607, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1608, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1609, %fd1608, %fd1606, %fd1607;
	mov.f64 	%fd1610, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1611, %fd1609, %fd1606, %fd1610;
	mov.f64 	%fd1612, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1613, %fd1611, %fd1606, %fd1612;
	mov.f64 	%fd1614, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1615, %fd1613, %fd1606, %fd1614;
	mov.f64 	%fd1616, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1617, %fd1615, %fd1606, %fd1616;
	mov.f64 	%fd1618, 0d3F81111111122322;
	fma.rn.f64 	%fd1619, %fd1617, %fd1606, %fd1618;
	mov.f64 	%fd1620, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1621, %fd1619, %fd1606, %fd1620;
	mov.f64 	%fd1622, 0d3FC5555555555511;
	fma.rn.f64 	%fd1623, %fd1621, %fd1606, %fd1622;
	mov.f64 	%fd1624, 0d3FE000000000000B;
	fma.rn.f64 	%fd1625, %fd1623, %fd1606, %fd1624;
	mov.f64 	%fd1626, 0d3FF0000000000000;
	fma.rn.f64 	%fd1627, %fd1625, %fd1606, %fd1626;
	fma.rn.f64 	%fd1628, %fd1627, %fd1606, %fd1626;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r344, %temp}, %fd1628;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r345}, %fd1628;
	}
	shl.b32 	%r1578, %r343, 20;
	add.s32 	%r1579, %r345, %r1578;
	mov.b64 	%fd2263, {%r344, %r1579};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1580}, %fd521;
	}
	mov.b32 	 %f48, %r1580;
	abs.f32 	%f19, %f48;
	setp.lt.f32	%p614, %f19, 0f4086232B;
	@%p614 bra 	BB32_580;

	setp.lt.f64	%p615, %fd521, 0d0000000000000000;
	add.f64 	%fd1629, %fd521, 0d7FF0000000000000;
	selp.f64	%fd2263, 0d0000000000000000, %fd1629, %p615;
	setp.geu.f32	%p616, %f19, 0f40874800;
	@%p616 bra 	BB32_580;

	shr.u32 	%r1581, %r343, 31;
	add.s32 	%r1582, %r343, %r1581;
	shr.s32 	%r1583, %r1582, 1;
	shl.b32 	%r1584, %r1583, 20;
	add.s32 	%r1585, %r1584, %r345;
	mov.b64 	%fd1630, {%r344, %r1585};
	sub.s32 	%r1586, %r343, %r1583;
	shl.b32 	%r1587, %r1586, 20;
	add.s32 	%r1588, %r1587, 1072693248;
	mov.u32 	%r1589, 0;
	mov.b64 	%fd1631, {%r1589, %r1588};
	mul.f64 	%fd2263, %fd1630, %fd1631;
	bra.uni 	BB32_580;

BB32_568:
	setp.gt.s32	%p648, %r355, -1;
	@%p648 bra 	BB32_571;

	cvt.rzi.f64.f64	%fd1670, %fd545;
	setp.neu.f64	%p649, %fd1670, %fd545;
	selp.f64	%fd2261, 0dFFF8000000000000, %fd2261, %p649;

BB32_571:
	mov.f64 	%fd552, %fd2261;
	add.f64 	%fd553, %fd545, %fd493;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1647}, %fd553;
	}
	and.b32  	%r1648, %r1647, 2146435072;
	setp.ne.s32	%p652, %r1648, 2146435072;
	mov.f64 	%fd2260, %fd552;
	@%p652 bra 	BB32_578;

	setp.gtu.f64	%p653, %fd546, 0d7FF0000000000000;
	mov.f64 	%fd2260, %fd553;
	@%p653 bra 	BB32_578;

	abs.f64 	%fd554, %fd545;
	setp.gtu.f64	%p654, %fd554, 0d7FF0000000000000;
	mov.f64 	%fd2259, %fd553;
	mov.f64 	%fd2260, %fd2259;
	@%p654 bra 	BB32_578;

	setp.eq.f64	%p655, %fd554, 0d7FF0000000000000;
	@%p655 bra 	BB32_577;
	bra.uni 	BB32_575;

BB32_577:
	setp.eq.f64	%p657, %fd493, 0dBFF0000000000000;
	setp.gt.f64	%p658, %fd546, 0d3FF0000000000000;
	selp.b32	%r1655, 2146435072, 0, %p658;
	xor.b32  	%r1656, %r1655, 2146435072;
	setp.lt.s32	%p659, %r354, 0;
	selp.b32	%r1657, %r1656, %r1655, %p659;
	selp.b32	%r1658, 1072693248, %r1657, %p657;
	mov.u32 	%r1659, 0;
	mov.b64 	%fd2260, {%r1659, %r1658};
	bra.uni 	BB32_578;

BB32_544:
	setp.gt.s32	%p620, %r347, -1;
	@%p620 bra 	BB32_547;

	cvt.rzi.f64.f64	%fd1632, %fd525;
	setp.neu.f64	%p621, %fd1632, %fd525;
	selp.f64	%fd2254, 0dFFF8000000000000, %fd2254, %p621;

BB32_547:
	mov.f64 	%fd532, %fd2254;
	add.f64 	%fd533, %fd525, %fd493;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1599}, %fd533;
	}
	and.b32  	%r1600, %r1599, 2146435072;
	setp.ne.s32	%p624, %r1600, 2146435072;
	mov.f64 	%fd2253, %fd532;
	@%p624 bra 	BB32_554;

	setp.gtu.f64	%p625, %fd526, 0d7FF0000000000000;
	mov.f64 	%fd2253, %fd533;
	@%p625 bra 	BB32_554;

	abs.f64 	%fd534, %fd525;
	setp.gtu.f64	%p626, %fd534, 0d7FF0000000000000;
	mov.f64 	%fd2252, %fd533;
	mov.f64 	%fd2253, %fd2252;
	@%p626 bra 	BB32_554;

	setp.eq.f64	%p627, %fd534, 0d7FF0000000000000;
	@%p627 bra 	BB32_553;
	bra.uni 	BB32_551;

BB32_553:
	setp.eq.f64	%p629, %fd493, 0dBFF0000000000000;
	setp.gt.f64	%p630, %fd526, 0d3FF0000000000000;
	selp.b32	%r1607, 2146435072, 0, %p630;
	xor.b32  	%r1608, %r1607, 2146435072;
	setp.lt.s32	%p631, %r346, 0;
	selp.b32	%r1609, %r1608, %r1607, %p631;
	selp.b32	%r1610, 1072693248, %r1609, %p629;
	mov.u32 	%r1611, 0;
	mov.b64 	%fd2253, {%r1611, %r1610};
	bra.uni 	BB32_554;

BB32_575:
	setp.neu.f64	%p656, %fd546, 0d7FF0000000000000;
	mov.f64 	%fd2260, %fd552;
	@%p656 bra 	BB32_578;

	shr.s32 	%r1649, %r354, 31;
	and.b32  	%r1650, %r1649, -2146435072;
	add.s32 	%r1651, %r1650, 2146435072;
	or.b32  	%r1652, %r1651, -2147483648;
	selp.b32	%r1653, %r1652, %r1651, %p20;
	mov.u32 	%r1654, 0;
	mov.b64 	%fd2260, {%r1654, %r1653};

BB32_578:
	setp.eq.f64	%p660, %fd545, 0d0000000000000000;
	setp.eq.f64	%p661, %fd493, 0d3FF0000000000000;
	or.pred  	%p662, %p661, %p660;
	selp.f64	%fd2263, 0d3FF0000000000000, %fd2260, %p662;
	bra.uni 	BB32_580;

BB32_551:
	setp.neu.f64	%p628, %fd526, 0d7FF0000000000000;
	mov.f64 	%fd2253, %fd532;
	@%p628 bra 	BB32_554;

	shr.s32 	%r1601, %r346, 31;
	and.b32  	%r1602, %r1601, -2146435072;
	add.s32 	%r1603, %r1602, 2146435072;
	or.b32  	%r1604, %r1603, -2147483648;
	selp.b32	%r1605, %r1604, %r1603, %p19;
	mov.u32 	%r1606, 0;
	mov.b64 	%fd2253, {%r1606, %r1605};

BB32_554:
	setp.eq.f64	%p632, %fd525, 0d0000000000000000;
	setp.eq.f64	%p633, %fd493, 0d3FF0000000000000;
	or.pred  	%p634, %p633, %p632;
	selp.f64	%fd2263, 0d3FF0000000000000, %fd2253, %p634;

BB32_580:
	rcp.rn.f64 	%fd1671, %fd2263;
	mul.f64 	%fd2239, %fd2239, %fd1671;
	fma.rn.f64 	%fd2264, %fd2248, %fd2239, %fd2264;
	mov.u16 	%rs45, 0;
	mov.u32 	%r2260, %r319;
	mov.u32 	%r2276, %r320;
	mov.u32 	%r2292, %r321;
	mov.u32 	%r2308, %r322;

BB32_581:
	mov.u32 	%r2307, %r2308;
	mov.u32 	%r2291, %r2292;
	mov.u32 	%r2275, %r2276;
	mov.u32 	%r2259, %r2260;
	add.s32 	%r2242, %r2242, 1;
	setp.lt.s32	%p663, %r2242, %r546;
	mov.u32 	%r2257, %r2259;
	mov.u32 	%r2273, %r2275;
	mov.u32 	%r2289, %r2291;
	mov.u32 	%r2305, %r2307;
	@%p663 bra 	BB32_504;

BB32_582:
	mov.u32 	%r2306, %r2305;
	mov.u32 	%r2290, %r2289;
	mov.u32 	%r2274, %r2273;
	mov.u32 	%r2258, %r2257;
	sub.f64 	%fd2103, %fd31, %fd2264;
	mov.u32 	%r2171, -1;

BB32_745:

BB32_828:
	mov.f64 	%fd2370, %fd2371;
	mov.f64 	%fd2368, %fd2369;
	mov.u32 	%r2513, %r2510;
	mov.u32 	%r2497, %r2494;
	mov.u32 	%r2481, %r2478;
	mov.u32 	%r2465, %r2462;
	mov.u32 	%r2445, %r2442;
	mov.u32 	%r2429, %r2426;
	mov.u32 	%r2413, %r2410;
	mov.u32 	%r2397, %r2394;
	mov.u32 	%r2377, %r2374;
	mov.u32 	%r2361, %r2358;
	mov.u32 	%r2345, %r2342;
	mov.u32 	%r2329, %r2326;
	mov.u32 	%r2309, %r2306;
	mov.u32 	%r2293, %r2290;
	mov.u32 	%r2277, %r2274;
	mov.u32 	%r2261, %r2258;
	add.s32 	%r2521, %r2519, 1;
	setp.lt.s32	%p931, %r2519, %r540;
	mov.f64 	%fd2362, %fd974;
	@%p931 bra 	BB32_201;
	bra.uni 	BB32_829;

BB32_202:
	mul.f64 	%fd1103, %fd189, 0d3C88361B40000000;
	setp.gtu.f64	%p249, %fd189, %fd1103;
	@%p249 bra 	BB32_204;

	mov.f64 	%fd1104, 0d0000000000000000;
	abs.f64 	%fd1105, %fd1104;
	mul.f64 	%fd1106, %fd1105, 0d3C88361B40000000;
	setp.le.f64	%p250, %fd189, %fd1106;
	mov.f64 	%fd2362, %fd2371;
	@%p250 bra 	BB32_829;

BB32_204:
	abs.f64 	%fd190, %fd2103;
	mul.f64 	%fd1107, %fd190, 0d3C88361B40000000;
	setp.gtu.f64	%p251, %fd190, %fd1107;
	@%p251 bra 	BB32_206;

	mov.f64 	%fd1108, 0d0000000000000000;
	abs.f64 	%fd1109, %fd1108;
	mul.f64 	%fd1110, %fd1109, 0d3C88361B40000000;
	setp.le.f64	%p252, %fd190, %fd1110;
	mov.f64 	%fd2362, %fd2369;
	@%p252 bra 	BB32_829;

BB32_206:
	add.f64 	%fd1112, %fd2371, %fd2369;
	mul.f64 	%fd2362, %fd1112, 0d3FE0000000000000;
	setp.lt.f64	%p253, %fd2104, 0d0000000000000000;
	selp.f64	%fd2151, %fd2369, %fd2371, %p253;
	selp.f64	%fd2150, %fd2371, %fd2369, %p253;
	sub.f64 	%fd2155, %fd2369, %fd2371;
	mov.f64 	%fd1111, 0d0000000000000000;
	mov.f64 	%fd2184, %fd1111;
	@%p31 bra 	BB32_286;

	div.rn.f64 	%fd1115, %fd2362, %fd798;
	add.f64 	%fd195, %fd1115, 0d3FF0000000000000;
	mov.f64 	%fd2185, 0d0000000000000000;
	mov.f64 	%fd2105, 0d3FF0000000000000;
	mov.u16 	%rs43, 1;
	mov.u32 	%r2172, 0;

BB32_208:
	mov.f64 	%fd2169, %fd2185;
	mov.f64 	%fd2186, %fd2169;
	mov.u32 	%r2185, %r2187;
	mov.u32 	%r154, %r2185;
	mov.u32 	%r2181, %r2183;
	mov.u32 	%r153, %r2181;
	mov.u32 	%r2177, %r2179;
	mov.u32 	%r152, %r2177;
	mov.u32 	%r2173, %r2175;
	mov.u32 	%r151, %r2173;
	mul.wide.s32 	%rd79, %r2172, 56;
	add.s64 	%rd80, %rd59, %rd79;
	add.s64 	%rd15, %rd80, 12;
	ld.u32 	%r964, [%rd80+12];
	setp.gt.s32	%p255, %r2137, %r964;
	mov.u32 	%r2176, %r151;
	mov.u32 	%r2180, %r152;
	mov.u32 	%r2184, %r153;
	mov.u32 	%r2188, %r154;
	@%p255 bra 	BB32_285;

	ld.v2.u32 	{%r965, %r966}, [%rd15+-4];
	mov.u32 	%r158, %r966;
	mov.u32 	%r157, %r965;
	ld.v2.u32 	{%r967, %r968}, [%rd15+-12];
	mov.u32 	%r156, %r968;
	mov.u32 	%r155, %r967;
	ld.f64 	%fd2114, [%rd15+36];
	setp.neu.f64	%p256, %fd2114, 0dBFF0000000000000;
	@%p256 bra 	BB32_235;

	setp.eq.s32	%p257, %r545, 0;
	ld.v2.u32 	{%r969, %r970}, [%rd15+12];
	ld.v2.u32 	{%r971, %r972}, [%rd15+4];
	ld.v2.u32 	{%r973, %r974}, [%rd15+28];
	ld.v2.u32 	{%r975, %r976}, [%rd15+20];
	@%p257 bra 	BB32_212;
	bra.uni 	BB32_211;

BB32_212:
	setp.lt.s32	%p258, %r972, 30;
	setp.eq.s32	%p259, %r976, 31;
	and.pred  	%p260, %p259, %p258;
	selp.b32	%r977, 1, %r976, %p260;
	selp.u32	%r978, 1, 0, %p260;
	sub.s32 	%r979, %r973, %r969;
	sub.s32 	%r980, %r975, %r971;
	add.s32 	%r981, %r980, %r978;
	mul.lo.s32 	%r982, %r981, 30;
	sub.s32 	%r984, %r950, %r972;
	mov.u32 	%r985, 0;
	max.s32 	%r986, %r985, %r984;
	min.s32 	%r987, %r950, %r977;
	mad.lo.s32 	%r988, %r979, 360, %r982;
	add.s32 	%r989, %r988, %r986;
	add.s32 	%r990, %r989, %r987;
	add.s32 	%r2189, %r990, -30;
	bra.uni 	BB32_213;

BB32_211:
	sub.s32 	%r2189, %r974, %r970;

BB32_213:
	cvt.rn.f64.s32	%fd1116, %r2189;
	div.rn.f64 	%fd199, %fd1116, 0d4076800000000000;
	setp.eq.s32	%p261, %r542, 0;
	@%p261 bra 	BB32_233;
	bra.uni 	BB32_214;

BB32_233:
	fma.rn.f64 	%fd2113, %fd800, %fd199, 0d3FF0000000000000;
	bra.uni 	BB32_234;

BB32_214:
	setp.eq.s32	%p262, %r542, 1;
	@%p262 bra 	BB32_219;
	bra.uni 	BB32_215;

BB32_219:
	mul.f64 	%fd204, %fd801, %fd199;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r173}, %fd204;
	}
	bfe.u32 	%r1003, %r173, 20, 11;
	add.s32 	%r1004, %r1003, -1012;
	mov.b64 	 %rd81, %fd204;
	shl.b64 	%rd16, %rd81, %r1004;
	setp.eq.s64	%p267, %rd16, -9223372036854775808;
	abs.f64 	%fd205, %fd184;
	// Callseq Start 30
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd205;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd204;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2112, [retval0+0];
	
	//{
	}// Callseq End 30
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r174}, %fd184;
	}
	setp.lt.s32	%p268, %r174, 0;
	and.pred  	%p8, %p268, %p267;
	@!%p8 bra 	BB32_221;
	bra.uni 	BB32_220;

BB32_220:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1005}, %fd2112;
	}
	xor.b32  	%r1006, %r1005, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1007, %temp}, %fd2112;
	}
	mov.b64 	%fd2112, {%r1007, %r1006};

BB32_221:
	mov.f64 	%fd2111, %fd2112;
	setp.eq.f64	%p269, %fd184, 0d0000000000000000;
	@%p269 bra 	BB32_224;
	bra.uni 	BB32_222;

BB32_224:
	selp.b32	%r1008, %r174, 0, %p267;
	or.b32  	%r1009, %r1008, 2146435072;
	setp.lt.s32	%p273, %r173, 0;
	selp.b32	%r1010, %r1009, %r1008, %p273;
	mov.u32 	%r1011, 0;
	mov.b64 	%fd2111, {%r1011, %r1010};
	bra.uni 	BB32_225;

BB32_215:
	mov.f64 	%fd2113, 0d0000000000000000;
	setp.ne.s32	%p263, %r542, 2;
	@%p263 bra 	BB32_234;

	mul.f64 	%fd200, %fd800, %fd199;
	mov.f64 	%fd1118, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1119, %fd200, %fd1118;
	mov.f64 	%fd1120, 0d4338000000000000;
	add.rn.f64 	%fd1121, %fd1119, %fd1120;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r170, %temp}, %fd1121;
	}
	mov.f64 	%fd1122, 0dC338000000000000;
	add.rn.f64 	%fd1123, %fd1121, %fd1122;
	mov.f64 	%fd1124, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1125, %fd1123, %fd1124, %fd200;
	mov.f64 	%fd1126, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1127, %fd1123, %fd1126, %fd1125;
	mov.f64 	%fd1128, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1129, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1130, %fd1129, %fd1127, %fd1128;
	mov.f64 	%fd1131, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1132, %fd1130, %fd1127, %fd1131;
	mov.f64 	%fd1133, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1134, %fd1132, %fd1127, %fd1133;
	mov.f64 	%fd1135, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1136, %fd1134, %fd1127, %fd1135;
	mov.f64 	%fd1137, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1138, %fd1136, %fd1127, %fd1137;
	mov.f64 	%fd1139, 0d3F81111111122322;
	fma.rn.f64 	%fd1140, %fd1138, %fd1127, %fd1139;
	mov.f64 	%fd1141, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1142, %fd1140, %fd1127, %fd1141;
	mov.f64 	%fd1143, 0d3FC5555555555511;
	fma.rn.f64 	%fd1144, %fd1142, %fd1127, %fd1143;
	mov.f64 	%fd1145, 0d3FE000000000000B;
	fma.rn.f64 	%fd1146, %fd1144, %fd1127, %fd1145;
	mov.f64 	%fd1147, 0d3FF0000000000000;
	fma.rn.f64 	%fd1148, %fd1146, %fd1127, %fd1147;
	fma.rn.f64 	%fd1149, %fd1148, %fd1127, %fd1147;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r171, %temp}, %fd1149;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r172}, %fd1149;
	}
	shl.b32 	%r991, %r170, 20;
	add.s32 	%r992, %r172, %r991;
	mov.b64 	%fd2113, {%r171, %r992};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r993}, %fd200;
	}
	mov.b32 	 %f37, %r993;
	abs.f32 	%f8, %f37;
	setp.lt.f32	%p264, %f8, 0f4086232B;
	@%p264 bra 	BB32_234;

	setp.lt.f64	%p265, %fd200, 0d0000000000000000;
	add.f64 	%fd1150, %fd200, 0d7FF0000000000000;
	selp.f64	%fd2113, 0d0000000000000000, %fd1150, %p265;
	setp.geu.f32	%p266, %f8, 0f40874800;
	@%p266 bra 	BB32_234;

	shr.u32 	%r994, %r170, 31;
	add.s32 	%r995, %r170, %r994;
	shr.s32 	%r996, %r995, 1;
	shl.b32 	%r997, %r996, 20;
	add.s32 	%r998, %r997, %r172;
	mov.b64 	%fd1151, {%r171, %r998};
	sub.s32 	%r999, %r170, %r996;
	shl.b32 	%r1000, %r999, 20;
	add.s32 	%r1001, %r1000, 1072693248;
	mov.u32 	%r1002, 0;
	mov.b64 	%fd1152, {%r1002, %r1001};
	mul.f64 	%fd2113, %fd1151, %fd1152;
	bra.uni 	BB32_234;

BB32_222:
	setp.gt.s32	%p270, %r174, -1;
	@%p270 bra 	BB32_225;

	cvt.rzi.f64.f64	%fd1153, %fd204;
	setp.neu.f64	%p271, %fd1153, %fd204;
	selp.f64	%fd2111, 0dFFF8000000000000, %fd2111, %p271;

BB32_225:
	mov.f64 	%fd211, %fd2111;
	add.f64 	%fd212, %fd204, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1012}, %fd212;
	}
	and.b32  	%r1013, %r1012, 2146435072;
	setp.ne.s32	%p274, %r1013, 2146435072;
	mov.f64 	%fd2110, %fd211;
	@%p274 bra 	BB32_232;

	setp.gtu.f64	%p275, %fd205, 0d7FF0000000000000;
	mov.f64 	%fd2110, %fd212;
	@%p275 bra 	BB32_232;

	abs.f64 	%fd213, %fd204;
	setp.gtu.f64	%p276, %fd213, 0d7FF0000000000000;
	mov.f64 	%fd2109, %fd212;
	mov.f64 	%fd2110, %fd2109;
	@%p276 bra 	BB32_232;

	setp.eq.f64	%p277, %fd213, 0d7FF0000000000000;
	@%p277 bra 	BB32_231;
	bra.uni 	BB32_229;

BB32_231:
	setp.eq.f64	%p279, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p280, %fd205, 0d3FF0000000000000;
	selp.b32	%r1020, 2146435072, 0, %p280;
	xor.b32  	%r1021, %r1020, 2146435072;
	setp.lt.s32	%p281, %r173, 0;
	selp.b32	%r1022, %r1021, %r1020, %p281;
	selp.b32	%r1023, 1072693248, %r1022, %p279;
	mov.u32 	%r1024, 0;
	mov.b64 	%fd2110, {%r1024, %r1023};
	bra.uni 	BB32_232;

BB32_229:
	setp.neu.f64	%p278, %fd205, 0d7FF0000000000000;
	mov.f64 	%fd2110, %fd211;
	@%p278 bra 	BB32_232;

	shr.s32 	%r1014, %r173, 31;
	and.b32  	%r1015, %r1014, -2146435072;
	add.s32 	%r1016, %r1015, 2146435072;
	or.b32  	%r1017, %r1016, -2147483648;
	selp.b32	%r1018, %r1017, %r1016, %p8;
	mov.u32 	%r1019, 0;
	mov.b64 	%fd2110, {%r1019, %r1018};

BB32_232:
	setp.eq.f64	%p282, %fd204, 0d0000000000000000;
	setp.eq.f64	%p283, %fd184, 0d3FF0000000000000;
	or.pred  	%p284, %p283, %p282;
	selp.f64	%fd2113, 0d3FF0000000000000, %fd2110, %p284;

BB32_234:
	add.f64 	%fd1154, %fd2113, 0dBFF0000000000000;
	mul.f64 	%fd2114, %fd1154, 0d4059000000000000;

BB32_235:
	and.b16  	%rs24, %rs43, 255;
	setp.eq.s16	%p285, %rs24, 0;
	@%p285 bra 	BB32_260;
	bra.uni 	BB32_236;

BB32_260:
	setp.eq.s32	%p314, %r538, 0;
	@%p314 bra 	BB32_262;
	bra.uni 	BB32_261;

BB32_262:
	setp.lt.s32	%p315, %r152, 30;
	setp.eq.s32	%p316, %r968, 31;
	and.pred  	%p317, %p316, %p315;
	selp.b32	%r1072, 1, %r968, %p317;
	selp.u32	%r1073, 1, 0, %p317;
	sub.s32 	%r1074, %r965, %r153;
	sub.s32 	%r1075, %r967, %r151;
	add.s32 	%r1076, %r1075, %r1073;
	mul.lo.s32 	%r1077, %r1076, 30;
	sub.s32 	%r1079, %r950, %r152;
	mov.u32 	%r1080, 0;
	max.s32 	%r1081, %r1080, %r1079;
	min.s32 	%r1082, %r950, %r1072;
	mad.lo.s32 	%r1083, %r1074, 360, %r1077;
	add.s32 	%r1084, %r1083, %r1081;
	add.s32 	%r1085, %r1084, %r1082;
	add.s32 	%r2191, %r1085, -30;
	bra.uni 	BB32_263;

BB32_236:
	setp.eq.s32	%p286, %r538, 0;
	@%p286 bra 	BB32_238;
	bra.uni 	BB32_237;

BB32_238:
	setp.lt.s32	%p287, %r2139, 30;
	setp.eq.s32	%p288, %r968, 31;
	and.pred  	%p289, %p288, %p287;
	selp.b32	%r1025, 1, %r968, %p289;
	selp.u32	%r1026, 1, 0, %p289;
	sub.s32 	%r1027, %r965, %r2138;
	sub.s32 	%r1028, %r967, %r2140;
	add.s32 	%r1029, %r1028, %r1026;
	mul.lo.s32 	%r1030, %r1029, 30;
	min.s32 	%r1032, %r950, %r1025;
	mad.lo.s32 	%r1033, %r1027, 360, %r1030;
	mov.u32 	%r1034, 0;
	max.s32 	%r1035, %r1034, %r131;
	add.s32 	%r1036, %r1033, %r1035;
	add.s32 	%r1037, %r1036, %r1032;
	add.s32 	%r2190, %r1037, -30;
	bra.uni 	BB32_239;

BB32_261:
	sub.s32 	%r2191, %r966, %r154;

BB32_263:
	cvt.rn.f64.s32	%fd1193, %r2191;
	div.rn.f64 	%fd242, %fd1193, 0d4076800000000000;
	setp.eq.s32	%p318, %r539, 0;
	@%p318 bra 	BB32_283;
	bra.uni 	BB32_264;

BB32_283:
	fma.rn.f64 	%fd2129, %fd2362, %fd242, 0d3FF0000000000000;
	bra.uni 	BB32_284;

BB32_237:
	sub.s32 	%r2190, %r966, %r2137;

BB32_239:
	cvt.rn.f64.s32	%fd1155, %r2190;
	div.rn.f64 	%fd222, %fd1155, 0d4076800000000000;
	setp.eq.s32	%p290, %r539, 0;
	@%p290 bra 	BB32_259;
	bra.uni 	BB32_240;

BB32_259:
	fma.rn.f64 	%fd2129, %fd2362, %fd222, 0d3FF0000000000000;
	bra.uni 	BB32_284;

BB32_264:
	setp.eq.s32	%p319, %r539, 1;
	@%p319 bra 	BB32_269;
	bra.uni 	BB32_265;

BB32_269:
	mul.f64 	%fd247, %fd242, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r190}, %fd247;
	}
	bfe.u32 	%r1098, %r190, 20, 11;
	add.s32 	%r1099, %r1098, -1012;
	mov.b64 	 %rd83, %fd247;
	shl.b64 	%rd18, %rd83, %r1099;
	setp.eq.s64	%p324, %rd18, -9223372036854775808;
	abs.f64 	%fd248, %fd195;
	// Callseq Start 32
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd248;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd247;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2128, [retval0+0];
	
	//{
	}// Callseq End 32
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r191}, %fd195;
	}
	setp.lt.s32	%p325, %r191, 0;
	and.pred  	%p10, %p325, %p324;
	@!%p10 bra 	BB32_271;
	bra.uni 	BB32_270;

BB32_270:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1100}, %fd2128;
	}
	xor.b32  	%r1101, %r1100, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1102, %temp}, %fd2128;
	}
	mov.b64 	%fd2128, {%r1102, %r1101};

BB32_271:
	mov.f64 	%fd2127, %fd2128;
	setp.eq.f64	%p326, %fd195, 0d0000000000000000;
	@%p326 bra 	BB32_274;
	bra.uni 	BB32_272;

BB32_274:
	selp.b32	%r1103, %r191, 0, %p324;
	or.b32  	%r1104, %r1103, 2146435072;
	setp.lt.s32	%p330, %r190, 0;
	selp.b32	%r1105, %r1104, %r1103, %p330;
	mov.u32 	%r1106, 0;
	mov.b64 	%fd2127, {%r1106, %r1105};
	bra.uni 	BB32_275;

BB32_240:
	setp.eq.s32	%p291, %r539, 1;
	@%p291 bra 	BB32_245;
	bra.uni 	BB32_241;

BB32_245:
	mul.f64 	%fd227, %fd222, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r182}, %fd227;
	}
	bfe.u32 	%r1050, %r182, 20, 11;
	add.s32 	%r1051, %r1050, -1012;
	mov.b64 	 %rd82, %fd227;
	shl.b64 	%rd17, %rd82, %r1051;
	setp.eq.s64	%p296, %rd17, -9223372036854775808;
	abs.f64 	%fd228, %fd195;
	// Callseq Start 31
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd228;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd227;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2121, [retval0+0];
	
	//{
	}// Callseq End 31
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r183}, %fd195;
	}
	setp.lt.s32	%p297, %r183, 0;
	and.pred  	%p9, %p297, %p296;
	@!%p9 bra 	BB32_247;
	bra.uni 	BB32_246;

BB32_246:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1052}, %fd2121;
	}
	xor.b32  	%r1053, %r1052, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1054, %temp}, %fd2121;
	}
	mov.b64 	%fd2121, {%r1054, %r1053};

BB32_247:
	mov.f64 	%fd2120, %fd2121;
	setp.eq.f64	%p298, %fd195, 0d0000000000000000;
	@%p298 bra 	BB32_250;
	bra.uni 	BB32_248;

BB32_250:
	selp.b32	%r1055, %r183, 0, %p296;
	or.b32  	%r1056, %r1055, 2146435072;
	setp.lt.s32	%p302, %r182, 0;
	selp.b32	%r1057, %r1056, %r1055, %p302;
	mov.u32 	%r1058, 0;
	mov.b64 	%fd2120, {%r1058, %r1057};
	bra.uni 	BB32_251;

BB32_265:
	mov.f64 	%fd2129, 0d0000000000000000;
	setp.ne.s32	%p320, %r539, 2;
	@%p320 bra 	BB32_284;

	mul.f64 	%fd243, %fd2362, %fd242;
	mov.f64 	%fd1195, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1196, %fd243, %fd1195;
	mov.f64 	%fd1197, 0d4338000000000000;
	add.rn.f64 	%fd1198, %fd1196, %fd1197;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r187, %temp}, %fd1198;
	}
	mov.f64 	%fd1199, 0dC338000000000000;
	add.rn.f64 	%fd1200, %fd1198, %fd1199;
	mov.f64 	%fd1201, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1202, %fd1200, %fd1201, %fd243;
	mov.f64 	%fd1203, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1204, %fd1200, %fd1203, %fd1202;
	mov.f64 	%fd1205, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1206, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1207, %fd1206, %fd1204, %fd1205;
	mov.f64 	%fd1208, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1209, %fd1207, %fd1204, %fd1208;
	mov.f64 	%fd1210, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1211, %fd1209, %fd1204, %fd1210;
	mov.f64 	%fd1212, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1213, %fd1211, %fd1204, %fd1212;
	mov.f64 	%fd1214, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1215, %fd1213, %fd1204, %fd1214;
	mov.f64 	%fd1216, 0d3F81111111122322;
	fma.rn.f64 	%fd1217, %fd1215, %fd1204, %fd1216;
	mov.f64 	%fd1218, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1219, %fd1217, %fd1204, %fd1218;
	mov.f64 	%fd1220, 0d3FC5555555555511;
	fma.rn.f64 	%fd1221, %fd1219, %fd1204, %fd1220;
	mov.f64 	%fd1222, 0d3FE000000000000B;
	fma.rn.f64 	%fd1223, %fd1221, %fd1204, %fd1222;
	mov.f64 	%fd1224, 0d3FF0000000000000;
	fma.rn.f64 	%fd1225, %fd1223, %fd1204, %fd1224;
	fma.rn.f64 	%fd1226, %fd1225, %fd1204, %fd1224;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r188, %temp}, %fd1226;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r189}, %fd1226;
	}
	shl.b32 	%r1086, %r187, 20;
	add.s32 	%r1087, %r189, %r1086;
	mov.b64 	%fd2129, {%r188, %r1087};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1088}, %fd243;
	}
	mov.b32 	 %f39, %r1088;
	abs.f32 	%f10, %f39;
	setp.lt.f32	%p321, %f10, 0f4086232B;
	@%p321 bra 	BB32_284;

	setp.lt.f64	%p322, %fd243, 0d0000000000000000;
	add.f64 	%fd1227, %fd243, 0d7FF0000000000000;
	selp.f64	%fd2129, 0d0000000000000000, %fd1227, %p322;
	setp.geu.f32	%p323, %f10, 0f40874800;
	@%p323 bra 	BB32_284;

	shr.u32 	%r1089, %r187, 31;
	add.s32 	%r1090, %r187, %r1089;
	shr.s32 	%r1091, %r1090, 1;
	shl.b32 	%r1092, %r1091, 20;
	add.s32 	%r1093, %r1092, %r189;
	mov.b64 	%fd1228, {%r188, %r1093};
	sub.s32 	%r1094, %r187, %r1091;
	shl.b32 	%r1095, %r1094, 20;
	add.s32 	%r1096, %r1095, 1072693248;
	mov.u32 	%r1097, 0;
	mov.b64 	%fd1229, {%r1097, %r1096};
	mul.f64 	%fd2129, %fd1228, %fd1229;
	bra.uni 	BB32_284;

BB32_241:
	mov.f64 	%fd2129, 0d0000000000000000;
	setp.ne.s32	%p292, %r539, 2;
	@%p292 bra 	BB32_284;

	mul.f64 	%fd223, %fd2362, %fd222;
	mov.f64 	%fd1157, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1158, %fd223, %fd1157;
	mov.f64 	%fd1159, 0d4338000000000000;
	add.rn.f64 	%fd1160, %fd1158, %fd1159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r179, %temp}, %fd1160;
	}
	mov.f64 	%fd1161, 0dC338000000000000;
	add.rn.f64 	%fd1162, %fd1160, %fd1161;
	mov.f64 	%fd1163, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1164, %fd1162, %fd1163, %fd223;
	mov.f64 	%fd1165, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1166, %fd1162, %fd1165, %fd1164;
	mov.f64 	%fd1167, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1168, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1169, %fd1168, %fd1166, %fd1167;
	mov.f64 	%fd1170, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1171, %fd1169, %fd1166, %fd1170;
	mov.f64 	%fd1172, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1173, %fd1171, %fd1166, %fd1172;
	mov.f64 	%fd1174, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1175, %fd1173, %fd1166, %fd1174;
	mov.f64 	%fd1176, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1177, %fd1175, %fd1166, %fd1176;
	mov.f64 	%fd1178, 0d3F81111111122322;
	fma.rn.f64 	%fd1179, %fd1177, %fd1166, %fd1178;
	mov.f64 	%fd1180, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1181, %fd1179, %fd1166, %fd1180;
	mov.f64 	%fd1182, 0d3FC5555555555511;
	fma.rn.f64 	%fd1183, %fd1181, %fd1166, %fd1182;
	mov.f64 	%fd1184, 0d3FE000000000000B;
	fma.rn.f64 	%fd1185, %fd1183, %fd1166, %fd1184;
	mov.f64 	%fd1186, 0d3FF0000000000000;
	fma.rn.f64 	%fd1187, %fd1185, %fd1166, %fd1186;
	fma.rn.f64 	%fd1188, %fd1187, %fd1166, %fd1186;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r180, %temp}, %fd1188;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r181}, %fd1188;
	}
	shl.b32 	%r1038, %r179, 20;
	add.s32 	%r1039, %r181, %r1038;
	mov.b64 	%fd2129, {%r180, %r1039};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1040}, %fd223;
	}
	mov.b32 	 %f38, %r1040;
	abs.f32 	%f9, %f38;
	setp.lt.f32	%p293, %f9, 0f4086232B;
	@%p293 bra 	BB32_284;

	setp.lt.f64	%p294, %fd223, 0d0000000000000000;
	add.f64 	%fd1189, %fd223, 0d7FF0000000000000;
	selp.f64	%fd2129, 0d0000000000000000, %fd1189, %p294;
	setp.geu.f32	%p295, %f9, 0f40874800;
	@%p295 bra 	BB32_284;

	shr.u32 	%r1041, %r179, 31;
	add.s32 	%r1042, %r179, %r1041;
	shr.s32 	%r1043, %r1042, 1;
	shl.b32 	%r1044, %r1043, 20;
	add.s32 	%r1045, %r1044, %r181;
	mov.b64 	%fd1190, {%r180, %r1045};
	sub.s32 	%r1046, %r179, %r1043;
	shl.b32 	%r1047, %r1046, 20;
	add.s32 	%r1048, %r1047, 1072693248;
	mov.u32 	%r1049, 0;
	mov.b64 	%fd1191, {%r1049, %r1048};
	mul.f64 	%fd2129, %fd1190, %fd1191;
	bra.uni 	BB32_284;

BB32_272:
	setp.gt.s32	%p327, %r191, -1;
	@%p327 bra 	BB32_275;

	cvt.rzi.f64.f64	%fd1230, %fd247;
	setp.neu.f64	%p328, %fd1230, %fd247;
	selp.f64	%fd2127, 0dFFF8000000000000, %fd2127, %p328;

BB32_275:
	mov.f64 	%fd254, %fd2127;
	add.f64 	%fd255, %fd247, %fd195;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1107}, %fd255;
	}
	and.b32  	%r1108, %r1107, 2146435072;
	setp.ne.s32	%p331, %r1108, 2146435072;
	mov.f64 	%fd2126, %fd254;
	@%p331 bra 	BB32_282;

	setp.gtu.f64	%p332, %fd248, 0d7FF0000000000000;
	mov.f64 	%fd2126, %fd255;
	@%p332 bra 	BB32_282;

	abs.f64 	%fd256, %fd247;
	setp.gtu.f64	%p333, %fd256, 0d7FF0000000000000;
	mov.f64 	%fd2125, %fd255;
	mov.f64 	%fd2126, %fd2125;
	@%p333 bra 	BB32_282;

	setp.eq.f64	%p334, %fd256, 0d7FF0000000000000;
	@%p334 bra 	BB32_281;
	bra.uni 	BB32_279;

BB32_281:
	setp.eq.f64	%p336, %fd195, 0dBFF0000000000000;
	setp.gt.f64	%p337, %fd248, 0d3FF0000000000000;
	selp.b32	%r1115, 2146435072, 0, %p337;
	xor.b32  	%r1116, %r1115, 2146435072;
	setp.lt.s32	%p338, %r190, 0;
	selp.b32	%r1117, %r1116, %r1115, %p338;
	selp.b32	%r1118, 1072693248, %r1117, %p336;
	mov.u32 	%r1119, 0;
	mov.b64 	%fd2126, {%r1119, %r1118};
	bra.uni 	BB32_282;

BB32_248:
	setp.gt.s32	%p299, %r183, -1;
	@%p299 bra 	BB32_251;

	cvt.rzi.f64.f64	%fd1192, %fd227;
	setp.neu.f64	%p300, %fd1192, %fd227;
	selp.f64	%fd2120, 0dFFF8000000000000, %fd2120, %p300;

BB32_251:
	mov.f64 	%fd234, %fd2120;
	add.f64 	%fd235, %fd227, %fd195;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1059}, %fd235;
	}
	and.b32  	%r1060, %r1059, 2146435072;
	setp.ne.s32	%p303, %r1060, 2146435072;
	mov.f64 	%fd2119, %fd234;
	@%p303 bra 	BB32_258;

	setp.gtu.f64	%p304, %fd228, 0d7FF0000000000000;
	mov.f64 	%fd2119, %fd235;
	@%p304 bra 	BB32_258;

	abs.f64 	%fd236, %fd227;
	setp.gtu.f64	%p305, %fd236, 0d7FF0000000000000;
	mov.f64 	%fd2118, %fd235;
	mov.f64 	%fd2119, %fd2118;
	@%p305 bra 	BB32_258;

	setp.eq.f64	%p306, %fd236, 0d7FF0000000000000;
	@%p306 bra 	BB32_257;
	bra.uni 	BB32_255;

BB32_257:
	setp.eq.f64	%p308, %fd195, 0dBFF0000000000000;
	setp.gt.f64	%p309, %fd228, 0d3FF0000000000000;
	selp.b32	%r1067, 2146435072, 0, %p309;
	xor.b32  	%r1068, %r1067, 2146435072;
	setp.lt.s32	%p310, %r182, 0;
	selp.b32	%r1069, %r1068, %r1067, %p310;
	selp.b32	%r1070, 1072693248, %r1069, %p308;
	mov.u32 	%r1071, 0;
	mov.b64 	%fd2119, {%r1071, %r1070};
	bra.uni 	BB32_258;

BB32_279:
	setp.neu.f64	%p335, %fd248, 0d7FF0000000000000;
	mov.f64 	%fd2126, %fd254;
	@%p335 bra 	BB32_282;

	shr.s32 	%r1109, %r190, 31;
	and.b32  	%r1110, %r1109, -2146435072;
	add.s32 	%r1111, %r1110, 2146435072;
	or.b32  	%r1112, %r1111, -2147483648;
	selp.b32	%r1113, %r1112, %r1111, %p10;
	mov.u32 	%r1114, 0;
	mov.b64 	%fd2126, {%r1114, %r1113};

BB32_282:
	setp.eq.f64	%p339, %fd247, 0d0000000000000000;
	setp.eq.f64	%p340, %fd195, 0d3FF0000000000000;
	or.pred  	%p341, %p340, %p339;
	selp.f64	%fd2129, 0d3FF0000000000000, %fd2126, %p341;
	bra.uni 	BB32_284;

BB32_255:
	setp.neu.f64	%p307, %fd228, 0d7FF0000000000000;
	mov.f64 	%fd2119, %fd234;
	@%p307 bra 	BB32_258;

	shr.s32 	%r1061, %r182, 31;
	and.b32  	%r1062, %r1061, -2146435072;
	add.s32 	%r1063, %r1062, 2146435072;
	or.b32  	%r1064, %r1063, -2147483648;
	selp.b32	%r1065, %r1064, %r1063, %p9;
	mov.u32 	%r1066, 0;
	mov.b64 	%fd2119, {%r1066, %r1065};

BB32_258:
	setp.eq.f64	%p311, %fd227, 0d0000000000000000;
	setp.eq.f64	%p312, %fd195, 0d3FF0000000000000;
	or.pred  	%p313, %p312, %p311;
	selp.f64	%fd2129, 0d3FF0000000000000, %fd2119, %p313;

BB32_284:
	rcp.rn.f64 	%fd1231, %fd2129;
	mul.f64 	%fd2105, %fd2105, %fd1231;
	fma.rn.f64 	%fd2186, %fd2114, %fd2105, %fd2186;
	mov.u16 	%rs43, 0;
	mov.u32 	%r2176, %r155;
	mov.u32 	%r2180, %r156;
	mov.u32 	%r2184, %r157;
	mov.u32 	%r2188, %r158;

BB32_285:
	mov.f64 	%fd2185, %fd2186;
	mov.u32 	%r2187, %r2188;
	mov.u32 	%r2183, %r2184;
	mov.u32 	%r2179, %r2180;
	mov.u32 	%r2175, %r2176;
	add.s32 	%r2172, %r2172, 1;
	setp.lt.s32	%p342, %r2172, %r546;
	mov.f64 	%fd2171, %fd2185;
	mov.f64 	%fd2184, %fd2171;
	@%p342 bra 	BB32_208;

BB32_286:
	mov.f64 	%fd267, %fd2184;
	mov.f64 	%fd2149, %fd1111;
	mov.f64 	%fd2181, %fd1111;
	@%p31 bra 	BB32_346;

	div.rn.f64 	%fd1236, %fd2362, %fd798;
	add.f64 	%fd268, %fd1236, 0d3FF0000000000000;
	rcp.rn.f64 	%fd269, %fd798;
	mov.f64 	%fd2182, 0d0000000000000000;
	mov.f64 	%fd2149, %fd2182;
	mov.u32 	%r2192, 0;

BB32_288:
	mov.f64 	%fd2166, %fd2182;
	mov.f64 	%fd2183, %fd2166;
	mul.wide.s32 	%rd84, %r2192, 56;
	add.s64 	%rd85, %rd59, %rd84;
	add.s64 	%rd20, %rd85, 12;
	ld.u32 	%r1121, [%rd85+12];
	setp.gt.s32	%p344, %r2137, %r1121;
	@%p344 bra 	BB32_345;

	setp.eq.s32	%p345, %r538, 0;
	ld.v2.u32 	{%r1122, %r1123}, [%rd20+-4];
	ld.v2.u32 	{%r1124, %r1125}, [%rd20+-12];
	@%p345 bra 	BB32_291;
	bra.uni 	BB32_290;

BB32_291:
	setp.lt.s32	%p346, %r2139, 30;
	setp.eq.s32	%p347, %r1125, 31;
	and.pred  	%p348, %p347, %p346;
	selp.b32	%r1126, 1, %r1125, %p348;
	selp.u32	%r1127, 1, 0, %p348;
	sub.s32 	%r1128, %r1122, %r2138;
	sub.s32 	%r1129, %r1124, %r2140;
	add.s32 	%r1130, %r1129, %r1127;
	mul.lo.s32 	%r1131, %r1130, 30;
	min.s32 	%r1133, %r950, %r1126;
	mad.lo.s32 	%r1134, %r1128, 360, %r1131;
	mov.u32 	%r1135, 0;
	max.s32 	%r1136, %r1135, %r131;
	add.s32 	%r1137, %r1134, %r1136;
	add.s32 	%r1138, %r1137, %r1133;
	add.s32 	%r2193, %r1138, -30;
	bra.uni 	BB32_292;

BB32_290:
	sub.s32 	%r2193, %r1123, %r2137;

BB32_292:
	cvt.rn.f64.s32	%fd1237, %r2193;
	div.rn.f64 	%fd272, %fd1237, 0d4076800000000000;
	ld.f64 	%fd2138, [%rd20+36];
	setp.neu.f64	%p349, %fd2138, 0dBFF0000000000000;
	@%p349 bra 	BB32_318;

	setp.eq.s32	%p350, %r545, 0;
	ld.v2.u32 	{%r1139, %r1140}, [%rd20+12];
	ld.v2.u32 	{%r1141, %r1142}, [%rd20+4];
	ld.v2.u32 	{%r1143, %r1144}, [%rd20+28];
	ld.v2.u32 	{%r1145, %r1146}, [%rd20+20];
	@%p350 bra 	BB32_295;
	bra.uni 	BB32_294;

BB32_295:
	setp.lt.s32	%p351, %r1142, 30;
	setp.eq.s32	%p352, %r1146, 31;
	and.pred  	%p353, %p352, %p351;
	selp.b32	%r1147, 1, %r1146, %p353;
	selp.u32	%r1148, 1, 0, %p353;
	sub.s32 	%r1149, %r1143, %r1139;
	sub.s32 	%r1150, %r1145, %r1141;
	add.s32 	%r1151, %r1150, %r1148;
	mul.lo.s32 	%r1152, %r1151, 30;
	sub.s32 	%r1154, %r950, %r1142;
	mov.u32 	%r1155, 0;
	max.s32 	%r1156, %r1155, %r1154;
	min.s32 	%r1157, %r950, %r1147;
	mad.lo.s32 	%r1158, %r1149, 360, %r1152;
	add.s32 	%r1159, %r1158, %r1156;
	add.s32 	%r1160, %r1159, %r1157;
	add.s32 	%r2194, %r1160, -30;
	bra.uni 	BB32_296;

BB32_294:
	sub.s32 	%r2194, %r1144, %r1140;

BB32_296:
	cvt.rn.f64.s32	%fd1238, %r2194;
	div.rn.f64 	%fd274, %fd1238, 0d4076800000000000;
	setp.eq.s32	%p354, %r542, 0;
	@%p354 bra 	BB32_316;
	bra.uni 	BB32_297;

BB32_316:
	fma.rn.f64 	%fd2137, %fd800, %fd274, 0d3FF0000000000000;
	bra.uni 	BB32_317;

BB32_297:
	setp.eq.s32	%p355, %r542, 1;
	@%p355 bra 	BB32_302;
	bra.uni 	BB32_298;

BB32_302:
	mul.f64 	%fd279, %fd801, %fd274;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r219}, %fd279;
	}
	bfe.u32 	%r1173, %r219, 20, 11;
	add.s32 	%r1174, %r1173, -1012;
	mov.b64 	 %rd86, %fd279;
	shl.b64 	%rd21, %rd86, %r1174;
	setp.eq.s64	%p360, %rd21, -9223372036854775808;
	abs.f64 	%fd280, %fd184;
	// Callseq Start 33
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd279;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2136, [retval0+0];
	
	//{
	}// Callseq End 33
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r220}, %fd184;
	}
	setp.lt.s32	%p361, %r220, 0;
	and.pred  	%p11, %p361, %p360;
	@!%p11 bra 	BB32_304;
	bra.uni 	BB32_303;

BB32_303:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1175}, %fd2136;
	}
	xor.b32  	%r1176, %r1175, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1177, %temp}, %fd2136;
	}
	mov.b64 	%fd2136, {%r1177, %r1176};

BB32_304:
	mov.f64 	%fd2135, %fd2136;
	setp.eq.f64	%p362, %fd184, 0d0000000000000000;
	@%p362 bra 	BB32_307;
	bra.uni 	BB32_305;

BB32_307:
	selp.b32	%r1178, %r220, 0, %p360;
	or.b32  	%r1179, %r1178, 2146435072;
	setp.lt.s32	%p366, %r219, 0;
	selp.b32	%r1180, %r1179, %r1178, %p366;
	mov.u32 	%r1181, 0;
	mov.b64 	%fd2135, {%r1181, %r1180};
	bra.uni 	BB32_308;

BB32_298:
	mov.f64 	%fd2137, 0d0000000000000000;
	setp.ne.s32	%p356, %r542, 2;
	@%p356 bra 	BB32_317;

	mul.f64 	%fd275, %fd800, %fd274;
	mov.f64 	%fd1240, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1241, %fd275, %fd1240;
	mov.f64 	%fd1242, 0d4338000000000000;
	add.rn.f64 	%fd1243, %fd1241, %fd1242;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r216, %temp}, %fd1243;
	}
	mov.f64 	%fd1244, 0dC338000000000000;
	add.rn.f64 	%fd1245, %fd1243, %fd1244;
	mov.f64 	%fd1246, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1247, %fd1245, %fd1246, %fd275;
	mov.f64 	%fd1248, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1249, %fd1245, %fd1248, %fd1247;
	mov.f64 	%fd1250, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1251, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1252, %fd1251, %fd1249, %fd1250;
	mov.f64 	%fd1253, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1254, %fd1252, %fd1249, %fd1253;
	mov.f64 	%fd1255, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1256, %fd1254, %fd1249, %fd1255;
	mov.f64 	%fd1257, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1258, %fd1256, %fd1249, %fd1257;
	mov.f64 	%fd1259, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1260, %fd1258, %fd1249, %fd1259;
	mov.f64 	%fd1261, 0d3F81111111122322;
	fma.rn.f64 	%fd1262, %fd1260, %fd1249, %fd1261;
	mov.f64 	%fd1263, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1264, %fd1262, %fd1249, %fd1263;
	mov.f64 	%fd1265, 0d3FC5555555555511;
	fma.rn.f64 	%fd1266, %fd1264, %fd1249, %fd1265;
	mov.f64 	%fd1267, 0d3FE000000000000B;
	fma.rn.f64 	%fd1268, %fd1266, %fd1249, %fd1267;
	mov.f64 	%fd1269, 0d3FF0000000000000;
	fma.rn.f64 	%fd1270, %fd1268, %fd1249, %fd1269;
	fma.rn.f64 	%fd1271, %fd1270, %fd1249, %fd1269;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r217, %temp}, %fd1271;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r218}, %fd1271;
	}
	shl.b32 	%r1161, %r216, 20;
	add.s32 	%r1162, %r218, %r1161;
	mov.b64 	%fd2137, {%r217, %r1162};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1163}, %fd275;
	}
	mov.b32 	 %f40, %r1163;
	abs.f32 	%f11, %f40;
	setp.lt.f32	%p357, %f11, 0f4086232B;
	@%p357 bra 	BB32_317;

	setp.lt.f64	%p358, %fd275, 0d0000000000000000;
	add.f64 	%fd1272, %fd275, 0d7FF0000000000000;
	selp.f64	%fd2137, 0d0000000000000000, %fd1272, %p358;
	setp.geu.f32	%p359, %f11, 0f40874800;
	@%p359 bra 	BB32_317;

	shr.u32 	%r1164, %r216, 31;
	add.s32 	%r1165, %r216, %r1164;
	shr.s32 	%r1166, %r1165, 1;
	shl.b32 	%r1167, %r1166, 20;
	add.s32 	%r1168, %r1167, %r218;
	mov.b64 	%fd1273, {%r217, %r1168};
	sub.s32 	%r1169, %r216, %r1166;
	shl.b32 	%r1170, %r1169, 20;
	add.s32 	%r1171, %r1170, 1072693248;
	mov.u32 	%r1172, 0;
	mov.b64 	%fd1274, {%r1172, %r1171};
	mul.f64 	%fd2137, %fd1273, %fd1274;
	bra.uni 	BB32_317;

BB32_305:
	setp.gt.s32	%p363, %r220, -1;
	@%p363 bra 	BB32_308;

	cvt.rzi.f64.f64	%fd1275, %fd279;
	setp.neu.f64	%p364, %fd1275, %fd279;
	selp.f64	%fd2135, 0dFFF8000000000000, %fd2135, %p364;

BB32_308:
	mov.f64 	%fd286, %fd2135;
	add.f64 	%fd287, %fd279, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1182}, %fd287;
	}
	and.b32  	%r1183, %r1182, 2146435072;
	setp.ne.s32	%p367, %r1183, 2146435072;
	mov.f64 	%fd2134, %fd286;
	@%p367 bra 	BB32_315;

	setp.gtu.f64	%p368, %fd280, 0d7FF0000000000000;
	mov.f64 	%fd2134, %fd287;
	@%p368 bra 	BB32_315;

	abs.f64 	%fd288, %fd279;
	setp.gtu.f64	%p369, %fd288, 0d7FF0000000000000;
	mov.f64 	%fd2133, %fd287;
	mov.f64 	%fd2134, %fd2133;
	@%p369 bra 	BB32_315;

	setp.eq.f64	%p370, %fd288, 0d7FF0000000000000;
	@%p370 bra 	BB32_314;
	bra.uni 	BB32_312;

BB32_314:
	setp.eq.f64	%p372, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p373, %fd280, 0d3FF0000000000000;
	selp.b32	%r1190, 2146435072, 0, %p373;
	xor.b32  	%r1191, %r1190, 2146435072;
	setp.lt.s32	%p374, %r219, 0;
	selp.b32	%r1192, %r1191, %r1190, %p374;
	selp.b32	%r1193, 1072693248, %r1192, %p372;
	mov.u32 	%r1194, 0;
	mov.b64 	%fd2134, {%r1194, %r1193};
	bra.uni 	BB32_315;

BB32_312:
	setp.neu.f64	%p371, %fd280, 0d7FF0000000000000;
	mov.f64 	%fd2134, %fd286;
	@%p371 bra 	BB32_315;

	shr.s32 	%r1184, %r219, 31;
	and.b32  	%r1185, %r1184, -2146435072;
	add.s32 	%r1186, %r1185, 2146435072;
	or.b32  	%r1187, %r1186, -2147483648;
	selp.b32	%r1188, %r1187, %r1186, %p11;
	mov.u32 	%r1189, 0;
	mov.b64 	%fd2134, {%r1189, %r1188};

BB32_315:
	setp.eq.f64	%p375, %fd279, 0d0000000000000000;
	setp.eq.f64	%p376, %fd184, 0d3FF0000000000000;
	or.pred  	%p377, %p376, %p375;
	selp.f64	%fd2137, 0d3FF0000000000000, %fd2134, %p377;

BB32_317:
	add.f64 	%fd1276, %fd2137, 0dBFF0000000000000;
	mul.f64 	%fd2138, %fd1276, 0d4059000000000000;

BB32_318:
	setp.eq.s32	%p378, %r539, 0;
	@%p378 bra 	BB32_338;
	bra.uni 	BB32_319;

BB32_338:
	fma.rn.f64 	%fd2146, %fd2362, %fd272, 0d3FF0000000000000;
	bra.uni 	BB32_339;

BB32_319:
	setp.eq.s32	%p379, %r539, 1;
	@%p379 bra 	BB32_324;
	bra.uni 	BB32_320;

BB32_324:
	mul.f64 	%fd301, %fd272, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r224}, %fd301;
	}
	bfe.u32 	%r1207, %r224, 20, 11;
	add.s32 	%r1208, %r1207, -1012;
	mov.b64 	 %rd87, %fd301;
	shl.b64 	%rd22, %rd87, %r1208;
	setp.eq.s64	%p384, %rd22, -9223372036854775808;
	abs.f64 	%fd302, %fd268;
	// Callseq Start 34
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd302;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd301;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2145, [retval0+0];
	
	//{
	}// Callseq End 34
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r225}, %fd268;
	}
	setp.lt.s32	%p385, %r225, 0;
	and.pred  	%p12, %p385, %p384;
	@!%p12 bra 	BB32_326;
	bra.uni 	BB32_325;

BB32_325:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1209}, %fd2145;
	}
	xor.b32  	%r1210, %r1209, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1211, %temp}, %fd2145;
	}
	mov.b64 	%fd2145, {%r1211, %r1210};

BB32_326:
	mov.f64 	%fd2144, %fd2145;
	setp.eq.f64	%p386, %fd268, 0d0000000000000000;
	@%p386 bra 	BB32_329;
	bra.uni 	BB32_327;

BB32_329:
	selp.b32	%r1212, %r225, 0, %p384;
	or.b32  	%r1213, %r1212, 2146435072;
	setp.lt.s32	%p390, %r224, 0;
	selp.b32	%r1214, %r1213, %r1212, %p390;
	mov.u32 	%r1215, 0;
	mov.b64 	%fd2144, {%r1215, %r1214};
	bra.uni 	BB32_330;

BB32_320:
	mov.f64 	%fd2146, 0d0000000000000000;
	setp.ne.s32	%p380, %r539, 2;
	@%p380 bra 	BB32_339;

	mul.f64 	%fd297, %fd2362, %fd272;
	mov.f64 	%fd1278, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1279, %fd297, %fd1278;
	mov.f64 	%fd1280, 0d4338000000000000;
	add.rn.f64 	%fd1281, %fd1279, %fd1280;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r221, %temp}, %fd1281;
	}
	mov.f64 	%fd1282, 0dC338000000000000;
	add.rn.f64 	%fd1283, %fd1281, %fd1282;
	mov.f64 	%fd1284, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1285, %fd1283, %fd1284, %fd297;
	mov.f64 	%fd1286, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1287, %fd1283, %fd1286, %fd1285;
	mov.f64 	%fd1288, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1289, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1290, %fd1289, %fd1287, %fd1288;
	mov.f64 	%fd1291, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1292, %fd1290, %fd1287, %fd1291;
	mov.f64 	%fd1293, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1294, %fd1292, %fd1287, %fd1293;
	mov.f64 	%fd1295, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1296, %fd1294, %fd1287, %fd1295;
	mov.f64 	%fd1297, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1298, %fd1296, %fd1287, %fd1297;
	mov.f64 	%fd1299, 0d3F81111111122322;
	fma.rn.f64 	%fd1300, %fd1298, %fd1287, %fd1299;
	mov.f64 	%fd1301, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1302, %fd1300, %fd1287, %fd1301;
	mov.f64 	%fd1303, 0d3FC5555555555511;
	fma.rn.f64 	%fd1304, %fd1302, %fd1287, %fd1303;
	mov.f64 	%fd1305, 0d3FE000000000000B;
	fma.rn.f64 	%fd1306, %fd1304, %fd1287, %fd1305;
	mov.f64 	%fd1307, 0d3FF0000000000000;
	fma.rn.f64 	%fd1308, %fd1306, %fd1287, %fd1307;
	fma.rn.f64 	%fd1309, %fd1308, %fd1287, %fd1307;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r222, %temp}, %fd1309;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r223}, %fd1309;
	}
	shl.b32 	%r1195, %r221, 20;
	add.s32 	%r1196, %r223, %r1195;
	mov.b64 	%fd2146, {%r222, %r1196};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1197}, %fd297;
	}
	mov.b32 	 %f41, %r1197;
	abs.f32 	%f12, %f41;
	setp.lt.f32	%p381, %f12, 0f4086232B;
	@%p381 bra 	BB32_339;

	setp.lt.f64	%p382, %fd297, 0d0000000000000000;
	add.f64 	%fd1310, %fd297, 0d7FF0000000000000;
	selp.f64	%fd2146, 0d0000000000000000, %fd1310, %p382;
	setp.geu.f32	%p383, %f12, 0f40874800;
	@%p383 bra 	BB32_339;

	shr.u32 	%r1198, %r221, 31;
	add.s32 	%r1199, %r221, %r1198;
	shr.s32 	%r1200, %r1199, 1;
	shl.b32 	%r1201, %r1200, 20;
	add.s32 	%r1202, %r1201, %r223;
	mov.b64 	%fd1311, {%r222, %r1202};
	sub.s32 	%r1203, %r221, %r1200;
	shl.b32 	%r1204, %r1203, 20;
	add.s32 	%r1205, %r1204, 1072693248;
	mov.u32 	%r1206, 0;
	mov.b64 	%fd1312, {%r1206, %r1205};
	mul.f64 	%fd2146, %fd1311, %fd1312;
	bra.uni 	BB32_339;

BB32_327:
	setp.gt.s32	%p387, %r225, -1;
	@%p387 bra 	BB32_330;

	cvt.rzi.f64.f64	%fd1313, %fd301;
	setp.neu.f64	%p388, %fd1313, %fd301;
	selp.f64	%fd2144, 0dFFF8000000000000, %fd2144, %p388;

BB32_330:
	mov.f64 	%fd308, %fd2144;
	add.f64 	%fd309, %fd301, %fd268;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1216}, %fd309;
	}
	and.b32  	%r1217, %r1216, 2146435072;
	setp.ne.s32	%p391, %r1217, 2146435072;
	mov.f64 	%fd2143, %fd308;
	@%p391 bra 	BB32_337;

	setp.gtu.f64	%p392, %fd302, 0d7FF0000000000000;
	mov.f64 	%fd2143, %fd309;
	@%p392 bra 	BB32_337;

	abs.f64 	%fd310, %fd301;
	setp.gtu.f64	%p393, %fd310, 0d7FF0000000000000;
	mov.f64 	%fd2142, %fd309;
	mov.f64 	%fd2143, %fd2142;
	@%p393 bra 	BB32_337;

	setp.eq.f64	%p394, %fd310, 0d7FF0000000000000;
	@%p394 bra 	BB32_336;
	bra.uni 	BB32_334;

BB32_336:
	setp.eq.f64	%p396, %fd268, 0dBFF0000000000000;
	setp.gt.f64	%p397, %fd302, 0d3FF0000000000000;
	selp.b32	%r1224, 2146435072, 0, %p397;
	xor.b32  	%r1225, %r1224, 2146435072;
	setp.lt.s32	%p398, %r224, 0;
	selp.b32	%r1226, %r1225, %r1224, %p398;
	selp.b32	%r1227, 1072693248, %r1226, %p396;
	mov.u32 	%r1228, 0;
	mov.b64 	%fd2143, {%r1228, %r1227};
	bra.uni 	BB32_337;

BB32_334:
	setp.neu.f64	%p395, %fd302, 0d7FF0000000000000;
	mov.f64 	%fd2143, %fd308;
	@%p395 bra 	BB32_337;

	shr.s32 	%r1218, %r224, 31;
	and.b32  	%r1219, %r1218, -2146435072;
	add.s32 	%r1220, %r1219, 2146435072;
	or.b32  	%r1221, %r1220, -2147483648;
	selp.b32	%r1222, %r1221, %r1220, %p12;
	mov.u32 	%r1223, 0;
	mov.b64 	%fd2143, {%r1223, %r1222};

BB32_337:
	setp.eq.f64	%p399, %fd301, 0d0000000000000000;
	setp.eq.f64	%p400, %fd268, 0d3FF0000000000000;
	or.pred  	%p401, %p400, %p399;
	selp.f64	%fd2146, 0d3FF0000000000000, %fd2143, %p401;

BB32_339:
	rcp.rn.f64 	%fd317, %fd2146;
	mul.f64 	%fd318, %fd2138, %fd317;
	mul.f64 	%fd1314, %fd317, %fd318;
	mul.f64 	%fd2148, %fd272, %fd1314;
	sub.f64 	%fd1315, %fd2149, %fd2148;
	selp.f64	%fd2147, %fd1315, %fd2149, %p378;
	setp.ne.s32	%p403, %r539, 1;
	@%p403 bra 	BB32_341;

	mul.f64 	%fd1316, %fd272, %fd2138;
	mul.f64 	%fd1317, %fd1316, %fd317;
	div.rn.f64 	%fd1318, %fd1317, %fd268;
	sub.f64 	%fd2147, %fd2147, %fd1318;

BB32_341:
	add.f64 	%fd2183, %fd2183, %fd318;
	mul.f64 	%fd1319, %fd272, %fd318;
	sub.f64 	%fd1320, %fd2147, %fd1319;
	setp.eq.s32	%p404, %r539, 2;
	selp.f64	%fd2149, %fd1320, %fd2147, %p404;
	setp.ne.s32	%p405, %r539, 3;
	@%p405 bra 	BB32_345;

	setp.le.f64	%p406, %fd272, %fd269;
	@%p406 bra 	BB32_344;

	mul.f64 	%fd1321, %fd272, %fd2138;
	mul.f64 	%fd1322, %fd1321, %fd317;
	div.rn.f64 	%fd2148, %fd1322, %fd268;

BB32_344:
	sub.f64 	%fd2149, %fd2149, %fd2148;

BB32_345:
	mov.f64 	%fd2182, %fd2183;
	add.s32 	%r2192, %r2192, 1;
	setp.lt.s32	%p407, %r2192, %r546;
	mov.f64 	%fd2181, %fd2182;
	@%p407 bra 	BB32_288;

BB32_346:
	setp.eq.f64	%p408, %fd2181, 0d0000000000000000;
	mov.f64 	%fd2180, %fd1111;
	@%p408 bra 	BB32_348;

	neg.f64 	%fd1324, %fd2149;
	div.rn.f64 	%fd2180, %fd1324, %fd2181;

BB32_348:
	mov.f64 	%fd2178, %fd2180;
	setp.ge.s32	%p409, %r2519, %r540;
	@%p409 bra 	BB32_829;

	ld.param.f64 	%fd2038, [_Z15getBondYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_5];
	sub.f64 	%fd2193, %fd31, %fd267;
	rcp.rn.f64 	%fd335, %fd798;
	setp.gt.f64	%p410, %fd2038, 0d3C32725DE0000000;
	selp.f64	%fd336, %fd2038, 0d3C32725DE0000000, %p410;
	mov.f64 	%fd2156, %fd2155;
	mov.u32 	%r2520, %r2519;
	mov.f64 	%fd2366, %fd2362;

BB32_350:
	mov.u32 	%r2234, %r2235;
	mov.u32 	%r2224, %r2225;
	mov.u32 	%r2214, %r2215;
	mov.u32 	%r2204, %r2205;
	mov.f64 	%fd339, %fd2155;
	mov.f64 	%fd2155, %fd2156;
	add.s32 	%r2520, %r2520, 1;
	sub.f64 	%fd1325, %fd2366, %fd2151;
	mul.f64 	%fd1326, %fd2178, %fd1325;
	sub.f64 	%fd1327, %fd1326, %fd2193;
	sub.f64 	%fd1328, %fd2366, %fd2150;
	mul.f64 	%fd1329, %fd2178, %fd1328;
	sub.f64 	%fd1330, %fd1329, %fd2193;
	mul.f64 	%fd1331, %fd1327, %fd1330;
	setp.gt.f64	%p411, %fd1331, 0d0000000000000000;
	@%p411 bra 	BB32_353;

	add.f64 	%fd1332, %fd2193, %fd2193;
	abs.f64 	%fd1333, %fd1332;
	mul.f64 	%fd1334, %fd2178, %fd339;
	abs.f64 	%fd1335, %fd1334;
	setp.gt.f64	%p412, %fd1333, %fd1335;
	@%p412 bra 	BB32_353;
	bra.uni 	BB32_352;

BB32_353:
	sub.f64 	%fd1336, %fd2151, %fd2150;
	mul.f64 	%fd2157, %fd1336, 0d3FE0000000000000;
	add.f64 	%fd2367, %fd2150, %fd2157;
	bra.uni 	BB32_354;

BB32_352:
	div.rn.f64 	%fd2157, %fd2193, %fd2178;
	sub.f64 	%fd2367, %fd2366, %fd2157;

BB32_354:
	mov.f64 	%fd2366, %fd2367;
	mov.f64 	%fd2156, %fd2157;
	abs.f64 	%fd1337, %fd2156;
	setp.lt.f64	%p413, %fd1337, %fd336;
	mov.f64 	%fd2362, %fd2366;
	@%p413 bra 	BB32_829;

	mov.f64 	%fd1338, 0d0000000000000000;
	mov.f64 	%fd2190, %fd1338;
	@%p31 bra 	BB32_435;

	div.rn.f64 	%fd1341, %fd2366, %fd798;
	add.f64 	%fd350, %fd1341, 0d3FF0000000000000;
	mov.f64 	%fd2191, 0d0000000000000000;
	mov.f64 	%fd2194, 0d3FF0000000000000;
	mov.u16 	%rs44, 1;
	mov.u32 	%r2195, 0;
	mov.u32 	%r2202, %r2204;
	mov.u32 	%r2212, %r2214;
	mov.u32 	%r2222, %r2224;
	mov.u32 	%r2232, %r2234;

BB32_357:
	mov.u32 	%r2226, %r2232;
	mov.u32 	%r237, %r2226;
	mov.u32 	%r2216, %r2222;
	mov.u32 	%r236, %r2216;
	mov.u32 	%r2206, %r2212;
	mov.u32 	%r235, %r2206;
	mov.u32 	%r2196, %r2202;
	mov.u32 	%r234, %r2196;
	mov.f64 	%fd2175, %fd2191;
	mov.f64 	%fd2192, %fd2175;
	mul.wide.s32 	%rd88, %r2195, 56;
	add.s64 	%rd89, %rd59, %rd88;
	add.s64 	%rd24, %rd89, 12;
	ld.u32 	%r1238, [%rd89+12];
	setp.gt.s32	%p415, %r2137, %r1238;
	mov.u32 	%r2203, %r234;
	mov.u32 	%r2213, %r235;
	mov.u32 	%r2223, %r236;
	mov.u32 	%r2233, %r237;
	@%p415 bra 	BB32_434;

	ld.v2.u32 	{%r1239, %r1240}, [%rd24+-4];
	mov.u32 	%r241, %r1240;
	mov.u32 	%r240, %r1239;
	ld.v2.u32 	{%r1241, %r1242}, [%rd24+-12];
	mov.u32 	%r239, %r1242;
	mov.u32 	%r238, %r1241;
	ld.f64 	%fd2203, [%rd24+36];
	setp.neu.f64	%p416, %fd2203, 0dBFF0000000000000;
	@%p416 bra 	BB32_384;

	setp.eq.s32	%p417, %r545, 0;
	ld.v2.u32 	{%r1243, %r1244}, [%rd24+12];
	ld.v2.u32 	{%r1245, %r1246}, [%rd24+4];
	ld.v2.u32 	{%r1247, %r1248}, [%rd24+28];
	ld.v2.u32 	{%r1249, %r1250}, [%rd24+20];
	@%p417 bra 	BB32_361;
	bra.uni 	BB32_360;

BB32_361:
	setp.lt.s32	%p418, %r1246, 30;
	setp.eq.s32	%p419, %r1250, 31;
	and.pred  	%p420, %p419, %p418;
	selp.b32	%r1251, 1, %r1250, %p420;
	selp.u32	%r1252, 1, 0, %p420;
	sub.s32 	%r1253, %r1247, %r1243;
	sub.s32 	%r1254, %r1249, %r1245;
	add.s32 	%r1255, %r1254, %r1252;
	mul.lo.s32 	%r1256, %r1255, 30;
	sub.s32 	%r1258, %r950, %r1246;
	mov.u32 	%r1259, 0;
	max.s32 	%r1260, %r1259, %r1258;
	min.s32 	%r1261, %r950, %r1251;
	mad.lo.s32 	%r1262, %r1253, 360, %r1256;
	add.s32 	%r1263, %r1262, %r1260;
	add.s32 	%r1264, %r1263, %r1261;
	add.s32 	%r2236, %r1264, -30;
	bra.uni 	BB32_362;

BB32_360:
	sub.s32 	%r2236, %r1248, %r1244;

BB32_362:
	cvt.rn.f64.s32	%fd1342, %r2236;
	div.rn.f64 	%fd354, %fd1342, 0d4076800000000000;
	setp.eq.s32	%p421, %r542, 0;
	@%p421 bra 	BB32_382;
	bra.uni 	BB32_363;

BB32_382:
	fma.rn.f64 	%fd2202, %fd800, %fd354, 0d3FF0000000000000;
	bra.uni 	BB32_383;

BB32_363:
	setp.eq.s32	%p422, %r542, 1;
	@%p422 bra 	BB32_368;
	bra.uni 	BB32_364;

BB32_368:
	mul.f64 	%fd359, %fd801, %fd354;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r256}, %fd359;
	}
	bfe.u32 	%r1277, %r256, 20, 11;
	add.s32 	%r1278, %r1277, -1012;
	mov.b64 	 %rd90, %fd359;
	shl.b64 	%rd25, %rd90, %r1278;
	setp.eq.s64	%p427, %rd25, -9223372036854775808;
	abs.f64 	%fd360, %fd184;
	// Callseq Start 35
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd360;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd359;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2201, [retval0+0];
	
	//{
	}// Callseq End 35
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r257}, %fd184;
	}
	setp.lt.s32	%p428, %r257, 0;
	and.pred  	%p13, %p428, %p427;
	@!%p13 bra 	BB32_370;
	bra.uni 	BB32_369;

BB32_369:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1279}, %fd2201;
	}
	xor.b32  	%r1280, %r1279, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1281, %temp}, %fd2201;
	}
	mov.b64 	%fd2201, {%r1281, %r1280};

BB32_370:
	mov.f64 	%fd2200, %fd2201;
	setp.eq.f64	%p429, %fd184, 0d0000000000000000;
	@%p429 bra 	BB32_373;
	bra.uni 	BB32_371;

BB32_373:
	selp.b32	%r1282, %r257, 0, %p427;
	or.b32  	%r1283, %r1282, 2146435072;
	setp.lt.s32	%p433, %r256, 0;
	selp.b32	%r1284, %r1283, %r1282, %p433;
	mov.u32 	%r1285, 0;
	mov.b64 	%fd2200, {%r1285, %r1284};
	bra.uni 	BB32_374;

BB32_364:
	mov.f64 	%fd2202, 0d0000000000000000;
	setp.ne.s32	%p423, %r542, 2;
	@%p423 bra 	BB32_383;

	mul.f64 	%fd355, %fd800, %fd354;
	mov.f64 	%fd1344, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1345, %fd355, %fd1344;
	mov.f64 	%fd1346, 0d4338000000000000;
	add.rn.f64 	%fd1347, %fd1345, %fd1346;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r253, %temp}, %fd1347;
	}
	mov.f64 	%fd1348, 0dC338000000000000;
	add.rn.f64 	%fd1349, %fd1347, %fd1348;
	mov.f64 	%fd1350, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1351, %fd1349, %fd1350, %fd355;
	mov.f64 	%fd1352, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1353, %fd1349, %fd1352, %fd1351;
	mov.f64 	%fd1354, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1355, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1356, %fd1355, %fd1353, %fd1354;
	mov.f64 	%fd1357, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1358, %fd1356, %fd1353, %fd1357;
	mov.f64 	%fd1359, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1360, %fd1358, %fd1353, %fd1359;
	mov.f64 	%fd1361, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1362, %fd1360, %fd1353, %fd1361;
	mov.f64 	%fd1363, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1364, %fd1362, %fd1353, %fd1363;
	mov.f64 	%fd1365, 0d3F81111111122322;
	fma.rn.f64 	%fd1366, %fd1364, %fd1353, %fd1365;
	mov.f64 	%fd1367, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1368, %fd1366, %fd1353, %fd1367;
	mov.f64 	%fd1369, 0d3FC5555555555511;
	fma.rn.f64 	%fd1370, %fd1368, %fd1353, %fd1369;
	mov.f64 	%fd1371, 0d3FE000000000000B;
	fma.rn.f64 	%fd1372, %fd1370, %fd1353, %fd1371;
	mov.f64 	%fd1373, 0d3FF0000000000000;
	fma.rn.f64 	%fd1374, %fd1372, %fd1353, %fd1373;
	fma.rn.f64 	%fd1375, %fd1374, %fd1353, %fd1373;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r254, %temp}, %fd1375;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r255}, %fd1375;
	}
	shl.b32 	%r1265, %r253, 20;
	add.s32 	%r1266, %r255, %r1265;
	mov.b64 	%fd2202, {%r254, %r1266};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1267}, %fd355;
	}
	mov.b32 	 %f42, %r1267;
	abs.f32 	%f13, %f42;
	setp.lt.f32	%p424, %f13, 0f4086232B;
	@%p424 bra 	BB32_383;

	setp.lt.f64	%p425, %fd355, 0d0000000000000000;
	add.f64 	%fd1376, %fd355, 0d7FF0000000000000;
	selp.f64	%fd2202, 0d0000000000000000, %fd1376, %p425;
	setp.geu.f32	%p426, %f13, 0f40874800;
	@%p426 bra 	BB32_383;

	shr.u32 	%r1268, %r253, 31;
	add.s32 	%r1269, %r253, %r1268;
	shr.s32 	%r1270, %r1269, 1;
	shl.b32 	%r1271, %r1270, 20;
	add.s32 	%r1272, %r1271, %r255;
	mov.b64 	%fd1377, {%r254, %r1272};
	sub.s32 	%r1273, %r253, %r1270;
	shl.b32 	%r1274, %r1273, 20;
	add.s32 	%r1275, %r1274, 1072693248;
	mov.u32 	%r1276, 0;
	mov.b64 	%fd1378, {%r1276, %r1275};
	mul.f64 	%fd2202, %fd1377, %fd1378;
	bra.uni 	BB32_383;

BB32_371:
	setp.gt.s32	%p430, %r257, -1;
	@%p430 bra 	BB32_374;

	cvt.rzi.f64.f64	%fd1379, %fd359;
	setp.neu.f64	%p431, %fd1379, %fd359;
	selp.f64	%fd2200, 0dFFF8000000000000, %fd2200, %p431;

BB32_374:
	mov.f64 	%fd366, %fd2200;
	add.f64 	%fd367, %fd359, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1286}, %fd367;
	}
	and.b32  	%r1287, %r1286, 2146435072;
	setp.ne.s32	%p434, %r1287, 2146435072;
	mov.f64 	%fd2199, %fd366;
	@%p434 bra 	BB32_381;

	setp.gtu.f64	%p435, %fd360, 0d7FF0000000000000;
	mov.f64 	%fd2199, %fd367;
	@%p435 bra 	BB32_381;

	abs.f64 	%fd368, %fd359;
	setp.gtu.f64	%p436, %fd368, 0d7FF0000000000000;
	mov.f64 	%fd2198, %fd367;
	mov.f64 	%fd2199, %fd2198;
	@%p436 bra 	BB32_381;

	setp.eq.f64	%p437, %fd368, 0d7FF0000000000000;
	@%p437 bra 	BB32_380;
	bra.uni 	BB32_378;

BB32_380:
	setp.eq.f64	%p439, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p440, %fd360, 0d3FF0000000000000;
	selp.b32	%r1294, 2146435072, 0, %p440;
	xor.b32  	%r1295, %r1294, 2146435072;
	setp.lt.s32	%p441, %r256, 0;
	selp.b32	%r1296, %r1295, %r1294, %p441;
	selp.b32	%r1297, 1072693248, %r1296, %p439;
	mov.u32 	%r1298, 0;
	mov.b64 	%fd2199, {%r1298, %r1297};
	bra.uni 	BB32_381;

BB32_378:
	setp.neu.f64	%p438, %fd360, 0d7FF0000000000000;
	mov.f64 	%fd2199, %fd366;
	@%p438 bra 	BB32_381;

	shr.s32 	%r1288, %r256, 31;
	and.b32  	%r1289, %r1288, -2146435072;
	add.s32 	%r1290, %r1289, 2146435072;
	or.b32  	%r1291, %r1290, -2147483648;
	selp.b32	%r1292, %r1291, %r1290, %p13;
	mov.u32 	%r1293, 0;
	mov.b64 	%fd2199, {%r1293, %r1292};

BB32_381:
	setp.eq.f64	%p442, %fd359, 0d0000000000000000;
	setp.eq.f64	%p443, %fd184, 0d3FF0000000000000;
	or.pred  	%p444, %p443, %p442;
	selp.f64	%fd2202, 0d3FF0000000000000, %fd2199, %p444;

BB32_383:
	add.f64 	%fd1380, %fd2202, 0dBFF0000000000000;
	mul.f64 	%fd2203, %fd1380, 0d4059000000000000;

BB32_384:
	and.b16  	%rs27, %rs44, 255;
	setp.eq.s16	%p445, %rs27, 0;
	@%p445 bra 	BB32_409;
	bra.uni 	BB32_385;

BB32_409:
	setp.eq.s32	%p474, %r538, 0;
	@%p474 bra 	BB32_411;
	bra.uni 	BB32_410;

BB32_411:
	setp.lt.s32	%p475, %r235, 30;
	setp.eq.s32	%p476, %r1242, 31;
	and.pred  	%p477, %p476, %p475;
	selp.b32	%r1346, 1, %r1242, %p477;
	selp.u32	%r1347, 1, 0, %p477;
	sub.s32 	%r1348, %r1239, %r236;
	sub.s32 	%r1349, %r1241, %r234;
	add.s32 	%r1350, %r1349, %r1347;
	mul.lo.s32 	%r1351, %r1350, 30;
	sub.s32 	%r1353, %r950, %r235;
	mov.u32 	%r1354, 0;
	max.s32 	%r1355, %r1354, %r1353;
	min.s32 	%r1356, %r950, %r1346;
	mad.lo.s32 	%r1357, %r1348, 360, %r1351;
	add.s32 	%r1358, %r1357, %r1355;
	add.s32 	%r1359, %r1358, %r1356;
	add.s32 	%r2238, %r1359, -30;
	bra.uni 	BB32_412;

BB32_385:
	setp.eq.s32	%p446, %r538, 0;
	@%p446 bra 	BB32_387;
	bra.uni 	BB32_386;

BB32_387:
	setp.lt.s32	%p447, %r2139, 30;
	setp.eq.s32	%p448, %r1242, 31;
	and.pred  	%p449, %p448, %p447;
	selp.b32	%r1299, 1, %r1242, %p449;
	selp.u32	%r1300, 1, 0, %p449;
	sub.s32 	%r1301, %r1239, %r2138;
	sub.s32 	%r1302, %r1241, %r2140;
	add.s32 	%r1303, %r1302, %r1300;
	mul.lo.s32 	%r1304, %r1303, 30;
	min.s32 	%r1306, %r950, %r1299;
	mad.lo.s32 	%r1307, %r1301, 360, %r1304;
	mov.u32 	%r1308, 0;
	max.s32 	%r1309, %r1308, %r131;
	add.s32 	%r1310, %r1307, %r1309;
	add.s32 	%r1311, %r1310, %r1306;
	add.s32 	%r2237, %r1311, -30;
	bra.uni 	BB32_388;

BB32_410:
	sub.s32 	%r2238, %r1240, %r237;

BB32_412:
	cvt.rn.f64.s32	%fd1419, %r2238;
	div.rn.f64 	%fd397, %fd1419, 0d4076800000000000;
	setp.eq.s32	%p478, %r539, 0;
	@%p478 bra 	BB32_432;
	bra.uni 	BB32_413;

BB32_432:
	fma.rn.f64 	%fd2218, %fd2366, %fd397, 0d3FF0000000000000;
	bra.uni 	BB32_433;

BB32_386:
	sub.s32 	%r2237, %r1240, %r2137;

BB32_388:
	cvt.rn.f64.s32	%fd1381, %r2237;
	div.rn.f64 	%fd377, %fd1381, 0d4076800000000000;
	setp.eq.s32	%p450, %r539, 0;
	@%p450 bra 	BB32_408;
	bra.uni 	BB32_389;

BB32_408:
	fma.rn.f64 	%fd2218, %fd2366, %fd377, 0d3FF0000000000000;
	bra.uni 	BB32_433;

BB32_413:
	setp.eq.s32	%p479, %r539, 1;
	@%p479 bra 	BB32_418;
	bra.uni 	BB32_414;

BB32_418:
	mul.f64 	%fd402, %fd397, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r273}, %fd402;
	}
	bfe.u32 	%r1372, %r273, 20, 11;
	add.s32 	%r1373, %r1372, -1012;
	mov.b64 	 %rd92, %fd402;
	shl.b64 	%rd27, %rd92, %r1373;
	setp.eq.s64	%p484, %rd27, -9223372036854775808;
	abs.f64 	%fd403, %fd350;
	// Callseq Start 37
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd403;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd402;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2217, [retval0+0];
	
	//{
	}// Callseq End 37
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r274}, %fd350;
	}
	setp.lt.s32	%p485, %r274, 0;
	and.pred  	%p15, %p485, %p484;
	@!%p15 bra 	BB32_420;
	bra.uni 	BB32_419;

BB32_419:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1374}, %fd2217;
	}
	xor.b32  	%r1375, %r1374, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1376, %temp}, %fd2217;
	}
	mov.b64 	%fd2217, {%r1376, %r1375};

BB32_420:
	mov.f64 	%fd2216, %fd2217;
	setp.eq.f64	%p486, %fd350, 0d0000000000000000;
	@%p486 bra 	BB32_423;
	bra.uni 	BB32_421;

BB32_423:
	selp.b32	%r1377, %r274, 0, %p484;
	or.b32  	%r1378, %r1377, 2146435072;
	setp.lt.s32	%p490, %r273, 0;
	selp.b32	%r1379, %r1378, %r1377, %p490;
	mov.u32 	%r1380, 0;
	mov.b64 	%fd2216, {%r1380, %r1379};
	bra.uni 	BB32_424;

BB32_389:
	setp.eq.s32	%p451, %r539, 1;
	@%p451 bra 	BB32_394;
	bra.uni 	BB32_390;

BB32_394:
	mul.f64 	%fd382, %fd377, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r265}, %fd382;
	}
	bfe.u32 	%r1324, %r265, 20, 11;
	add.s32 	%r1325, %r1324, -1012;
	mov.b64 	 %rd91, %fd382;
	shl.b64 	%rd26, %rd91, %r1325;
	setp.eq.s64	%p456, %rd26, -9223372036854775808;
	abs.f64 	%fd383, %fd350;
	// Callseq Start 36
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd383;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd382;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2210, [retval0+0];
	
	//{
	}// Callseq End 36
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r266}, %fd350;
	}
	setp.lt.s32	%p457, %r266, 0;
	and.pred  	%p14, %p457, %p456;
	@!%p14 bra 	BB32_396;
	bra.uni 	BB32_395;

BB32_395:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1326}, %fd2210;
	}
	xor.b32  	%r1327, %r1326, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1328, %temp}, %fd2210;
	}
	mov.b64 	%fd2210, {%r1328, %r1327};

BB32_396:
	mov.f64 	%fd2209, %fd2210;
	setp.eq.f64	%p458, %fd350, 0d0000000000000000;
	@%p458 bra 	BB32_399;
	bra.uni 	BB32_397;

BB32_399:
	selp.b32	%r1329, %r266, 0, %p456;
	or.b32  	%r1330, %r1329, 2146435072;
	setp.lt.s32	%p462, %r265, 0;
	selp.b32	%r1331, %r1330, %r1329, %p462;
	mov.u32 	%r1332, 0;
	mov.b64 	%fd2209, {%r1332, %r1331};
	bra.uni 	BB32_400;

BB32_414:
	mov.f64 	%fd2218, 0d0000000000000000;
	setp.ne.s32	%p480, %r539, 2;
	@%p480 bra 	BB32_433;

	mul.f64 	%fd398, %fd2366, %fd397;
	mov.f64 	%fd1421, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1422, %fd398, %fd1421;
	mov.f64 	%fd1423, 0d4338000000000000;
	add.rn.f64 	%fd1424, %fd1422, %fd1423;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r270, %temp}, %fd1424;
	}
	mov.f64 	%fd1425, 0dC338000000000000;
	add.rn.f64 	%fd1426, %fd1424, %fd1425;
	mov.f64 	%fd1427, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1428, %fd1426, %fd1427, %fd398;
	mov.f64 	%fd1429, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1430, %fd1426, %fd1429, %fd1428;
	mov.f64 	%fd1431, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1432, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1433, %fd1432, %fd1430, %fd1431;
	mov.f64 	%fd1434, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1435, %fd1433, %fd1430, %fd1434;
	mov.f64 	%fd1436, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1437, %fd1435, %fd1430, %fd1436;
	mov.f64 	%fd1438, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1439, %fd1437, %fd1430, %fd1438;
	mov.f64 	%fd1440, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1441, %fd1439, %fd1430, %fd1440;
	mov.f64 	%fd1442, 0d3F81111111122322;
	fma.rn.f64 	%fd1443, %fd1441, %fd1430, %fd1442;
	mov.f64 	%fd1444, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1445, %fd1443, %fd1430, %fd1444;
	mov.f64 	%fd1446, 0d3FC5555555555511;
	fma.rn.f64 	%fd1447, %fd1445, %fd1430, %fd1446;
	mov.f64 	%fd1448, 0d3FE000000000000B;
	fma.rn.f64 	%fd1449, %fd1447, %fd1430, %fd1448;
	mov.f64 	%fd1450, 0d3FF0000000000000;
	fma.rn.f64 	%fd1451, %fd1449, %fd1430, %fd1450;
	fma.rn.f64 	%fd1452, %fd1451, %fd1430, %fd1450;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r271, %temp}, %fd1452;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r272}, %fd1452;
	}
	shl.b32 	%r1360, %r270, 20;
	add.s32 	%r1361, %r272, %r1360;
	mov.b64 	%fd2218, {%r271, %r1361};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1362}, %fd398;
	}
	mov.b32 	 %f44, %r1362;
	abs.f32 	%f15, %f44;
	setp.lt.f32	%p481, %f15, 0f4086232B;
	@%p481 bra 	BB32_433;

	setp.lt.f64	%p482, %fd398, 0d0000000000000000;
	add.f64 	%fd1453, %fd398, 0d7FF0000000000000;
	selp.f64	%fd2218, 0d0000000000000000, %fd1453, %p482;
	setp.geu.f32	%p483, %f15, 0f40874800;
	@%p483 bra 	BB32_433;

	shr.u32 	%r1363, %r270, 31;
	add.s32 	%r1364, %r270, %r1363;
	shr.s32 	%r1365, %r1364, 1;
	shl.b32 	%r1366, %r1365, 20;
	add.s32 	%r1367, %r1366, %r272;
	mov.b64 	%fd1454, {%r271, %r1367};
	sub.s32 	%r1368, %r270, %r1365;
	shl.b32 	%r1369, %r1368, 20;
	add.s32 	%r1370, %r1369, 1072693248;
	mov.u32 	%r1371, 0;
	mov.b64 	%fd1455, {%r1371, %r1370};
	mul.f64 	%fd2218, %fd1454, %fd1455;
	bra.uni 	BB32_433;

BB32_390:
	mov.f64 	%fd2218, 0d0000000000000000;
	setp.ne.s32	%p452, %r539, 2;
	@%p452 bra 	BB32_433;

	mul.f64 	%fd378, %fd2366, %fd377;
	mov.f64 	%fd1383, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1384, %fd378, %fd1383;
	mov.f64 	%fd1385, 0d4338000000000000;
	add.rn.f64 	%fd1386, %fd1384, %fd1385;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r262, %temp}, %fd1386;
	}
	mov.f64 	%fd1387, 0dC338000000000000;
	add.rn.f64 	%fd1388, %fd1386, %fd1387;
	mov.f64 	%fd1389, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1390, %fd1388, %fd1389, %fd378;
	mov.f64 	%fd1391, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1392, %fd1388, %fd1391, %fd1390;
	mov.f64 	%fd1393, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1394, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1395, %fd1394, %fd1392, %fd1393;
	mov.f64 	%fd1396, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1397, %fd1395, %fd1392, %fd1396;
	mov.f64 	%fd1398, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1399, %fd1397, %fd1392, %fd1398;
	mov.f64 	%fd1400, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1401, %fd1399, %fd1392, %fd1400;
	mov.f64 	%fd1402, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1403, %fd1401, %fd1392, %fd1402;
	mov.f64 	%fd1404, 0d3F81111111122322;
	fma.rn.f64 	%fd1405, %fd1403, %fd1392, %fd1404;
	mov.f64 	%fd1406, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1407, %fd1405, %fd1392, %fd1406;
	mov.f64 	%fd1408, 0d3FC5555555555511;
	fma.rn.f64 	%fd1409, %fd1407, %fd1392, %fd1408;
	mov.f64 	%fd1410, 0d3FE000000000000B;
	fma.rn.f64 	%fd1411, %fd1409, %fd1392, %fd1410;
	mov.f64 	%fd1412, 0d3FF0000000000000;
	fma.rn.f64 	%fd1413, %fd1411, %fd1392, %fd1412;
	fma.rn.f64 	%fd1414, %fd1413, %fd1392, %fd1412;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r263, %temp}, %fd1414;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r264}, %fd1414;
	}
	shl.b32 	%r1312, %r262, 20;
	add.s32 	%r1313, %r264, %r1312;
	mov.b64 	%fd2218, {%r263, %r1313};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1314}, %fd378;
	}
	mov.b32 	 %f43, %r1314;
	abs.f32 	%f14, %f43;
	setp.lt.f32	%p453, %f14, 0f4086232B;
	@%p453 bra 	BB32_433;

	setp.lt.f64	%p454, %fd378, 0d0000000000000000;
	add.f64 	%fd1415, %fd378, 0d7FF0000000000000;
	selp.f64	%fd2218, 0d0000000000000000, %fd1415, %p454;
	setp.geu.f32	%p455, %f14, 0f40874800;
	@%p455 bra 	BB32_433;

	shr.u32 	%r1315, %r262, 31;
	add.s32 	%r1316, %r262, %r1315;
	shr.s32 	%r1317, %r1316, 1;
	shl.b32 	%r1318, %r1317, 20;
	add.s32 	%r1319, %r1318, %r264;
	mov.b64 	%fd1416, {%r263, %r1319};
	sub.s32 	%r1320, %r262, %r1317;
	shl.b32 	%r1321, %r1320, 20;
	add.s32 	%r1322, %r1321, 1072693248;
	mov.u32 	%r1323, 0;
	mov.b64 	%fd1417, {%r1323, %r1322};
	mul.f64 	%fd2218, %fd1416, %fd1417;
	bra.uni 	BB32_433;

BB32_421:
	setp.gt.s32	%p487, %r274, -1;
	@%p487 bra 	BB32_424;

	cvt.rzi.f64.f64	%fd1456, %fd402;
	setp.neu.f64	%p488, %fd1456, %fd402;
	selp.f64	%fd2216, 0dFFF8000000000000, %fd2216, %p488;

BB32_424:
	mov.f64 	%fd409, %fd2216;
	add.f64 	%fd410, %fd402, %fd350;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1381}, %fd410;
	}
	and.b32  	%r1382, %r1381, 2146435072;
	setp.ne.s32	%p491, %r1382, 2146435072;
	mov.f64 	%fd2215, %fd409;
	@%p491 bra 	BB32_431;

	setp.gtu.f64	%p492, %fd403, 0d7FF0000000000000;
	mov.f64 	%fd2215, %fd410;
	@%p492 bra 	BB32_431;

	abs.f64 	%fd411, %fd402;
	setp.gtu.f64	%p493, %fd411, 0d7FF0000000000000;
	mov.f64 	%fd2214, %fd410;
	mov.f64 	%fd2215, %fd2214;
	@%p493 bra 	BB32_431;

	setp.eq.f64	%p494, %fd411, 0d7FF0000000000000;
	@%p494 bra 	BB32_430;
	bra.uni 	BB32_428;

BB32_430:
	setp.eq.f64	%p496, %fd350, 0dBFF0000000000000;
	setp.gt.f64	%p497, %fd403, 0d3FF0000000000000;
	selp.b32	%r1389, 2146435072, 0, %p497;
	xor.b32  	%r1390, %r1389, 2146435072;
	setp.lt.s32	%p498, %r273, 0;
	selp.b32	%r1391, %r1390, %r1389, %p498;
	selp.b32	%r1392, 1072693248, %r1391, %p496;
	mov.u32 	%r1393, 0;
	mov.b64 	%fd2215, {%r1393, %r1392};
	bra.uni 	BB32_431;

BB32_397:
	setp.gt.s32	%p459, %r266, -1;
	@%p459 bra 	BB32_400;

	cvt.rzi.f64.f64	%fd1418, %fd382;
	setp.neu.f64	%p460, %fd1418, %fd382;
	selp.f64	%fd2209, 0dFFF8000000000000, %fd2209, %p460;

BB32_400:
	mov.f64 	%fd389, %fd2209;
	add.f64 	%fd390, %fd382, %fd350;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1333}, %fd390;
	}
	and.b32  	%r1334, %r1333, 2146435072;
	setp.ne.s32	%p463, %r1334, 2146435072;
	mov.f64 	%fd2208, %fd389;
	@%p463 bra 	BB32_407;

	setp.gtu.f64	%p464, %fd383, 0d7FF0000000000000;
	mov.f64 	%fd2208, %fd390;
	@%p464 bra 	BB32_407;

	abs.f64 	%fd391, %fd382;
	setp.gtu.f64	%p465, %fd391, 0d7FF0000000000000;
	mov.f64 	%fd2207, %fd390;
	mov.f64 	%fd2208, %fd2207;
	@%p465 bra 	BB32_407;

	setp.eq.f64	%p466, %fd391, 0d7FF0000000000000;
	@%p466 bra 	BB32_406;
	bra.uni 	BB32_404;

BB32_406:
	setp.eq.f64	%p468, %fd350, 0dBFF0000000000000;
	setp.gt.f64	%p469, %fd383, 0d3FF0000000000000;
	selp.b32	%r1341, 2146435072, 0, %p469;
	xor.b32  	%r1342, %r1341, 2146435072;
	setp.lt.s32	%p470, %r265, 0;
	selp.b32	%r1343, %r1342, %r1341, %p470;
	selp.b32	%r1344, 1072693248, %r1343, %p468;
	mov.u32 	%r1345, 0;
	mov.b64 	%fd2208, {%r1345, %r1344};
	bra.uni 	BB32_407;

BB32_428:
	setp.neu.f64	%p495, %fd403, 0d7FF0000000000000;
	mov.f64 	%fd2215, %fd409;
	@%p495 bra 	BB32_431;

	shr.s32 	%r1383, %r273, 31;
	and.b32  	%r1384, %r1383, -2146435072;
	add.s32 	%r1385, %r1384, 2146435072;
	or.b32  	%r1386, %r1385, -2147483648;
	selp.b32	%r1387, %r1386, %r1385, %p15;
	mov.u32 	%r1388, 0;
	mov.b64 	%fd2215, {%r1388, %r1387};

BB32_431:
	setp.eq.f64	%p499, %fd402, 0d0000000000000000;
	setp.eq.f64	%p500, %fd350, 0d3FF0000000000000;
	or.pred  	%p501, %p500, %p499;
	selp.f64	%fd2218, 0d3FF0000000000000, %fd2215, %p501;
	bra.uni 	BB32_433;

BB32_404:
	setp.neu.f64	%p467, %fd383, 0d7FF0000000000000;
	mov.f64 	%fd2208, %fd389;
	@%p467 bra 	BB32_407;

	shr.s32 	%r1335, %r265, 31;
	and.b32  	%r1336, %r1335, -2146435072;
	add.s32 	%r1337, %r1336, 2146435072;
	or.b32  	%r1338, %r1337, -2147483648;
	selp.b32	%r1339, %r1338, %r1337, %p14;
	mov.u32 	%r1340, 0;
	mov.b64 	%fd2208, {%r1340, %r1339};

BB32_407:
	setp.eq.f64	%p471, %fd382, 0d0000000000000000;
	setp.eq.f64	%p472, %fd350, 0d3FF0000000000000;
	or.pred  	%p473, %p472, %p471;
	selp.f64	%fd2218, 0d3FF0000000000000, %fd2208, %p473;

BB32_433:
	rcp.rn.f64 	%fd1457, %fd2218;
	mul.f64 	%fd2194, %fd2194, %fd1457;
	fma.rn.f64 	%fd2192, %fd2203, %fd2194, %fd2192;
	mov.u16 	%rs44, 0;
	mov.u32 	%r2203, %r238;
	mov.u32 	%r2213, %r239;
	mov.u32 	%r2223, %r240;
	mov.u32 	%r2233, %r241;

BB32_434:
	mov.u32 	%r2232, %r2233;
	mov.u32 	%r2222, %r2223;
	mov.u32 	%r2212, %r2213;
	mov.u32 	%r2202, %r2203;
	mov.f64 	%fd2191, %fd2192;
	add.s32 	%r2195, %r2195, 1;
	setp.lt.s32	%p502, %r2195, %r546;
	mov.f64 	%fd2177, %fd2191;
	mov.f64 	%fd2190, %fd2177;
	mov.u32 	%r2204, %r2202;
	mov.u32 	%r2214, %r2212;
	mov.u32 	%r2224, %r2222;
	mov.u32 	%r2234, %r2232;
	@%p502 bra 	BB32_357;

BB32_435:
	mov.u32 	%r2235, %r2234;
	mov.u32 	%r2225, %r2224;
	mov.u32 	%r2215, %r2214;
	mov.u32 	%r2205, %r2204;
	mov.f64 	%fd422, %fd2190;
	sub.f64 	%fd2193, %fd31, %fd422;
	mov.f64 	%fd2238, %fd1338;
	mov.f64 	%fd2187, %fd1338;
	@%p31 bra 	BB32_495;

	div.rn.f64 	%fd1462, %fd2366, %fd798;
	add.f64 	%fd424, %fd1462, 0d3FF0000000000000;
	mov.f64 	%fd2188, 0d0000000000000000;
	mov.f64 	%fd2238, %fd2188;
	mov.u32 	%r2239, 0;

BB32_437:
	mov.f64 	%fd2172, %fd2188;
	mov.f64 	%fd2189, %fd2172;
	mul.wide.s32 	%rd93, %r2239, 56;
	add.s64 	%rd94, %rd59, %rd93;
	add.s64 	%rd29, %rd94, 12;
	ld.u32 	%r1395, [%rd94+12];
	setp.gt.s32	%p504, %r2137, %r1395;
	@%p504 bra 	BB32_494;

	setp.eq.s32	%p505, %r538, 0;
	ld.v2.u32 	{%r1396, %r1397}, [%rd29+-4];
	ld.v2.u32 	{%r1398, %r1399}, [%rd29+-12];
	@%p505 bra 	BB32_440;
	bra.uni 	BB32_439;

BB32_440:
	setp.lt.s32	%p506, %r2139, 30;
	setp.eq.s32	%p507, %r1399, 31;
	and.pred  	%p508, %p507, %p506;
	selp.b32	%r1400, 1, %r1399, %p508;
	selp.u32	%r1401, 1, 0, %p508;
	sub.s32 	%r1402, %r1396, %r2138;
	sub.s32 	%r1403, %r1398, %r2140;
	add.s32 	%r1404, %r1403, %r1401;
	mul.lo.s32 	%r1405, %r1404, 30;
	min.s32 	%r1407, %r950, %r1400;
	mad.lo.s32 	%r1408, %r1402, 360, %r1405;
	mov.u32 	%r1409, 0;
	max.s32 	%r1410, %r1409, %r131;
	add.s32 	%r1411, %r1408, %r1410;
	add.s32 	%r1412, %r1411, %r1407;
	add.s32 	%r2240, %r1412, -30;
	bra.uni 	BB32_441;

BB32_439:
	sub.s32 	%r2240, %r1397, %r2137;

BB32_441:
	cvt.rn.f64.s32	%fd1463, %r2240;
	div.rn.f64 	%fd427, %fd1463, 0d4076800000000000;
	ld.f64 	%fd2227, [%rd29+36];
	setp.neu.f64	%p509, %fd2227, 0dBFF0000000000000;
	@%p509 bra 	BB32_467;

	setp.eq.s32	%p510, %r545, 0;
	ld.v2.u32 	{%r1413, %r1414}, [%rd29+12];
	ld.v2.u32 	{%r1415, %r1416}, [%rd29+4];
	ld.v2.u32 	{%r1417, %r1418}, [%rd29+28];
	ld.v2.u32 	{%r1419, %r1420}, [%rd29+20];
	@%p510 bra 	BB32_444;
	bra.uni 	BB32_443;

BB32_444:
	setp.lt.s32	%p511, %r1416, 30;
	setp.eq.s32	%p512, %r1420, 31;
	and.pred  	%p513, %p512, %p511;
	selp.b32	%r1421, 1, %r1420, %p513;
	selp.u32	%r1422, 1, 0, %p513;
	sub.s32 	%r1423, %r1417, %r1413;
	sub.s32 	%r1424, %r1419, %r1415;
	add.s32 	%r1425, %r1424, %r1422;
	mul.lo.s32 	%r1426, %r1425, 30;
	sub.s32 	%r1428, %r950, %r1416;
	mov.u32 	%r1429, 0;
	max.s32 	%r1430, %r1429, %r1428;
	min.s32 	%r1431, %r950, %r1421;
	mad.lo.s32 	%r1432, %r1423, 360, %r1426;
	add.s32 	%r1433, %r1432, %r1430;
	add.s32 	%r1434, %r1433, %r1431;
	add.s32 	%r2241, %r1434, -30;
	bra.uni 	BB32_445;

BB32_443:
	sub.s32 	%r2241, %r1418, %r1414;

BB32_445:
	cvt.rn.f64.s32	%fd1464, %r2241;
	div.rn.f64 	%fd429, %fd1464, 0d4076800000000000;
	setp.eq.s32	%p514, %r542, 0;
	@%p514 bra 	BB32_465;
	bra.uni 	BB32_446;

BB32_465:
	fma.rn.f64 	%fd2226, %fd800, %fd429, 0d3FF0000000000000;
	bra.uni 	BB32_466;

BB32_446:
	setp.eq.s32	%p515, %r542, 1;
	@%p515 bra 	BB32_451;
	bra.uni 	BB32_447;

BB32_451:
	mul.f64 	%fd434, %fd801, %fd429;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r306}, %fd434;
	}
	bfe.u32 	%r1447, %r306, 20, 11;
	add.s32 	%r1448, %r1447, -1012;
	mov.b64 	 %rd95, %fd434;
	shl.b64 	%rd30, %rd95, %r1448;
	setp.eq.s64	%p520, %rd30, -9223372036854775808;
	abs.f64 	%fd435, %fd184;
	// Callseq Start 38
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd435;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd434;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2225, [retval0+0];
	
	//{
	}// Callseq End 38
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r307}, %fd184;
	}
	setp.lt.s32	%p521, %r307, 0;
	and.pred  	%p16, %p521, %p520;
	@!%p16 bra 	BB32_453;
	bra.uni 	BB32_452;

BB32_452:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1449}, %fd2225;
	}
	xor.b32  	%r1450, %r1449, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1451, %temp}, %fd2225;
	}
	mov.b64 	%fd2225, {%r1451, %r1450};

BB32_453:
	mov.f64 	%fd2224, %fd2225;
	setp.eq.f64	%p522, %fd184, 0d0000000000000000;
	@%p522 bra 	BB32_456;
	bra.uni 	BB32_454;

BB32_456:
	selp.b32	%r1452, %r307, 0, %p520;
	or.b32  	%r1453, %r1452, 2146435072;
	setp.lt.s32	%p526, %r306, 0;
	selp.b32	%r1454, %r1453, %r1452, %p526;
	mov.u32 	%r1455, 0;
	mov.b64 	%fd2224, {%r1455, %r1454};
	bra.uni 	BB32_457;

BB32_447:
	mov.f64 	%fd2226, 0d0000000000000000;
	setp.ne.s32	%p516, %r542, 2;
	@%p516 bra 	BB32_466;

	mul.f64 	%fd430, %fd800, %fd429;
	mov.f64 	%fd1466, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1467, %fd430, %fd1466;
	mov.f64 	%fd1468, 0d4338000000000000;
	add.rn.f64 	%fd1469, %fd1467, %fd1468;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r303, %temp}, %fd1469;
	}
	mov.f64 	%fd1470, 0dC338000000000000;
	add.rn.f64 	%fd1471, %fd1469, %fd1470;
	mov.f64 	%fd1472, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1473, %fd1471, %fd1472, %fd430;
	mov.f64 	%fd1474, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1475, %fd1471, %fd1474, %fd1473;
	mov.f64 	%fd1476, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1477, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1478, %fd1477, %fd1475, %fd1476;
	mov.f64 	%fd1479, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1480, %fd1478, %fd1475, %fd1479;
	mov.f64 	%fd1481, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1482, %fd1480, %fd1475, %fd1481;
	mov.f64 	%fd1483, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1484, %fd1482, %fd1475, %fd1483;
	mov.f64 	%fd1485, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1486, %fd1484, %fd1475, %fd1485;
	mov.f64 	%fd1487, 0d3F81111111122322;
	fma.rn.f64 	%fd1488, %fd1486, %fd1475, %fd1487;
	mov.f64 	%fd1489, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1490, %fd1488, %fd1475, %fd1489;
	mov.f64 	%fd1491, 0d3FC5555555555511;
	fma.rn.f64 	%fd1492, %fd1490, %fd1475, %fd1491;
	mov.f64 	%fd1493, 0d3FE000000000000B;
	fma.rn.f64 	%fd1494, %fd1492, %fd1475, %fd1493;
	mov.f64 	%fd1495, 0d3FF0000000000000;
	fma.rn.f64 	%fd1496, %fd1494, %fd1475, %fd1495;
	fma.rn.f64 	%fd1497, %fd1496, %fd1475, %fd1495;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r304, %temp}, %fd1497;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r305}, %fd1497;
	}
	shl.b32 	%r1435, %r303, 20;
	add.s32 	%r1436, %r305, %r1435;
	mov.b64 	%fd2226, {%r304, %r1436};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1437}, %fd430;
	}
	mov.b32 	 %f45, %r1437;
	abs.f32 	%f16, %f45;
	setp.lt.f32	%p517, %f16, 0f4086232B;
	@%p517 bra 	BB32_466;

	setp.lt.f64	%p518, %fd430, 0d0000000000000000;
	add.f64 	%fd1498, %fd430, 0d7FF0000000000000;
	selp.f64	%fd2226, 0d0000000000000000, %fd1498, %p518;
	setp.geu.f32	%p519, %f16, 0f40874800;
	@%p519 bra 	BB32_466;

	shr.u32 	%r1438, %r303, 31;
	add.s32 	%r1439, %r303, %r1438;
	shr.s32 	%r1440, %r1439, 1;
	shl.b32 	%r1441, %r1440, 20;
	add.s32 	%r1442, %r1441, %r305;
	mov.b64 	%fd1499, {%r304, %r1442};
	sub.s32 	%r1443, %r303, %r1440;
	shl.b32 	%r1444, %r1443, 20;
	add.s32 	%r1445, %r1444, 1072693248;
	mov.u32 	%r1446, 0;
	mov.b64 	%fd1500, {%r1446, %r1445};
	mul.f64 	%fd2226, %fd1499, %fd1500;
	bra.uni 	BB32_466;

BB32_454:
	setp.gt.s32	%p523, %r307, -1;
	@%p523 bra 	BB32_457;

	cvt.rzi.f64.f64	%fd1501, %fd434;
	setp.neu.f64	%p524, %fd1501, %fd434;
	selp.f64	%fd2224, 0dFFF8000000000000, %fd2224, %p524;

BB32_457:
	mov.f64 	%fd441, %fd2224;
	add.f64 	%fd442, %fd434, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1456}, %fd442;
	}
	and.b32  	%r1457, %r1456, 2146435072;
	setp.ne.s32	%p527, %r1457, 2146435072;
	mov.f64 	%fd2223, %fd441;
	@%p527 bra 	BB32_464;

	setp.gtu.f64	%p528, %fd435, 0d7FF0000000000000;
	mov.f64 	%fd2223, %fd442;
	@%p528 bra 	BB32_464;

	abs.f64 	%fd443, %fd434;
	setp.gtu.f64	%p529, %fd443, 0d7FF0000000000000;
	mov.f64 	%fd2222, %fd442;
	mov.f64 	%fd2223, %fd2222;
	@%p529 bra 	BB32_464;

	setp.eq.f64	%p530, %fd443, 0d7FF0000000000000;
	@%p530 bra 	BB32_463;
	bra.uni 	BB32_461;

BB32_463:
	setp.eq.f64	%p532, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p533, %fd435, 0d3FF0000000000000;
	selp.b32	%r1464, 2146435072, 0, %p533;
	xor.b32  	%r1465, %r1464, 2146435072;
	setp.lt.s32	%p534, %r306, 0;
	selp.b32	%r1466, %r1465, %r1464, %p534;
	selp.b32	%r1467, 1072693248, %r1466, %p532;
	mov.u32 	%r1468, 0;
	mov.b64 	%fd2223, {%r1468, %r1467};
	bra.uni 	BB32_464;

BB32_461:
	setp.neu.f64	%p531, %fd435, 0d7FF0000000000000;
	mov.f64 	%fd2223, %fd441;
	@%p531 bra 	BB32_464;

	shr.s32 	%r1458, %r306, 31;
	and.b32  	%r1459, %r1458, -2146435072;
	add.s32 	%r1460, %r1459, 2146435072;
	or.b32  	%r1461, %r1460, -2147483648;
	selp.b32	%r1462, %r1461, %r1460, %p16;
	mov.u32 	%r1463, 0;
	mov.b64 	%fd2223, {%r1463, %r1462};

BB32_464:
	setp.eq.f64	%p535, %fd434, 0d0000000000000000;
	setp.eq.f64	%p536, %fd184, 0d3FF0000000000000;
	or.pred  	%p537, %p536, %p535;
	selp.f64	%fd2226, 0d3FF0000000000000, %fd2223, %p537;

BB32_466:
	add.f64 	%fd1502, %fd2226, 0dBFF0000000000000;
	mul.f64 	%fd2227, %fd1502, 0d4059000000000000;

BB32_467:
	setp.eq.s32	%p538, %r539, 0;
	@%p538 bra 	BB32_487;
	bra.uni 	BB32_468;

BB32_487:
	fma.rn.f64 	%fd2235, %fd2366, %fd427, 0d3FF0000000000000;
	bra.uni 	BB32_488;

BB32_468:
	setp.eq.s32	%p539, %r539, 1;
	@%p539 bra 	BB32_473;
	bra.uni 	BB32_469;

BB32_473:
	mul.f64 	%fd456, %fd427, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r311}, %fd456;
	}
	bfe.u32 	%r1481, %r311, 20, 11;
	add.s32 	%r1482, %r1481, -1012;
	mov.b64 	 %rd96, %fd456;
	shl.b64 	%rd31, %rd96, %r1482;
	setp.eq.s64	%p544, %rd31, -9223372036854775808;
	abs.f64 	%fd457, %fd424;
	// Callseq Start 39
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd457;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd456;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2234, [retval0+0];
	
	//{
	}// Callseq End 39
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r312}, %fd424;
	}
	setp.lt.s32	%p545, %r312, 0;
	and.pred  	%p17, %p545, %p544;
	@!%p17 bra 	BB32_475;
	bra.uni 	BB32_474;

BB32_474:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1483}, %fd2234;
	}
	xor.b32  	%r1484, %r1483, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1485, %temp}, %fd2234;
	}
	mov.b64 	%fd2234, {%r1485, %r1484};

BB32_475:
	mov.f64 	%fd2233, %fd2234;
	setp.eq.f64	%p546, %fd424, 0d0000000000000000;
	@%p546 bra 	BB32_478;
	bra.uni 	BB32_476;

BB32_478:
	selp.b32	%r1486, %r312, 0, %p544;
	or.b32  	%r1487, %r1486, 2146435072;
	setp.lt.s32	%p550, %r311, 0;
	selp.b32	%r1488, %r1487, %r1486, %p550;
	mov.u32 	%r1489, 0;
	mov.b64 	%fd2233, {%r1489, %r1488};
	bra.uni 	BB32_479;

BB32_469:
	mov.f64 	%fd2235, 0d0000000000000000;
	setp.ne.s32	%p540, %r539, 2;
	@%p540 bra 	BB32_488;

	mul.f64 	%fd452, %fd2366, %fd427;
	mov.f64 	%fd1504, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1505, %fd452, %fd1504;
	mov.f64 	%fd1506, 0d4338000000000000;
	add.rn.f64 	%fd1507, %fd1505, %fd1506;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r308, %temp}, %fd1507;
	}
	mov.f64 	%fd1508, 0dC338000000000000;
	add.rn.f64 	%fd1509, %fd1507, %fd1508;
	mov.f64 	%fd1510, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1511, %fd1509, %fd1510, %fd452;
	mov.f64 	%fd1512, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1513, %fd1509, %fd1512, %fd1511;
	mov.f64 	%fd1514, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1515, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1516, %fd1515, %fd1513, %fd1514;
	mov.f64 	%fd1517, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1518, %fd1516, %fd1513, %fd1517;
	mov.f64 	%fd1519, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1520, %fd1518, %fd1513, %fd1519;
	mov.f64 	%fd1521, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1522, %fd1520, %fd1513, %fd1521;
	mov.f64 	%fd1523, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1524, %fd1522, %fd1513, %fd1523;
	mov.f64 	%fd1525, 0d3F81111111122322;
	fma.rn.f64 	%fd1526, %fd1524, %fd1513, %fd1525;
	mov.f64 	%fd1527, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1528, %fd1526, %fd1513, %fd1527;
	mov.f64 	%fd1529, 0d3FC5555555555511;
	fma.rn.f64 	%fd1530, %fd1528, %fd1513, %fd1529;
	mov.f64 	%fd1531, 0d3FE000000000000B;
	fma.rn.f64 	%fd1532, %fd1530, %fd1513, %fd1531;
	mov.f64 	%fd1533, 0d3FF0000000000000;
	fma.rn.f64 	%fd1534, %fd1532, %fd1513, %fd1533;
	fma.rn.f64 	%fd1535, %fd1534, %fd1513, %fd1533;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r309, %temp}, %fd1535;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r310}, %fd1535;
	}
	shl.b32 	%r1469, %r308, 20;
	add.s32 	%r1470, %r310, %r1469;
	mov.b64 	%fd2235, {%r309, %r1470};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1471}, %fd452;
	}
	mov.b32 	 %f46, %r1471;
	abs.f32 	%f17, %f46;
	setp.lt.f32	%p541, %f17, 0f4086232B;
	@%p541 bra 	BB32_488;

	setp.lt.f64	%p542, %fd452, 0d0000000000000000;
	add.f64 	%fd1536, %fd452, 0d7FF0000000000000;
	selp.f64	%fd2235, 0d0000000000000000, %fd1536, %p542;
	setp.geu.f32	%p543, %f17, 0f40874800;
	@%p543 bra 	BB32_488;

	shr.u32 	%r1472, %r308, 31;
	add.s32 	%r1473, %r308, %r1472;
	shr.s32 	%r1474, %r1473, 1;
	shl.b32 	%r1475, %r1474, 20;
	add.s32 	%r1476, %r1475, %r310;
	mov.b64 	%fd1537, {%r309, %r1476};
	sub.s32 	%r1477, %r308, %r1474;
	shl.b32 	%r1478, %r1477, 20;
	add.s32 	%r1479, %r1478, 1072693248;
	mov.u32 	%r1480, 0;
	mov.b64 	%fd1538, {%r1480, %r1479};
	mul.f64 	%fd2235, %fd1537, %fd1538;
	bra.uni 	BB32_488;

BB32_476:
	setp.gt.s32	%p547, %r312, -1;
	@%p547 bra 	BB32_479;

	cvt.rzi.f64.f64	%fd1539, %fd456;
	setp.neu.f64	%p548, %fd1539, %fd456;
	selp.f64	%fd2233, 0dFFF8000000000000, %fd2233, %p548;

BB32_479:
	mov.f64 	%fd463, %fd2233;
	add.f64 	%fd464, %fd456, %fd424;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1490}, %fd464;
	}
	and.b32  	%r1491, %r1490, 2146435072;
	setp.ne.s32	%p551, %r1491, 2146435072;
	mov.f64 	%fd2232, %fd463;
	@%p551 bra 	BB32_486;

	setp.gtu.f64	%p552, %fd457, 0d7FF0000000000000;
	mov.f64 	%fd2232, %fd464;
	@%p552 bra 	BB32_486;

	abs.f64 	%fd465, %fd456;
	setp.gtu.f64	%p553, %fd465, 0d7FF0000000000000;
	mov.f64 	%fd2231, %fd464;
	mov.f64 	%fd2232, %fd2231;
	@%p553 bra 	BB32_486;

	setp.eq.f64	%p554, %fd465, 0d7FF0000000000000;
	@%p554 bra 	BB32_485;
	bra.uni 	BB32_483;

BB32_485:
	setp.eq.f64	%p556, %fd424, 0dBFF0000000000000;
	setp.gt.f64	%p557, %fd457, 0d3FF0000000000000;
	selp.b32	%r1498, 2146435072, 0, %p557;
	xor.b32  	%r1499, %r1498, 2146435072;
	setp.lt.s32	%p558, %r311, 0;
	selp.b32	%r1500, %r1499, %r1498, %p558;
	selp.b32	%r1501, 1072693248, %r1500, %p556;
	mov.u32 	%r1502, 0;
	mov.b64 	%fd2232, {%r1502, %r1501};
	bra.uni 	BB32_486;

BB32_483:
	setp.neu.f64	%p555, %fd457, 0d7FF0000000000000;
	mov.f64 	%fd2232, %fd463;
	@%p555 bra 	BB32_486;

	shr.s32 	%r1492, %r311, 31;
	and.b32  	%r1493, %r1492, -2146435072;
	add.s32 	%r1494, %r1493, 2146435072;
	or.b32  	%r1495, %r1494, -2147483648;
	selp.b32	%r1496, %r1495, %r1494, %p17;
	mov.u32 	%r1497, 0;
	mov.b64 	%fd2232, {%r1497, %r1496};

BB32_486:
	setp.eq.f64	%p559, %fd456, 0d0000000000000000;
	setp.eq.f64	%p560, %fd424, 0d3FF0000000000000;
	or.pred  	%p561, %p560, %p559;
	selp.f64	%fd2235, 0d3FF0000000000000, %fd2232, %p561;

BB32_488:
	rcp.rn.f64 	%fd472, %fd2235;
	mul.f64 	%fd473, %fd2227, %fd472;
	mul.f64 	%fd1540, %fd472, %fd473;
	mul.f64 	%fd2237, %fd427, %fd1540;
	sub.f64 	%fd1541, %fd2238, %fd2237;
	selp.f64	%fd2236, %fd1541, %fd2238, %p538;
	setp.ne.s32	%p563, %r539, 1;
	@%p563 bra 	BB32_490;

	mul.f64 	%fd1542, %fd427, %fd2227;
	mul.f64 	%fd1543, %fd1542, %fd472;
	div.rn.f64 	%fd1544, %fd1543, %fd424;
	sub.f64 	%fd2236, %fd2236, %fd1544;

BB32_490:
	add.f64 	%fd2189, %fd2189, %fd473;
	mul.f64 	%fd1545, %fd427, %fd473;
	sub.f64 	%fd1546, %fd2236, %fd1545;
	setp.eq.s32	%p564, %r539, 2;
	selp.f64	%fd2238, %fd1546, %fd2236, %p564;
	setp.ne.s32	%p565, %r539, 3;
	@%p565 bra 	BB32_494;

	setp.le.f64	%p566, %fd427, %fd335;
	@%p566 bra 	BB32_493;

	mul.f64 	%fd1547, %fd427, %fd2227;
	mul.f64 	%fd1548, %fd1547, %fd472;
	div.rn.f64 	%fd2237, %fd1548, %fd424;

BB32_493:
	sub.f64 	%fd2238, %fd2238, %fd2237;

BB32_494:
	mov.f64 	%fd2188, %fd2189;
	add.s32 	%r2239, %r2239, 1;
	setp.lt.s32	%p567, %r2239, %r546;
	mov.f64 	%fd2187, %fd2188;
	@%p567 bra 	BB32_437;

BB32_495:
	setp.eq.f64	%p568, %fd2187, 0d0000000000000000;
	mov.f64 	%fd2179, %fd1338;
	@%p568 bra 	BB32_497;

	neg.f64 	%fd1550, %fd2238;
	div.rn.f64 	%fd2179, %fd1550, %fd2187;

BB32_497:
	mov.f64 	%fd2178, %fd2179;
	setp.lt.f64	%p569, %fd2193, 0d0000000000000000;
	selp.f64	%fd2151, %fd2151, %fd2366, %p569;
	selp.f64	%fd2150, %fd2366, %fd2150, %p569;
	setp.lt.s32	%p570, %r2520, %r540;
	mov.f64 	%fd2362, %fd2366;
	@%p570 bra 	BB32_350;

BB32_829:
	st.param.f64	[func_retval0+0], %fd2362;
	ret;
}

	// .globl	_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi(
	.param .b64 _Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_0,
	.param .b32 _Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_1,
	.param .b32 _Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_2,
	.param .b64 _Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_3,
	.param .align 4 .b8 _Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_4[16],
	.param .b64 _Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_5,
	.param .b32 _Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_6,
	.param .align 8 .b8 _Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_7[56],
	.param .b32 _Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_8,
	.param .align 8 .b8 _Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_9[40],
	.param .b32 _Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_10
)
{
	.reg .pred 	%p<931>;
	.reg .b16 	%rs<49>;
	.reg .f32 	%f<59>;
	.reg .b32 	%r<2517>;
	.reg .f64 	%fd<2372>;
	.reg .b64 	%rd<114>;


	ld.param.u32 	%r534, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r535, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_2];
	ld.param.f64 	%fd798, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_3];
	ld.param.u32 	%r1, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_4+12];
	ld.param.u32 	%r538, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_4+8];
	ld.param.u32 	%r537, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_4+4];
	ld.param.u32 	%r536, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_4];
	ld.param.u32 	%r540, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_6];
	ld.param.u64 	%rd54, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_7+24];
	ld.param.u32 	%r541, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_8];
	ld.param.u32 	%r545, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_9+36];
	ld.param.u32 	%r542, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_9+24];
	ld.param.f64 	%fd801, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_9+16];
	ld.param.f64 	%fd800, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_9+8];
	ld.param.u64 	%rd1, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_9];
	ld.param.u32 	%r546, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_10];
	mov.u32 	%r2136, 0;
	setp.lt.s32	%p30, %r546, 1;
	@%p30 bra 	BB33_3;

BB33_1:
	mul.wide.s32 	%rd59, %r2136, 56;
	add.s64 	%rd60, %rd1, %rd59;
	ld.u32 	%r548, [%rd60+12];
	setp.le.s32	%p31, %r1, %r548;
	@%p31 bra 	BB33_4;

	add.s32 	%r2136, %r2136, 1;
	setp.lt.s32	%p32, %r2136, %r546;
	@%p32 bra 	BB33_1;

BB33_3:
	add.s32 	%r2136, %r546, -1;

BB33_4:
	mov.f64 	%fd2051, 0d0000000000000000;
	setp.ge.s32	%p33, %r2136, %r546;
	@%p33 bra 	BB33_35;

	div.rn.f64 	%fd804, %fd800, %fd801;
	add.f64 	%fd3, %fd804, 0d3FF0000000000000;
	mov.f64 	%fd803, 0d0000000000000000;
	mov.f64 	%fd2050, %fd803;

BB33_6:
	mul.wide.s32 	%rd61, %r2136, 56;
	add.s64 	%rd62, %rd1, %rd61;
	add.s64 	%rd2, %rd62, 28;
	ld.u32 	%r549, [%rd62+28];
	setp.le.s32	%p34, %r1, %r549;
	mov.f64 	%fd2049, %fd803;
	@%p34 bra 	BB33_33;

	mul.wide.s32 	%rd63, %r541, 16;
	add.s64 	%rd64, %rd54, %rd63;
	ld.u32 	%r550, [%rd64+12];
	setp.gt.s32	%p35, %r1, %r550;
	mov.f64 	%fd2048, %fd803;
	mov.f64 	%fd2049, %fd2048;
	@%p35 bra 	BB33_33;

	setp.eq.s32	%p36, %r545, 0;
	ld.v2.u32 	{%r551, %r552}, [%rd2+12];
	setp.lt.s32	%p37, %r1, %r552;
	ld.v2.u32 	{%r554, %r555}, [%rd2+4];
	selp.b32	%r12, %r1, %r552, %p37;
	selp.b32	%r11, %r538, %r551, %p37;
	selp.b32	%r10, %r537, %r555, %p37;
	selp.b32	%r9, %r536, %r554, %p37;
	ld.v2.u32 	{%r559, %r560}, [%rd2+-4];
	ld.v2.u32 	{%r561, %r562}, [%rd2+-12];
	@%p36 bra 	BB33_10;
	bra.uni 	BB33_9;

BB33_10:
	setp.lt.s32	%p38, %r562, 30;
	setp.eq.s32	%p39, %r10, 31;
	and.pred  	%p40, %p39, %p38;
	selp.b32	%r563, 1, %r10, %p40;
	selp.u32	%r564, 1, 0, %p40;
	sub.s32 	%r565, %r11, %r559;
	sub.s32 	%r566, %r9, %r561;
	add.s32 	%r567, %r566, %r564;
	mul.lo.s32 	%r568, %r567, 30;
	mov.u32 	%r569, 30;
	sub.s32 	%r570, %r569, %r562;
	mov.u32 	%r571, 0;
	max.s32 	%r572, %r571, %r570;
	min.s32 	%r573, %r569, %r563;
	mad.lo.s32 	%r574, %r565, 360, %r568;
	add.s32 	%r575, %r574, %r572;
	add.s32 	%r576, %r575, %r573;
	add.s32 	%r2137, %r576, -30;
	bra.uni 	BB33_11;

BB33_9:
	sub.s32 	%r2137, %r12, %r560;

BB33_11:
	cvt.rn.f64.s32	%fd807, %r2137;
	div.rn.f64 	%fd5, %fd807, 0d4076800000000000;
	setp.eq.s32	%p41, %r542, 0;
	@%p41 bra 	BB33_31;
	bra.uni 	BB33_12;

BB33_31:
	fma.rn.f64 	%fd2046, %fd800, %fd5, 0d3FF0000000000000;
	bra.uni 	BB33_32;

BB33_12:
	setp.eq.s32	%p42, %r542, 1;
	@%p42 bra 	BB33_17;
	bra.uni 	BB33_13;

BB33_17:
	mul.f64 	%fd10, %fd801, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd10;
	}
	bfe.u32 	%r589, %r23, 20, 11;
	add.s32 	%r590, %r589, -1012;
	mov.b64 	 %rd65, %fd10;
	shl.b64 	%rd3, %rd65, %r590;
	setp.eq.s64	%p47, %rd3, -9223372036854775808;
	abs.f64 	%fd11, %fd3;
	// Callseq Start 52
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd11;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd10;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2045, [retval0+0];
	
	//{
	}// Callseq End 52
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd3;
	}
	setp.lt.s32	%p48, %r24, 0;
	and.pred  	%p1, %p48, %p47;
	@!%p1 bra 	BB33_19;
	bra.uni 	BB33_18;

BB33_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r591}, %fd2045;
	}
	xor.b32  	%r592, %r591, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r593, %temp}, %fd2045;
	}
	mov.b64 	%fd2045, {%r593, %r592};

BB33_19:
	mov.f64 	%fd2044, %fd2045;
	setp.eq.f64	%p49, %fd3, 0d0000000000000000;
	@%p49 bra 	BB33_22;
	bra.uni 	BB33_20;

BB33_22:
	selp.b32	%r594, %r24, 0, %p47;
	or.b32  	%r595, %r594, 2146435072;
	setp.lt.s32	%p53, %r23, 0;
	selp.b32	%r596, %r595, %r594, %p53;
	mov.u32 	%r597, 0;
	mov.b64 	%fd2044, {%r597, %r596};
	bra.uni 	BB33_23;

BB33_13:
	mov.f64 	%fd2046, 0d0000000000000000;
	setp.ne.s32	%p43, %r542, 2;
	@%p43 bra 	BB33_32;

	mul.f64 	%fd6, %fd800, %fd5;
	mov.f64 	%fd809, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd810, %fd6, %fd809;
	mov.f64 	%fd811, 0d4338000000000000;
	add.rn.f64 	%fd812, %fd810, %fd811;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd812;
	}
	mov.f64 	%fd813, 0dC338000000000000;
	add.rn.f64 	%fd814, %fd812, %fd813;
	mov.f64 	%fd815, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd816, %fd814, %fd815, %fd6;
	mov.f64 	%fd817, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd818, %fd814, %fd817, %fd816;
	mov.f64 	%fd819, 0d3E928AF3FCA213EA;
	mov.f64 	%fd820, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd821, %fd820, %fd818, %fd819;
	mov.f64 	%fd822, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd823, %fd821, %fd818, %fd822;
	mov.f64 	%fd824, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd825, %fd823, %fd818, %fd824;
	mov.f64 	%fd826, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd827, %fd825, %fd818, %fd826;
	mov.f64 	%fd828, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd829, %fd827, %fd818, %fd828;
	mov.f64 	%fd830, 0d3F81111111122322;
	fma.rn.f64 	%fd831, %fd829, %fd818, %fd830;
	mov.f64 	%fd832, 0d3FA55555555502A1;
	fma.rn.f64 	%fd833, %fd831, %fd818, %fd832;
	mov.f64 	%fd834, 0d3FC5555555555511;
	fma.rn.f64 	%fd835, %fd833, %fd818, %fd834;
	mov.f64 	%fd836, 0d3FE000000000000B;
	fma.rn.f64 	%fd837, %fd835, %fd818, %fd836;
	mov.f64 	%fd838, 0d3FF0000000000000;
	fma.rn.f64 	%fd839, %fd837, %fd818, %fd838;
	fma.rn.f64 	%fd840, %fd839, %fd818, %fd838;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd840;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd840;
	}
	shl.b32 	%r577, %r20, 20;
	add.s32 	%r578, %r22, %r577;
	mov.b64 	%fd2046, {%r21, %r578};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r579}, %fd6;
	}
	mov.b32 	 %f30, %r579;
	abs.f32 	%f1, %f30;
	setp.lt.f32	%p44, %f1, 0f4086232B;
	@%p44 bra 	BB33_32;

	setp.lt.f64	%p45, %fd6, 0d0000000000000000;
	add.f64 	%fd841, %fd6, 0d7FF0000000000000;
	selp.f64	%fd2046, 0d0000000000000000, %fd841, %p45;
	setp.geu.f32	%p46, %f1, 0f40874800;
	@%p46 bra 	BB33_32;

	shr.u32 	%r580, %r20, 31;
	add.s32 	%r581, %r20, %r580;
	shr.s32 	%r582, %r581, 1;
	shl.b32 	%r583, %r582, 20;
	add.s32 	%r584, %r583, %r22;
	mov.b64 	%fd842, {%r21, %r584};
	sub.s32 	%r585, %r20, %r582;
	shl.b32 	%r586, %r585, 20;
	add.s32 	%r587, %r586, 1072693248;
	mov.u32 	%r588, 0;
	mov.b64 	%fd843, {%r588, %r587};
	mul.f64 	%fd2046, %fd842, %fd843;
	bra.uni 	BB33_32;

BB33_20:
	setp.gt.s32	%p50, %r24, -1;
	@%p50 bra 	BB33_23;

	cvt.rzi.f64.f64	%fd844, %fd10;
	setp.neu.f64	%p51, %fd844, %fd10;
	selp.f64	%fd2044, 0dFFF8000000000000, %fd2044, %p51;

BB33_23:
	mov.f64 	%fd17, %fd2044;
	add.f64 	%fd18, %fd10, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r598}, %fd18;
	}
	and.b32  	%r599, %r598, 2146435072;
	setp.ne.s32	%p54, %r599, 2146435072;
	mov.f64 	%fd2043, %fd17;
	@%p54 bra 	BB33_30;

	setp.gtu.f64	%p55, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd2043, %fd18;
	@%p55 bra 	BB33_30;

	abs.f64 	%fd19, %fd10;
	setp.gtu.f64	%p56, %fd19, 0d7FF0000000000000;
	mov.f64 	%fd2042, %fd18;
	mov.f64 	%fd2043, %fd2042;
	@%p56 bra 	BB33_30;

	setp.eq.f64	%p57, %fd19, 0d7FF0000000000000;
	@%p57 bra 	BB33_29;
	bra.uni 	BB33_27;

BB33_29:
	setp.eq.f64	%p59, %fd3, 0dBFF0000000000000;
	setp.gt.f64	%p60, %fd11, 0d3FF0000000000000;
	selp.b32	%r606, 2146435072, 0, %p60;
	xor.b32  	%r607, %r606, 2146435072;
	setp.lt.s32	%p61, %r23, 0;
	selp.b32	%r608, %r607, %r606, %p61;
	selp.b32	%r609, 1072693248, %r608, %p59;
	mov.u32 	%r610, 0;
	mov.b64 	%fd2043, {%r610, %r609};
	bra.uni 	BB33_30;

BB33_27:
	setp.neu.f64	%p58, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd2043, %fd17;
	@%p58 bra 	BB33_30;

	shr.s32 	%r600, %r23, 31;
	and.b32  	%r601, %r600, -2146435072;
	add.s32 	%r602, %r601, 2146435072;
	or.b32  	%r603, %r602, -2147483648;
	selp.b32	%r604, %r603, %r602, %p1;
	mov.u32 	%r605, 0;
	mov.b64 	%fd2043, {%r605, %r604};

BB33_30:
	setp.eq.f64	%p62, %fd10, 0d0000000000000000;
	setp.eq.f64	%p63, %fd3, 0d3FF0000000000000;
	or.pred  	%p64, %p63, %p62;
	selp.f64	%fd2046, 0d3FF0000000000000, %fd2043, %p64;

BB33_32:
	add.f64 	%fd845, %fd2046, 0dBFF0000000000000;
	mul.f64 	%fd26, %fd845, 0d4059000000000000;
	mov.f64 	%fd2049, %fd26;

BB33_33:
	mov.f64 	%fd27, %fd2049;
	add.f64 	%fd2050, %fd2050, %fd27;
	add.s32 	%r2136, %r2136, 1;
	setp.lt.s32	%p65, %r2136, %r546;
	@%p65 bra 	BB33_6;

	mul.f64 	%fd2051, %fd2050, 0d4059000000000000;

BB33_35:
	mov.f64 	%fd2077, 0d0000000000000000;
	ld.param.f64 	%fd2036, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_0];
	div.rn.f64 	%fd847, %fd2051, 0d4059000000000000;
	add.f64 	%fd31, %fd847, %fd2036;
	@%p30 bra 	BB33_115;

	div.rn.f64 	%fd850, %fd800, %fd801;
	add.f64 	%fd32, %fd850, 0d3FF0000000000000;
	mov.f64 	%fd851, 0d3FA99999A0000000;
	div.rn.f64 	%fd852, %fd851, %fd798;
	add.f64 	%fd33, %fd852, 0d3FF0000000000000;
	mov.f64 	%fd2077, 0d0000000000000000;
	mov.f64 	%fd2052, 0d3FF0000000000000;
	mov.u16 	%rs41, 1;
	mov.u32 	%r2138, 0;

BB33_37:
	mul.wide.s32 	%rd66, %r2138, 56;
	add.s64 	%rd67, %rd1, %rd66;
	add.s64 	%rd4, %rd67, 12;
	ld.u32 	%r620, [%rd67+12];
	setp.gt.s32	%p67, %r1, %r620;
	@%p67 bra 	BB33_114;

	ld.v2.u32 	{%r621, %r622}, [%rd4+-4];
	ld.v2.u32 	{%r623, %r624}, [%rd4+-12];
	ld.f64 	%fd2061, [%rd4+36];
	setp.neu.f64	%p68, %fd2061, 0dBFF0000000000000;
	@%p68 bra 	BB33_64;

	setp.eq.s32	%p69, %r545, 0;
	ld.v2.u32 	{%r625, %r626}, [%rd4+12];
	ld.v2.u32 	{%r627, %r628}, [%rd4+4];
	ld.v2.u32 	{%r629, %r630}, [%rd4+28];
	ld.v2.u32 	{%r631, %r632}, [%rd4+20];
	@%p69 bra 	BB33_41;
	bra.uni 	BB33_40;

BB33_41:
	setp.lt.s32	%p70, %r628, 30;
	setp.eq.s32	%p71, %r632, 31;
	and.pred  	%p72, %p71, %p70;
	selp.b32	%r633, 1, %r632, %p72;
	selp.u32	%r634, 1, 0, %p72;
	sub.s32 	%r635, %r629, %r625;
	sub.s32 	%r636, %r631, %r627;
	add.s32 	%r637, %r636, %r634;
	mul.lo.s32 	%r638, %r637, 30;
	mov.u32 	%r639, 30;
	sub.s32 	%r640, %r639, %r628;
	mov.u32 	%r641, 0;
	max.s32 	%r642, %r641, %r640;
	min.s32 	%r643, %r639, %r633;
	mad.lo.s32 	%r644, %r635, 360, %r638;
	add.s32 	%r645, %r644, %r642;
	add.s32 	%r646, %r645, %r643;
	add.s32 	%r2143, %r646, -30;
	bra.uni 	BB33_42;

BB33_40:
	sub.s32 	%r2143, %r630, %r626;

BB33_42:
	cvt.rn.f64.s32	%fd853, %r2143;
	div.rn.f64 	%fd37, %fd853, 0d4076800000000000;
	setp.eq.s32	%p73, %r542, 0;
	@%p73 bra 	BB33_62;
	bra.uni 	BB33_43;

BB33_62:
	fma.rn.f64 	%fd2060, %fd800, %fd37, 0d3FF0000000000000;
	bra.uni 	BB33_63;

BB33_43:
	setp.eq.s32	%p74, %r542, 1;
	@%p74 bra 	BB33_48;
	bra.uni 	BB33_44;

BB33_48:
	mul.f64 	%fd42, %fd801, %fd37;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r49}, %fd42;
	}
	bfe.u32 	%r659, %r49, 20, 11;
	add.s32 	%r660, %r659, -1012;
	mov.b64 	 %rd68, %fd42;
	shl.b64 	%rd5, %rd68, %r660;
	setp.eq.s64	%p79, %rd5, -9223372036854775808;
	abs.f64 	%fd43, %fd32;
	// Callseq Start 53
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd43;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2059, [retval0+0];
	
	//{
	}// Callseq End 53
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd32;
	}
	setp.lt.s32	%p80, %r50, 0;
	and.pred  	%p2, %p80, %p79;
	@!%p2 bra 	BB33_50;
	bra.uni 	BB33_49;

BB33_49:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r661}, %fd2059;
	}
	xor.b32  	%r662, %r661, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r663, %temp}, %fd2059;
	}
	mov.b64 	%fd2059, {%r663, %r662};

BB33_50:
	mov.f64 	%fd2058, %fd2059;
	setp.eq.f64	%p81, %fd32, 0d0000000000000000;
	@%p81 bra 	BB33_53;
	bra.uni 	BB33_51;

BB33_53:
	selp.b32	%r664, %r50, 0, %p79;
	or.b32  	%r665, %r664, 2146435072;
	setp.lt.s32	%p85, %r49, 0;
	selp.b32	%r666, %r665, %r664, %p85;
	mov.u32 	%r667, 0;
	mov.b64 	%fd2058, {%r667, %r666};
	bra.uni 	BB33_54;

BB33_44:
	mov.f64 	%fd2060, 0d0000000000000000;
	setp.ne.s32	%p75, %r542, 2;
	@%p75 bra 	BB33_63;

	mul.f64 	%fd38, %fd800, %fd37;
	mov.f64 	%fd855, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd856, %fd38, %fd855;
	mov.f64 	%fd857, 0d4338000000000000;
	add.rn.f64 	%fd858, %fd856, %fd857;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r46, %temp}, %fd858;
	}
	mov.f64 	%fd859, 0dC338000000000000;
	add.rn.f64 	%fd860, %fd858, %fd859;
	mov.f64 	%fd861, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd862, %fd860, %fd861, %fd38;
	mov.f64 	%fd863, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd864, %fd860, %fd863, %fd862;
	mov.f64 	%fd865, 0d3E928AF3FCA213EA;
	mov.f64 	%fd866, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd867, %fd866, %fd864, %fd865;
	mov.f64 	%fd868, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd869, %fd867, %fd864, %fd868;
	mov.f64 	%fd870, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd871, %fd869, %fd864, %fd870;
	mov.f64 	%fd872, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd873, %fd871, %fd864, %fd872;
	mov.f64 	%fd874, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd875, %fd873, %fd864, %fd874;
	mov.f64 	%fd876, 0d3F81111111122322;
	fma.rn.f64 	%fd877, %fd875, %fd864, %fd876;
	mov.f64 	%fd878, 0d3FA55555555502A1;
	fma.rn.f64 	%fd879, %fd877, %fd864, %fd878;
	mov.f64 	%fd880, 0d3FC5555555555511;
	fma.rn.f64 	%fd881, %fd879, %fd864, %fd880;
	mov.f64 	%fd882, 0d3FE000000000000B;
	fma.rn.f64 	%fd883, %fd881, %fd864, %fd882;
	mov.f64 	%fd884, 0d3FF0000000000000;
	fma.rn.f64 	%fd885, %fd883, %fd864, %fd884;
	fma.rn.f64 	%fd886, %fd885, %fd864, %fd884;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd886;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd886;
	}
	shl.b32 	%r647, %r46, 20;
	add.s32 	%r648, %r48, %r647;
	mov.b64 	%fd2060, {%r47, %r648};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r649}, %fd38;
	}
	mov.b32 	 %f31, %r649;
	abs.f32 	%f2, %f31;
	setp.lt.f32	%p76, %f2, 0f4086232B;
	@%p76 bra 	BB33_63;

	setp.lt.f64	%p77, %fd38, 0d0000000000000000;
	add.f64 	%fd887, %fd38, 0d7FF0000000000000;
	selp.f64	%fd2060, 0d0000000000000000, %fd887, %p77;
	setp.geu.f32	%p78, %f2, 0f40874800;
	@%p78 bra 	BB33_63;

	shr.u32 	%r650, %r46, 31;
	add.s32 	%r651, %r46, %r650;
	shr.s32 	%r652, %r651, 1;
	shl.b32 	%r653, %r652, 20;
	add.s32 	%r654, %r653, %r48;
	mov.b64 	%fd888, {%r47, %r654};
	sub.s32 	%r655, %r46, %r652;
	shl.b32 	%r656, %r655, 20;
	add.s32 	%r657, %r656, 1072693248;
	mov.u32 	%r658, 0;
	mov.b64 	%fd889, {%r658, %r657};
	mul.f64 	%fd2060, %fd888, %fd889;
	bra.uni 	BB33_63;

BB33_51:
	setp.gt.s32	%p82, %r50, -1;
	@%p82 bra 	BB33_54;

	cvt.rzi.f64.f64	%fd890, %fd42;
	setp.neu.f64	%p83, %fd890, %fd42;
	selp.f64	%fd2058, 0dFFF8000000000000, %fd2058, %p83;

BB33_54:
	mov.f64 	%fd49, %fd2058;
	add.f64 	%fd50, %fd42, %fd32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r668}, %fd50;
	}
	and.b32  	%r669, %r668, 2146435072;
	setp.ne.s32	%p86, %r669, 2146435072;
	mov.f64 	%fd2057, %fd49;
	@%p86 bra 	BB33_61;

	setp.gtu.f64	%p87, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd2057, %fd50;
	@%p87 bra 	BB33_61;

	abs.f64 	%fd51, %fd42;
	setp.gtu.f64	%p88, %fd51, 0d7FF0000000000000;
	mov.f64 	%fd2056, %fd50;
	mov.f64 	%fd2057, %fd2056;
	@%p88 bra 	BB33_61;

	setp.eq.f64	%p89, %fd51, 0d7FF0000000000000;
	@%p89 bra 	BB33_60;
	bra.uni 	BB33_58;

BB33_60:
	setp.eq.f64	%p91, %fd32, 0dBFF0000000000000;
	setp.gt.f64	%p92, %fd43, 0d3FF0000000000000;
	selp.b32	%r676, 2146435072, 0, %p92;
	xor.b32  	%r677, %r676, 2146435072;
	setp.lt.s32	%p93, %r49, 0;
	selp.b32	%r678, %r677, %r676, %p93;
	selp.b32	%r679, 1072693248, %r678, %p91;
	mov.u32 	%r680, 0;
	mov.b64 	%fd2057, {%r680, %r679};
	bra.uni 	BB33_61;

BB33_58:
	setp.neu.f64	%p90, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd2057, %fd49;
	@%p90 bra 	BB33_61;

	shr.s32 	%r670, %r49, 31;
	and.b32  	%r671, %r670, -2146435072;
	add.s32 	%r672, %r671, 2146435072;
	or.b32  	%r673, %r672, -2147483648;
	selp.b32	%r674, %r673, %r672, %p2;
	mov.u32 	%r675, 0;
	mov.b64 	%fd2057, {%r675, %r674};

BB33_61:
	setp.eq.f64	%p94, %fd42, 0d0000000000000000;
	setp.eq.f64	%p95, %fd32, 0d3FF0000000000000;
	or.pred  	%p96, %p95, %p94;
	selp.f64	%fd2060, 0d3FF0000000000000, %fd2057, %p96;

BB33_63:
	add.f64 	%fd891, %fd2060, 0dBFF0000000000000;
	mul.f64 	%fd2061, %fd891, 0d4059000000000000;

BB33_64:
	and.b16  	%rs18, %rs41, 255;
	setp.eq.s16	%p97, %rs18, 0;
	@%p97 bra 	BB33_89;
	bra.uni 	BB33_65;

BB33_89:
	setp.eq.s32	%p126, %r534, 0;
	@%p126 bra 	BB33_91;
	bra.uni 	BB33_90;

BB33_91:
	setp.lt.s32	%p127, %r2140, 30;
	setp.eq.s32	%p128, %r624, 31;
	and.pred  	%p129, %p128, %p127;
	selp.b32	%r729, 1, %r624, %p129;
	selp.u32	%r730, 1, 0, %p129;
	sub.s32 	%r731, %r621, %r2141;
	sub.s32 	%r732, %r623, %r2139;
	add.s32 	%r733, %r732, %r730;
	mul.lo.s32 	%r734, %r733, 30;
	mov.u32 	%r735, 30;
	sub.s32 	%r736, %r735, %r2140;
	mov.u32 	%r737, 0;
	max.s32 	%r738, %r737, %r736;
	min.s32 	%r739, %r735, %r729;
	mad.lo.s32 	%r740, %r731, 360, %r734;
	add.s32 	%r741, %r740, %r738;
	add.s32 	%r742, %r741, %r739;
	add.s32 	%r2145, %r742, -30;
	bra.uni 	BB33_92;

BB33_65:
	setp.eq.s32	%p98, %r534, 0;
	@%p98 bra 	BB33_67;
	bra.uni 	BB33_66;

BB33_67:
	setp.lt.s32	%p99, %r537, 30;
	setp.eq.s32	%p100, %r624, 31;
	and.pred  	%p101, %p100, %p99;
	selp.b32	%r681, 1, %r624, %p101;
	selp.u32	%r682, 1, 0, %p101;
	sub.s32 	%r683, %r621, %r538;
	sub.s32 	%r684, %r623, %r536;
	add.s32 	%r685, %r684, %r682;
	mul.lo.s32 	%r686, %r685, 30;
	mov.u32 	%r687, 30;
	sub.s32 	%r688, %r687, %r537;
	mov.u32 	%r689, 0;
	max.s32 	%r690, %r689, %r688;
	min.s32 	%r691, %r687, %r681;
	mad.lo.s32 	%r692, %r683, 360, %r686;
	add.s32 	%r693, %r692, %r690;
	add.s32 	%r694, %r693, %r691;
	add.s32 	%r2144, %r694, -30;
	bra.uni 	BB33_68;

BB33_90:
	sub.s32 	%r2145, %r622, %r2142;

BB33_92:
	cvt.rn.f64.s32	%fd930, %r2145;
	div.rn.f64 	%fd80, %fd930, 0d4076800000000000;
	setp.eq.s32	%p130, %r535, 0;
	@%p130 bra 	BB33_112;
	bra.uni 	BB33_93;

BB33_112:
	fma.rn.f64 	%fd2076, %fd80, 0d3FA99999A0000000, 0d3FF0000000000000;
	bra.uni 	BB33_113;

BB33_66:
	sub.s32 	%r2144, %r622, %r1;

BB33_68:
	cvt.rn.f64.s32	%fd892, %r2144;
	div.rn.f64 	%fd60, %fd892, 0d4076800000000000;
	setp.eq.s32	%p102, %r535, 0;
	@%p102 bra 	BB33_88;
	bra.uni 	BB33_69;

BB33_88:
	fma.rn.f64 	%fd2076, %fd60, 0d3FA99999A0000000, 0d3FF0000000000000;
	bra.uni 	BB33_113;

BB33_93:
	setp.eq.s32	%p131, %r535, 1;
	@%p131 bra 	BB33_98;
	bra.uni 	BB33_94;

BB33_98:
	mul.f64 	%fd85, %fd80, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd85;
	}
	bfe.u32 	%r755, %r66, 20, 11;
	add.s32 	%r756, %r755, -1012;
	mov.b64 	 %rd70, %fd85;
	shl.b64 	%rd7, %rd70, %r756;
	setp.eq.s64	%p136, %rd7, -9223372036854775808;
	abs.f64 	%fd86, %fd33;
	// Callseq Start 55
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd86;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd85;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2075, [retval0+0];
	
	//{
	}// Callseq End 55
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd33;
	}
	setp.lt.s32	%p137, %r67, 0;
	and.pred  	%p4, %p137, %p136;
	@!%p4 bra 	BB33_100;
	bra.uni 	BB33_99;

BB33_99:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r757}, %fd2075;
	}
	xor.b32  	%r758, %r757, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r759, %temp}, %fd2075;
	}
	mov.b64 	%fd2075, {%r759, %r758};

BB33_100:
	mov.f64 	%fd2074, %fd2075;
	setp.eq.f64	%p138, %fd33, 0d0000000000000000;
	@%p138 bra 	BB33_103;
	bra.uni 	BB33_101;

BB33_103:
	selp.b32	%r760, %r67, 0, %p136;
	or.b32  	%r761, %r760, 2146435072;
	setp.lt.s32	%p142, %r66, 0;
	selp.b32	%r762, %r761, %r760, %p142;
	mov.u32 	%r763, 0;
	mov.b64 	%fd2074, {%r763, %r762};
	bra.uni 	BB33_104;

BB33_69:
	setp.eq.s32	%p103, %r535, 1;
	@%p103 bra 	BB33_74;
	bra.uni 	BB33_70;

BB33_74:
	mul.f64 	%fd65, %fd60, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd65;
	}
	bfe.u32 	%r707, %r58, 20, 11;
	add.s32 	%r708, %r707, -1012;
	mov.b64 	 %rd69, %fd65;
	shl.b64 	%rd6, %rd69, %r708;
	setp.eq.s64	%p108, %rd6, -9223372036854775808;
	abs.f64 	%fd66, %fd33;
	// Callseq Start 54
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd66;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd65;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2068, [retval0+0];
	
	//{
	}// Callseq End 54
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd33;
	}
	setp.lt.s32	%p109, %r59, 0;
	and.pred  	%p3, %p109, %p108;
	@!%p3 bra 	BB33_76;
	bra.uni 	BB33_75;

BB33_75:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r709}, %fd2068;
	}
	xor.b32  	%r710, %r709, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r711, %temp}, %fd2068;
	}
	mov.b64 	%fd2068, {%r711, %r710};

BB33_76:
	mov.f64 	%fd2067, %fd2068;
	setp.eq.f64	%p110, %fd33, 0d0000000000000000;
	@%p110 bra 	BB33_79;
	bra.uni 	BB33_77;

BB33_79:
	selp.b32	%r712, %r59, 0, %p108;
	or.b32  	%r713, %r712, 2146435072;
	setp.lt.s32	%p114, %r58, 0;
	selp.b32	%r714, %r713, %r712, %p114;
	mov.u32 	%r715, 0;
	mov.b64 	%fd2067, {%r715, %r714};
	bra.uni 	BB33_80;

BB33_94:
	mov.f64 	%fd2076, 0d0000000000000000;
	setp.ne.s32	%p132, %r535, 2;
	@%p132 bra 	BB33_113;

	mul.f64 	%fd81, %fd80, 0d3FA99999A0000000;
	mov.f64 	%fd932, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd933, %fd81, %fd932;
	mov.f64 	%fd934, 0d4338000000000000;
	add.rn.f64 	%fd935, %fd933, %fd934;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r63, %temp}, %fd935;
	}
	mov.f64 	%fd936, 0dC338000000000000;
	add.rn.f64 	%fd937, %fd935, %fd936;
	mov.f64 	%fd938, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd939, %fd937, %fd938, %fd81;
	mov.f64 	%fd940, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd941, %fd937, %fd940, %fd939;
	mov.f64 	%fd942, 0d3E928AF3FCA213EA;
	mov.f64 	%fd943, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd944, %fd943, %fd941, %fd942;
	mov.f64 	%fd945, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd946, %fd944, %fd941, %fd945;
	mov.f64 	%fd947, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd948, %fd946, %fd941, %fd947;
	mov.f64 	%fd949, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd950, %fd948, %fd941, %fd949;
	mov.f64 	%fd951, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd952, %fd950, %fd941, %fd951;
	mov.f64 	%fd953, 0d3F81111111122322;
	fma.rn.f64 	%fd954, %fd952, %fd941, %fd953;
	mov.f64 	%fd955, 0d3FA55555555502A1;
	fma.rn.f64 	%fd956, %fd954, %fd941, %fd955;
	mov.f64 	%fd957, 0d3FC5555555555511;
	fma.rn.f64 	%fd958, %fd956, %fd941, %fd957;
	mov.f64 	%fd959, 0d3FE000000000000B;
	fma.rn.f64 	%fd960, %fd958, %fd941, %fd959;
	mov.f64 	%fd961, 0d3FF0000000000000;
	fma.rn.f64 	%fd962, %fd960, %fd941, %fd961;
	fma.rn.f64 	%fd963, %fd962, %fd941, %fd961;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd963;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd963;
	}
	shl.b32 	%r743, %r63, 20;
	add.s32 	%r744, %r65, %r743;
	mov.b64 	%fd2076, {%r64, %r744};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r745}, %fd81;
	}
	mov.b32 	 %f33, %r745;
	abs.f32 	%f4, %f33;
	setp.lt.f32	%p133, %f4, 0f4086232B;
	@%p133 bra 	BB33_113;

	setp.lt.f64	%p134, %fd81, 0d0000000000000000;
	add.f64 	%fd964, %fd81, 0d7FF0000000000000;
	selp.f64	%fd2076, 0d0000000000000000, %fd964, %p134;
	setp.geu.f32	%p135, %f4, 0f40874800;
	@%p135 bra 	BB33_113;

	shr.u32 	%r746, %r63, 31;
	add.s32 	%r747, %r63, %r746;
	shr.s32 	%r748, %r747, 1;
	shl.b32 	%r749, %r748, 20;
	add.s32 	%r750, %r749, %r65;
	mov.b64 	%fd965, {%r64, %r750};
	sub.s32 	%r751, %r63, %r748;
	shl.b32 	%r752, %r751, 20;
	add.s32 	%r753, %r752, 1072693248;
	mov.u32 	%r754, 0;
	mov.b64 	%fd966, {%r754, %r753};
	mul.f64 	%fd2076, %fd965, %fd966;
	bra.uni 	BB33_113;

BB33_70:
	mov.f64 	%fd2076, 0d0000000000000000;
	setp.ne.s32	%p104, %r535, 2;
	@%p104 bra 	BB33_113;

	mul.f64 	%fd61, %fd60, 0d3FA99999A0000000;
	mov.f64 	%fd894, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd895, %fd61, %fd894;
	mov.f64 	%fd896, 0d4338000000000000;
	add.rn.f64 	%fd897, %fd895, %fd896;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r55, %temp}, %fd897;
	}
	mov.f64 	%fd898, 0dC338000000000000;
	add.rn.f64 	%fd899, %fd897, %fd898;
	mov.f64 	%fd900, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd901, %fd899, %fd900, %fd61;
	mov.f64 	%fd902, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd903, %fd899, %fd902, %fd901;
	mov.f64 	%fd904, 0d3E928AF3FCA213EA;
	mov.f64 	%fd905, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd906, %fd905, %fd903, %fd904;
	mov.f64 	%fd907, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd908, %fd906, %fd903, %fd907;
	mov.f64 	%fd909, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd910, %fd908, %fd903, %fd909;
	mov.f64 	%fd911, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd912, %fd910, %fd903, %fd911;
	mov.f64 	%fd913, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd914, %fd912, %fd903, %fd913;
	mov.f64 	%fd915, 0d3F81111111122322;
	fma.rn.f64 	%fd916, %fd914, %fd903, %fd915;
	mov.f64 	%fd917, 0d3FA55555555502A1;
	fma.rn.f64 	%fd918, %fd916, %fd903, %fd917;
	mov.f64 	%fd919, 0d3FC5555555555511;
	fma.rn.f64 	%fd920, %fd918, %fd903, %fd919;
	mov.f64 	%fd921, 0d3FE000000000000B;
	fma.rn.f64 	%fd922, %fd920, %fd903, %fd921;
	mov.f64 	%fd923, 0d3FF0000000000000;
	fma.rn.f64 	%fd924, %fd922, %fd903, %fd923;
	fma.rn.f64 	%fd925, %fd924, %fd903, %fd923;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r56, %temp}, %fd925;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd925;
	}
	shl.b32 	%r695, %r55, 20;
	add.s32 	%r696, %r57, %r695;
	mov.b64 	%fd2076, {%r56, %r696};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r697}, %fd61;
	}
	mov.b32 	 %f32, %r697;
	abs.f32 	%f3, %f32;
	setp.lt.f32	%p105, %f3, 0f4086232B;
	@%p105 bra 	BB33_113;

	setp.lt.f64	%p106, %fd61, 0d0000000000000000;
	add.f64 	%fd926, %fd61, 0d7FF0000000000000;
	selp.f64	%fd2076, 0d0000000000000000, %fd926, %p106;
	setp.geu.f32	%p107, %f3, 0f40874800;
	@%p107 bra 	BB33_113;

	shr.u32 	%r698, %r55, 31;
	add.s32 	%r699, %r55, %r698;
	shr.s32 	%r700, %r699, 1;
	shl.b32 	%r701, %r700, 20;
	add.s32 	%r702, %r701, %r57;
	mov.b64 	%fd927, {%r56, %r702};
	sub.s32 	%r703, %r55, %r700;
	shl.b32 	%r704, %r703, 20;
	add.s32 	%r705, %r704, 1072693248;
	mov.u32 	%r706, 0;
	mov.b64 	%fd928, {%r706, %r705};
	mul.f64 	%fd2076, %fd927, %fd928;
	bra.uni 	BB33_113;

BB33_101:
	setp.gt.s32	%p139, %r67, -1;
	@%p139 bra 	BB33_104;

	cvt.rzi.f64.f64	%fd967, %fd85;
	setp.neu.f64	%p140, %fd967, %fd85;
	selp.f64	%fd2074, 0dFFF8000000000000, %fd2074, %p140;

BB33_104:
	mov.f64 	%fd92, %fd2074;
	add.f64 	%fd93, %fd85, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r764}, %fd93;
	}
	and.b32  	%r765, %r764, 2146435072;
	setp.ne.s32	%p143, %r765, 2146435072;
	mov.f64 	%fd2073, %fd92;
	@%p143 bra 	BB33_111;

	setp.gtu.f64	%p144, %fd86, 0d7FF0000000000000;
	mov.f64 	%fd2073, %fd93;
	@%p144 bra 	BB33_111;

	abs.f64 	%fd94, %fd85;
	setp.gtu.f64	%p145, %fd94, 0d7FF0000000000000;
	mov.f64 	%fd2072, %fd93;
	mov.f64 	%fd2073, %fd2072;
	@%p145 bra 	BB33_111;

	setp.eq.f64	%p146, %fd94, 0d7FF0000000000000;
	@%p146 bra 	BB33_110;
	bra.uni 	BB33_108;

BB33_110:
	setp.eq.f64	%p148, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p149, %fd86, 0d3FF0000000000000;
	selp.b32	%r772, 2146435072, 0, %p149;
	xor.b32  	%r773, %r772, 2146435072;
	setp.lt.s32	%p150, %r66, 0;
	selp.b32	%r774, %r773, %r772, %p150;
	selp.b32	%r775, 1072693248, %r774, %p148;
	mov.u32 	%r776, 0;
	mov.b64 	%fd2073, {%r776, %r775};
	bra.uni 	BB33_111;

BB33_77:
	setp.gt.s32	%p111, %r59, -1;
	@%p111 bra 	BB33_80;

	cvt.rzi.f64.f64	%fd929, %fd65;
	setp.neu.f64	%p112, %fd929, %fd65;
	selp.f64	%fd2067, 0dFFF8000000000000, %fd2067, %p112;

BB33_80:
	mov.f64 	%fd72, %fd2067;
	add.f64 	%fd73, %fd65, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r716}, %fd73;
	}
	and.b32  	%r717, %r716, 2146435072;
	setp.ne.s32	%p115, %r717, 2146435072;
	mov.f64 	%fd2066, %fd72;
	@%p115 bra 	BB33_87;

	setp.gtu.f64	%p116, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd2066, %fd73;
	@%p116 bra 	BB33_87;

	abs.f64 	%fd74, %fd65;
	setp.gtu.f64	%p117, %fd74, 0d7FF0000000000000;
	mov.f64 	%fd2065, %fd73;
	mov.f64 	%fd2066, %fd2065;
	@%p117 bra 	BB33_87;

	setp.eq.f64	%p118, %fd74, 0d7FF0000000000000;
	@%p118 bra 	BB33_86;
	bra.uni 	BB33_84;

BB33_86:
	setp.eq.f64	%p120, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p121, %fd66, 0d3FF0000000000000;
	selp.b32	%r724, 2146435072, 0, %p121;
	xor.b32  	%r725, %r724, 2146435072;
	setp.lt.s32	%p122, %r58, 0;
	selp.b32	%r726, %r725, %r724, %p122;
	selp.b32	%r727, 1072693248, %r726, %p120;
	mov.u32 	%r728, 0;
	mov.b64 	%fd2066, {%r728, %r727};
	bra.uni 	BB33_87;

BB33_108:
	setp.neu.f64	%p147, %fd86, 0d7FF0000000000000;
	mov.f64 	%fd2073, %fd92;
	@%p147 bra 	BB33_111;

	shr.s32 	%r766, %r66, 31;
	and.b32  	%r767, %r766, -2146435072;
	add.s32 	%r768, %r767, 2146435072;
	or.b32  	%r769, %r768, -2147483648;
	selp.b32	%r770, %r769, %r768, %p4;
	mov.u32 	%r771, 0;
	mov.b64 	%fd2073, {%r771, %r770};

BB33_111:
	setp.eq.f64	%p151, %fd85, 0d0000000000000000;
	setp.eq.f64	%p152, %fd33, 0d3FF0000000000000;
	or.pred  	%p153, %p152, %p151;
	selp.f64	%fd2076, 0d3FF0000000000000, %fd2073, %p153;
	bra.uni 	BB33_113;

BB33_84:
	setp.neu.f64	%p119, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd2066, %fd72;
	@%p119 bra 	BB33_87;

	shr.s32 	%r718, %r58, 31;
	and.b32  	%r719, %r718, -2146435072;
	add.s32 	%r720, %r719, 2146435072;
	or.b32  	%r721, %r720, -2147483648;
	selp.b32	%r722, %r721, %r720, %p3;
	mov.u32 	%r723, 0;
	mov.b64 	%fd2066, {%r723, %r722};

BB33_87:
	setp.eq.f64	%p123, %fd65, 0d0000000000000000;
	setp.eq.f64	%p124, %fd33, 0d3FF0000000000000;
	or.pred  	%p125, %p124, %p123;
	selp.f64	%fd2076, 0d3FF0000000000000, %fd2066, %p125;

BB33_113:
	mov.u32 	%r2142, %r622;
	mov.u32 	%r2141, %r621;
	mov.u32 	%r2140, %r624;
	mov.u32 	%r2139, %r623;
	rcp.rn.f64 	%fd968, %fd2076;
	mul.f64 	%fd2052, %fd2052, %fd968;
	fma.rn.f64 	%fd2077, %fd2061, %fd2052, %fd2077;
	mov.u16 	%rs41, 0;

BB33_114:
	add.s32 	%r2138, %r2138, 1;
	setp.lt.s32	%p154, %r2138, %r546;
	@%p154 bra 	BB33_37;

BB33_115:
	sub.f64 	%fd2104, %fd31, %fd2077;
	abs.f64 	%fd107, %fd2104;
	mul.f64 	%fd969, %fd107, 0d3C88361B40000000;
	setp.gtu.f64	%p155, %fd107, %fd969;
	@%p155 bra 	BB33_117;

	mov.f64 	%fd971, 0d0000000000000000;
	abs.f64 	%fd972, %fd971;
	mul.f64 	%fd973, %fd972, 0d3C88361B40000000;
	mov.f64 	%fd2362, 0d3FA99999A0000000;
	setp.le.f64	%p156, %fd107, %fd973;
	@%p156 bra 	BB33_827;

BB33_117:
	mov.f64 	%fd974, 0d0000000000000000;
	mov.f64 	%fd2363, %fd974;
	@%p30 bra 	BB33_197;

	div.rn.f64 	%fd977, %fd800, %fd801;
	add.f64 	%fd108, %fd977, 0d3FF0000000000000;
	mov.u32 	%r782, 30;
	sub.s32 	%r76, %r782, %r537;
	mov.f64 	%fd2364, 0d0000000000000000;
	mov.f64 	%fd2078, 0d3FF0000000000000;
	mov.u16 	%rs42, 1;
	mov.u32 	%r2146, 0;

BB33_119:
	mov.f64 	%fd2349, %fd2364;
	mov.f64 	%fd2365, %fd2349;
	mov.u32 	%r2159, %r2161;
	mov.u32 	%r81, %r2159;
	mov.u32 	%r2155, %r2157;
	mov.u32 	%r80, %r2155;
	mov.u32 	%r2151, %r2153;
	mov.u32 	%r79, %r2151;
	mov.u32 	%r2147, %r2149;
	mov.u32 	%r78, %r2147;
	mul.wide.s32 	%rd71, %r2146, 56;
	add.s64 	%rd72, %rd1, %rd71;
	add.s64 	%rd9, %rd72, 12;
	ld.u32 	%r787, [%rd72+12];
	setp.gt.s32	%p158, %r1, %r787;
	mov.u32 	%r2150, %r78;
	mov.u32 	%r2154, %r79;
	mov.u32 	%r2158, %r80;
	mov.u32 	%r2162, %r81;
	@%p158 bra 	BB33_196;

	ld.v2.u32 	{%r788, %r789}, [%rd9+-4];
	mov.u32 	%r85, %r789;
	mov.u32 	%r84, %r788;
	ld.v2.u32 	{%r790, %r791}, [%rd9+-12];
	mov.u32 	%r83, %r791;
	mov.u32 	%r82, %r790;
	ld.f64 	%fd2087, [%rd9+36];
	setp.neu.f64	%p159, %fd2087, 0dBFF0000000000000;
	@%p159 bra 	BB33_146;

	setp.eq.s32	%p160, %r545, 0;
	ld.v2.u32 	{%r792, %r793}, [%rd9+12];
	ld.v2.u32 	{%r794, %r795}, [%rd9+4];
	ld.v2.u32 	{%r796, %r797}, [%rd9+28];
	ld.v2.u32 	{%r798, %r799}, [%rd9+20];
	@%p160 bra 	BB33_123;
	bra.uni 	BB33_122;

BB33_123:
	setp.lt.s32	%p161, %r795, 30;
	setp.eq.s32	%p162, %r799, 31;
	and.pred  	%p163, %p162, %p161;
	selp.b32	%r800, 1, %r799, %p163;
	selp.u32	%r801, 1, 0, %p163;
	sub.s32 	%r802, %r796, %r792;
	sub.s32 	%r803, %r798, %r794;
	add.s32 	%r804, %r803, %r801;
	mul.lo.s32 	%r805, %r804, 30;
	sub.s32 	%r807, %r782, %r795;
	mov.u32 	%r808, 0;
	max.s32 	%r809, %r808, %r807;
	min.s32 	%r810, %r782, %r800;
	mad.lo.s32 	%r811, %r802, 360, %r805;
	add.s32 	%r812, %r811, %r809;
	add.s32 	%r813, %r812, %r810;
	add.s32 	%r2163, %r813, -30;
	bra.uni 	BB33_124;

BB33_122:
	sub.s32 	%r2163, %r797, %r793;

BB33_124:
	cvt.rn.f64.s32	%fd978, %r2163;
	div.rn.f64 	%fd112, %fd978, 0d4076800000000000;
	setp.eq.s32	%p164, %r542, 0;
	@%p164 bra 	BB33_144;
	bra.uni 	BB33_125;

BB33_144:
	fma.rn.f64 	%fd2086, %fd800, %fd112, 0d3FF0000000000000;
	bra.uni 	BB33_145;

BB33_125:
	setp.eq.s32	%p165, %r542, 1;
	@%p165 bra 	BB33_130;
	bra.uni 	BB33_126;

BB33_130:
	mul.f64 	%fd117, %fd801, %fd112;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r100}, %fd117;
	}
	bfe.u32 	%r826, %r100, 20, 11;
	add.s32 	%r827, %r826, -1012;
	mov.b64 	 %rd73, %fd117;
	shl.b64 	%rd10, %rd73, %r827;
	setp.eq.s64	%p170, %rd10, -9223372036854775808;
	abs.f64 	%fd118, %fd108;
	// Callseq Start 56
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd118;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd117;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2085, [retval0+0];
	
	//{
	}// Callseq End 56
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r101}, %fd108;
	}
	setp.lt.s32	%p171, %r101, 0;
	and.pred  	%p5, %p171, %p170;
	@!%p5 bra 	BB33_132;
	bra.uni 	BB33_131;

BB33_131:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r828}, %fd2085;
	}
	xor.b32  	%r829, %r828, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r830, %temp}, %fd2085;
	}
	mov.b64 	%fd2085, {%r830, %r829};

BB33_132:
	mov.f64 	%fd2084, %fd2085;
	setp.eq.f64	%p172, %fd108, 0d0000000000000000;
	@%p172 bra 	BB33_135;
	bra.uni 	BB33_133;

BB33_135:
	selp.b32	%r831, %r101, 0, %p170;
	or.b32  	%r832, %r831, 2146435072;
	setp.lt.s32	%p176, %r100, 0;
	selp.b32	%r833, %r832, %r831, %p176;
	mov.u32 	%r834, 0;
	mov.b64 	%fd2084, {%r834, %r833};
	bra.uni 	BB33_136;

BB33_126:
	mov.f64 	%fd2086, 0d0000000000000000;
	setp.ne.s32	%p166, %r542, 2;
	@%p166 bra 	BB33_145;

	mul.f64 	%fd113, %fd800, %fd112;
	mov.f64 	%fd980, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd981, %fd113, %fd980;
	mov.f64 	%fd982, 0d4338000000000000;
	add.rn.f64 	%fd983, %fd981, %fd982;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r97, %temp}, %fd983;
	}
	mov.f64 	%fd984, 0dC338000000000000;
	add.rn.f64 	%fd985, %fd983, %fd984;
	mov.f64 	%fd986, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd987, %fd985, %fd986, %fd113;
	mov.f64 	%fd988, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd989, %fd985, %fd988, %fd987;
	mov.f64 	%fd990, 0d3E928AF3FCA213EA;
	mov.f64 	%fd991, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd992, %fd991, %fd989, %fd990;
	mov.f64 	%fd993, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd994, %fd992, %fd989, %fd993;
	mov.f64 	%fd995, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd996, %fd994, %fd989, %fd995;
	mov.f64 	%fd997, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd998, %fd996, %fd989, %fd997;
	mov.f64 	%fd999, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1000, %fd998, %fd989, %fd999;
	mov.f64 	%fd1001, 0d3F81111111122322;
	fma.rn.f64 	%fd1002, %fd1000, %fd989, %fd1001;
	mov.f64 	%fd1003, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1004, %fd1002, %fd989, %fd1003;
	mov.f64 	%fd1005, 0d3FC5555555555511;
	fma.rn.f64 	%fd1006, %fd1004, %fd989, %fd1005;
	mov.f64 	%fd1007, 0d3FE000000000000B;
	fma.rn.f64 	%fd1008, %fd1006, %fd989, %fd1007;
	mov.f64 	%fd1009, 0d3FF0000000000000;
	fma.rn.f64 	%fd1010, %fd1008, %fd989, %fd1009;
	fma.rn.f64 	%fd1011, %fd1010, %fd989, %fd1009;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r98, %temp}, %fd1011;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd1011;
	}
	shl.b32 	%r814, %r97, 20;
	add.s32 	%r815, %r99, %r814;
	mov.b64 	%fd2086, {%r98, %r815};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r816}, %fd113;
	}
	mov.b32 	 %f34, %r816;
	abs.f32 	%f5, %f34;
	setp.lt.f32	%p167, %f5, 0f4086232B;
	@%p167 bra 	BB33_145;

	setp.lt.f64	%p168, %fd113, 0d0000000000000000;
	add.f64 	%fd1012, %fd113, 0d7FF0000000000000;
	selp.f64	%fd2086, 0d0000000000000000, %fd1012, %p168;
	setp.geu.f32	%p169, %f5, 0f40874800;
	@%p169 bra 	BB33_145;

	shr.u32 	%r817, %r97, 31;
	add.s32 	%r818, %r97, %r817;
	shr.s32 	%r819, %r818, 1;
	shl.b32 	%r820, %r819, 20;
	add.s32 	%r821, %r820, %r99;
	mov.b64 	%fd1013, {%r98, %r821};
	sub.s32 	%r822, %r97, %r819;
	shl.b32 	%r823, %r822, 20;
	add.s32 	%r824, %r823, 1072693248;
	mov.u32 	%r825, 0;
	mov.b64 	%fd1014, {%r825, %r824};
	mul.f64 	%fd2086, %fd1013, %fd1014;
	bra.uni 	BB33_145;

BB33_133:
	setp.gt.s32	%p173, %r101, -1;
	@%p173 bra 	BB33_136;

	cvt.rzi.f64.f64	%fd1015, %fd117;
	setp.neu.f64	%p174, %fd1015, %fd117;
	selp.f64	%fd2084, 0dFFF8000000000000, %fd2084, %p174;

BB33_136:
	mov.f64 	%fd124, %fd2084;
	add.f64 	%fd125, %fd117, %fd108;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r835}, %fd125;
	}
	and.b32  	%r836, %r835, 2146435072;
	setp.ne.s32	%p177, %r836, 2146435072;
	mov.f64 	%fd2083, %fd124;
	@%p177 bra 	BB33_143;

	setp.gtu.f64	%p178, %fd118, 0d7FF0000000000000;
	mov.f64 	%fd2083, %fd125;
	@%p178 bra 	BB33_143;

	abs.f64 	%fd126, %fd117;
	setp.gtu.f64	%p179, %fd126, 0d7FF0000000000000;
	mov.f64 	%fd2082, %fd125;
	mov.f64 	%fd2083, %fd2082;
	@%p179 bra 	BB33_143;

	setp.eq.f64	%p180, %fd126, 0d7FF0000000000000;
	@%p180 bra 	BB33_142;
	bra.uni 	BB33_140;

BB33_142:
	setp.eq.f64	%p182, %fd108, 0dBFF0000000000000;
	setp.gt.f64	%p183, %fd118, 0d3FF0000000000000;
	selp.b32	%r843, 2146435072, 0, %p183;
	xor.b32  	%r844, %r843, 2146435072;
	setp.lt.s32	%p184, %r100, 0;
	selp.b32	%r845, %r844, %r843, %p184;
	selp.b32	%r846, 1072693248, %r845, %p182;
	mov.u32 	%r847, 0;
	mov.b64 	%fd2083, {%r847, %r846};
	bra.uni 	BB33_143;

BB33_140:
	setp.neu.f64	%p181, %fd118, 0d7FF0000000000000;
	mov.f64 	%fd2083, %fd124;
	@%p181 bra 	BB33_143;

	shr.s32 	%r837, %r100, 31;
	and.b32  	%r838, %r837, -2146435072;
	add.s32 	%r839, %r838, 2146435072;
	or.b32  	%r840, %r839, -2147483648;
	selp.b32	%r841, %r840, %r839, %p5;
	mov.u32 	%r842, 0;
	mov.b64 	%fd2083, {%r842, %r841};

BB33_143:
	setp.eq.f64	%p185, %fd117, 0d0000000000000000;
	setp.eq.f64	%p186, %fd108, 0d3FF0000000000000;
	or.pred  	%p187, %p186, %p185;
	selp.f64	%fd2086, 0d3FF0000000000000, %fd2083, %p187;

BB33_145:
	add.f64 	%fd1016, %fd2086, 0dBFF0000000000000;
	mul.f64 	%fd2087, %fd1016, 0d4059000000000000;

BB33_146:
	and.b16  	%rs21, %rs42, 255;
	setp.eq.s16	%p188, %rs21, 0;
	@%p188 bra 	BB33_171;
	bra.uni 	BB33_147;

BB33_171:
	setp.eq.s32	%p217, %r534, 0;
	@%p217 bra 	BB33_173;
	bra.uni 	BB33_172;

BB33_173:
	setp.lt.s32	%p218, %r79, 30;
	setp.eq.s32	%p219, %r791, 31;
	and.pred  	%p220, %p219, %p218;
	selp.b32	%r895, 1, %r791, %p220;
	selp.u32	%r896, 1, 0, %p220;
	sub.s32 	%r897, %r788, %r80;
	sub.s32 	%r898, %r790, %r78;
	add.s32 	%r899, %r898, %r896;
	mul.lo.s32 	%r900, %r899, 30;
	sub.s32 	%r902, %r782, %r79;
	mov.u32 	%r903, 0;
	max.s32 	%r904, %r903, %r902;
	min.s32 	%r905, %r782, %r895;
	mad.lo.s32 	%r906, %r897, 360, %r900;
	add.s32 	%r907, %r906, %r904;
	add.s32 	%r908, %r907, %r905;
	add.s32 	%r2165, %r908, -30;
	bra.uni 	BB33_174;

BB33_147:
	setp.eq.s32	%p189, %r534, 0;
	@%p189 bra 	BB33_149;
	bra.uni 	BB33_148;

BB33_149:
	setp.lt.s32	%p190, %r537, 30;
	setp.eq.s32	%p191, %r791, 31;
	and.pred  	%p192, %p191, %p190;
	selp.b32	%r848, 1, %r791, %p192;
	selp.u32	%r849, 1, 0, %p192;
	sub.s32 	%r850, %r788, %r538;
	sub.s32 	%r851, %r790, %r536;
	add.s32 	%r852, %r851, %r849;
	mul.lo.s32 	%r853, %r852, 30;
	min.s32 	%r855, %r782, %r848;
	mad.lo.s32 	%r856, %r850, 360, %r853;
	mov.u32 	%r857, 0;
	max.s32 	%r858, %r857, %r76;
	add.s32 	%r859, %r856, %r858;
	add.s32 	%r860, %r859, %r855;
	add.s32 	%r2164, %r860, -30;
	bra.uni 	BB33_150;

BB33_172:
	sub.s32 	%r2165, %r789, %r81;

BB33_174:
	cvt.rn.f64.s32	%fd1057, %r2165;
	div.rn.f64 	%fd156, %fd1057, 0d4076800000000000;
	setp.eq.s32	%p221, %r535, 0;
	@%p221 bra 	BB33_194;
	bra.uni 	BB33_175;

BB33_194:
	fma.rn.f64 	%fd2102, %fd156, 0d3FAC28F5C999999A, 0d3FF0000000000000;
	bra.uni 	BB33_195;

BB33_148:
	sub.s32 	%r2164, %r789, %r1;

BB33_150:
	cvt.rn.f64.s32	%fd1017, %r2164;
	div.rn.f64 	%fd135, %fd1017, 0d4076800000000000;
	setp.eq.s32	%p193, %r535, 0;
	@%p193 bra 	BB33_170;
	bra.uni 	BB33_151;

BB33_170:
	fma.rn.f64 	%fd2102, %fd135, 0d3FAC28F5C999999A, 0d3FF0000000000000;
	bra.uni 	BB33_195;

BB33_175:
	setp.eq.s32	%p222, %r535, 1;
	@%p222 bra 	BB33_180;
	bra.uni 	BB33_176;

BB33_180:
	mov.f64 	%fd1094, 0d3FAC28F5C999999A;
	div.rn.f64 	%fd1095, %fd1094, %fd798;
	add.f64 	%fd161, %fd1095, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd161;
	}
	mul.f64 	%fd162, %fd156, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r118}, %fd162;
	}
	bfe.u32 	%r921, %r118, 20, 11;
	add.s32 	%r922, %r921, -1012;
	mov.b64 	 %rd75, %fd162;
	shl.b64 	%rd12, %rd75, %r922;
	setp.eq.s64	%p227, %rd12, -9223372036854775808;
	abs.f64 	%fd163, %fd161;
	// Callseq Start 58
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd163;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd162;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2101, [retval0+0];
	
	//{
	}// Callseq End 58
	setp.lt.s32	%p228, %r117, 0;
	and.pred  	%p7, %p228, %p227;
	@!%p7 bra 	BB33_182;
	bra.uni 	BB33_181;

BB33_181:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r923}, %fd2101;
	}
	xor.b32  	%r924, %r923, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r925, %temp}, %fd2101;
	}
	mov.b64 	%fd2101, {%r925, %r924};

BB33_182:
	mov.f64 	%fd2100, %fd2101;
	setp.eq.f64	%p229, %fd161, 0d0000000000000000;
	@%p229 bra 	BB33_185;
	bra.uni 	BB33_183;

BB33_185:
	selp.b32	%r926, %r117, 0, %p227;
	or.b32  	%r927, %r926, 2146435072;
	setp.lt.s32	%p233, %r118, 0;
	selp.b32	%r928, %r927, %r926, %p233;
	mov.u32 	%r929, 0;
	mov.b64 	%fd2100, {%r929, %r928};
	bra.uni 	BB33_186;

BB33_151:
	setp.eq.s32	%p194, %r535, 1;
	@%p194 bra 	BB33_156;
	bra.uni 	BB33_152;

BB33_156:
	mov.f64 	%fd1054, 0d3FAC28F5C999999A;
	div.rn.f64 	%fd1055, %fd1054, %fd798;
	add.f64 	%fd140, %fd1055, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd140;
	}
	mul.f64 	%fd141, %fd135, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd141;
	}
	bfe.u32 	%r873, %r110, 20, 11;
	add.s32 	%r874, %r873, -1012;
	mov.b64 	 %rd74, %fd141;
	shl.b64 	%rd11, %rd74, %r874;
	setp.eq.s64	%p199, %rd11, -9223372036854775808;
	abs.f64 	%fd142, %fd140;
	// Callseq Start 57
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd142;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd141;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2094, [retval0+0];
	
	//{
	}// Callseq End 57
	setp.lt.s32	%p200, %r109, 0;
	and.pred  	%p6, %p200, %p199;
	@!%p6 bra 	BB33_158;
	bra.uni 	BB33_157;

BB33_157:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r875}, %fd2094;
	}
	xor.b32  	%r876, %r875, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r877, %temp}, %fd2094;
	}
	mov.b64 	%fd2094, {%r877, %r876};

BB33_158:
	mov.f64 	%fd2093, %fd2094;
	setp.eq.f64	%p201, %fd140, 0d0000000000000000;
	@%p201 bra 	BB33_161;
	bra.uni 	BB33_159;

BB33_161:
	selp.b32	%r878, %r109, 0, %p199;
	or.b32  	%r879, %r878, 2146435072;
	setp.lt.s32	%p205, %r110, 0;
	selp.b32	%r880, %r879, %r878, %p205;
	mov.u32 	%r881, 0;
	mov.b64 	%fd2093, {%r881, %r880};
	bra.uni 	BB33_162;

BB33_176:
	mov.f64 	%fd2102, 0d0000000000000000;
	setp.ne.s32	%p223, %r535, 2;
	@%p223 bra 	BB33_195;

	mul.f64 	%fd157, %fd156, 0d3FAC28F5C999999A;
	mov.f64 	%fd1059, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1060, %fd157, %fd1059;
	mov.f64 	%fd1061, 0d4338000000000000;
	add.rn.f64 	%fd1062, %fd1060, %fd1061;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r114, %temp}, %fd1062;
	}
	mov.f64 	%fd1063, 0dC338000000000000;
	add.rn.f64 	%fd1064, %fd1062, %fd1063;
	mov.f64 	%fd1065, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1066, %fd1064, %fd1065, %fd157;
	mov.f64 	%fd1067, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1068, %fd1064, %fd1067, %fd1066;
	mov.f64 	%fd1069, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1070, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1071, %fd1070, %fd1068, %fd1069;
	mov.f64 	%fd1072, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1073, %fd1071, %fd1068, %fd1072;
	mov.f64 	%fd1074, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1075, %fd1073, %fd1068, %fd1074;
	mov.f64 	%fd1076, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1077, %fd1075, %fd1068, %fd1076;
	mov.f64 	%fd1078, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1079, %fd1077, %fd1068, %fd1078;
	mov.f64 	%fd1080, 0d3F81111111122322;
	fma.rn.f64 	%fd1081, %fd1079, %fd1068, %fd1080;
	mov.f64 	%fd1082, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1083, %fd1081, %fd1068, %fd1082;
	mov.f64 	%fd1084, 0d3FC5555555555511;
	fma.rn.f64 	%fd1085, %fd1083, %fd1068, %fd1084;
	mov.f64 	%fd1086, 0d3FE000000000000B;
	fma.rn.f64 	%fd1087, %fd1085, %fd1068, %fd1086;
	mov.f64 	%fd1088, 0d3FF0000000000000;
	fma.rn.f64 	%fd1089, %fd1087, %fd1068, %fd1088;
	fma.rn.f64 	%fd1090, %fd1089, %fd1068, %fd1088;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd1090;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd1090;
	}
	shl.b32 	%r909, %r114, 20;
	add.s32 	%r910, %r116, %r909;
	mov.b64 	%fd2102, {%r115, %r910};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r911}, %fd157;
	}
	mov.b32 	 %f36, %r911;
	abs.f32 	%f7, %f36;
	setp.lt.f32	%p224, %f7, 0f4086232B;
	@%p224 bra 	BB33_195;

	setp.lt.f64	%p225, %fd157, 0d0000000000000000;
	add.f64 	%fd1091, %fd157, 0d7FF0000000000000;
	selp.f64	%fd2102, 0d0000000000000000, %fd1091, %p225;
	setp.geu.f32	%p226, %f7, 0f40874800;
	@%p226 bra 	BB33_195;

	shr.u32 	%r912, %r114, 31;
	add.s32 	%r913, %r114, %r912;
	shr.s32 	%r914, %r913, 1;
	shl.b32 	%r915, %r914, 20;
	add.s32 	%r916, %r915, %r116;
	mov.b64 	%fd1092, {%r115, %r916};
	sub.s32 	%r917, %r114, %r914;
	shl.b32 	%r918, %r917, 20;
	add.s32 	%r919, %r918, 1072693248;
	mov.u32 	%r920, 0;
	mov.b64 	%fd1093, {%r920, %r919};
	mul.f64 	%fd2102, %fd1092, %fd1093;
	bra.uni 	BB33_195;

BB33_152:
	mov.f64 	%fd2102, 0d0000000000000000;
	setp.ne.s32	%p195, %r535, 2;
	@%p195 bra 	BB33_195;

	mul.f64 	%fd136, %fd135, 0d3FAC28F5C999999A;
	mov.f64 	%fd1019, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1020, %fd136, %fd1019;
	mov.f64 	%fd1021, 0d4338000000000000;
	add.rn.f64 	%fd1022, %fd1020, %fd1021;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r106, %temp}, %fd1022;
	}
	mov.f64 	%fd1023, 0dC338000000000000;
	add.rn.f64 	%fd1024, %fd1022, %fd1023;
	mov.f64 	%fd1025, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1026, %fd1024, %fd1025, %fd136;
	mov.f64 	%fd1027, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1028, %fd1024, %fd1027, %fd1026;
	mov.f64 	%fd1029, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1030, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1031, %fd1030, %fd1028, %fd1029;
	mov.f64 	%fd1032, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1033, %fd1031, %fd1028, %fd1032;
	mov.f64 	%fd1034, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1035, %fd1033, %fd1028, %fd1034;
	mov.f64 	%fd1036, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1037, %fd1035, %fd1028, %fd1036;
	mov.f64 	%fd1038, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1039, %fd1037, %fd1028, %fd1038;
	mov.f64 	%fd1040, 0d3F81111111122322;
	fma.rn.f64 	%fd1041, %fd1039, %fd1028, %fd1040;
	mov.f64 	%fd1042, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1043, %fd1041, %fd1028, %fd1042;
	mov.f64 	%fd1044, 0d3FC5555555555511;
	fma.rn.f64 	%fd1045, %fd1043, %fd1028, %fd1044;
	mov.f64 	%fd1046, 0d3FE000000000000B;
	fma.rn.f64 	%fd1047, %fd1045, %fd1028, %fd1046;
	mov.f64 	%fd1048, 0d3FF0000000000000;
	fma.rn.f64 	%fd1049, %fd1047, %fd1028, %fd1048;
	fma.rn.f64 	%fd1050, %fd1049, %fd1028, %fd1048;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r107, %temp}, %fd1050;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd1050;
	}
	shl.b32 	%r861, %r106, 20;
	add.s32 	%r862, %r108, %r861;
	mov.b64 	%fd2102, {%r107, %r862};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r863}, %fd136;
	}
	mov.b32 	 %f35, %r863;
	abs.f32 	%f6, %f35;
	setp.lt.f32	%p196, %f6, 0f4086232B;
	@%p196 bra 	BB33_195;

	setp.lt.f64	%p197, %fd136, 0d0000000000000000;
	add.f64 	%fd1051, %fd136, 0d7FF0000000000000;
	selp.f64	%fd2102, 0d0000000000000000, %fd1051, %p197;
	setp.geu.f32	%p198, %f6, 0f40874800;
	@%p198 bra 	BB33_195;

	shr.u32 	%r864, %r106, 31;
	add.s32 	%r865, %r106, %r864;
	shr.s32 	%r866, %r865, 1;
	shl.b32 	%r867, %r866, 20;
	add.s32 	%r868, %r867, %r108;
	mov.b64 	%fd1052, {%r107, %r868};
	sub.s32 	%r869, %r106, %r866;
	shl.b32 	%r870, %r869, 20;
	add.s32 	%r871, %r870, 1072693248;
	mov.u32 	%r872, 0;
	mov.b64 	%fd1053, {%r872, %r871};
	mul.f64 	%fd2102, %fd1052, %fd1053;
	bra.uni 	BB33_195;

BB33_183:
	setp.gt.s32	%p230, %r117, -1;
	@%p230 bra 	BB33_186;

	cvt.rzi.f64.f64	%fd1096, %fd162;
	setp.neu.f64	%p231, %fd1096, %fd162;
	selp.f64	%fd2100, 0dFFF8000000000000, %fd2100, %p231;

BB33_186:
	mov.f64 	%fd169, %fd2100;
	add.f64 	%fd170, %fd162, %fd161;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r930}, %fd170;
	}
	and.b32  	%r931, %r930, 2146435072;
	setp.ne.s32	%p234, %r931, 2146435072;
	mov.f64 	%fd2099, %fd169;
	@%p234 bra 	BB33_193;

	setp.gtu.f64	%p235, %fd163, 0d7FF0000000000000;
	mov.f64 	%fd2099, %fd170;
	@%p235 bra 	BB33_193;

	abs.f64 	%fd171, %fd162;
	setp.gtu.f64	%p236, %fd171, 0d7FF0000000000000;
	mov.f64 	%fd2098, %fd170;
	mov.f64 	%fd2099, %fd2098;
	@%p236 bra 	BB33_193;

	setp.eq.f64	%p237, %fd171, 0d7FF0000000000000;
	@%p237 bra 	BB33_192;
	bra.uni 	BB33_190;

BB33_192:
	setp.gt.f64	%p239, %fd163, 0d3FF0000000000000;
	selp.b32	%r938, 2146435072, 0, %p239;
	xor.b32  	%r939, %r938, 2146435072;
	setp.lt.s32	%p240, %r118, 0;
	selp.b32	%r940, %r939, %r938, %p240;
	setp.eq.f64	%p241, %fd161, 0dBFF0000000000000;
	selp.b32	%r941, 1072693248, %r940, %p241;
	mov.u32 	%r942, 0;
	mov.b64 	%fd2099, {%r942, %r941};
	bra.uni 	BB33_193;

BB33_159:
	setp.gt.s32	%p202, %r109, -1;
	@%p202 bra 	BB33_162;

	cvt.rzi.f64.f64	%fd1056, %fd141;
	setp.neu.f64	%p203, %fd1056, %fd141;
	selp.f64	%fd2093, 0dFFF8000000000000, %fd2093, %p203;

BB33_162:
	mov.f64 	%fd148, %fd2093;
	add.f64 	%fd149, %fd141, %fd140;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r882}, %fd149;
	}
	and.b32  	%r883, %r882, 2146435072;
	setp.ne.s32	%p206, %r883, 2146435072;
	mov.f64 	%fd2092, %fd148;
	@%p206 bra 	BB33_169;

	setp.gtu.f64	%p207, %fd142, 0d7FF0000000000000;
	mov.f64 	%fd2092, %fd149;
	@%p207 bra 	BB33_169;

	abs.f64 	%fd150, %fd141;
	setp.gtu.f64	%p208, %fd150, 0d7FF0000000000000;
	mov.f64 	%fd2091, %fd149;
	mov.f64 	%fd2092, %fd2091;
	@%p208 bra 	BB33_169;

	setp.eq.f64	%p209, %fd150, 0d7FF0000000000000;
	@%p209 bra 	BB33_168;
	bra.uni 	BB33_166;

BB33_168:
	setp.gt.f64	%p211, %fd142, 0d3FF0000000000000;
	selp.b32	%r890, 2146435072, 0, %p211;
	xor.b32  	%r891, %r890, 2146435072;
	setp.lt.s32	%p212, %r110, 0;
	selp.b32	%r892, %r891, %r890, %p212;
	setp.eq.f64	%p213, %fd140, 0dBFF0000000000000;
	selp.b32	%r893, 1072693248, %r892, %p213;
	mov.u32 	%r894, 0;
	mov.b64 	%fd2092, {%r894, %r893};
	bra.uni 	BB33_169;

BB33_190:
	setp.neu.f64	%p238, %fd163, 0d7FF0000000000000;
	mov.f64 	%fd2099, %fd169;
	@%p238 bra 	BB33_193;

	shr.s32 	%r932, %r118, 31;
	and.b32  	%r933, %r932, -2146435072;
	add.s32 	%r934, %r933, 2146435072;
	or.b32  	%r935, %r934, -2147483648;
	selp.b32	%r936, %r935, %r934, %p7;
	mov.u32 	%r937, 0;
	mov.b64 	%fd2099, {%r937, %r936};

BB33_193:
	setp.eq.f64	%p242, %fd162, 0d0000000000000000;
	setp.eq.f64	%p243, %fd161, 0d3FF0000000000000;
	or.pred  	%p244, %p243, %p242;
	selp.f64	%fd2102, 0d3FF0000000000000, %fd2099, %p244;
	bra.uni 	BB33_195;

BB33_166:
	setp.neu.f64	%p210, %fd142, 0d7FF0000000000000;
	mov.f64 	%fd2092, %fd148;
	@%p210 bra 	BB33_169;

	shr.s32 	%r884, %r110, 31;
	and.b32  	%r885, %r884, -2146435072;
	add.s32 	%r886, %r885, 2146435072;
	or.b32  	%r887, %r886, -2147483648;
	selp.b32	%r888, %r887, %r886, %p6;
	mov.u32 	%r889, 0;
	mov.b64 	%fd2092, {%r889, %r888};

BB33_169:
	setp.eq.f64	%p214, %fd141, 0d0000000000000000;
	setp.eq.f64	%p215, %fd140, 0d3FF0000000000000;
	or.pred  	%p216, %p215, %p214;
	selp.f64	%fd2102, 0d3FF0000000000000, %fd2092, %p216;

BB33_195:
	rcp.rn.f64 	%fd1097, %fd2102;
	mul.f64 	%fd2078, %fd2078, %fd1097;
	fma.rn.f64 	%fd2365, %fd2087, %fd2078, %fd2365;
	mov.u16 	%rs42, 0;
	mov.u32 	%r2150, %r82;
	mov.u32 	%r2154, %r83;
	mov.u32 	%r2158, %r84;
	mov.u32 	%r2162, %r85;

BB33_196:
	mov.f64 	%fd2364, %fd2365;
	mov.u32 	%r2161, %r2162;
	mov.u32 	%r2157, %r2158;
	mov.u32 	%r2153, %r2154;
	mov.u32 	%r2149, %r2150;
	add.s32 	%r2146, %r2146, 1;
	setp.lt.s32	%p245, %r2146, %r546;
	mov.f64 	%fd2351, %fd2364;
	mov.f64 	%fd2363, %fd2351;
	@%p245 bra 	BB33_119;

BB33_197:
	mov.f64 	%fd182, %fd2363;
	setp.lt.s32	%p246, %r540, 2;
	mov.f64 	%fd2362, %fd974;
	@%p246 bra 	BB33_827;

	sub.f64 	%fd2103, %fd31, %fd182;
	div.rn.f64 	%fd1101, %fd800, %fd801;
	add.f64 	%fd184, %fd1101, 0d3FF0000000000000;
	mov.u32 	%r949, 30;
	sub.s32 	%r127, %r949, %r537;
	mov.f64 	%fd2370, 0d3FA99999A0000000;
	mov.f64 	%fd2368, 0d3FAC28F5C999999A;
	mov.u32 	%r2516, 2;
	mov.u32 	%r2166, -1;

BB33_199:
	mov.f64 	%fd2357, %fd2370;
	mov.f64 	%fd2352, %fd2368;
	mov.f64 	%fd2371, %fd2357;
	mov.f64 	%fd2369, %fd2352;
	mov.u32 	%r2509, %r2516;
	mov.u32 	%r2514, %r2509;
	mov.u32 	%r2497, %r2508;
	mov.u32 	%r2505, %r2497;
	mov.u32 	%r2481, %r2492;
	mov.u32 	%r2489, %r2481;
	mov.u32 	%r2465, %r2476;
	mov.u32 	%r2473, %r2465;
	mov.u32 	%r2449, %r2460;
	mov.u32 	%r2457, %r2449;
	mov.u32 	%r2429, %r2440;
	mov.u32 	%r2437, %r2429;
	mov.u32 	%r2413, %r2424;
	mov.u32 	%r2421, %r2413;
	mov.u32 	%r2397, %r2408;
	mov.u32 	%r2405, %r2397;
	mov.u32 	%r2381, %r2392;
	mov.u32 	%r2389, %r2381;
	mov.u32 	%r2361, %r2372;
	mov.u32 	%r2369, %r2361;
	mov.u32 	%r2345, %r2356;
	mov.u32 	%r2353, %r2345;
	mov.u32 	%r2329, %r2340;
	mov.u32 	%r2337, %r2329;
	mov.u32 	%r2313, %r2324;
	mov.u32 	%r2321, %r2313;
	mov.u32 	%r2293, %r2304;
	mov.u32 	%r2301, %r2293;
	mov.u32 	%r2277, %r2288;
	mov.u32 	%r2285, %r2277;
	mov.u32 	%r2261, %r2272;
	mov.u32 	%r2269, %r2261;
	mov.u32 	%r2245, %r2256;
	mov.u32 	%r2253, %r2245;
	mul.f64 	%fd1102, %fd2104, %fd2103;
	setp.gtu.f64	%p247, %fd1102, 0d0000000000000000;
	abs.f64 	%fd189, %fd2104;
	@%p247 bra 	BB33_496;
	bra.uni 	BB33_200;

BB33_496:
	abs.f64 	%fd491, %fd2103;
	setp.lt.f64	%p570, %fd189, %fd491;
	@%p570 bra 	BB33_744;
	bra.uni 	BB33_497;

BB33_744:
	sub.f64 	%fd1915, %fd2371, %fd2369;
	fma.rn.f64 	%fd2371, %fd1915, 0d3FF999999999999A, %fd2371;
	mov.f64 	%fd2342, 0d0000000000000000;
	mov.u32 	%r2456, %r2457;
	mov.u32 	%r2472, %r2473;
	mov.u32 	%r2488, %r2489;
	mov.u32 	%r2504, %r2505;
	@%p30 bra 	BB33_824;

	div.rn.f64 	%fd1918, %fd2371, %fd798;
	add.f64 	%fd718, %fd1918, 0d3FF0000000000000;
	mov.f64 	%fd2342, 0d0000000000000000;
	mov.f64 	%fd2317, 0d3FF0000000000000;
	mov.u16 	%rs48, 1;
	mov.u32 	%r2441, 0;
	mov.u32 	%r2458, %r2457;
	mov.u32 	%r2474, %r2473;
	mov.u32 	%r2490, %r2489;
	mov.u32 	%r2506, %r2505;

BB33_746:
	mov.u32 	%r2494, %r2506;
	mov.u32 	%r468, %r2494;
	mov.u32 	%r2478, %r2490;
	mov.u32 	%r467, %r2478;
	mov.u32 	%r2462, %r2474;
	mov.u32 	%r466, %r2462;
	mov.u32 	%r2446, %r2458;
	mov.u32 	%r465, %r2446;
	mul.wide.s32 	%rd109, %r2441, 56;
	add.s64 	%rd110, %rd1, %rd109;
	add.s64 	%rd47, %rd110, 12;
	ld.u32 	%r1976, [%rd110+12];
	setp.gt.s32	%p842, %r1, %r1976;
	mov.u32 	%r2459, %r465;
	mov.u32 	%r2475, %r466;
	mov.u32 	%r2491, %r467;
	mov.u32 	%r2507, %r468;
	@%p842 bra 	BB33_823;

	ld.v2.u32 	{%r1977, %r1978}, [%rd47+-4];
	mov.u32 	%r472, %r1978;
	mov.u32 	%r471, %r1977;
	ld.v2.u32 	{%r1979, %r1980}, [%rd47+-12];
	mov.u32 	%r470, %r1980;
	mov.u32 	%r469, %r1979;
	ld.f64 	%fd2326, [%rd47+36];
	setp.neu.f64	%p843, %fd2326, 0dBFF0000000000000;
	@%p843 bra 	BB33_773;

	setp.eq.s32	%p844, %r545, 0;
	ld.v2.u32 	{%r1981, %r1982}, [%rd47+12];
	ld.v2.u32 	{%r1983, %r1984}, [%rd47+4];
	ld.v2.u32 	{%r1985, %r1986}, [%rd47+28];
	ld.v2.u32 	{%r1987, %r1988}, [%rd47+20];
	@%p844 bra 	BB33_750;
	bra.uni 	BB33_749;

BB33_750:
	setp.lt.s32	%p845, %r1984, 30;
	setp.eq.s32	%p846, %r1988, 31;
	and.pred  	%p847, %p846, %p845;
	selp.b32	%r1989, 1, %r1988, %p847;
	selp.u32	%r1990, 1, 0, %p847;
	sub.s32 	%r1991, %r1985, %r1981;
	sub.s32 	%r1992, %r1987, %r1983;
	add.s32 	%r1993, %r1992, %r1990;
	mul.lo.s32 	%r1994, %r1993, 30;
	sub.s32 	%r1996, %r949, %r1984;
	mov.u32 	%r1997, 0;
	max.s32 	%r1998, %r1997, %r1996;
	min.s32 	%r1999, %r949, %r1989;
	mad.lo.s32 	%r2000, %r1991, 360, %r1994;
	add.s32 	%r2001, %r2000, %r1998;
	add.s32 	%r2002, %r2001, %r1999;
	add.s32 	%r2442, %r2002, -30;
	bra.uni 	BB33_751;

BB33_749:
	sub.s32 	%r2442, %r1986, %r1982;

BB33_751:
	cvt.rn.f64.s32	%fd1919, %r2442;
	div.rn.f64 	%fd722, %fd1919, 0d4076800000000000;
	setp.eq.s32	%p848, %r542, 0;
	@%p848 bra 	BB33_771;
	bra.uni 	BB33_752;

BB33_771:
	fma.rn.f64 	%fd2325, %fd800, %fd722, 0d3FF0000000000000;
	bra.uni 	BB33_772;

BB33_752:
	setp.eq.s32	%p849, %r542, 1;
	@%p849 bra 	BB33_757;
	bra.uni 	BB33_753;

BB33_757:
	mul.f64 	%fd727, %fd801, %fd722;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r487}, %fd727;
	}
	bfe.u32 	%r2015, %r487, 20, 11;
	add.s32 	%r2016, %r2015, -1012;
	mov.b64 	 %rd111, %fd727;
	shl.b64 	%rd48, %rd111, %r2016;
	setp.eq.s64	%p854, %rd48, -9223372036854775808;
	abs.f64 	%fd728, %fd184;
	// Callseq Start 78
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd728;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd727;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2324, [retval0+0];
	
	//{
	}// Callseq End 78
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r488}, %fd184;
	}
	setp.lt.s32	%p855, %r488, 0;
	and.pred  	%p27, %p855, %p854;
	@!%p27 bra 	BB33_759;
	bra.uni 	BB33_758;

BB33_758:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2017}, %fd2324;
	}
	xor.b32  	%r2018, %r2017, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2019, %temp}, %fd2324;
	}
	mov.b64 	%fd2324, {%r2019, %r2018};

BB33_759:
	mov.f64 	%fd2323, %fd2324;
	setp.eq.f64	%p856, %fd184, 0d0000000000000000;
	@%p856 bra 	BB33_762;
	bra.uni 	BB33_760;

BB33_762:
	selp.b32	%r2020, %r488, 0, %p854;
	or.b32  	%r2021, %r2020, 2146435072;
	setp.lt.s32	%p860, %r487, 0;
	selp.b32	%r2022, %r2021, %r2020, %p860;
	mov.u32 	%r2023, 0;
	mov.b64 	%fd2323, {%r2023, %r2022};
	bra.uni 	BB33_763;

BB33_753:
	mov.f64 	%fd2325, 0d0000000000000000;
	setp.ne.s32	%p850, %r542, 2;
	@%p850 bra 	BB33_772;

	mul.f64 	%fd723, %fd800, %fd722;
	mov.f64 	%fd1921, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1922, %fd723, %fd1921;
	mov.f64 	%fd1923, 0d4338000000000000;
	add.rn.f64 	%fd1924, %fd1922, %fd1923;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r484, %temp}, %fd1924;
	}
	mov.f64 	%fd1925, 0dC338000000000000;
	add.rn.f64 	%fd1926, %fd1924, %fd1925;
	mov.f64 	%fd1927, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1928, %fd1926, %fd1927, %fd723;
	mov.f64 	%fd1929, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1930, %fd1926, %fd1929, %fd1928;
	mov.f64 	%fd1931, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1932, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1933, %fd1932, %fd1930, %fd1931;
	mov.f64 	%fd1934, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1935, %fd1933, %fd1930, %fd1934;
	mov.f64 	%fd1936, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1937, %fd1935, %fd1930, %fd1936;
	mov.f64 	%fd1938, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1939, %fd1937, %fd1930, %fd1938;
	mov.f64 	%fd1940, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1941, %fd1939, %fd1930, %fd1940;
	mov.f64 	%fd1942, 0d3F81111111122322;
	fma.rn.f64 	%fd1943, %fd1941, %fd1930, %fd1942;
	mov.f64 	%fd1944, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1945, %fd1943, %fd1930, %fd1944;
	mov.f64 	%fd1946, 0d3FC5555555555511;
	fma.rn.f64 	%fd1947, %fd1945, %fd1930, %fd1946;
	mov.f64 	%fd1948, 0d3FE000000000000B;
	fma.rn.f64 	%fd1949, %fd1947, %fd1930, %fd1948;
	mov.f64 	%fd1950, 0d3FF0000000000000;
	fma.rn.f64 	%fd1951, %fd1949, %fd1930, %fd1950;
	fma.rn.f64 	%fd1952, %fd1951, %fd1930, %fd1950;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r485, %temp}, %fd1952;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r486}, %fd1952;
	}
	shl.b32 	%r2003, %r484, 20;
	add.s32 	%r2004, %r486, %r2003;
	mov.b64 	%fd2325, {%r485, %r2004};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2005}, %fd723;
	}
	mov.b32 	 %f56, %r2005;
	abs.f32 	%f27, %f56;
	setp.lt.f32	%p851, %f27, 0f4086232B;
	@%p851 bra 	BB33_772;

	setp.lt.f64	%p852, %fd723, 0d0000000000000000;
	add.f64 	%fd1953, %fd723, 0d7FF0000000000000;
	selp.f64	%fd2325, 0d0000000000000000, %fd1953, %p852;
	setp.geu.f32	%p853, %f27, 0f40874800;
	@%p853 bra 	BB33_772;

	shr.u32 	%r2006, %r484, 31;
	add.s32 	%r2007, %r484, %r2006;
	shr.s32 	%r2008, %r2007, 1;
	shl.b32 	%r2009, %r2008, 20;
	add.s32 	%r2010, %r2009, %r486;
	mov.b64 	%fd1954, {%r485, %r2010};
	sub.s32 	%r2011, %r484, %r2008;
	shl.b32 	%r2012, %r2011, 20;
	add.s32 	%r2013, %r2012, 1072693248;
	mov.u32 	%r2014, 0;
	mov.b64 	%fd1955, {%r2014, %r2013};
	mul.f64 	%fd2325, %fd1954, %fd1955;
	bra.uni 	BB33_772;

BB33_760:
	setp.gt.s32	%p857, %r488, -1;
	@%p857 bra 	BB33_763;

	cvt.rzi.f64.f64	%fd1956, %fd727;
	setp.neu.f64	%p858, %fd1956, %fd727;
	selp.f64	%fd2323, 0dFFF8000000000000, %fd2323, %p858;

BB33_763:
	mov.f64 	%fd734, %fd2323;
	add.f64 	%fd735, %fd727, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2024}, %fd735;
	}
	and.b32  	%r2025, %r2024, 2146435072;
	setp.ne.s32	%p861, %r2025, 2146435072;
	mov.f64 	%fd2322, %fd734;
	@%p861 bra 	BB33_770;

	setp.gtu.f64	%p862, %fd728, 0d7FF0000000000000;
	mov.f64 	%fd2322, %fd735;
	@%p862 bra 	BB33_770;

	abs.f64 	%fd736, %fd727;
	setp.gtu.f64	%p863, %fd736, 0d7FF0000000000000;
	mov.f64 	%fd2321, %fd735;
	mov.f64 	%fd2322, %fd2321;
	@%p863 bra 	BB33_770;

	setp.eq.f64	%p864, %fd736, 0d7FF0000000000000;
	@%p864 bra 	BB33_769;
	bra.uni 	BB33_767;

BB33_769:
	setp.eq.f64	%p866, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p867, %fd728, 0d3FF0000000000000;
	selp.b32	%r2032, 2146435072, 0, %p867;
	xor.b32  	%r2033, %r2032, 2146435072;
	setp.lt.s32	%p868, %r487, 0;
	selp.b32	%r2034, %r2033, %r2032, %p868;
	selp.b32	%r2035, 1072693248, %r2034, %p866;
	mov.u32 	%r2036, 0;
	mov.b64 	%fd2322, {%r2036, %r2035};
	bra.uni 	BB33_770;

BB33_767:
	setp.neu.f64	%p865, %fd728, 0d7FF0000000000000;
	mov.f64 	%fd2322, %fd734;
	@%p865 bra 	BB33_770;

	shr.s32 	%r2026, %r487, 31;
	and.b32  	%r2027, %r2026, -2146435072;
	add.s32 	%r2028, %r2027, 2146435072;
	or.b32  	%r2029, %r2028, -2147483648;
	selp.b32	%r2030, %r2029, %r2028, %p27;
	mov.u32 	%r2031, 0;
	mov.b64 	%fd2322, {%r2031, %r2030};

BB33_770:
	setp.eq.f64	%p869, %fd727, 0d0000000000000000;
	setp.eq.f64	%p870, %fd184, 0d3FF0000000000000;
	or.pred  	%p871, %p870, %p869;
	selp.f64	%fd2325, 0d3FF0000000000000, %fd2322, %p871;

BB33_772:
	add.f64 	%fd1957, %fd2325, 0dBFF0000000000000;
	mul.f64 	%fd2326, %fd1957, 0d4059000000000000;

BB33_773:
	and.b16  	%rs39, %rs48, 255;
	setp.eq.s16	%p872, %rs39, 0;
	@%p872 bra 	BB33_798;
	bra.uni 	BB33_774;

BB33_798:
	setp.eq.s32	%p901, %r534, 0;
	@%p901 bra 	BB33_800;
	bra.uni 	BB33_799;

BB33_800:
	setp.lt.s32	%p902, %r466, 30;
	setp.eq.s32	%p903, %r1980, 31;
	and.pred  	%p904, %p903, %p902;
	selp.b32	%r2084, 1, %r1980, %p904;
	selp.u32	%r2085, 1, 0, %p904;
	sub.s32 	%r2086, %r1977, %r467;
	sub.s32 	%r2087, %r1979, %r465;
	add.s32 	%r2088, %r2087, %r2085;
	mul.lo.s32 	%r2089, %r2088, 30;
	sub.s32 	%r2091, %r949, %r466;
	mov.u32 	%r2092, 0;
	max.s32 	%r2093, %r2092, %r2091;
	min.s32 	%r2094, %r949, %r2084;
	mad.lo.s32 	%r2095, %r2086, 360, %r2089;
	add.s32 	%r2096, %r2095, %r2093;
	add.s32 	%r2097, %r2096, %r2094;
	add.s32 	%r2444, %r2097, -30;
	bra.uni 	BB33_801;

BB33_774:
	setp.eq.s32	%p873, %r534, 0;
	@%p873 bra 	BB33_776;
	bra.uni 	BB33_775;

BB33_776:
	setp.lt.s32	%p874, %r537, 30;
	setp.eq.s32	%p875, %r1980, 31;
	and.pred  	%p876, %p875, %p874;
	selp.b32	%r2037, 1, %r1980, %p876;
	selp.u32	%r2038, 1, 0, %p876;
	sub.s32 	%r2039, %r1977, %r538;
	sub.s32 	%r2040, %r1979, %r536;
	add.s32 	%r2041, %r2040, %r2038;
	mul.lo.s32 	%r2042, %r2041, 30;
	min.s32 	%r2044, %r949, %r2037;
	mad.lo.s32 	%r2045, %r2039, 360, %r2042;
	mov.u32 	%r2046, 0;
	max.s32 	%r2047, %r2046, %r127;
	add.s32 	%r2048, %r2045, %r2047;
	add.s32 	%r2049, %r2048, %r2044;
	add.s32 	%r2443, %r2049, -30;
	bra.uni 	BB33_777;

BB33_799:
	sub.s32 	%r2444, %r1978, %r468;

BB33_801:
	cvt.rn.f64.s32	%fd1996, %r2444;
	div.rn.f64 	%fd765, %fd1996, 0d4076800000000000;
	setp.eq.s32	%p905, %r535, 0;
	@%p905 bra 	BB33_821;
	bra.uni 	BB33_802;

BB33_821:
	fma.rn.f64 	%fd2341, %fd2371, %fd765, 0d3FF0000000000000;
	bra.uni 	BB33_822;

BB33_775:
	sub.s32 	%r2443, %r1978, %r1;

BB33_777:
	cvt.rn.f64.s32	%fd1958, %r2443;
	div.rn.f64 	%fd745, %fd1958, 0d4076800000000000;
	setp.eq.s32	%p877, %r535, 0;
	@%p877 bra 	BB33_797;
	bra.uni 	BB33_778;

BB33_797:
	fma.rn.f64 	%fd2341, %fd2371, %fd745, 0d3FF0000000000000;
	bra.uni 	BB33_822;

BB33_802:
	setp.eq.s32	%p906, %r535, 1;
	@%p906 bra 	BB33_807;
	bra.uni 	BB33_803;

BB33_807:
	mul.f64 	%fd770, %fd765, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r504}, %fd770;
	}
	bfe.u32 	%r2110, %r504, 20, 11;
	add.s32 	%r2111, %r2110, -1012;
	mov.b64 	 %rd113, %fd770;
	shl.b64 	%rd50, %rd113, %r2111;
	setp.eq.s64	%p911, %rd50, -9223372036854775808;
	abs.f64 	%fd771, %fd718;
	// Callseq Start 80
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd771;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd770;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2340, [retval0+0];
	
	//{
	}// Callseq End 80
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r505}, %fd718;
	}
	setp.lt.s32	%p912, %r505, 0;
	and.pred  	%p29, %p912, %p911;
	@!%p29 bra 	BB33_809;
	bra.uni 	BB33_808;

BB33_808:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2112}, %fd2340;
	}
	xor.b32  	%r2113, %r2112, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2114, %temp}, %fd2340;
	}
	mov.b64 	%fd2340, {%r2114, %r2113};

BB33_809:
	mov.f64 	%fd2339, %fd2340;
	setp.eq.f64	%p913, %fd718, 0d0000000000000000;
	@%p913 bra 	BB33_812;
	bra.uni 	BB33_810;

BB33_812:
	selp.b32	%r2115, %r505, 0, %p911;
	or.b32  	%r2116, %r2115, 2146435072;
	setp.lt.s32	%p917, %r504, 0;
	selp.b32	%r2117, %r2116, %r2115, %p917;
	mov.u32 	%r2118, 0;
	mov.b64 	%fd2339, {%r2118, %r2117};
	bra.uni 	BB33_813;

BB33_778:
	setp.eq.s32	%p878, %r535, 1;
	@%p878 bra 	BB33_783;
	bra.uni 	BB33_779;

BB33_783:
	mul.f64 	%fd750, %fd745, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r496}, %fd750;
	}
	bfe.u32 	%r2062, %r496, 20, 11;
	add.s32 	%r2063, %r2062, -1012;
	mov.b64 	 %rd112, %fd750;
	shl.b64 	%rd49, %rd112, %r2063;
	setp.eq.s64	%p883, %rd49, -9223372036854775808;
	abs.f64 	%fd751, %fd718;
	// Callseq Start 79
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd751;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd750;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2333, [retval0+0];
	
	//{
	}// Callseq End 79
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r497}, %fd718;
	}
	setp.lt.s32	%p884, %r497, 0;
	and.pred  	%p28, %p884, %p883;
	@!%p28 bra 	BB33_785;
	bra.uni 	BB33_784;

BB33_784:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2064}, %fd2333;
	}
	xor.b32  	%r2065, %r2064, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2066, %temp}, %fd2333;
	}
	mov.b64 	%fd2333, {%r2066, %r2065};

BB33_785:
	mov.f64 	%fd2332, %fd2333;
	setp.eq.f64	%p885, %fd718, 0d0000000000000000;
	@%p885 bra 	BB33_788;
	bra.uni 	BB33_786;

BB33_788:
	selp.b32	%r2067, %r497, 0, %p883;
	or.b32  	%r2068, %r2067, 2146435072;
	setp.lt.s32	%p889, %r496, 0;
	selp.b32	%r2069, %r2068, %r2067, %p889;
	mov.u32 	%r2070, 0;
	mov.b64 	%fd2332, {%r2070, %r2069};
	bra.uni 	BB33_789;

BB33_803:
	mov.f64 	%fd2341, 0d0000000000000000;
	setp.ne.s32	%p907, %r535, 2;
	@%p907 bra 	BB33_822;

	mul.f64 	%fd766, %fd2371, %fd765;
	mov.f64 	%fd1998, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1999, %fd766, %fd1998;
	mov.f64 	%fd2000, 0d4338000000000000;
	add.rn.f64 	%fd2001, %fd1999, %fd2000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r501, %temp}, %fd2001;
	}
	mov.f64 	%fd2002, 0dC338000000000000;
	add.rn.f64 	%fd2003, %fd2001, %fd2002;
	mov.f64 	%fd2004, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd2005, %fd2003, %fd2004, %fd766;
	mov.f64 	%fd2006, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd2007, %fd2003, %fd2006, %fd2005;
	mov.f64 	%fd2008, 0d3E928AF3FCA213EA;
	mov.f64 	%fd2009, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd2010, %fd2009, %fd2007, %fd2008;
	mov.f64 	%fd2011, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd2012, %fd2010, %fd2007, %fd2011;
	mov.f64 	%fd2013, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd2014, %fd2012, %fd2007, %fd2013;
	mov.f64 	%fd2015, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd2016, %fd2014, %fd2007, %fd2015;
	mov.f64 	%fd2017, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd2018, %fd2016, %fd2007, %fd2017;
	mov.f64 	%fd2019, 0d3F81111111122322;
	fma.rn.f64 	%fd2020, %fd2018, %fd2007, %fd2019;
	mov.f64 	%fd2021, 0d3FA55555555502A1;
	fma.rn.f64 	%fd2022, %fd2020, %fd2007, %fd2021;
	mov.f64 	%fd2023, 0d3FC5555555555511;
	fma.rn.f64 	%fd2024, %fd2022, %fd2007, %fd2023;
	mov.f64 	%fd2025, 0d3FE000000000000B;
	fma.rn.f64 	%fd2026, %fd2024, %fd2007, %fd2025;
	mov.f64 	%fd2027, 0d3FF0000000000000;
	fma.rn.f64 	%fd2028, %fd2026, %fd2007, %fd2027;
	fma.rn.f64 	%fd2029, %fd2028, %fd2007, %fd2027;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r502, %temp}, %fd2029;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r503}, %fd2029;
	}
	shl.b32 	%r2098, %r501, 20;
	add.s32 	%r2099, %r503, %r2098;
	mov.b64 	%fd2341, {%r502, %r2099};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2100}, %fd766;
	}
	mov.b32 	 %f58, %r2100;
	abs.f32 	%f29, %f58;
	setp.lt.f32	%p908, %f29, 0f4086232B;
	@%p908 bra 	BB33_822;

	setp.lt.f64	%p909, %fd766, 0d0000000000000000;
	add.f64 	%fd2030, %fd766, 0d7FF0000000000000;
	selp.f64	%fd2341, 0d0000000000000000, %fd2030, %p909;
	setp.geu.f32	%p910, %f29, 0f40874800;
	@%p910 bra 	BB33_822;

	shr.u32 	%r2101, %r501, 31;
	add.s32 	%r2102, %r501, %r2101;
	shr.s32 	%r2103, %r2102, 1;
	shl.b32 	%r2104, %r2103, 20;
	add.s32 	%r2105, %r2104, %r503;
	mov.b64 	%fd2031, {%r502, %r2105};
	sub.s32 	%r2106, %r501, %r2103;
	shl.b32 	%r2107, %r2106, 20;
	add.s32 	%r2108, %r2107, 1072693248;
	mov.u32 	%r2109, 0;
	mov.b64 	%fd2032, {%r2109, %r2108};
	mul.f64 	%fd2341, %fd2031, %fd2032;
	bra.uni 	BB33_822;

BB33_779:
	mov.f64 	%fd2341, 0d0000000000000000;
	setp.ne.s32	%p879, %r535, 2;
	@%p879 bra 	BB33_822;

	mul.f64 	%fd746, %fd2371, %fd745;
	mov.f64 	%fd1960, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1961, %fd746, %fd1960;
	mov.f64 	%fd1962, 0d4338000000000000;
	add.rn.f64 	%fd1963, %fd1961, %fd1962;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r493, %temp}, %fd1963;
	}
	mov.f64 	%fd1964, 0dC338000000000000;
	add.rn.f64 	%fd1965, %fd1963, %fd1964;
	mov.f64 	%fd1966, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1967, %fd1965, %fd1966, %fd746;
	mov.f64 	%fd1968, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1969, %fd1965, %fd1968, %fd1967;
	mov.f64 	%fd1970, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1971, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1972, %fd1971, %fd1969, %fd1970;
	mov.f64 	%fd1973, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1974, %fd1972, %fd1969, %fd1973;
	mov.f64 	%fd1975, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1976, %fd1974, %fd1969, %fd1975;
	mov.f64 	%fd1977, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1978, %fd1976, %fd1969, %fd1977;
	mov.f64 	%fd1979, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1980, %fd1978, %fd1969, %fd1979;
	mov.f64 	%fd1981, 0d3F81111111122322;
	fma.rn.f64 	%fd1982, %fd1980, %fd1969, %fd1981;
	mov.f64 	%fd1983, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1984, %fd1982, %fd1969, %fd1983;
	mov.f64 	%fd1985, 0d3FC5555555555511;
	fma.rn.f64 	%fd1986, %fd1984, %fd1969, %fd1985;
	mov.f64 	%fd1987, 0d3FE000000000000B;
	fma.rn.f64 	%fd1988, %fd1986, %fd1969, %fd1987;
	mov.f64 	%fd1989, 0d3FF0000000000000;
	fma.rn.f64 	%fd1990, %fd1988, %fd1969, %fd1989;
	fma.rn.f64 	%fd1991, %fd1990, %fd1969, %fd1989;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r494, %temp}, %fd1991;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r495}, %fd1991;
	}
	shl.b32 	%r2050, %r493, 20;
	add.s32 	%r2051, %r495, %r2050;
	mov.b64 	%fd2341, {%r494, %r2051};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2052}, %fd746;
	}
	mov.b32 	 %f57, %r2052;
	abs.f32 	%f28, %f57;
	setp.lt.f32	%p880, %f28, 0f4086232B;
	@%p880 bra 	BB33_822;

	setp.lt.f64	%p881, %fd746, 0d0000000000000000;
	add.f64 	%fd1992, %fd746, 0d7FF0000000000000;
	selp.f64	%fd2341, 0d0000000000000000, %fd1992, %p881;
	setp.geu.f32	%p882, %f28, 0f40874800;
	@%p882 bra 	BB33_822;

	shr.u32 	%r2053, %r493, 31;
	add.s32 	%r2054, %r493, %r2053;
	shr.s32 	%r2055, %r2054, 1;
	shl.b32 	%r2056, %r2055, 20;
	add.s32 	%r2057, %r2056, %r495;
	mov.b64 	%fd1993, {%r494, %r2057};
	sub.s32 	%r2058, %r493, %r2055;
	shl.b32 	%r2059, %r2058, 20;
	add.s32 	%r2060, %r2059, 1072693248;
	mov.u32 	%r2061, 0;
	mov.b64 	%fd1994, {%r2061, %r2060};
	mul.f64 	%fd2341, %fd1993, %fd1994;
	bra.uni 	BB33_822;

BB33_810:
	setp.gt.s32	%p914, %r505, -1;
	@%p914 bra 	BB33_813;

	cvt.rzi.f64.f64	%fd2033, %fd770;
	setp.neu.f64	%p915, %fd2033, %fd770;
	selp.f64	%fd2339, 0dFFF8000000000000, %fd2339, %p915;

BB33_813:
	mov.f64 	%fd777, %fd2339;
	add.f64 	%fd778, %fd770, %fd718;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2119}, %fd778;
	}
	and.b32  	%r2120, %r2119, 2146435072;
	setp.ne.s32	%p918, %r2120, 2146435072;
	mov.f64 	%fd2338, %fd777;
	@%p918 bra 	BB33_820;

	setp.gtu.f64	%p919, %fd771, 0d7FF0000000000000;
	mov.f64 	%fd2338, %fd778;
	@%p919 bra 	BB33_820;

	abs.f64 	%fd779, %fd770;
	setp.gtu.f64	%p920, %fd779, 0d7FF0000000000000;
	mov.f64 	%fd2337, %fd778;
	mov.f64 	%fd2338, %fd2337;
	@%p920 bra 	BB33_820;

	setp.eq.f64	%p921, %fd779, 0d7FF0000000000000;
	@%p921 bra 	BB33_819;
	bra.uni 	BB33_817;

BB33_819:
	setp.eq.f64	%p923, %fd718, 0dBFF0000000000000;
	setp.gt.f64	%p924, %fd771, 0d3FF0000000000000;
	selp.b32	%r2127, 2146435072, 0, %p924;
	xor.b32  	%r2128, %r2127, 2146435072;
	setp.lt.s32	%p925, %r504, 0;
	selp.b32	%r2129, %r2128, %r2127, %p925;
	selp.b32	%r2130, 1072693248, %r2129, %p923;
	mov.u32 	%r2131, 0;
	mov.b64 	%fd2338, {%r2131, %r2130};
	bra.uni 	BB33_820;

BB33_786:
	setp.gt.s32	%p886, %r497, -1;
	@%p886 bra 	BB33_789;

	cvt.rzi.f64.f64	%fd1995, %fd750;
	setp.neu.f64	%p887, %fd1995, %fd750;
	selp.f64	%fd2332, 0dFFF8000000000000, %fd2332, %p887;

BB33_789:
	mov.f64 	%fd757, %fd2332;
	add.f64 	%fd758, %fd750, %fd718;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2071}, %fd758;
	}
	and.b32  	%r2072, %r2071, 2146435072;
	setp.ne.s32	%p890, %r2072, 2146435072;
	mov.f64 	%fd2331, %fd757;
	@%p890 bra 	BB33_796;

	setp.gtu.f64	%p891, %fd751, 0d7FF0000000000000;
	mov.f64 	%fd2331, %fd758;
	@%p891 bra 	BB33_796;

	abs.f64 	%fd759, %fd750;
	setp.gtu.f64	%p892, %fd759, 0d7FF0000000000000;
	mov.f64 	%fd2330, %fd758;
	mov.f64 	%fd2331, %fd2330;
	@%p892 bra 	BB33_796;

	setp.eq.f64	%p893, %fd759, 0d7FF0000000000000;
	@%p893 bra 	BB33_795;
	bra.uni 	BB33_793;

BB33_795:
	setp.eq.f64	%p895, %fd718, 0dBFF0000000000000;
	setp.gt.f64	%p896, %fd751, 0d3FF0000000000000;
	selp.b32	%r2079, 2146435072, 0, %p896;
	xor.b32  	%r2080, %r2079, 2146435072;
	setp.lt.s32	%p897, %r496, 0;
	selp.b32	%r2081, %r2080, %r2079, %p897;
	selp.b32	%r2082, 1072693248, %r2081, %p895;
	mov.u32 	%r2083, 0;
	mov.b64 	%fd2331, {%r2083, %r2082};
	bra.uni 	BB33_796;

BB33_817:
	setp.neu.f64	%p922, %fd771, 0d7FF0000000000000;
	mov.f64 	%fd2338, %fd777;
	@%p922 bra 	BB33_820;

	shr.s32 	%r2121, %r504, 31;
	and.b32  	%r2122, %r2121, -2146435072;
	add.s32 	%r2123, %r2122, 2146435072;
	or.b32  	%r2124, %r2123, -2147483648;
	selp.b32	%r2125, %r2124, %r2123, %p29;
	mov.u32 	%r2126, 0;
	mov.b64 	%fd2338, {%r2126, %r2125};

BB33_820:
	setp.eq.f64	%p926, %fd770, 0d0000000000000000;
	setp.eq.f64	%p927, %fd718, 0d3FF0000000000000;
	or.pred  	%p928, %p927, %p926;
	selp.f64	%fd2341, 0d3FF0000000000000, %fd2338, %p928;
	bra.uni 	BB33_822;

BB33_793:
	setp.neu.f64	%p894, %fd751, 0d7FF0000000000000;
	mov.f64 	%fd2331, %fd757;
	@%p894 bra 	BB33_796;

	shr.s32 	%r2073, %r496, 31;
	and.b32  	%r2074, %r2073, -2146435072;
	add.s32 	%r2075, %r2074, 2146435072;
	or.b32  	%r2076, %r2075, -2147483648;
	selp.b32	%r2077, %r2076, %r2075, %p28;
	mov.u32 	%r2078, 0;
	mov.b64 	%fd2331, {%r2078, %r2077};

BB33_796:
	setp.eq.f64	%p898, %fd750, 0d0000000000000000;
	setp.eq.f64	%p899, %fd718, 0d3FF0000000000000;
	or.pred  	%p900, %p899, %p898;
	selp.f64	%fd2341, 0d3FF0000000000000, %fd2331, %p900;

BB33_822:
	rcp.rn.f64 	%fd2034, %fd2341;
	mul.f64 	%fd2317, %fd2317, %fd2034;
	fma.rn.f64 	%fd2342, %fd2326, %fd2317, %fd2342;
	mov.u16 	%rs48, 0;
	mov.u32 	%r2459, %r469;
	mov.u32 	%r2475, %r470;
	mov.u32 	%r2491, %r471;
	mov.u32 	%r2507, %r472;

BB33_823:
	mov.u32 	%r2506, %r2507;
	mov.u32 	%r2490, %r2491;
	mov.u32 	%r2474, %r2475;
	mov.u32 	%r2458, %r2459;
	add.s32 	%r2441, %r2441, 1;
	setp.lt.s32	%p929, %r2441, %r546;
	mov.u32 	%r2456, %r2458;
	mov.u32 	%r2472, %r2474;
	mov.u32 	%r2488, %r2490;
	mov.u32 	%r2504, %r2506;
	@%p929 bra 	BB33_746;

BB33_824:
	mov.u32 	%r2505, %r2504;
	mov.u32 	%r2489, %r2488;
	mov.u32 	%r2473, %r2472;
	mov.u32 	%r2457, %r2456;
	sub.f64 	%fd2104, %fd31, %fd2342;
	bra.uni 	BB33_825;

BB33_497:
	setp.gt.f64	%p571, %fd189, %fd491;
	@%p571 bra 	BB33_662;
	bra.uni 	BB33_498;

BB33_662:
	sub.f64 	%fd1794, %fd2369, %fd2371;
	fma.rn.f64 	%fd2369, %fd1794, 0d3FF999999999999A, %fd2369;
	mov.f64 	%fd2316, 0d0000000000000000;
	mov.u32 	%r2388, %r2389;
	mov.u32 	%r2404, %r2405;
	mov.u32 	%r2420, %r2421;
	mov.u32 	%r2436, %r2437;
	@%p30 bra 	BB33_742;

	div.rn.f64 	%fd1797, %fd2369, %fd798;
	add.f64 	%fd643, %fd1797, 0d3FF0000000000000;
	mov.f64 	%fd2316, 0d0000000000000000;
	mov.f64 	%fd2291, 0d3FF0000000000000;
	mov.u16 	%rs47, 1;
	mov.u32 	%r2373, 0;
	mov.u32 	%r2390, %r2389;
	mov.u32 	%r2406, %r2405;
	mov.u32 	%r2422, %r2421;
	mov.u32 	%r2438, %r2437;

BB33_664:
	mov.u32 	%r2426, %r2438;
	mov.u32 	%r417, %r2426;
	mov.u32 	%r2410, %r2422;
	mov.u32 	%r416, %r2410;
	mov.u32 	%r2394, %r2406;
	mov.u32 	%r415, %r2394;
	mov.u32 	%r2378, %r2390;
	mov.u32 	%r414, %r2378;
	mul.wide.s32 	%rd104, %r2373, 56;
	add.s64 	%rd105, %rd1, %rd104;
	add.s64 	%rd42, %rd105, 12;
	ld.u32 	%r1819, [%rd105+12];
	setp.gt.s32	%p753, %r1, %r1819;
	mov.u32 	%r2391, %r414;
	mov.u32 	%r2407, %r415;
	mov.u32 	%r2423, %r416;
	mov.u32 	%r2439, %r417;
	@%p753 bra 	BB33_741;

	ld.v2.u32 	{%r1820, %r1821}, [%rd42+-4];
	mov.u32 	%r421, %r1821;
	mov.u32 	%r420, %r1820;
	ld.v2.u32 	{%r1822, %r1823}, [%rd42+-12];
	mov.u32 	%r419, %r1823;
	mov.u32 	%r418, %r1822;
	ld.f64 	%fd2300, [%rd42+36];
	setp.neu.f64	%p754, %fd2300, 0dBFF0000000000000;
	@%p754 bra 	BB33_691;

	setp.eq.s32	%p755, %r545, 0;
	ld.v2.u32 	{%r1824, %r1825}, [%rd42+12];
	ld.v2.u32 	{%r1826, %r1827}, [%rd42+4];
	ld.v2.u32 	{%r1828, %r1829}, [%rd42+28];
	ld.v2.u32 	{%r1830, %r1831}, [%rd42+20];
	@%p755 bra 	BB33_668;
	bra.uni 	BB33_667;

BB33_668:
	setp.lt.s32	%p756, %r1827, 30;
	setp.eq.s32	%p757, %r1831, 31;
	and.pred  	%p758, %p757, %p756;
	selp.b32	%r1832, 1, %r1831, %p758;
	selp.u32	%r1833, 1, 0, %p758;
	sub.s32 	%r1834, %r1828, %r1824;
	sub.s32 	%r1835, %r1830, %r1826;
	add.s32 	%r1836, %r1835, %r1833;
	mul.lo.s32 	%r1837, %r1836, 30;
	sub.s32 	%r1839, %r949, %r1827;
	mov.u32 	%r1840, 0;
	max.s32 	%r1841, %r1840, %r1839;
	min.s32 	%r1842, %r949, %r1832;
	mad.lo.s32 	%r1843, %r1834, 360, %r1837;
	add.s32 	%r1844, %r1843, %r1841;
	add.s32 	%r1845, %r1844, %r1842;
	add.s32 	%r2374, %r1845, -30;
	bra.uni 	BB33_669;

BB33_667:
	sub.s32 	%r2374, %r1829, %r1825;

BB33_669:
	cvt.rn.f64.s32	%fd1798, %r2374;
	div.rn.f64 	%fd647, %fd1798, 0d4076800000000000;
	setp.eq.s32	%p759, %r542, 0;
	@%p759 bra 	BB33_689;
	bra.uni 	BB33_670;

BB33_689:
	fma.rn.f64 	%fd2299, %fd800, %fd647, 0d3FF0000000000000;
	bra.uni 	BB33_690;

BB33_670:
	setp.eq.s32	%p760, %r542, 1;
	@%p760 bra 	BB33_675;
	bra.uni 	BB33_671;

BB33_675:
	mul.f64 	%fd652, %fd801, %fd647;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r436}, %fd652;
	}
	bfe.u32 	%r1858, %r436, 20, 11;
	add.s32 	%r1859, %r1858, -1012;
	mov.b64 	 %rd106, %fd652;
	shl.b64 	%rd43, %rd106, %r1859;
	setp.eq.s64	%p765, %rd43, -9223372036854775808;
	abs.f64 	%fd653, %fd184;
	// Callseq Start 75
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd653;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd652;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2298, [retval0+0];
	
	//{
	}// Callseq End 75
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r437}, %fd184;
	}
	setp.lt.s32	%p766, %r437, 0;
	and.pred  	%p24, %p766, %p765;
	@!%p24 bra 	BB33_677;
	bra.uni 	BB33_676;

BB33_676:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1860}, %fd2298;
	}
	xor.b32  	%r1861, %r1860, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1862, %temp}, %fd2298;
	}
	mov.b64 	%fd2298, {%r1862, %r1861};

BB33_677:
	mov.f64 	%fd2297, %fd2298;
	setp.eq.f64	%p767, %fd184, 0d0000000000000000;
	@%p767 bra 	BB33_680;
	bra.uni 	BB33_678;

BB33_680:
	selp.b32	%r1863, %r437, 0, %p765;
	or.b32  	%r1864, %r1863, 2146435072;
	setp.lt.s32	%p771, %r436, 0;
	selp.b32	%r1865, %r1864, %r1863, %p771;
	mov.u32 	%r1866, 0;
	mov.b64 	%fd2297, {%r1866, %r1865};
	bra.uni 	BB33_681;

BB33_671:
	mov.f64 	%fd2299, 0d0000000000000000;
	setp.ne.s32	%p761, %r542, 2;
	@%p761 bra 	BB33_690;

	mul.f64 	%fd648, %fd800, %fd647;
	mov.f64 	%fd1800, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1801, %fd648, %fd1800;
	mov.f64 	%fd1802, 0d4338000000000000;
	add.rn.f64 	%fd1803, %fd1801, %fd1802;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r433, %temp}, %fd1803;
	}
	mov.f64 	%fd1804, 0dC338000000000000;
	add.rn.f64 	%fd1805, %fd1803, %fd1804;
	mov.f64 	%fd1806, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1807, %fd1805, %fd1806, %fd648;
	mov.f64 	%fd1808, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1809, %fd1805, %fd1808, %fd1807;
	mov.f64 	%fd1810, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1811, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1812, %fd1811, %fd1809, %fd1810;
	mov.f64 	%fd1813, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1814, %fd1812, %fd1809, %fd1813;
	mov.f64 	%fd1815, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1816, %fd1814, %fd1809, %fd1815;
	mov.f64 	%fd1817, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1818, %fd1816, %fd1809, %fd1817;
	mov.f64 	%fd1819, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1820, %fd1818, %fd1809, %fd1819;
	mov.f64 	%fd1821, 0d3F81111111122322;
	fma.rn.f64 	%fd1822, %fd1820, %fd1809, %fd1821;
	mov.f64 	%fd1823, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1824, %fd1822, %fd1809, %fd1823;
	mov.f64 	%fd1825, 0d3FC5555555555511;
	fma.rn.f64 	%fd1826, %fd1824, %fd1809, %fd1825;
	mov.f64 	%fd1827, 0d3FE000000000000B;
	fma.rn.f64 	%fd1828, %fd1826, %fd1809, %fd1827;
	mov.f64 	%fd1829, 0d3FF0000000000000;
	fma.rn.f64 	%fd1830, %fd1828, %fd1809, %fd1829;
	fma.rn.f64 	%fd1831, %fd1830, %fd1809, %fd1829;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r434, %temp}, %fd1831;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r435}, %fd1831;
	}
	shl.b32 	%r1846, %r433, 20;
	add.s32 	%r1847, %r435, %r1846;
	mov.b64 	%fd2299, {%r434, %r1847};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1848}, %fd648;
	}
	mov.b32 	 %f53, %r1848;
	abs.f32 	%f24, %f53;
	setp.lt.f32	%p762, %f24, 0f4086232B;
	@%p762 bra 	BB33_690;

	setp.lt.f64	%p763, %fd648, 0d0000000000000000;
	add.f64 	%fd1832, %fd648, 0d7FF0000000000000;
	selp.f64	%fd2299, 0d0000000000000000, %fd1832, %p763;
	setp.geu.f32	%p764, %f24, 0f40874800;
	@%p764 bra 	BB33_690;

	shr.u32 	%r1849, %r433, 31;
	add.s32 	%r1850, %r433, %r1849;
	shr.s32 	%r1851, %r1850, 1;
	shl.b32 	%r1852, %r1851, 20;
	add.s32 	%r1853, %r1852, %r435;
	mov.b64 	%fd1833, {%r434, %r1853};
	sub.s32 	%r1854, %r433, %r1851;
	shl.b32 	%r1855, %r1854, 20;
	add.s32 	%r1856, %r1855, 1072693248;
	mov.u32 	%r1857, 0;
	mov.b64 	%fd1834, {%r1857, %r1856};
	mul.f64 	%fd2299, %fd1833, %fd1834;
	bra.uni 	BB33_690;

BB33_678:
	setp.gt.s32	%p768, %r437, -1;
	@%p768 bra 	BB33_681;

	cvt.rzi.f64.f64	%fd1835, %fd652;
	setp.neu.f64	%p769, %fd1835, %fd652;
	selp.f64	%fd2297, 0dFFF8000000000000, %fd2297, %p769;

BB33_681:
	mov.f64 	%fd659, %fd2297;
	add.f64 	%fd660, %fd652, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1867}, %fd660;
	}
	and.b32  	%r1868, %r1867, 2146435072;
	setp.ne.s32	%p772, %r1868, 2146435072;
	mov.f64 	%fd2296, %fd659;
	@%p772 bra 	BB33_688;

	setp.gtu.f64	%p773, %fd653, 0d7FF0000000000000;
	mov.f64 	%fd2296, %fd660;
	@%p773 bra 	BB33_688;

	abs.f64 	%fd661, %fd652;
	setp.gtu.f64	%p774, %fd661, 0d7FF0000000000000;
	mov.f64 	%fd2295, %fd660;
	mov.f64 	%fd2296, %fd2295;
	@%p774 bra 	BB33_688;

	setp.eq.f64	%p775, %fd661, 0d7FF0000000000000;
	@%p775 bra 	BB33_687;
	bra.uni 	BB33_685;

BB33_687:
	setp.eq.f64	%p777, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p778, %fd653, 0d3FF0000000000000;
	selp.b32	%r1875, 2146435072, 0, %p778;
	xor.b32  	%r1876, %r1875, 2146435072;
	setp.lt.s32	%p779, %r436, 0;
	selp.b32	%r1877, %r1876, %r1875, %p779;
	selp.b32	%r1878, 1072693248, %r1877, %p777;
	mov.u32 	%r1879, 0;
	mov.b64 	%fd2296, {%r1879, %r1878};
	bra.uni 	BB33_688;

BB33_685:
	setp.neu.f64	%p776, %fd653, 0d7FF0000000000000;
	mov.f64 	%fd2296, %fd659;
	@%p776 bra 	BB33_688;

	shr.s32 	%r1869, %r436, 31;
	and.b32  	%r1870, %r1869, -2146435072;
	add.s32 	%r1871, %r1870, 2146435072;
	or.b32  	%r1872, %r1871, -2147483648;
	selp.b32	%r1873, %r1872, %r1871, %p24;
	mov.u32 	%r1874, 0;
	mov.b64 	%fd2296, {%r1874, %r1873};

BB33_688:
	setp.eq.f64	%p780, %fd652, 0d0000000000000000;
	setp.eq.f64	%p781, %fd184, 0d3FF0000000000000;
	or.pred  	%p782, %p781, %p780;
	selp.f64	%fd2299, 0d3FF0000000000000, %fd2296, %p782;

BB33_690:
	add.f64 	%fd1836, %fd2299, 0dBFF0000000000000;
	mul.f64 	%fd2300, %fd1836, 0d4059000000000000;

BB33_691:
	and.b16  	%rs36, %rs47, 255;
	setp.eq.s16	%p783, %rs36, 0;
	@%p783 bra 	BB33_716;
	bra.uni 	BB33_692;

BB33_716:
	setp.eq.s32	%p812, %r534, 0;
	@%p812 bra 	BB33_718;
	bra.uni 	BB33_717;

BB33_718:
	setp.lt.s32	%p813, %r415, 30;
	setp.eq.s32	%p814, %r1823, 31;
	and.pred  	%p815, %p814, %p813;
	selp.b32	%r1927, 1, %r1823, %p815;
	selp.u32	%r1928, 1, 0, %p815;
	sub.s32 	%r1929, %r1820, %r416;
	sub.s32 	%r1930, %r1822, %r414;
	add.s32 	%r1931, %r1930, %r1928;
	mul.lo.s32 	%r1932, %r1931, 30;
	sub.s32 	%r1934, %r949, %r415;
	mov.u32 	%r1935, 0;
	max.s32 	%r1936, %r1935, %r1934;
	min.s32 	%r1937, %r949, %r1927;
	mad.lo.s32 	%r1938, %r1929, 360, %r1932;
	add.s32 	%r1939, %r1938, %r1936;
	add.s32 	%r1940, %r1939, %r1937;
	add.s32 	%r2376, %r1940, -30;
	bra.uni 	BB33_719;

BB33_692:
	setp.eq.s32	%p784, %r534, 0;
	@%p784 bra 	BB33_694;
	bra.uni 	BB33_693;

BB33_694:
	setp.lt.s32	%p785, %r537, 30;
	setp.eq.s32	%p786, %r1823, 31;
	and.pred  	%p787, %p786, %p785;
	selp.b32	%r1880, 1, %r1823, %p787;
	selp.u32	%r1881, 1, 0, %p787;
	sub.s32 	%r1882, %r1820, %r538;
	sub.s32 	%r1883, %r1822, %r536;
	add.s32 	%r1884, %r1883, %r1881;
	mul.lo.s32 	%r1885, %r1884, 30;
	min.s32 	%r1887, %r949, %r1880;
	mad.lo.s32 	%r1888, %r1882, 360, %r1885;
	mov.u32 	%r1889, 0;
	max.s32 	%r1890, %r1889, %r127;
	add.s32 	%r1891, %r1888, %r1890;
	add.s32 	%r1892, %r1891, %r1887;
	add.s32 	%r2375, %r1892, -30;
	bra.uni 	BB33_695;

BB33_717:
	sub.s32 	%r2376, %r1821, %r417;

BB33_719:
	cvt.rn.f64.s32	%fd1875, %r2376;
	div.rn.f64 	%fd690, %fd1875, 0d4076800000000000;
	setp.eq.s32	%p816, %r535, 0;
	@%p816 bra 	BB33_739;
	bra.uni 	BB33_720;

BB33_739:
	fma.rn.f64 	%fd2315, %fd2369, %fd690, 0d3FF0000000000000;
	bra.uni 	BB33_740;

BB33_693:
	sub.s32 	%r2375, %r1821, %r1;

BB33_695:
	cvt.rn.f64.s32	%fd1837, %r2375;
	div.rn.f64 	%fd670, %fd1837, 0d4076800000000000;
	setp.eq.s32	%p788, %r535, 0;
	@%p788 bra 	BB33_715;
	bra.uni 	BB33_696;

BB33_715:
	fma.rn.f64 	%fd2315, %fd2369, %fd670, 0d3FF0000000000000;
	bra.uni 	BB33_740;

BB33_720:
	setp.eq.s32	%p817, %r535, 1;
	@%p817 bra 	BB33_725;
	bra.uni 	BB33_721;

BB33_725:
	mul.f64 	%fd695, %fd690, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r453}, %fd695;
	}
	bfe.u32 	%r1953, %r453, 20, 11;
	add.s32 	%r1954, %r1953, -1012;
	mov.b64 	 %rd108, %fd695;
	shl.b64 	%rd45, %rd108, %r1954;
	setp.eq.s64	%p822, %rd45, -9223372036854775808;
	abs.f64 	%fd696, %fd643;
	// Callseq Start 77
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd696;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd695;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2314, [retval0+0];
	
	//{
	}// Callseq End 77
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r454}, %fd643;
	}
	setp.lt.s32	%p823, %r454, 0;
	and.pred  	%p26, %p823, %p822;
	@!%p26 bra 	BB33_727;
	bra.uni 	BB33_726;

BB33_726:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1955}, %fd2314;
	}
	xor.b32  	%r1956, %r1955, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1957, %temp}, %fd2314;
	}
	mov.b64 	%fd2314, {%r1957, %r1956};

BB33_727:
	mov.f64 	%fd2313, %fd2314;
	setp.eq.f64	%p824, %fd643, 0d0000000000000000;
	@%p824 bra 	BB33_730;
	bra.uni 	BB33_728;

BB33_730:
	selp.b32	%r1958, %r454, 0, %p822;
	or.b32  	%r1959, %r1958, 2146435072;
	setp.lt.s32	%p828, %r453, 0;
	selp.b32	%r1960, %r1959, %r1958, %p828;
	mov.u32 	%r1961, 0;
	mov.b64 	%fd2313, {%r1961, %r1960};
	bra.uni 	BB33_731;

BB33_696:
	setp.eq.s32	%p789, %r535, 1;
	@%p789 bra 	BB33_701;
	bra.uni 	BB33_697;

BB33_701:
	mul.f64 	%fd675, %fd670, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r445}, %fd675;
	}
	bfe.u32 	%r1905, %r445, 20, 11;
	add.s32 	%r1906, %r1905, -1012;
	mov.b64 	 %rd107, %fd675;
	shl.b64 	%rd44, %rd107, %r1906;
	setp.eq.s64	%p794, %rd44, -9223372036854775808;
	abs.f64 	%fd676, %fd643;
	// Callseq Start 76
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd676;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd675;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2307, [retval0+0];
	
	//{
	}// Callseq End 76
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r446}, %fd643;
	}
	setp.lt.s32	%p795, %r446, 0;
	and.pred  	%p25, %p795, %p794;
	@!%p25 bra 	BB33_703;
	bra.uni 	BB33_702;

BB33_702:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1907}, %fd2307;
	}
	xor.b32  	%r1908, %r1907, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1909, %temp}, %fd2307;
	}
	mov.b64 	%fd2307, {%r1909, %r1908};

BB33_703:
	mov.f64 	%fd2306, %fd2307;
	setp.eq.f64	%p796, %fd643, 0d0000000000000000;
	@%p796 bra 	BB33_706;
	bra.uni 	BB33_704;

BB33_706:
	selp.b32	%r1910, %r446, 0, %p794;
	or.b32  	%r1911, %r1910, 2146435072;
	setp.lt.s32	%p800, %r445, 0;
	selp.b32	%r1912, %r1911, %r1910, %p800;
	mov.u32 	%r1913, 0;
	mov.b64 	%fd2306, {%r1913, %r1912};
	bra.uni 	BB33_707;

BB33_721:
	mov.f64 	%fd2315, 0d0000000000000000;
	setp.ne.s32	%p818, %r535, 2;
	@%p818 bra 	BB33_740;

	mul.f64 	%fd691, %fd2369, %fd690;
	mov.f64 	%fd1877, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1878, %fd691, %fd1877;
	mov.f64 	%fd1879, 0d4338000000000000;
	add.rn.f64 	%fd1880, %fd1878, %fd1879;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r450, %temp}, %fd1880;
	}
	mov.f64 	%fd1881, 0dC338000000000000;
	add.rn.f64 	%fd1882, %fd1880, %fd1881;
	mov.f64 	%fd1883, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1884, %fd1882, %fd1883, %fd691;
	mov.f64 	%fd1885, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1886, %fd1882, %fd1885, %fd1884;
	mov.f64 	%fd1887, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1888, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1889, %fd1888, %fd1886, %fd1887;
	mov.f64 	%fd1890, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1891, %fd1889, %fd1886, %fd1890;
	mov.f64 	%fd1892, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1893, %fd1891, %fd1886, %fd1892;
	mov.f64 	%fd1894, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1895, %fd1893, %fd1886, %fd1894;
	mov.f64 	%fd1896, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1897, %fd1895, %fd1886, %fd1896;
	mov.f64 	%fd1898, 0d3F81111111122322;
	fma.rn.f64 	%fd1899, %fd1897, %fd1886, %fd1898;
	mov.f64 	%fd1900, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1901, %fd1899, %fd1886, %fd1900;
	mov.f64 	%fd1902, 0d3FC5555555555511;
	fma.rn.f64 	%fd1903, %fd1901, %fd1886, %fd1902;
	mov.f64 	%fd1904, 0d3FE000000000000B;
	fma.rn.f64 	%fd1905, %fd1903, %fd1886, %fd1904;
	mov.f64 	%fd1906, 0d3FF0000000000000;
	fma.rn.f64 	%fd1907, %fd1905, %fd1886, %fd1906;
	fma.rn.f64 	%fd1908, %fd1907, %fd1886, %fd1906;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r451, %temp}, %fd1908;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r452}, %fd1908;
	}
	shl.b32 	%r1941, %r450, 20;
	add.s32 	%r1942, %r452, %r1941;
	mov.b64 	%fd2315, {%r451, %r1942};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1943}, %fd691;
	}
	mov.b32 	 %f55, %r1943;
	abs.f32 	%f26, %f55;
	setp.lt.f32	%p819, %f26, 0f4086232B;
	@%p819 bra 	BB33_740;

	setp.lt.f64	%p820, %fd691, 0d0000000000000000;
	add.f64 	%fd1909, %fd691, 0d7FF0000000000000;
	selp.f64	%fd2315, 0d0000000000000000, %fd1909, %p820;
	setp.geu.f32	%p821, %f26, 0f40874800;
	@%p821 bra 	BB33_740;

	shr.u32 	%r1944, %r450, 31;
	add.s32 	%r1945, %r450, %r1944;
	shr.s32 	%r1946, %r1945, 1;
	shl.b32 	%r1947, %r1946, 20;
	add.s32 	%r1948, %r1947, %r452;
	mov.b64 	%fd1910, {%r451, %r1948};
	sub.s32 	%r1949, %r450, %r1946;
	shl.b32 	%r1950, %r1949, 20;
	add.s32 	%r1951, %r1950, 1072693248;
	mov.u32 	%r1952, 0;
	mov.b64 	%fd1911, {%r1952, %r1951};
	mul.f64 	%fd2315, %fd1910, %fd1911;
	bra.uni 	BB33_740;

BB33_697:
	mov.f64 	%fd2315, 0d0000000000000000;
	setp.ne.s32	%p790, %r535, 2;
	@%p790 bra 	BB33_740;

	mul.f64 	%fd671, %fd2369, %fd670;
	mov.f64 	%fd1839, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1840, %fd671, %fd1839;
	mov.f64 	%fd1841, 0d4338000000000000;
	add.rn.f64 	%fd1842, %fd1840, %fd1841;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r442, %temp}, %fd1842;
	}
	mov.f64 	%fd1843, 0dC338000000000000;
	add.rn.f64 	%fd1844, %fd1842, %fd1843;
	mov.f64 	%fd1845, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1846, %fd1844, %fd1845, %fd671;
	mov.f64 	%fd1847, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1848, %fd1844, %fd1847, %fd1846;
	mov.f64 	%fd1849, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1850, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1851, %fd1850, %fd1848, %fd1849;
	mov.f64 	%fd1852, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1853, %fd1851, %fd1848, %fd1852;
	mov.f64 	%fd1854, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1855, %fd1853, %fd1848, %fd1854;
	mov.f64 	%fd1856, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1857, %fd1855, %fd1848, %fd1856;
	mov.f64 	%fd1858, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1859, %fd1857, %fd1848, %fd1858;
	mov.f64 	%fd1860, 0d3F81111111122322;
	fma.rn.f64 	%fd1861, %fd1859, %fd1848, %fd1860;
	mov.f64 	%fd1862, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1863, %fd1861, %fd1848, %fd1862;
	mov.f64 	%fd1864, 0d3FC5555555555511;
	fma.rn.f64 	%fd1865, %fd1863, %fd1848, %fd1864;
	mov.f64 	%fd1866, 0d3FE000000000000B;
	fma.rn.f64 	%fd1867, %fd1865, %fd1848, %fd1866;
	mov.f64 	%fd1868, 0d3FF0000000000000;
	fma.rn.f64 	%fd1869, %fd1867, %fd1848, %fd1868;
	fma.rn.f64 	%fd1870, %fd1869, %fd1848, %fd1868;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r443, %temp}, %fd1870;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r444}, %fd1870;
	}
	shl.b32 	%r1893, %r442, 20;
	add.s32 	%r1894, %r444, %r1893;
	mov.b64 	%fd2315, {%r443, %r1894};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1895}, %fd671;
	}
	mov.b32 	 %f54, %r1895;
	abs.f32 	%f25, %f54;
	setp.lt.f32	%p791, %f25, 0f4086232B;
	@%p791 bra 	BB33_740;

	setp.lt.f64	%p792, %fd671, 0d0000000000000000;
	add.f64 	%fd1871, %fd671, 0d7FF0000000000000;
	selp.f64	%fd2315, 0d0000000000000000, %fd1871, %p792;
	setp.geu.f32	%p793, %f25, 0f40874800;
	@%p793 bra 	BB33_740;

	shr.u32 	%r1896, %r442, 31;
	add.s32 	%r1897, %r442, %r1896;
	shr.s32 	%r1898, %r1897, 1;
	shl.b32 	%r1899, %r1898, 20;
	add.s32 	%r1900, %r1899, %r444;
	mov.b64 	%fd1872, {%r443, %r1900};
	sub.s32 	%r1901, %r442, %r1898;
	shl.b32 	%r1902, %r1901, 20;
	add.s32 	%r1903, %r1902, 1072693248;
	mov.u32 	%r1904, 0;
	mov.b64 	%fd1873, {%r1904, %r1903};
	mul.f64 	%fd2315, %fd1872, %fd1873;
	bra.uni 	BB33_740;

BB33_728:
	setp.gt.s32	%p825, %r454, -1;
	@%p825 bra 	BB33_731;

	cvt.rzi.f64.f64	%fd1912, %fd695;
	setp.neu.f64	%p826, %fd1912, %fd695;
	selp.f64	%fd2313, 0dFFF8000000000000, %fd2313, %p826;

BB33_731:
	mov.f64 	%fd702, %fd2313;
	add.f64 	%fd703, %fd695, %fd643;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1962}, %fd703;
	}
	and.b32  	%r1963, %r1962, 2146435072;
	setp.ne.s32	%p829, %r1963, 2146435072;
	mov.f64 	%fd2312, %fd702;
	@%p829 bra 	BB33_738;

	setp.gtu.f64	%p830, %fd696, 0d7FF0000000000000;
	mov.f64 	%fd2312, %fd703;
	@%p830 bra 	BB33_738;

	abs.f64 	%fd704, %fd695;
	setp.gtu.f64	%p831, %fd704, 0d7FF0000000000000;
	mov.f64 	%fd2311, %fd703;
	mov.f64 	%fd2312, %fd2311;
	@%p831 bra 	BB33_738;

	setp.eq.f64	%p832, %fd704, 0d7FF0000000000000;
	@%p832 bra 	BB33_737;
	bra.uni 	BB33_735;

BB33_737:
	setp.eq.f64	%p834, %fd643, 0dBFF0000000000000;
	setp.gt.f64	%p835, %fd696, 0d3FF0000000000000;
	selp.b32	%r1970, 2146435072, 0, %p835;
	xor.b32  	%r1971, %r1970, 2146435072;
	setp.lt.s32	%p836, %r453, 0;
	selp.b32	%r1972, %r1971, %r1970, %p836;
	selp.b32	%r1973, 1072693248, %r1972, %p834;
	mov.u32 	%r1974, 0;
	mov.b64 	%fd2312, {%r1974, %r1973};
	bra.uni 	BB33_738;

BB33_704:
	setp.gt.s32	%p797, %r446, -1;
	@%p797 bra 	BB33_707;

	cvt.rzi.f64.f64	%fd1874, %fd675;
	setp.neu.f64	%p798, %fd1874, %fd675;
	selp.f64	%fd2306, 0dFFF8000000000000, %fd2306, %p798;

BB33_707:
	mov.f64 	%fd682, %fd2306;
	add.f64 	%fd683, %fd675, %fd643;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1914}, %fd683;
	}
	and.b32  	%r1915, %r1914, 2146435072;
	setp.ne.s32	%p801, %r1915, 2146435072;
	mov.f64 	%fd2305, %fd682;
	@%p801 bra 	BB33_714;

	setp.gtu.f64	%p802, %fd676, 0d7FF0000000000000;
	mov.f64 	%fd2305, %fd683;
	@%p802 bra 	BB33_714;

	abs.f64 	%fd684, %fd675;
	setp.gtu.f64	%p803, %fd684, 0d7FF0000000000000;
	mov.f64 	%fd2304, %fd683;
	mov.f64 	%fd2305, %fd2304;
	@%p803 bra 	BB33_714;

	setp.eq.f64	%p804, %fd684, 0d7FF0000000000000;
	@%p804 bra 	BB33_713;
	bra.uni 	BB33_711;

BB33_713:
	setp.eq.f64	%p806, %fd643, 0dBFF0000000000000;
	setp.gt.f64	%p807, %fd676, 0d3FF0000000000000;
	selp.b32	%r1922, 2146435072, 0, %p807;
	xor.b32  	%r1923, %r1922, 2146435072;
	setp.lt.s32	%p808, %r445, 0;
	selp.b32	%r1924, %r1923, %r1922, %p808;
	selp.b32	%r1925, 1072693248, %r1924, %p806;
	mov.u32 	%r1926, 0;
	mov.b64 	%fd2305, {%r1926, %r1925};
	bra.uni 	BB33_714;

BB33_735:
	setp.neu.f64	%p833, %fd696, 0d7FF0000000000000;
	mov.f64 	%fd2312, %fd702;
	@%p833 bra 	BB33_738;

	shr.s32 	%r1964, %r453, 31;
	and.b32  	%r1965, %r1964, -2146435072;
	add.s32 	%r1966, %r1965, 2146435072;
	or.b32  	%r1967, %r1966, -2147483648;
	selp.b32	%r1968, %r1967, %r1966, %p26;
	mov.u32 	%r1969, 0;
	mov.b64 	%fd2312, {%r1969, %r1968};

BB33_738:
	setp.eq.f64	%p837, %fd695, 0d0000000000000000;
	setp.eq.f64	%p838, %fd643, 0d3FF0000000000000;
	or.pred  	%p839, %p838, %p837;
	selp.f64	%fd2315, 0d3FF0000000000000, %fd2312, %p839;
	bra.uni 	BB33_740;

BB33_711:
	setp.neu.f64	%p805, %fd676, 0d7FF0000000000000;
	mov.f64 	%fd2305, %fd682;
	@%p805 bra 	BB33_714;

	shr.s32 	%r1916, %r445, 31;
	and.b32  	%r1917, %r1916, -2146435072;
	add.s32 	%r1918, %r1917, 2146435072;
	or.b32  	%r1919, %r1918, -2147483648;
	selp.b32	%r1920, %r1919, %r1918, %p25;
	mov.u32 	%r1921, 0;
	mov.b64 	%fd2305, {%r1921, %r1920};

BB33_714:
	setp.eq.f64	%p809, %fd675, 0d0000000000000000;
	setp.eq.f64	%p810, %fd643, 0d3FF0000000000000;
	or.pred  	%p811, %p810, %p809;
	selp.f64	%fd2315, 0d3FF0000000000000, %fd2305, %p811;

BB33_740:
	rcp.rn.f64 	%fd1913, %fd2315;
	mul.f64 	%fd2291, %fd2291, %fd1913;
	fma.rn.f64 	%fd2316, %fd2300, %fd2291, %fd2316;
	mov.u16 	%rs47, 0;
	mov.u32 	%r2391, %r418;
	mov.u32 	%r2407, %r419;
	mov.u32 	%r2423, %r420;
	mov.u32 	%r2439, %r421;

BB33_741:
	mov.u32 	%r2438, %r2439;
	mov.u32 	%r2422, %r2423;
	mov.u32 	%r2406, %r2407;
	mov.u32 	%r2390, %r2391;
	add.s32 	%r2373, %r2373, 1;
	setp.lt.s32	%p840, %r2373, %r546;
	mov.u32 	%r2388, %r2390;
	mov.u32 	%r2404, %r2406;
	mov.u32 	%r2420, %r2422;
	mov.u32 	%r2436, %r2438;
	@%p840 bra 	BB33_664;

BB33_742:
	mov.u32 	%r2437, %r2436;
	mov.u32 	%r2421, %r2420;
	mov.u32 	%r2405, %r2404;
	mov.u32 	%r2389, %r2388;
	sub.f64 	%fd2103, %fd31, %fd2316;
	bra.uni 	BB33_743;

BB33_498:
	setp.eq.s32	%p572, %r2166, -1;
	@%p572 bra 	BB33_581;
	bra.uni 	BB33_499;

BB33_581:
	sub.f64 	%fd1673, %fd2371, %fd2369;
	fma.rn.f64 	%fd2371, %fd1673, 0d3FF999999999999A, %fd2371;
	mov.f64 	%fd2290, 0d0000000000000000;
	mov.u32 	%r2320, %r2321;
	mov.u32 	%r2336, %r2337;
	mov.u32 	%r2352, %r2353;
	mov.u32 	%r2368, %r2369;
	@%p30 bra 	BB33_661;

	div.rn.f64 	%fd1676, %fd2371, %fd798;
	add.f64 	%fd568, %fd1676, 0d3FF0000000000000;
	mov.u32 	%r2305, 0;
	mov.u16 	%rs46, 1;
	mov.f64 	%fd2265, 0d3FF0000000000000;
	mov.f64 	%fd2290, 0d0000000000000000;
	mov.u32 	%r2322, %r2321;
	mov.u32 	%r2338, %r2337;
	mov.u32 	%r2354, %r2353;
	mov.u32 	%r2370, %r2369;

BB33_583:
	mov.u32 	%r2358, %r2370;
	mov.u32 	%r364, %r2358;
	mov.u32 	%r2342, %r2354;
	mov.u32 	%r363, %r2342;
	mov.u32 	%r2326, %r2338;
	mov.u32 	%r362, %r2326;
	mov.u32 	%r2310, %r2322;
	mov.u32 	%r361, %r2310;
	mul.wide.s32 	%rd99, %r2305, 56;
	add.s64 	%rd100, %rd1, %rd99;
	add.s64 	%rd37, %rd100, 12;
	ld.u32 	%r1661, [%rd100+12];
	setp.gt.s32	%p664, %r1, %r1661;
	mov.u32 	%r2323, %r361;
	mov.u32 	%r2339, %r362;
	mov.u32 	%r2355, %r363;
	mov.u32 	%r2371, %r364;
	@%p664 bra 	BB33_660;

	ld.v2.u32 	{%r1662, %r1663}, [%rd37+-4];
	mov.u32 	%r369, %r1663;
	mov.u32 	%r368, %r1662;
	ld.v2.u32 	{%r1664, %r1665}, [%rd37+-12];
	mov.u32 	%r367, %r1665;
	mov.u32 	%r366, %r1664;
	ld.f64 	%fd2274, [%rd37+36];
	setp.neu.f64	%p665, %fd2274, 0dBFF0000000000000;
	@%p665 bra 	BB33_610;

	setp.eq.s32	%p666, %r545, 0;
	ld.v2.u32 	{%r1666, %r1667}, [%rd37+12];
	ld.v2.u32 	{%r1668, %r1669}, [%rd37+4];
	ld.v2.u32 	{%r1670, %r1671}, [%rd37+28];
	ld.v2.u32 	{%r1672, %r1673}, [%rd37+20];
	@%p666 bra 	BB33_587;
	bra.uni 	BB33_586;

BB33_587:
	setp.lt.s32	%p667, %r1669, 30;
	setp.eq.s32	%p668, %r1673, 31;
	and.pred  	%p669, %p668, %p667;
	selp.b32	%r1674, 1, %r1673, %p669;
	selp.u32	%r1675, 1, 0, %p669;
	sub.s32 	%r1676, %r1670, %r1666;
	sub.s32 	%r1677, %r1672, %r1668;
	add.s32 	%r1678, %r1677, %r1675;
	mul.lo.s32 	%r1679, %r1678, 30;
	sub.s32 	%r1681, %r949, %r1669;
	mov.u32 	%r1682, 0;
	max.s32 	%r1683, %r1682, %r1681;
	min.s32 	%r1684, %r949, %r1674;
	mad.lo.s32 	%r1685, %r1676, 360, %r1679;
	add.s32 	%r1686, %r1685, %r1683;
	add.s32 	%r1687, %r1686, %r1684;
	add.s32 	%r2306, %r1687, -30;
	bra.uni 	BB33_588;

BB33_586:
	sub.s32 	%r2306, %r1671, %r1667;

BB33_588:
	cvt.rn.f64.s32	%fd1677, %r2306;
	div.rn.f64 	%fd572, %fd1677, 0d4076800000000000;
	setp.eq.s32	%p670, %r542, 0;
	@%p670 bra 	BB33_608;
	bra.uni 	BB33_589;

BB33_608:
	fma.rn.f64 	%fd2273, %fd800, %fd572, 0d3FF0000000000000;
	bra.uni 	BB33_609;

BB33_589:
	setp.eq.s32	%p671, %r542, 1;
	@%p671 bra 	BB33_594;
	bra.uni 	BB33_590;

BB33_594:
	mul.f64 	%fd577, %fd801, %fd572;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r384}, %fd577;
	}
	bfe.u32 	%r1700, %r384, 20, 11;
	add.s32 	%r1701, %r1700, -1012;
	mov.b64 	 %rd101, %fd577;
	shl.b64 	%rd38, %rd101, %r1701;
	setp.eq.s64	%p676, %rd38, -9223372036854775808;
	abs.f64 	%fd578, %fd184;
	// Callseq Start 72
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd578;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd577;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2272, [retval0+0];
	
	//{
	}// Callseq End 72
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r385}, %fd184;
	}
	setp.lt.s32	%p677, %r385, 0;
	and.pred  	%p21, %p677, %p676;
	@!%p21 bra 	BB33_596;
	bra.uni 	BB33_595;

BB33_595:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1702}, %fd2272;
	}
	xor.b32  	%r1703, %r1702, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1704, %temp}, %fd2272;
	}
	mov.b64 	%fd2272, {%r1704, %r1703};

BB33_596:
	mov.f64 	%fd2271, %fd2272;
	setp.eq.f64	%p678, %fd184, 0d0000000000000000;
	@%p678 bra 	BB33_599;
	bra.uni 	BB33_597;

BB33_599:
	selp.b32	%r1705, %r385, 0, %p676;
	or.b32  	%r1706, %r1705, 2146435072;
	setp.lt.s32	%p682, %r384, 0;
	selp.b32	%r1707, %r1706, %r1705, %p682;
	mov.u32 	%r1708, 0;
	mov.b64 	%fd2271, {%r1708, %r1707};
	bra.uni 	BB33_600;

BB33_590:
	mov.f64 	%fd2273, 0d0000000000000000;
	setp.ne.s32	%p672, %r542, 2;
	@%p672 bra 	BB33_609;

	mul.f64 	%fd573, %fd800, %fd572;
	mov.f64 	%fd1679, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1680, %fd573, %fd1679;
	mov.f64 	%fd1681, 0d4338000000000000;
	add.rn.f64 	%fd1682, %fd1680, %fd1681;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r381, %temp}, %fd1682;
	}
	mov.f64 	%fd1683, 0dC338000000000000;
	add.rn.f64 	%fd1684, %fd1682, %fd1683;
	mov.f64 	%fd1685, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1686, %fd1684, %fd1685, %fd573;
	mov.f64 	%fd1687, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1688, %fd1684, %fd1687, %fd1686;
	mov.f64 	%fd1689, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1690, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1691, %fd1690, %fd1688, %fd1689;
	mov.f64 	%fd1692, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1693, %fd1691, %fd1688, %fd1692;
	mov.f64 	%fd1694, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1695, %fd1693, %fd1688, %fd1694;
	mov.f64 	%fd1696, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1697, %fd1695, %fd1688, %fd1696;
	mov.f64 	%fd1698, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1699, %fd1697, %fd1688, %fd1698;
	mov.f64 	%fd1700, 0d3F81111111122322;
	fma.rn.f64 	%fd1701, %fd1699, %fd1688, %fd1700;
	mov.f64 	%fd1702, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1703, %fd1701, %fd1688, %fd1702;
	mov.f64 	%fd1704, 0d3FC5555555555511;
	fma.rn.f64 	%fd1705, %fd1703, %fd1688, %fd1704;
	mov.f64 	%fd1706, 0d3FE000000000000B;
	fma.rn.f64 	%fd1707, %fd1705, %fd1688, %fd1706;
	mov.f64 	%fd1708, 0d3FF0000000000000;
	fma.rn.f64 	%fd1709, %fd1707, %fd1688, %fd1708;
	fma.rn.f64 	%fd1710, %fd1709, %fd1688, %fd1708;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r382, %temp}, %fd1710;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r383}, %fd1710;
	}
	shl.b32 	%r1688, %r381, 20;
	add.s32 	%r1689, %r383, %r1688;
	mov.b64 	%fd2273, {%r382, %r1689};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1690}, %fd573;
	}
	mov.b32 	 %f50, %r1690;
	abs.f32 	%f21, %f50;
	setp.lt.f32	%p673, %f21, 0f4086232B;
	@%p673 bra 	BB33_609;

	setp.lt.f64	%p674, %fd573, 0d0000000000000000;
	add.f64 	%fd1711, %fd573, 0d7FF0000000000000;
	selp.f64	%fd2273, 0d0000000000000000, %fd1711, %p674;
	setp.geu.f32	%p675, %f21, 0f40874800;
	@%p675 bra 	BB33_609;

	shr.u32 	%r1691, %r381, 31;
	add.s32 	%r1692, %r381, %r1691;
	shr.s32 	%r1693, %r1692, 1;
	shl.b32 	%r1694, %r1693, 20;
	add.s32 	%r1695, %r1694, %r383;
	mov.b64 	%fd1712, {%r382, %r1695};
	sub.s32 	%r1696, %r381, %r1693;
	shl.b32 	%r1697, %r1696, 20;
	add.s32 	%r1698, %r1697, 1072693248;
	mov.u32 	%r1699, 0;
	mov.b64 	%fd1713, {%r1699, %r1698};
	mul.f64 	%fd2273, %fd1712, %fd1713;
	bra.uni 	BB33_609;

BB33_597:
	setp.gt.s32	%p679, %r385, -1;
	@%p679 bra 	BB33_600;

	cvt.rzi.f64.f64	%fd1714, %fd577;
	setp.neu.f64	%p680, %fd1714, %fd577;
	selp.f64	%fd2271, 0dFFF8000000000000, %fd2271, %p680;

BB33_600:
	mov.f64 	%fd584, %fd2271;
	add.f64 	%fd585, %fd577, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1709}, %fd585;
	}
	and.b32  	%r1710, %r1709, 2146435072;
	setp.ne.s32	%p683, %r1710, 2146435072;
	mov.f64 	%fd2270, %fd584;
	@%p683 bra 	BB33_607;

	setp.gtu.f64	%p684, %fd578, 0d7FF0000000000000;
	mov.f64 	%fd2270, %fd585;
	@%p684 bra 	BB33_607;

	abs.f64 	%fd586, %fd577;
	setp.gtu.f64	%p685, %fd586, 0d7FF0000000000000;
	mov.f64 	%fd2269, %fd585;
	mov.f64 	%fd2270, %fd2269;
	@%p685 bra 	BB33_607;

	setp.eq.f64	%p686, %fd586, 0d7FF0000000000000;
	@%p686 bra 	BB33_606;
	bra.uni 	BB33_604;

BB33_606:
	setp.eq.f64	%p688, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p689, %fd578, 0d3FF0000000000000;
	selp.b32	%r1717, 2146435072, 0, %p689;
	xor.b32  	%r1718, %r1717, 2146435072;
	setp.lt.s32	%p690, %r384, 0;
	selp.b32	%r1719, %r1718, %r1717, %p690;
	selp.b32	%r1720, 1072693248, %r1719, %p688;
	mov.u32 	%r1721, 0;
	mov.b64 	%fd2270, {%r1721, %r1720};
	bra.uni 	BB33_607;

BB33_604:
	setp.neu.f64	%p687, %fd578, 0d7FF0000000000000;
	mov.f64 	%fd2270, %fd584;
	@%p687 bra 	BB33_607;

	shr.s32 	%r1711, %r384, 31;
	and.b32  	%r1712, %r1711, -2146435072;
	add.s32 	%r1713, %r1712, 2146435072;
	or.b32  	%r1714, %r1713, -2147483648;
	selp.b32	%r1715, %r1714, %r1713, %p21;
	mov.u32 	%r1716, 0;
	mov.b64 	%fd2270, {%r1716, %r1715};

BB33_607:
	setp.eq.f64	%p691, %fd577, 0d0000000000000000;
	setp.eq.f64	%p692, %fd184, 0d3FF0000000000000;
	or.pred  	%p693, %p692, %p691;
	selp.f64	%fd2273, 0d3FF0000000000000, %fd2270, %p693;

BB33_609:
	add.f64 	%fd1715, %fd2273, 0dBFF0000000000000;
	mul.f64 	%fd2274, %fd1715, 0d4059000000000000;

BB33_610:
	and.b16  	%rs33, %rs46, 255;
	setp.eq.s16	%p694, %rs33, 0;
	@%p694 bra 	BB33_635;
	bra.uni 	BB33_611;

BB33_635:
	setp.eq.s32	%p723, %r534, 0;
	@%p723 bra 	BB33_637;
	bra.uni 	BB33_636;

BB33_637:
	setp.lt.s32	%p724, %r362, 30;
	setp.eq.s32	%p725, %r1665, 31;
	and.pred  	%p726, %p725, %p724;
	selp.b32	%r1769, 1, %r1665, %p726;
	selp.u32	%r1770, 1, 0, %p726;
	sub.s32 	%r1771, %r1662, %r363;
	sub.s32 	%r1772, %r1664, %r361;
	add.s32 	%r1773, %r1772, %r1770;
	mul.lo.s32 	%r1774, %r1773, 30;
	sub.s32 	%r1776, %r949, %r362;
	mov.u32 	%r1777, 0;
	max.s32 	%r1778, %r1777, %r1776;
	min.s32 	%r1779, %r949, %r1769;
	mad.lo.s32 	%r1780, %r1771, 360, %r1774;
	add.s32 	%r1781, %r1780, %r1778;
	add.s32 	%r1782, %r1781, %r1779;
	add.s32 	%r2308, %r1782, -30;
	bra.uni 	BB33_638;

BB33_611:
	setp.eq.s32	%p695, %r534, 0;
	@%p695 bra 	BB33_613;
	bra.uni 	BB33_612;

BB33_613:
	setp.lt.s32	%p696, %r537, 30;
	setp.eq.s32	%p697, %r1665, 31;
	and.pred  	%p698, %p697, %p696;
	selp.b32	%r1722, 1, %r1665, %p698;
	selp.u32	%r1723, 1, 0, %p698;
	sub.s32 	%r1724, %r1662, %r538;
	sub.s32 	%r1725, %r1664, %r536;
	add.s32 	%r1726, %r1725, %r1723;
	mul.lo.s32 	%r1727, %r1726, 30;
	min.s32 	%r1729, %r949, %r1722;
	mad.lo.s32 	%r1730, %r1724, 360, %r1727;
	mov.u32 	%r1731, 0;
	max.s32 	%r1732, %r1731, %r127;
	add.s32 	%r1733, %r1730, %r1732;
	add.s32 	%r1734, %r1733, %r1729;
	add.s32 	%r2307, %r1734, -30;
	bra.uni 	BB33_614;

BB33_636:
	sub.s32 	%r2308, %r1663, %r364;

BB33_638:
	cvt.rn.f64.s32	%fd1754, %r2308;
	div.rn.f64 	%fd615, %fd1754, 0d4076800000000000;
	setp.eq.s32	%p727, %r535, 0;
	@%p727 bra 	BB33_658;
	bra.uni 	BB33_639;

BB33_658:
	fma.rn.f64 	%fd2289, %fd2371, %fd615, 0d3FF0000000000000;
	bra.uni 	BB33_659;

BB33_612:
	sub.s32 	%r2307, %r1663, %r1;

BB33_614:
	cvt.rn.f64.s32	%fd1716, %r2307;
	div.rn.f64 	%fd595, %fd1716, 0d4076800000000000;
	setp.eq.s32	%p699, %r535, 0;
	@%p699 bra 	BB33_634;
	bra.uni 	BB33_615;

BB33_634:
	fma.rn.f64 	%fd2289, %fd2371, %fd595, 0d3FF0000000000000;
	bra.uni 	BB33_659;

BB33_639:
	setp.eq.s32	%p728, %r535, 1;
	@%p728 bra 	BB33_644;
	bra.uni 	BB33_640;

BB33_644:
	mul.f64 	%fd620, %fd615, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r401}, %fd620;
	}
	bfe.u32 	%r1795, %r401, 20, 11;
	add.s32 	%r1796, %r1795, -1012;
	mov.b64 	 %rd103, %fd620;
	shl.b64 	%rd40, %rd103, %r1796;
	setp.eq.s64	%p733, %rd40, -9223372036854775808;
	abs.f64 	%fd621, %fd568;
	// Callseq Start 74
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd621;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd620;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2288, [retval0+0];
	
	//{
	}// Callseq End 74
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r402}, %fd568;
	}
	setp.lt.s32	%p734, %r402, 0;
	and.pred  	%p23, %p734, %p733;
	@!%p23 bra 	BB33_646;
	bra.uni 	BB33_645;

BB33_645:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1797}, %fd2288;
	}
	xor.b32  	%r1798, %r1797, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1799, %temp}, %fd2288;
	}
	mov.b64 	%fd2288, {%r1799, %r1798};

BB33_646:
	mov.f64 	%fd2287, %fd2288;
	setp.eq.f64	%p735, %fd568, 0d0000000000000000;
	@%p735 bra 	BB33_649;
	bra.uni 	BB33_647;

BB33_649:
	selp.b32	%r1800, %r402, 0, %p733;
	or.b32  	%r1801, %r1800, 2146435072;
	setp.lt.s32	%p739, %r401, 0;
	selp.b32	%r1802, %r1801, %r1800, %p739;
	mov.u32 	%r1803, 0;
	mov.b64 	%fd2287, {%r1803, %r1802};
	bra.uni 	BB33_650;

BB33_615:
	setp.eq.s32	%p700, %r535, 1;
	@%p700 bra 	BB33_620;
	bra.uni 	BB33_616;

BB33_620:
	mul.f64 	%fd600, %fd595, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r393}, %fd600;
	}
	bfe.u32 	%r1747, %r393, 20, 11;
	add.s32 	%r1748, %r1747, -1012;
	mov.b64 	 %rd102, %fd600;
	shl.b64 	%rd39, %rd102, %r1748;
	setp.eq.s64	%p705, %rd39, -9223372036854775808;
	abs.f64 	%fd601, %fd568;
	// Callseq Start 73
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd601;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd600;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2281, [retval0+0];
	
	//{
	}// Callseq End 73
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r394}, %fd568;
	}
	setp.lt.s32	%p706, %r394, 0;
	and.pred  	%p22, %p706, %p705;
	@!%p22 bra 	BB33_622;
	bra.uni 	BB33_621;

BB33_621:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1749}, %fd2281;
	}
	xor.b32  	%r1750, %r1749, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1751, %temp}, %fd2281;
	}
	mov.b64 	%fd2281, {%r1751, %r1750};

BB33_622:
	mov.f64 	%fd2280, %fd2281;
	setp.eq.f64	%p707, %fd568, 0d0000000000000000;
	@%p707 bra 	BB33_625;
	bra.uni 	BB33_623;

BB33_625:
	selp.b32	%r1752, %r394, 0, %p705;
	or.b32  	%r1753, %r1752, 2146435072;
	setp.lt.s32	%p711, %r393, 0;
	selp.b32	%r1754, %r1753, %r1752, %p711;
	mov.u32 	%r1755, 0;
	mov.b64 	%fd2280, {%r1755, %r1754};
	bra.uni 	BB33_626;

BB33_640:
	mov.f64 	%fd2289, 0d0000000000000000;
	setp.ne.s32	%p729, %r535, 2;
	@%p729 bra 	BB33_659;

	mul.f64 	%fd616, %fd2371, %fd615;
	mov.f64 	%fd1756, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1757, %fd616, %fd1756;
	mov.f64 	%fd1758, 0d4338000000000000;
	add.rn.f64 	%fd1759, %fd1757, %fd1758;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r398, %temp}, %fd1759;
	}
	mov.f64 	%fd1760, 0dC338000000000000;
	add.rn.f64 	%fd1761, %fd1759, %fd1760;
	mov.f64 	%fd1762, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1763, %fd1761, %fd1762, %fd616;
	mov.f64 	%fd1764, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1765, %fd1761, %fd1764, %fd1763;
	mov.f64 	%fd1766, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1767, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1768, %fd1767, %fd1765, %fd1766;
	mov.f64 	%fd1769, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1770, %fd1768, %fd1765, %fd1769;
	mov.f64 	%fd1771, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1772, %fd1770, %fd1765, %fd1771;
	mov.f64 	%fd1773, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1774, %fd1772, %fd1765, %fd1773;
	mov.f64 	%fd1775, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1776, %fd1774, %fd1765, %fd1775;
	mov.f64 	%fd1777, 0d3F81111111122322;
	fma.rn.f64 	%fd1778, %fd1776, %fd1765, %fd1777;
	mov.f64 	%fd1779, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1780, %fd1778, %fd1765, %fd1779;
	mov.f64 	%fd1781, 0d3FC5555555555511;
	fma.rn.f64 	%fd1782, %fd1780, %fd1765, %fd1781;
	mov.f64 	%fd1783, 0d3FE000000000000B;
	fma.rn.f64 	%fd1784, %fd1782, %fd1765, %fd1783;
	mov.f64 	%fd1785, 0d3FF0000000000000;
	fma.rn.f64 	%fd1786, %fd1784, %fd1765, %fd1785;
	fma.rn.f64 	%fd1787, %fd1786, %fd1765, %fd1785;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r399, %temp}, %fd1787;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r400}, %fd1787;
	}
	shl.b32 	%r1783, %r398, 20;
	add.s32 	%r1784, %r400, %r1783;
	mov.b64 	%fd2289, {%r399, %r1784};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1785}, %fd616;
	}
	mov.b32 	 %f52, %r1785;
	abs.f32 	%f23, %f52;
	setp.lt.f32	%p730, %f23, 0f4086232B;
	@%p730 bra 	BB33_659;

	setp.lt.f64	%p731, %fd616, 0d0000000000000000;
	add.f64 	%fd1788, %fd616, 0d7FF0000000000000;
	selp.f64	%fd2289, 0d0000000000000000, %fd1788, %p731;
	setp.geu.f32	%p732, %f23, 0f40874800;
	@%p732 bra 	BB33_659;

	shr.u32 	%r1786, %r398, 31;
	add.s32 	%r1787, %r398, %r1786;
	shr.s32 	%r1788, %r1787, 1;
	shl.b32 	%r1789, %r1788, 20;
	add.s32 	%r1790, %r1789, %r400;
	mov.b64 	%fd1789, {%r399, %r1790};
	sub.s32 	%r1791, %r398, %r1788;
	shl.b32 	%r1792, %r1791, 20;
	add.s32 	%r1793, %r1792, 1072693248;
	mov.u32 	%r1794, 0;
	mov.b64 	%fd1790, {%r1794, %r1793};
	mul.f64 	%fd2289, %fd1789, %fd1790;
	bra.uni 	BB33_659;

BB33_616:
	mov.f64 	%fd2289, 0d0000000000000000;
	setp.ne.s32	%p701, %r535, 2;
	@%p701 bra 	BB33_659;

	mul.f64 	%fd596, %fd2371, %fd595;
	mov.f64 	%fd1718, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1719, %fd596, %fd1718;
	mov.f64 	%fd1720, 0d4338000000000000;
	add.rn.f64 	%fd1721, %fd1719, %fd1720;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r390, %temp}, %fd1721;
	}
	mov.f64 	%fd1722, 0dC338000000000000;
	add.rn.f64 	%fd1723, %fd1721, %fd1722;
	mov.f64 	%fd1724, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1725, %fd1723, %fd1724, %fd596;
	mov.f64 	%fd1726, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1727, %fd1723, %fd1726, %fd1725;
	mov.f64 	%fd1728, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1729, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1730, %fd1729, %fd1727, %fd1728;
	mov.f64 	%fd1731, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1732, %fd1730, %fd1727, %fd1731;
	mov.f64 	%fd1733, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1734, %fd1732, %fd1727, %fd1733;
	mov.f64 	%fd1735, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1736, %fd1734, %fd1727, %fd1735;
	mov.f64 	%fd1737, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1738, %fd1736, %fd1727, %fd1737;
	mov.f64 	%fd1739, 0d3F81111111122322;
	fma.rn.f64 	%fd1740, %fd1738, %fd1727, %fd1739;
	mov.f64 	%fd1741, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1742, %fd1740, %fd1727, %fd1741;
	mov.f64 	%fd1743, 0d3FC5555555555511;
	fma.rn.f64 	%fd1744, %fd1742, %fd1727, %fd1743;
	mov.f64 	%fd1745, 0d3FE000000000000B;
	fma.rn.f64 	%fd1746, %fd1744, %fd1727, %fd1745;
	mov.f64 	%fd1747, 0d3FF0000000000000;
	fma.rn.f64 	%fd1748, %fd1746, %fd1727, %fd1747;
	fma.rn.f64 	%fd1749, %fd1748, %fd1727, %fd1747;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r391, %temp}, %fd1749;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r392}, %fd1749;
	}
	shl.b32 	%r1735, %r390, 20;
	add.s32 	%r1736, %r392, %r1735;
	mov.b64 	%fd2289, {%r391, %r1736};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1737}, %fd596;
	}
	mov.b32 	 %f51, %r1737;
	abs.f32 	%f22, %f51;
	setp.lt.f32	%p702, %f22, 0f4086232B;
	@%p702 bra 	BB33_659;

	setp.lt.f64	%p703, %fd596, 0d0000000000000000;
	add.f64 	%fd1750, %fd596, 0d7FF0000000000000;
	selp.f64	%fd2289, 0d0000000000000000, %fd1750, %p703;
	setp.geu.f32	%p704, %f22, 0f40874800;
	@%p704 bra 	BB33_659;

	shr.u32 	%r1738, %r390, 31;
	add.s32 	%r1739, %r390, %r1738;
	shr.s32 	%r1740, %r1739, 1;
	shl.b32 	%r1741, %r1740, 20;
	add.s32 	%r1742, %r1741, %r392;
	mov.b64 	%fd1751, {%r391, %r1742};
	sub.s32 	%r1743, %r390, %r1740;
	shl.b32 	%r1744, %r1743, 20;
	add.s32 	%r1745, %r1744, 1072693248;
	mov.u32 	%r1746, 0;
	mov.b64 	%fd1752, {%r1746, %r1745};
	mul.f64 	%fd2289, %fd1751, %fd1752;
	bra.uni 	BB33_659;

BB33_647:
	setp.gt.s32	%p736, %r402, -1;
	@%p736 bra 	BB33_650;

	cvt.rzi.f64.f64	%fd1791, %fd620;
	setp.neu.f64	%p737, %fd1791, %fd620;
	selp.f64	%fd2287, 0dFFF8000000000000, %fd2287, %p737;

BB33_650:
	mov.f64 	%fd627, %fd2287;
	add.f64 	%fd628, %fd620, %fd568;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1804}, %fd628;
	}
	and.b32  	%r1805, %r1804, 2146435072;
	setp.ne.s32	%p740, %r1805, 2146435072;
	mov.f64 	%fd2286, %fd627;
	@%p740 bra 	BB33_657;

	setp.gtu.f64	%p741, %fd621, 0d7FF0000000000000;
	mov.f64 	%fd2286, %fd628;
	@%p741 bra 	BB33_657;

	abs.f64 	%fd629, %fd620;
	setp.gtu.f64	%p742, %fd629, 0d7FF0000000000000;
	mov.f64 	%fd2285, %fd628;
	mov.f64 	%fd2286, %fd2285;
	@%p742 bra 	BB33_657;

	setp.eq.f64	%p743, %fd629, 0d7FF0000000000000;
	@%p743 bra 	BB33_656;
	bra.uni 	BB33_654;

BB33_656:
	setp.eq.f64	%p745, %fd568, 0dBFF0000000000000;
	setp.gt.f64	%p746, %fd621, 0d3FF0000000000000;
	selp.b32	%r1812, 2146435072, 0, %p746;
	xor.b32  	%r1813, %r1812, 2146435072;
	setp.lt.s32	%p747, %r401, 0;
	selp.b32	%r1814, %r1813, %r1812, %p747;
	selp.b32	%r1815, 1072693248, %r1814, %p745;
	mov.u32 	%r1816, 0;
	mov.b64 	%fd2286, {%r1816, %r1815};
	bra.uni 	BB33_657;

BB33_623:
	setp.gt.s32	%p708, %r394, -1;
	@%p708 bra 	BB33_626;

	cvt.rzi.f64.f64	%fd1753, %fd600;
	setp.neu.f64	%p709, %fd1753, %fd600;
	selp.f64	%fd2280, 0dFFF8000000000000, %fd2280, %p709;

BB33_626:
	mov.f64 	%fd607, %fd2280;
	add.f64 	%fd608, %fd600, %fd568;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1756}, %fd608;
	}
	and.b32  	%r1757, %r1756, 2146435072;
	setp.ne.s32	%p712, %r1757, 2146435072;
	mov.f64 	%fd2279, %fd607;
	@%p712 bra 	BB33_633;

	setp.gtu.f64	%p713, %fd601, 0d7FF0000000000000;
	mov.f64 	%fd2279, %fd608;
	@%p713 bra 	BB33_633;

	abs.f64 	%fd609, %fd600;
	setp.gtu.f64	%p714, %fd609, 0d7FF0000000000000;
	mov.f64 	%fd2278, %fd608;
	mov.f64 	%fd2279, %fd2278;
	@%p714 bra 	BB33_633;

	setp.eq.f64	%p715, %fd609, 0d7FF0000000000000;
	@%p715 bra 	BB33_632;
	bra.uni 	BB33_630;

BB33_632:
	setp.eq.f64	%p717, %fd568, 0dBFF0000000000000;
	setp.gt.f64	%p718, %fd601, 0d3FF0000000000000;
	selp.b32	%r1764, 2146435072, 0, %p718;
	xor.b32  	%r1765, %r1764, 2146435072;
	setp.lt.s32	%p719, %r393, 0;
	selp.b32	%r1766, %r1765, %r1764, %p719;
	selp.b32	%r1767, 1072693248, %r1766, %p717;
	mov.u32 	%r1768, 0;
	mov.b64 	%fd2279, {%r1768, %r1767};
	bra.uni 	BB33_633;

BB33_654:
	setp.neu.f64	%p744, %fd621, 0d7FF0000000000000;
	mov.f64 	%fd2286, %fd627;
	@%p744 bra 	BB33_657;

	shr.s32 	%r1806, %r401, 31;
	and.b32  	%r1807, %r1806, -2146435072;
	add.s32 	%r1808, %r1807, 2146435072;
	or.b32  	%r1809, %r1808, -2147483648;
	selp.b32	%r1810, %r1809, %r1808, %p23;
	mov.u32 	%r1811, 0;
	mov.b64 	%fd2286, {%r1811, %r1810};

BB33_657:
	setp.eq.f64	%p748, %fd620, 0d0000000000000000;
	setp.eq.f64	%p749, %fd568, 0d3FF0000000000000;
	or.pred  	%p750, %p749, %p748;
	selp.f64	%fd2289, 0d3FF0000000000000, %fd2286, %p750;
	bra.uni 	BB33_659;

BB33_630:
	setp.neu.f64	%p716, %fd601, 0d7FF0000000000000;
	mov.f64 	%fd2279, %fd607;
	@%p716 bra 	BB33_633;

	shr.s32 	%r1758, %r393, 31;
	and.b32  	%r1759, %r1758, -2146435072;
	add.s32 	%r1760, %r1759, 2146435072;
	or.b32  	%r1761, %r1760, -2147483648;
	selp.b32	%r1762, %r1761, %r1760, %p22;
	mov.u32 	%r1763, 0;
	mov.b64 	%fd2279, {%r1763, %r1762};

BB33_633:
	setp.eq.f64	%p720, %fd600, 0d0000000000000000;
	setp.eq.f64	%p721, %fd568, 0d3FF0000000000000;
	or.pred  	%p722, %p721, %p720;
	selp.f64	%fd2289, 0d3FF0000000000000, %fd2279, %p722;

BB33_659:
	rcp.rn.f64 	%fd1792, %fd2289;
	mul.f64 	%fd2265, %fd2265, %fd1792;
	fma.rn.f64 	%fd2290, %fd2274, %fd2265, %fd2290;
	mov.u16 	%rs46, 0;
	mov.u32 	%r2323, %r366;
	mov.u32 	%r2339, %r367;
	mov.u32 	%r2355, %r368;
	mov.u32 	%r2371, %r369;

BB33_660:
	mov.u32 	%r2370, %r2371;
	mov.u32 	%r2354, %r2355;
	mov.u32 	%r2338, %r2339;
	mov.u32 	%r2322, %r2323;
	add.s32 	%r2305, %r2305, 1;
	setp.lt.s32	%p751, %r2305, %r546;
	mov.u32 	%r2320, %r2322;
	mov.u32 	%r2336, %r2338;
	mov.u32 	%r2352, %r2354;
	mov.u32 	%r2368, %r2370;
	@%p751 bra 	BB33_583;

BB33_661:
	mov.u32 	%r2369, %r2368;
	mov.u32 	%r2353, %r2352;
	mov.u32 	%r2337, %r2336;
	mov.u32 	%r2321, %r2320;
	sub.f64 	%fd2104, %fd31, %fd2290;
	add.s32 	%r2514, %r2514, 1;
	mov.u32 	%r2166, 1;

BB33_825:
	bra.uni 	BB33_826;

BB33_499:
	setp.ne.s32	%p573, %r2166, 1;
	@%p573 bra 	BB33_826;

	sub.f64 	%fd1552, %fd2369, %fd2371;
	fma.rn.f64 	%fd2369, %fd1552, 0d3FF999999999999A, %fd2369;
	mov.f64 	%fd2264, 0d0000000000000000;
	mov.u32 	%r2252, %r2253;
	mov.u32 	%r2268, %r2269;
	mov.u32 	%r2284, %r2285;
	mov.u32 	%r2300, %r2301;
	@%p30 bra 	BB33_580;

	div.rn.f64 	%fd1555, %fd2369, %fd798;
	add.f64 	%fd493, %fd1555, 0d3FF0000000000000;
	mov.u32 	%r2237, 0;
	mov.u16 	%rs45, 1;
	mov.f64 	%fd2239, 0d3FF0000000000000;
	mov.f64 	%fd2264, 0d0000000000000000;
	mov.u32 	%r2254, %r2253;
	mov.u32 	%r2270, %r2269;
	mov.u32 	%r2286, %r2285;
	mov.u32 	%r2302, %r2301;

BB33_502:
	mov.u32 	%r2290, %r2302;
	mov.u32 	%r313, %r2290;
	mov.u32 	%r2274, %r2286;
	mov.u32 	%r312, %r2274;
	mov.u32 	%r2258, %r2270;
	mov.u32 	%r311, %r2258;
	mov.u32 	%r2242, %r2254;
	mov.u32 	%r310, %r2242;
	mul.wide.s32 	%rd94, %r2237, 56;
	add.s64 	%rd95, %rd1, %rd94;
	add.s64 	%rd32, %rd95, 12;
	ld.u32 	%r1503, [%rd95+12];
	setp.gt.s32	%p575, %r1, %r1503;
	mov.u32 	%r2255, %r310;
	mov.u32 	%r2271, %r311;
	mov.u32 	%r2287, %r312;
	mov.u32 	%r2303, %r313;
	@%p575 bra 	BB33_579;

	ld.v2.u32 	{%r1504, %r1505}, [%rd32+-4];
	mov.u32 	%r318, %r1505;
	mov.u32 	%r317, %r1504;
	ld.v2.u32 	{%r1506, %r1507}, [%rd32+-12];
	mov.u32 	%r316, %r1507;
	mov.u32 	%r315, %r1506;
	ld.f64 	%fd2248, [%rd32+36];
	setp.neu.f64	%p576, %fd2248, 0dBFF0000000000000;
	@%p576 bra 	BB33_529;

	setp.eq.s32	%p577, %r545, 0;
	ld.v2.u32 	{%r1508, %r1509}, [%rd32+12];
	ld.v2.u32 	{%r1510, %r1511}, [%rd32+4];
	ld.v2.u32 	{%r1512, %r1513}, [%rd32+28];
	ld.v2.u32 	{%r1514, %r1515}, [%rd32+20];
	@%p577 bra 	BB33_506;
	bra.uni 	BB33_505;

BB33_506:
	setp.lt.s32	%p578, %r1511, 30;
	setp.eq.s32	%p579, %r1515, 31;
	and.pred  	%p580, %p579, %p578;
	selp.b32	%r1516, 1, %r1515, %p580;
	selp.u32	%r1517, 1, 0, %p580;
	sub.s32 	%r1518, %r1512, %r1508;
	sub.s32 	%r1519, %r1514, %r1510;
	add.s32 	%r1520, %r1519, %r1517;
	mul.lo.s32 	%r1521, %r1520, 30;
	sub.s32 	%r1523, %r949, %r1511;
	mov.u32 	%r1524, 0;
	max.s32 	%r1525, %r1524, %r1523;
	min.s32 	%r1526, %r949, %r1516;
	mad.lo.s32 	%r1527, %r1518, 360, %r1521;
	add.s32 	%r1528, %r1527, %r1525;
	add.s32 	%r1529, %r1528, %r1526;
	add.s32 	%r2238, %r1529, -30;
	bra.uni 	BB33_507;

BB33_505:
	sub.s32 	%r2238, %r1513, %r1509;

BB33_507:
	cvt.rn.f64.s32	%fd1556, %r2238;
	div.rn.f64 	%fd497, %fd1556, 0d4076800000000000;
	setp.eq.s32	%p581, %r542, 0;
	@%p581 bra 	BB33_527;
	bra.uni 	BB33_508;

BB33_527:
	fma.rn.f64 	%fd2247, %fd800, %fd497, 0d3FF0000000000000;
	bra.uni 	BB33_528;

BB33_508:
	setp.eq.s32	%p582, %r542, 1;
	@%p582 bra 	BB33_513;
	bra.uni 	BB33_509;

BB33_513:
	mul.f64 	%fd502, %fd801, %fd497;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r333}, %fd502;
	}
	bfe.u32 	%r1542, %r333, 20, 11;
	add.s32 	%r1543, %r1542, -1012;
	mov.b64 	 %rd96, %fd502;
	shl.b64 	%rd33, %rd96, %r1543;
	setp.eq.s64	%p587, %rd33, -9223372036854775808;
	abs.f64 	%fd503, %fd184;
	// Callseq Start 69
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd503;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd502;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2246, [retval0+0];
	
	//{
	}// Callseq End 69
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r334}, %fd184;
	}
	setp.lt.s32	%p588, %r334, 0;
	and.pred  	%p18, %p588, %p587;
	@!%p18 bra 	BB33_515;
	bra.uni 	BB33_514;

BB33_514:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1544}, %fd2246;
	}
	xor.b32  	%r1545, %r1544, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1546, %temp}, %fd2246;
	}
	mov.b64 	%fd2246, {%r1546, %r1545};

BB33_515:
	mov.f64 	%fd2245, %fd2246;
	setp.eq.f64	%p589, %fd184, 0d0000000000000000;
	@%p589 bra 	BB33_518;
	bra.uni 	BB33_516;

BB33_518:
	selp.b32	%r1547, %r334, 0, %p587;
	or.b32  	%r1548, %r1547, 2146435072;
	setp.lt.s32	%p593, %r333, 0;
	selp.b32	%r1549, %r1548, %r1547, %p593;
	mov.u32 	%r1550, 0;
	mov.b64 	%fd2245, {%r1550, %r1549};
	bra.uni 	BB33_519;

BB33_509:
	mov.f64 	%fd2247, 0d0000000000000000;
	setp.ne.s32	%p583, %r542, 2;
	@%p583 bra 	BB33_528;

	mul.f64 	%fd498, %fd800, %fd497;
	mov.f64 	%fd1558, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1559, %fd498, %fd1558;
	mov.f64 	%fd1560, 0d4338000000000000;
	add.rn.f64 	%fd1561, %fd1559, %fd1560;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r330, %temp}, %fd1561;
	}
	mov.f64 	%fd1562, 0dC338000000000000;
	add.rn.f64 	%fd1563, %fd1561, %fd1562;
	mov.f64 	%fd1564, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1565, %fd1563, %fd1564, %fd498;
	mov.f64 	%fd1566, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1567, %fd1563, %fd1566, %fd1565;
	mov.f64 	%fd1568, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1569, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1570, %fd1569, %fd1567, %fd1568;
	mov.f64 	%fd1571, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1572, %fd1570, %fd1567, %fd1571;
	mov.f64 	%fd1573, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1574, %fd1572, %fd1567, %fd1573;
	mov.f64 	%fd1575, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1576, %fd1574, %fd1567, %fd1575;
	mov.f64 	%fd1577, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1578, %fd1576, %fd1567, %fd1577;
	mov.f64 	%fd1579, 0d3F81111111122322;
	fma.rn.f64 	%fd1580, %fd1578, %fd1567, %fd1579;
	mov.f64 	%fd1581, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1582, %fd1580, %fd1567, %fd1581;
	mov.f64 	%fd1583, 0d3FC5555555555511;
	fma.rn.f64 	%fd1584, %fd1582, %fd1567, %fd1583;
	mov.f64 	%fd1585, 0d3FE000000000000B;
	fma.rn.f64 	%fd1586, %fd1584, %fd1567, %fd1585;
	mov.f64 	%fd1587, 0d3FF0000000000000;
	fma.rn.f64 	%fd1588, %fd1586, %fd1567, %fd1587;
	fma.rn.f64 	%fd1589, %fd1588, %fd1567, %fd1587;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r331, %temp}, %fd1589;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r332}, %fd1589;
	}
	shl.b32 	%r1530, %r330, 20;
	add.s32 	%r1531, %r332, %r1530;
	mov.b64 	%fd2247, {%r331, %r1531};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1532}, %fd498;
	}
	mov.b32 	 %f47, %r1532;
	abs.f32 	%f18, %f47;
	setp.lt.f32	%p584, %f18, 0f4086232B;
	@%p584 bra 	BB33_528;

	setp.lt.f64	%p585, %fd498, 0d0000000000000000;
	add.f64 	%fd1590, %fd498, 0d7FF0000000000000;
	selp.f64	%fd2247, 0d0000000000000000, %fd1590, %p585;
	setp.geu.f32	%p586, %f18, 0f40874800;
	@%p586 bra 	BB33_528;

	shr.u32 	%r1533, %r330, 31;
	add.s32 	%r1534, %r330, %r1533;
	shr.s32 	%r1535, %r1534, 1;
	shl.b32 	%r1536, %r1535, 20;
	add.s32 	%r1537, %r1536, %r332;
	mov.b64 	%fd1591, {%r331, %r1537};
	sub.s32 	%r1538, %r330, %r1535;
	shl.b32 	%r1539, %r1538, 20;
	add.s32 	%r1540, %r1539, 1072693248;
	mov.u32 	%r1541, 0;
	mov.b64 	%fd1592, {%r1541, %r1540};
	mul.f64 	%fd2247, %fd1591, %fd1592;
	bra.uni 	BB33_528;

BB33_516:
	setp.gt.s32	%p590, %r334, -1;
	@%p590 bra 	BB33_519;

	cvt.rzi.f64.f64	%fd1593, %fd502;
	setp.neu.f64	%p591, %fd1593, %fd502;
	selp.f64	%fd2245, 0dFFF8000000000000, %fd2245, %p591;

BB33_519:
	mov.f64 	%fd509, %fd2245;
	add.f64 	%fd510, %fd502, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1551}, %fd510;
	}
	and.b32  	%r1552, %r1551, 2146435072;
	setp.ne.s32	%p594, %r1552, 2146435072;
	mov.f64 	%fd2244, %fd509;
	@%p594 bra 	BB33_526;

	setp.gtu.f64	%p595, %fd503, 0d7FF0000000000000;
	mov.f64 	%fd2244, %fd510;
	@%p595 bra 	BB33_526;

	abs.f64 	%fd511, %fd502;
	setp.gtu.f64	%p596, %fd511, 0d7FF0000000000000;
	mov.f64 	%fd2243, %fd510;
	mov.f64 	%fd2244, %fd2243;
	@%p596 bra 	BB33_526;

	setp.eq.f64	%p597, %fd511, 0d7FF0000000000000;
	@%p597 bra 	BB33_525;
	bra.uni 	BB33_523;

BB33_525:
	setp.eq.f64	%p599, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p600, %fd503, 0d3FF0000000000000;
	selp.b32	%r1559, 2146435072, 0, %p600;
	xor.b32  	%r1560, %r1559, 2146435072;
	setp.lt.s32	%p601, %r333, 0;
	selp.b32	%r1561, %r1560, %r1559, %p601;
	selp.b32	%r1562, 1072693248, %r1561, %p599;
	mov.u32 	%r1563, 0;
	mov.b64 	%fd2244, {%r1563, %r1562};
	bra.uni 	BB33_526;

BB33_523:
	setp.neu.f64	%p598, %fd503, 0d7FF0000000000000;
	mov.f64 	%fd2244, %fd509;
	@%p598 bra 	BB33_526;

	shr.s32 	%r1553, %r333, 31;
	and.b32  	%r1554, %r1553, -2146435072;
	add.s32 	%r1555, %r1554, 2146435072;
	or.b32  	%r1556, %r1555, -2147483648;
	selp.b32	%r1557, %r1556, %r1555, %p18;
	mov.u32 	%r1558, 0;
	mov.b64 	%fd2244, {%r1558, %r1557};

BB33_526:
	setp.eq.f64	%p602, %fd502, 0d0000000000000000;
	setp.eq.f64	%p603, %fd184, 0d3FF0000000000000;
	or.pred  	%p604, %p603, %p602;
	selp.f64	%fd2247, 0d3FF0000000000000, %fd2244, %p604;

BB33_528:
	add.f64 	%fd1594, %fd2247, 0dBFF0000000000000;
	mul.f64 	%fd2248, %fd1594, 0d4059000000000000;

BB33_529:
	and.b16  	%rs30, %rs45, 255;
	setp.eq.s16	%p605, %rs30, 0;
	@%p605 bra 	BB33_554;
	bra.uni 	BB33_530;

BB33_554:
	setp.eq.s32	%p634, %r534, 0;
	@%p634 bra 	BB33_556;
	bra.uni 	BB33_555;

BB33_556:
	setp.lt.s32	%p635, %r311, 30;
	setp.eq.s32	%p636, %r1507, 31;
	and.pred  	%p637, %p636, %p635;
	selp.b32	%r1611, 1, %r1507, %p637;
	selp.u32	%r1612, 1, 0, %p637;
	sub.s32 	%r1613, %r1504, %r312;
	sub.s32 	%r1614, %r1506, %r310;
	add.s32 	%r1615, %r1614, %r1612;
	mul.lo.s32 	%r1616, %r1615, 30;
	sub.s32 	%r1618, %r949, %r311;
	mov.u32 	%r1619, 0;
	max.s32 	%r1620, %r1619, %r1618;
	min.s32 	%r1621, %r949, %r1611;
	mad.lo.s32 	%r1622, %r1613, 360, %r1616;
	add.s32 	%r1623, %r1622, %r1620;
	add.s32 	%r1624, %r1623, %r1621;
	add.s32 	%r2240, %r1624, -30;
	bra.uni 	BB33_557;

BB33_530:
	setp.eq.s32	%p606, %r534, 0;
	@%p606 bra 	BB33_532;
	bra.uni 	BB33_531;

BB33_532:
	setp.lt.s32	%p607, %r537, 30;
	setp.eq.s32	%p608, %r1507, 31;
	and.pred  	%p609, %p608, %p607;
	selp.b32	%r1564, 1, %r1507, %p609;
	selp.u32	%r1565, 1, 0, %p609;
	sub.s32 	%r1566, %r1504, %r538;
	sub.s32 	%r1567, %r1506, %r536;
	add.s32 	%r1568, %r1567, %r1565;
	mul.lo.s32 	%r1569, %r1568, 30;
	min.s32 	%r1571, %r949, %r1564;
	mad.lo.s32 	%r1572, %r1566, 360, %r1569;
	mov.u32 	%r1573, 0;
	max.s32 	%r1574, %r1573, %r127;
	add.s32 	%r1575, %r1572, %r1574;
	add.s32 	%r1576, %r1575, %r1571;
	add.s32 	%r2239, %r1576, -30;
	bra.uni 	BB33_533;

BB33_555:
	sub.s32 	%r2240, %r1505, %r313;

BB33_557:
	cvt.rn.f64.s32	%fd1633, %r2240;
	div.rn.f64 	%fd540, %fd1633, 0d4076800000000000;
	setp.eq.s32	%p638, %r535, 0;
	@%p638 bra 	BB33_577;
	bra.uni 	BB33_558;

BB33_577:
	fma.rn.f64 	%fd2263, %fd2369, %fd540, 0d3FF0000000000000;
	bra.uni 	BB33_578;

BB33_531:
	sub.s32 	%r2239, %r1505, %r1;

BB33_533:
	cvt.rn.f64.s32	%fd1595, %r2239;
	div.rn.f64 	%fd520, %fd1595, 0d4076800000000000;
	setp.eq.s32	%p610, %r535, 0;
	@%p610 bra 	BB33_553;
	bra.uni 	BB33_534;

BB33_553:
	fma.rn.f64 	%fd2263, %fd2369, %fd520, 0d3FF0000000000000;
	bra.uni 	BB33_578;

BB33_558:
	setp.eq.s32	%p639, %r535, 1;
	@%p639 bra 	BB33_563;
	bra.uni 	BB33_559;

BB33_563:
	mul.f64 	%fd545, %fd540, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r350}, %fd545;
	}
	bfe.u32 	%r1637, %r350, 20, 11;
	add.s32 	%r1638, %r1637, -1012;
	mov.b64 	 %rd98, %fd545;
	shl.b64 	%rd35, %rd98, %r1638;
	setp.eq.s64	%p644, %rd35, -9223372036854775808;
	abs.f64 	%fd546, %fd493;
	// Callseq Start 71
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd546;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd545;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2262, [retval0+0];
	
	//{
	}// Callseq End 71
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r351}, %fd493;
	}
	setp.lt.s32	%p645, %r351, 0;
	and.pred  	%p20, %p645, %p644;
	@!%p20 bra 	BB33_565;
	bra.uni 	BB33_564;

BB33_564:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1639}, %fd2262;
	}
	xor.b32  	%r1640, %r1639, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1641, %temp}, %fd2262;
	}
	mov.b64 	%fd2262, {%r1641, %r1640};

BB33_565:
	mov.f64 	%fd2261, %fd2262;
	setp.eq.f64	%p646, %fd493, 0d0000000000000000;
	@%p646 bra 	BB33_568;
	bra.uni 	BB33_566;

BB33_568:
	selp.b32	%r1642, %r351, 0, %p644;
	or.b32  	%r1643, %r1642, 2146435072;
	setp.lt.s32	%p650, %r350, 0;
	selp.b32	%r1644, %r1643, %r1642, %p650;
	mov.u32 	%r1645, 0;
	mov.b64 	%fd2261, {%r1645, %r1644};
	bra.uni 	BB33_569;

BB33_534:
	setp.eq.s32	%p611, %r535, 1;
	@%p611 bra 	BB33_539;
	bra.uni 	BB33_535;

BB33_539:
	mul.f64 	%fd525, %fd520, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r342}, %fd525;
	}
	bfe.u32 	%r1589, %r342, 20, 11;
	add.s32 	%r1590, %r1589, -1012;
	mov.b64 	 %rd97, %fd525;
	shl.b64 	%rd34, %rd97, %r1590;
	setp.eq.s64	%p616, %rd34, -9223372036854775808;
	abs.f64 	%fd526, %fd493;
	// Callseq Start 70
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd526;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd525;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2255, [retval0+0];
	
	//{
	}// Callseq End 70
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r343}, %fd493;
	}
	setp.lt.s32	%p617, %r343, 0;
	and.pred  	%p19, %p617, %p616;
	@!%p19 bra 	BB33_541;
	bra.uni 	BB33_540;

BB33_540:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1591}, %fd2255;
	}
	xor.b32  	%r1592, %r1591, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1593, %temp}, %fd2255;
	}
	mov.b64 	%fd2255, {%r1593, %r1592};

BB33_541:
	mov.f64 	%fd2254, %fd2255;
	setp.eq.f64	%p618, %fd493, 0d0000000000000000;
	@%p618 bra 	BB33_544;
	bra.uni 	BB33_542;

BB33_544:
	selp.b32	%r1594, %r343, 0, %p616;
	or.b32  	%r1595, %r1594, 2146435072;
	setp.lt.s32	%p622, %r342, 0;
	selp.b32	%r1596, %r1595, %r1594, %p622;
	mov.u32 	%r1597, 0;
	mov.b64 	%fd2254, {%r1597, %r1596};
	bra.uni 	BB33_545;

BB33_559:
	mov.f64 	%fd2263, 0d0000000000000000;
	setp.ne.s32	%p640, %r535, 2;
	@%p640 bra 	BB33_578;

	mul.f64 	%fd541, %fd2369, %fd540;
	mov.f64 	%fd1635, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1636, %fd541, %fd1635;
	mov.f64 	%fd1637, 0d4338000000000000;
	add.rn.f64 	%fd1638, %fd1636, %fd1637;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r347, %temp}, %fd1638;
	}
	mov.f64 	%fd1639, 0dC338000000000000;
	add.rn.f64 	%fd1640, %fd1638, %fd1639;
	mov.f64 	%fd1641, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1642, %fd1640, %fd1641, %fd541;
	mov.f64 	%fd1643, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1644, %fd1640, %fd1643, %fd1642;
	mov.f64 	%fd1645, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1646, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1647, %fd1646, %fd1644, %fd1645;
	mov.f64 	%fd1648, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1649, %fd1647, %fd1644, %fd1648;
	mov.f64 	%fd1650, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1651, %fd1649, %fd1644, %fd1650;
	mov.f64 	%fd1652, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1653, %fd1651, %fd1644, %fd1652;
	mov.f64 	%fd1654, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1655, %fd1653, %fd1644, %fd1654;
	mov.f64 	%fd1656, 0d3F81111111122322;
	fma.rn.f64 	%fd1657, %fd1655, %fd1644, %fd1656;
	mov.f64 	%fd1658, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1659, %fd1657, %fd1644, %fd1658;
	mov.f64 	%fd1660, 0d3FC5555555555511;
	fma.rn.f64 	%fd1661, %fd1659, %fd1644, %fd1660;
	mov.f64 	%fd1662, 0d3FE000000000000B;
	fma.rn.f64 	%fd1663, %fd1661, %fd1644, %fd1662;
	mov.f64 	%fd1664, 0d3FF0000000000000;
	fma.rn.f64 	%fd1665, %fd1663, %fd1644, %fd1664;
	fma.rn.f64 	%fd1666, %fd1665, %fd1644, %fd1664;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r348, %temp}, %fd1666;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r349}, %fd1666;
	}
	shl.b32 	%r1625, %r347, 20;
	add.s32 	%r1626, %r349, %r1625;
	mov.b64 	%fd2263, {%r348, %r1626};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1627}, %fd541;
	}
	mov.b32 	 %f49, %r1627;
	abs.f32 	%f20, %f49;
	setp.lt.f32	%p641, %f20, 0f4086232B;
	@%p641 bra 	BB33_578;

	setp.lt.f64	%p642, %fd541, 0d0000000000000000;
	add.f64 	%fd1667, %fd541, 0d7FF0000000000000;
	selp.f64	%fd2263, 0d0000000000000000, %fd1667, %p642;
	setp.geu.f32	%p643, %f20, 0f40874800;
	@%p643 bra 	BB33_578;

	shr.u32 	%r1628, %r347, 31;
	add.s32 	%r1629, %r347, %r1628;
	shr.s32 	%r1630, %r1629, 1;
	shl.b32 	%r1631, %r1630, 20;
	add.s32 	%r1632, %r1631, %r349;
	mov.b64 	%fd1668, {%r348, %r1632};
	sub.s32 	%r1633, %r347, %r1630;
	shl.b32 	%r1634, %r1633, 20;
	add.s32 	%r1635, %r1634, 1072693248;
	mov.u32 	%r1636, 0;
	mov.b64 	%fd1669, {%r1636, %r1635};
	mul.f64 	%fd2263, %fd1668, %fd1669;
	bra.uni 	BB33_578;

BB33_535:
	mov.f64 	%fd2263, 0d0000000000000000;
	setp.ne.s32	%p612, %r535, 2;
	@%p612 bra 	BB33_578;

	mul.f64 	%fd521, %fd2369, %fd520;
	mov.f64 	%fd1597, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1598, %fd521, %fd1597;
	mov.f64 	%fd1599, 0d4338000000000000;
	add.rn.f64 	%fd1600, %fd1598, %fd1599;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r339, %temp}, %fd1600;
	}
	mov.f64 	%fd1601, 0dC338000000000000;
	add.rn.f64 	%fd1602, %fd1600, %fd1601;
	mov.f64 	%fd1603, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1604, %fd1602, %fd1603, %fd521;
	mov.f64 	%fd1605, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1606, %fd1602, %fd1605, %fd1604;
	mov.f64 	%fd1607, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1608, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1609, %fd1608, %fd1606, %fd1607;
	mov.f64 	%fd1610, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1611, %fd1609, %fd1606, %fd1610;
	mov.f64 	%fd1612, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1613, %fd1611, %fd1606, %fd1612;
	mov.f64 	%fd1614, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1615, %fd1613, %fd1606, %fd1614;
	mov.f64 	%fd1616, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1617, %fd1615, %fd1606, %fd1616;
	mov.f64 	%fd1618, 0d3F81111111122322;
	fma.rn.f64 	%fd1619, %fd1617, %fd1606, %fd1618;
	mov.f64 	%fd1620, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1621, %fd1619, %fd1606, %fd1620;
	mov.f64 	%fd1622, 0d3FC5555555555511;
	fma.rn.f64 	%fd1623, %fd1621, %fd1606, %fd1622;
	mov.f64 	%fd1624, 0d3FE000000000000B;
	fma.rn.f64 	%fd1625, %fd1623, %fd1606, %fd1624;
	mov.f64 	%fd1626, 0d3FF0000000000000;
	fma.rn.f64 	%fd1627, %fd1625, %fd1606, %fd1626;
	fma.rn.f64 	%fd1628, %fd1627, %fd1606, %fd1626;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r340, %temp}, %fd1628;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r341}, %fd1628;
	}
	shl.b32 	%r1577, %r339, 20;
	add.s32 	%r1578, %r341, %r1577;
	mov.b64 	%fd2263, {%r340, %r1578};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1579}, %fd521;
	}
	mov.b32 	 %f48, %r1579;
	abs.f32 	%f19, %f48;
	setp.lt.f32	%p613, %f19, 0f4086232B;
	@%p613 bra 	BB33_578;

	setp.lt.f64	%p614, %fd521, 0d0000000000000000;
	add.f64 	%fd1629, %fd521, 0d7FF0000000000000;
	selp.f64	%fd2263, 0d0000000000000000, %fd1629, %p614;
	setp.geu.f32	%p615, %f19, 0f40874800;
	@%p615 bra 	BB33_578;

	shr.u32 	%r1580, %r339, 31;
	add.s32 	%r1581, %r339, %r1580;
	shr.s32 	%r1582, %r1581, 1;
	shl.b32 	%r1583, %r1582, 20;
	add.s32 	%r1584, %r1583, %r341;
	mov.b64 	%fd1630, {%r340, %r1584};
	sub.s32 	%r1585, %r339, %r1582;
	shl.b32 	%r1586, %r1585, 20;
	add.s32 	%r1587, %r1586, 1072693248;
	mov.u32 	%r1588, 0;
	mov.b64 	%fd1631, {%r1588, %r1587};
	mul.f64 	%fd2263, %fd1630, %fd1631;
	bra.uni 	BB33_578;

BB33_566:
	setp.gt.s32	%p647, %r351, -1;
	@%p647 bra 	BB33_569;

	cvt.rzi.f64.f64	%fd1670, %fd545;
	setp.neu.f64	%p648, %fd1670, %fd545;
	selp.f64	%fd2261, 0dFFF8000000000000, %fd2261, %p648;

BB33_569:
	mov.f64 	%fd552, %fd2261;
	add.f64 	%fd553, %fd545, %fd493;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1646}, %fd553;
	}
	and.b32  	%r1647, %r1646, 2146435072;
	setp.ne.s32	%p651, %r1647, 2146435072;
	mov.f64 	%fd2260, %fd552;
	@%p651 bra 	BB33_576;

	setp.gtu.f64	%p652, %fd546, 0d7FF0000000000000;
	mov.f64 	%fd2260, %fd553;
	@%p652 bra 	BB33_576;

	abs.f64 	%fd554, %fd545;
	setp.gtu.f64	%p653, %fd554, 0d7FF0000000000000;
	mov.f64 	%fd2259, %fd553;
	mov.f64 	%fd2260, %fd2259;
	@%p653 bra 	BB33_576;

	setp.eq.f64	%p654, %fd554, 0d7FF0000000000000;
	@%p654 bra 	BB33_575;
	bra.uni 	BB33_573;

BB33_575:
	setp.eq.f64	%p656, %fd493, 0dBFF0000000000000;
	setp.gt.f64	%p657, %fd546, 0d3FF0000000000000;
	selp.b32	%r1654, 2146435072, 0, %p657;
	xor.b32  	%r1655, %r1654, 2146435072;
	setp.lt.s32	%p658, %r350, 0;
	selp.b32	%r1656, %r1655, %r1654, %p658;
	selp.b32	%r1657, 1072693248, %r1656, %p656;
	mov.u32 	%r1658, 0;
	mov.b64 	%fd2260, {%r1658, %r1657};
	bra.uni 	BB33_576;

BB33_542:
	setp.gt.s32	%p619, %r343, -1;
	@%p619 bra 	BB33_545;

	cvt.rzi.f64.f64	%fd1632, %fd525;
	setp.neu.f64	%p620, %fd1632, %fd525;
	selp.f64	%fd2254, 0dFFF8000000000000, %fd2254, %p620;

BB33_545:
	mov.f64 	%fd532, %fd2254;
	add.f64 	%fd533, %fd525, %fd493;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1598}, %fd533;
	}
	and.b32  	%r1599, %r1598, 2146435072;
	setp.ne.s32	%p623, %r1599, 2146435072;
	mov.f64 	%fd2253, %fd532;
	@%p623 bra 	BB33_552;

	setp.gtu.f64	%p624, %fd526, 0d7FF0000000000000;
	mov.f64 	%fd2253, %fd533;
	@%p624 bra 	BB33_552;

	abs.f64 	%fd534, %fd525;
	setp.gtu.f64	%p625, %fd534, 0d7FF0000000000000;
	mov.f64 	%fd2252, %fd533;
	mov.f64 	%fd2253, %fd2252;
	@%p625 bra 	BB33_552;

	setp.eq.f64	%p626, %fd534, 0d7FF0000000000000;
	@%p626 bra 	BB33_551;
	bra.uni 	BB33_549;

BB33_551:
	setp.eq.f64	%p628, %fd493, 0dBFF0000000000000;
	setp.gt.f64	%p629, %fd526, 0d3FF0000000000000;
	selp.b32	%r1606, 2146435072, 0, %p629;
	xor.b32  	%r1607, %r1606, 2146435072;
	setp.lt.s32	%p630, %r342, 0;
	selp.b32	%r1608, %r1607, %r1606, %p630;
	selp.b32	%r1609, 1072693248, %r1608, %p628;
	mov.u32 	%r1610, 0;
	mov.b64 	%fd2253, {%r1610, %r1609};
	bra.uni 	BB33_552;

BB33_573:
	setp.neu.f64	%p655, %fd546, 0d7FF0000000000000;
	mov.f64 	%fd2260, %fd552;
	@%p655 bra 	BB33_576;

	shr.s32 	%r1648, %r350, 31;
	and.b32  	%r1649, %r1648, -2146435072;
	add.s32 	%r1650, %r1649, 2146435072;
	or.b32  	%r1651, %r1650, -2147483648;
	selp.b32	%r1652, %r1651, %r1650, %p20;
	mov.u32 	%r1653, 0;
	mov.b64 	%fd2260, {%r1653, %r1652};

BB33_576:
	setp.eq.f64	%p659, %fd545, 0d0000000000000000;
	setp.eq.f64	%p660, %fd493, 0d3FF0000000000000;
	or.pred  	%p661, %p660, %p659;
	selp.f64	%fd2263, 0d3FF0000000000000, %fd2260, %p661;
	bra.uni 	BB33_578;

BB33_549:
	setp.neu.f64	%p627, %fd526, 0d7FF0000000000000;
	mov.f64 	%fd2253, %fd532;
	@%p627 bra 	BB33_552;

	shr.s32 	%r1600, %r342, 31;
	and.b32  	%r1601, %r1600, -2146435072;
	add.s32 	%r1602, %r1601, 2146435072;
	or.b32  	%r1603, %r1602, -2147483648;
	selp.b32	%r1604, %r1603, %r1602, %p19;
	mov.u32 	%r1605, 0;
	mov.b64 	%fd2253, {%r1605, %r1604};

BB33_552:
	setp.eq.f64	%p631, %fd525, 0d0000000000000000;
	setp.eq.f64	%p632, %fd493, 0d3FF0000000000000;
	or.pred  	%p633, %p632, %p631;
	selp.f64	%fd2263, 0d3FF0000000000000, %fd2253, %p633;

BB33_578:
	rcp.rn.f64 	%fd1671, %fd2263;
	mul.f64 	%fd2239, %fd2239, %fd1671;
	fma.rn.f64 	%fd2264, %fd2248, %fd2239, %fd2264;
	mov.u16 	%rs45, 0;
	mov.u32 	%r2255, %r315;
	mov.u32 	%r2271, %r316;
	mov.u32 	%r2287, %r317;
	mov.u32 	%r2303, %r318;

BB33_579:
	mov.u32 	%r2302, %r2303;
	mov.u32 	%r2286, %r2287;
	mov.u32 	%r2270, %r2271;
	mov.u32 	%r2254, %r2255;
	add.s32 	%r2237, %r2237, 1;
	setp.lt.s32	%p662, %r2237, %r546;
	mov.u32 	%r2252, %r2254;
	mov.u32 	%r2268, %r2270;
	mov.u32 	%r2284, %r2286;
	mov.u32 	%r2300, %r2302;
	@%p662 bra 	BB33_502;

BB33_580:
	mov.u32 	%r2301, %r2300;
	mov.u32 	%r2285, %r2284;
	mov.u32 	%r2269, %r2268;
	mov.u32 	%r2253, %r2252;
	sub.f64 	%fd2103, %fd31, %fd2264;
	mov.u32 	%r2166, -1;

BB33_743:

BB33_826:
	mov.f64 	%fd2370, %fd2371;
	mov.f64 	%fd2368, %fd2369;
	mov.u32 	%r2508, %r2505;
	mov.u32 	%r2492, %r2489;
	mov.u32 	%r2476, %r2473;
	mov.u32 	%r2460, %r2457;
	mov.u32 	%r2440, %r2437;
	mov.u32 	%r2424, %r2421;
	mov.u32 	%r2408, %r2405;
	mov.u32 	%r2392, %r2389;
	mov.u32 	%r2372, %r2369;
	mov.u32 	%r2356, %r2353;
	mov.u32 	%r2340, %r2337;
	mov.u32 	%r2324, %r2321;
	mov.u32 	%r2304, %r2301;
	mov.u32 	%r2288, %r2285;
	mov.u32 	%r2272, %r2269;
	mov.u32 	%r2256, %r2253;
	add.s32 	%r2516, %r2514, 1;
	setp.lt.s32	%p930, %r2514, %r540;
	mov.f64 	%fd2362, %fd974;
	@%p930 bra 	BB33_199;
	bra.uni 	BB33_827;

BB33_200:
	mul.f64 	%fd1103, %fd189, 0d3C88361B40000000;
	setp.gtu.f64	%p248, %fd189, %fd1103;
	@%p248 bra 	BB33_202;

	mov.f64 	%fd1104, 0d0000000000000000;
	abs.f64 	%fd1105, %fd1104;
	mul.f64 	%fd1106, %fd1105, 0d3C88361B40000000;
	setp.le.f64	%p249, %fd189, %fd1106;
	mov.f64 	%fd2362, %fd2371;
	@%p249 bra 	BB33_827;

BB33_202:
	abs.f64 	%fd190, %fd2103;
	mul.f64 	%fd1107, %fd190, 0d3C88361B40000000;
	setp.gtu.f64	%p250, %fd190, %fd1107;
	@%p250 bra 	BB33_204;

	mov.f64 	%fd1108, 0d0000000000000000;
	abs.f64 	%fd1109, %fd1108;
	mul.f64 	%fd1110, %fd1109, 0d3C88361B40000000;
	setp.le.f64	%p251, %fd190, %fd1110;
	mov.f64 	%fd2362, %fd2369;
	@%p251 bra 	BB33_827;

BB33_204:
	add.f64 	%fd1112, %fd2371, %fd2369;
	mul.f64 	%fd2362, %fd1112, 0d3FE0000000000000;
	setp.lt.f64	%p252, %fd2104, 0d0000000000000000;
	selp.f64	%fd2151, %fd2369, %fd2371, %p252;
	selp.f64	%fd2150, %fd2371, %fd2369, %p252;
	sub.f64 	%fd2155, %fd2369, %fd2371;
	mov.f64 	%fd1111, 0d0000000000000000;
	mov.f64 	%fd2184, %fd1111;
	@%p30 bra 	BB33_284;

	div.rn.f64 	%fd1115, %fd2362, %fd798;
	add.f64 	%fd195, %fd1115, 0d3FF0000000000000;
	mov.f64 	%fd2185, 0d0000000000000000;
	mov.f64 	%fd2105, 0d3FF0000000000000;
	mov.u16 	%rs43, 1;
	mov.u32 	%r2167, 0;

BB33_206:
	mov.f64 	%fd2169, %fd2185;
	mov.f64 	%fd2186, %fd2169;
	mov.u32 	%r2180, %r2182;
	mov.u32 	%r150, %r2180;
	mov.u32 	%r2176, %r2178;
	mov.u32 	%r149, %r2176;
	mov.u32 	%r2172, %r2174;
	mov.u32 	%r148, %r2172;
	mov.u32 	%r2168, %r2170;
	mov.u32 	%r147, %r2168;
	mul.wide.s32 	%rd76, %r2167, 56;
	add.s64 	%rd77, %rd1, %rd76;
	add.s64 	%rd14, %rd77, 12;
	ld.u32 	%r963, [%rd77+12];
	setp.gt.s32	%p254, %r1, %r963;
	mov.u32 	%r2171, %r147;
	mov.u32 	%r2175, %r148;
	mov.u32 	%r2179, %r149;
	mov.u32 	%r2183, %r150;
	@%p254 bra 	BB33_283;

	ld.v2.u32 	{%r964, %r965}, [%rd14+-4];
	mov.u32 	%r154, %r965;
	mov.u32 	%r153, %r964;
	ld.v2.u32 	{%r966, %r967}, [%rd14+-12];
	mov.u32 	%r152, %r967;
	mov.u32 	%r151, %r966;
	ld.f64 	%fd2114, [%rd14+36];
	setp.neu.f64	%p255, %fd2114, 0dBFF0000000000000;
	@%p255 bra 	BB33_233;

	setp.eq.s32	%p256, %r545, 0;
	ld.v2.u32 	{%r968, %r969}, [%rd14+12];
	ld.v2.u32 	{%r970, %r971}, [%rd14+4];
	ld.v2.u32 	{%r972, %r973}, [%rd14+28];
	ld.v2.u32 	{%r974, %r975}, [%rd14+20];
	@%p256 bra 	BB33_210;
	bra.uni 	BB33_209;

BB33_210:
	setp.lt.s32	%p257, %r971, 30;
	setp.eq.s32	%p258, %r975, 31;
	and.pred  	%p259, %p258, %p257;
	selp.b32	%r976, 1, %r975, %p259;
	selp.u32	%r977, 1, 0, %p259;
	sub.s32 	%r978, %r972, %r968;
	sub.s32 	%r979, %r974, %r970;
	add.s32 	%r980, %r979, %r977;
	mul.lo.s32 	%r981, %r980, 30;
	sub.s32 	%r983, %r949, %r971;
	mov.u32 	%r984, 0;
	max.s32 	%r985, %r984, %r983;
	min.s32 	%r986, %r949, %r976;
	mad.lo.s32 	%r987, %r978, 360, %r981;
	add.s32 	%r988, %r987, %r985;
	add.s32 	%r989, %r988, %r986;
	add.s32 	%r2184, %r989, -30;
	bra.uni 	BB33_211;

BB33_209:
	sub.s32 	%r2184, %r973, %r969;

BB33_211:
	cvt.rn.f64.s32	%fd1116, %r2184;
	div.rn.f64 	%fd199, %fd1116, 0d4076800000000000;
	setp.eq.s32	%p260, %r542, 0;
	@%p260 bra 	BB33_231;
	bra.uni 	BB33_212;

BB33_231:
	fma.rn.f64 	%fd2113, %fd800, %fd199, 0d3FF0000000000000;
	bra.uni 	BB33_232;

BB33_212:
	setp.eq.s32	%p261, %r542, 1;
	@%p261 bra 	BB33_217;
	bra.uni 	BB33_213;

BB33_217:
	mul.f64 	%fd204, %fd801, %fd199;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r169}, %fd204;
	}
	bfe.u32 	%r1002, %r169, 20, 11;
	add.s32 	%r1003, %r1002, -1012;
	mov.b64 	 %rd78, %fd204;
	shl.b64 	%rd15, %rd78, %r1003;
	setp.eq.s64	%p266, %rd15, -9223372036854775808;
	abs.f64 	%fd205, %fd184;
	// Callseq Start 59
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd205;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd204;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2112, [retval0+0];
	
	//{
	}// Callseq End 59
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r170}, %fd184;
	}
	setp.lt.s32	%p267, %r170, 0;
	and.pred  	%p8, %p267, %p266;
	@!%p8 bra 	BB33_219;
	bra.uni 	BB33_218;

BB33_218:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1004}, %fd2112;
	}
	xor.b32  	%r1005, %r1004, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1006, %temp}, %fd2112;
	}
	mov.b64 	%fd2112, {%r1006, %r1005};

BB33_219:
	mov.f64 	%fd2111, %fd2112;
	setp.eq.f64	%p268, %fd184, 0d0000000000000000;
	@%p268 bra 	BB33_222;
	bra.uni 	BB33_220;

BB33_222:
	selp.b32	%r1007, %r170, 0, %p266;
	or.b32  	%r1008, %r1007, 2146435072;
	setp.lt.s32	%p272, %r169, 0;
	selp.b32	%r1009, %r1008, %r1007, %p272;
	mov.u32 	%r1010, 0;
	mov.b64 	%fd2111, {%r1010, %r1009};
	bra.uni 	BB33_223;

BB33_213:
	mov.f64 	%fd2113, 0d0000000000000000;
	setp.ne.s32	%p262, %r542, 2;
	@%p262 bra 	BB33_232;

	mul.f64 	%fd200, %fd800, %fd199;
	mov.f64 	%fd1118, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1119, %fd200, %fd1118;
	mov.f64 	%fd1120, 0d4338000000000000;
	add.rn.f64 	%fd1121, %fd1119, %fd1120;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r166, %temp}, %fd1121;
	}
	mov.f64 	%fd1122, 0dC338000000000000;
	add.rn.f64 	%fd1123, %fd1121, %fd1122;
	mov.f64 	%fd1124, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1125, %fd1123, %fd1124, %fd200;
	mov.f64 	%fd1126, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1127, %fd1123, %fd1126, %fd1125;
	mov.f64 	%fd1128, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1129, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1130, %fd1129, %fd1127, %fd1128;
	mov.f64 	%fd1131, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1132, %fd1130, %fd1127, %fd1131;
	mov.f64 	%fd1133, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1134, %fd1132, %fd1127, %fd1133;
	mov.f64 	%fd1135, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1136, %fd1134, %fd1127, %fd1135;
	mov.f64 	%fd1137, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1138, %fd1136, %fd1127, %fd1137;
	mov.f64 	%fd1139, 0d3F81111111122322;
	fma.rn.f64 	%fd1140, %fd1138, %fd1127, %fd1139;
	mov.f64 	%fd1141, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1142, %fd1140, %fd1127, %fd1141;
	mov.f64 	%fd1143, 0d3FC5555555555511;
	fma.rn.f64 	%fd1144, %fd1142, %fd1127, %fd1143;
	mov.f64 	%fd1145, 0d3FE000000000000B;
	fma.rn.f64 	%fd1146, %fd1144, %fd1127, %fd1145;
	mov.f64 	%fd1147, 0d3FF0000000000000;
	fma.rn.f64 	%fd1148, %fd1146, %fd1127, %fd1147;
	fma.rn.f64 	%fd1149, %fd1148, %fd1127, %fd1147;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r167, %temp}, %fd1149;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r168}, %fd1149;
	}
	shl.b32 	%r990, %r166, 20;
	add.s32 	%r991, %r168, %r990;
	mov.b64 	%fd2113, {%r167, %r991};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r992}, %fd200;
	}
	mov.b32 	 %f37, %r992;
	abs.f32 	%f8, %f37;
	setp.lt.f32	%p263, %f8, 0f4086232B;
	@%p263 bra 	BB33_232;

	setp.lt.f64	%p264, %fd200, 0d0000000000000000;
	add.f64 	%fd1150, %fd200, 0d7FF0000000000000;
	selp.f64	%fd2113, 0d0000000000000000, %fd1150, %p264;
	setp.geu.f32	%p265, %f8, 0f40874800;
	@%p265 bra 	BB33_232;

	shr.u32 	%r993, %r166, 31;
	add.s32 	%r994, %r166, %r993;
	shr.s32 	%r995, %r994, 1;
	shl.b32 	%r996, %r995, 20;
	add.s32 	%r997, %r996, %r168;
	mov.b64 	%fd1151, {%r167, %r997};
	sub.s32 	%r998, %r166, %r995;
	shl.b32 	%r999, %r998, 20;
	add.s32 	%r1000, %r999, 1072693248;
	mov.u32 	%r1001, 0;
	mov.b64 	%fd1152, {%r1001, %r1000};
	mul.f64 	%fd2113, %fd1151, %fd1152;
	bra.uni 	BB33_232;

BB33_220:
	setp.gt.s32	%p269, %r170, -1;
	@%p269 bra 	BB33_223;

	cvt.rzi.f64.f64	%fd1153, %fd204;
	setp.neu.f64	%p270, %fd1153, %fd204;
	selp.f64	%fd2111, 0dFFF8000000000000, %fd2111, %p270;

BB33_223:
	mov.f64 	%fd211, %fd2111;
	add.f64 	%fd212, %fd204, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1011}, %fd212;
	}
	and.b32  	%r1012, %r1011, 2146435072;
	setp.ne.s32	%p273, %r1012, 2146435072;
	mov.f64 	%fd2110, %fd211;
	@%p273 bra 	BB33_230;

	setp.gtu.f64	%p274, %fd205, 0d7FF0000000000000;
	mov.f64 	%fd2110, %fd212;
	@%p274 bra 	BB33_230;

	abs.f64 	%fd213, %fd204;
	setp.gtu.f64	%p275, %fd213, 0d7FF0000000000000;
	mov.f64 	%fd2109, %fd212;
	mov.f64 	%fd2110, %fd2109;
	@%p275 bra 	BB33_230;

	setp.eq.f64	%p276, %fd213, 0d7FF0000000000000;
	@%p276 bra 	BB33_229;
	bra.uni 	BB33_227;

BB33_229:
	setp.eq.f64	%p278, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p279, %fd205, 0d3FF0000000000000;
	selp.b32	%r1019, 2146435072, 0, %p279;
	xor.b32  	%r1020, %r1019, 2146435072;
	setp.lt.s32	%p280, %r169, 0;
	selp.b32	%r1021, %r1020, %r1019, %p280;
	selp.b32	%r1022, 1072693248, %r1021, %p278;
	mov.u32 	%r1023, 0;
	mov.b64 	%fd2110, {%r1023, %r1022};
	bra.uni 	BB33_230;

BB33_227:
	setp.neu.f64	%p277, %fd205, 0d7FF0000000000000;
	mov.f64 	%fd2110, %fd211;
	@%p277 bra 	BB33_230;

	shr.s32 	%r1013, %r169, 31;
	and.b32  	%r1014, %r1013, -2146435072;
	add.s32 	%r1015, %r1014, 2146435072;
	or.b32  	%r1016, %r1015, -2147483648;
	selp.b32	%r1017, %r1016, %r1015, %p8;
	mov.u32 	%r1018, 0;
	mov.b64 	%fd2110, {%r1018, %r1017};

BB33_230:
	setp.eq.f64	%p281, %fd204, 0d0000000000000000;
	setp.eq.f64	%p282, %fd184, 0d3FF0000000000000;
	or.pred  	%p283, %p282, %p281;
	selp.f64	%fd2113, 0d3FF0000000000000, %fd2110, %p283;

BB33_232:
	add.f64 	%fd1154, %fd2113, 0dBFF0000000000000;
	mul.f64 	%fd2114, %fd1154, 0d4059000000000000;

BB33_233:
	and.b16  	%rs24, %rs43, 255;
	setp.eq.s16	%p284, %rs24, 0;
	@%p284 bra 	BB33_258;
	bra.uni 	BB33_234;

BB33_258:
	setp.eq.s32	%p313, %r534, 0;
	@%p313 bra 	BB33_260;
	bra.uni 	BB33_259;

BB33_260:
	setp.lt.s32	%p314, %r148, 30;
	setp.eq.s32	%p315, %r967, 31;
	and.pred  	%p316, %p315, %p314;
	selp.b32	%r1071, 1, %r967, %p316;
	selp.u32	%r1072, 1, 0, %p316;
	sub.s32 	%r1073, %r964, %r149;
	sub.s32 	%r1074, %r966, %r147;
	add.s32 	%r1075, %r1074, %r1072;
	mul.lo.s32 	%r1076, %r1075, 30;
	sub.s32 	%r1078, %r949, %r148;
	mov.u32 	%r1079, 0;
	max.s32 	%r1080, %r1079, %r1078;
	min.s32 	%r1081, %r949, %r1071;
	mad.lo.s32 	%r1082, %r1073, 360, %r1076;
	add.s32 	%r1083, %r1082, %r1080;
	add.s32 	%r1084, %r1083, %r1081;
	add.s32 	%r2186, %r1084, -30;
	bra.uni 	BB33_261;

BB33_234:
	setp.eq.s32	%p285, %r534, 0;
	@%p285 bra 	BB33_236;
	bra.uni 	BB33_235;

BB33_236:
	setp.lt.s32	%p286, %r537, 30;
	setp.eq.s32	%p287, %r967, 31;
	and.pred  	%p288, %p287, %p286;
	selp.b32	%r1024, 1, %r967, %p288;
	selp.u32	%r1025, 1, 0, %p288;
	sub.s32 	%r1026, %r964, %r538;
	sub.s32 	%r1027, %r966, %r536;
	add.s32 	%r1028, %r1027, %r1025;
	mul.lo.s32 	%r1029, %r1028, 30;
	min.s32 	%r1031, %r949, %r1024;
	mad.lo.s32 	%r1032, %r1026, 360, %r1029;
	mov.u32 	%r1033, 0;
	max.s32 	%r1034, %r1033, %r127;
	add.s32 	%r1035, %r1032, %r1034;
	add.s32 	%r1036, %r1035, %r1031;
	add.s32 	%r2185, %r1036, -30;
	bra.uni 	BB33_237;

BB33_259:
	sub.s32 	%r2186, %r965, %r150;

BB33_261:
	cvt.rn.f64.s32	%fd1193, %r2186;
	div.rn.f64 	%fd242, %fd1193, 0d4076800000000000;
	setp.eq.s32	%p317, %r535, 0;
	@%p317 bra 	BB33_281;
	bra.uni 	BB33_262;

BB33_281:
	fma.rn.f64 	%fd2129, %fd2362, %fd242, 0d3FF0000000000000;
	bra.uni 	BB33_282;

BB33_235:
	sub.s32 	%r2185, %r965, %r1;

BB33_237:
	cvt.rn.f64.s32	%fd1155, %r2185;
	div.rn.f64 	%fd222, %fd1155, 0d4076800000000000;
	setp.eq.s32	%p289, %r535, 0;
	@%p289 bra 	BB33_257;
	bra.uni 	BB33_238;

BB33_257:
	fma.rn.f64 	%fd2129, %fd2362, %fd222, 0d3FF0000000000000;
	bra.uni 	BB33_282;

BB33_262:
	setp.eq.s32	%p318, %r535, 1;
	@%p318 bra 	BB33_267;
	bra.uni 	BB33_263;

BB33_267:
	mul.f64 	%fd247, %fd242, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r186}, %fd247;
	}
	bfe.u32 	%r1097, %r186, 20, 11;
	add.s32 	%r1098, %r1097, -1012;
	mov.b64 	 %rd80, %fd247;
	shl.b64 	%rd17, %rd80, %r1098;
	setp.eq.s64	%p323, %rd17, -9223372036854775808;
	abs.f64 	%fd248, %fd195;
	// Callseq Start 61
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd248;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd247;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2128, [retval0+0];
	
	//{
	}// Callseq End 61
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r187}, %fd195;
	}
	setp.lt.s32	%p324, %r187, 0;
	and.pred  	%p10, %p324, %p323;
	@!%p10 bra 	BB33_269;
	bra.uni 	BB33_268;

BB33_268:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1099}, %fd2128;
	}
	xor.b32  	%r1100, %r1099, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1101, %temp}, %fd2128;
	}
	mov.b64 	%fd2128, {%r1101, %r1100};

BB33_269:
	mov.f64 	%fd2127, %fd2128;
	setp.eq.f64	%p325, %fd195, 0d0000000000000000;
	@%p325 bra 	BB33_272;
	bra.uni 	BB33_270;

BB33_272:
	selp.b32	%r1102, %r187, 0, %p323;
	or.b32  	%r1103, %r1102, 2146435072;
	setp.lt.s32	%p329, %r186, 0;
	selp.b32	%r1104, %r1103, %r1102, %p329;
	mov.u32 	%r1105, 0;
	mov.b64 	%fd2127, {%r1105, %r1104};
	bra.uni 	BB33_273;

BB33_238:
	setp.eq.s32	%p290, %r535, 1;
	@%p290 bra 	BB33_243;
	bra.uni 	BB33_239;

BB33_243:
	mul.f64 	%fd227, %fd222, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r178}, %fd227;
	}
	bfe.u32 	%r1049, %r178, 20, 11;
	add.s32 	%r1050, %r1049, -1012;
	mov.b64 	 %rd79, %fd227;
	shl.b64 	%rd16, %rd79, %r1050;
	setp.eq.s64	%p295, %rd16, -9223372036854775808;
	abs.f64 	%fd228, %fd195;
	// Callseq Start 60
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd228;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd227;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2121, [retval0+0];
	
	//{
	}// Callseq End 60
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r179}, %fd195;
	}
	setp.lt.s32	%p296, %r179, 0;
	and.pred  	%p9, %p296, %p295;
	@!%p9 bra 	BB33_245;
	bra.uni 	BB33_244;

BB33_244:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1051}, %fd2121;
	}
	xor.b32  	%r1052, %r1051, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1053, %temp}, %fd2121;
	}
	mov.b64 	%fd2121, {%r1053, %r1052};

BB33_245:
	mov.f64 	%fd2120, %fd2121;
	setp.eq.f64	%p297, %fd195, 0d0000000000000000;
	@%p297 bra 	BB33_248;
	bra.uni 	BB33_246;

BB33_248:
	selp.b32	%r1054, %r179, 0, %p295;
	or.b32  	%r1055, %r1054, 2146435072;
	setp.lt.s32	%p301, %r178, 0;
	selp.b32	%r1056, %r1055, %r1054, %p301;
	mov.u32 	%r1057, 0;
	mov.b64 	%fd2120, {%r1057, %r1056};
	bra.uni 	BB33_249;

BB33_263:
	mov.f64 	%fd2129, 0d0000000000000000;
	setp.ne.s32	%p319, %r535, 2;
	@%p319 bra 	BB33_282;

	mul.f64 	%fd243, %fd2362, %fd242;
	mov.f64 	%fd1195, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1196, %fd243, %fd1195;
	mov.f64 	%fd1197, 0d4338000000000000;
	add.rn.f64 	%fd1198, %fd1196, %fd1197;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r183, %temp}, %fd1198;
	}
	mov.f64 	%fd1199, 0dC338000000000000;
	add.rn.f64 	%fd1200, %fd1198, %fd1199;
	mov.f64 	%fd1201, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1202, %fd1200, %fd1201, %fd243;
	mov.f64 	%fd1203, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1204, %fd1200, %fd1203, %fd1202;
	mov.f64 	%fd1205, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1206, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1207, %fd1206, %fd1204, %fd1205;
	mov.f64 	%fd1208, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1209, %fd1207, %fd1204, %fd1208;
	mov.f64 	%fd1210, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1211, %fd1209, %fd1204, %fd1210;
	mov.f64 	%fd1212, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1213, %fd1211, %fd1204, %fd1212;
	mov.f64 	%fd1214, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1215, %fd1213, %fd1204, %fd1214;
	mov.f64 	%fd1216, 0d3F81111111122322;
	fma.rn.f64 	%fd1217, %fd1215, %fd1204, %fd1216;
	mov.f64 	%fd1218, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1219, %fd1217, %fd1204, %fd1218;
	mov.f64 	%fd1220, 0d3FC5555555555511;
	fma.rn.f64 	%fd1221, %fd1219, %fd1204, %fd1220;
	mov.f64 	%fd1222, 0d3FE000000000000B;
	fma.rn.f64 	%fd1223, %fd1221, %fd1204, %fd1222;
	mov.f64 	%fd1224, 0d3FF0000000000000;
	fma.rn.f64 	%fd1225, %fd1223, %fd1204, %fd1224;
	fma.rn.f64 	%fd1226, %fd1225, %fd1204, %fd1224;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r184, %temp}, %fd1226;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r185}, %fd1226;
	}
	shl.b32 	%r1085, %r183, 20;
	add.s32 	%r1086, %r185, %r1085;
	mov.b64 	%fd2129, {%r184, %r1086};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1087}, %fd243;
	}
	mov.b32 	 %f39, %r1087;
	abs.f32 	%f10, %f39;
	setp.lt.f32	%p320, %f10, 0f4086232B;
	@%p320 bra 	BB33_282;

	setp.lt.f64	%p321, %fd243, 0d0000000000000000;
	add.f64 	%fd1227, %fd243, 0d7FF0000000000000;
	selp.f64	%fd2129, 0d0000000000000000, %fd1227, %p321;
	setp.geu.f32	%p322, %f10, 0f40874800;
	@%p322 bra 	BB33_282;

	shr.u32 	%r1088, %r183, 31;
	add.s32 	%r1089, %r183, %r1088;
	shr.s32 	%r1090, %r1089, 1;
	shl.b32 	%r1091, %r1090, 20;
	add.s32 	%r1092, %r1091, %r185;
	mov.b64 	%fd1228, {%r184, %r1092};
	sub.s32 	%r1093, %r183, %r1090;
	shl.b32 	%r1094, %r1093, 20;
	add.s32 	%r1095, %r1094, 1072693248;
	mov.u32 	%r1096, 0;
	mov.b64 	%fd1229, {%r1096, %r1095};
	mul.f64 	%fd2129, %fd1228, %fd1229;
	bra.uni 	BB33_282;

BB33_239:
	mov.f64 	%fd2129, 0d0000000000000000;
	setp.ne.s32	%p291, %r535, 2;
	@%p291 bra 	BB33_282;

	mul.f64 	%fd223, %fd2362, %fd222;
	mov.f64 	%fd1157, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1158, %fd223, %fd1157;
	mov.f64 	%fd1159, 0d4338000000000000;
	add.rn.f64 	%fd1160, %fd1158, %fd1159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r175, %temp}, %fd1160;
	}
	mov.f64 	%fd1161, 0dC338000000000000;
	add.rn.f64 	%fd1162, %fd1160, %fd1161;
	mov.f64 	%fd1163, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1164, %fd1162, %fd1163, %fd223;
	mov.f64 	%fd1165, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1166, %fd1162, %fd1165, %fd1164;
	mov.f64 	%fd1167, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1168, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1169, %fd1168, %fd1166, %fd1167;
	mov.f64 	%fd1170, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1171, %fd1169, %fd1166, %fd1170;
	mov.f64 	%fd1172, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1173, %fd1171, %fd1166, %fd1172;
	mov.f64 	%fd1174, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1175, %fd1173, %fd1166, %fd1174;
	mov.f64 	%fd1176, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1177, %fd1175, %fd1166, %fd1176;
	mov.f64 	%fd1178, 0d3F81111111122322;
	fma.rn.f64 	%fd1179, %fd1177, %fd1166, %fd1178;
	mov.f64 	%fd1180, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1181, %fd1179, %fd1166, %fd1180;
	mov.f64 	%fd1182, 0d3FC5555555555511;
	fma.rn.f64 	%fd1183, %fd1181, %fd1166, %fd1182;
	mov.f64 	%fd1184, 0d3FE000000000000B;
	fma.rn.f64 	%fd1185, %fd1183, %fd1166, %fd1184;
	mov.f64 	%fd1186, 0d3FF0000000000000;
	fma.rn.f64 	%fd1187, %fd1185, %fd1166, %fd1186;
	fma.rn.f64 	%fd1188, %fd1187, %fd1166, %fd1186;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r176, %temp}, %fd1188;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r177}, %fd1188;
	}
	shl.b32 	%r1037, %r175, 20;
	add.s32 	%r1038, %r177, %r1037;
	mov.b64 	%fd2129, {%r176, %r1038};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1039}, %fd223;
	}
	mov.b32 	 %f38, %r1039;
	abs.f32 	%f9, %f38;
	setp.lt.f32	%p292, %f9, 0f4086232B;
	@%p292 bra 	BB33_282;

	setp.lt.f64	%p293, %fd223, 0d0000000000000000;
	add.f64 	%fd1189, %fd223, 0d7FF0000000000000;
	selp.f64	%fd2129, 0d0000000000000000, %fd1189, %p293;
	setp.geu.f32	%p294, %f9, 0f40874800;
	@%p294 bra 	BB33_282;

	shr.u32 	%r1040, %r175, 31;
	add.s32 	%r1041, %r175, %r1040;
	shr.s32 	%r1042, %r1041, 1;
	shl.b32 	%r1043, %r1042, 20;
	add.s32 	%r1044, %r1043, %r177;
	mov.b64 	%fd1190, {%r176, %r1044};
	sub.s32 	%r1045, %r175, %r1042;
	shl.b32 	%r1046, %r1045, 20;
	add.s32 	%r1047, %r1046, 1072693248;
	mov.u32 	%r1048, 0;
	mov.b64 	%fd1191, {%r1048, %r1047};
	mul.f64 	%fd2129, %fd1190, %fd1191;
	bra.uni 	BB33_282;

BB33_270:
	setp.gt.s32	%p326, %r187, -1;
	@%p326 bra 	BB33_273;

	cvt.rzi.f64.f64	%fd1230, %fd247;
	setp.neu.f64	%p327, %fd1230, %fd247;
	selp.f64	%fd2127, 0dFFF8000000000000, %fd2127, %p327;

BB33_273:
	mov.f64 	%fd254, %fd2127;
	add.f64 	%fd255, %fd247, %fd195;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1106}, %fd255;
	}
	and.b32  	%r1107, %r1106, 2146435072;
	setp.ne.s32	%p330, %r1107, 2146435072;
	mov.f64 	%fd2126, %fd254;
	@%p330 bra 	BB33_280;

	setp.gtu.f64	%p331, %fd248, 0d7FF0000000000000;
	mov.f64 	%fd2126, %fd255;
	@%p331 bra 	BB33_280;

	abs.f64 	%fd256, %fd247;
	setp.gtu.f64	%p332, %fd256, 0d7FF0000000000000;
	mov.f64 	%fd2125, %fd255;
	mov.f64 	%fd2126, %fd2125;
	@%p332 bra 	BB33_280;

	setp.eq.f64	%p333, %fd256, 0d7FF0000000000000;
	@%p333 bra 	BB33_279;
	bra.uni 	BB33_277;

BB33_279:
	setp.eq.f64	%p335, %fd195, 0dBFF0000000000000;
	setp.gt.f64	%p336, %fd248, 0d3FF0000000000000;
	selp.b32	%r1114, 2146435072, 0, %p336;
	xor.b32  	%r1115, %r1114, 2146435072;
	setp.lt.s32	%p337, %r186, 0;
	selp.b32	%r1116, %r1115, %r1114, %p337;
	selp.b32	%r1117, 1072693248, %r1116, %p335;
	mov.u32 	%r1118, 0;
	mov.b64 	%fd2126, {%r1118, %r1117};
	bra.uni 	BB33_280;

BB33_246:
	setp.gt.s32	%p298, %r179, -1;
	@%p298 bra 	BB33_249;

	cvt.rzi.f64.f64	%fd1192, %fd227;
	setp.neu.f64	%p299, %fd1192, %fd227;
	selp.f64	%fd2120, 0dFFF8000000000000, %fd2120, %p299;

BB33_249:
	mov.f64 	%fd234, %fd2120;
	add.f64 	%fd235, %fd227, %fd195;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1058}, %fd235;
	}
	and.b32  	%r1059, %r1058, 2146435072;
	setp.ne.s32	%p302, %r1059, 2146435072;
	mov.f64 	%fd2119, %fd234;
	@%p302 bra 	BB33_256;

	setp.gtu.f64	%p303, %fd228, 0d7FF0000000000000;
	mov.f64 	%fd2119, %fd235;
	@%p303 bra 	BB33_256;

	abs.f64 	%fd236, %fd227;
	setp.gtu.f64	%p304, %fd236, 0d7FF0000000000000;
	mov.f64 	%fd2118, %fd235;
	mov.f64 	%fd2119, %fd2118;
	@%p304 bra 	BB33_256;

	setp.eq.f64	%p305, %fd236, 0d7FF0000000000000;
	@%p305 bra 	BB33_255;
	bra.uni 	BB33_253;

BB33_255:
	setp.eq.f64	%p307, %fd195, 0dBFF0000000000000;
	setp.gt.f64	%p308, %fd228, 0d3FF0000000000000;
	selp.b32	%r1066, 2146435072, 0, %p308;
	xor.b32  	%r1067, %r1066, 2146435072;
	setp.lt.s32	%p309, %r178, 0;
	selp.b32	%r1068, %r1067, %r1066, %p309;
	selp.b32	%r1069, 1072693248, %r1068, %p307;
	mov.u32 	%r1070, 0;
	mov.b64 	%fd2119, {%r1070, %r1069};
	bra.uni 	BB33_256;

BB33_277:
	setp.neu.f64	%p334, %fd248, 0d7FF0000000000000;
	mov.f64 	%fd2126, %fd254;
	@%p334 bra 	BB33_280;

	shr.s32 	%r1108, %r186, 31;
	and.b32  	%r1109, %r1108, -2146435072;
	add.s32 	%r1110, %r1109, 2146435072;
	or.b32  	%r1111, %r1110, -2147483648;
	selp.b32	%r1112, %r1111, %r1110, %p10;
	mov.u32 	%r1113, 0;
	mov.b64 	%fd2126, {%r1113, %r1112};

BB33_280:
	setp.eq.f64	%p338, %fd247, 0d0000000000000000;
	setp.eq.f64	%p339, %fd195, 0d3FF0000000000000;
	or.pred  	%p340, %p339, %p338;
	selp.f64	%fd2129, 0d3FF0000000000000, %fd2126, %p340;
	bra.uni 	BB33_282;

BB33_253:
	setp.neu.f64	%p306, %fd228, 0d7FF0000000000000;
	mov.f64 	%fd2119, %fd234;
	@%p306 bra 	BB33_256;

	shr.s32 	%r1060, %r178, 31;
	and.b32  	%r1061, %r1060, -2146435072;
	add.s32 	%r1062, %r1061, 2146435072;
	or.b32  	%r1063, %r1062, -2147483648;
	selp.b32	%r1064, %r1063, %r1062, %p9;
	mov.u32 	%r1065, 0;
	mov.b64 	%fd2119, {%r1065, %r1064};

BB33_256:
	setp.eq.f64	%p310, %fd227, 0d0000000000000000;
	setp.eq.f64	%p311, %fd195, 0d3FF0000000000000;
	or.pred  	%p312, %p311, %p310;
	selp.f64	%fd2129, 0d3FF0000000000000, %fd2119, %p312;

BB33_282:
	rcp.rn.f64 	%fd1231, %fd2129;
	mul.f64 	%fd2105, %fd2105, %fd1231;
	fma.rn.f64 	%fd2186, %fd2114, %fd2105, %fd2186;
	mov.u16 	%rs43, 0;
	mov.u32 	%r2171, %r151;
	mov.u32 	%r2175, %r152;
	mov.u32 	%r2179, %r153;
	mov.u32 	%r2183, %r154;

BB33_283:
	mov.f64 	%fd2185, %fd2186;
	mov.u32 	%r2182, %r2183;
	mov.u32 	%r2178, %r2179;
	mov.u32 	%r2174, %r2175;
	mov.u32 	%r2170, %r2171;
	add.s32 	%r2167, %r2167, 1;
	setp.lt.s32	%p341, %r2167, %r546;
	mov.f64 	%fd2171, %fd2185;
	mov.f64 	%fd2184, %fd2171;
	@%p341 bra 	BB33_206;

BB33_284:
	mov.f64 	%fd267, %fd2184;
	mov.f64 	%fd2149, %fd1111;
	mov.f64 	%fd2181, %fd1111;
	@%p30 bra 	BB33_344;

	div.rn.f64 	%fd1236, %fd2362, %fd798;
	add.f64 	%fd268, %fd1236, 0d3FF0000000000000;
	rcp.rn.f64 	%fd269, %fd798;
	mov.f64 	%fd2182, 0d0000000000000000;
	mov.f64 	%fd2149, %fd2182;
	mov.u32 	%r2187, 0;

BB33_286:
	mov.f64 	%fd2166, %fd2182;
	mov.f64 	%fd2183, %fd2166;
	mul.wide.s32 	%rd81, %r2187, 56;
	add.s64 	%rd82, %rd1, %rd81;
	add.s64 	%rd19, %rd82, 12;
	ld.u32 	%r1120, [%rd82+12];
	setp.gt.s32	%p343, %r1, %r1120;
	@%p343 bra 	BB33_343;

	setp.eq.s32	%p344, %r534, 0;
	ld.v2.u32 	{%r1121, %r1122}, [%rd19+-4];
	ld.v2.u32 	{%r1123, %r1124}, [%rd19+-12];
	@%p344 bra 	BB33_289;
	bra.uni 	BB33_288;

BB33_289:
	setp.lt.s32	%p345, %r537, 30;
	setp.eq.s32	%p346, %r1124, 31;
	and.pred  	%p347, %p346, %p345;
	selp.b32	%r1125, 1, %r1124, %p347;
	selp.u32	%r1126, 1, 0, %p347;
	sub.s32 	%r1127, %r1121, %r538;
	sub.s32 	%r1128, %r1123, %r536;
	add.s32 	%r1129, %r1128, %r1126;
	mul.lo.s32 	%r1130, %r1129, 30;
	min.s32 	%r1132, %r949, %r1125;
	mad.lo.s32 	%r1133, %r1127, 360, %r1130;
	mov.u32 	%r1134, 0;
	max.s32 	%r1135, %r1134, %r127;
	add.s32 	%r1136, %r1133, %r1135;
	add.s32 	%r1137, %r1136, %r1132;
	add.s32 	%r2188, %r1137, -30;
	bra.uni 	BB33_290;

BB33_288:
	sub.s32 	%r2188, %r1122, %r1;

BB33_290:
	cvt.rn.f64.s32	%fd1237, %r2188;
	div.rn.f64 	%fd272, %fd1237, 0d4076800000000000;
	ld.f64 	%fd2138, [%rd19+36];
	setp.neu.f64	%p348, %fd2138, 0dBFF0000000000000;
	@%p348 bra 	BB33_316;

	setp.eq.s32	%p349, %r545, 0;
	ld.v2.u32 	{%r1138, %r1139}, [%rd19+12];
	ld.v2.u32 	{%r1140, %r1141}, [%rd19+4];
	ld.v2.u32 	{%r1142, %r1143}, [%rd19+28];
	ld.v2.u32 	{%r1144, %r1145}, [%rd19+20];
	@%p349 bra 	BB33_293;
	bra.uni 	BB33_292;

BB33_293:
	setp.lt.s32	%p350, %r1141, 30;
	setp.eq.s32	%p351, %r1145, 31;
	and.pred  	%p352, %p351, %p350;
	selp.b32	%r1146, 1, %r1145, %p352;
	selp.u32	%r1147, 1, 0, %p352;
	sub.s32 	%r1148, %r1142, %r1138;
	sub.s32 	%r1149, %r1144, %r1140;
	add.s32 	%r1150, %r1149, %r1147;
	mul.lo.s32 	%r1151, %r1150, 30;
	sub.s32 	%r1153, %r949, %r1141;
	mov.u32 	%r1154, 0;
	max.s32 	%r1155, %r1154, %r1153;
	min.s32 	%r1156, %r949, %r1146;
	mad.lo.s32 	%r1157, %r1148, 360, %r1151;
	add.s32 	%r1158, %r1157, %r1155;
	add.s32 	%r1159, %r1158, %r1156;
	add.s32 	%r2189, %r1159, -30;
	bra.uni 	BB33_294;

BB33_292:
	sub.s32 	%r2189, %r1143, %r1139;

BB33_294:
	cvt.rn.f64.s32	%fd1238, %r2189;
	div.rn.f64 	%fd274, %fd1238, 0d4076800000000000;
	setp.eq.s32	%p353, %r542, 0;
	@%p353 bra 	BB33_314;
	bra.uni 	BB33_295;

BB33_314:
	fma.rn.f64 	%fd2137, %fd800, %fd274, 0d3FF0000000000000;
	bra.uni 	BB33_315;

BB33_295:
	setp.eq.s32	%p354, %r542, 1;
	@%p354 bra 	BB33_300;
	bra.uni 	BB33_296;

BB33_300:
	mul.f64 	%fd279, %fd801, %fd274;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r215}, %fd279;
	}
	bfe.u32 	%r1172, %r215, 20, 11;
	add.s32 	%r1173, %r1172, -1012;
	mov.b64 	 %rd83, %fd279;
	shl.b64 	%rd20, %rd83, %r1173;
	setp.eq.s64	%p359, %rd20, -9223372036854775808;
	abs.f64 	%fd280, %fd184;
	// Callseq Start 62
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd279;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2136, [retval0+0];
	
	//{
	}// Callseq End 62
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r216}, %fd184;
	}
	setp.lt.s32	%p360, %r216, 0;
	and.pred  	%p11, %p360, %p359;
	@!%p11 bra 	BB33_302;
	bra.uni 	BB33_301;

BB33_301:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1174}, %fd2136;
	}
	xor.b32  	%r1175, %r1174, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1176, %temp}, %fd2136;
	}
	mov.b64 	%fd2136, {%r1176, %r1175};

BB33_302:
	mov.f64 	%fd2135, %fd2136;
	setp.eq.f64	%p361, %fd184, 0d0000000000000000;
	@%p361 bra 	BB33_305;
	bra.uni 	BB33_303;

BB33_305:
	selp.b32	%r1177, %r216, 0, %p359;
	or.b32  	%r1178, %r1177, 2146435072;
	setp.lt.s32	%p365, %r215, 0;
	selp.b32	%r1179, %r1178, %r1177, %p365;
	mov.u32 	%r1180, 0;
	mov.b64 	%fd2135, {%r1180, %r1179};
	bra.uni 	BB33_306;

BB33_296:
	mov.f64 	%fd2137, 0d0000000000000000;
	setp.ne.s32	%p355, %r542, 2;
	@%p355 bra 	BB33_315;

	mul.f64 	%fd275, %fd800, %fd274;
	mov.f64 	%fd1240, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1241, %fd275, %fd1240;
	mov.f64 	%fd1242, 0d4338000000000000;
	add.rn.f64 	%fd1243, %fd1241, %fd1242;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r212, %temp}, %fd1243;
	}
	mov.f64 	%fd1244, 0dC338000000000000;
	add.rn.f64 	%fd1245, %fd1243, %fd1244;
	mov.f64 	%fd1246, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1247, %fd1245, %fd1246, %fd275;
	mov.f64 	%fd1248, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1249, %fd1245, %fd1248, %fd1247;
	mov.f64 	%fd1250, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1251, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1252, %fd1251, %fd1249, %fd1250;
	mov.f64 	%fd1253, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1254, %fd1252, %fd1249, %fd1253;
	mov.f64 	%fd1255, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1256, %fd1254, %fd1249, %fd1255;
	mov.f64 	%fd1257, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1258, %fd1256, %fd1249, %fd1257;
	mov.f64 	%fd1259, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1260, %fd1258, %fd1249, %fd1259;
	mov.f64 	%fd1261, 0d3F81111111122322;
	fma.rn.f64 	%fd1262, %fd1260, %fd1249, %fd1261;
	mov.f64 	%fd1263, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1264, %fd1262, %fd1249, %fd1263;
	mov.f64 	%fd1265, 0d3FC5555555555511;
	fma.rn.f64 	%fd1266, %fd1264, %fd1249, %fd1265;
	mov.f64 	%fd1267, 0d3FE000000000000B;
	fma.rn.f64 	%fd1268, %fd1266, %fd1249, %fd1267;
	mov.f64 	%fd1269, 0d3FF0000000000000;
	fma.rn.f64 	%fd1270, %fd1268, %fd1249, %fd1269;
	fma.rn.f64 	%fd1271, %fd1270, %fd1249, %fd1269;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r213, %temp}, %fd1271;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r214}, %fd1271;
	}
	shl.b32 	%r1160, %r212, 20;
	add.s32 	%r1161, %r214, %r1160;
	mov.b64 	%fd2137, {%r213, %r1161};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1162}, %fd275;
	}
	mov.b32 	 %f40, %r1162;
	abs.f32 	%f11, %f40;
	setp.lt.f32	%p356, %f11, 0f4086232B;
	@%p356 bra 	BB33_315;

	setp.lt.f64	%p357, %fd275, 0d0000000000000000;
	add.f64 	%fd1272, %fd275, 0d7FF0000000000000;
	selp.f64	%fd2137, 0d0000000000000000, %fd1272, %p357;
	setp.geu.f32	%p358, %f11, 0f40874800;
	@%p358 bra 	BB33_315;

	shr.u32 	%r1163, %r212, 31;
	add.s32 	%r1164, %r212, %r1163;
	shr.s32 	%r1165, %r1164, 1;
	shl.b32 	%r1166, %r1165, 20;
	add.s32 	%r1167, %r1166, %r214;
	mov.b64 	%fd1273, {%r213, %r1167};
	sub.s32 	%r1168, %r212, %r1165;
	shl.b32 	%r1169, %r1168, 20;
	add.s32 	%r1170, %r1169, 1072693248;
	mov.u32 	%r1171, 0;
	mov.b64 	%fd1274, {%r1171, %r1170};
	mul.f64 	%fd2137, %fd1273, %fd1274;
	bra.uni 	BB33_315;

BB33_303:
	setp.gt.s32	%p362, %r216, -1;
	@%p362 bra 	BB33_306;

	cvt.rzi.f64.f64	%fd1275, %fd279;
	setp.neu.f64	%p363, %fd1275, %fd279;
	selp.f64	%fd2135, 0dFFF8000000000000, %fd2135, %p363;

BB33_306:
	mov.f64 	%fd286, %fd2135;
	add.f64 	%fd287, %fd279, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1181}, %fd287;
	}
	and.b32  	%r1182, %r1181, 2146435072;
	setp.ne.s32	%p366, %r1182, 2146435072;
	mov.f64 	%fd2134, %fd286;
	@%p366 bra 	BB33_313;

	setp.gtu.f64	%p367, %fd280, 0d7FF0000000000000;
	mov.f64 	%fd2134, %fd287;
	@%p367 bra 	BB33_313;

	abs.f64 	%fd288, %fd279;
	setp.gtu.f64	%p368, %fd288, 0d7FF0000000000000;
	mov.f64 	%fd2133, %fd287;
	mov.f64 	%fd2134, %fd2133;
	@%p368 bra 	BB33_313;

	setp.eq.f64	%p369, %fd288, 0d7FF0000000000000;
	@%p369 bra 	BB33_312;
	bra.uni 	BB33_310;

BB33_312:
	setp.eq.f64	%p371, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p372, %fd280, 0d3FF0000000000000;
	selp.b32	%r1189, 2146435072, 0, %p372;
	xor.b32  	%r1190, %r1189, 2146435072;
	setp.lt.s32	%p373, %r215, 0;
	selp.b32	%r1191, %r1190, %r1189, %p373;
	selp.b32	%r1192, 1072693248, %r1191, %p371;
	mov.u32 	%r1193, 0;
	mov.b64 	%fd2134, {%r1193, %r1192};
	bra.uni 	BB33_313;

BB33_310:
	setp.neu.f64	%p370, %fd280, 0d7FF0000000000000;
	mov.f64 	%fd2134, %fd286;
	@%p370 bra 	BB33_313;

	shr.s32 	%r1183, %r215, 31;
	and.b32  	%r1184, %r1183, -2146435072;
	add.s32 	%r1185, %r1184, 2146435072;
	or.b32  	%r1186, %r1185, -2147483648;
	selp.b32	%r1187, %r1186, %r1185, %p11;
	mov.u32 	%r1188, 0;
	mov.b64 	%fd2134, {%r1188, %r1187};

BB33_313:
	setp.eq.f64	%p374, %fd279, 0d0000000000000000;
	setp.eq.f64	%p375, %fd184, 0d3FF0000000000000;
	or.pred  	%p376, %p375, %p374;
	selp.f64	%fd2137, 0d3FF0000000000000, %fd2134, %p376;

BB33_315:
	add.f64 	%fd1276, %fd2137, 0dBFF0000000000000;
	mul.f64 	%fd2138, %fd1276, 0d4059000000000000;

BB33_316:
	setp.eq.s32	%p377, %r535, 0;
	@%p377 bra 	BB33_336;
	bra.uni 	BB33_317;

BB33_336:
	fma.rn.f64 	%fd2146, %fd2362, %fd272, 0d3FF0000000000000;
	bra.uni 	BB33_337;

BB33_317:
	setp.eq.s32	%p378, %r535, 1;
	@%p378 bra 	BB33_322;
	bra.uni 	BB33_318;

BB33_322:
	mul.f64 	%fd301, %fd272, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r220}, %fd301;
	}
	bfe.u32 	%r1206, %r220, 20, 11;
	add.s32 	%r1207, %r1206, -1012;
	mov.b64 	 %rd84, %fd301;
	shl.b64 	%rd21, %rd84, %r1207;
	setp.eq.s64	%p383, %rd21, -9223372036854775808;
	abs.f64 	%fd302, %fd268;
	// Callseq Start 63
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd302;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd301;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2145, [retval0+0];
	
	//{
	}// Callseq End 63
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r221}, %fd268;
	}
	setp.lt.s32	%p384, %r221, 0;
	and.pred  	%p12, %p384, %p383;
	@!%p12 bra 	BB33_324;
	bra.uni 	BB33_323;

BB33_323:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1208}, %fd2145;
	}
	xor.b32  	%r1209, %r1208, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1210, %temp}, %fd2145;
	}
	mov.b64 	%fd2145, {%r1210, %r1209};

BB33_324:
	mov.f64 	%fd2144, %fd2145;
	setp.eq.f64	%p385, %fd268, 0d0000000000000000;
	@%p385 bra 	BB33_327;
	bra.uni 	BB33_325;

BB33_327:
	selp.b32	%r1211, %r221, 0, %p383;
	or.b32  	%r1212, %r1211, 2146435072;
	setp.lt.s32	%p389, %r220, 0;
	selp.b32	%r1213, %r1212, %r1211, %p389;
	mov.u32 	%r1214, 0;
	mov.b64 	%fd2144, {%r1214, %r1213};
	bra.uni 	BB33_328;

BB33_318:
	mov.f64 	%fd2146, 0d0000000000000000;
	setp.ne.s32	%p379, %r535, 2;
	@%p379 bra 	BB33_337;

	mul.f64 	%fd297, %fd2362, %fd272;
	mov.f64 	%fd1278, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1279, %fd297, %fd1278;
	mov.f64 	%fd1280, 0d4338000000000000;
	add.rn.f64 	%fd1281, %fd1279, %fd1280;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r217, %temp}, %fd1281;
	}
	mov.f64 	%fd1282, 0dC338000000000000;
	add.rn.f64 	%fd1283, %fd1281, %fd1282;
	mov.f64 	%fd1284, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1285, %fd1283, %fd1284, %fd297;
	mov.f64 	%fd1286, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1287, %fd1283, %fd1286, %fd1285;
	mov.f64 	%fd1288, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1289, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1290, %fd1289, %fd1287, %fd1288;
	mov.f64 	%fd1291, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1292, %fd1290, %fd1287, %fd1291;
	mov.f64 	%fd1293, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1294, %fd1292, %fd1287, %fd1293;
	mov.f64 	%fd1295, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1296, %fd1294, %fd1287, %fd1295;
	mov.f64 	%fd1297, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1298, %fd1296, %fd1287, %fd1297;
	mov.f64 	%fd1299, 0d3F81111111122322;
	fma.rn.f64 	%fd1300, %fd1298, %fd1287, %fd1299;
	mov.f64 	%fd1301, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1302, %fd1300, %fd1287, %fd1301;
	mov.f64 	%fd1303, 0d3FC5555555555511;
	fma.rn.f64 	%fd1304, %fd1302, %fd1287, %fd1303;
	mov.f64 	%fd1305, 0d3FE000000000000B;
	fma.rn.f64 	%fd1306, %fd1304, %fd1287, %fd1305;
	mov.f64 	%fd1307, 0d3FF0000000000000;
	fma.rn.f64 	%fd1308, %fd1306, %fd1287, %fd1307;
	fma.rn.f64 	%fd1309, %fd1308, %fd1287, %fd1307;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r218, %temp}, %fd1309;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r219}, %fd1309;
	}
	shl.b32 	%r1194, %r217, 20;
	add.s32 	%r1195, %r219, %r1194;
	mov.b64 	%fd2146, {%r218, %r1195};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1196}, %fd297;
	}
	mov.b32 	 %f41, %r1196;
	abs.f32 	%f12, %f41;
	setp.lt.f32	%p380, %f12, 0f4086232B;
	@%p380 bra 	BB33_337;

	setp.lt.f64	%p381, %fd297, 0d0000000000000000;
	add.f64 	%fd1310, %fd297, 0d7FF0000000000000;
	selp.f64	%fd2146, 0d0000000000000000, %fd1310, %p381;
	setp.geu.f32	%p382, %f12, 0f40874800;
	@%p382 bra 	BB33_337;

	shr.u32 	%r1197, %r217, 31;
	add.s32 	%r1198, %r217, %r1197;
	shr.s32 	%r1199, %r1198, 1;
	shl.b32 	%r1200, %r1199, 20;
	add.s32 	%r1201, %r1200, %r219;
	mov.b64 	%fd1311, {%r218, %r1201};
	sub.s32 	%r1202, %r217, %r1199;
	shl.b32 	%r1203, %r1202, 20;
	add.s32 	%r1204, %r1203, 1072693248;
	mov.u32 	%r1205, 0;
	mov.b64 	%fd1312, {%r1205, %r1204};
	mul.f64 	%fd2146, %fd1311, %fd1312;
	bra.uni 	BB33_337;

BB33_325:
	setp.gt.s32	%p386, %r221, -1;
	@%p386 bra 	BB33_328;

	cvt.rzi.f64.f64	%fd1313, %fd301;
	setp.neu.f64	%p387, %fd1313, %fd301;
	selp.f64	%fd2144, 0dFFF8000000000000, %fd2144, %p387;

BB33_328:
	mov.f64 	%fd308, %fd2144;
	add.f64 	%fd309, %fd301, %fd268;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1215}, %fd309;
	}
	and.b32  	%r1216, %r1215, 2146435072;
	setp.ne.s32	%p390, %r1216, 2146435072;
	mov.f64 	%fd2143, %fd308;
	@%p390 bra 	BB33_335;

	setp.gtu.f64	%p391, %fd302, 0d7FF0000000000000;
	mov.f64 	%fd2143, %fd309;
	@%p391 bra 	BB33_335;

	abs.f64 	%fd310, %fd301;
	setp.gtu.f64	%p392, %fd310, 0d7FF0000000000000;
	mov.f64 	%fd2142, %fd309;
	mov.f64 	%fd2143, %fd2142;
	@%p392 bra 	BB33_335;

	setp.eq.f64	%p393, %fd310, 0d7FF0000000000000;
	@%p393 bra 	BB33_334;
	bra.uni 	BB33_332;

BB33_334:
	setp.eq.f64	%p395, %fd268, 0dBFF0000000000000;
	setp.gt.f64	%p396, %fd302, 0d3FF0000000000000;
	selp.b32	%r1223, 2146435072, 0, %p396;
	xor.b32  	%r1224, %r1223, 2146435072;
	setp.lt.s32	%p397, %r220, 0;
	selp.b32	%r1225, %r1224, %r1223, %p397;
	selp.b32	%r1226, 1072693248, %r1225, %p395;
	mov.u32 	%r1227, 0;
	mov.b64 	%fd2143, {%r1227, %r1226};
	bra.uni 	BB33_335;

BB33_332:
	setp.neu.f64	%p394, %fd302, 0d7FF0000000000000;
	mov.f64 	%fd2143, %fd308;
	@%p394 bra 	BB33_335;

	shr.s32 	%r1217, %r220, 31;
	and.b32  	%r1218, %r1217, -2146435072;
	add.s32 	%r1219, %r1218, 2146435072;
	or.b32  	%r1220, %r1219, -2147483648;
	selp.b32	%r1221, %r1220, %r1219, %p12;
	mov.u32 	%r1222, 0;
	mov.b64 	%fd2143, {%r1222, %r1221};

BB33_335:
	setp.eq.f64	%p398, %fd301, 0d0000000000000000;
	setp.eq.f64	%p399, %fd268, 0d3FF0000000000000;
	or.pred  	%p400, %p399, %p398;
	selp.f64	%fd2146, 0d3FF0000000000000, %fd2143, %p400;

BB33_337:
	rcp.rn.f64 	%fd317, %fd2146;
	mul.f64 	%fd318, %fd2138, %fd317;
	mul.f64 	%fd1314, %fd317, %fd318;
	mul.f64 	%fd2148, %fd272, %fd1314;
	sub.f64 	%fd1315, %fd2149, %fd2148;
	selp.f64	%fd2147, %fd1315, %fd2149, %p377;
	setp.ne.s32	%p402, %r535, 1;
	@%p402 bra 	BB33_339;

	mul.f64 	%fd1316, %fd272, %fd2138;
	mul.f64 	%fd1317, %fd1316, %fd317;
	div.rn.f64 	%fd1318, %fd1317, %fd268;
	sub.f64 	%fd2147, %fd2147, %fd1318;

BB33_339:
	add.f64 	%fd2183, %fd2183, %fd318;
	mul.f64 	%fd1319, %fd272, %fd318;
	sub.f64 	%fd1320, %fd2147, %fd1319;
	setp.eq.s32	%p403, %r535, 2;
	selp.f64	%fd2149, %fd1320, %fd2147, %p403;
	setp.ne.s32	%p404, %r535, 3;
	@%p404 bra 	BB33_343;

	setp.le.f64	%p405, %fd272, %fd269;
	@%p405 bra 	BB33_342;

	mul.f64 	%fd1321, %fd272, %fd2138;
	mul.f64 	%fd1322, %fd1321, %fd317;
	div.rn.f64 	%fd2148, %fd1322, %fd268;

BB33_342:
	sub.f64 	%fd2149, %fd2149, %fd2148;

BB33_343:
	mov.f64 	%fd2182, %fd2183;
	add.s32 	%r2187, %r2187, 1;
	setp.lt.s32	%p406, %r2187, %r546;
	mov.f64 	%fd2181, %fd2182;
	@%p406 bra 	BB33_286;

BB33_344:
	setp.eq.f64	%p407, %fd2181, 0d0000000000000000;
	mov.f64 	%fd2180, %fd1111;
	@%p407 bra 	BB33_346;

	neg.f64 	%fd1324, %fd2149;
	div.rn.f64 	%fd2180, %fd1324, %fd2181;

BB33_346:
	mov.f64 	%fd2178, %fd2180;
	setp.ge.s32	%p408, %r2514, %r540;
	@%p408 bra 	BB33_827;

	ld.param.f64 	%fd2038, [_Z24getBondFunctionsYieldGpudiid15bondsDateStructdi12inArgsStructi15cashFlowsStructi_param_5];
	sub.f64 	%fd2193, %fd31, %fd267;
	rcp.rn.f64 	%fd335, %fd798;
	setp.gt.f64	%p409, %fd2038, 0d3C32725DE0000000;
	selp.f64	%fd336, %fd2038, 0d3C32725DE0000000, %p409;
	mov.f64 	%fd2156, %fd2155;
	mov.u32 	%r2515, %r2514;
	mov.f64 	%fd2366, %fd2362;

BB33_348:
	mov.u32 	%r2229, %r2230;
	mov.u32 	%r2219, %r2220;
	mov.u32 	%r2209, %r2210;
	mov.u32 	%r2199, %r2200;
	mov.f64 	%fd339, %fd2155;
	mov.f64 	%fd2155, %fd2156;
	add.s32 	%r2515, %r2515, 1;
	sub.f64 	%fd1325, %fd2366, %fd2151;
	mul.f64 	%fd1326, %fd2178, %fd1325;
	sub.f64 	%fd1327, %fd1326, %fd2193;
	sub.f64 	%fd1328, %fd2366, %fd2150;
	mul.f64 	%fd1329, %fd2178, %fd1328;
	sub.f64 	%fd1330, %fd1329, %fd2193;
	mul.f64 	%fd1331, %fd1327, %fd1330;
	setp.gt.f64	%p410, %fd1331, 0d0000000000000000;
	@%p410 bra 	BB33_351;

	add.f64 	%fd1332, %fd2193, %fd2193;
	abs.f64 	%fd1333, %fd1332;
	mul.f64 	%fd1334, %fd2178, %fd339;
	abs.f64 	%fd1335, %fd1334;
	setp.gt.f64	%p411, %fd1333, %fd1335;
	@%p411 bra 	BB33_351;
	bra.uni 	BB33_350;

BB33_351:
	sub.f64 	%fd1336, %fd2151, %fd2150;
	mul.f64 	%fd2157, %fd1336, 0d3FE0000000000000;
	add.f64 	%fd2367, %fd2150, %fd2157;
	bra.uni 	BB33_352;

BB33_350:
	div.rn.f64 	%fd2157, %fd2193, %fd2178;
	sub.f64 	%fd2367, %fd2366, %fd2157;

BB33_352:
	mov.f64 	%fd2366, %fd2367;
	mov.f64 	%fd2156, %fd2157;
	abs.f64 	%fd1337, %fd2156;
	setp.lt.f64	%p412, %fd1337, %fd336;
	mov.f64 	%fd2362, %fd2366;
	@%p412 bra 	BB33_827;

	mov.f64 	%fd1338, 0d0000000000000000;
	mov.f64 	%fd2190, %fd1338;
	@%p30 bra 	BB33_433;

	div.rn.f64 	%fd1341, %fd2366, %fd798;
	add.f64 	%fd350, %fd1341, 0d3FF0000000000000;
	mov.f64 	%fd2191, 0d0000000000000000;
	mov.f64 	%fd2194, 0d3FF0000000000000;
	mov.u16 	%rs44, 1;
	mov.u32 	%r2190, 0;
	mov.u32 	%r2197, %r2199;
	mov.u32 	%r2207, %r2209;
	mov.u32 	%r2217, %r2219;
	mov.u32 	%r2227, %r2229;

BB33_355:
	mov.u32 	%r2221, %r2227;
	mov.u32 	%r233, %r2221;
	mov.u32 	%r2211, %r2217;
	mov.u32 	%r232, %r2211;
	mov.u32 	%r2201, %r2207;
	mov.u32 	%r231, %r2201;
	mov.u32 	%r2191, %r2197;
	mov.u32 	%r230, %r2191;
	mov.f64 	%fd2175, %fd2191;
	mov.f64 	%fd2192, %fd2175;
	mul.wide.s32 	%rd85, %r2190, 56;
	add.s64 	%rd86, %rd1, %rd85;
	add.s64 	%rd23, %rd86, 12;
	ld.u32 	%r1237, [%rd86+12];
	setp.gt.s32	%p414, %r1, %r1237;
	mov.u32 	%r2198, %r230;
	mov.u32 	%r2208, %r231;
	mov.u32 	%r2218, %r232;
	mov.u32 	%r2228, %r233;
	@%p414 bra 	BB33_432;

	ld.v2.u32 	{%r1238, %r1239}, [%rd23+-4];
	mov.u32 	%r237, %r1239;
	mov.u32 	%r236, %r1238;
	ld.v2.u32 	{%r1240, %r1241}, [%rd23+-12];
	mov.u32 	%r235, %r1241;
	mov.u32 	%r234, %r1240;
	ld.f64 	%fd2203, [%rd23+36];
	setp.neu.f64	%p415, %fd2203, 0dBFF0000000000000;
	@%p415 bra 	BB33_382;

	setp.eq.s32	%p416, %r545, 0;
	ld.v2.u32 	{%r1242, %r1243}, [%rd23+12];
	ld.v2.u32 	{%r1244, %r1245}, [%rd23+4];
	ld.v2.u32 	{%r1246, %r1247}, [%rd23+28];
	ld.v2.u32 	{%r1248, %r1249}, [%rd23+20];
	@%p416 bra 	BB33_359;
	bra.uni 	BB33_358;

BB33_359:
	setp.lt.s32	%p417, %r1245, 30;
	setp.eq.s32	%p418, %r1249, 31;
	and.pred  	%p419, %p418, %p417;
	selp.b32	%r1250, 1, %r1249, %p419;
	selp.u32	%r1251, 1, 0, %p419;
	sub.s32 	%r1252, %r1246, %r1242;
	sub.s32 	%r1253, %r1248, %r1244;
	add.s32 	%r1254, %r1253, %r1251;
	mul.lo.s32 	%r1255, %r1254, 30;
	sub.s32 	%r1257, %r949, %r1245;
	mov.u32 	%r1258, 0;
	max.s32 	%r1259, %r1258, %r1257;
	min.s32 	%r1260, %r949, %r1250;
	mad.lo.s32 	%r1261, %r1252, 360, %r1255;
	add.s32 	%r1262, %r1261, %r1259;
	add.s32 	%r1263, %r1262, %r1260;
	add.s32 	%r2231, %r1263, -30;
	bra.uni 	BB33_360;

BB33_358:
	sub.s32 	%r2231, %r1247, %r1243;

BB33_360:
	cvt.rn.f64.s32	%fd1342, %r2231;
	div.rn.f64 	%fd354, %fd1342, 0d4076800000000000;
	setp.eq.s32	%p420, %r542, 0;
	@%p420 bra 	BB33_380;
	bra.uni 	BB33_361;

BB33_380:
	fma.rn.f64 	%fd2202, %fd800, %fd354, 0d3FF0000000000000;
	bra.uni 	BB33_381;

BB33_361:
	setp.eq.s32	%p421, %r542, 1;
	@%p421 bra 	BB33_366;
	bra.uni 	BB33_362;

BB33_366:
	mul.f64 	%fd359, %fd801, %fd354;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r252}, %fd359;
	}
	bfe.u32 	%r1276, %r252, 20, 11;
	add.s32 	%r1277, %r1276, -1012;
	mov.b64 	 %rd87, %fd359;
	shl.b64 	%rd24, %rd87, %r1277;
	setp.eq.s64	%p426, %rd24, -9223372036854775808;
	abs.f64 	%fd360, %fd184;
	// Callseq Start 64
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd360;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd359;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2201, [retval0+0];
	
	//{
	}// Callseq End 64
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r253}, %fd184;
	}
	setp.lt.s32	%p427, %r253, 0;
	and.pred  	%p13, %p427, %p426;
	@!%p13 bra 	BB33_368;
	bra.uni 	BB33_367;

BB33_367:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1278}, %fd2201;
	}
	xor.b32  	%r1279, %r1278, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1280, %temp}, %fd2201;
	}
	mov.b64 	%fd2201, {%r1280, %r1279};

BB33_368:
	mov.f64 	%fd2200, %fd2201;
	setp.eq.f64	%p428, %fd184, 0d0000000000000000;
	@%p428 bra 	BB33_371;
	bra.uni 	BB33_369;

BB33_371:
	selp.b32	%r1281, %r253, 0, %p426;
	or.b32  	%r1282, %r1281, 2146435072;
	setp.lt.s32	%p432, %r252, 0;
	selp.b32	%r1283, %r1282, %r1281, %p432;
	mov.u32 	%r1284, 0;
	mov.b64 	%fd2200, {%r1284, %r1283};
	bra.uni 	BB33_372;

BB33_362:
	mov.f64 	%fd2202, 0d0000000000000000;
	setp.ne.s32	%p422, %r542, 2;
	@%p422 bra 	BB33_381;

	mul.f64 	%fd355, %fd800, %fd354;
	mov.f64 	%fd1344, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1345, %fd355, %fd1344;
	mov.f64 	%fd1346, 0d4338000000000000;
	add.rn.f64 	%fd1347, %fd1345, %fd1346;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r249, %temp}, %fd1347;
	}
	mov.f64 	%fd1348, 0dC338000000000000;
	add.rn.f64 	%fd1349, %fd1347, %fd1348;
	mov.f64 	%fd1350, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1351, %fd1349, %fd1350, %fd355;
	mov.f64 	%fd1352, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1353, %fd1349, %fd1352, %fd1351;
	mov.f64 	%fd1354, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1355, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1356, %fd1355, %fd1353, %fd1354;
	mov.f64 	%fd1357, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1358, %fd1356, %fd1353, %fd1357;
	mov.f64 	%fd1359, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1360, %fd1358, %fd1353, %fd1359;
	mov.f64 	%fd1361, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1362, %fd1360, %fd1353, %fd1361;
	mov.f64 	%fd1363, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1364, %fd1362, %fd1353, %fd1363;
	mov.f64 	%fd1365, 0d3F81111111122322;
	fma.rn.f64 	%fd1366, %fd1364, %fd1353, %fd1365;
	mov.f64 	%fd1367, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1368, %fd1366, %fd1353, %fd1367;
	mov.f64 	%fd1369, 0d3FC5555555555511;
	fma.rn.f64 	%fd1370, %fd1368, %fd1353, %fd1369;
	mov.f64 	%fd1371, 0d3FE000000000000B;
	fma.rn.f64 	%fd1372, %fd1370, %fd1353, %fd1371;
	mov.f64 	%fd1373, 0d3FF0000000000000;
	fma.rn.f64 	%fd1374, %fd1372, %fd1353, %fd1373;
	fma.rn.f64 	%fd1375, %fd1374, %fd1353, %fd1373;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r250, %temp}, %fd1375;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r251}, %fd1375;
	}
	shl.b32 	%r1264, %r249, 20;
	add.s32 	%r1265, %r251, %r1264;
	mov.b64 	%fd2202, {%r250, %r1265};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1266}, %fd355;
	}
	mov.b32 	 %f42, %r1266;
	abs.f32 	%f13, %f42;
	setp.lt.f32	%p423, %f13, 0f4086232B;
	@%p423 bra 	BB33_381;

	setp.lt.f64	%p424, %fd355, 0d0000000000000000;
	add.f64 	%fd1376, %fd355, 0d7FF0000000000000;
	selp.f64	%fd2202, 0d0000000000000000, %fd1376, %p424;
	setp.geu.f32	%p425, %f13, 0f40874800;
	@%p425 bra 	BB33_381;

	shr.u32 	%r1267, %r249, 31;
	add.s32 	%r1268, %r249, %r1267;
	shr.s32 	%r1269, %r1268, 1;
	shl.b32 	%r1270, %r1269, 20;
	add.s32 	%r1271, %r1270, %r251;
	mov.b64 	%fd1377, {%r250, %r1271};
	sub.s32 	%r1272, %r249, %r1269;
	shl.b32 	%r1273, %r1272, 20;
	add.s32 	%r1274, %r1273, 1072693248;
	mov.u32 	%r1275, 0;
	mov.b64 	%fd1378, {%r1275, %r1274};
	mul.f64 	%fd2202, %fd1377, %fd1378;
	bra.uni 	BB33_381;

BB33_369:
	setp.gt.s32	%p429, %r253, -1;
	@%p429 bra 	BB33_372;

	cvt.rzi.f64.f64	%fd1379, %fd359;
	setp.neu.f64	%p430, %fd1379, %fd359;
	selp.f64	%fd2200, 0dFFF8000000000000, %fd2200, %p430;

BB33_372:
	mov.f64 	%fd366, %fd2200;
	add.f64 	%fd367, %fd359, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1285}, %fd367;
	}
	and.b32  	%r1286, %r1285, 2146435072;
	setp.ne.s32	%p433, %r1286, 2146435072;
	mov.f64 	%fd2199, %fd366;
	@%p433 bra 	BB33_379;

	setp.gtu.f64	%p434, %fd360, 0d7FF0000000000000;
	mov.f64 	%fd2199, %fd367;
	@%p434 bra 	BB33_379;

	abs.f64 	%fd368, %fd359;
	setp.gtu.f64	%p435, %fd368, 0d7FF0000000000000;
	mov.f64 	%fd2198, %fd367;
	mov.f64 	%fd2199, %fd2198;
	@%p435 bra 	BB33_379;

	setp.eq.f64	%p436, %fd368, 0d7FF0000000000000;
	@%p436 bra 	BB33_378;
	bra.uni 	BB33_376;

BB33_378:
	setp.eq.f64	%p438, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p439, %fd360, 0d3FF0000000000000;
	selp.b32	%r1293, 2146435072, 0, %p439;
	xor.b32  	%r1294, %r1293, 2146435072;
	setp.lt.s32	%p440, %r252, 0;
	selp.b32	%r1295, %r1294, %r1293, %p440;
	selp.b32	%r1296, 1072693248, %r1295, %p438;
	mov.u32 	%r1297, 0;
	mov.b64 	%fd2199, {%r1297, %r1296};
	bra.uni 	BB33_379;

BB33_376:
	setp.neu.f64	%p437, %fd360, 0d7FF0000000000000;
	mov.f64 	%fd2199, %fd366;
	@%p437 bra 	BB33_379;

	shr.s32 	%r1287, %r252, 31;
	and.b32  	%r1288, %r1287, -2146435072;
	add.s32 	%r1289, %r1288, 2146435072;
	or.b32  	%r1290, %r1289, -2147483648;
	selp.b32	%r1291, %r1290, %r1289, %p13;
	mov.u32 	%r1292, 0;
	mov.b64 	%fd2199, {%r1292, %r1291};

BB33_379:
	setp.eq.f64	%p441, %fd359, 0d0000000000000000;
	setp.eq.f64	%p442, %fd184, 0d3FF0000000000000;
	or.pred  	%p443, %p442, %p441;
	selp.f64	%fd2202, 0d3FF0000000000000, %fd2199, %p443;

BB33_381:
	add.f64 	%fd1380, %fd2202, 0dBFF0000000000000;
	mul.f64 	%fd2203, %fd1380, 0d4059000000000000;

BB33_382:
	and.b16  	%rs27, %rs44, 255;
	setp.eq.s16	%p444, %rs27, 0;
	@%p444 bra 	BB33_407;
	bra.uni 	BB33_383;

BB33_407:
	setp.eq.s32	%p473, %r534, 0;
	@%p473 bra 	BB33_409;
	bra.uni 	BB33_408;

BB33_409:
	setp.lt.s32	%p474, %r231, 30;
	setp.eq.s32	%p475, %r1241, 31;
	and.pred  	%p476, %p475, %p474;
	selp.b32	%r1345, 1, %r1241, %p476;
	selp.u32	%r1346, 1, 0, %p476;
	sub.s32 	%r1347, %r1238, %r232;
	sub.s32 	%r1348, %r1240, %r230;
	add.s32 	%r1349, %r1348, %r1346;
	mul.lo.s32 	%r1350, %r1349, 30;
	sub.s32 	%r1352, %r949, %r231;
	mov.u32 	%r1353, 0;
	max.s32 	%r1354, %r1353, %r1352;
	min.s32 	%r1355, %r949, %r1345;
	mad.lo.s32 	%r1356, %r1347, 360, %r1350;
	add.s32 	%r1357, %r1356, %r1354;
	add.s32 	%r1358, %r1357, %r1355;
	add.s32 	%r2233, %r1358, -30;
	bra.uni 	BB33_410;

BB33_383:
	setp.eq.s32	%p445, %r534, 0;
	@%p445 bra 	BB33_385;
	bra.uni 	BB33_384;

BB33_385:
	setp.lt.s32	%p446, %r537, 30;
	setp.eq.s32	%p447, %r1241, 31;
	and.pred  	%p448, %p447, %p446;
	selp.b32	%r1298, 1, %r1241, %p448;
	selp.u32	%r1299, 1, 0, %p448;
	sub.s32 	%r1300, %r1238, %r538;
	sub.s32 	%r1301, %r1240, %r536;
	add.s32 	%r1302, %r1301, %r1299;
	mul.lo.s32 	%r1303, %r1302, 30;
	min.s32 	%r1305, %r949, %r1298;
	mad.lo.s32 	%r1306, %r1300, 360, %r1303;
	mov.u32 	%r1307, 0;
	max.s32 	%r1308, %r1307, %r127;
	add.s32 	%r1309, %r1306, %r1308;
	add.s32 	%r1310, %r1309, %r1305;
	add.s32 	%r2232, %r1310, -30;
	bra.uni 	BB33_386;

BB33_408:
	sub.s32 	%r2233, %r1239, %r233;

BB33_410:
	cvt.rn.f64.s32	%fd1419, %r2233;
	div.rn.f64 	%fd397, %fd1419, 0d4076800000000000;
	setp.eq.s32	%p477, %r535, 0;
	@%p477 bra 	BB33_430;
	bra.uni 	BB33_411;

BB33_430:
	fma.rn.f64 	%fd2218, %fd2366, %fd397, 0d3FF0000000000000;
	bra.uni 	BB33_431;

BB33_384:
	sub.s32 	%r2232, %r1239, %r1;

BB33_386:
	cvt.rn.f64.s32	%fd1381, %r2232;
	div.rn.f64 	%fd377, %fd1381, 0d4076800000000000;
	setp.eq.s32	%p449, %r535, 0;
	@%p449 bra 	BB33_406;
	bra.uni 	BB33_387;

BB33_406:
	fma.rn.f64 	%fd2218, %fd2366, %fd377, 0d3FF0000000000000;
	bra.uni 	BB33_431;

BB33_411:
	setp.eq.s32	%p478, %r535, 1;
	@%p478 bra 	BB33_416;
	bra.uni 	BB33_412;

BB33_416:
	mul.f64 	%fd402, %fd397, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r269}, %fd402;
	}
	bfe.u32 	%r1371, %r269, 20, 11;
	add.s32 	%r1372, %r1371, -1012;
	mov.b64 	 %rd89, %fd402;
	shl.b64 	%rd26, %rd89, %r1372;
	setp.eq.s64	%p483, %rd26, -9223372036854775808;
	abs.f64 	%fd403, %fd350;
	// Callseq Start 66
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd403;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd402;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2217, [retval0+0];
	
	//{
	}// Callseq End 66
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r270}, %fd350;
	}
	setp.lt.s32	%p484, %r270, 0;
	and.pred  	%p15, %p484, %p483;
	@!%p15 bra 	BB33_418;
	bra.uni 	BB33_417;

BB33_417:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1373}, %fd2217;
	}
	xor.b32  	%r1374, %r1373, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1375, %temp}, %fd2217;
	}
	mov.b64 	%fd2217, {%r1375, %r1374};

BB33_418:
	mov.f64 	%fd2216, %fd2217;
	setp.eq.f64	%p485, %fd350, 0d0000000000000000;
	@%p485 bra 	BB33_421;
	bra.uni 	BB33_419;

BB33_421:
	selp.b32	%r1376, %r270, 0, %p483;
	or.b32  	%r1377, %r1376, 2146435072;
	setp.lt.s32	%p489, %r269, 0;
	selp.b32	%r1378, %r1377, %r1376, %p489;
	mov.u32 	%r1379, 0;
	mov.b64 	%fd2216, {%r1379, %r1378};
	bra.uni 	BB33_422;

BB33_387:
	setp.eq.s32	%p450, %r535, 1;
	@%p450 bra 	BB33_392;
	bra.uni 	BB33_388;

BB33_392:
	mul.f64 	%fd382, %fd377, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r261}, %fd382;
	}
	bfe.u32 	%r1323, %r261, 20, 11;
	add.s32 	%r1324, %r1323, -1012;
	mov.b64 	 %rd88, %fd382;
	shl.b64 	%rd25, %rd88, %r1324;
	setp.eq.s64	%p455, %rd25, -9223372036854775808;
	abs.f64 	%fd383, %fd350;
	// Callseq Start 65
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd383;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd382;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2210, [retval0+0];
	
	//{
	}// Callseq End 65
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r262}, %fd350;
	}
	setp.lt.s32	%p456, %r262, 0;
	and.pred  	%p14, %p456, %p455;
	@!%p14 bra 	BB33_394;
	bra.uni 	BB33_393;

BB33_393:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1325}, %fd2210;
	}
	xor.b32  	%r1326, %r1325, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1327, %temp}, %fd2210;
	}
	mov.b64 	%fd2210, {%r1327, %r1326};

BB33_394:
	mov.f64 	%fd2209, %fd2210;
	setp.eq.f64	%p457, %fd350, 0d0000000000000000;
	@%p457 bra 	BB33_397;
	bra.uni 	BB33_395;

BB33_397:
	selp.b32	%r1328, %r262, 0, %p455;
	or.b32  	%r1329, %r1328, 2146435072;
	setp.lt.s32	%p461, %r261, 0;
	selp.b32	%r1330, %r1329, %r1328, %p461;
	mov.u32 	%r1331, 0;
	mov.b64 	%fd2209, {%r1331, %r1330};
	bra.uni 	BB33_398;

BB33_412:
	mov.f64 	%fd2218, 0d0000000000000000;
	setp.ne.s32	%p479, %r535, 2;
	@%p479 bra 	BB33_431;

	mul.f64 	%fd398, %fd2366, %fd397;
	mov.f64 	%fd1421, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1422, %fd398, %fd1421;
	mov.f64 	%fd1423, 0d4338000000000000;
	add.rn.f64 	%fd1424, %fd1422, %fd1423;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r266, %temp}, %fd1424;
	}
	mov.f64 	%fd1425, 0dC338000000000000;
	add.rn.f64 	%fd1426, %fd1424, %fd1425;
	mov.f64 	%fd1427, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1428, %fd1426, %fd1427, %fd398;
	mov.f64 	%fd1429, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1430, %fd1426, %fd1429, %fd1428;
	mov.f64 	%fd1431, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1432, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1433, %fd1432, %fd1430, %fd1431;
	mov.f64 	%fd1434, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1435, %fd1433, %fd1430, %fd1434;
	mov.f64 	%fd1436, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1437, %fd1435, %fd1430, %fd1436;
	mov.f64 	%fd1438, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1439, %fd1437, %fd1430, %fd1438;
	mov.f64 	%fd1440, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1441, %fd1439, %fd1430, %fd1440;
	mov.f64 	%fd1442, 0d3F81111111122322;
	fma.rn.f64 	%fd1443, %fd1441, %fd1430, %fd1442;
	mov.f64 	%fd1444, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1445, %fd1443, %fd1430, %fd1444;
	mov.f64 	%fd1446, 0d3FC5555555555511;
	fma.rn.f64 	%fd1447, %fd1445, %fd1430, %fd1446;
	mov.f64 	%fd1448, 0d3FE000000000000B;
	fma.rn.f64 	%fd1449, %fd1447, %fd1430, %fd1448;
	mov.f64 	%fd1450, 0d3FF0000000000000;
	fma.rn.f64 	%fd1451, %fd1449, %fd1430, %fd1450;
	fma.rn.f64 	%fd1452, %fd1451, %fd1430, %fd1450;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r267, %temp}, %fd1452;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r268}, %fd1452;
	}
	shl.b32 	%r1359, %r266, 20;
	add.s32 	%r1360, %r268, %r1359;
	mov.b64 	%fd2218, {%r267, %r1360};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1361}, %fd398;
	}
	mov.b32 	 %f44, %r1361;
	abs.f32 	%f15, %f44;
	setp.lt.f32	%p480, %f15, 0f4086232B;
	@%p480 bra 	BB33_431;

	setp.lt.f64	%p481, %fd398, 0d0000000000000000;
	add.f64 	%fd1453, %fd398, 0d7FF0000000000000;
	selp.f64	%fd2218, 0d0000000000000000, %fd1453, %p481;
	setp.geu.f32	%p482, %f15, 0f40874800;
	@%p482 bra 	BB33_431;

	shr.u32 	%r1362, %r266, 31;
	add.s32 	%r1363, %r266, %r1362;
	shr.s32 	%r1364, %r1363, 1;
	shl.b32 	%r1365, %r1364, 20;
	add.s32 	%r1366, %r1365, %r268;
	mov.b64 	%fd1454, {%r267, %r1366};
	sub.s32 	%r1367, %r266, %r1364;
	shl.b32 	%r1368, %r1367, 20;
	add.s32 	%r1369, %r1368, 1072693248;
	mov.u32 	%r1370, 0;
	mov.b64 	%fd1455, {%r1370, %r1369};
	mul.f64 	%fd2218, %fd1454, %fd1455;
	bra.uni 	BB33_431;

BB33_388:
	mov.f64 	%fd2218, 0d0000000000000000;
	setp.ne.s32	%p451, %r535, 2;
	@%p451 bra 	BB33_431;

	mul.f64 	%fd378, %fd2366, %fd377;
	mov.f64 	%fd1383, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1384, %fd378, %fd1383;
	mov.f64 	%fd1385, 0d4338000000000000;
	add.rn.f64 	%fd1386, %fd1384, %fd1385;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r258, %temp}, %fd1386;
	}
	mov.f64 	%fd1387, 0dC338000000000000;
	add.rn.f64 	%fd1388, %fd1386, %fd1387;
	mov.f64 	%fd1389, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1390, %fd1388, %fd1389, %fd378;
	mov.f64 	%fd1391, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1392, %fd1388, %fd1391, %fd1390;
	mov.f64 	%fd1393, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1394, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1395, %fd1394, %fd1392, %fd1393;
	mov.f64 	%fd1396, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1397, %fd1395, %fd1392, %fd1396;
	mov.f64 	%fd1398, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1399, %fd1397, %fd1392, %fd1398;
	mov.f64 	%fd1400, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1401, %fd1399, %fd1392, %fd1400;
	mov.f64 	%fd1402, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1403, %fd1401, %fd1392, %fd1402;
	mov.f64 	%fd1404, 0d3F81111111122322;
	fma.rn.f64 	%fd1405, %fd1403, %fd1392, %fd1404;
	mov.f64 	%fd1406, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1407, %fd1405, %fd1392, %fd1406;
	mov.f64 	%fd1408, 0d3FC5555555555511;
	fma.rn.f64 	%fd1409, %fd1407, %fd1392, %fd1408;
	mov.f64 	%fd1410, 0d3FE000000000000B;
	fma.rn.f64 	%fd1411, %fd1409, %fd1392, %fd1410;
	mov.f64 	%fd1412, 0d3FF0000000000000;
	fma.rn.f64 	%fd1413, %fd1411, %fd1392, %fd1412;
	fma.rn.f64 	%fd1414, %fd1413, %fd1392, %fd1412;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r259, %temp}, %fd1414;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r260}, %fd1414;
	}
	shl.b32 	%r1311, %r258, 20;
	add.s32 	%r1312, %r260, %r1311;
	mov.b64 	%fd2218, {%r259, %r1312};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1313}, %fd378;
	}
	mov.b32 	 %f43, %r1313;
	abs.f32 	%f14, %f43;
	setp.lt.f32	%p452, %f14, 0f4086232B;
	@%p452 bra 	BB33_431;

	setp.lt.f64	%p453, %fd378, 0d0000000000000000;
	add.f64 	%fd1415, %fd378, 0d7FF0000000000000;
	selp.f64	%fd2218, 0d0000000000000000, %fd1415, %p453;
	setp.geu.f32	%p454, %f14, 0f40874800;
	@%p454 bra 	BB33_431;

	shr.u32 	%r1314, %r258, 31;
	add.s32 	%r1315, %r258, %r1314;
	shr.s32 	%r1316, %r1315, 1;
	shl.b32 	%r1317, %r1316, 20;
	add.s32 	%r1318, %r1317, %r260;
	mov.b64 	%fd1416, {%r259, %r1318};
	sub.s32 	%r1319, %r258, %r1316;
	shl.b32 	%r1320, %r1319, 20;
	add.s32 	%r1321, %r1320, 1072693248;
	mov.u32 	%r1322, 0;
	mov.b64 	%fd1417, {%r1322, %r1321};
	mul.f64 	%fd2218, %fd1416, %fd1417;
	bra.uni 	BB33_431;

BB33_419:
	setp.gt.s32	%p486, %r270, -1;
	@%p486 bra 	BB33_422;

	cvt.rzi.f64.f64	%fd1456, %fd402;
	setp.neu.f64	%p487, %fd1456, %fd402;
	selp.f64	%fd2216, 0dFFF8000000000000, %fd2216, %p487;

BB33_422:
	mov.f64 	%fd409, %fd2216;
	add.f64 	%fd410, %fd402, %fd350;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1380}, %fd410;
	}
	and.b32  	%r1381, %r1380, 2146435072;
	setp.ne.s32	%p490, %r1381, 2146435072;
	mov.f64 	%fd2215, %fd409;
	@%p490 bra 	BB33_429;

	setp.gtu.f64	%p491, %fd403, 0d7FF0000000000000;
	mov.f64 	%fd2215, %fd410;
	@%p491 bra 	BB33_429;

	abs.f64 	%fd411, %fd402;
	setp.gtu.f64	%p492, %fd411, 0d7FF0000000000000;
	mov.f64 	%fd2214, %fd410;
	mov.f64 	%fd2215, %fd2214;
	@%p492 bra 	BB33_429;

	setp.eq.f64	%p493, %fd411, 0d7FF0000000000000;
	@%p493 bra 	BB33_428;
	bra.uni 	BB33_426;

BB33_428:
	setp.eq.f64	%p495, %fd350, 0dBFF0000000000000;
	setp.gt.f64	%p496, %fd403, 0d3FF0000000000000;
	selp.b32	%r1388, 2146435072, 0, %p496;
	xor.b32  	%r1389, %r1388, 2146435072;
	setp.lt.s32	%p497, %r269, 0;
	selp.b32	%r1390, %r1389, %r1388, %p497;
	selp.b32	%r1391, 1072693248, %r1390, %p495;
	mov.u32 	%r1392, 0;
	mov.b64 	%fd2215, {%r1392, %r1391};
	bra.uni 	BB33_429;

BB33_395:
	setp.gt.s32	%p458, %r262, -1;
	@%p458 bra 	BB33_398;

	cvt.rzi.f64.f64	%fd1418, %fd382;
	setp.neu.f64	%p459, %fd1418, %fd382;
	selp.f64	%fd2209, 0dFFF8000000000000, %fd2209, %p459;

BB33_398:
	mov.f64 	%fd389, %fd2209;
	add.f64 	%fd390, %fd382, %fd350;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1332}, %fd390;
	}
	and.b32  	%r1333, %r1332, 2146435072;
	setp.ne.s32	%p462, %r1333, 2146435072;
	mov.f64 	%fd2208, %fd389;
	@%p462 bra 	BB33_405;

	setp.gtu.f64	%p463, %fd383, 0d7FF0000000000000;
	mov.f64 	%fd2208, %fd390;
	@%p463 bra 	BB33_405;

	abs.f64 	%fd391, %fd382;
	setp.gtu.f64	%p464, %fd391, 0d7FF0000000000000;
	mov.f64 	%fd2207, %fd390;
	mov.f64 	%fd2208, %fd2207;
	@%p464 bra 	BB33_405;

	setp.eq.f64	%p465, %fd391, 0d7FF0000000000000;
	@%p465 bra 	BB33_404;
	bra.uni 	BB33_402;

BB33_404:
	setp.eq.f64	%p467, %fd350, 0dBFF0000000000000;
	setp.gt.f64	%p468, %fd383, 0d3FF0000000000000;
	selp.b32	%r1340, 2146435072, 0, %p468;
	xor.b32  	%r1341, %r1340, 2146435072;
	setp.lt.s32	%p469, %r261, 0;
	selp.b32	%r1342, %r1341, %r1340, %p469;
	selp.b32	%r1343, 1072693248, %r1342, %p467;
	mov.u32 	%r1344, 0;
	mov.b64 	%fd2208, {%r1344, %r1343};
	bra.uni 	BB33_405;

BB33_426:
	setp.neu.f64	%p494, %fd403, 0d7FF0000000000000;
	mov.f64 	%fd2215, %fd409;
	@%p494 bra 	BB33_429;

	shr.s32 	%r1382, %r269, 31;
	and.b32  	%r1383, %r1382, -2146435072;
	add.s32 	%r1384, %r1383, 2146435072;
	or.b32  	%r1385, %r1384, -2147483648;
	selp.b32	%r1386, %r1385, %r1384, %p15;
	mov.u32 	%r1387, 0;
	mov.b64 	%fd2215, {%r1387, %r1386};

BB33_429:
	setp.eq.f64	%p498, %fd402, 0d0000000000000000;
	setp.eq.f64	%p499, %fd350, 0d3FF0000000000000;
	or.pred  	%p500, %p499, %p498;
	selp.f64	%fd2218, 0d3FF0000000000000, %fd2215, %p500;
	bra.uni 	BB33_431;

BB33_402:
	setp.neu.f64	%p466, %fd383, 0d7FF0000000000000;
	mov.f64 	%fd2208, %fd389;
	@%p466 bra 	BB33_405;

	shr.s32 	%r1334, %r261, 31;
	and.b32  	%r1335, %r1334, -2146435072;
	add.s32 	%r1336, %r1335, 2146435072;
	or.b32  	%r1337, %r1336, -2147483648;
	selp.b32	%r1338, %r1337, %r1336, %p14;
	mov.u32 	%r1339, 0;
	mov.b64 	%fd2208, {%r1339, %r1338};

BB33_405:
	setp.eq.f64	%p470, %fd382, 0d0000000000000000;
	setp.eq.f64	%p471, %fd350, 0d3FF0000000000000;
	or.pred  	%p472, %p471, %p470;
	selp.f64	%fd2218, 0d3FF0000000000000, %fd2208, %p472;

BB33_431:
	rcp.rn.f64 	%fd1457, %fd2218;
	mul.f64 	%fd2194, %fd2194, %fd1457;
	fma.rn.f64 	%fd2192, %fd2203, %fd2194, %fd2192;
	mov.u16 	%rs44, 0;
	mov.u32 	%r2198, %r234;
	mov.u32 	%r2208, %r235;
	mov.u32 	%r2218, %r236;
	mov.u32 	%r2228, %r237;

BB33_432:
	mov.u32 	%r2227, %r2228;
	mov.u32 	%r2217, %r2218;
	mov.u32 	%r2207, %r2208;
	mov.u32 	%r2197, %r2198;
	mov.f64 	%fd2191, %fd2192;
	add.s32 	%r2190, %r2190, 1;
	setp.lt.s32	%p501, %r2190, %r546;
	mov.f64 	%fd2177, %fd2191;
	mov.f64 	%fd2190, %fd2177;
	mov.u32 	%r2199, %r2197;
	mov.u32 	%r2209, %r2207;
	mov.u32 	%r2219, %r2217;
	mov.u32 	%r2229, %r2227;
	@%p501 bra 	BB33_355;

BB33_433:
	mov.u32 	%r2230, %r2229;
	mov.u32 	%r2220, %r2219;
	mov.u32 	%r2210, %r2209;
	mov.u32 	%r2200, %r2199;
	mov.f64 	%fd422, %fd2190;
	sub.f64 	%fd2193, %fd31, %fd422;
	mov.f64 	%fd2238, %fd1338;
	mov.f64 	%fd2187, %fd1338;
	@%p30 bra 	BB33_493;

	div.rn.f64 	%fd1462, %fd2366, %fd798;
	add.f64 	%fd424, %fd1462, 0d3FF0000000000000;
	mov.f64 	%fd2188, 0d0000000000000000;
	mov.f64 	%fd2238, %fd2188;
	mov.u32 	%r2234, 0;

BB33_435:
	mov.f64 	%fd2172, %fd2188;
	mov.f64 	%fd2189, %fd2172;
	mul.wide.s32 	%rd90, %r2234, 56;
	add.s64 	%rd91, %rd1, %rd90;
	add.s64 	%rd28, %rd91, 12;
	ld.u32 	%r1394, [%rd91+12];
	setp.gt.s32	%p503, %r1, %r1394;
	@%p503 bra 	BB33_492;

	setp.eq.s32	%p504, %r534, 0;
	ld.v2.u32 	{%r1395, %r1396}, [%rd28+-4];
	ld.v2.u32 	{%r1397, %r1398}, [%rd28+-12];
	@%p504 bra 	BB33_438;
	bra.uni 	BB33_437;

BB33_438:
	setp.lt.s32	%p505, %r537, 30;
	setp.eq.s32	%p506, %r1398, 31;
	and.pred  	%p507, %p506, %p505;
	selp.b32	%r1399, 1, %r1398, %p507;
	selp.u32	%r1400, 1, 0, %p507;
	sub.s32 	%r1401, %r1395, %r538;
	sub.s32 	%r1402, %r1397, %r536;
	add.s32 	%r1403, %r1402, %r1400;
	mul.lo.s32 	%r1404, %r1403, 30;
	min.s32 	%r1406, %r949, %r1399;
	mad.lo.s32 	%r1407, %r1401, 360, %r1404;
	mov.u32 	%r1408, 0;
	max.s32 	%r1409, %r1408, %r127;
	add.s32 	%r1410, %r1407, %r1409;
	add.s32 	%r1411, %r1410, %r1406;
	add.s32 	%r2235, %r1411, -30;
	bra.uni 	BB33_439;

BB33_437:
	sub.s32 	%r2235, %r1396, %r1;

BB33_439:
	cvt.rn.f64.s32	%fd1463, %r2235;
	div.rn.f64 	%fd427, %fd1463, 0d4076800000000000;
	ld.f64 	%fd2227, [%rd28+36];
	setp.neu.f64	%p508, %fd2227, 0dBFF0000000000000;
	@%p508 bra 	BB33_465;

	setp.eq.s32	%p509, %r545, 0;
	ld.v2.u32 	{%r1412, %r1413}, [%rd28+12];
	ld.v2.u32 	{%r1414, %r1415}, [%rd28+4];
	ld.v2.u32 	{%r1416, %r1417}, [%rd28+28];
	ld.v2.u32 	{%r1418, %r1419}, [%rd28+20];
	@%p509 bra 	BB33_442;
	bra.uni 	BB33_441;

BB33_442:
	setp.lt.s32	%p510, %r1415, 30;
	setp.eq.s32	%p511, %r1419, 31;
	and.pred  	%p512, %p511, %p510;
	selp.b32	%r1420, 1, %r1419, %p512;
	selp.u32	%r1421, 1, 0, %p512;
	sub.s32 	%r1422, %r1416, %r1412;
	sub.s32 	%r1423, %r1418, %r1414;
	add.s32 	%r1424, %r1423, %r1421;
	mul.lo.s32 	%r1425, %r1424, 30;
	sub.s32 	%r1427, %r949, %r1415;
	mov.u32 	%r1428, 0;
	max.s32 	%r1429, %r1428, %r1427;
	min.s32 	%r1430, %r949, %r1420;
	mad.lo.s32 	%r1431, %r1422, 360, %r1425;
	add.s32 	%r1432, %r1431, %r1429;
	add.s32 	%r1433, %r1432, %r1430;
	add.s32 	%r2236, %r1433, -30;
	bra.uni 	BB33_443;

BB33_441:
	sub.s32 	%r2236, %r1417, %r1413;

BB33_443:
	cvt.rn.f64.s32	%fd1464, %r2236;
	div.rn.f64 	%fd429, %fd1464, 0d4076800000000000;
	setp.eq.s32	%p513, %r542, 0;
	@%p513 bra 	BB33_463;
	bra.uni 	BB33_444;

BB33_463:
	fma.rn.f64 	%fd2226, %fd800, %fd429, 0d3FF0000000000000;
	bra.uni 	BB33_464;

BB33_444:
	setp.eq.s32	%p514, %r542, 1;
	@%p514 bra 	BB33_449;
	bra.uni 	BB33_445;

BB33_449:
	mul.f64 	%fd434, %fd801, %fd429;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r302}, %fd434;
	}
	bfe.u32 	%r1446, %r302, 20, 11;
	add.s32 	%r1447, %r1446, -1012;
	mov.b64 	 %rd92, %fd434;
	shl.b64 	%rd29, %rd92, %r1447;
	setp.eq.s64	%p519, %rd29, -9223372036854775808;
	abs.f64 	%fd435, %fd184;
	// Callseq Start 67
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd435;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd434;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2225, [retval0+0];
	
	//{
	}// Callseq End 67
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r303}, %fd184;
	}
	setp.lt.s32	%p520, %r303, 0;
	and.pred  	%p16, %p520, %p519;
	@!%p16 bra 	BB33_451;
	bra.uni 	BB33_450;

BB33_450:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1448}, %fd2225;
	}
	xor.b32  	%r1449, %r1448, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1450, %temp}, %fd2225;
	}
	mov.b64 	%fd2225, {%r1450, %r1449};

BB33_451:
	mov.f64 	%fd2224, %fd2225;
	setp.eq.f64	%p521, %fd184, 0d0000000000000000;
	@%p521 bra 	BB33_454;
	bra.uni 	BB33_452;

BB33_454:
	selp.b32	%r1451, %r303, 0, %p519;
	or.b32  	%r1452, %r1451, 2146435072;
	setp.lt.s32	%p525, %r302, 0;
	selp.b32	%r1453, %r1452, %r1451, %p525;
	mov.u32 	%r1454, 0;
	mov.b64 	%fd2224, {%r1454, %r1453};
	bra.uni 	BB33_455;

BB33_445:
	mov.f64 	%fd2226, 0d0000000000000000;
	setp.ne.s32	%p515, %r542, 2;
	@%p515 bra 	BB33_464;

	mul.f64 	%fd430, %fd800, %fd429;
	mov.f64 	%fd1466, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1467, %fd430, %fd1466;
	mov.f64 	%fd1468, 0d4338000000000000;
	add.rn.f64 	%fd1469, %fd1467, %fd1468;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r299, %temp}, %fd1469;
	}
	mov.f64 	%fd1470, 0dC338000000000000;
	add.rn.f64 	%fd1471, %fd1469, %fd1470;
	mov.f64 	%fd1472, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1473, %fd1471, %fd1472, %fd430;
	mov.f64 	%fd1474, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1475, %fd1471, %fd1474, %fd1473;
	mov.f64 	%fd1476, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1477, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1478, %fd1477, %fd1475, %fd1476;
	mov.f64 	%fd1479, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1480, %fd1478, %fd1475, %fd1479;
	mov.f64 	%fd1481, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1482, %fd1480, %fd1475, %fd1481;
	mov.f64 	%fd1483, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1484, %fd1482, %fd1475, %fd1483;
	mov.f64 	%fd1485, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1486, %fd1484, %fd1475, %fd1485;
	mov.f64 	%fd1487, 0d3F81111111122322;
	fma.rn.f64 	%fd1488, %fd1486, %fd1475, %fd1487;
	mov.f64 	%fd1489, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1490, %fd1488, %fd1475, %fd1489;
	mov.f64 	%fd1491, 0d3FC5555555555511;
	fma.rn.f64 	%fd1492, %fd1490, %fd1475, %fd1491;
	mov.f64 	%fd1493, 0d3FE000000000000B;
	fma.rn.f64 	%fd1494, %fd1492, %fd1475, %fd1493;
	mov.f64 	%fd1495, 0d3FF0000000000000;
	fma.rn.f64 	%fd1496, %fd1494, %fd1475, %fd1495;
	fma.rn.f64 	%fd1497, %fd1496, %fd1475, %fd1495;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r300, %temp}, %fd1497;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r301}, %fd1497;
	}
	shl.b32 	%r1434, %r299, 20;
	add.s32 	%r1435, %r301, %r1434;
	mov.b64 	%fd2226, {%r300, %r1435};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1436}, %fd430;
	}
	mov.b32 	 %f45, %r1436;
	abs.f32 	%f16, %f45;
	setp.lt.f32	%p516, %f16, 0f4086232B;
	@%p516 bra 	BB33_464;

	setp.lt.f64	%p517, %fd430, 0d0000000000000000;
	add.f64 	%fd1498, %fd430, 0d7FF0000000000000;
	selp.f64	%fd2226, 0d0000000000000000, %fd1498, %p517;
	setp.geu.f32	%p518, %f16, 0f40874800;
	@%p518 bra 	BB33_464;

	shr.u32 	%r1437, %r299, 31;
	add.s32 	%r1438, %r299, %r1437;
	shr.s32 	%r1439, %r1438, 1;
	shl.b32 	%r1440, %r1439, 20;
	add.s32 	%r1441, %r1440, %r301;
	mov.b64 	%fd1499, {%r300, %r1441};
	sub.s32 	%r1442, %r299, %r1439;
	shl.b32 	%r1443, %r1442, 20;
	add.s32 	%r1444, %r1443, 1072693248;
	mov.u32 	%r1445, 0;
	mov.b64 	%fd1500, {%r1445, %r1444};
	mul.f64 	%fd2226, %fd1499, %fd1500;
	bra.uni 	BB33_464;

BB33_452:
	setp.gt.s32	%p522, %r303, -1;
	@%p522 bra 	BB33_455;

	cvt.rzi.f64.f64	%fd1501, %fd434;
	setp.neu.f64	%p523, %fd1501, %fd434;
	selp.f64	%fd2224, 0dFFF8000000000000, %fd2224, %p523;

BB33_455:
	mov.f64 	%fd441, %fd2224;
	add.f64 	%fd442, %fd434, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1455}, %fd442;
	}
	and.b32  	%r1456, %r1455, 2146435072;
	setp.ne.s32	%p526, %r1456, 2146435072;
	mov.f64 	%fd2223, %fd441;
	@%p526 bra 	BB33_462;

	setp.gtu.f64	%p527, %fd435, 0d7FF0000000000000;
	mov.f64 	%fd2223, %fd442;
	@%p527 bra 	BB33_462;

	abs.f64 	%fd443, %fd434;
	setp.gtu.f64	%p528, %fd443, 0d7FF0000000000000;
	mov.f64 	%fd2222, %fd442;
	mov.f64 	%fd2223, %fd2222;
	@%p528 bra 	BB33_462;

	setp.eq.f64	%p529, %fd443, 0d7FF0000000000000;
	@%p529 bra 	BB33_461;
	bra.uni 	BB33_459;

BB33_461:
	setp.eq.f64	%p531, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p532, %fd435, 0d3FF0000000000000;
	selp.b32	%r1463, 2146435072, 0, %p532;
	xor.b32  	%r1464, %r1463, 2146435072;
	setp.lt.s32	%p533, %r302, 0;
	selp.b32	%r1465, %r1464, %r1463, %p533;
	selp.b32	%r1466, 1072693248, %r1465, %p531;
	mov.u32 	%r1467, 0;
	mov.b64 	%fd2223, {%r1467, %r1466};
	bra.uni 	BB33_462;

BB33_459:
	setp.neu.f64	%p530, %fd435, 0d7FF0000000000000;
	mov.f64 	%fd2223, %fd441;
	@%p530 bra 	BB33_462;

	shr.s32 	%r1457, %r302, 31;
	and.b32  	%r1458, %r1457, -2146435072;
	add.s32 	%r1459, %r1458, 2146435072;
	or.b32  	%r1460, %r1459, -2147483648;
	selp.b32	%r1461, %r1460, %r1459, %p16;
	mov.u32 	%r1462, 0;
	mov.b64 	%fd2223, {%r1462, %r1461};

BB33_462:
	setp.eq.f64	%p534, %fd434, 0d0000000000000000;
	setp.eq.f64	%p535, %fd184, 0d3FF0000000000000;
	or.pred  	%p536, %p535, %p534;
	selp.f64	%fd2226, 0d3FF0000000000000, %fd2223, %p536;

BB33_464:
	add.f64 	%fd1502, %fd2226, 0dBFF0000000000000;
	mul.f64 	%fd2227, %fd1502, 0d4059000000000000;

BB33_465:
	setp.eq.s32	%p537, %r535, 0;
	@%p537 bra 	BB33_485;
	bra.uni 	BB33_466;

BB33_485:
	fma.rn.f64 	%fd2235, %fd2366, %fd427, 0d3FF0000000000000;
	bra.uni 	BB33_486;

BB33_466:
	setp.eq.s32	%p538, %r535, 1;
	@%p538 bra 	BB33_471;
	bra.uni 	BB33_467;

BB33_471:
	mul.f64 	%fd456, %fd427, %fd798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r307}, %fd456;
	}
	bfe.u32 	%r1480, %r307, 20, 11;
	add.s32 	%r1481, %r1480, -1012;
	mov.b64 	 %rd93, %fd456;
	shl.b64 	%rd30, %rd93, %r1481;
	setp.eq.s64	%p543, %rd30, -9223372036854775808;
	abs.f64 	%fd457, %fd424;
	// Callseq Start 68
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd457;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd456;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2234, [retval0+0];
	
	//{
	}// Callseq End 68
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r308}, %fd424;
	}
	setp.lt.s32	%p544, %r308, 0;
	and.pred  	%p17, %p544, %p543;
	@!%p17 bra 	BB33_473;
	bra.uni 	BB33_472;

BB33_472:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1482}, %fd2234;
	}
	xor.b32  	%r1483, %r1482, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1484, %temp}, %fd2234;
	}
	mov.b64 	%fd2234, {%r1484, %r1483};

BB33_473:
	mov.f64 	%fd2233, %fd2234;
	setp.eq.f64	%p545, %fd424, 0d0000000000000000;
	@%p545 bra 	BB33_476;
	bra.uni 	BB33_474;

BB33_476:
	selp.b32	%r1485, %r308, 0, %p543;
	or.b32  	%r1486, %r1485, 2146435072;
	setp.lt.s32	%p549, %r307, 0;
	selp.b32	%r1487, %r1486, %r1485, %p549;
	mov.u32 	%r1488, 0;
	mov.b64 	%fd2233, {%r1488, %r1487};
	bra.uni 	BB33_477;

BB33_467:
	mov.f64 	%fd2235, 0d0000000000000000;
	setp.ne.s32	%p539, %r535, 2;
	@%p539 bra 	BB33_486;

	mul.f64 	%fd452, %fd2366, %fd427;
	mov.f64 	%fd1504, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1505, %fd452, %fd1504;
	mov.f64 	%fd1506, 0d4338000000000000;
	add.rn.f64 	%fd1507, %fd1505, %fd1506;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r304, %temp}, %fd1507;
	}
	mov.f64 	%fd1508, 0dC338000000000000;
	add.rn.f64 	%fd1509, %fd1507, %fd1508;
	mov.f64 	%fd1510, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1511, %fd1509, %fd1510, %fd452;
	mov.f64 	%fd1512, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1513, %fd1509, %fd1512, %fd1511;
	mov.f64 	%fd1514, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1515, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1516, %fd1515, %fd1513, %fd1514;
	mov.f64 	%fd1517, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1518, %fd1516, %fd1513, %fd1517;
	mov.f64 	%fd1519, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1520, %fd1518, %fd1513, %fd1519;
	mov.f64 	%fd1521, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1522, %fd1520, %fd1513, %fd1521;
	mov.f64 	%fd1523, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1524, %fd1522, %fd1513, %fd1523;
	mov.f64 	%fd1525, 0d3F81111111122322;
	fma.rn.f64 	%fd1526, %fd1524, %fd1513, %fd1525;
	mov.f64 	%fd1527, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1528, %fd1526, %fd1513, %fd1527;
	mov.f64 	%fd1529, 0d3FC5555555555511;
	fma.rn.f64 	%fd1530, %fd1528, %fd1513, %fd1529;
	mov.f64 	%fd1531, 0d3FE000000000000B;
	fma.rn.f64 	%fd1532, %fd1530, %fd1513, %fd1531;
	mov.f64 	%fd1533, 0d3FF0000000000000;
	fma.rn.f64 	%fd1534, %fd1532, %fd1513, %fd1533;
	fma.rn.f64 	%fd1535, %fd1534, %fd1513, %fd1533;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r305, %temp}, %fd1535;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r306}, %fd1535;
	}
	shl.b32 	%r1468, %r304, 20;
	add.s32 	%r1469, %r306, %r1468;
	mov.b64 	%fd2235, {%r305, %r1469};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1470}, %fd452;
	}
	mov.b32 	 %f46, %r1470;
	abs.f32 	%f17, %f46;
	setp.lt.f32	%p540, %f17, 0f4086232B;
	@%p540 bra 	BB33_486;

	setp.lt.f64	%p541, %fd452, 0d0000000000000000;
	add.f64 	%fd1536, %fd452, 0d7FF0000000000000;
	selp.f64	%fd2235, 0d0000000000000000, %fd1536, %p541;
	setp.geu.f32	%p542, %f17, 0f40874800;
	@%p542 bra 	BB33_486;

	shr.u32 	%r1471, %r304, 31;
	add.s32 	%r1472, %r304, %r1471;
	shr.s32 	%r1473, %r1472, 1;
	shl.b32 	%r1474, %r1473, 20;
	add.s32 	%r1475, %r1474, %r306;
	mov.b64 	%fd1537, {%r305, %r1475};
	sub.s32 	%r1476, %r304, %r1473;
	shl.b32 	%r1477, %r1476, 20;
	add.s32 	%r1478, %r1477, 1072693248;
	mov.u32 	%r1479, 0;
	mov.b64 	%fd1538, {%r1479, %r1478};
	mul.f64 	%fd2235, %fd1537, %fd1538;
	bra.uni 	BB33_486;

BB33_474:
	setp.gt.s32	%p546, %r308, -1;
	@%p546 bra 	BB33_477;

	cvt.rzi.f64.f64	%fd1539, %fd456;
	setp.neu.f64	%p547, %fd1539, %fd456;
	selp.f64	%fd2233, 0dFFF8000000000000, %fd2233, %p547;

BB33_477:
	mov.f64 	%fd463, %fd2233;
	add.f64 	%fd464, %fd456, %fd424;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1489}, %fd464;
	}
	and.b32  	%r1490, %r1489, 2146435072;
	setp.ne.s32	%p550, %r1490, 2146435072;
	mov.f64 	%fd2232, %fd463;
	@%p550 bra 	BB33_484;

	setp.gtu.f64	%p551, %fd457, 0d7FF0000000000000;
	mov.f64 	%fd2232, %fd464;
	@%p551 bra 	BB33_484;

	abs.f64 	%fd465, %fd456;
	setp.gtu.f64	%p552, %fd465, 0d7FF0000000000000;
	mov.f64 	%fd2231, %fd464;
	mov.f64 	%fd2232, %fd2231;
	@%p552 bra 	BB33_484;

	setp.eq.f64	%p553, %fd465, 0d7FF0000000000000;
	@%p553 bra 	BB33_483;
	bra.uni 	BB33_481;

BB33_483:
	setp.eq.f64	%p555, %fd424, 0dBFF0000000000000;
	setp.gt.f64	%p556, %fd457, 0d3FF0000000000000;
	selp.b32	%r1497, 2146435072, 0, %p556;
	xor.b32  	%r1498, %r1497, 2146435072;
	setp.lt.s32	%p557, %r307, 0;
	selp.b32	%r1499, %r1498, %r1497, %p557;
	selp.b32	%r1500, 1072693248, %r1499, %p555;
	mov.u32 	%r1501, 0;
	mov.b64 	%fd2232, {%r1501, %r1500};
	bra.uni 	BB33_484;

BB33_481:
	setp.neu.f64	%p554, %fd457, 0d7FF0000000000000;
	mov.f64 	%fd2232, %fd463;
	@%p554 bra 	BB33_484;

	shr.s32 	%r1491, %r307, 31;
	and.b32  	%r1492, %r1491, -2146435072;
	add.s32 	%r1493, %r1492, 2146435072;
	or.b32  	%r1494, %r1493, -2147483648;
	selp.b32	%r1495, %r1494, %r1493, %p17;
	mov.u32 	%r1496, 0;
	mov.b64 	%fd2232, {%r1496, %r1495};

BB33_484:
	setp.eq.f64	%p558, %fd456, 0d0000000000000000;
	setp.eq.f64	%p559, %fd424, 0d3FF0000000000000;
	or.pred  	%p560, %p559, %p558;
	selp.f64	%fd2235, 0d3FF0000000000000, %fd2232, %p560;

BB33_486:
	rcp.rn.f64 	%fd472, %fd2235;
	mul.f64 	%fd473, %fd2227, %fd472;
	mul.f64 	%fd1540, %fd472, %fd473;
	mul.f64 	%fd2237, %fd427, %fd1540;
	sub.f64 	%fd1541, %fd2238, %fd2237;
	selp.f64	%fd2236, %fd1541, %fd2238, %p537;
	setp.ne.s32	%p562, %r535, 1;
	@%p562 bra 	BB33_488;

	mul.f64 	%fd1542, %fd427, %fd2227;
	mul.f64 	%fd1543, %fd1542, %fd472;
	div.rn.f64 	%fd1544, %fd1543, %fd424;
	sub.f64 	%fd2236, %fd2236, %fd1544;

BB33_488:
	add.f64 	%fd2189, %fd2189, %fd473;
	mul.f64 	%fd1545, %fd427, %fd473;
	sub.f64 	%fd1546, %fd2236, %fd1545;
	setp.eq.s32	%p563, %r535, 2;
	selp.f64	%fd2238, %fd1546, %fd2236, %p563;
	setp.ne.s32	%p564, %r535, 3;
	@%p564 bra 	BB33_492;

	setp.le.f64	%p565, %fd427, %fd335;
	@%p565 bra 	BB33_491;

	mul.f64 	%fd1547, %fd427, %fd2227;
	mul.f64 	%fd1548, %fd1547, %fd472;
	div.rn.f64 	%fd2237, %fd1548, %fd424;

BB33_491:
	sub.f64 	%fd2238, %fd2238, %fd2237;

BB33_492:
	mov.f64 	%fd2188, %fd2189;
	add.s32 	%r2234, %r2234, 1;
	setp.lt.s32	%p566, %r2234, %r546;
	mov.f64 	%fd2187, %fd2188;
	@%p566 bra 	BB33_435;

BB33_493:
	setp.eq.f64	%p567, %fd2187, 0d0000000000000000;
	mov.f64 	%fd2179, %fd1338;
	@%p567 bra 	BB33_495;

	neg.f64 	%fd1550, %fd2238;
	div.rn.f64 	%fd2179, %fd1550, %fd2187;

BB33_495:
	mov.f64 	%fd2178, %fd2179;
	setp.lt.f64	%p568, %fd2193, 0d0000000000000000;
	selp.f64	%fd2151, %fd2151, %fd2366, %p568;
	selp.f64	%fd2150, %fd2366, %fd2150, %p568;
	setp.lt.s32	%p569, %r2515, %r540;
	mov.f64 	%fd2362, %fd2366;
	@%p569 bra 	BB33_348;

BB33_827:
	st.param.f64	[func_retval0+0], %fd2362;
	ret;
}

	// .globl	_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid
.visible .func  (.param .b64 func_retval0) _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid(
	.param .align 8 .b8 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_0[40],
	.param .b64 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_1,
	.param .b32 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_2,
	.param .b32 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_3,
	.param .b64 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_4,
	.param .b32 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_5,
	.param .align 4 .b8 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_6[16],
	.param .align 4 .b8 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_7[16],
	.param .b32 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_8,
	.param .b64 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_9,
	.param .b32 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_10,
	.param .b64 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_11
)
{
	.reg .pred 	%p<894>;
	.reg .b16 	%rs<49>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<2426>;
	.reg .f64 	%fd<2279>;
	.reg .b64 	%rd<97>;


	ld.param.u32 	%r517, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_0+36];
	ld.param.u32 	%r1, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_0+24];
	ld.param.f64 	%fd2, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_0+16];
	ld.param.f64 	%fd1, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_0+8];
	ld.param.u64 	%rd48, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_0];
	ld.param.f64 	%fd770, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_1];
	ld.param.u32 	%r518, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_2];
	ld.param.u32 	%r519, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_3];
	ld.param.f64 	%fd771, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_4];
	ld.param.u32 	%r523, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_6+12];
	ld.param.u32 	%r527, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_7+12];
	ld.param.u32 	%r526, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_7+8];
	ld.param.u32 	%r525, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_7+4];
	ld.param.u32 	%r524, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_7];
	ld.param.u32 	%r528, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_8];
	ld.param.u32 	%r529, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_10];
	ld.param.f64 	%fd2269, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_11];
	mov.f64 	%fd1984, 0d0000000000000000;
	setp.lt.s32	%p29, %r528, 1;
	@%p29 bra 	BB34_80;

	div.rn.f64 	%fd777, %fd1, %fd2;
	add.f64 	%fd3, %fd777, 0d3FF0000000000000;
	div.rn.f64 	%fd778, %fd2269, %fd771;
	add.f64 	%fd4, %fd778, 0d3FF0000000000000;
	mov.f64 	%fd1984, 0d0000000000000000;
	mov.f64 	%fd1959, 0d3FF0000000000000;
	mov.u16 	%rs41, 1;
	mov.u32 	%r2059, 0;

BB34_2:
	mul.wide.s32 	%rd49, %r2059, 56;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd1, %rd50, 12;
	ld.u32 	%r539, [%rd50+12];
	setp.gt.s32	%p30, %r523, %r539;
	@%p30 bra 	BB34_79;

	ld.v2.u32 	{%r540, %r541}, [%rd1+-4];
	ld.v2.u32 	{%r542, %r543}, [%rd1+-12];
	ld.f64 	%fd1968, [%rd1+36];
	setp.neu.f64	%p31, %fd1968, 0dBFF0000000000000;
	@%p31 bra 	BB34_29;

	setp.eq.s32	%p32, %r517, 0;
	ld.v2.u32 	{%r544, %r545}, [%rd1+12];
	ld.v2.u32 	{%r546, %r547}, [%rd1+4];
	ld.v2.u32 	{%r548, %r549}, [%rd1+28];
	ld.v2.u32 	{%r550, %r551}, [%rd1+20];
	@%p32 bra 	BB34_6;
	bra.uni 	BB34_5;

BB34_6:
	setp.lt.s32	%p33, %r547, 30;
	setp.eq.s32	%p34, %r551, 31;
	and.pred  	%p35, %p34, %p33;
	selp.b32	%r552, 1, %r551, %p35;
	selp.u32	%r553, 1, 0, %p35;
	sub.s32 	%r554, %r548, %r544;
	sub.s32 	%r555, %r550, %r546;
	add.s32 	%r556, %r555, %r553;
	mul.lo.s32 	%r557, %r556, 30;
	mov.u32 	%r558, 30;
	sub.s32 	%r559, %r558, %r547;
	mov.u32 	%r560, 0;
	max.s32 	%r561, %r560, %r559;
	min.s32 	%r562, %r558, %r552;
	mad.lo.s32 	%r563, %r554, 360, %r557;
	add.s32 	%r564, %r563, %r561;
	add.s32 	%r565, %r564, %r562;
	add.s32 	%r2064, %r565, -30;
	bra.uni 	BB34_7;

BB34_5:
	sub.s32 	%r2064, %r549, %r545;

BB34_7:
	cvt.rn.f64.s32	%fd779, %r2064;
	div.rn.f64 	%fd8, %fd779, 0d4076800000000000;
	setp.eq.s32	%p36, %r1, 0;
	@%p36 bra 	BB34_27;
	bra.uni 	BB34_8;

BB34_27:
	fma.rn.f64 	%fd1967, %fd1, %fd8, 0d3FF0000000000000;
	bra.uni 	BB34_28;

BB34_8:
	setp.eq.s32	%p37, %r1, 1;
	@%p37 bra 	BB34_13;
	bra.uni 	BB34_9;

BB34_13:
	mul.f64 	%fd13, %fd2, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd13;
	}
	bfe.u32 	%r578, %r25, 20, 11;
	add.s32 	%r579, %r578, -1012;
	mov.b64 	 %rd51, %fd13;
	shl.b64 	%rd2, %rd51, %r579;
	setp.eq.s64	%p42, %rd2, -9223372036854775808;
	abs.f64 	%fd14, %fd3;
	// Callseq Start 81
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd14;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd13;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1966, [retval0+0];
	
	//{
	}// Callseq End 81
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd3;
	}
	setp.lt.s32	%p43, %r26, 0;
	and.pred  	%p1, %p43, %p42;
	@!%p1 bra 	BB34_15;
	bra.uni 	BB34_14;

BB34_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r580}, %fd1966;
	}
	xor.b32  	%r581, %r580, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r582, %temp}, %fd1966;
	}
	mov.b64 	%fd1966, {%r582, %r581};

BB34_15:
	mov.f64 	%fd1965, %fd1966;
	setp.eq.f64	%p44, %fd3, 0d0000000000000000;
	@%p44 bra 	BB34_18;
	bra.uni 	BB34_16;

BB34_18:
	selp.b32	%r583, %r26, 0, %p42;
	or.b32  	%r584, %r583, 2146435072;
	setp.lt.s32	%p48, %r25, 0;
	selp.b32	%r585, %r584, %r583, %p48;
	mov.u32 	%r586, 0;
	mov.b64 	%fd1965, {%r586, %r585};
	bra.uni 	BB34_19;

BB34_9:
	mov.f64 	%fd1967, 0d0000000000000000;
	setp.ne.s32	%p38, %r1, 2;
	@%p38 bra 	BB34_28;

	mul.f64 	%fd9, %fd1, %fd8;
	mov.f64 	%fd781, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd782, %fd9, %fd781;
	mov.f64 	%fd783, 0d4338000000000000;
	add.rn.f64 	%fd784, %fd782, %fd783;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd784;
	}
	mov.f64 	%fd785, 0dC338000000000000;
	add.rn.f64 	%fd786, %fd784, %fd785;
	mov.f64 	%fd787, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd788, %fd786, %fd787, %fd9;
	mov.f64 	%fd789, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd790, %fd786, %fd789, %fd788;
	mov.f64 	%fd791, 0d3E928AF3FCA213EA;
	mov.f64 	%fd792, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd793, %fd792, %fd790, %fd791;
	mov.f64 	%fd794, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd795, %fd793, %fd790, %fd794;
	mov.f64 	%fd796, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd797, %fd795, %fd790, %fd796;
	mov.f64 	%fd798, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd799, %fd797, %fd790, %fd798;
	mov.f64 	%fd800, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd801, %fd799, %fd790, %fd800;
	mov.f64 	%fd802, 0d3F81111111122322;
	fma.rn.f64 	%fd803, %fd801, %fd790, %fd802;
	mov.f64 	%fd804, 0d3FA55555555502A1;
	fma.rn.f64 	%fd805, %fd803, %fd790, %fd804;
	mov.f64 	%fd806, 0d3FC5555555555511;
	fma.rn.f64 	%fd807, %fd805, %fd790, %fd806;
	mov.f64 	%fd808, 0d3FE000000000000B;
	fma.rn.f64 	%fd809, %fd807, %fd790, %fd808;
	mov.f64 	%fd810, 0d3FF0000000000000;
	fma.rn.f64 	%fd811, %fd809, %fd790, %fd810;
	fma.rn.f64 	%fd812, %fd811, %fd790, %fd810;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r23, %temp}, %fd812;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd812;
	}
	shl.b32 	%r566, %r22, 20;
	add.s32 	%r567, %r24, %r566;
	mov.b64 	%fd1967, {%r23, %r567};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r568}, %fd9;
	}
	mov.b32 	 %f29, %r568;
	abs.f32 	%f1, %f29;
	setp.lt.f32	%p39, %f1, 0f4086232B;
	@%p39 bra 	BB34_28;

	setp.lt.f64	%p40, %fd9, 0d0000000000000000;
	add.f64 	%fd813, %fd9, 0d7FF0000000000000;
	selp.f64	%fd1967, 0d0000000000000000, %fd813, %p40;
	setp.geu.f32	%p41, %f1, 0f40874800;
	@%p41 bra 	BB34_28;

	shr.u32 	%r569, %r22, 31;
	add.s32 	%r570, %r22, %r569;
	shr.s32 	%r571, %r570, 1;
	shl.b32 	%r572, %r571, 20;
	add.s32 	%r573, %r572, %r24;
	mov.b64 	%fd814, {%r23, %r573};
	sub.s32 	%r574, %r22, %r571;
	shl.b32 	%r575, %r574, 20;
	add.s32 	%r576, %r575, 1072693248;
	mov.u32 	%r577, 0;
	mov.b64 	%fd815, {%r577, %r576};
	mul.f64 	%fd1967, %fd814, %fd815;
	bra.uni 	BB34_28;

BB34_16:
	setp.gt.s32	%p45, %r26, -1;
	@%p45 bra 	BB34_19;

	cvt.rzi.f64.f64	%fd816, %fd13;
	setp.neu.f64	%p46, %fd816, %fd13;
	selp.f64	%fd1965, 0dFFF8000000000000, %fd1965, %p46;

BB34_19:
	mov.f64 	%fd20, %fd1965;
	add.f64 	%fd21, %fd13, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r587}, %fd21;
	}
	and.b32  	%r588, %r587, 2146435072;
	setp.ne.s32	%p49, %r588, 2146435072;
	mov.f64 	%fd1964, %fd20;
	@%p49 bra 	BB34_26;

	setp.gtu.f64	%p50, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd1964, %fd21;
	@%p50 bra 	BB34_26;

	abs.f64 	%fd22, %fd13;
	setp.gtu.f64	%p51, %fd22, 0d7FF0000000000000;
	mov.f64 	%fd1963, %fd21;
	mov.f64 	%fd1964, %fd1963;
	@%p51 bra 	BB34_26;

	setp.eq.f64	%p52, %fd22, 0d7FF0000000000000;
	@%p52 bra 	BB34_25;
	bra.uni 	BB34_23;

BB34_25:
	setp.eq.f64	%p54, %fd3, 0dBFF0000000000000;
	setp.gt.f64	%p55, %fd14, 0d3FF0000000000000;
	selp.b32	%r595, 2146435072, 0, %p55;
	xor.b32  	%r596, %r595, 2146435072;
	setp.lt.s32	%p56, %r25, 0;
	selp.b32	%r597, %r596, %r595, %p56;
	selp.b32	%r598, 1072693248, %r597, %p54;
	mov.u32 	%r599, 0;
	mov.b64 	%fd1964, {%r599, %r598};
	bra.uni 	BB34_26;

BB34_23:
	setp.neu.f64	%p53, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd1964, %fd20;
	@%p53 bra 	BB34_26;

	shr.s32 	%r589, %r25, 31;
	and.b32  	%r590, %r589, -2146435072;
	add.s32 	%r591, %r590, 2146435072;
	or.b32  	%r592, %r591, -2147483648;
	selp.b32	%r593, %r592, %r591, %p1;
	mov.u32 	%r594, 0;
	mov.b64 	%fd1964, {%r594, %r593};

BB34_26:
	setp.eq.f64	%p57, %fd13, 0d0000000000000000;
	setp.eq.f64	%p58, %fd3, 0d3FF0000000000000;
	or.pred  	%p59, %p58, %p57;
	selp.f64	%fd1967, 0d3FF0000000000000, %fd1964, %p59;

BB34_28:
	add.f64 	%fd817, %fd1967, 0dBFF0000000000000;
	mul.f64 	%fd1968, %fd817, 0d4059000000000000;

BB34_29:
	and.b16  	%rs18, %rs41, 255;
	setp.eq.s16	%p60, %rs18, 0;
	@%p60 bra 	BB34_54;
	bra.uni 	BB34_30;

BB34_54:
	setp.eq.s32	%p89, %r518, 0;
	@%p89 bra 	BB34_56;
	bra.uni 	BB34_55;

BB34_56:
	setp.lt.s32	%p90, %r2061, 30;
	setp.eq.s32	%p91, %r543, 31;
	and.pred  	%p92, %p91, %p90;
	selp.b32	%r648, 1, %r543, %p92;
	selp.u32	%r649, 1, 0, %p92;
	sub.s32 	%r650, %r540, %r2062;
	sub.s32 	%r651, %r542, %r2060;
	add.s32 	%r652, %r651, %r649;
	mul.lo.s32 	%r653, %r652, 30;
	mov.u32 	%r654, 30;
	sub.s32 	%r655, %r654, %r2061;
	mov.u32 	%r656, 0;
	max.s32 	%r657, %r656, %r655;
	min.s32 	%r658, %r654, %r648;
	mad.lo.s32 	%r659, %r650, 360, %r653;
	add.s32 	%r660, %r659, %r657;
	add.s32 	%r661, %r660, %r658;
	add.s32 	%r2066, %r661, -30;
	bra.uni 	BB34_57;

BB34_30:
	setp.eq.s32	%p61, %r518, 0;
	@%p61 bra 	BB34_32;
	bra.uni 	BB34_31;

BB34_32:
	setp.lt.s32	%p62, %r525, 30;
	setp.eq.s32	%p63, %r543, 31;
	and.pred  	%p64, %p63, %p62;
	selp.b32	%r600, 1, %r543, %p64;
	selp.u32	%r601, 1, 0, %p64;
	sub.s32 	%r602, %r540, %r526;
	sub.s32 	%r603, %r542, %r524;
	add.s32 	%r604, %r603, %r601;
	mul.lo.s32 	%r605, %r604, 30;
	mov.u32 	%r606, 30;
	sub.s32 	%r607, %r606, %r525;
	mov.u32 	%r608, 0;
	max.s32 	%r609, %r608, %r607;
	min.s32 	%r610, %r606, %r600;
	mad.lo.s32 	%r611, %r602, 360, %r605;
	add.s32 	%r612, %r611, %r609;
	add.s32 	%r613, %r612, %r610;
	add.s32 	%r2065, %r613, -30;
	bra.uni 	BB34_33;

BB34_55:
	sub.s32 	%r2066, %r541, %r2063;

BB34_57:
	cvt.rn.f64.s32	%fd856, %r2066;
	div.rn.f64 	%fd51, %fd856, 0d4076800000000000;
	setp.eq.s32	%p93, %r519, 0;
	@%p93 bra 	BB34_77;
	bra.uni 	BB34_58;

BB34_77:
	fma.rn.f64 	%fd1983, %fd51, %fd2269, 0d3FF0000000000000;
	bra.uni 	BB34_78;

BB34_31:
	sub.s32 	%r2065, %r541, %r527;

BB34_33:
	cvt.rn.f64.s32	%fd818, %r2065;
	div.rn.f64 	%fd31, %fd818, 0d4076800000000000;
	setp.eq.s32	%p65, %r519, 0;
	@%p65 bra 	BB34_53;
	bra.uni 	BB34_34;

BB34_53:
	fma.rn.f64 	%fd1983, %fd31, %fd2269, 0d3FF0000000000000;
	bra.uni 	BB34_78;

BB34_58:
	setp.eq.s32	%p94, %r519, 1;
	@%p94 bra 	BB34_63;
	bra.uni 	BB34_59;

BB34_63:
	mul.f64 	%fd56, %fd51, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd56;
	}
	bfe.u32 	%r674, %r42, 20, 11;
	add.s32 	%r675, %r674, -1012;
	mov.b64 	 %rd53, %fd56;
	shl.b64 	%rd4, %rd53, %r675;
	setp.eq.s64	%p99, %rd4, -9223372036854775808;
	abs.f64 	%fd57, %fd4;
	// Callseq Start 83
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd57;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd56;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1982, [retval0+0];
	
	//{
	}// Callseq End 83
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd4;
	}
	setp.lt.s32	%p100, %r43, 0;
	and.pred  	%p3, %p100, %p99;
	@!%p3 bra 	BB34_65;
	bra.uni 	BB34_64;

BB34_64:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r676}, %fd1982;
	}
	xor.b32  	%r677, %r676, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r678, %temp}, %fd1982;
	}
	mov.b64 	%fd1982, {%r678, %r677};

BB34_65:
	mov.f64 	%fd1981, %fd1982;
	setp.eq.f64	%p101, %fd4, 0d0000000000000000;
	@%p101 bra 	BB34_68;
	bra.uni 	BB34_66;

BB34_68:
	selp.b32	%r679, %r43, 0, %p99;
	or.b32  	%r680, %r679, 2146435072;
	setp.lt.s32	%p105, %r42, 0;
	selp.b32	%r681, %r680, %r679, %p105;
	mov.u32 	%r682, 0;
	mov.b64 	%fd1981, {%r682, %r681};
	bra.uni 	BB34_69;

BB34_34:
	setp.eq.s32	%p66, %r519, 1;
	@%p66 bra 	BB34_39;
	bra.uni 	BB34_35;

BB34_39:
	mul.f64 	%fd36, %fd31, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd36;
	}
	bfe.u32 	%r626, %r34, 20, 11;
	add.s32 	%r627, %r626, -1012;
	mov.b64 	 %rd52, %fd36;
	shl.b64 	%rd3, %rd52, %r627;
	setp.eq.s64	%p71, %rd3, -9223372036854775808;
	abs.f64 	%fd37, %fd4;
	// Callseq Start 82
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd37;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1975, [retval0+0];
	
	//{
	}// Callseq End 82
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	setp.lt.s32	%p72, %r35, 0;
	and.pred  	%p2, %p72, %p71;
	@!%p2 bra 	BB34_41;
	bra.uni 	BB34_40;

BB34_40:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r628}, %fd1975;
	}
	xor.b32  	%r629, %r628, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r630, %temp}, %fd1975;
	}
	mov.b64 	%fd1975, {%r630, %r629};

BB34_41:
	mov.f64 	%fd1974, %fd1975;
	setp.eq.f64	%p73, %fd4, 0d0000000000000000;
	@%p73 bra 	BB34_44;
	bra.uni 	BB34_42;

BB34_44:
	selp.b32	%r631, %r35, 0, %p71;
	or.b32  	%r632, %r631, 2146435072;
	setp.lt.s32	%p77, %r34, 0;
	selp.b32	%r633, %r632, %r631, %p77;
	mov.u32 	%r634, 0;
	mov.b64 	%fd1974, {%r634, %r633};
	bra.uni 	BB34_45;

BB34_59:
	mov.f64 	%fd1983, 0d0000000000000000;
	setp.ne.s32	%p95, %r519, 2;
	@%p95 bra 	BB34_78;

	mul.f64 	%fd52, %fd51, %fd2269;
	mov.f64 	%fd858, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd859, %fd52, %fd858;
	mov.f64 	%fd860, 0d4338000000000000;
	add.rn.f64 	%fd861, %fd859, %fd860;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r39, %temp}, %fd861;
	}
	mov.f64 	%fd862, 0dC338000000000000;
	add.rn.f64 	%fd863, %fd861, %fd862;
	mov.f64 	%fd864, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd865, %fd863, %fd864, %fd52;
	mov.f64 	%fd866, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd867, %fd863, %fd866, %fd865;
	mov.f64 	%fd868, 0d3E928AF3FCA213EA;
	mov.f64 	%fd869, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd870, %fd869, %fd867, %fd868;
	mov.f64 	%fd871, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd872, %fd870, %fd867, %fd871;
	mov.f64 	%fd873, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd874, %fd872, %fd867, %fd873;
	mov.f64 	%fd875, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd876, %fd874, %fd867, %fd875;
	mov.f64 	%fd877, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd878, %fd876, %fd867, %fd877;
	mov.f64 	%fd879, 0d3F81111111122322;
	fma.rn.f64 	%fd880, %fd878, %fd867, %fd879;
	mov.f64 	%fd881, 0d3FA55555555502A1;
	fma.rn.f64 	%fd882, %fd880, %fd867, %fd881;
	mov.f64 	%fd883, 0d3FC5555555555511;
	fma.rn.f64 	%fd884, %fd882, %fd867, %fd883;
	mov.f64 	%fd885, 0d3FE000000000000B;
	fma.rn.f64 	%fd886, %fd884, %fd867, %fd885;
	mov.f64 	%fd887, 0d3FF0000000000000;
	fma.rn.f64 	%fd888, %fd886, %fd867, %fd887;
	fma.rn.f64 	%fd889, %fd888, %fd867, %fd887;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r40, %temp}, %fd889;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd889;
	}
	shl.b32 	%r662, %r39, 20;
	add.s32 	%r663, %r41, %r662;
	mov.b64 	%fd1983, {%r40, %r663};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r664}, %fd52;
	}
	mov.b32 	 %f31, %r664;
	abs.f32 	%f3, %f31;
	setp.lt.f32	%p96, %f3, 0f4086232B;
	@%p96 bra 	BB34_78;

	setp.lt.f64	%p97, %fd52, 0d0000000000000000;
	add.f64 	%fd890, %fd52, 0d7FF0000000000000;
	selp.f64	%fd1983, 0d0000000000000000, %fd890, %p97;
	setp.geu.f32	%p98, %f3, 0f40874800;
	@%p98 bra 	BB34_78;

	shr.u32 	%r665, %r39, 31;
	add.s32 	%r666, %r39, %r665;
	shr.s32 	%r667, %r666, 1;
	shl.b32 	%r668, %r667, 20;
	add.s32 	%r669, %r668, %r41;
	mov.b64 	%fd891, {%r40, %r669};
	sub.s32 	%r670, %r39, %r667;
	shl.b32 	%r671, %r670, 20;
	add.s32 	%r672, %r671, 1072693248;
	mov.u32 	%r673, 0;
	mov.b64 	%fd892, {%r673, %r672};
	mul.f64 	%fd1983, %fd891, %fd892;
	bra.uni 	BB34_78;

BB34_35:
	mov.f64 	%fd1983, 0d0000000000000000;
	setp.ne.s32	%p67, %r519, 2;
	@%p67 bra 	BB34_78;

	mul.f64 	%fd32, %fd31, %fd2269;
	mov.f64 	%fd820, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd821, %fd32, %fd820;
	mov.f64 	%fd822, 0d4338000000000000;
	add.rn.f64 	%fd823, %fd821, %fd822;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r31, %temp}, %fd823;
	}
	mov.f64 	%fd824, 0dC338000000000000;
	add.rn.f64 	%fd825, %fd823, %fd824;
	mov.f64 	%fd826, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd827, %fd825, %fd826, %fd32;
	mov.f64 	%fd828, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd829, %fd825, %fd828, %fd827;
	mov.f64 	%fd830, 0d3E928AF3FCA213EA;
	mov.f64 	%fd831, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd832, %fd831, %fd829, %fd830;
	mov.f64 	%fd833, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd834, %fd832, %fd829, %fd833;
	mov.f64 	%fd835, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd836, %fd834, %fd829, %fd835;
	mov.f64 	%fd837, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd838, %fd836, %fd829, %fd837;
	mov.f64 	%fd839, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd840, %fd838, %fd829, %fd839;
	mov.f64 	%fd841, 0d3F81111111122322;
	fma.rn.f64 	%fd842, %fd840, %fd829, %fd841;
	mov.f64 	%fd843, 0d3FA55555555502A1;
	fma.rn.f64 	%fd844, %fd842, %fd829, %fd843;
	mov.f64 	%fd845, 0d3FC5555555555511;
	fma.rn.f64 	%fd846, %fd844, %fd829, %fd845;
	mov.f64 	%fd847, 0d3FE000000000000B;
	fma.rn.f64 	%fd848, %fd846, %fd829, %fd847;
	mov.f64 	%fd849, 0d3FF0000000000000;
	fma.rn.f64 	%fd850, %fd848, %fd829, %fd849;
	fma.rn.f64 	%fd851, %fd850, %fd829, %fd849;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd851;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd851;
	}
	shl.b32 	%r614, %r31, 20;
	add.s32 	%r615, %r33, %r614;
	mov.b64 	%fd1983, {%r32, %r615};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r616}, %fd32;
	}
	mov.b32 	 %f30, %r616;
	abs.f32 	%f2, %f30;
	setp.lt.f32	%p68, %f2, 0f4086232B;
	@%p68 bra 	BB34_78;

	setp.lt.f64	%p69, %fd32, 0d0000000000000000;
	add.f64 	%fd852, %fd32, 0d7FF0000000000000;
	selp.f64	%fd1983, 0d0000000000000000, %fd852, %p69;
	setp.geu.f32	%p70, %f2, 0f40874800;
	@%p70 bra 	BB34_78;

	shr.u32 	%r617, %r31, 31;
	add.s32 	%r618, %r31, %r617;
	shr.s32 	%r619, %r618, 1;
	shl.b32 	%r620, %r619, 20;
	add.s32 	%r621, %r620, %r33;
	mov.b64 	%fd853, {%r32, %r621};
	sub.s32 	%r622, %r31, %r619;
	shl.b32 	%r623, %r622, 20;
	add.s32 	%r624, %r623, 1072693248;
	mov.u32 	%r625, 0;
	mov.b64 	%fd854, {%r625, %r624};
	mul.f64 	%fd1983, %fd853, %fd854;
	bra.uni 	BB34_78;

BB34_66:
	setp.gt.s32	%p102, %r43, -1;
	@%p102 bra 	BB34_69;

	cvt.rzi.f64.f64	%fd893, %fd56;
	setp.neu.f64	%p103, %fd893, %fd56;
	selp.f64	%fd1981, 0dFFF8000000000000, %fd1981, %p103;

BB34_69:
	mov.f64 	%fd63, %fd1981;
	add.f64 	%fd64, %fd56, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r683}, %fd64;
	}
	and.b32  	%r684, %r683, 2146435072;
	setp.ne.s32	%p106, %r684, 2146435072;
	mov.f64 	%fd1980, %fd63;
	@%p106 bra 	BB34_76;

	setp.gtu.f64	%p107, %fd57, 0d7FF0000000000000;
	mov.f64 	%fd1980, %fd64;
	@%p107 bra 	BB34_76;

	abs.f64 	%fd65, %fd56;
	setp.gtu.f64	%p108, %fd65, 0d7FF0000000000000;
	mov.f64 	%fd1979, %fd64;
	mov.f64 	%fd1980, %fd1979;
	@%p108 bra 	BB34_76;

	setp.eq.f64	%p109, %fd65, 0d7FF0000000000000;
	@%p109 bra 	BB34_75;
	bra.uni 	BB34_73;

BB34_75:
	setp.eq.f64	%p111, %fd4, 0dBFF0000000000000;
	setp.gt.f64	%p112, %fd57, 0d3FF0000000000000;
	selp.b32	%r691, 2146435072, 0, %p112;
	xor.b32  	%r692, %r691, 2146435072;
	setp.lt.s32	%p113, %r42, 0;
	selp.b32	%r693, %r692, %r691, %p113;
	selp.b32	%r694, 1072693248, %r693, %p111;
	mov.u32 	%r695, 0;
	mov.b64 	%fd1980, {%r695, %r694};
	bra.uni 	BB34_76;

BB34_42:
	setp.gt.s32	%p74, %r35, -1;
	@%p74 bra 	BB34_45;

	cvt.rzi.f64.f64	%fd855, %fd36;
	setp.neu.f64	%p75, %fd855, %fd36;
	selp.f64	%fd1974, 0dFFF8000000000000, %fd1974, %p75;

BB34_45:
	mov.f64 	%fd43, %fd1974;
	add.f64 	%fd44, %fd36, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r635}, %fd44;
	}
	and.b32  	%r636, %r635, 2146435072;
	setp.ne.s32	%p78, %r636, 2146435072;
	mov.f64 	%fd1973, %fd43;
	@%p78 bra 	BB34_52;

	setp.gtu.f64	%p79, %fd37, 0d7FF0000000000000;
	mov.f64 	%fd1973, %fd44;
	@%p79 bra 	BB34_52;

	abs.f64 	%fd45, %fd36;
	setp.gtu.f64	%p80, %fd45, 0d7FF0000000000000;
	mov.f64 	%fd1972, %fd44;
	mov.f64 	%fd1973, %fd1972;
	@%p80 bra 	BB34_52;

	setp.eq.f64	%p81, %fd45, 0d7FF0000000000000;
	@%p81 bra 	BB34_51;
	bra.uni 	BB34_49;

BB34_51:
	setp.eq.f64	%p83, %fd4, 0dBFF0000000000000;
	setp.gt.f64	%p84, %fd37, 0d3FF0000000000000;
	selp.b32	%r643, 2146435072, 0, %p84;
	xor.b32  	%r644, %r643, 2146435072;
	setp.lt.s32	%p85, %r34, 0;
	selp.b32	%r645, %r644, %r643, %p85;
	selp.b32	%r646, 1072693248, %r645, %p83;
	mov.u32 	%r647, 0;
	mov.b64 	%fd1973, {%r647, %r646};
	bra.uni 	BB34_52;

BB34_73:
	setp.neu.f64	%p110, %fd57, 0d7FF0000000000000;
	mov.f64 	%fd1980, %fd63;
	@%p110 bra 	BB34_76;

	shr.s32 	%r685, %r42, 31;
	and.b32  	%r686, %r685, -2146435072;
	add.s32 	%r687, %r686, 2146435072;
	or.b32  	%r688, %r687, -2147483648;
	selp.b32	%r689, %r688, %r687, %p3;
	mov.u32 	%r690, 0;
	mov.b64 	%fd1980, {%r690, %r689};

BB34_76:
	setp.eq.f64	%p114, %fd56, 0d0000000000000000;
	setp.eq.f64	%p115, %fd4, 0d3FF0000000000000;
	or.pred  	%p116, %p115, %p114;
	selp.f64	%fd1983, 0d3FF0000000000000, %fd1980, %p116;
	bra.uni 	BB34_78;

BB34_49:
	setp.neu.f64	%p82, %fd37, 0d7FF0000000000000;
	mov.f64 	%fd1973, %fd43;
	@%p82 bra 	BB34_52;

	shr.s32 	%r637, %r34, 31;
	and.b32  	%r638, %r637, -2146435072;
	add.s32 	%r639, %r638, 2146435072;
	or.b32  	%r640, %r639, -2147483648;
	selp.b32	%r641, %r640, %r639, %p2;
	mov.u32 	%r642, 0;
	mov.b64 	%fd1973, {%r642, %r641};

BB34_52:
	setp.eq.f64	%p86, %fd36, 0d0000000000000000;
	setp.eq.f64	%p87, %fd4, 0d3FF0000000000000;
	or.pred  	%p88, %p87, %p86;
	selp.f64	%fd1983, 0d3FF0000000000000, %fd1973, %p88;

BB34_78:
	mov.u32 	%r2063, %r541;
	mov.u32 	%r2062, %r540;
	mov.u32 	%r2061, %r543;
	mov.u32 	%r2060, %r542;
	rcp.rn.f64 	%fd894, %fd1983;
	mul.f64 	%fd1959, %fd1959, %fd894;
	fma.rn.f64 	%fd1984, %fd1968, %fd1959, %fd1984;
	mov.u16 	%rs41, 0;

BB34_79:
	add.s32 	%r2059, %r2059, 1;
	setp.lt.s32	%p117, %r2059, %r528;
	@%p117 bra 	BB34_2;

BB34_80:
	sub.f64 	%fd2011, %fd770, %fd1984;
	abs.f64 	%fd78, %fd2011;
	mul.f64 	%fd895, %fd78, 0d3C88361B40000000;
	setp.gtu.f64	%p118, %fd78, %fd895;
	@%p118 bra 	BB34_82;

	mov.f64 	%fd896, 0d0000000000000000;
	abs.f64 	%fd897, %fd896;
	mul.f64 	%fd898, %fd897, 0d3C88361B40000000;
	setp.le.f64	%p119, %fd78, %fd898;
	@%p119 bra 	BB34_792;

BB34_82:
	div.rn.f64 	%fd900, %fd2269, 0d4024000000000000;
	add.f64 	%fd2275, %fd900, %fd2269;
	mov.f64 	%fd899, 0d0000000000000000;
	mov.f64 	%fd2270, %fd899;
	@%p29 bra 	BB34_162;

	div.rn.f64 	%fd903, %fd1, %fd2;
	add.f64 	%fd80, %fd903, 0d3FF0000000000000;
	div.rn.f64 	%fd904, %fd2275, %fd771;
	add.f64 	%fd81, %fd904, 0d3FF0000000000000;
	mov.u32 	%r701, 30;
	sub.s32 	%r53, %r701, %r525;
	mov.f64 	%fd2271, 0d0000000000000000;
	mov.f64 	%fd1985, 0d3FF0000000000000;
	mov.u16 	%rs42, 1;
	mov.u32 	%r2067, 0;

BB34_84:
	mov.f64 	%fd2256, %fd2271;
	mov.f64 	%fd2272, %fd2256;
	mul.wide.s32 	%rd54, %r2067, 56;
	add.s64 	%rd55, %rd48, %rd54;
	add.s64 	%rd6, %rd55, 12;
	ld.u32 	%r706, [%rd55+12];
	setp.gt.s32	%p121, %r523, %r706;
	@%p121 bra 	BB34_161;

	ld.v2.u32 	{%r707, %r708}, [%rd6+-4];
	ld.v2.u32 	{%r709, %r710}, [%rd6+-12];
	ld.f64 	%fd1994, [%rd6+36];
	setp.neu.f64	%p122, %fd1994, 0dBFF0000000000000;
	@%p122 bra 	BB34_111;

	setp.eq.s32	%p123, %r517, 0;
	ld.v2.u32 	{%r711, %r712}, [%rd6+12];
	ld.v2.u32 	{%r713, %r714}, [%rd6+4];
	ld.v2.u32 	{%r715, %r716}, [%rd6+28];
	ld.v2.u32 	{%r717, %r718}, [%rd6+20];
	@%p123 bra 	BB34_88;
	bra.uni 	BB34_87;

BB34_88:
	setp.lt.s32	%p124, %r714, 30;
	setp.eq.s32	%p125, %r718, 31;
	and.pred  	%p126, %p125, %p124;
	selp.b32	%r719, 1, %r718, %p126;
	selp.u32	%r720, 1, 0, %p126;
	sub.s32 	%r721, %r715, %r711;
	sub.s32 	%r722, %r717, %r713;
	add.s32 	%r723, %r722, %r720;
	mul.lo.s32 	%r724, %r723, 30;
	sub.s32 	%r726, %r701, %r714;
	mov.u32 	%r727, 0;
	max.s32 	%r728, %r727, %r726;
	min.s32 	%r729, %r701, %r719;
	mad.lo.s32 	%r730, %r721, 360, %r724;
	add.s32 	%r731, %r730, %r728;
	add.s32 	%r732, %r731, %r729;
	add.s32 	%r2072, %r732, -30;
	bra.uni 	BB34_89;

BB34_87:
	sub.s32 	%r2072, %r716, %r712;

BB34_89:
	cvt.rn.f64.s32	%fd905, %r2072;
	div.rn.f64 	%fd85, %fd905, 0d4076800000000000;
	setp.eq.s32	%p127, %r1, 0;
	@%p127 bra 	BB34_109;
	bra.uni 	BB34_90;

BB34_109:
	fma.rn.f64 	%fd1993, %fd1, %fd85, 0d3FF0000000000000;
	bra.uni 	BB34_110;

BB34_90:
	setp.eq.s32	%p128, %r1, 1;
	@%p128 bra 	BB34_95;
	bra.uni 	BB34_91;

BB34_95:
	mul.f64 	%fd90, %fd2, %fd85;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd90;
	}
	bfe.u32 	%r745, %r78, 20, 11;
	add.s32 	%r746, %r745, -1012;
	mov.b64 	 %rd56, %fd90;
	shl.b64 	%rd7, %rd56, %r746;
	setp.eq.s64	%p133, %rd7, -9223372036854775808;
	abs.f64 	%fd91, %fd80;
	// Callseq Start 84
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd91;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd90;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1992, [retval0+0];
	
	//{
	}// Callseq End 84
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd80;
	}
	setp.lt.s32	%p134, %r79, 0;
	and.pred  	%p4, %p134, %p133;
	@!%p4 bra 	BB34_97;
	bra.uni 	BB34_96;

BB34_96:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r747}, %fd1992;
	}
	xor.b32  	%r748, %r747, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r749, %temp}, %fd1992;
	}
	mov.b64 	%fd1992, {%r749, %r748};

BB34_97:
	mov.f64 	%fd1991, %fd1992;
	setp.eq.f64	%p135, %fd80, 0d0000000000000000;
	@%p135 bra 	BB34_100;
	bra.uni 	BB34_98;

BB34_100:
	selp.b32	%r750, %r79, 0, %p133;
	or.b32  	%r751, %r750, 2146435072;
	setp.lt.s32	%p139, %r78, 0;
	selp.b32	%r752, %r751, %r750, %p139;
	mov.u32 	%r753, 0;
	mov.b64 	%fd1991, {%r753, %r752};
	bra.uni 	BB34_101;

BB34_91:
	mov.f64 	%fd1993, 0d0000000000000000;
	setp.ne.s32	%p129, %r1, 2;
	@%p129 bra 	BB34_110;

	mul.f64 	%fd86, %fd1, %fd85;
	mov.f64 	%fd907, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd908, %fd86, %fd907;
	mov.f64 	%fd909, 0d4338000000000000;
	add.rn.f64 	%fd910, %fd908, %fd909;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd910;
	}
	mov.f64 	%fd911, 0dC338000000000000;
	add.rn.f64 	%fd912, %fd910, %fd911;
	mov.f64 	%fd913, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd914, %fd912, %fd913, %fd86;
	mov.f64 	%fd915, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd916, %fd912, %fd915, %fd914;
	mov.f64 	%fd917, 0d3E928AF3FCA213EA;
	mov.f64 	%fd918, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd919, %fd918, %fd916, %fd917;
	mov.f64 	%fd920, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd921, %fd919, %fd916, %fd920;
	mov.f64 	%fd922, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd923, %fd921, %fd916, %fd922;
	mov.f64 	%fd924, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd925, %fd923, %fd916, %fd924;
	mov.f64 	%fd926, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd927, %fd925, %fd916, %fd926;
	mov.f64 	%fd928, 0d3F81111111122322;
	fma.rn.f64 	%fd929, %fd927, %fd916, %fd928;
	mov.f64 	%fd930, 0d3FA55555555502A1;
	fma.rn.f64 	%fd931, %fd929, %fd916, %fd930;
	mov.f64 	%fd932, 0d3FC5555555555511;
	fma.rn.f64 	%fd933, %fd931, %fd916, %fd932;
	mov.f64 	%fd934, 0d3FE000000000000B;
	fma.rn.f64 	%fd935, %fd933, %fd916, %fd934;
	mov.f64 	%fd936, 0d3FF0000000000000;
	fma.rn.f64 	%fd937, %fd935, %fd916, %fd936;
	fma.rn.f64 	%fd938, %fd937, %fd916, %fd936;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r76, %temp}, %fd938;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd938;
	}
	shl.b32 	%r733, %r75, 20;
	add.s32 	%r734, %r77, %r733;
	mov.b64 	%fd1993, {%r76, %r734};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r735}, %fd86;
	}
	mov.b32 	 %f32, %r735;
	abs.f32 	%f4, %f32;
	setp.lt.f32	%p130, %f4, 0f4086232B;
	@%p130 bra 	BB34_110;

	setp.lt.f64	%p131, %fd86, 0d0000000000000000;
	add.f64 	%fd939, %fd86, 0d7FF0000000000000;
	selp.f64	%fd1993, 0d0000000000000000, %fd939, %p131;
	setp.geu.f32	%p132, %f4, 0f40874800;
	@%p132 bra 	BB34_110;

	shr.u32 	%r736, %r75, 31;
	add.s32 	%r737, %r75, %r736;
	shr.s32 	%r738, %r737, 1;
	shl.b32 	%r739, %r738, 20;
	add.s32 	%r740, %r739, %r77;
	mov.b64 	%fd940, {%r76, %r740};
	sub.s32 	%r741, %r75, %r738;
	shl.b32 	%r742, %r741, 20;
	add.s32 	%r743, %r742, 1072693248;
	mov.u32 	%r744, 0;
	mov.b64 	%fd941, {%r744, %r743};
	mul.f64 	%fd1993, %fd940, %fd941;
	bra.uni 	BB34_110;

BB34_98:
	setp.gt.s32	%p136, %r79, -1;
	@%p136 bra 	BB34_101;

	cvt.rzi.f64.f64	%fd942, %fd90;
	setp.neu.f64	%p137, %fd942, %fd90;
	selp.f64	%fd1991, 0dFFF8000000000000, %fd1991, %p137;

BB34_101:
	mov.f64 	%fd97, %fd1991;
	add.f64 	%fd98, %fd90, %fd80;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r754}, %fd98;
	}
	and.b32  	%r755, %r754, 2146435072;
	setp.ne.s32	%p140, %r755, 2146435072;
	mov.f64 	%fd1990, %fd97;
	@%p140 bra 	BB34_108;

	setp.gtu.f64	%p141, %fd91, 0d7FF0000000000000;
	mov.f64 	%fd1990, %fd98;
	@%p141 bra 	BB34_108;

	abs.f64 	%fd99, %fd90;
	setp.gtu.f64	%p142, %fd99, 0d7FF0000000000000;
	mov.f64 	%fd1989, %fd98;
	mov.f64 	%fd1990, %fd1989;
	@%p142 bra 	BB34_108;

	setp.eq.f64	%p143, %fd99, 0d7FF0000000000000;
	@%p143 bra 	BB34_107;
	bra.uni 	BB34_105;

BB34_107:
	setp.eq.f64	%p145, %fd80, 0dBFF0000000000000;
	setp.gt.f64	%p146, %fd91, 0d3FF0000000000000;
	selp.b32	%r762, 2146435072, 0, %p146;
	xor.b32  	%r763, %r762, 2146435072;
	setp.lt.s32	%p147, %r78, 0;
	selp.b32	%r764, %r763, %r762, %p147;
	selp.b32	%r765, 1072693248, %r764, %p145;
	mov.u32 	%r766, 0;
	mov.b64 	%fd1990, {%r766, %r765};
	bra.uni 	BB34_108;

BB34_105:
	setp.neu.f64	%p144, %fd91, 0d7FF0000000000000;
	mov.f64 	%fd1990, %fd97;
	@%p144 bra 	BB34_108;

	shr.s32 	%r756, %r78, 31;
	and.b32  	%r757, %r756, -2146435072;
	add.s32 	%r758, %r757, 2146435072;
	or.b32  	%r759, %r758, -2147483648;
	selp.b32	%r760, %r759, %r758, %p4;
	mov.u32 	%r761, 0;
	mov.b64 	%fd1990, {%r761, %r760};

BB34_108:
	setp.eq.f64	%p148, %fd90, 0d0000000000000000;
	setp.eq.f64	%p149, %fd80, 0d3FF0000000000000;
	or.pred  	%p150, %p149, %p148;
	selp.f64	%fd1993, 0d3FF0000000000000, %fd1990, %p150;

BB34_110:
	add.f64 	%fd943, %fd1993, 0dBFF0000000000000;
	mul.f64 	%fd1994, %fd943, 0d4059000000000000;

BB34_111:
	and.b16  	%rs21, %rs42, 255;
	setp.eq.s16	%p151, %rs21, 0;
	@%p151 bra 	BB34_136;
	bra.uni 	BB34_112;

BB34_136:
	setp.eq.s32	%p180, %r518, 0;
	@%p180 bra 	BB34_138;
	bra.uni 	BB34_137;

BB34_138:
	setp.lt.s32	%p181, %r2069, 30;
	setp.eq.s32	%p182, %r710, 31;
	and.pred  	%p183, %p182, %p181;
	selp.b32	%r814, 1, %r710, %p183;
	selp.u32	%r815, 1, 0, %p183;
	sub.s32 	%r816, %r707, %r2070;
	sub.s32 	%r817, %r709, %r2068;
	add.s32 	%r818, %r817, %r815;
	mul.lo.s32 	%r819, %r818, 30;
	sub.s32 	%r821, %r701, %r2069;
	mov.u32 	%r822, 0;
	max.s32 	%r823, %r822, %r821;
	min.s32 	%r824, %r701, %r814;
	mad.lo.s32 	%r825, %r816, 360, %r819;
	add.s32 	%r826, %r825, %r823;
	add.s32 	%r827, %r826, %r824;
	add.s32 	%r2074, %r827, -30;
	bra.uni 	BB34_139;

BB34_112:
	setp.eq.s32	%p152, %r518, 0;
	@%p152 bra 	BB34_114;
	bra.uni 	BB34_113;

BB34_114:
	setp.lt.s32	%p153, %r525, 30;
	setp.eq.s32	%p154, %r710, 31;
	and.pred  	%p155, %p154, %p153;
	selp.b32	%r767, 1, %r710, %p155;
	selp.u32	%r768, 1, 0, %p155;
	sub.s32 	%r769, %r707, %r526;
	sub.s32 	%r770, %r709, %r524;
	add.s32 	%r771, %r770, %r768;
	mul.lo.s32 	%r772, %r771, 30;
	min.s32 	%r774, %r701, %r767;
	mad.lo.s32 	%r775, %r769, 360, %r772;
	mov.u32 	%r776, 0;
	max.s32 	%r777, %r776, %r53;
	add.s32 	%r778, %r775, %r777;
	add.s32 	%r779, %r778, %r774;
	add.s32 	%r2073, %r779, -30;
	bra.uni 	BB34_115;

BB34_137:
	sub.s32 	%r2074, %r708, %r2071;

BB34_139:
	cvt.rn.f64.s32	%fd982, %r2074;
	div.rn.f64 	%fd128, %fd982, 0d4076800000000000;
	setp.eq.s32	%p184, %r519, 0;
	@%p184 bra 	BB34_159;
	bra.uni 	BB34_140;

BB34_159:
	fma.rn.f64 	%fd2009, %fd2275, %fd128, 0d3FF0000000000000;
	bra.uni 	BB34_160;

BB34_113:
	sub.s32 	%r2073, %r708, %r527;

BB34_115:
	cvt.rn.f64.s32	%fd944, %r2073;
	div.rn.f64 	%fd108, %fd944, 0d4076800000000000;
	setp.eq.s32	%p156, %r519, 0;
	@%p156 bra 	BB34_135;
	bra.uni 	BB34_116;

BB34_135:
	fma.rn.f64 	%fd2009, %fd2275, %fd108, 0d3FF0000000000000;
	bra.uni 	BB34_160;

BB34_140:
	setp.eq.s32	%p185, %r519, 1;
	@%p185 bra 	BB34_145;
	bra.uni 	BB34_141;

BB34_145:
	mul.f64 	%fd133, %fd128, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r95}, %fd133;
	}
	bfe.u32 	%r840, %r95, 20, 11;
	add.s32 	%r841, %r840, -1012;
	mov.b64 	 %rd58, %fd133;
	shl.b64 	%rd9, %rd58, %r841;
	setp.eq.s64	%p190, %rd9, -9223372036854775808;
	abs.f64 	%fd134, %fd81;
	// Callseq Start 86
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd134;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd133;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2008, [retval0+0];
	
	//{
	}// Callseq End 86
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd81;
	}
	setp.lt.s32	%p191, %r96, 0;
	and.pred  	%p6, %p191, %p190;
	@!%p6 bra 	BB34_147;
	bra.uni 	BB34_146;

BB34_146:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r842}, %fd2008;
	}
	xor.b32  	%r843, %r842, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r844, %temp}, %fd2008;
	}
	mov.b64 	%fd2008, {%r844, %r843};

BB34_147:
	mov.f64 	%fd2007, %fd2008;
	setp.eq.f64	%p192, %fd81, 0d0000000000000000;
	@%p192 bra 	BB34_150;
	bra.uni 	BB34_148;

BB34_150:
	selp.b32	%r845, %r96, 0, %p190;
	or.b32  	%r846, %r845, 2146435072;
	setp.lt.s32	%p196, %r95, 0;
	selp.b32	%r847, %r846, %r845, %p196;
	mov.u32 	%r848, 0;
	mov.b64 	%fd2007, {%r848, %r847};
	bra.uni 	BB34_151;

BB34_116:
	setp.eq.s32	%p157, %r519, 1;
	@%p157 bra 	BB34_121;
	bra.uni 	BB34_117;

BB34_121:
	mul.f64 	%fd113, %fd108, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd113;
	}
	bfe.u32 	%r792, %r87, 20, 11;
	add.s32 	%r793, %r792, -1012;
	mov.b64 	 %rd57, %fd113;
	shl.b64 	%rd8, %rd57, %r793;
	setp.eq.s64	%p162, %rd8, -9223372036854775808;
	abs.f64 	%fd114, %fd81;
	// Callseq Start 85
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd114;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2001, [retval0+0];
	
	//{
	}// Callseq End 85
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd81;
	}
	setp.lt.s32	%p163, %r88, 0;
	and.pred  	%p5, %p163, %p162;
	@!%p5 bra 	BB34_123;
	bra.uni 	BB34_122;

BB34_122:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r794}, %fd2001;
	}
	xor.b32  	%r795, %r794, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r796, %temp}, %fd2001;
	}
	mov.b64 	%fd2001, {%r796, %r795};

BB34_123:
	mov.f64 	%fd2000, %fd2001;
	setp.eq.f64	%p164, %fd81, 0d0000000000000000;
	@%p164 bra 	BB34_126;
	bra.uni 	BB34_124;

BB34_126:
	selp.b32	%r797, %r88, 0, %p162;
	or.b32  	%r798, %r797, 2146435072;
	setp.lt.s32	%p168, %r87, 0;
	selp.b32	%r799, %r798, %r797, %p168;
	mov.u32 	%r800, 0;
	mov.b64 	%fd2000, {%r800, %r799};
	bra.uni 	BB34_127;

BB34_141:
	mov.f64 	%fd2009, 0d0000000000000000;
	setp.ne.s32	%p186, %r519, 2;
	@%p186 bra 	BB34_160;

	mul.f64 	%fd129, %fd2275, %fd128;
	mov.f64 	%fd984, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd985, %fd129, %fd984;
	mov.f64 	%fd986, 0d4338000000000000;
	add.rn.f64 	%fd987, %fd985, %fd986;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r92, %temp}, %fd987;
	}
	mov.f64 	%fd988, 0dC338000000000000;
	add.rn.f64 	%fd989, %fd987, %fd988;
	mov.f64 	%fd990, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd991, %fd989, %fd990, %fd129;
	mov.f64 	%fd992, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd993, %fd989, %fd992, %fd991;
	mov.f64 	%fd994, 0d3E928AF3FCA213EA;
	mov.f64 	%fd995, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd996, %fd995, %fd993, %fd994;
	mov.f64 	%fd997, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd998, %fd996, %fd993, %fd997;
	mov.f64 	%fd999, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1000, %fd998, %fd993, %fd999;
	mov.f64 	%fd1001, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1002, %fd1000, %fd993, %fd1001;
	mov.f64 	%fd1003, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1004, %fd1002, %fd993, %fd1003;
	mov.f64 	%fd1005, 0d3F81111111122322;
	fma.rn.f64 	%fd1006, %fd1004, %fd993, %fd1005;
	mov.f64 	%fd1007, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1008, %fd1006, %fd993, %fd1007;
	mov.f64 	%fd1009, 0d3FC5555555555511;
	fma.rn.f64 	%fd1010, %fd1008, %fd993, %fd1009;
	mov.f64 	%fd1011, 0d3FE000000000000B;
	fma.rn.f64 	%fd1012, %fd1010, %fd993, %fd1011;
	mov.f64 	%fd1013, 0d3FF0000000000000;
	fma.rn.f64 	%fd1014, %fd1012, %fd993, %fd1013;
	fma.rn.f64 	%fd1015, %fd1014, %fd993, %fd1013;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r93, %temp}, %fd1015;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd1015;
	}
	shl.b32 	%r828, %r92, 20;
	add.s32 	%r829, %r94, %r828;
	mov.b64 	%fd2009, {%r93, %r829};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r830}, %fd129;
	}
	mov.b32 	 %f34, %r830;
	abs.f32 	%f6, %f34;
	setp.lt.f32	%p187, %f6, 0f4086232B;
	@%p187 bra 	BB34_160;

	setp.lt.f64	%p188, %fd129, 0d0000000000000000;
	add.f64 	%fd1016, %fd129, 0d7FF0000000000000;
	selp.f64	%fd2009, 0d0000000000000000, %fd1016, %p188;
	setp.geu.f32	%p189, %f6, 0f40874800;
	@%p189 bra 	BB34_160;

	shr.u32 	%r831, %r92, 31;
	add.s32 	%r832, %r92, %r831;
	shr.s32 	%r833, %r832, 1;
	shl.b32 	%r834, %r833, 20;
	add.s32 	%r835, %r834, %r94;
	mov.b64 	%fd1017, {%r93, %r835};
	sub.s32 	%r836, %r92, %r833;
	shl.b32 	%r837, %r836, 20;
	add.s32 	%r838, %r837, 1072693248;
	mov.u32 	%r839, 0;
	mov.b64 	%fd1018, {%r839, %r838};
	mul.f64 	%fd2009, %fd1017, %fd1018;
	bra.uni 	BB34_160;

BB34_117:
	mov.f64 	%fd2009, 0d0000000000000000;
	setp.ne.s32	%p158, %r519, 2;
	@%p158 bra 	BB34_160;

	mul.f64 	%fd109, %fd2275, %fd108;
	mov.f64 	%fd946, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd947, %fd109, %fd946;
	mov.f64 	%fd948, 0d4338000000000000;
	add.rn.f64 	%fd949, %fd947, %fd948;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r84, %temp}, %fd949;
	}
	mov.f64 	%fd950, 0dC338000000000000;
	add.rn.f64 	%fd951, %fd949, %fd950;
	mov.f64 	%fd952, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd953, %fd951, %fd952, %fd109;
	mov.f64 	%fd954, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd955, %fd951, %fd954, %fd953;
	mov.f64 	%fd956, 0d3E928AF3FCA213EA;
	mov.f64 	%fd957, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd958, %fd957, %fd955, %fd956;
	mov.f64 	%fd959, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd960, %fd958, %fd955, %fd959;
	mov.f64 	%fd961, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd962, %fd960, %fd955, %fd961;
	mov.f64 	%fd963, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd964, %fd962, %fd955, %fd963;
	mov.f64 	%fd965, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd966, %fd964, %fd955, %fd965;
	mov.f64 	%fd967, 0d3F81111111122322;
	fma.rn.f64 	%fd968, %fd966, %fd955, %fd967;
	mov.f64 	%fd969, 0d3FA55555555502A1;
	fma.rn.f64 	%fd970, %fd968, %fd955, %fd969;
	mov.f64 	%fd971, 0d3FC5555555555511;
	fma.rn.f64 	%fd972, %fd970, %fd955, %fd971;
	mov.f64 	%fd973, 0d3FE000000000000B;
	fma.rn.f64 	%fd974, %fd972, %fd955, %fd973;
	mov.f64 	%fd975, 0d3FF0000000000000;
	fma.rn.f64 	%fd976, %fd974, %fd955, %fd975;
	fma.rn.f64 	%fd977, %fd976, %fd955, %fd975;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r85, %temp}, %fd977;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd977;
	}
	shl.b32 	%r780, %r84, 20;
	add.s32 	%r781, %r86, %r780;
	mov.b64 	%fd2009, {%r85, %r781};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r782}, %fd109;
	}
	mov.b32 	 %f33, %r782;
	abs.f32 	%f5, %f33;
	setp.lt.f32	%p159, %f5, 0f4086232B;
	@%p159 bra 	BB34_160;

	setp.lt.f64	%p160, %fd109, 0d0000000000000000;
	add.f64 	%fd978, %fd109, 0d7FF0000000000000;
	selp.f64	%fd2009, 0d0000000000000000, %fd978, %p160;
	setp.geu.f32	%p161, %f5, 0f40874800;
	@%p161 bra 	BB34_160;

	shr.u32 	%r783, %r84, 31;
	add.s32 	%r784, %r84, %r783;
	shr.s32 	%r785, %r784, 1;
	shl.b32 	%r786, %r785, 20;
	add.s32 	%r787, %r786, %r86;
	mov.b64 	%fd979, {%r85, %r787};
	sub.s32 	%r788, %r84, %r785;
	shl.b32 	%r789, %r788, 20;
	add.s32 	%r790, %r789, 1072693248;
	mov.u32 	%r791, 0;
	mov.b64 	%fd980, {%r791, %r790};
	mul.f64 	%fd2009, %fd979, %fd980;
	bra.uni 	BB34_160;

BB34_148:
	setp.gt.s32	%p193, %r96, -1;
	@%p193 bra 	BB34_151;

	cvt.rzi.f64.f64	%fd1019, %fd133;
	setp.neu.f64	%p194, %fd1019, %fd133;
	selp.f64	%fd2007, 0dFFF8000000000000, %fd2007, %p194;

BB34_151:
	mov.f64 	%fd140, %fd2007;
	add.f64 	%fd141, %fd133, %fd81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r849}, %fd141;
	}
	and.b32  	%r850, %r849, 2146435072;
	setp.ne.s32	%p197, %r850, 2146435072;
	mov.f64 	%fd2006, %fd140;
	@%p197 bra 	BB34_158;

	setp.gtu.f64	%p198, %fd134, 0d7FF0000000000000;
	mov.f64 	%fd2006, %fd141;
	@%p198 bra 	BB34_158;

	abs.f64 	%fd142, %fd133;
	setp.gtu.f64	%p199, %fd142, 0d7FF0000000000000;
	mov.f64 	%fd2005, %fd141;
	mov.f64 	%fd2006, %fd2005;
	@%p199 bra 	BB34_158;

	setp.eq.f64	%p200, %fd142, 0d7FF0000000000000;
	@%p200 bra 	BB34_157;
	bra.uni 	BB34_155;

BB34_157:
	setp.eq.f64	%p202, %fd81, 0dBFF0000000000000;
	setp.gt.f64	%p203, %fd134, 0d3FF0000000000000;
	selp.b32	%r857, 2146435072, 0, %p203;
	xor.b32  	%r858, %r857, 2146435072;
	setp.lt.s32	%p204, %r95, 0;
	selp.b32	%r859, %r858, %r857, %p204;
	selp.b32	%r860, 1072693248, %r859, %p202;
	mov.u32 	%r861, 0;
	mov.b64 	%fd2006, {%r861, %r860};
	bra.uni 	BB34_158;

BB34_124:
	setp.gt.s32	%p165, %r88, -1;
	@%p165 bra 	BB34_127;

	cvt.rzi.f64.f64	%fd981, %fd113;
	setp.neu.f64	%p166, %fd981, %fd113;
	selp.f64	%fd2000, 0dFFF8000000000000, %fd2000, %p166;

BB34_127:
	mov.f64 	%fd120, %fd2000;
	add.f64 	%fd121, %fd113, %fd81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r801}, %fd121;
	}
	and.b32  	%r802, %r801, 2146435072;
	setp.ne.s32	%p169, %r802, 2146435072;
	mov.f64 	%fd1999, %fd120;
	@%p169 bra 	BB34_134;

	setp.gtu.f64	%p170, %fd114, 0d7FF0000000000000;
	mov.f64 	%fd1999, %fd121;
	@%p170 bra 	BB34_134;

	abs.f64 	%fd122, %fd113;
	setp.gtu.f64	%p171, %fd122, 0d7FF0000000000000;
	mov.f64 	%fd1998, %fd121;
	mov.f64 	%fd1999, %fd1998;
	@%p171 bra 	BB34_134;

	setp.eq.f64	%p172, %fd122, 0d7FF0000000000000;
	@%p172 bra 	BB34_133;
	bra.uni 	BB34_131;

BB34_133:
	setp.eq.f64	%p174, %fd81, 0dBFF0000000000000;
	setp.gt.f64	%p175, %fd114, 0d3FF0000000000000;
	selp.b32	%r809, 2146435072, 0, %p175;
	xor.b32  	%r810, %r809, 2146435072;
	setp.lt.s32	%p176, %r87, 0;
	selp.b32	%r811, %r810, %r809, %p176;
	selp.b32	%r812, 1072693248, %r811, %p174;
	mov.u32 	%r813, 0;
	mov.b64 	%fd1999, {%r813, %r812};
	bra.uni 	BB34_134;

BB34_155:
	setp.neu.f64	%p201, %fd134, 0d7FF0000000000000;
	mov.f64 	%fd2006, %fd140;
	@%p201 bra 	BB34_158;

	shr.s32 	%r851, %r95, 31;
	and.b32  	%r852, %r851, -2146435072;
	add.s32 	%r853, %r852, 2146435072;
	or.b32  	%r854, %r853, -2147483648;
	selp.b32	%r855, %r854, %r853, %p6;
	mov.u32 	%r856, 0;
	mov.b64 	%fd2006, {%r856, %r855};

BB34_158:
	setp.eq.f64	%p205, %fd133, 0d0000000000000000;
	setp.eq.f64	%p206, %fd81, 0d3FF0000000000000;
	or.pred  	%p207, %p206, %p205;
	selp.f64	%fd2009, 0d3FF0000000000000, %fd2006, %p207;
	bra.uni 	BB34_160;

BB34_131:
	setp.neu.f64	%p173, %fd114, 0d7FF0000000000000;
	mov.f64 	%fd1999, %fd120;
	@%p173 bra 	BB34_134;

	shr.s32 	%r803, %r87, 31;
	and.b32  	%r804, %r803, -2146435072;
	add.s32 	%r805, %r804, 2146435072;
	or.b32  	%r806, %r805, -2147483648;
	selp.b32	%r807, %r806, %r805, %p5;
	mov.u32 	%r808, 0;
	mov.b64 	%fd1999, {%r808, %r807};

BB34_134:
	setp.eq.f64	%p177, %fd113, 0d0000000000000000;
	setp.eq.f64	%p178, %fd81, 0d3FF0000000000000;
	or.pred  	%p179, %p178, %p177;
	selp.f64	%fd2009, 0d3FF0000000000000, %fd1999, %p179;

BB34_160:
	mov.u32 	%r2071, %r708;
	mov.u32 	%r2070, %r707;
	mov.u32 	%r2069, %r710;
	mov.u32 	%r2068, %r709;
	rcp.rn.f64 	%fd1020, %fd2009;
	mul.f64 	%fd1985, %fd1985, %fd1020;
	fma.rn.f64 	%fd2272, %fd1994, %fd1985, %fd2272;
	mov.u16 	%rs42, 0;

BB34_161:
	mov.f64 	%fd2271, %fd2272;
	add.s32 	%r2067, %r2067, 1;
	setp.lt.s32	%p208, %r2067, %r528;
	mov.f64 	%fd2258, %fd2271;
	mov.f64 	%fd2270, %fd2258;
	@%p208 bra 	BB34_84;

BB34_162:
	mov.f64 	%fd153, %fd2270;
	setp.lt.s32	%p209, %r529, 2;
	mov.f64 	%fd2269, %fd899;
	@%p209 bra 	BB34_792;

	ld.param.f64 	%fd2277, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_11];
	sub.f64 	%fd2010, %fd770, %fd153;
	div.rn.f64 	%fd1022, %fd1, %fd2;
	add.f64 	%fd155, %fd1022, 0d3FF0000000000000;
	mov.u32 	%r868, 30;
	sub.s32 	%r106, %r868, %r525;
	mov.u32 	%r2425, 2;
	mov.u32 	%r2075, -1;

BB34_164:
	mov.f64 	%fd2264, %fd2277;
	mov.f64 	%fd2259, %fd2275;
	mov.f64 	%fd2278, %fd2264;
	mov.f64 	%fd2276, %fd2259;
	mov.u32 	%r2418, %r2425;
	mov.u32 	%r2423, %r2418;
	mov.u32 	%r2406, %r2417;
	mov.u32 	%r2414, %r2406;
	mov.u32 	%r2390, %r2401;
	mov.u32 	%r2398, %r2390;
	mov.u32 	%r2374, %r2385;
	mov.u32 	%r2382, %r2374;
	mov.u32 	%r2358, %r2369;
	mov.u32 	%r2366, %r2358;
	mov.u32 	%r2338, %r2349;
	mov.u32 	%r2346, %r2338;
	mov.u32 	%r2322, %r2333;
	mov.u32 	%r2330, %r2322;
	mov.u32 	%r2306, %r2317;
	mov.u32 	%r2314, %r2306;
	mov.u32 	%r2290, %r2301;
	mov.u32 	%r2298, %r2290;
	mov.u32 	%r2270, %r2281;
	mov.u32 	%r2278, %r2270;
	mov.u32 	%r2254, %r2265;
	mov.u32 	%r2262, %r2254;
	mov.u32 	%r2238, %r2249;
	mov.u32 	%r2246, %r2238;
	mov.u32 	%r2222, %r2233;
	mov.u32 	%r2230, %r2222;
	mov.u32 	%r2202, %r2213;
	mov.u32 	%r2210, %r2202;
	mov.u32 	%r2186, %r2197;
	mov.u32 	%r2194, %r2186;
	mov.u32 	%r2170, %r2181;
	mov.u32 	%r2178, %r2170;
	mov.u32 	%r2154, %r2165;
	mov.u32 	%r2162, %r2154;
	mul.f64 	%fd1023, %fd2011, %fd2010;
	setp.gtu.f64	%p210, %fd1023, 0d0000000000000000;
	abs.f64 	%fd160, %fd2011;
	@%p210 bra 	BB34_461;
	bra.uni 	BB34_165;

BB34_461:
	abs.f64 	%fd462, %fd2010;
	setp.lt.f64	%p533, %fd160, %fd462;
	@%p533 bra 	BB34_709;
	bra.uni 	BB34_462;

BB34_709:
	sub.f64 	%fd1836, %fd2278, %fd2276;
	fma.rn.f64 	%fd2278, %fd1836, 0d3FF999999999999A, %fd2278;
	mov.f64 	%fd2249, 0d0000000000000000;
	mov.u32 	%r2365, %r2366;
	mov.u32 	%r2381, %r2382;
	mov.u32 	%r2397, %r2398;
	mov.u32 	%r2413, %r2414;
	@%p29 bra 	BB34_789;

	div.rn.f64 	%fd1839, %fd2278, %fd771;
	add.f64 	%fd689, %fd1839, 0d3FF0000000000000;
	mov.f64 	%fd2249, 0d0000000000000000;
	mov.f64 	%fd2224, 0d3FF0000000000000;
	mov.u16 	%rs48, 1;
	mov.u32 	%r2350, 0;
	mov.u32 	%r2367, %r2366;
	mov.u32 	%r2383, %r2382;
	mov.u32 	%r2399, %r2398;
	mov.u32 	%r2415, %r2414;

BB34_711:
	mov.u32 	%r2403, %r2415;
	mov.u32 	%r448, %r2403;
	mov.u32 	%r2387, %r2399;
	mov.u32 	%r447, %r2387;
	mov.u32 	%r2371, %r2383;
	mov.u32 	%r446, %r2371;
	mov.u32 	%r2355, %r2367;
	mov.u32 	%r445, %r2355;
	mul.wide.s32 	%rd92, %r2350, 56;
	add.s64 	%rd93, %rd48, %rd92;
	add.s64 	%rd44, %rd93, 12;
	ld.u32 	%r1895, [%rd93+12];
	setp.gt.s32	%p805, %r523, %r1895;
	mov.u32 	%r2368, %r445;
	mov.u32 	%r2384, %r446;
	mov.u32 	%r2400, %r447;
	mov.u32 	%r2416, %r448;
	@%p805 bra 	BB34_788;

	ld.v2.u32 	{%r1896, %r1897}, [%rd44+-4];
	mov.u32 	%r452, %r1897;
	mov.u32 	%r451, %r1896;
	ld.v2.u32 	{%r1898, %r1899}, [%rd44+-12];
	mov.u32 	%r450, %r1899;
	mov.u32 	%r449, %r1898;
	ld.f64 	%fd2233, [%rd44+36];
	setp.neu.f64	%p806, %fd2233, 0dBFF0000000000000;
	@%p806 bra 	BB34_738;

	setp.eq.s32	%p807, %r517, 0;
	ld.v2.u32 	{%r1900, %r1901}, [%rd44+12];
	ld.v2.u32 	{%r1902, %r1903}, [%rd44+4];
	ld.v2.u32 	{%r1904, %r1905}, [%rd44+28];
	ld.v2.u32 	{%r1906, %r1907}, [%rd44+20];
	@%p807 bra 	BB34_715;
	bra.uni 	BB34_714;

BB34_715:
	setp.lt.s32	%p808, %r1903, 30;
	setp.eq.s32	%p809, %r1907, 31;
	and.pred  	%p810, %p809, %p808;
	selp.b32	%r1908, 1, %r1907, %p810;
	selp.u32	%r1909, 1, 0, %p810;
	sub.s32 	%r1910, %r1904, %r1900;
	sub.s32 	%r1911, %r1906, %r1902;
	add.s32 	%r1912, %r1911, %r1909;
	mul.lo.s32 	%r1913, %r1912, 30;
	sub.s32 	%r1915, %r868, %r1903;
	mov.u32 	%r1916, 0;
	max.s32 	%r1917, %r1916, %r1915;
	min.s32 	%r1918, %r868, %r1908;
	mad.lo.s32 	%r1919, %r1910, 360, %r1913;
	add.s32 	%r1920, %r1919, %r1917;
	add.s32 	%r1921, %r1920, %r1918;
	add.s32 	%r2351, %r1921, -30;
	bra.uni 	BB34_716;

BB34_714:
	sub.s32 	%r2351, %r1905, %r1901;

BB34_716:
	cvt.rn.f64.s32	%fd1840, %r2351;
	div.rn.f64 	%fd693, %fd1840, 0d4076800000000000;
	setp.eq.s32	%p811, %r1, 0;
	@%p811 bra 	BB34_736;
	bra.uni 	BB34_717;

BB34_736:
	fma.rn.f64 	%fd2232, %fd1, %fd693, 0d3FF0000000000000;
	bra.uni 	BB34_737;

BB34_717:
	setp.eq.s32	%p812, %r1, 1;
	@%p812 bra 	BB34_722;
	bra.uni 	BB34_718;

BB34_722:
	mul.f64 	%fd698, %fd2, %fd693;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r467}, %fd698;
	}
	bfe.u32 	%r1934, %r467, 20, 11;
	add.s32 	%r1935, %r1934, -1012;
	mov.b64 	 %rd94, %fd698;
	shl.b64 	%rd45, %rd94, %r1935;
	setp.eq.s64	%p817, %rd45, -9223372036854775808;
	abs.f64 	%fd699, %fd155;
	// Callseq Start 106
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd699;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd698;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2231, [retval0+0];
	
	//{
	}// Callseq End 106
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r468}, %fd155;
	}
	setp.lt.s32	%p818, %r468, 0;
	and.pred  	%p26, %p818, %p817;
	@!%p26 bra 	BB34_724;
	bra.uni 	BB34_723;

BB34_723:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1936}, %fd2231;
	}
	xor.b32  	%r1937, %r1936, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1938, %temp}, %fd2231;
	}
	mov.b64 	%fd2231, {%r1938, %r1937};

BB34_724:
	mov.f64 	%fd2230, %fd2231;
	setp.eq.f64	%p819, %fd155, 0d0000000000000000;
	@%p819 bra 	BB34_727;
	bra.uni 	BB34_725;

BB34_727:
	selp.b32	%r1939, %r468, 0, %p817;
	or.b32  	%r1940, %r1939, 2146435072;
	setp.lt.s32	%p823, %r467, 0;
	selp.b32	%r1941, %r1940, %r1939, %p823;
	mov.u32 	%r1942, 0;
	mov.b64 	%fd2230, {%r1942, %r1941};
	bra.uni 	BB34_728;

BB34_718:
	mov.f64 	%fd2232, 0d0000000000000000;
	setp.ne.s32	%p813, %r1, 2;
	@%p813 bra 	BB34_737;

	mul.f64 	%fd694, %fd1, %fd693;
	mov.f64 	%fd1842, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1843, %fd694, %fd1842;
	mov.f64 	%fd1844, 0d4338000000000000;
	add.rn.f64 	%fd1845, %fd1843, %fd1844;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r464, %temp}, %fd1845;
	}
	mov.f64 	%fd1846, 0dC338000000000000;
	add.rn.f64 	%fd1847, %fd1845, %fd1846;
	mov.f64 	%fd1848, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1849, %fd1847, %fd1848, %fd694;
	mov.f64 	%fd1850, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1851, %fd1847, %fd1850, %fd1849;
	mov.f64 	%fd1852, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1853, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1854, %fd1853, %fd1851, %fd1852;
	mov.f64 	%fd1855, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1856, %fd1854, %fd1851, %fd1855;
	mov.f64 	%fd1857, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1858, %fd1856, %fd1851, %fd1857;
	mov.f64 	%fd1859, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1860, %fd1858, %fd1851, %fd1859;
	mov.f64 	%fd1861, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1862, %fd1860, %fd1851, %fd1861;
	mov.f64 	%fd1863, 0d3F81111111122322;
	fma.rn.f64 	%fd1864, %fd1862, %fd1851, %fd1863;
	mov.f64 	%fd1865, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1866, %fd1864, %fd1851, %fd1865;
	mov.f64 	%fd1867, 0d3FC5555555555511;
	fma.rn.f64 	%fd1868, %fd1866, %fd1851, %fd1867;
	mov.f64 	%fd1869, 0d3FE000000000000B;
	fma.rn.f64 	%fd1870, %fd1868, %fd1851, %fd1869;
	mov.f64 	%fd1871, 0d3FF0000000000000;
	fma.rn.f64 	%fd1872, %fd1870, %fd1851, %fd1871;
	fma.rn.f64 	%fd1873, %fd1872, %fd1851, %fd1871;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r465, %temp}, %fd1873;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r466}, %fd1873;
	}
	shl.b32 	%r1922, %r464, 20;
	add.s32 	%r1923, %r466, %r1922;
	mov.b64 	%fd2232, {%r465, %r1923};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1924}, %fd694;
	}
	mov.b32 	 %f54, %r1924;
	abs.f32 	%f26, %f54;
	setp.lt.f32	%p814, %f26, 0f4086232B;
	@%p814 bra 	BB34_737;

	setp.lt.f64	%p815, %fd694, 0d0000000000000000;
	add.f64 	%fd1874, %fd694, 0d7FF0000000000000;
	selp.f64	%fd2232, 0d0000000000000000, %fd1874, %p815;
	setp.geu.f32	%p816, %f26, 0f40874800;
	@%p816 bra 	BB34_737;

	shr.u32 	%r1925, %r464, 31;
	add.s32 	%r1926, %r464, %r1925;
	shr.s32 	%r1927, %r1926, 1;
	shl.b32 	%r1928, %r1927, 20;
	add.s32 	%r1929, %r1928, %r466;
	mov.b64 	%fd1875, {%r465, %r1929};
	sub.s32 	%r1930, %r464, %r1927;
	shl.b32 	%r1931, %r1930, 20;
	add.s32 	%r1932, %r1931, 1072693248;
	mov.u32 	%r1933, 0;
	mov.b64 	%fd1876, {%r1933, %r1932};
	mul.f64 	%fd2232, %fd1875, %fd1876;
	bra.uni 	BB34_737;

BB34_725:
	setp.gt.s32	%p820, %r468, -1;
	@%p820 bra 	BB34_728;

	cvt.rzi.f64.f64	%fd1877, %fd698;
	setp.neu.f64	%p821, %fd1877, %fd698;
	selp.f64	%fd2230, 0dFFF8000000000000, %fd2230, %p821;

BB34_728:
	mov.f64 	%fd705, %fd2230;
	add.f64 	%fd706, %fd698, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1943}, %fd706;
	}
	and.b32  	%r1944, %r1943, 2146435072;
	setp.ne.s32	%p824, %r1944, 2146435072;
	mov.f64 	%fd2229, %fd705;
	@%p824 bra 	BB34_735;

	setp.gtu.f64	%p825, %fd699, 0d7FF0000000000000;
	mov.f64 	%fd2229, %fd706;
	@%p825 bra 	BB34_735;

	abs.f64 	%fd707, %fd698;
	setp.gtu.f64	%p826, %fd707, 0d7FF0000000000000;
	mov.f64 	%fd2228, %fd706;
	mov.f64 	%fd2229, %fd2228;
	@%p826 bra 	BB34_735;

	setp.eq.f64	%p827, %fd707, 0d7FF0000000000000;
	@%p827 bra 	BB34_734;
	bra.uni 	BB34_732;

BB34_734:
	setp.eq.f64	%p829, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p830, %fd699, 0d3FF0000000000000;
	selp.b32	%r1951, 2146435072, 0, %p830;
	xor.b32  	%r1952, %r1951, 2146435072;
	setp.lt.s32	%p831, %r467, 0;
	selp.b32	%r1953, %r1952, %r1951, %p831;
	selp.b32	%r1954, 1072693248, %r1953, %p829;
	mov.u32 	%r1955, 0;
	mov.b64 	%fd2229, {%r1955, %r1954};
	bra.uni 	BB34_735;

BB34_732:
	setp.neu.f64	%p828, %fd699, 0d7FF0000000000000;
	mov.f64 	%fd2229, %fd705;
	@%p828 bra 	BB34_735;

	shr.s32 	%r1945, %r467, 31;
	and.b32  	%r1946, %r1945, -2146435072;
	add.s32 	%r1947, %r1946, 2146435072;
	or.b32  	%r1948, %r1947, -2147483648;
	selp.b32	%r1949, %r1948, %r1947, %p26;
	mov.u32 	%r1950, 0;
	mov.b64 	%fd2229, {%r1950, %r1949};

BB34_735:
	setp.eq.f64	%p832, %fd698, 0d0000000000000000;
	setp.eq.f64	%p833, %fd155, 0d3FF0000000000000;
	or.pred  	%p834, %p833, %p832;
	selp.f64	%fd2232, 0d3FF0000000000000, %fd2229, %p834;

BB34_737:
	add.f64 	%fd1878, %fd2232, 0dBFF0000000000000;
	mul.f64 	%fd2233, %fd1878, 0d4059000000000000;

BB34_738:
	and.b16  	%rs39, %rs48, 255;
	setp.eq.s16	%p835, %rs39, 0;
	@%p835 bra 	BB34_763;
	bra.uni 	BB34_739;

BB34_763:
	setp.eq.s32	%p864, %r518, 0;
	@%p864 bra 	BB34_765;
	bra.uni 	BB34_764;

BB34_765:
	setp.lt.s32	%p865, %r446, 30;
	setp.eq.s32	%p866, %r1899, 31;
	and.pred  	%p867, %p866, %p865;
	selp.b32	%r2003, 1, %r1899, %p867;
	selp.u32	%r2004, 1, 0, %p867;
	sub.s32 	%r2005, %r1896, %r447;
	sub.s32 	%r2006, %r1898, %r445;
	add.s32 	%r2007, %r2006, %r2004;
	mul.lo.s32 	%r2008, %r2007, 30;
	sub.s32 	%r2010, %r868, %r446;
	mov.u32 	%r2011, 0;
	max.s32 	%r2012, %r2011, %r2010;
	min.s32 	%r2013, %r868, %r2003;
	mad.lo.s32 	%r2014, %r2005, 360, %r2008;
	add.s32 	%r2015, %r2014, %r2012;
	add.s32 	%r2016, %r2015, %r2013;
	add.s32 	%r2353, %r2016, -30;
	bra.uni 	BB34_766;

BB34_739:
	setp.eq.s32	%p836, %r518, 0;
	@%p836 bra 	BB34_741;
	bra.uni 	BB34_740;

BB34_741:
	setp.lt.s32	%p837, %r525, 30;
	setp.eq.s32	%p838, %r1899, 31;
	and.pred  	%p839, %p838, %p837;
	selp.b32	%r1956, 1, %r1899, %p839;
	selp.u32	%r1957, 1, 0, %p839;
	sub.s32 	%r1958, %r1896, %r526;
	sub.s32 	%r1959, %r1898, %r524;
	add.s32 	%r1960, %r1959, %r1957;
	mul.lo.s32 	%r1961, %r1960, 30;
	min.s32 	%r1963, %r868, %r1956;
	mad.lo.s32 	%r1964, %r1958, 360, %r1961;
	mov.u32 	%r1965, 0;
	max.s32 	%r1966, %r1965, %r106;
	add.s32 	%r1967, %r1964, %r1966;
	add.s32 	%r1968, %r1967, %r1963;
	add.s32 	%r2352, %r1968, -30;
	bra.uni 	BB34_742;

BB34_764:
	sub.s32 	%r2353, %r1897, %r448;

BB34_766:
	cvt.rn.f64.s32	%fd1917, %r2353;
	div.rn.f64 	%fd736, %fd1917, 0d4076800000000000;
	setp.eq.s32	%p868, %r519, 0;
	@%p868 bra 	BB34_786;
	bra.uni 	BB34_767;

BB34_786:
	fma.rn.f64 	%fd2248, %fd2278, %fd736, 0d3FF0000000000000;
	bra.uni 	BB34_787;

BB34_740:
	sub.s32 	%r2352, %r1897, %r527;

BB34_742:
	cvt.rn.f64.s32	%fd1879, %r2352;
	div.rn.f64 	%fd716, %fd1879, 0d4076800000000000;
	setp.eq.s32	%p840, %r519, 0;
	@%p840 bra 	BB34_762;
	bra.uni 	BB34_743;

BB34_762:
	fma.rn.f64 	%fd2248, %fd2278, %fd716, 0d3FF0000000000000;
	bra.uni 	BB34_787;

BB34_767:
	setp.eq.s32	%p869, %r519, 1;
	@%p869 bra 	BB34_772;
	bra.uni 	BB34_768;

BB34_772:
	mul.f64 	%fd741, %fd736, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r484}, %fd741;
	}
	bfe.u32 	%r2029, %r484, 20, 11;
	add.s32 	%r2030, %r2029, -1012;
	mov.b64 	 %rd96, %fd741;
	shl.b64 	%rd47, %rd96, %r2030;
	setp.eq.s64	%p874, %rd47, -9223372036854775808;
	abs.f64 	%fd742, %fd689;
	// Callseq Start 108
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd742;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd741;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2247, [retval0+0];
	
	//{
	}// Callseq End 108
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r485}, %fd689;
	}
	setp.lt.s32	%p875, %r485, 0;
	and.pred  	%p28, %p875, %p874;
	@!%p28 bra 	BB34_774;
	bra.uni 	BB34_773;

BB34_773:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2031}, %fd2247;
	}
	xor.b32  	%r2032, %r2031, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2033, %temp}, %fd2247;
	}
	mov.b64 	%fd2247, {%r2033, %r2032};

BB34_774:
	mov.f64 	%fd2246, %fd2247;
	setp.eq.f64	%p876, %fd689, 0d0000000000000000;
	@%p876 bra 	BB34_777;
	bra.uni 	BB34_775;

BB34_777:
	selp.b32	%r2034, %r485, 0, %p874;
	or.b32  	%r2035, %r2034, 2146435072;
	setp.lt.s32	%p880, %r484, 0;
	selp.b32	%r2036, %r2035, %r2034, %p880;
	mov.u32 	%r2037, 0;
	mov.b64 	%fd2246, {%r2037, %r2036};
	bra.uni 	BB34_778;

BB34_743:
	setp.eq.s32	%p841, %r519, 1;
	@%p841 bra 	BB34_748;
	bra.uni 	BB34_744;

BB34_748:
	mul.f64 	%fd721, %fd716, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r476}, %fd721;
	}
	bfe.u32 	%r1981, %r476, 20, 11;
	add.s32 	%r1982, %r1981, -1012;
	mov.b64 	 %rd95, %fd721;
	shl.b64 	%rd46, %rd95, %r1982;
	setp.eq.s64	%p846, %rd46, -9223372036854775808;
	abs.f64 	%fd722, %fd689;
	// Callseq Start 107
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd722;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd721;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2240, [retval0+0];
	
	//{
	}// Callseq End 107
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r477}, %fd689;
	}
	setp.lt.s32	%p847, %r477, 0;
	and.pred  	%p27, %p847, %p846;
	@!%p27 bra 	BB34_750;
	bra.uni 	BB34_749;

BB34_749:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1983}, %fd2240;
	}
	xor.b32  	%r1984, %r1983, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1985, %temp}, %fd2240;
	}
	mov.b64 	%fd2240, {%r1985, %r1984};

BB34_750:
	mov.f64 	%fd2239, %fd2240;
	setp.eq.f64	%p848, %fd689, 0d0000000000000000;
	@%p848 bra 	BB34_753;
	bra.uni 	BB34_751;

BB34_753:
	selp.b32	%r1986, %r477, 0, %p846;
	or.b32  	%r1987, %r1986, 2146435072;
	setp.lt.s32	%p852, %r476, 0;
	selp.b32	%r1988, %r1987, %r1986, %p852;
	mov.u32 	%r1989, 0;
	mov.b64 	%fd2239, {%r1989, %r1988};
	bra.uni 	BB34_754;

BB34_768:
	mov.f64 	%fd2248, 0d0000000000000000;
	setp.ne.s32	%p870, %r519, 2;
	@%p870 bra 	BB34_787;

	mul.f64 	%fd737, %fd2278, %fd736;
	mov.f64 	%fd1919, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1920, %fd737, %fd1919;
	mov.f64 	%fd1921, 0d4338000000000000;
	add.rn.f64 	%fd1922, %fd1920, %fd1921;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r481, %temp}, %fd1922;
	}
	mov.f64 	%fd1923, 0dC338000000000000;
	add.rn.f64 	%fd1924, %fd1922, %fd1923;
	mov.f64 	%fd1925, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1926, %fd1924, %fd1925, %fd737;
	mov.f64 	%fd1927, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1928, %fd1924, %fd1927, %fd1926;
	mov.f64 	%fd1929, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1930, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1931, %fd1930, %fd1928, %fd1929;
	mov.f64 	%fd1932, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1933, %fd1931, %fd1928, %fd1932;
	mov.f64 	%fd1934, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1935, %fd1933, %fd1928, %fd1934;
	mov.f64 	%fd1936, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1937, %fd1935, %fd1928, %fd1936;
	mov.f64 	%fd1938, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1939, %fd1937, %fd1928, %fd1938;
	mov.f64 	%fd1940, 0d3F81111111122322;
	fma.rn.f64 	%fd1941, %fd1939, %fd1928, %fd1940;
	mov.f64 	%fd1942, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1943, %fd1941, %fd1928, %fd1942;
	mov.f64 	%fd1944, 0d3FC5555555555511;
	fma.rn.f64 	%fd1945, %fd1943, %fd1928, %fd1944;
	mov.f64 	%fd1946, 0d3FE000000000000B;
	fma.rn.f64 	%fd1947, %fd1945, %fd1928, %fd1946;
	mov.f64 	%fd1948, 0d3FF0000000000000;
	fma.rn.f64 	%fd1949, %fd1947, %fd1928, %fd1948;
	fma.rn.f64 	%fd1950, %fd1949, %fd1928, %fd1948;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r482, %temp}, %fd1950;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r483}, %fd1950;
	}
	shl.b32 	%r2017, %r481, 20;
	add.s32 	%r2018, %r483, %r2017;
	mov.b64 	%fd2248, {%r482, %r2018};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2019}, %fd737;
	}
	mov.b32 	 %f56, %r2019;
	abs.f32 	%f28, %f56;
	setp.lt.f32	%p871, %f28, 0f4086232B;
	@%p871 bra 	BB34_787;

	setp.lt.f64	%p872, %fd737, 0d0000000000000000;
	add.f64 	%fd1951, %fd737, 0d7FF0000000000000;
	selp.f64	%fd2248, 0d0000000000000000, %fd1951, %p872;
	setp.geu.f32	%p873, %f28, 0f40874800;
	@%p873 bra 	BB34_787;

	shr.u32 	%r2020, %r481, 31;
	add.s32 	%r2021, %r481, %r2020;
	shr.s32 	%r2022, %r2021, 1;
	shl.b32 	%r2023, %r2022, 20;
	add.s32 	%r2024, %r2023, %r483;
	mov.b64 	%fd1952, {%r482, %r2024};
	sub.s32 	%r2025, %r481, %r2022;
	shl.b32 	%r2026, %r2025, 20;
	add.s32 	%r2027, %r2026, 1072693248;
	mov.u32 	%r2028, 0;
	mov.b64 	%fd1953, {%r2028, %r2027};
	mul.f64 	%fd2248, %fd1952, %fd1953;
	bra.uni 	BB34_787;

BB34_744:
	mov.f64 	%fd2248, 0d0000000000000000;
	setp.ne.s32	%p842, %r519, 2;
	@%p842 bra 	BB34_787;

	mul.f64 	%fd717, %fd2278, %fd716;
	mov.f64 	%fd1881, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1882, %fd717, %fd1881;
	mov.f64 	%fd1883, 0d4338000000000000;
	add.rn.f64 	%fd1884, %fd1882, %fd1883;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r473, %temp}, %fd1884;
	}
	mov.f64 	%fd1885, 0dC338000000000000;
	add.rn.f64 	%fd1886, %fd1884, %fd1885;
	mov.f64 	%fd1887, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1888, %fd1886, %fd1887, %fd717;
	mov.f64 	%fd1889, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1890, %fd1886, %fd1889, %fd1888;
	mov.f64 	%fd1891, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1892, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1893, %fd1892, %fd1890, %fd1891;
	mov.f64 	%fd1894, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1895, %fd1893, %fd1890, %fd1894;
	mov.f64 	%fd1896, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1897, %fd1895, %fd1890, %fd1896;
	mov.f64 	%fd1898, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1899, %fd1897, %fd1890, %fd1898;
	mov.f64 	%fd1900, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1901, %fd1899, %fd1890, %fd1900;
	mov.f64 	%fd1902, 0d3F81111111122322;
	fma.rn.f64 	%fd1903, %fd1901, %fd1890, %fd1902;
	mov.f64 	%fd1904, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1905, %fd1903, %fd1890, %fd1904;
	mov.f64 	%fd1906, 0d3FC5555555555511;
	fma.rn.f64 	%fd1907, %fd1905, %fd1890, %fd1906;
	mov.f64 	%fd1908, 0d3FE000000000000B;
	fma.rn.f64 	%fd1909, %fd1907, %fd1890, %fd1908;
	mov.f64 	%fd1910, 0d3FF0000000000000;
	fma.rn.f64 	%fd1911, %fd1909, %fd1890, %fd1910;
	fma.rn.f64 	%fd1912, %fd1911, %fd1890, %fd1910;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r474, %temp}, %fd1912;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r475}, %fd1912;
	}
	shl.b32 	%r1969, %r473, 20;
	add.s32 	%r1970, %r475, %r1969;
	mov.b64 	%fd2248, {%r474, %r1970};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1971}, %fd717;
	}
	mov.b32 	 %f55, %r1971;
	abs.f32 	%f27, %f55;
	setp.lt.f32	%p843, %f27, 0f4086232B;
	@%p843 bra 	BB34_787;

	setp.lt.f64	%p844, %fd717, 0d0000000000000000;
	add.f64 	%fd1913, %fd717, 0d7FF0000000000000;
	selp.f64	%fd2248, 0d0000000000000000, %fd1913, %p844;
	setp.geu.f32	%p845, %f27, 0f40874800;
	@%p845 bra 	BB34_787;

	shr.u32 	%r1972, %r473, 31;
	add.s32 	%r1973, %r473, %r1972;
	shr.s32 	%r1974, %r1973, 1;
	shl.b32 	%r1975, %r1974, 20;
	add.s32 	%r1976, %r1975, %r475;
	mov.b64 	%fd1914, {%r474, %r1976};
	sub.s32 	%r1977, %r473, %r1974;
	shl.b32 	%r1978, %r1977, 20;
	add.s32 	%r1979, %r1978, 1072693248;
	mov.u32 	%r1980, 0;
	mov.b64 	%fd1915, {%r1980, %r1979};
	mul.f64 	%fd2248, %fd1914, %fd1915;
	bra.uni 	BB34_787;

BB34_775:
	setp.gt.s32	%p877, %r485, -1;
	@%p877 bra 	BB34_778;

	cvt.rzi.f64.f64	%fd1954, %fd741;
	setp.neu.f64	%p878, %fd1954, %fd741;
	selp.f64	%fd2246, 0dFFF8000000000000, %fd2246, %p878;

BB34_778:
	mov.f64 	%fd748, %fd2246;
	add.f64 	%fd749, %fd741, %fd689;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2038}, %fd749;
	}
	and.b32  	%r2039, %r2038, 2146435072;
	setp.ne.s32	%p881, %r2039, 2146435072;
	mov.f64 	%fd2245, %fd748;
	@%p881 bra 	BB34_785;

	setp.gtu.f64	%p882, %fd742, 0d7FF0000000000000;
	mov.f64 	%fd2245, %fd749;
	@%p882 bra 	BB34_785;

	abs.f64 	%fd750, %fd741;
	setp.gtu.f64	%p883, %fd750, 0d7FF0000000000000;
	mov.f64 	%fd2244, %fd749;
	mov.f64 	%fd2245, %fd2244;
	@%p883 bra 	BB34_785;

	setp.eq.f64	%p884, %fd750, 0d7FF0000000000000;
	@%p884 bra 	BB34_784;
	bra.uni 	BB34_782;

BB34_784:
	setp.eq.f64	%p886, %fd689, 0dBFF0000000000000;
	setp.gt.f64	%p887, %fd742, 0d3FF0000000000000;
	selp.b32	%r2046, 2146435072, 0, %p887;
	xor.b32  	%r2047, %r2046, 2146435072;
	setp.lt.s32	%p888, %r484, 0;
	selp.b32	%r2048, %r2047, %r2046, %p888;
	selp.b32	%r2049, 1072693248, %r2048, %p886;
	mov.u32 	%r2050, 0;
	mov.b64 	%fd2245, {%r2050, %r2049};
	bra.uni 	BB34_785;

BB34_751:
	setp.gt.s32	%p849, %r477, -1;
	@%p849 bra 	BB34_754;

	cvt.rzi.f64.f64	%fd1916, %fd721;
	setp.neu.f64	%p850, %fd1916, %fd721;
	selp.f64	%fd2239, 0dFFF8000000000000, %fd2239, %p850;

BB34_754:
	mov.f64 	%fd728, %fd2239;
	add.f64 	%fd729, %fd721, %fd689;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1990}, %fd729;
	}
	and.b32  	%r1991, %r1990, 2146435072;
	setp.ne.s32	%p853, %r1991, 2146435072;
	mov.f64 	%fd2238, %fd728;
	@%p853 bra 	BB34_761;

	setp.gtu.f64	%p854, %fd722, 0d7FF0000000000000;
	mov.f64 	%fd2238, %fd729;
	@%p854 bra 	BB34_761;

	abs.f64 	%fd730, %fd721;
	setp.gtu.f64	%p855, %fd730, 0d7FF0000000000000;
	mov.f64 	%fd2237, %fd729;
	mov.f64 	%fd2238, %fd2237;
	@%p855 bra 	BB34_761;

	setp.eq.f64	%p856, %fd730, 0d7FF0000000000000;
	@%p856 bra 	BB34_760;
	bra.uni 	BB34_758;

BB34_760:
	setp.eq.f64	%p858, %fd689, 0dBFF0000000000000;
	setp.gt.f64	%p859, %fd722, 0d3FF0000000000000;
	selp.b32	%r1998, 2146435072, 0, %p859;
	xor.b32  	%r1999, %r1998, 2146435072;
	setp.lt.s32	%p860, %r476, 0;
	selp.b32	%r2000, %r1999, %r1998, %p860;
	selp.b32	%r2001, 1072693248, %r2000, %p858;
	mov.u32 	%r2002, 0;
	mov.b64 	%fd2238, {%r2002, %r2001};
	bra.uni 	BB34_761;

BB34_782:
	setp.neu.f64	%p885, %fd742, 0d7FF0000000000000;
	mov.f64 	%fd2245, %fd748;
	@%p885 bra 	BB34_785;

	shr.s32 	%r2040, %r484, 31;
	and.b32  	%r2041, %r2040, -2146435072;
	add.s32 	%r2042, %r2041, 2146435072;
	or.b32  	%r2043, %r2042, -2147483648;
	selp.b32	%r2044, %r2043, %r2042, %p28;
	mov.u32 	%r2045, 0;
	mov.b64 	%fd2245, {%r2045, %r2044};

BB34_785:
	setp.eq.f64	%p889, %fd741, 0d0000000000000000;
	setp.eq.f64	%p890, %fd689, 0d3FF0000000000000;
	or.pred  	%p891, %p890, %p889;
	selp.f64	%fd2248, 0d3FF0000000000000, %fd2245, %p891;
	bra.uni 	BB34_787;

BB34_758:
	setp.neu.f64	%p857, %fd722, 0d7FF0000000000000;
	mov.f64 	%fd2238, %fd728;
	@%p857 bra 	BB34_761;

	shr.s32 	%r1992, %r476, 31;
	and.b32  	%r1993, %r1992, -2146435072;
	add.s32 	%r1994, %r1993, 2146435072;
	or.b32  	%r1995, %r1994, -2147483648;
	selp.b32	%r1996, %r1995, %r1994, %p27;
	mov.u32 	%r1997, 0;
	mov.b64 	%fd2238, {%r1997, %r1996};

BB34_761:
	setp.eq.f64	%p861, %fd721, 0d0000000000000000;
	setp.eq.f64	%p862, %fd689, 0d3FF0000000000000;
	or.pred  	%p863, %p862, %p861;
	selp.f64	%fd2248, 0d3FF0000000000000, %fd2238, %p863;

BB34_787:
	rcp.rn.f64 	%fd1955, %fd2248;
	mul.f64 	%fd2224, %fd2224, %fd1955;
	fma.rn.f64 	%fd2249, %fd2233, %fd2224, %fd2249;
	mov.u16 	%rs48, 0;
	mov.u32 	%r2368, %r449;
	mov.u32 	%r2384, %r450;
	mov.u32 	%r2400, %r451;
	mov.u32 	%r2416, %r452;

BB34_788:
	mov.u32 	%r2415, %r2416;
	mov.u32 	%r2399, %r2400;
	mov.u32 	%r2383, %r2384;
	mov.u32 	%r2367, %r2368;
	add.s32 	%r2350, %r2350, 1;
	setp.lt.s32	%p892, %r2350, %r528;
	mov.u32 	%r2365, %r2367;
	mov.u32 	%r2381, %r2383;
	mov.u32 	%r2397, %r2399;
	mov.u32 	%r2413, %r2415;
	@%p892 bra 	BB34_711;

BB34_789:
	mov.u32 	%r2414, %r2413;
	mov.u32 	%r2398, %r2397;
	mov.u32 	%r2382, %r2381;
	mov.u32 	%r2366, %r2365;
	sub.f64 	%fd2011, %fd770, %fd2249;
	bra.uni 	BB34_790;

BB34_462:
	setp.gt.f64	%p534, %fd160, %fd462;
	@%p534 bra 	BB34_627;
	bra.uni 	BB34_463;

BB34_627:
	sub.f64 	%fd1715, %fd2276, %fd2278;
	fma.rn.f64 	%fd2276, %fd1715, 0d3FF999999999999A, %fd2276;
	mov.f64 	%fd2223, 0d0000000000000000;
	mov.u32 	%r2297, %r2298;
	mov.u32 	%r2313, %r2314;
	mov.u32 	%r2329, %r2330;
	mov.u32 	%r2345, %r2346;
	@%p29 bra 	BB34_707;

	div.rn.f64 	%fd1718, %fd2276, %fd771;
	add.f64 	%fd614, %fd1718, 0d3FF0000000000000;
	mov.f64 	%fd2223, 0d0000000000000000;
	mov.f64 	%fd2198, 0d3FF0000000000000;
	mov.u16 	%rs47, 1;
	mov.u32 	%r2282, 0;
	mov.u32 	%r2299, %r2298;
	mov.u32 	%r2315, %r2314;
	mov.u32 	%r2331, %r2330;
	mov.u32 	%r2347, %r2346;

BB34_629:
	mov.u32 	%r2335, %r2347;
	mov.u32 	%r397, %r2335;
	mov.u32 	%r2319, %r2331;
	mov.u32 	%r396, %r2319;
	mov.u32 	%r2303, %r2315;
	mov.u32 	%r395, %r2303;
	mov.u32 	%r2287, %r2299;
	mov.u32 	%r394, %r2287;
	mul.wide.s32 	%rd87, %r2282, 56;
	add.s64 	%rd88, %rd48, %rd87;
	add.s64 	%rd39, %rd88, 12;
	ld.u32 	%r1738, [%rd88+12];
	setp.gt.s32	%p716, %r523, %r1738;
	mov.u32 	%r2300, %r394;
	mov.u32 	%r2316, %r395;
	mov.u32 	%r2332, %r396;
	mov.u32 	%r2348, %r397;
	@%p716 bra 	BB34_706;

	ld.v2.u32 	{%r1739, %r1740}, [%rd39+-4];
	mov.u32 	%r401, %r1740;
	mov.u32 	%r400, %r1739;
	ld.v2.u32 	{%r1741, %r1742}, [%rd39+-12];
	mov.u32 	%r399, %r1742;
	mov.u32 	%r398, %r1741;
	ld.f64 	%fd2207, [%rd39+36];
	setp.neu.f64	%p717, %fd2207, 0dBFF0000000000000;
	@%p717 bra 	BB34_656;

	setp.eq.s32	%p718, %r517, 0;
	ld.v2.u32 	{%r1743, %r1744}, [%rd39+12];
	ld.v2.u32 	{%r1745, %r1746}, [%rd39+4];
	ld.v2.u32 	{%r1747, %r1748}, [%rd39+28];
	ld.v2.u32 	{%r1749, %r1750}, [%rd39+20];
	@%p718 bra 	BB34_633;
	bra.uni 	BB34_632;

BB34_633:
	setp.lt.s32	%p719, %r1746, 30;
	setp.eq.s32	%p720, %r1750, 31;
	and.pred  	%p721, %p720, %p719;
	selp.b32	%r1751, 1, %r1750, %p721;
	selp.u32	%r1752, 1, 0, %p721;
	sub.s32 	%r1753, %r1747, %r1743;
	sub.s32 	%r1754, %r1749, %r1745;
	add.s32 	%r1755, %r1754, %r1752;
	mul.lo.s32 	%r1756, %r1755, 30;
	sub.s32 	%r1758, %r868, %r1746;
	mov.u32 	%r1759, 0;
	max.s32 	%r1760, %r1759, %r1758;
	min.s32 	%r1761, %r868, %r1751;
	mad.lo.s32 	%r1762, %r1753, 360, %r1756;
	add.s32 	%r1763, %r1762, %r1760;
	add.s32 	%r1764, %r1763, %r1761;
	add.s32 	%r2283, %r1764, -30;
	bra.uni 	BB34_634;

BB34_632:
	sub.s32 	%r2283, %r1748, %r1744;

BB34_634:
	cvt.rn.f64.s32	%fd1719, %r2283;
	div.rn.f64 	%fd618, %fd1719, 0d4076800000000000;
	setp.eq.s32	%p722, %r1, 0;
	@%p722 bra 	BB34_654;
	bra.uni 	BB34_635;

BB34_654:
	fma.rn.f64 	%fd2206, %fd1, %fd618, 0d3FF0000000000000;
	bra.uni 	BB34_655;

BB34_635:
	setp.eq.s32	%p723, %r1, 1;
	@%p723 bra 	BB34_640;
	bra.uni 	BB34_636;

BB34_640:
	mul.f64 	%fd623, %fd2, %fd618;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r416}, %fd623;
	}
	bfe.u32 	%r1777, %r416, 20, 11;
	add.s32 	%r1778, %r1777, -1012;
	mov.b64 	 %rd89, %fd623;
	shl.b64 	%rd40, %rd89, %r1778;
	setp.eq.s64	%p728, %rd40, -9223372036854775808;
	abs.f64 	%fd624, %fd155;
	// Callseq Start 103
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd624;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd623;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2205, [retval0+0];
	
	//{
	}// Callseq End 103
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r417}, %fd155;
	}
	setp.lt.s32	%p729, %r417, 0;
	and.pred  	%p23, %p729, %p728;
	@!%p23 bra 	BB34_642;
	bra.uni 	BB34_641;

BB34_641:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1779}, %fd2205;
	}
	xor.b32  	%r1780, %r1779, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1781, %temp}, %fd2205;
	}
	mov.b64 	%fd2205, {%r1781, %r1780};

BB34_642:
	mov.f64 	%fd2204, %fd2205;
	setp.eq.f64	%p730, %fd155, 0d0000000000000000;
	@%p730 bra 	BB34_645;
	bra.uni 	BB34_643;

BB34_645:
	selp.b32	%r1782, %r417, 0, %p728;
	or.b32  	%r1783, %r1782, 2146435072;
	setp.lt.s32	%p734, %r416, 0;
	selp.b32	%r1784, %r1783, %r1782, %p734;
	mov.u32 	%r1785, 0;
	mov.b64 	%fd2204, {%r1785, %r1784};
	bra.uni 	BB34_646;

BB34_636:
	mov.f64 	%fd2206, 0d0000000000000000;
	setp.ne.s32	%p724, %r1, 2;
	@%p724 bra 	BB34_655;

	mul.f64 	%fd619, %fd1, %fd618;
	mov.f64 	%fd1721, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1722, %fd619, %fd1721;
	mov.f64 	%fd1723, 0d4338000000000000;
	add.rn.f64 	%fd1724, %fd1722, %fd1723;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r413, %temp}, %fd1724;
	}
	mov.f64 	%fd1725, 0dC338000000000000;
	add.rn.f64 	%fd1726, %fd1724, %fd1725;
	mov.f64 	%fd1727, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1728, %fd1726, %fd1727, %fd619;
	mov.f64 	%fd1729, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1730, %fd1726, %fd1729, %fd1728;
	mov.f64 	%fd1731, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1732, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1733, %fd1732, %fd1730, %fd1731;
	mov.f64 	%fd1734, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1735, %fd1733, %fd1730, %fd1734;
	mov.f64 	%fd1736, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1737, %fd1735, %fd1730, %fd1736;
	mov.f64 	%fd1738, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1739, %fd1737, %fd1730, %fd1738;
	mov.f64 	%fd1740, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1741, %fd1739, %fd1730, %fd1740;
	mov.f64 	%fd1742, 0d3F81111111122322;
	fma.rn.f64 	%fd1743, %fd1741, %fd1730, %fd1742;
	mov.f64 	%fd1744, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1745, %fd1743, %fd1730, %fd1744;
	mov.f64 	%fd1746, 0d3FC5555555555511;
	fma.rn.f64 	%fd1747, %fd1745, %fd1730, %fd1746;
	mov.f64 	%fd1748, 0d3FE000000000000B;
	fma.rn.f64 	%fd1749, %fd1747, %fd1730, %fd1748;
	mov.f64 	%fd1750, 0d3FF0000000000000;
	fma.rn.f64 	%fd1751, %fd1749, %fd1730, %fd1750;
	fma.rn.f64 	%fd1752, %fd1751, %fd1730, %fd1750;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r414, %temp}, %fd1752;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r415}, %fd1752;
	}
	shl.b32 	%r1765, %r413, 20;
	add.s32 	%r1766, %r415, %r1765;
	mov.b64 	%fd2206, {%r414, %r1766};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1767}, %fd619;
	}
	mov.b32 	 %f51, %r1767;
	abs.f32 	%f23, %f51;
	setp.lt.f32	%p725, %f23, 0f4086232B;
	@%p725 bra 	BB34_655;

	setp.lt.f64	%p726, %fd619, 0d0000000000000000;
	add.f64 	%fd1753, %fd619, 0d7FF0000000000000;
	selp.f64	%fd2206, 0d0000000000000000, %fd1753, %p726;
	setp.geu.f32	%p727, %f23, 0f40874800;
	@%p727 bra 	BB34_655;

	shr.u32 	%r1768, %r413, 31;
	add.s32 	%r1769, %r413, %r1768;
	shr.s32 	%r1770, %r1769, 1;
	shl.b32 	%r1771, %r1770, 20;
	add.s32 	%r1772, %r1771, %r415;
	mov.b64 	%fd1754, {%r414, %r1772};
	sub.s32 	%r1773, %r413, %r1770;
	shl.b32 	%r1774, %r1773, 20;
	add.s32 	%r1775, %r1774, 1072693248;
	mov.u32 	%r1776, 0;
	mov.b64 	%fd1755, {%r1776, %r1775};
	mul.f64 	%fd2206, %fd1754, %fd1755;
	bra.uni 	BB34_655;

BB34_643:
	setp.gt.s32	%p731, %r417, -1;
	@%p731 bra 	BB34_646;

	cvt.rzi.f64.f64	%fd1756, %fd623;
	setp.neu.f64	%p732, %fd1756, %fd623;
	selp.f64	%fd2204, 0dFFF8000000000000, %fd2204, %p732;

BB34_646:
	mov.f64 	%fd630, %fd2204;
	add.f64 	%fd631, %fd623, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1786}, %fd631;
	}
	and.b32  	%r1787, %r1786, 2146435072;
	setp.ne.s32	%p735, %r1787, 2146435072;
	mov.f64 	%fd2203, %fd630;
	@%p735 bra 	BB34_653;

	setp.gtu.f64	%p736, %fd624, 0d7FF0000000000000;
	mov.f64 	%fd2203, %fd631;
	@%p736 bra 	BB34_653;

	abs.f64 	%fd632, %fd623;
	setp.gtu.f64	%p737, %fd632, 0d7FF0000000000000;
	mov.f64 	%fd2202, %fd631;
	mov.f64 	%fd2203, %fd2202;
	@%p737 bra 	BB34_653;

	setp.eq.f64	%p738, %fd632, 0d7FF0000000000000;
	@%p738 bra 	BB34_652;
	bra.uni 	BB34_650;

BB34_652:
	setp.eq.f64	%p740, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p741, %fd624, 0d3FF0000000000000;
	selp.b32	%r1794, 2146435072, 0, %p741;
	xor.b32  	%r1795, %r1794, 2146435072;
	setp.lt.s32	%p742, %r416, 0;
	selp.b32	%r1796, %r1795, %r1794, %p742;
	selp.b32	%r1797, 1072693248, %r1796, %p740;
	mov.u32 	%r1798, 0;
	mov.b64 	%fd2203, {%r1798, %r1797};
	bra.uni 	BB34_653;

BB34_650:
	setp.neu.f64	%p739, %fd624, 0d7FF0000000000000;
	mov.f64 	%fd2203, %fd630;
	@%p739 bra 	BB34_653;

	shr.s32 	%r1788, %r416, 31;
	and.b32  	%r1789, %r1788, -2146435072;
	add.s32 	%r1790, %r1789, 2146435072;
	or.b32  	%r1791, %r1790, -2147483648;
	selp.b32	%r1792, %r1791, %r1790, %p23;
	mov.u32 	%r1793, 0;
	mov.b64 	%fd2203, {%r1793, %r1792};

BB34_653:
	setp.eq.f64	%p743, %fd623, 0d0000000000000000;
	setp.eq.f64	%p744, %fd155, 0d3FF0000000000000;
	or.pred  	%p745, %p744, %p743;
	selp.f64	%fd2206, 0d3FF0000000000000, %fd2203, %p745;

BB34_655:
	add.f64 	%fd1757, %fd2206, 0dBFF0000000000000;
	mul.f64 	%fd2207, %fd1757, 0d4059000000000000;

BB34_656:
	and.b16  	%rs36, %rs47, 255;
	setp.eq.s16	%p746, %rs36, 0;
	@%p746 bra 	BB34_681;
	bra.uni 	BB34_657;

BB34_681:
	setp.eq.s32	%p775, %r518, 0;
	@%p775 bra 	BB34_683;
	bra.uni 	BB34_682;

BB34_683:
	setp.lt.s32	%p776, %r395, 30;
	setp.eq.s32	%p777, %r1742, 31;
	and.pred  	%p778, %p777, %p776;
	selp.b32	%r1846, 1, %r1742, %p778;
	selp.u32	%r1847, 1, 0, %p778;
	sub.s32 	%r1848, %r1739, %r396;
	sub.s32 	%r1849, %r1741, %r394;
	add.s32 	%r1850, %r1849, %r1847;
	mul.lo.s32 	%r1851, %r1850, 30;
	sub.s32 	%r1853, %r868, %r395;
	mov.u32 	%r1854, 0;
	max.s32 	%r1855, %r1854, %r1853;
	min.s32 	%r1856, %r868, %r1846;
	mad.lo.s32 	%r1857, %r1848, 360, %r1851;
	add.s32 	%r1858, %r1857, %r1855;
	add.s32 	%r1859, %r1858, %r1856;
	add.s32 	%r2285, %r1859, -30;
	bra.uni 	BB34_684;

BB34_657:
	setp.eq.s32	%p747, %r518, 0;
	@%p747 bra 	BB34_659;
	bra.uni 	BB34_658;

BB34_659:
	setp.lt.s32	%p748, %r525, 30;
	setp.eq.s32	%p749, %r1742, 31;
	and.pred  	%p750, %p749, %p748;
	selp.b32	%r1799, 1, %r1742, %p750;
	selp.u32	%r1800, 1, 0, %p750;
	sub.s32 	%r1801, %r1739, %r526;
	sub.s32 	%r1802, %r1741, %r524;
	add.s32 	%r1803, %r1802, %r1800;
	mul.lo.s32 	%r1804, %r1803, 30;
	min.s32 	%r1806, %r868, %r1799;
	mad.lo.s32 	%r1807, %r1801, 360, %r1804;
	mov.u32 	%r1808, 0;
	max.s32 	%r1809, %r1808, %r106;
	add.s32 	%r1810, %r1807, %r1809;
	add.s32 	%r1811, %r1810, %r1806;
	add.s32 	%r2284, %r1811, -30;
	bra.uni 	BB34_660;

BB34_682:
	sub.s32 	%r2285, %r1740, %r397;

BB34_684:
	cvt.rn.f64.s32	%fd1796, %r2285;
	div.rn.f64 	%fd661, %fd1796, 0d4076800000000000;
	setp.eq.s32	%p779, %r519, 0;
	@%p779 bra 	BB34_704;
	bra.uni 	BB34_685;

BB34_704:
	fma.rn.f64 	%fd2222, %fd2276, %fd661, 0d3FF0000000000000;
	bra.uni 	BB34_705;

BB34_658:
	sub.s32 	%r2284, %r1740, %r527;

BB34_660:
	cvt.rn.f64.s32	%fd1758, %r2284;
	div.rn.f64 	%fd641, %fd1758, 0d4076800000000000;
	setp.eq.s32	%p751, %r519, 0;
	@%p751 bra 	BB34_680;
	bra.uni 	BB34_661;

BB34_680:
	fma.rn.f64 	%fd2222, %fd2276, %fd641, 0d3FF0000000000000;
	bra.uni 	BB34_705;

BB34_685:
	setp.eq.s32	%p780, %r519, 1;
	@%p780 bra 	BB34_690;
	bra.uni 	BB34_686;

BB34_690:
	mul.f64 	%fd666, %fd661, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r433}, %fd666;
	}
	bfe.u32 	%r1872, %r433, 20, 11;
	add.s32 	%r1873, %r1872, -1012;
	mov.b64 	 %rd91, %fd666;
	shl.b64 	%rd42, %rd91, %r1873;
	setp.eq.s64	%p785, %rd42, -9223372036854775808;
	abs.f64 	%fd667, %fd614;
	// Callseq Start 105
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd667;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd666;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2221, [retval0+0];
	
	//{
	}// Callseq End 105
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r434}, %fd614;
	}
	setp.lt.s32	%p786, %r434, 0;
	and.pred  	%p25, %p786, %p785;
	@!%p25 bra 	BB34_692;
	bra.uni 	BB34_691;

BB34_691:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1874}, %fd2221;
	}
	xor.b32  	%r1875, %r1874, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1876, %temp}, %fd2221;
	}
	mov.b64 	%fd2221, {%r1876, %r1875};

BB34_692:
	mov.f64 	%fd2220, %fd2221;
	setp.eq.f64	%p787, %fd614, 0d0000000000000000;
	@%p787 bra 	BB34_695;
	bra.uni 	BB34_693;

BB34_695:
	selp.b32	%r1877, %r434, 0, %p785;
	or.b32  	%r1878, %r1877, 2146435072;
	setp.lt.s32	%p791, %r433, 0;
	selp.b32	%r1879, %r1878, %r1877, %p791;
	mov.u32 	%r1880, 0;
	mov.b64 	%fd2220, {%r1880, %r1879};
	bra.uni 	BB34_696;

BB34_661:
	setp.eq.s32	%p752, %r519, 1;
	@%p752 bra 	BB34_666;
	bra.uni 	BB34_662;

BB34_666:
	mul.f64 	%fd646, %fd641, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r425}, %fd646;
	}
	bfe.u32 	%r1824, %r425, 20, 11;
	add.s32 	%r1825, %r1824, -1012;
	mov.b64 	 %rd90, %fd646;
	shl.b64 	%rd41, %rd90, %r1825;
	setp.eq.s64	%p757, %rd41, -9223372036854775808;
	abs.f64 	%fd647, %fd614;
	// Callseq Start 104
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd647;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd646;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2214, [retval0+0];
	
	//{
	}// Callseq End 104
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r426}, %fd614;
	}
	setp.lt.s32	%p758, %r426, 0;
	and.pred  	%p24, %p758, %p757;
	@!%p24 bra 	BB34_668;
	bra.uni 	BB34_667;

BB34_667:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1826}, %fd2214;
	}
	xor.b32  	%r1827, %r1826, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1828, %temp}, %fd2214;
	}
	mov.b64 	%fd2214, {%r1828, %r1827};

BB34_668:
	mov.f64 	%fd2213, %fd2214;
	setp.eq.f64	%p759, %fd614, 0d0000000000000000;
	@%p759 bra 	BB34_671;
	bra.uni 	BB34_669;

BB34_671:
	selp.b32	%r1829, %r426, 0, %p757;
	or.b32  	%r1830, %r1829, 2146435072;
	setp.lt.s32	%p763, %r425, 0;
	selp.b32	%r1831, %r1830, %r1829, %p763;
	mov.u32 	%r1832, 0;
	mov.b64 	%fd2213, {%r1832, %r1831};
	bra.uni 	BB34_672;

BB34_686:
	mov.f64 	%fd2222, 0d0000000000000000;
	setp.ne.s32	%p781, %r519, 2;
	@%p781 bra 	BB34_705;

	mul.f64 	%fd662, %fd2276, %fd661;
	mov.f64 	%fd1798, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1799, %fd662, %fd1798;
	mov.f64 	%fd1800, 0d4338000000000000;
	add.rn.f64 	%fd1801, %fd1799, %fd1800;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r430, %temp}, %fd1801;
	}
	mov.f64 	%fd1802, 0dC338000000000000;
	add.rn.f64 	%fd1803, %fd1801, %fd1802;
	mov.f64 	%fd1804, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1805, %fd1803, %fd1804, %fd662;
	mov.f64 	%fd1806, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1807, %fd1803, %fd1806, %fd1805;
	mov.f64 	%fd1808, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1809, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1810, %fd1809, %fd1807, %fd1808;
	mov.f64 	%fd1811, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1812, %fd1810, %fd1807, %fd1811;
	mov.f64 	%fd1813, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1814, %fd1812, %fd1807, %fd1813;
	mov.f64 	%fd1815, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1816, %fd1814, %fd1807, %fd1815;
	mov.f64 	%fd1817, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1818, %fd1816, %fd1807, %fd1817;
	mov.f64 	%fd1819, 0d3F81111111122322;
	fma.rn.f64 	%fd1820, %fd1818, %fd1807, %fd1819;
	mov.f64 	%fd1821, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1822, %fd1820, %fd1807, %fd1821;
	mov.f64 	%fd1823, 0d3FC5555555555511;
	fma.rn.f64 	%fd1824, %fd1822, %fd1807, %fd1823;
	mov.f64 	%fd1825, 0d3FE000000000000B;
	fma.rn.f64 	%fd1826, %fd1824, %fd1807, %fd1825;
	mov.f64 	%fd1827, 0d3FF0000000000000;
	fma.rn.f64 	%fd1828, %fd1826, %fd1807, %fd1827;
	fma.rn.f64 	%fd1829, %fd1828, %fd1807, %fd1827;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r431, %temp}, %fd1829;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r432}, %fd1829;
	}
	shl.b32 	%r1860, %r430, 20;
	add.s32 	%r1861, %r432, %r1860;
	mov.b64 	%fd2222, {%r431, %r1861};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1862}, %fd662;
	}
	mov.b32 	 %f53, %r1862;
	abs.f32 	%f25, %f53;
	setp.lt.f32	%p782, %f25, 0f4086232B;
	@%p782 bra 	BB34_705;

	setp.lt.f64	%p783, %fd662, 0d0000000000000000;
	add.f64 	%fd1830, %fd662, 0d7FF0000000000000;
	selp.f64	%fd2222, 0d0000000000000000, %fd1830, %p783;
	setp.geu.f32	%p784, %f25, 0f40874800;
	@%p784 bra 	BB34_705;

	shr.u32 	%r1863, %r430, 31;
	add.s32 	%r1864, %r430, %r1863;
	shr.s32 	%r1865, %r1864, 1;
	shl.b32 	%r1866, %r1865, 20;
	add.s32 	%r1867, %r1866, %r432;
	mov.b64 	%fd1831, {%r431, %r1867};
	sub.s32 	%r1868, %r430, %r1865;
	shl.b32 	%r1869, %r1868, 20;
	add.s32 	%r1870, %r1869, 1072693248;
	mov.u32 	%r1871, 0;
	mov.b64 	%fd1832, {%r1871, %r1870};
	mul.f64 	%fd2222, %fd1831, %fd1832;
	bra.uni 	BB34_705;

BB34_662:
	mov.f64 	%fd2222, 0d0000000000000000;
	setp.ne.s32	%p753, %r519, 2;
	@%p753 bra 	BB34_705;

	mul.f64 	%fd642, %fd2276, %fd641;
	mov.f64 	%fd1760, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1761, %fd642, %fd1760;
	mov.f64 	%fd1762, 0d4338000000000000;
	add.rn.f64 	%fd1763, %fd1761, %fd1762;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r422, %temp}, %fd1763;
	}
	mov.f64 	%fd1764, 0dC338000000000000;
	add.rn.f64 	%fd1765, %fd1763, %fd1764;
	mov.f64 	%fd1766, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1767, %fd1765, %fd1766, %fd642;
	mov.f64 	%fd1768, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1769, %fd1765, %fd1768, %fd1767;
	mov.f64 	%fd1770, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1771, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1772, %fd1771, %fd1769, %fd1770;
	mov.f64 	%fd1773, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1774, %fd1772, %fd1769, %fd1773;
	mov.f64 	%fd1775, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1776, %fd1774, %fd1769, %fd1775;
	mov.f64 	%fd1777, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1778, %fd1776, %fd1769, %fd1777;
	mov.f64 	%fd1779, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1780, %fd1778, %fd1769, %fd1779;
	mov.f64 	%fd1781, 0d3F81111111122322;
	fma.rn.f64 	%fd1782, %fd1780, %fd1769, %fd1781;
	mov.f64 	%fd1783, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1784, %fd1782, %fd1769, %fd1783;
	mov.f64 	%fd1785, 0d3FC5555555555511;
	fma.rn.f64 	%fd1786, %fd1784, %fd1769, %fd1785;
	mov.f64 	%fd1787, 0d3FE000000000000B;
	fma.rn.f64 	%fd1788, %fd1786, %fd1769, %fd1787;
	mov.f64 	%fd1789, 0d3FF0000000000000;
	fma.rn.f64 	%fd1790, %fd1788, %fd1769, %fd1789;
	fma.rn.f64 	%fd1791, %fd1790, %fd1769, %fd1789;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r423, %temp}, %fd1791;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r424}, %fd1791;
	}
	shl.b32 	%r1812, %r422, 20;
	add.s32 	%r1813, %r424, %r1812;
	mov.b64 	%fd2222, {%r423, %r1813};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1814}, %fd642;
	}
	mov.b32 	 %f52, %r1814;
	abs.f32 	%f24, %f52;
	setp.lt.f32	%p754, %f24, 0f4086232B;
	@%p754 bra 	BB34_705;

	setp.lt.f64	%p755, %fd642, 0d0000000000000000;
	add.f64 	%fd1792, %fd642, 0d7FF0000000000000;
	selp.f64	%fd2222, 0d0000000000000000, %fd1792, %p755;
	setp.geu.f32	%p756, %f24, 0f40874800;
	@%p756 bra 	BB34_705;

	shr.u32 	%r1815, %r422, 31;
	add.s32 	%r1816, %r422, %r1815;
	shr.s32 	%r1817, %r1816, 1;
	shl.b32 	%r1818, %r1817, 20;
	add.s32 	%r1819, %r1818, %r424;
	mov.b64 	%fd1793, {%r423, %r1819};
	sub.s32 	%r1820, %r422, %r1817;
	shl.b32 	%r1821, %r1820, 20;
	add.s32 	%r1822, %r1821, 1072693248;
	mov.u32 	%r1823, 0;
	mov.b64 	%fd1794, {%r1823, %r1822};
	mul.f64 	%fd2222, %fd1793, %fd1794;
	bra.uni 	BB34_705;

BB34_693:
	setp.gt.s32	%p788, %r434, -1;
	@%p788 bra 	BB34_696;

	cvt.rzi.f64.f64	%fd1833, %fd666;
	setp.neu.f64	%p789, %fd1833, %fd666;
	selp.f64	%fd2220, 0dFFF8000000000000, %fd2220, %p789;

BB34_696:
	mov.f64 	%fd673, %fd2220;
	add.f64 	%fd674, %fd666, %fd614;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1881}, %fd674;
	}
	and.b32  	%r1882, %r1881, 2146435072;
	setp.ne.s32	%p792, %r1882, 2146435072;
	mov.f64 	%fd2219, %fd673;
	@%p792 bra 	BB34_703;

	setp.gtu.f64	%p793, %fd667, 0d7FF0000000000000;
	mov.f64 	%fd2219, %fd674;
	@%p793 bra 	BB34_703;

	abs.f64 	%fd675, %fd666;
	setp.gtu.f64	%p794, %fd675, 0d7FF0000000000000;
	mov.f64 	%fd2218, %fd674;
	mov.f64 	%fd2219, %fd2218;
	@%p794 bra 	BB34_703;

	setp.eq.f64	%p795, %fd675, 0d7FF0000000000000;
	@%p795 bra 	BB34_702;
	bra.uni 	BB34_700;

BB34_702:
	setp.eq.f64	%p797, %fd614, 0dBFF0000000000000;
	setp.gt.f64	%p798, %fd667, 0d3FF0000000000000;
	selp.b32	%r1889, 2146435072, 0, %p798;
	xor.b32  	%r1890, %r1889, 2146435072;
	setp.lt.s32	%p799, %r433, 0;
	selp.b32	%r1891, %r1890, %r1889, %p799;
	selp.b32	%r1892, 1072693248, %r1891, %p797;
	mov.u32 	%r1893, 0;
	mov.b64 	%fd2219, {%r1893, %r1892};
	bra.uni 	BB34_703;

BB34_669:
	setp.gt.s32	%p760, %r426, -1;
	@%p760 bra 	BB34_672;

	cvt.rzi.f64.f64	%fd1795, %fd646;
	setp.neu.f64	%p761, %fd1795, %fd646;
	selp.f64	%fd2213, 0dFFF8000000000000, %fd2213, %p761;

BB34_672:
	mov.f64 	%fd653, %fd2213;
	add.f64 	%fd654, %fd646, %fd614;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1833}, %fd654;
	}
	and.b32  	%r1834, %r1833, 2146435072;
	setp.ne.s32	%p764, %r1834, 2146435072;
	mov.f64 	%fd2212, %fd653;
	@%p764 bra 	BB34_679;

	setp.gtu.f64	%p765, %fd647, 0d7FF0000000000000;
	mov.f64 	%fd2212, %fd654;
	@%p765 bra 	BB34_679;

	abs.f64 	%fd655, %fd646;
	setp.gtu.f64	%p766, %fd655, 0d7FF0000000000000;
	mov.f64 	%fd2211, %fd654;
	mov.f64 	%fd2212, %fd2211;
	@%p766 bra 	BB34_679;

	setp.eq.f64	%p767, %fd655, 0d7FF0000000000000;
	@%p767 bra 	BB34_678;
	bra.uni 	BB34_676;

BB34_678:
	setp.eq.f64	%p769, %fd614, 0dBFF0000000000000;
	setp.gt.f64	%p770, %fd647, 0d3FF0000000000000;
	selp.b32	%r1841, 2146435072, 0, %p770;
	xor.b32  	%r1842, %r1841, 2146435072;
	setp.lt.s32	%p771, %r425, 0;
	selp.b32	%r1843, %r1842, %r1841, %p771;
	selp.b32	%r1844, 1072693248, %r1843, %p769;
	mov.u32 	%r1845, 0;
	mov.b64 	%fd2212, {%r1845, %r1844};
	bra.uni 	BB34_679;

BB34_700:
	setp.neu.f64	%p796, %fd667, 0d7FF0000000000000;
	mov.f64 	%fd2219, %fd673;
	@%p796 bra 	BB34_703;

	shr.s32 	%r1883, %r433, 31;
	and.b32  	%r1884, %r1883, -2146435072;
	add.s32 	%r1885, %r1884, 2146435072;
	or.b32  	%r1886, %r1885, -2147483648;
	selp.b32	%r1887, %r1886, %r1885, %p25;
	mov.u32 	%r1888, 0;
	mov.b64 	%fd2219, {%r1888, %r1887};

BB34_703:
	setp.eq.f64	%p800, %fd666, 0d0000000000000000;
	setp.eq.f64	%p801, %fd614, 0d3FF0000000000000;
	or.pred  	%p802, %p801, %p800;
	selp.f64	%fd2222, 0d3FF0000000000000, %fd2219, %p802;
	bra.uni 	BB34_705;

BB34_676:
	setp.neu.f64	%p768, %fd647, 0d7FF0000000000000;
	mov.f64 	%fd2212, %fd653;
	@%p768 bra 	BB34_679;

	shr.s32 	%r1835, %r425, 31;
	and.b32  	%r1836, %r1835, -2146435072;
	add.s32 	%r1837, %r1836, 2146435072;
	or.b32  	%r1838, %r1837, -2147483648;
	selp.b32	%r1839, %r1838, %r1837, %p24;
	mov.u32 	%r1840, 0;
	mov.b64 	%fd2212, {%r1840, %r1839};

BB34_679:
	setp.eq.f64	%p772, %fd646, 0d0000000000000000;
	setp.eq.f64	%p773, %fd614, 0d3FF0000000000000;
	or.pred  	%p774, %p773, %p772;
	selp.f64	%fd2222, 0d3FF0000000000000, %fd2212, %p774;

BB34_705:
	rcp.rn.f64 	%fd1834, %fd2222;
	mul.f64 	%fd2198, %fd2198, %fd1834;
	fma.rn.f64 	%fd2223, %fd2207, %fd2198, %fd2223;
	mov.u16 	%rs47, 0;
	mov.u32 	%r2300, %r398;
	mov.u32 	%r2316, %r399;
	mov.u32 	%r2332, %r400;
	mov.u32 	%r2348, %r401;

BB34_706:
	mov.u32 	%r2347, %r2348;
	mov.u32 	%r2331, %r2332;
	mov.u32 	%r2315, %r2316;
	mov.u32 	%r2299, %r2300;
	add.s32 	%r2282, %r2282, 1;
	setp.lt.s32	%p803, %r2282, %r528;
	mov.u32 	%r2297, %r2299;
	mov.u32 	%r2313, %r2315;
	mov.u32 	%r2329, %r2331;
	mov.u32 	%r2345, %r2347;
	@%p803 bra 	BB34_629;

BB34_707:
	mov.u32 	%r2346, %r2345;
	mov.u32 	%r2330, %r2329;
	mov.u32 	%r2314, %r2313;
	mov.u32 	%r2298, %r2297;
	sub.f64 	%fd2010, %fd770, %fd2223;
	bra.uni 	BB34_708;

BB34_463:
	setp.eq.s32	%p535, %r2075, -1;
	@%p535 bra 	BB34_546;
	bra.uni 	BB34_464;

BB34_546:
	sub.f64 	%fd1594, %fd2278, %fd2276;
	fma.rn.f64 	%fd2278, %fd1594, 0d3FF999999999999A, %fd2278;
	mov.f64 	%fd2197, 0d0000000000000000;
	mov.u32 	%r2229, %r2230;
	mov.u32 	%r2245, %r2246;
	mov.u32 	%r2261, %r2262;
	mov.u32 	%r2277, %r2278;
	@%p29 bra 	BB34_626;

	div.rn.f64 	%fd1597, %fd2278, %fd771;
	add.f64 	%fd539, %fd1597, 0d3FF0000000000000;
	mov.u32 	%r2214, 0;
	mov.u16 	%rs46, 1;
	mov.f64 	%fd2172, 0d3FF0000000000000;
	mov.f64 	%fd2197, 0d0000000000000000;
	mov.u32 	%r2231, %r2230;
	mov.u32 	%r2247, %r2246;
	mov.u32 	%r2263, %r2262;
	mov.u32 	%r2279, %r2278;

BB34_548:
	mov.u32 	%r2267, %r2279;
	mov.u32 	%r344, %r2267;
	mov.u32 	%r2251, %r2263;
	mov.u32 	%r343, %r2251;
	mov.u32 	%r2235, %r2247;
	mov.u32 	%r342, %r2235;
	mov.u32 	%r2219, %r2231;
	mov.u32 	%r341, %r2219;
	mul.wide.s32 	%rd82, %r2214, 56;
	add.s64 	%rd83, %rd48, %rd82;
	add.s64 	%rd34, %rd83, 12;
	ld.u32 	%r1580, [%rd83+12];
	setp.gt.s32	%p627, %r523, %r1580;
	mov.u32 	%r2232, %r341;
	mov.u32 	%r2248, %r342;
	mov.u32 	%r2264, %r343;
	mov.u32 	%r2280, %r344;
	@%p627 bra 	BB34_625;

	ld.v2.u32 	{%r1581, %r1582}, [%rd34+-4];
	mov.u32 	%r349, %r1582;
	mov.u32 	%r348, %r1581;
	ld.v2.u32 	{%r1583, %r1584}, [%rd34+-12];
	mov.u32 	%r347, %r1584;
	mov.u32 	%r346, %r1583;
	ld.f64 	%fd2181, [%rd34+36];
	setp.neu.f64	%p628, %fd2181, 0dBFF0000000000000;
	@%p628 bra 	BB34_575;

	setp.eq.s32	%p629, %r517, 0;
	ld.v2.u32 	{%r1585, %r1586}, [%rd34+12];
	ld.v2.u32 	{%r1587, %r1588}, [%rd34+4];
	ld.v2.u32 	{%r1589, %r1590}, [%rd34+28];
	ld.v2.u32 	{%r1591, %r1592}, [%rd34+20];
	@%p629 bra 	BB34_552;
	bra.uni 	BB34_551;

BB34_552:
	setp.lt.s32	%p630, %r1588, 30;
	setp.eq.s32	%p631, %r1592, 31;
	and.pred  	%p632, %p631, %p630;
	selp.b32	%r1593, 1, %r1592, %p632;
	selp.u32	%r1594, 1, 0, %p632;
	sub.s32 	%r1595, %r1589, %r1585;
	sub.s32 	%r1596, %r1591, %r1587;
	add.s32 	%r1597, %r1596, %r1594;
	mul.lo.s32 	%r1598, %r1597, 30;
	sub.s32 	%r1600, %r868, %r1588;
	mov.u32 	%r1601, 0;
	max.s32 	%r1602, %r1601, %r1600;
	min.s32 	%r1603, %r868, %r1593;
	mad.lo.s32 	%r1604, %r1595, 360, %r1598;
	add.s32 	%r1605, %r1604, %r1602;
	add.s32 	%r1606, %r1605, %r1603;
	add.s32 	%r2215, %r1606, -30;
	bra.uni 	BB34_553;

BB34_551:
	sub.s32 	%r2215, %r1590, %r1586;

BB34_553:
	cvt.rn.f64.s32	%fd1598, %r2215;
	div.rn.f64 	%fd543, %fd1598, 0d4076800000000000;
	setp.eq.s32	%p633, %r1, 0;
	@%p633 bra 	BB34_573;
	bra.uni 	BB34_554;

BB34_573:
	fma.rn.f64 	%fd2180, %fd1, %fd543, 0d3FF0000000000000;
	bra.uni 	BB34_574;

BB34_554:
	setp.eq.s32	%p634, %r1, 1;
	@%p634 bra 	BB34_559;
	bra.uni 	BB34_555;

BB34_559:
	mul.f64 	%fd548, %fd2, %fd543;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r364}, %fd548;
	}
	bfe.u32 	%r1619, %r364, 20, 11;
	add.s32 	%r1620, %r1619, -1012;
	mov.b64 	 %rd84, %fd548;
	shl.b64 	%rd35, %rd84, %r1620;
	setp.eq.s64	%p639, %rd35, -9223372036854775808;
	abs.f64 	%fd549, %fd155;
	// Callseq Start 100
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd549;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd548;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2179, [retval0+0];
	
	//{
	}// Callseq End 100
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r365}, %fd155;
	}
	setp.lt.s32	%p640, %r365, 0;
	and.pred  	%p20, %p640, %p639;
	@!%p20 bra 	BB34_561;
	bra.uni 	BB34_560;

BB34_560:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1621}, %fd2179;
	}
	xor.b32  	%r1622, %r1621, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1623, %temp}, %fd2179;
	}
	mov.b64 	%fd2179, {%r1623, %r1622};

BB34_561:
	mov.f64 	%fd2178, %fd2179;
	setp.eq.f64	%p641, %fd155, 0d0000000000000000;
	@%p641 bra 	BB34_564;
	bra.uni 	BB34_562;

BB34_564:
	selp.b32	%r1624, %r365, 0, %p639;
	or.b32  	%r1625, %r1624, 2146435072;
	setp.lt.s32	%p645, %r364, 0;
	selp.b32	%r1626, %r1625, %r1624, %p645;
	mov.u32 	%r1627, 0;
	mov.b64 	%fd2178, {%r1627, %r1626};
	bra.uni 	BB34_565;

BB34_555:
	mov.f64 	%fd2180, 0d0000000000000000;
	setp.ne.s32	%p635, %r1, 2;
	@%p635 bra 	BB34_574;

	mul.f64 	%fd544, %fd1, %fd543;
	mov.f64 	%fd1600, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1601, %fd544, %fd1600;
	mov.f64 	%fd1602, 0d4338000000000000;
	add.rn.f64 	%fd1603, %fd1601, %fd1602;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r361, %temp}, %fd1603;
	}
	mov.f64 	%fd1604, 0dC338000000000000;
	add.rn.f64 	%fd1605, %fd1603, %fd1604;
	mov.f64 	%fd1606, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1607, %fd1605, %fd1606, %fd544;
	mov.f64 	%fd1608, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1609, %fd1605, %fd1608, %fd1607;
	mov.f64 	%fd1610, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1611, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1612, %fd1611, %fd1609, %fd1610;
	mov.f64 	%fd1613, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1614, %fd1612, %fd1609, %fd1613;
	mov.f64 	%fd1615, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1616, %fd1614, %fd1609, %fd1615;
	mov.f64 	%fd1617, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1618, %fd1616, %fd1609, %fd1617;
	mov.f64 	%fd1619, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1620, %fd1618, %fd1609, %fd1619;
	mov.f64 	%fd1621, 0d3F81111111122322;
	fma.rn.f64 	%fd1622, %fd1620, %fd1609, %fd1621;
	mov.f64 	%fd1623, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1624, %fd1622, %fd1609, %fd1623;
	mov.f64 	%fd1625, 0d3FC5555555555511;
	fma.rn.f64 	%fd1626, %fd1624, %fd1609, %fd1625;
	mov.f64 	%fd1627, 0d3FE000000000000B;
	fma.rn.f64 	%fd1628, %fd1626, %fd1609, %fd1627;
	mov.f64 	%fd1629, 0d3FF0000000000000;
	fma.rn.f64 	%fd1630, %fd1628, %fd1609, %fd1629;
	fma.rn.f64 	%fd1631, %fd1630, %fd1609, %fd1629;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r362, %temp}, %fd1631;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r363}, %fd1631;
	}
	shl.b32 	%r1607, %r361, 20;
	add.s32 	%r1608, %r363, %r1607;
	mov.b64 	%fd2180, {%r362, %r1608};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1609}, %fd544;
	}
	mov.b32 	 %f48, %r1609;
	abs.f32 	%f20, %f48;
	setp.lt.f32	%p636, %f20, 0f4086232B;
	@%p636 bra 	BB34_574;

	setp.lt.f64	%p637, %fd544, 0d0000000000000000;
	add.f64 	%fd1632, %fd544, 0d7FF0000000000000;
	selp.f64	%fd2180, 0d0000000000000000, %fd1632, %p637;
	setp.geu.f32	%p638, %f20, 0f40874800;
	@%p638 bra 	BB34_574;

	shr.u32 	%r1610, %r361, 31;
	add.s32 	%r1611, %r361, %r1610;
	shr.s32 	%r1612, %r1611, 1;
	shl.b32 	%r1613, %r1612, 20;
	add.s32 	%r1614, %r1613, %r363;
	mov.b64 	%fd1633, {%r362, %r1614};
	sub.s32 	%r1615, %r361, %r1612;
	shl.b32 	%r1616, %r1615, 20;
	add.s32 	%r1617, %r1616, 1072693248;
	mov.u32 	%r1618, 0;
	mov.b64 	%fd1634, {%r1618, %r1617};
	mul.f64 	%fd2180, %fd1633, %fd1634;
	bra.uni 	BB34_574;

BB34_562:
	setp.gt.s32	%p642, %r365, -1;
	@%p642 bra 	BB34_565;

	cvt.rzi.f64.f64	%fd1635, %fd548;
	setp.neu.f64	%p643, %fd1635, %fd548;
	selp.f64	%fd2178, 0dFFF8000000000000, %fd2178, %p643;

BB34_565:
	mov.f64 	%fd555, %fd2178;
	add.f64 	%fd556, %fd548, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1628}, %fd556;
	}
	and.b32  	%r1629, %r1628, 2146435072;
	setp.ne.s32	%p646, %r1629, 2146435072;
	mov.f64 	%fd2177, %fd555;
	@%p646 bra 	BB34_572;

	setp.gtu.f64	%p647, %fd549, 0d7FF0000000000000;
	mov.f64 	%fd2177, %fd556;
	@%p647 bra 	BB34_572;

	abs.f64 	%fd557, %fd548;
	setp.gtu.f64	%p648, %fd557, 0d7FF0000000000000;
	mov.f64 	%fd2176, %fd556;
	mov.f64 	%fd2177, %fd2176;
	@%p648 bra 	BB34_572;

	setp.eq.f64	%p649, %fd557, 0d7FF0000000000000;
	@%p649 bra 	BB34_571;
	bra.uni 	BB34_569;

BB34_571:
	setp.eq.f64	%p651, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p652, %fd549, 0d3FF0000000000000;
	selp.b32	%r1636, 2146435072, 0, %p652;
	xor.b32  	%r1637, %r1636, 2146435072;
	setp.lt.s32	%p653, %r364, 0;
	selp.b32	%r1638, %r1637, %r1636, %p653;
	selp.b32	%r1639, 1072693248, %r1638, %p651;
	mov.u32 	%r1640, 0;
	mov.b64 	%fd2177, {%r1640, %r1639};
	bra.uni 	BB34_572;

BB34_569:
	setp.neu.f64	%p650, %fd549, 0d7FF0000000000000;
	mov.f64 	%fd2177, %fd555;
	@%p650 bra 	BB34_572;

	shr.s32 	%r1630, %r364, 31;
	and.b32  	%r1631, %r1630, -2146435072;
	add.s32 	%r1632, %r1631, 2146435072;
	or.b32  	%r1633, %r1632, -2147483648;
	selp.b32	%r1634, %r1633, %r1632, %p20;
	mov.u32 	%r1635, 0;
	mov.b64 	%fd2177, {%r1635, %r1634};

BB34_572:
	setp.eq.f64	%p654, %fd548, 0d0000000000000000;
	setp.eq.f64	%p655, %fd155, 0d3FF0000000000000;
	or.pred  	%p656, %p655, %p654;
	selp.f64	%fd2180, 0d3FF0000000000000, %fd2177, %p656;

BB34_574:
	add.f64 	%fd1636, %fd2180, 0dBFF0000000000000;
	mul.f64 	%fd2181, %fd1636, 0d4059000000000000;

BB34_575:
	and.b16  	%rs33, %rs46, 255;
	setp.eq.s16	%p657, %rs33, 0;
	@%p657 bra 	BB34_600;
	bra.uni 	BB34_576;

BB34_600:
	setp.eq.s32	%p686, %r518, 0;
	@%p686 bra 	BB34_602;
	bra.uni 	BB34_601;

BB34_602:
	setp.lt.s32	%p687, %r342, 30;
	setp.eq.s32	%p688, %r1584, 31;
	and.pred  	%p689, %p688, %p687;
	selp.b32	%r1688, 1, %r1584, %p689;
	selp.u32	%r1689, 1, 0, %p689;
	sub.s32 	%r1690, %r1581, %r343;
	sub.s32 	%r1691, %r1583, %r341;
	add.s32 	%r1692, %r1691, %r1689;
	mul.lo.s32 	%r1693, %r1692, 30;
	sub.s32 	%r1695, %r868, %r342;
	mov.u32 	%r1696, 0;
	max.s32 	%r1697, %r1696, %r1695;
	min.s32 	%r1698, %r868, %r1688;
	mad.lo.s32 	%r1699, %r1690, 360, %r1693;
	add.s32 	%r1700, %r1699, %r1697;
	add.s32 	%r1701, %r1700, %r1698;
	add.s32 	%r2217, %r1701, -30;
	bra.uni 	BB34_603;

BB34_576:
	setp.eq.s32	%p658, %r518, 0;
	@%p658 bra 	BB34_578;
	bra.uni 	BB34_577;

BB34_578:
	setp.lt.s32	%p659, %r525, 30;
	setp.eq.s32	%p660, %r1584, 31;
	and.pred  	%p661, %p660, %p659;
	selp.b32	%r1641, 1, %r1584, %p661;
	selp.u32	%r1642, 1, 0, %p661;
	sub.s32 	%r1643, %r1581, %r526;
	sub.s32 	%r1644, %r1583, %r524;
	add.s32 	%r1645, %r1644, %r1642;
	mul.lo.s32 	%r1646, %r1645, 30;
	min.s32 	%r1648, %r868, %r1641;
	mad.lo.s32 	%r1649, %r1643, 360, %r1646;
	mov.u32 	%r1650, 0;
	max.s32 	%r1651, %r1650, %r106;
	add.s32 	%r1652, %r1649, %r1651;
	add.s32 	%r1653, %r1652, %r1648;
	add.s32 	%r2216, %r1653, -30;
	bra.uni 	BB34_579;

BB34_601:
	sub.s32 	%r2217, %r1582, %r344;

BB34_603:
	cvt.rn.f64.s32	%fd1675, %r2217;
	div.rn.f64 	%fd586, %fd1675, 0d4076800000000000;
	setp.eq.s32	%p690, %r519, 0;
	@%p690 bra 	BB34_623;
	bra.uni 	BB34_604;

BB34_623:
	fma.rn.f64 	%fd2196, %fd2278, %fd586, 0d3FF0000000000000;
	bra.uni 	BB34_624;

BB34_577:
	sub.s32 	%r2216, %r1582, %r527;

BB34_579:
	cvt.rn.f64.s32	%fd1637, %r2216;
	div.rn.f64 	%fd566, %fd1637, 0d4076800000000000;
	setp.eq.s32	%p662, %r519, 0;
	@%p662 bra 	BB34_599;
	bra.uni 	BB34_580;

BB34_599:
	fma.rn.f64 	%fd2196, %fd2278, %fd566, 0d3FF0000000000000;
	bra.uni 	BB34_624;

BB34_604:
	setp.eq.s32	%p691, %r519, 1;
	@%p691 bra 	BB34_609;
	bra.uni 	BB34_605;

BB34_609:
	mul.f64 	%fd591, %fd586, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r381}, %fd591;
	}
	bfe.u32 	%r1714, %r381, 20, 11;
	add.s32 	%r1715, %r1714, -1012;
	mov.b64 	 %rd86, %fd591;
	shl.b64 	%rd37, %rd86, %r1715;
	setp.eq.s64	%p696, %rd37, -9223372036854775808;
	abs.f64 	%fd592, %fd539;
	// Callseq Start 102
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd592;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd591;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2195, [retval0+0];
	
	//{
	}// Callseq End 102
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r382}, %fd539;
	}
	setp.lt.s32	%p697, %r382, 0;
	and.pred  	%p22, %p697, %p696;
	@!%p22 bra 	BB34_611;
	bra.uni 	BB34_610;

BB34_610:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1716}, %fd2195;
	}
	xor.b32  	%r1717, %r1716, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1718, %temp}, %fd2195;
	}
	mov.b64 	%fd2195, {%r1718, %r1717};

BB34_611:
	mov.f64 	%fd2194, %fd2195;
	setp.eq.f64	%p698, %fd539, 0d0000000000000000;
	@%p698 bra 	BB34_614;
	bra.uni 	BB34_612;

BB34_614:
	selp.b32	%r1719, %r382, 0, %p696;
	or.b32  	%r1720, %r1719, 2146435072;
	setp.lt.s32	%p702, %r381, 0;
	selp.b32	%r1721, %r1720, %r1719, %p702;
	mov.u32 	%r1722, 0;
	mov.b64 	%fd2194, {%r1722, %r1721};
	bra.uni 	BB34_615;

BB34_580:
	setp.eq.s32	%p663, %r519, 1;
	@%p663 bra 	BB34_585;
	bra.uni 	BB34_581;

BB34_585:
	mul.f64 	%fd571, %fd566, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r373}, %fd571;
	}
	bfe.u32 	%r1666, %r373, 20, 11;
	add.s32 	%r1667, %r1666, -1012;
	mov.b64 	 %rd85, %fd571;
	shl.b64 	%rd36, %rd85, %r1667;
	setp.eq.s64	%p668, %rd36, -9223372036854775808;
	abs.f64 	%fd572, %fd539;
	// Callseq Start 101
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd572;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd571;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2188, [retval0+0];
	
	//{
	}// Callseq End 101
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r374}, %fd539;
	}
	setp.lt.s32	%p669, %r374, 0;
	and.pred  	%p21, %p669, %p668;
	@!%p21 bra 	BB34_587;
	bra.uni 	BB34_586;

BB34_586:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1668}, %fd2188;
	}
	xor.b32  	%r1669, %r1668, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1670, %temp}, %fd2188;
	}
	mov.b64 	%fd2188, {%r1670, %r1669};

BB34_587:
	mov.f64 	%fd2187, %fd2188;
	setp.eq.f64	%p670, %fd539, 0d0000000000000000;
	@%p670 bra 	BB34_590;
	bra.uni 	BB34_588;

BB34_590:
	selp.b32	%r1671, %r374, 0, %p668;
	or.b32  	%r1672, %r1671, 2146435072;
	setp.lt.s32	%p674, %r373, 0;
	selp.b32	%r1673, %r1672, %r1671, %p674;
	mov.u32 	%r1674, 0;
	mov.b64 	%fd2187, {%r1674, %r1673};
	bra.uni 	BB34_591;

BB34_605:
	mov.f64 	%fd2196, 0d0000000000000000;
	setp.ne.s32	%p692, %r519, 2;
	@%p692 bra 	BB34_624;

	mul.f64 	%fd587, %fd2278, %fd586;
	mov.f64 	%fd1677, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1678, %fd587, %fd1677;
	mov.f64 	%fd1679, 0d4338000000000000;
	add.rn.f64 	%fd1680, %fd1678, %fd1679;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r378, %temp}, %fd1680;
	}
	mov.f64 	%fd1681, 0dC338000000000000;
	add.rn.f64 	%fd1682, %fd1680, %fd1681;
	mov.f64 	%fd1683, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1684, %fd1682, %fd1683, %fd587;
	mov.f64 	%fd1685, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1686, %fd1682, %fd1685, %fd1684;
	mov.f64 	%fd1687, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1688, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1689, %fd1688, %fd1686, %fd1687;
	mov.f64 	%fd1690, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1691, %fd1689, %fd1686, %fd1690;
	mov.f64 	%fd1692, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1693, %fd1691, %fd1686, %fd1692;
	mov.f64 	%fd1694, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1695, %fd1693, %fd1686, %fd1694;
	mov.f64 	%fd1696, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1697, %fd1695, %fd1686, %fd1696;
	mov.f64 	%fd1698, 0d3F81111111122322;
	fma.rn.f64 	%fd1699, %fd1697, %fd1686, %fd1698;
	mov.f64 	%fd1700, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1701, %fd1699, %fd1686, %fd1700;
	mov.f64 	%fd1702, 0d3FC5555555555511;
	fma.rn.f64 	%fd1703, %fd1701, %fd1686, %fd1702;
	mov.f64 	%fd1704, 0d3FE000000000000B;
	fma.rn.f64 	%fd1705, %fd1703, %fd1686, %fd1704;
	mov.f64 	%fd1706, 0d3FF0000000000000;
	fma.rn.f64 	%fd1707, %fd1705, %fd1686, %fd1706;
	fma.rn.f64 	%fd1708, %fd1707, %fd1686, %fd1706;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r379, %temp}, %fd1708;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r380}, %fd1708;
	}
	shl.b32 	%r1702, %r378, 20;
	add.s32 	%r1703, %r380, %r1702;
	mov.b64 	%fd2196, {%r379, %r1703};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1704}, %fd587;
	}
	mov.b32 	 %f50, %r1704;
	abs.f32 	%f22, %f50;
	setp.lt.f32	%p693, %f22, 0f4086232B;
	@%p693 bra 	BB34_624;

	setp.lt.f64	%p694, %fd587, 0d0000000000000000;
	add.f64 	%fd1709, %fd587, 0d7FF0000000000000;
	selp.f64	%fd2196, 0d0000000000000000, %fd1709, %p694;
	setp.geu.f32	%p695, %f22, 0f40874800;
	@%p695 bra 	BB34_624;

	shr.u32 	%r1705, %r378, 31;
	add.s32 	%r1706, %r378, %r1705;
	shr.s32 	%r1707, %r1706, 1;
	shl.b32 	%r1708, %r1707, 20;
	add.s32 	%r1709, %r1708, %r380;
	mov.b64 	%fd1710, {%r379, %r1709};
	sub.s32 	%r1710, %r378, %r1707;
	shl.b32 	%r1711, %r1710, 20;
	add.s32 	%r1712, %r1711, 1072693248;
	mov.u32 	%r1713, 0;
	mov.b64 	%fd1711, {%r1713, %r1712};
	mul.f64 	%fd2196, %fd1710, %fd1711;
	bra.uni 	BB34_624;

BB34_581:
	mov.f64 	%fd2196, 0d0000000000000000;
	setp.ne.s32	%p664, %r519, 2;
	@%p664 bra 	BB34_624;

	mul.f64 	%fd567, %fd2278, %fd566;
	mov.f64 	%fd1639, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1640, %fd567, %fd1639;
	mov.f64 	%fd1641, 0d4338000000000000;
	add.rn.f64 	%fd1642, %fd1640, %fd1641;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r370, %temp}, %fd1642;
	}
	mov.f64 	%fd1643, 0dC338000000000000;
	add.rn.f64 	%fd1644, %fd1642, %fd1643;
	mov.f64 	%fd1645, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1646, %fd1644, %fd1645, %fd567;
	mov.f64 	%fd1647, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1648, %fd1644, %fd1647, %fd1646;
	mov.f64 	%fd1649, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1650, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1651, %fd1650, %fd1648, %fd1649;
	mov.f64 	%fd1652, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1653, %fd1651, %fd1648, %fd1652;
	mov.f64 	%fd1654, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1655, %fd1653, %fd1648, %fd1654;
	mov.f64 	%fd1656, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1657, %fd1655, %fd1648, %fd1656;
	mov.f64 	%fd1658, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1659, %fd1657, %fd1648, %fd1658;
	mov.f64 	%fd1660, 0d3F81111111122322;
	fma.rn.f64 	%fd1661, %fd1659, %fd1648, %fd1660;
	mov.f64 	%fd1662, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1663, %fd1661, %fd1648, %fd1662;
	mov.f64 	%fd1664, 0d3FC5555555555511;
	fma.rn.f64 	%fd1665, %fd1663, %fd1648, %fd1664;
	mov.f64 	%fd1666, 0d3FE000000000000B;
	fma.rn.f64 	%fd1667, %fd1665, %fd1648, %fd1666;
	mov.f64 	%fd1668, 0d3FF0000000000000;
	fma.rn.f64 	%fd1669, %fd1667, %fd1648, %fd1668;
	fma.rn.f64 	%fd1670, %fd1669, %fd1648, %fd1668;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r371, %temp}, %fd1670;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r372}, %fd1670;
	}
	shl.b32 	%r1654, %r370, 20;
	add.s32 	%r1655, %r372, %r1654;
	mov.b64 	%fd2196, {%r371, %r1655};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1656}, %fd567;
	}
	mov.b32 	 %f49, %r1656;
	abs.f32 	%f21, %f49;
	setp.lt.f32	%p665, %f21, 0f4086232B;
	@%p665 bra 	BB34_624;

	setp.lt.f64	%p666, %fd567, 0d0000000000000000;
	add.f64 	%fd1671, %fd567, 0d7FF0000000000000;
	selp.f64	%fd2196, 0d0000000000000000, %fd1671, %p666;
	setp.geu.f32	%p667, %f21, 0f40874800;
	@%p667 bra 	BB34_624;

	shr.u32 	%r1657, %r370, 31;
	add.s32 	%r1658, %r370, %r1657;
	shr.s32 	%r1659, %r1658, 1;
	shl.b32 	%r1660, %r1659, 20;
	add.s32 	%r1661, %r1660, %r372;
	mov.b64 	%fd1672, {%r371, %r1661};
	sub.s32 	%r1662, %r370, %r1659;
	shl.b32 	%r1663, %r1662, 20;
	add.s32 	%r1664, %r1663, 1072693248;
	mov.u32 	%r1665, 0;
	mov.b64 	%fd1673, {%r1665, %r1664};
	mul.f64 	%fd2196, %fd1672, %fd1673;
	bra.uni 	BB34_624;

BB34_612:
	setp.gt.s32	%p699, %r382, -1;
	@%p699 bra 	BB34_615;

	cvt.rzi.f64.f64	%fd1712, %fd591;
	setp.neu.f64	%p700, %fd1712, %fd591;
	selp.f64	%fd2194, 0dFFF8000000000000, %fd2194, %p700;

BB34_615:
	mov.f64 	%fd598, %fd2194;
	add.f64 	%fd599, %fd591, %fd539;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1723}, %fd599;
	}
	and.b32  	%r1724, %r1723, 2146435072;
	setp.ne.s32	%p703, %r1724, 2146435072;
	mov.f64 	%fd2193, %fd598;
	@%p703 bra 	BB34_622;

	setp.gtu.f64	%p704, %fd592, 0d7FF0000000000000;
	mov.f64 	%fd2193, %fd599;
	@%p704 bra 	BB34_622;

	abs.f64 	%fd600, %fd591;
	setp.gtu.f64	%p705, %fd600, 0d7FF0000000000000;
	mov.f64 	%fd2192, %fd599;
	mov.f64 	%fd2193, %fd2192;
	@%p705 bra 	BB34_622;

	setp.eq.f64	%p706, %fd600, 0d7FF0000000000000;
	@%p706 bra 	BB34_621;
	bra.uni 	BB34_619;

BB34_621:
	setp.eq.f64	%p708, %fd539, 0dBFF0000000000000;
	setp.gt.f64	%p709, %fd592, 0d3FF0000000000000;
	selp.b32	%r1731, 2146435072, 0, %p709;
	xor.b32  	%r1732, %r1731, 2146435072;
	setp.lt.s32	%p710, %r381, 0;
	selp.b32	%r1733, %r1732, %r1731, %p710;
	selp.b32	%r1734, 1072693248, %r1733, %p708;
	mov.u32 	%r1735, 0;
	mov.b64 	%fd2193, {%r1735, %r1734};
	bra.uni 	BB34_622;

BB34_588:
	setp.gt.s32	%p671, %r374, -1;
	@%p671 bra 	BB34_591;

	cvt.rzi.f64.f64	%fd1674, %fd571;
	setp.neu.f64	%p672, %fd1674, %fd571;
	selp.f64	%fd2187, 0dFFF8000000000000, %fd2187, %p672;

BB34_591:
	mov.f64 	%fd578, %fd2187;
	add.f64 	%fd579, %fd571, %fd539;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1675}, %fd579;
	}
	and.b32  	%r1676, %r1675, 2146435072;
	setp.ne.s32	%p675, %r1676, 2146435072;
	mov.f64 	%fd2186, %fd578;
	@%p675 bra 	BB34_598;

	setp.gtu.f64	%p676, %fd572, 0d7FF0000000000000;
	mov.f64 	%fd2186, %fd579;
	@%p676 bra 	BB34_598;

	abs.f64 	%fd580, %fd571;
	setp.gtu.f64	%p677, %fd580, 0d7FF0000000000000;
	mov.f64 	%fd2185, %fd579;
	mov.f64 	%fd2186, %fd2185;
	@%p677 bra 	BB34_598;

	setp.eq.f64	%p678, %fd580, 0d7FF0000000000000;
	@%p678 bra 	BB34_597;
	bra.uni 	BB34_595;

BB34_597:
	setp.eq.f64	%p680, %fd539, 0dBFF0000000000000;
	setp.gt.f64	%p681, %fd572, 0d3FF0000000000000;
	selp.b32	%r1683, 2146435072, 0, %p681;
	xor.b32  	%r1684, %r1683, 2146435072;
	setp.lt.s32	%p682, %r373, 0;
	selp.b32	%r1685, %r1684, %r1683, %p682;
	selp.b32	%r1686, 1072693248, %r1685, %p680;
	mov.u32 	%r1687, 0;
	mov.b64 	%fd2186, {%r1687, %r1686};
	bra.uni 	BB34_598;

BB34_619:
	setp.neu.f64	%p707, %fd592, 0d7FF0000000000000;
	mov.f64 	%fd2193, %fd598;
	@%p707 bra 	BB34_622;

	shr.s32 	%r1725, %r381, 31;
	and.b32  	%r1726, %r1725, -2146435072;
	add.s32 	%r1727, %r1726, 2146435072;
	or.b32  	%r1728, %r1727, -2147483648;
	selp.b32	%r1729, %r1728, %r1727, %p22;
	mov.u32 	%r1730, 0;
	mov.b64 	%fd2193, {%r1730, %r1729};

BB34_622:
	setp.eq.f64	%p711, %fd591, 0d0000000000000000;
	setp.eq.f64	%p712, %fd539, 0d3FF0000000000000;
	or.pred  	%p713, %p712, %p711;
	selp.f64	%fd2196, 0d3FF0000000000000, %fd2193, %p713;
	bra.uni 	BB34_624;

BB34_595:
	setp.neu.f64	%p679, %fd572, 0d7FF0000000000000;
	mov.f64 	%fd2186, %fd578;
	@%p679 bra 	BB34_598;

	shr.s32 	%r1677, %r373, 31;
	and.b32  	%r1678, %r1677, -2146435072;
	add.s32 	%r1679, %r1678, 2146435072;
	or.b32  	%r1680, %r1679, -2147483648;
	selp.b32	%r1681, %r1680, %r1679, %p21;
	mov.u32 	%r1682, 0;
	mov.b64 	%fd2186, {%r1682, %r1681};

BB34_598:
	setp.eq.f64	%p683, %fd571, 0d0000000000000000;
	setp.eq.f64	%p684, %fd539, 0d3FF0000000000000;
	or.pred  	%p685, %p684, %p683;
	selp.f64	%fd2196, 0d3FF0000000000000, %fd2186, %p685;

BB34_624:
	rcp.rn.f64 	%fd1713, %fd2196;
	mul.f64 	%fd2172, %fd2172, %fd1713;
	fma.rn.f64 	%fd2197, %fd2181, %fd2172, %fd2197;
	mov.u16 	%rs46, 0;
	mov.u32 	%r2232, %r346;
	mov.u32 	%r2248, %r347;
	mov.u32 	%r2264, %r348;
	mov.u32 	%r2280, %r349;

BB34_625:
	mov.u32 	%r2279, %r2280;
	mov.u32 	%r2263, %r2264;
	mov.u32 	%r2247, %r2248;
	mov.u32 	%r2231, %r2232;
	add.s32 	%r2214, %r2214, 1;
	setp.lt.s32	%p714, %r2214, %r528;
	mov.u32 	%r2229, %r2231;
	mov.u32 	%r2245, %r2247;
	mov.u32 	%r2261, %r2263;
	mov.u32 	%r2277, %r2279;
	@%p714 bra 	BB34_548;

BB34_626:
	mov.u32 	%r2278, %r2277;
	mov.u32 	%r2262, %r2261;
	mov.u32 	%r2246, %r2245;
	mov.u32 	%r2230, %r2229;
	sub.f64 	%fd2011, %fd770, %fd2197;
	add.s32 	%r2423, %r2423, 1;
	mov.u32 	%r2075, 1;

BB34_790:
	bra.uni 	BB34_791;

BB34_464:
	setp.ne.s32	%p536, %r2075, 1;
	@%p536 bra 	BB34_791;

	sub.f64 	%fd1473, %fd2276, %fd2278;
	fma.rn.f64 	%fd2276, %fd1473, 0d3FF999999999999A, %fd2276;
	mov.f64 	%fd2171, 0d0000000000000000;
	mov.u32 	%r2161, %r2162;
	mov.u32 	%r2177, %r2178;
	mov.u32 	%r2193, %r2194;
	mov.u32 	%r2209, %r2210;
	@%p29 bra 	BB34_545;

	div.rn.f64 	%fd1476, %fd2276, %fd771;
	add.f64 	%fd464, %fd1476, 0d3FF0000000000000;
	mov.u32 	%r2146, 0;
	mov.u16 	%rs45, 1;
	mov.f64 	%fd2146, 0d3FF0000000000000;
	mov.f64 	%fd2171, 0d0000000000000000;
	mov.u32 	%r2163, %r2162;
	mov.u32 	%r2179, %r2178;
	mov.u32 	%r2195, %r2194;
	mov.u32 	%r2211, %r2210;

BB34_467:
	mov.u32 	%r2199, %r2211;
	mov.u32 	%r293, %r2199;
	mov.u32 	%r2183, %r2195;
	mov.u32 	%r292, %r2183;
	mov.u32 	%r2167, %r2179;
	mov.u32 	%r291, %r2167;
	mov.u32 	%r2151, %r2163;
	mov.u32 	%r290, %r2151;
	mul.wide.s32 	%rd77, %r2146, 56;
	add.s64 	%rd78, %rd48, %rd77;
	add.s64 	%rd29, %rd78, 12;
	ld.u32 	%r1422, [%rd78+12];
	setp.gt.s32	%p538, %r523, %r1422;
	mov.u32 	%r2164, %r290;
	mov.u32 	%r2180, %r291;
	mov.u32 	%r2196, %r292;
	mov.u32 	%r2212, %r293;
	@%p538 bra 	BB34_544;

	ld.v2.u32 	{%r1423, %r1424}, [%rd29+-4];
	mov.u32 	%r298, %r1424;
	mov.u32 	%r297, %r1423;
	ld.v2.u32 	{%r1425, %r1426}, [%rd29+-12];
	mov.u32 	%r296, %r1426;
	mov.u32 	%r295, %r1425;
	ld.f64 	%fd2155, [%rd29+36];
	setp.neu.f64	%p539, %fd2155, 0dBFF0000000000000;
	@%p539 bra 	BB34_494;

	setp.eq.s32	%p540, %r517, 0;
	ld.v2.u32 	{%r1427, %r1428}, [%rd29+12];
	ld.v2.u32 	{%r1429, %r1430}, [%rd29+4];
	ld.v2.u32 	{%r1431, %r1432}, [%rd29+28];
	ld.v2.u32 	{%r1433, %r1434}, [%rd29+20];
	@%p540 bra 	BB34_471;
	bra.uni 	BB34_470;

BB34_471:
	setp.lt.s32	%p541, %r1430, 30;
	setp.eq.s32	%p542, %r1434, 31;
	and.pred  	%p543, %p542, %p541;
	selp.b32	%r1435, 1, %r1434, %p543;
	selp.u32	%r1436, 1, 0, %p543;
	sub.s32 	%r1437, %r1431, %r1427;
	sub.s32 	%r1438, %r1433, %r1429;
	add.s32 	%r1439, %r1438, %r1436;
	mul.lo.s32 	%r1440, %r1439, 30;
	sub.s32 	%r1442, %r868, %r1430;
	mov.u32 	%r1443, 0;
	max.s32 	%r1444, %r1443, %r1442;
	min.s32 	%r1445, %r868, %r1435;
	mad.lo.s32 	%r1446, %r1437, 360, %r1440;
	add.s32 	%r1447, %r1446, %r1444;
	add.s32 	%r1448, %r1447, %r1445;
	add.s32 	%r2147, %r1448, -30;
	bra.uni 	BB34_472;

BB34_470:
	sub.s32 	%r2147, %r1432, %r1428;

BB34_472:
	cvt.rn.f64.s32	%fd1477, %r2147;
	div.rn.f64 	%fd468, %fd1477, 0d4076800000000000;
	setp.eq.s32	%p544, %r1, 0;
	@%p544 bra 	BB34_492;
	bra.uni 	BB34_473;

BB34_492:
	fma.rn.f64 	%fd2154, %fd1, %fd468, 0d3FF0000000000000;
	bra.uni 	BB34_493;

BB34_473:
	setp.eq.s32	%p545, %r1, 1;
	@%p545 bra 	BB34_478;
	bra.uni 	BB34_474;

BB34_478:
	mul.f64 	%fd473, %fd2, %fd468;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r313}, %fd473;
	}
	bfe.u32 	%r1461, %r313, 20, 11;
	add.s32 	%r1462, %r1461, -1012;
	mov.b64 	 %rd79, %fd473;
	shl.b64 	%rd30, %rd79, %r1462;
	setp.eq.s64	%p550, %rd30, -9223372036854775808;
	abs.f64 	%fd474, %fd155;
	// Callseq Start 97
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd474;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd473;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2153, [retval0+0];
	
	//{
	}// Callseq End 97
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r314}, %fd155;
	}
	setp.lt.s32	%p551, %r314, 0;
	and.pred  	%p17, %p551, %p550;
	@!%p17 bra 	BB34_480;
	bra.uni 	BB34_479;

BB34_479:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1463}, %fd2153;
	}
	xor.b32  	%r1464, %r1463, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1465, %temp}, %fd2153;
	}
	mov.b64 	%fd2153, {%r1465, %r1464};

BB34_480:
	mov.f64 	%fd2152, %fd2153;
	setp.eq.f64	%p552, %fd155, 0d0000000000000000;
	@%p552 bra 	BB34_483;
	bra.uni 	BB34_481;

BB34_483:
	selp.b32	%r1466, %r314, 0, %p550;
	or.b32  	%r1467, %r1466, 2146435072;
	setp.lt.s32	%p556, %r313, 0;
	selp.b32	%r1468, %r1467, %r1466, %p556;
	mov.u32 	%r1469, 0;
	mov.b64 	%fd2152, {%r1469, %r1468};
	bra.uni 	BB34_484;

BB34_474:
	mov.f64 	%fd2154, 0d0000000000000000;
	setp.ne.s32	%p546, %r1, 2;
	@%p546 bra 	BB34_493;

	mul.f64 	%fd469, %fd1, %fd468;
	mov.f64 	%fd1479, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1480, %fd469, %fd1479;
	mov.f64 	%fd1481, 0d4338000000000000;
	add.rn.f64 	%fd1482, %fd1480, %fd1481;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r310, %temp}, %fd1482;
	}
	mov.f64 	%fd1483, 0dC338000000000000;
	add.rn.f64 	%fd1484, %fd1482, %fd1483;
	mov.f64 	%fd1485, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1486, %fd1484, %fd1485, %fd469;
	mov.f64 	%fd1487, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1488, %fd1484, %fd1487, %fd1486;
	mov.f64 	%fd1489, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1490, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1491, %fd1490, %fd1488, %fd1489;
	mov.f64 	%fd1492, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1493, %fd1491, %fd1488, %fd1492;
	mov.f64 	%fd1494, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1495, %fd1493, %fd1488, %fd1494;
	mov.f64 	%fd1496, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1497, %fd1495, %fd1488, %fd1496;
	mov.f64 	%fd1498, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1499, %fd1497, %fd1488, %fd1498;
	mov.f64 	%fd1500, 0d3F81111111122322;
	fma.rn.f64 	%fd1501, %fd1499, %fd1488, %fd1500;
	mov.f64 	%fd1502, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1503, %fd1501, %fd1488, %fd1502;
	mov.f64 	%fd1504, 0d3FC5555555555511;
	fma.rn.f64 	%fd1505, %fd1503, %fd1488, %fd1504;
	mov.f64 	%fd1506, 0d3FE000000000000B;
	fma.rn.f64 	%fd1507, %fd1505, %fd1488, %fd1506;
	mov.f64 	%fd1508, 0d3FF0000000000000;
	fma.rn.f64 	%fd1509, %fd1507, %fd1488, %fd1508;
	fma.rn.f64 	%fd1510, %fd1509, %fd1488, %fd1508;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r311, %temp}, %fd1510;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r312}, %fd1510;
	}
	shl.b32 	%r1449, %r310, 20;
	add.s32 	%r1450, %r312, %r1449;
	mov.b64 	%fd2154, {%r311, %r1450};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1451}, %fd469;
	}
	mov.b32 	 %f45, %r1451;
	abs.f32 	%f17, %f45;
	setp.lt.f32	%p547, %f17, 0f4086232B;
	@%p547 bra 	BB34_493;

	setp.lt.f64	%p548, %fd469, 0d0000000000000000;
	add.f64 	%fd1511, %fd469, 0d7FF0000000000000;
	selp.f64	%fd2154, 0d0000000000000000, %fd1511, %p548;
	setp.geu.f32	%p549, %f17, 0f40874800;
	@%p549 bra 	BB34_493;

	shr.u32 	%r1452, %r310, 31;
	add.s32 	%r1453, %r310, %r1452;
	shr.s32 	%r1454, %r1453, 1;
	shl.b32 	%r1455, %r1454, 20;
	add.s32 	%r1456, %r1455, %r312;
	mov.b64 	%fd1512, {%r311, %r1456};
	sub.s32 	%r1457, %r310, %r1454;
	shl.b32 	%r1458, %r1457, 20;
	add.s32 	%r1459, %r1458, 1072693248;
	mov.u32 	%r1460, 0;
	mov.b64 	%fd1513, {%r1460, %r1459};
	mul.f64 	%fd2154, %fd1512, %fd1513;
	bra.uni 	BB34_493;

BB34_481:
	setp.gt.s32	%p553, %r314, -1;
	@%p553 bra 	BB34_484;

	cvt.rzi.f64.f64	%fd1514, %fd473;
	setp.neu.f64	%p554, %fd1514, %fd473;
	selp.f64	%fd2152, 0dFFF8000000000000, %fd2152, %p554;

BB34_484:
	mov.f64 	%fd480, %fd2152;
	add.f64 	%fd481, %fd473, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1470}, %fd481;
	}
	and.b32  	%r1471, %r1470, 2146435072;
	setp.ne.s32	%p557, %r1471, 2146435072;
	mov.f64 	%fd2151, %fd480;
	@%p557 bra 	BB34_491;

	setp.gtu.f64	%p558, %fd474, 0d7FF0000000000000;
	mov.f64 	%fd2151, %fd481;
	@%p558 bra 	BB34_491;

	abs.f64 	%fd482, %fd473;
	setp.gtu.f64	%p559, %fd482, 0d7FF0000000000000;
	mov.f64 	%fd2150, %fd481;
	mov.f64 	%fd2151, %fd2150;
	@%p559 bra 	BB34_491;

	setp.eq.f64	%p560, %fd482, 0d7FF0000000000000;
	@%p560 bra 	BB34_490;
	bra.uni 	BB34_488;

BB34_490:
	setp.eq.f64	%p562, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p563, %fd474, 0d3FF0000000000000;
	selp.b32	%r1478, 2146435072, 0, %p563;
	xor.b32  	%r1479, %r1478, 2146435072;
	setp.lt.s32	%p564, %r313, 0;
	selp.b32	%r1480, %r1479, %r1478, %p564;
	selp.b32	%r1481, 1072693248, %r1480, %p562;
	mov.u32 	%r1482, 0;
	mov.b64 	%fd2151, {%r1482, %r1481};
	bra.uni 	BB34_491;

BB34_488:
	setp.neu.f64	%p561, %fd474, 0d7FF0000000000000;
	mov.f64 	%fd2151, %fd480;
	@%p561 bra 	BB34_491;

	shr.s32 	%r1472, %r313, 31;
	and.b32  	%r1473, %r1472, -2146435072;
	add.s32 	%r1474, %r1473, 2146435072;
	or.b32  	%r1475, %r1474, -2147483648;
	selp.b32	%r1476, %r1475, %r1474, %p17;
	mov.u32 	%r1477, 0;
	mov.b64 	%fd2151, {%r1477, %r1476};

BB34_491:
	setp.eq.f64	%p565, %fd473, 0d0000000000000000;
	setp.eq.f64	%p566, %fd155, 0d3FF0000000000000;
	or.pred  	%p567, %p566, %p565;
	selp.f64	%fd2154, 0d3FF0000000000000, %fd2151, %p567;

BB34_493:
	add.f64 	%fd1515, %fd2154, 0dBFF0000000000000;
	mul.f64 	%fd2155, %fd1515, 0d4059000000000000;

BB34_494:
	and.b16  	%rs30, %rs45, 255;
	setp.eq.s16	%p568, %rs30, 0;
	@%p568 bra 	BB34_519;
	bra.uni 	BB34_495;

BB34_519:
	setp.eq.s32	%p597, %r518, 0;
	@%p597 bra 	BB34_521;
	bra.uni 	BB34_520;

BB34_521:
	setp.lt.s32	%p598, %r291, 30;
	setp.eq.s32	%p599, %r1426, 31;
	and.pred  	%p600, %p599, %p598;
	selp.b32	%r1530, 1, %r1426, %p600;
	selp.u32	%r1531, 1, 0, %p600;
	sub.s32 	%r1532, %r1423, %r292;
	sub.s32 	%r1533, %r1425, %r290;
	add.s32 	%r1534, %r1533, %r1531;
	mul.lo.s32 	%r1535, %r1534, 30;
	sub.s32 	%r1537, %r868, %r291;
	mov.u32 	%r1538, 0;
	max.s32 	%r1539, %r1538, %r1537;
	min.s32 	%r1540, %r868, %r1530;
	mad.lo.s32 	%r1541, %r1532, 360, %r1535;
	add.s32 	%r1542, %r1541, %r1539;
	add.s32 	%r1543, %r1542, %r1540;
	add.s32 	%r2149, %r1543, -30;
	bra.uni 	BB34_522;

BB34_495:
	setp.eq.s32	%p569, %r518, 0;
	@%p569 bra 	BB34_497;
	bra.uni 	BB34_496;

BB34_497:
	setp.lt.s32	%p570, %r525, 30;
	setp.eq.s32	%p571, %r1426, 31;
	and.pred  	%p572, %p571, %p570;
	selp.b32	%r1483, 1, %r1426, %p572;
	selp.u32	%r1484, 1, 0, %p572;
	sub.s32 	%r1485, %r1423, %r526;
	sub.s32 	%r1486, %r1425, %r524;
	add.s32 	%r1487, %r1486, %r1484;
	mul.lo.s32 	%r1488, %r1487, 30;
	min.s32 	%r1490, %r868, %r1483;
	mad.lo.s32 	%r1491, %r1485, 360, %r1488;
	mov.u32 	%r1492, 0;
	max.s32 	%r1493, %r1492, %r106;
	add.s32 	%r1494, %r1491, %r1493;
	add.s32 	%r1495, %r1494, %r1490;
	add.s32 	%r2148, %r1495, -30;
	bra.uni 	BB34_498;

BB34_520:
	sub.s32 	%r2149, %r1424, %r293;

BB34_522:
	cvt.rn.f64.s32	%fd1554, %r2149;
	div.rn.f64 	%fd511, %fd1554, 0d4076800000000000;
	setp.eq.s32	%p601, %r519, 0;
	@%p601 bra 	BB34_542;
	bra.uni 	BB34_523;

BB34_542:
	fma.rn.f64 	%fd2170, %fd2276, %fd511, 0d3FF0000000000000;
	bra.uni 	BB34_543;

BB34_496:
	sub.s32 	%r2148, %r1424, %r527;

BB34_498:
	cvt.rn.f64.s32	%fd1516, %r2148;
	div.rn.f64 	%fd491, %fd1516, 0d4076800000000000;
	setp.eq.s32	%p573, %r519, 0;
	@%p573 bra 	BB34_518;
	bra.uni 	BB34_499;

BB34_518:
	fma.rn.f64 	%fd2170, %fd2276, %fd491, 0d3FF0000000000000;
	bra.uni 	BB34_543;

BB34_523:
	setp.eq.s32	%p602, %r519, 1;
	@%p602 bra 	BB34_528;
	bra.uni 	BB34_524;

BB34_528:
	mul.f64 	%fd516, %fd511, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r330}, %fd516;
	}
	bfe.u32 	%r1556, %r330, 20, 11;
	add.s32 	%r1557, %r1556, -1012;
	mov.b64 	 %rd81, %fd516;
	shl.b64 	%rd32, %rd81, %r1557;
	setp.eq.s64	%p607, %rd32, -9223372036854775808;
	abs.f64 	%fd517, %fd464;
	// Callseq Start 99
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd517;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd516;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2169, [retval0+0];
	
	//{
	}// Callseq End 99
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r331}, %fd464;
	}
	setp.lt.s32	%p608, %r331, 0;
	and.pred  	%p19, %p608, %p607;
	@!%p19 bra 	BB34_530;
	bra.uni 	BB34_529;

BB34_529:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1558}, %fd2169;
	}
	xor.b32  	%r1559, %r1558, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1560, %temp}, %fd2169;
	}
	mov.b64 	%fd2169, {%r1560, %r1559};

BB34_530:
	mov.f64 	%fd2168, %fd2169;
	setp.eq.f64	%p609, %fd464, 0d0000000000000000;
	@%p609 bra 	BB34_533;
	bra.uni 	BB34_531;

BB34_533:
	selp.b32	%r1561, %r331, 0, %p607;
	or.b32  	%r1562, %r1561, 2146435072;
	setp.lt.s32	%p613, %r330, 0;
	selp.b32	%r1563, %r1562, %r1561, %p613;
	mov.u32 	%r1564, 0;
	mov.b64 	%fd2168, {%r1564, %r1563};
	bra.uni 	BB34_534;

BB34_499:
	setp.eq.s32	%p574, %r519, 1;
	@%p574 bra 	BB34_504;
	bra.uni 	BB34_500;

BB34_504:
	mul.f64 	%fd496, %fd491, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r322}, %fd496;
	}
	bfe.u32 	%r1508, %r322, 20, 11;
	add.s32 	%r1509, %r1508, -1012;
	mov.b64 	 %rd80, %fd496;
	shl.b64 	%rd31, %rd80, %r1509;
	setp.eq.s64	%p579, %rd31, -9223372036854775808;
	abs.f64 	%fd497, %fd464;
	// Callseq Start 98
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd497;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd496;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2162, [retval0+0];
	
	//{
	}// Callseq End 98
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r323}, %fd464;
	}
	setp.lt.s32	%p580, %r323, 0;
	and.pred  	%p18, %p580, %p579;
	@!%p18 bra 	BB34_506;
	bra.uni 	BB34_505;

BB34_505:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1510}, %fd2162;
	}
	xor.b32  	%r1511, %r1510, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1512, %temp}, %fd2162;
	}
	mov.b64 	%fd2162, {%r1512, %r1511};

BB34_506:
	mov.f64 	%fd2161, %fd2162;
	setp.eq.f64	%p581, %fd464, 0d0000000000000000;
	@%p581 bra 	BB34_509;
	bra.uni 	BB34_507;

BB34_509:
	selp.b32	%r1513, %r323, 0, %p579;
	or.b32  	%r1514, %r1513, 2146435072;
	setp.lt.s32	%p585, %r322, 0;
	selp.b32	%r1515, %r1514, %r1513, %p585;
	mov.u32 	%r1516, 0;
	mov.b64 	%fd2161, {%r1516, %r1515};
	bra.uni 	BB34_510;

BB34_524:
	mov.f64 	%fd2170, 0d0000000000000000;
	setp.ne.s32	%p603, %r519, 2;
	@%p603 bra 	BB34_543;

	mul.f64 	%fd512, %fd2276, %fd511;
	mov.f64 	%fd1556, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1557, %fd512, %fd1556;
	mov.f64 	%fd1558, 0d4338000000000000;
	add.rn.f64 	%fd1559, %fd1557, %fd1558;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r327, %temp}, %fd1559;
	}
	mov.f64 	%fd1560, 0dC338000000000000;
	add.rn.f64 	%fd1561, %fd1559, %fd1560;
	mov.f64 	%fd1562, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1563, %fd1561, %fd1562, %fd512;
	mov.f64 	%fd1564, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1565, %fd1561, %fd1564, %fd1563;
	mov.f64 	%fd1566, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1567, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1568, %fd1567, %fd1565, %fd1566;
	mov.f64 	%fd1569, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1570, %fd1568, %fd1565, %fd1569;
	mov.f64 	%fd1571, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1572, %fd1570, %fd1565, %fd1571;
	mov.f64 	%fd1573, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1574, %fd1572, %fd1565, %fd1573;
	mov.f64 	%fd1575, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1576, %fd1574, %fd1565, %fd1575;
	mov.f64 	%fd1577, 0d3F81111111122322;
	fma.rn.f64 	%fd1578, %fd1576, %fd1565, %fd1577;
	mov.f64 	%fd1579, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1580, %fd1578, %fd1565, %fd1579;
	mov.f64 	%fd1581, 0d3FC5555555555511;
	fma.rn.f64 	%fd1582, %fd1580, %fd1565, %fd1581;
	mov.f64 	%fd1583, 0d3FE000000000000B;
	fma.rn.f64 	%fd1584, %fd1582, %fd1565, %fd1583;
	mov.f64 	%fd1585, 0d3FF0000000000000;
	fma.rn.f64 	%fd1586, %fd1584, %fd1565, %fd1585;
	fma.rn.f64 	%fd1587, %fd1586, %fd1565, %fd1585;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r328, %temp}, %fd1587;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r329}, %fd1587;
	}
	shl.b32 	%r1544, %r327, 20;
	add.s32 	%r1545, %r329, %r1544;
	mov.b64 	%fd2170, {%r328, %r1545};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1546}, %fd512;
	}
	mov.b32 	 %f47, %r1546;
	abs.f32 	%f19, %f47;
	setp.lt.f32	%p604, %f19, 0f4086232B;
	@%p604 bra 	BB34_543;

	setp.lt.f64	%p605, %fd512, 0d0000000000000000;
	add.f64 	%fd1588, %fd512, 0d7FF0000000000000;
	selp.f64	%fd2170, 0d0000000000000000, %fd1588, %p605;
	setp.geu.f32	%p606, %f19, 0f40874800;
	@%p606 bra 	BB34_543;

	shr.u32 	%r1547, %r327, 31;
	add.s32 	%r1548, %r327, %r1547;
	shr.s32 	%r1549, %r1548, 1;
	shl.b32 	%r1550, %r1549, 20;
	add.s32 	%r1551, %r1550, %r329;
	mov.b64 	%fd1589, {%r328, %r1551};
	sub.s32 	%r1552, %r327, %r1549;
	shl.b32 	%r1553, %r1552, 20;
	add.s32 	%r1554, %r1553, 1072693248;
	mov.u32 	%r1555, 0;
	mov.b64 	%fd1590, {%r1555, %r1554};
	mul.f64 	%fd2170, %fd1589, %fd1590;
	bra.uni 	BB34_543;

BB34_500:
	mov.f64 	%fd2170, 0d0000000000000000;
	setp.ne.s32	%p575, %r519, 2;
	@%p575 bra 	BB34_543;

	mul.f64 	%fd492, %fd2276, %fd491;
	mov.f64 	%fd1518, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1519, %fd492, %fd1518;
	mov.f64 	%fd1520, 0d4338000000000000;
	add.rn.f64 	%fd1521, %fd1519, %fd1520;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r319, %temp}, %fd1521;
	}
	mov.f64 	%fd1522, 0dC338000000000000;
	add.rn.f64 	%fd1523, %fd1521, %fd1522;
	mov.f64 	%fd1524, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1525, %fd1523, %fd1524, %fd492;
	mov.f64 	%fd1526, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1527, %fd1523, %fd1526, %fd1525;
	mov.f64 	%fd1528, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1529, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1530, %fd1529, %fd1527, %fd1528;
	mov.f64 	%fd1531, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1532, %fd1530, %fd1527, %fd1531;
	mov.f64 	%fd1533, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1534, %fd1532, %fd1527, %fd1533;
	mov.f64 	%fd1535, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1536, %fd1534, %fd1527, %fd1535;
	mov.f64 	%fd1537, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1538, %fd1536, %fd1527, %fd1537;
	mov.f64 	%fd1539, 0d3F81111111122322;
	fma.rn.f64 	%fd1540, %fd1538, %fd1527, %fd1539;
	mov.f64 	%fd1541, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1542, %fd1540, %fd1527, %fd1541;
	mov.f64 	%fd1543, 0d3FC5555555555511;
	fma.rn.f64 	%fd1544, %fd1542, %fd1527, %fd1543;
	mov.f64 	%fd1545, 0d3FE000000000000B;
	fma.rn.f64 	%fd1546, %fd1544, %fd1527, %fd1545;
	mov.f64 	%fd1547, 0d3FF0000000000000;
	fma.rn.f64 	%fd1548, %fd1546, %fd1527, %fd1547;
	fma.rn.f64 	%fd1549, %fd1548, %fd1527, %fd1547;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r320, %temp}, %fd1549;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r321}, %fd1549;
	}
	shl.b32 	%r1496, %r319, 20;
	add.s32 	%r1497, %r321, %r1496;
	mov.b64 	%fd2170, {%r320, %r1497};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1498}, %fd492;
	}
	mov.b32 	 %f46, %r1498;
	abs.f32 	%f18, %f46;
	setp.lt.f32	%p576, %f18, 0f4086232B;
	@%p576 bra 	BB34_543;

	setp.lt.f64	%p577, %fd492, 0d0000000000000000;
	add.f64 	%fd1550, %fd492, 0d7FF0000000000000;
	selp.f64	%fd2170, 0d0000000000000000, %fd1550, %p577;
	setp.geu.f32	%p578, %f18, 0f40874800;
	@%p578 bra 	BB34_543;

	shr.u32 	%r1499, %r319, 31;
	add.s32 	%r1500, %r319, %r1499;
	shr.s32 	%r1501, %r1500, 1;
	shl.b32 	%r1502, %r1501, 20;
	add.s32 	%r1503, %r1502, %r321;
	mov.b64 	%fd1551, {%r320, %r1503};
	sub.s32 	%r1504, %r319, %r1501;
	shl.b32 	%r1505, %r1504, 20;
	add.s32 	%r1506, %r1505, 1072693248;
	mov.u32 	%r1507, 0;
	mov.b64 	%fd1552, {%r1507, %r1506};
	mul.f64 	%fd2170, %fd1551, %fd1552;
	bra.uni 	BB34_543;

BB34_531:
	setp.gt.s32	%p610, %r331, -1;
	@%p610 bra 	BB34_534;

	cvt.rzi.f64.f64	%fd1591, %fd516;
	setp.neu.f64	%p611, %fd1591, %fd516;
	selp.f64	%fd2168, 0dFFF8000000000000, %fd2168, %p611;

BB34_534:
	mov.f64 	%fd523, %fd2168;
	add.f64 	%fd524, %fd516, %fd464;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1565}, %fd524;
	}
	and.b32  	%r1566, %r1565, 2146435072;
	setp.ne.s32	%p614, %r1566, 2146435072;
	mov.f64 	%fd2167, %fd523;
	@%p614 bra 	BB34_541;

	setp.gtu.f64	%p615, %fd517, 0d7FF0000000000000;
	mov.f64 	%fd2167, %fd524;
	@%p615 bra 	BB34_541;

	abs.f64 	%fd525, %fd516;
	setp.gtu.f64	%p616, %fd525, 0d7FF0000000000000;
	mov.f64 	%fd2166, %fd524;
	mov.f64 	%fd2167, %fd2166;
	@%p616 bra 	BB34_541;

	setp.eq.f64	%p617, %fd525, 0d7FF0000000000000;
	@%p617 bra 	BB34_540;
	bra.uni 	BB34_538;

BB34_540:
	setp.eq.f64	%p619, %fd464, 0dBFF0000000000000;
	setp.gt.f64	%p620, %fd517, 0d3FF0000000000000;
	selp.b32	%r1573, 2146435072, 0, %p620;
	xor.b32  	%r1574, %r1573, 2146435072;
	setp.lt.s32	%p621, %r330, 0;
	selp.b32	%r1575, %r1574, %r1573, %p621;
	selp.b32	%r1576, 1072693248, %r1575, %p619;
	mov.u32 	%r1577, 0;
	mov.b64 	%fd2167, {%r1577, %r1576};
	bra.uni 	BB34_541;

BB34_507:
	setp.gt.s32	%p582, %r323, -1;
	@%p582 bra 	BB34_510;

	cvt.rzi.f64.f64	%fd1553, %fd496;
	setp.neu.f64	%p583, %fd1553, %fd496;
	selp.f64	%fd2161, 0dFFF8000000000000, %fd2161, %p583;

BB34_510:
	mov.f64 	%fd503, %fd2161;
	add.f64 	%fd504, %fd496, %fd464;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1517}, %fd504;
	}
	and.b32  	%r1518, %r1517, 2146435072;
	setp.ne.s32	%p586, %r1518, 2146435072;
	mov.f64 	%fd2160, %fd503;
	@%p586 bra 	BB34_517;

	setp.gtu.f64	%p587, %fd497, 0d7FF0000000000000;
	mov.f64 	%fd2160, %fd504;
	@%p587 bra 	BB34_517;

	abs.f64 	%fd505, %fd496;
	setp.gtu.f64	%p588, %fd505, 0d7FF0000000000000;
	mov.f64 	%fd2159, %fd504;
	mov.f64 	%fd2160, %fd2159;
	@%p588 bra 	BB34_517;

	setp.eq.f64	%p589, %fd505, 0d7FF0000000000000;
	@%p589 bra 	BB34_516;
	bra.uni 	BB34_514;

BB34_516:
	setp.eq.f64	%p591, %fd464, 0dBFF0000000000000;
	setp.gt.f64	%p592, %fd497, 0d3FF0000000000000;
	selp.b32	%r1525, 2146435072, 0, %p592;
	xor.b32  	%r1526, %r1525, 2146435072;
	setp.lt.s32	%p593, %r322, 0;
	selp.b32	%r1527, %r1526, %r1525, %p593;
	selp.b32	%r1528, 1072693248, %r1527, %p591;
	mov.u32 	%r1529, 0;
	mov.b64 	%fd2160, {%r1529, %r1528};
	bra.uni 	BB34_517;

BB34_538:
	setp.neu.f64	%p618, %fd517, 0d7FF0000000000000;
	mov.f64 	%fd2167, %fd523;
	@%p618 bra 	BB34_541;

	shr.s32 	%r1567, %r330, 31;
	and.b32  	%r1568, %r1567, -2146435072;
	add.s32 	%r1569, %r1568, 2146435072;
	or.b32  	%r1570, %r1569, -2147483648;
	selp.b32	%r1571, %r1570, %r1569, %p19;
	mov.u32 	%r1572, 0;
	mov.b64 	%fd2167, {%r1572, %r1571};

BB34_541:
	setp.eq.f64	%p622, %fd516, 0d0000000000000000;
	setp.eq.f64	%p623, %fd464, 0d3FF0000000000000;
	or.pred  	%p624, %p623, %p622;
	selp.f64	%fd2170, 0d3FF0000000000000, %fd2167, %p624;
	bra.uni 	BB34_543;

BB34_514:
	setp.neu.f64	%p590, %fd497, 0d7FF0000000000000;
	mov.f64 	%fd2160, %fd503;
	@%p590 bra 	BB34_517;

	shr.s32 	%r1519, %r322, 31;
	and.b32  	%r1520, %r1519, -2146435072;
	add.s32 	%r1521, %r1520, 2146435072;
	or.b32  	%r1522, %r1521, -2147483648;
	selp.b32	%r1523, %r1522, %r1521, %p18;
	mov.u32 	%r1524, 0;
	mov.b64 	%fd2160, {%r1524, %r1523};

BB34_517:
	setp.eq.f64	%p594, %fd496, 0d0000000000000000;
	setp.eq.f64	%p595, %fd464, 0d3FF0000000000000;
	or.pred  	%p596, %p595, %p594;
	selp.f64	%fd2170, 0d3FF0000000000000, %fd2160, %p596;

BB34_543:
	rcp.rn.f64 	%fd1592, %fd2170;
	mul.f64 	%fd2146, %fd2146, %fd1592;
	fma.rn.f64 	%fd2171, %fd2155, %fd2146, %fd2171;
	mov.u16 	%rs45, 0;
	mov.u32 	%r2164, %r295;
	mov.u32 	%r2180, %r296;
	mov.u32 	%r2196, %r297;
	mov.u32 	%r2212, %r298;

BB34_544:
	mov.u32 	%r2211, %r2212;
	mov.u32 	%r2195, %r2196;
	mov.u32 	%r2179, %r2180;
	mov.u32 	%r2163, %r2164;
	add.s32 	%r2146, %r2146, 1;
	setp.lt.s32	%p625, %r2146, %r528;
	mov.u32 	%r2161, %r2163;
	mov.u32 	%r2177, %r2179;
	mov.u32 	%r2193, %r2195;
	mov.u32 	%r2209, %r2211;
	@%p625 bra 	BB34_467;

BB34_545:
	mov.u32 	%r2210, %r2209;
	mov.u32 	%r2194, %r2193;
	mov.u32 	%r2178, %r2177;
	mov.u32 	%r2162, %r2161;
	sub.f64 	%fd2010, %fd770, %fd2171;
	mov.u32 	%r2075, -1;

BB34_708:

BB34_791:
	mov.f64 	%fd2277, %fd2278;
	mov.f64 	%fd2275, %fd2276;
	mov.u32 	%r2417, %r2414;
	mov.u32 	%r2401, %r2398;
	mov.u32 	%r2385, %r2382;
	mov.u32 	%r2369, %r2366;
	mov.u32 	%r2349, %r2346;
	mov.u32 	%r2333, %r2330;
	mov.u32 	%r2317, %r2314;
	mov.u32 	%r2301, %r2298;
	mov.u32 	%r2281, %r2278;
	mov.u32 	%r2265, %r2262;
	mov.u32 	%r2249, %r2246;
	mov.u32 	%r2233, %r2230;
	mov.u32 	%r2213, %r2210;
	mov.u32 	%r2197, %r2194;
	mov.u32 	%r2181, %r2178;
	mov.u32 	%r2165, %r2162;
	add.s32 	%r2425, %r2423, 1;
	setp.lt.s32	%p893, %r2423, %r529;
	mov.f64 	%fd2269, %fd899;
	@%p893 bra 	BB34_164;
	bra.uni 	BB34_792;

BB34_165:
	mul.f64 	%fd1024, %fd160, 0d3C88361B40000000;
	setp.gtu.f64	%p211, %fd160, %fd1024;
	@%p211 bra 	BB34_167;

	mov.f64 	%fd1025, 0d0000000000000000;
	abs.f64 	%fd1026, %fd1025;
	mul.f64 	%fd1027, %fd1026, 0d3C88361B40000000;
	setp.le.f64	%p212, %fd160, %fd1027;
	mov.f64 	%fd2269, %fd2278;
	@%p212 bra 	BB34_792;

BB34_167:
	abs.f64 	%fd161, %fd2010;
	mul.f64 	%fd1028, %fd161, 0d3C88361B40000000;
	setp.gtu.f64	%p213, %fd161, %fd1028;
	@%p213 bra 	BB34_169;

	mov.f64 	%fd1029, 0d0000000000000000;
	abs.f64 	%fd1030, %fd1029;
	mul.f64 	%fd1031, %fd1030, 0d3C88361B40000000;
	setp.le.f64	%p214, %fd161, %fd1031;
	mov.f64 	%fd2269, %fd2276;
	@%p214 bra 	BB34_792;

BB34_169:
	add.f64 	%fd1033, %fd2278, %fd2276;
	mul.f64 	%fd2269, %fd1033, 0d3FE0000000000000;
	setp.lt.f64	%p215, %fd2011, 0d0000000000000000;
	selp.f64	%fd2058, %fd2276, %fd2278, %p215;
	selp.f64	%fd2057, %fd2278, %fd2276, %p215;
	sub.f64 	%fd2062, %fd2276, %fd2278;
	mov.f64 	%fd1032, 0d0000000000000000;
	mov.f64 	%fd2091, %fd1032;
	@%p29 bra 	BB34_249;

	div.rn.f64 	%fd1036, %fd2269, %fd771;
	add.f64 	%fd166, %fd1036, 0d3FF0000000000000;
	mov.f64 	%fd2092, 0d0000000000000000;
	mov.f64 	%fd2012, 0d3FF0000000000000;
	mov.u16 	%rs43, 1;
	mov.u32 	%r2076, 0;

BB34_171:
	mov.f64 	%fd2076, %fd2092;
	mov.f64 	%fd2093, %fd2076;
	mov.u32 	%r2089, %r2091;
	mov.u32 	%r130, %r2089;
	mov.u32 	%r2085, %r2087;
	mov.u32 	%r129, %r2085;
	mov.u32 	%r2081, %r2083;
	mov.u32 	%r128, %r2081;
	mov.u32 	%r2077, %r2079;
	mov.u32 	%r127, %r2077;
	mul.wide.s32 	%rd59, %r2076, 56;
	add.s64 	%rd60, %rd48, %rd59;
	add.s64 	%rd11, %rd60, 12;
	ld.u32 	%r882, [%rd60+12];
	setp.gt.s32	%p217, %r523, %r882;
	mov.u32 	%r2080, %r127;
	mov.u32 	%r2084, %r128;
	mov.u32 	%r2088, %r129;
	mov.u32 	%r2092, %r130;
	@%p217 bra 	BB34_248;

	ld.v2.u32 	{%r883, %r884}, [%rd11+-4];
	mov.u32 	%r134, %r884;
	mov.u32 	%r133, %r883;
	ld.v2.u32 	{%r885, %r886}, [%rd11+-12];
	mov.u32 	%r132, %r886;
	mov.u32 	%r131, %r885;
	ld.f64 	%fd2021, [%rd11+36];
	setp.neu.f64	%p218, %fd2021, 0dBFF0000000000000;
	@%p218 bra 	BB34_198;

	setp.eq.s32	%p219, %r517, 0;
	ld.v2.u32 	{%r887, %r888}, [%rd11+12];
	ld.v2.u32 	{%r889, %r890}, [%rd11+4];
	ld.v2.u32 	{%r891, %r892}, [%rd11+28];
	ld.v2.u32 	{%r893, %r894}, [%rd11+20];
	@%p219 bra 	BB34_175;
	bra.uni 	BB34_174;

BB34_175:
	setp.lt.s32	%p220, %r890, 30;
	setp.eq.s32	%p221, %r894, 31;
	and.pred  	%p222, %p221, %p220;
	selp.b32	%r895, 1, %r894, %p222;
	selp.u32	%r896, 1, 0, %p222;
	sub.s32 	%r897, %r891, %r887;
	sub.s32 	%r898, %r893, %r889;
	add.s32 	%r899, %r898, %r896;
	mul.lo.s32 	%r900, %r899, 30;
	sub.s32 	%r902, %r868, %r890;
	mov.u32 	%r903, 0;
	max.s32 	%r904, %r903, %r902;
	min.s32 	%r905, %r868, %r895;
	mad.lo.s32 	%r906, %r897, 360, %r900;
	add.s32 	%r907, %r906, %r904;
	add.s32 	%r908, %r907, %r905;
	add.s32 	%r2093, %r908, -30;
	bra.uni 	BB34_176;

BB34_174:
	sub.s32 	%r2093, %r892, %r888;

BB34_176:
	cvt.rn.f64.s32	%fd1037, %r2093;
	div.rn.f64 	%fd170, %fd1037, 0d4076800000000000;
	setp.eq.s32	%p223, %r1, 0;
	@%p223 bra 	BB34_196;
	bra.uni 	BB34_177;

BB34_196:
	fma.rn.f64 	%fd2020, %fd1, %fd170, 0d3FF0000000000000;
	bra.uni 	BB34_197;

BB34_177:
	setp.eq.s32	%p224, %r1, 1;
	@%p224 bra 	BB34_182;
	bra.uni 	BB34_178;

BB34_182:
	mul.f64 	%fd175, %fd2, %fd170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r149}, %fd175;
	}
	bfe.u32 	%r921, %r149, 20, 11;
	add.s32 	%r922, %r921, -1012;
	mov.b64 	 %rd61, %fd175;
	shl.b64 	%rd12, %rd61, %r922;
	setp.eq.s64	%p229, %rd12, -9223372036854775808;
	abs.f64 	%fd176, %fd155;
	// Callseq Start 87
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd176;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd175;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2019, [retval0+0];
	
	//{
	}// Callseq End 87
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r150}, %fd155;
	}
	setp.lt.s32	%p230, %r150, 0;
	and.pred  	%p7, %p230, %p229;
	@!%p7 bra 	BB34_184;
	bra.uni 	BB34_183;

BB34_183:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r923}, %fd2019;
	}
	xor.b32  	%r924, %r923, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r925, %temp}, %fd2019;
	}
	mov.b64 	%fd2019, {%r925, %r924};

BB34_184:
	mov.f64 	%fd2018, %fd2019;
	setp.eq.f64	%p231, %fd155, 0d0000000000000000;
	@%p231 bra 	BB34_187;
	bra.uni 	BB34_185;

BB34_187:
	selp.b32	%r926, %r150, 0, %p229;
	or.b32  	%r927, %r926, 2146435072;
	setp.lt.s32	%p235, %r149, 0;
	selp.b32	%r928, %r927, %r926, %p235;
	mov.u32 	%r929, 0;
	mov.b64 	%fd2018, {%r929, %r928};
	bra.uni 	BB34_188;

BB34_178:
	mov.f64 	%fd2020, 0d0000000000000000;
	setp.ne.s32	%p225, %r1, 2;
	@%p225 bra 	BB34_197;

	mul.f64 	%fd171, %fd1, %fd170;
	mov.f64 	%fd1039, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1040, %fd171, %fd1039;
	mov.f64 	%fd1041, 0d4338000000000000;
	add.rn.f64 	%fd1042, %fd1040, %fd1041;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r146, %temp}, %fd1042;
	}
	mov.f64 	%fd1043, 0dC338000000000000;
	add.rn.f64 	%fd1044, %fd1042, %fd1043;
	mov.f64 	%fd1045, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1046, %fd1044, %fd1045, %fd171;
	mov.f64 	%fd1047, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1048, %fd1044, %fd1047, %fd1046;
	mov.f64 	%fd1049, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1050, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1051, %fd1050, %fd1048, %fd1049;
	mov.f64 	%fd1052, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1053, %fd1051, %fd1048, %fd1052;
	mov.f64 	%fd1054, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1055, %fd1053, %fd1048, %fd1054;
	mov.f64 	%fd1056, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1057, %fd1055, %fd1048, %fd1056;
	mov.f64 	%fd1058, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1059, %fd1057, %fd1048, %fd1058;
	mov.f64 	%fd1060, 0d3F81111111122322;
	fma.rn.f64 	%fd1061, %fd1059, %fd1048, %fd1060;
	mov.f64 	%fd1062, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1063, %fd1061, %fd1048, %fd1062;
	mov.f64 	%fd1064, 0d3FC5555555555511;
	fma.rn.f64 	%fd1065, %fd1063, %fd1048, %fd1064;
	mov.f64 	%fd1066, 0d3FE000000000000B;
	fma.rn.f64 	%fd1067, %fd1065, %fd1048, %fd1066;
	mov.f64 	%fd1068, 0d3FF0000000000000;
	fma.rn.f64 	%fd1069, %fd1067, %fd1048, %fd1068;
	fma.rn.f64 	%fd1070, %fd1069, %fd1048, %fd1068;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r147, %temp}, %fd1070;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r148}, %fd1070;
	}
	shl.b32 	%r909, %r146, 20;
	add.s32 	%r910, %r148, %r909;
	mov.b64 	%fd2020, {%r147, %r910};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r911}, %fd171;
	}
	mov.b32 	 %f35, %r911;
	abs.f32 	%f7, %f35;
	setp.lt.f32	%p226, %f7, 0f4086232B;
	@%p226 bra 	BB34_197;

	setp.lt.f64	%p227, %fd171, 0d0000000000000000;
	add.f64 	%fd1071, %fd171, 0d7FF0000000000000;
	selp.f64	%fd2020, 0d0000000000000000, %fd1071, %p227;
	setp.geu.f32	%p228, %f7, 0f40874800;
	@%p228 bra 	BB34_197;

	shr.u32 	%r912, %r146, 31;
	add.s32 	%r913, %r146, %r912;
	shr.s32 	%r914, %r913, 1;
	shl.b32 	%r915, %r914, 20;
	add.s32 	%r916, %r915, %r148;
	mov.b64 	%fd1072, {%r147, %r916};
	sub.s32 	%r917, %r146, %r914;
	shl.b32 	%r918, %r917, 20;
	add.s32 	%r919, %r918, 1072693248;
	mov.u32 	%r920, 0;
	mov.b64 	%fd1073, {%r920, %r919};
	mul.f64 	%fd2020, %fd1072, %fd1073;
	bra.uni 	BB34_197;

BB34_185:
	setp.gt.s32	%p232, %r150, -1;
	@%p232 bra 	BB34_188;

	cvt.rzi.f64.f64	%fd1074, %fd175;
	setp.neu.f64	%p233, %fd1074, %fd175;
	selp.f64	%fd2018, 0dFFF8000000000000, %fd2018, %p233;

BB34_188:
	mov.f64 	%fd182, %fd2018;
	add.f64 	%fd183, %fd175, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r930}, %fd183;
	}
	and.b32  	%r931, %r930, 2146435072;
	setp.ne.s32	%p236, %r931, 2146435072;
	mov.f64 	%fd2017, %fd182;
	@%p236 bra 	BB34_195;

	setp.gtu.f64	%p237, %fd176, 0d7FF0000000000000;
	mov.f64 	%fd2017, %fd183;
	@%p237 bra 	BB34_195;

	abs.f64 	%fd184, %fd175;
	setp.gtu.f64	%p238, %fd184, 0d7FF0000000000000;
	mov.f64 	%fd2016, %fd183;
	mov.f64 	%fd2017, %fd2016;
	@%p238 bra 	BB34_195;

	setp.eq.f64	%p239, %fd184, 0d7FF0000000000000;
	@%p239 bra 	BB34_194;
	bra.uni 	BB34_192;

BB34_194:
	setp.eq.f64	%p241, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p242, %fd176, 0d3FF0000000000000;
	selp.b32	%r938, 2146435072, 0, %p242;
	xor.b32  	%r939, %r938, 2146435072;
	setp.lt.s32	%p243, %r149, 0;
	selp.b32	%r940, %r939, %r938, %p243;
	selp.b32	%r941, 1072693248, %r940, %p241;
	mov.u32 	%r942, 0;
	mov.b64 	%fd2017, {%r942, %r941};
	bra.uni 	BB34_195;

BB34_192:
	setp.neu.f64	%p240, %fd176, 0d7FF0000000000000;
	mov.f64 	%fd2017, %fd182;
	@%p240 bra 	BB34_195;

	shr.s32 	%r932, %r149, 31;
	and.b32  	%r933, %r932, -2146435072;
	add.s32 	%r934, %r933, 2146435072;
	or.b32  	%r935, %r934, -2147483648;
	selp.b32	%r936, %r935, %r934, %p7;
	mov.u32 	%r937, 0;
	mov.b64 	%fd2017, {%r937, %r936};

BB34_195:
	setp.eq.f64	%p244, %fd175, 0d0000000000000000;
	setp.eq.f64	%p245, %fd155, 0d3FF0000000000000;
	or.pred  	%p246, %p245, %p244;
	selp.f64	%fd2020, 0d3FF0000000000000, %fd2017, %p246;

BB34_197:
	add.f64 	%fd1075, %fd2020, 0dBFF0000000000000;
	mul.f64 	%fd2021, %fd1075, 0d4059000000000000;

BB34_198:
	and.b16  	%rs24, %rs43, 255;
	setp.eq.s16	%p247, %rs24, 0;
	@%p247 bra 	BB34_223;
	bra.uni 	BB34_199;

BB34_223:
	setp.eq.s32	%p276, %r518, 0;
	@%p276 bra 	BB34_225;
	bra.uni 	BB34_224;

BB34_225:
	setp.lt.s32	%p277, %r128, 30;
	setp.eq.s32	%p278, %r886, 31;
	and.pred  	%p279, %p278, %p277;
	selp.b32	%r990, 1, %r886, %p279;
	selp.u32	%r991, 1, 0, %p279;
	sub.s32 	%r992, %r883, %r129;
	sub.s32 	%r993, %r885, %r127;
	add.s32 	%r994, %r993, %r991;
	mul.lo.s32 	%r995, %r994, 30;
	sub.s32 	%r997, %r868, %r128;
	mov.u32 	%r998, 0;
	max.s32 	%r999, %r998, %r997;
	min.s32 	%r1000, %r868, %r990;
	mad.lo.s32 	%r1001, %r992, 360, %r995;
	add.s32 	%r1002, %r1001, %r999;
	add.s32 	%r1003, %r1002, %r1000;
	add.s32 	%r2095, %r1003, -30;
	bra.uni 	BB34_226;

BB34_199:
	setp.eq.s32	%p248, %r518, 0;
	@%p248 bra 	BB34_201;
	bra.uni 	BB34_200;

BB34_201:
	setp.lt.s32	%p249, %r525, 30;
	setp.eq.s32	%p250, %r886, 31;
	and.pred  	%p251, %p250, %p249;
	selp.b32	%r943, 1, %r886, %p251;
	selp.u32	%r944, 1, 0, %p251;
	sub.s32 	%r945, %r883, %r526;
	sub.s32 	%r946, %r885, %r524;
	add.s32 	%r947, %r946, %r944;
	mul.lo.s32 	%r948, %r947, 30;
	min.s32 	%r950, %r868, %r943;
	mad.lo.s32 	%r951, %r945, 360, %r948;
	mov.u32 	%r952, 0;
	max.s32 	%r953, %r952, %r106;
	add.s32 	%r954, %r951, %r953;
	add.s32 	%r955, %r954, %r950;
	add.s32 	%r2094, %r955, -30;
	bra.uni 	BB34_202;

BB34_224:
	sub.s32 	%r2095, %r884, %r130;

BB34_226:
	cvt.rn.f64.s32	%fd1114, %r2095;
	div.rn.f64 	%fd213, %fd1114, 0d4076800000000000;
	setp.eq.s32	%p280, %r519, 0;
	@%p280 bra 	BB34_246;
	bra.uni 	BB34_227;

BB34_246:
	fma.rn.f64 	%fd2036, %fd2269, %fd213, 0d3FF0000000000000;
	bra.uni 	BB34_247;

BB34_200:
	sub.s32 	%r2094, %r884, %r527;

BB34_202:
	cvt.rn.f64.s32	%fd1076, %r2094;
	div.rn.f64 	%fd193, %fd1076, 0d4076800000000000;
	setp.eq.s32	%p252, %r519, 0;
	@%p252 bra 	BB34_222;
	bra.uni 	BB34_203;

BB34_222:
	fma.rn.f64 	%fd2036, %fd2269, %fd193, 0d3FF0000000000000;
	bra.uni 	BB34_247;

BB34_227:
	setp.eq.s32	%p281, %r519, 1;
	@%p281 bra 	BB34_232;
	bra.uni 	BB34_228;

BB34_232:
	mul.f64 	%fd218, %fd213, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd218;
	}
	bfe.u32 	%r1016, %r166, 20, 11;
	add.s32 	%r1017, %r1016, -1012;
	mov.b64 	 %rd63, %fd218;
	shl.b64 	%rd14, %rd63, %r1017;
	setp.eq.s64	%p286, %rd14, -9223372036854775808;
	abs.f64 	%fd219, %fd166;
	// Callseq Start 89
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd219;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd218;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2035, [retval0+0];
	
	//{
	}// Callseq End 89
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r167}, %fd166;
	}
	setp.lt.s32	%p287, %r167, 0;
	and.pred  	%p9, %p287, %p286;
	@!%p9 bra 	BB34_234;
	bra.uni 	BB34_233;

BB34_233:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1018}, %fd2035;
	}
	xor.b32  	%r1019, %r1018, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1020, %temp}, %fd2035;
	}
	mov.b64 	%fd2035, {%r1020, %r1019};

BB34_234:
	mov.f64 	%fd2034, %fd2035;
	setp.eq.f64	%p288, %fd166, 0d0000000000000000;
	@%p288 bra 	BB34_237;
	bra.uni 	BB34_235;

BB34_237:
	selp.b32	%r1021, %r167, 0, %p286;
	or.b32  	%r1022, %r1021, 2146435072;
	setp.lt.s32	%p292, %r166, 0;
	selp.b32	%r1023, %r1022, %r1021, %p292;
	mov.u32 	%r1024, 0;
	mov.b64 	%fd2034, {%r1024, %r1023};
	bra.uni 	BB34_238;

BB34_203:
	setp.eq.s32	%p253, %r519, 1;
	@%p253 bra 	BB34_208;
	bra.uni 	BB34_204;

BB34_208:
	mul.f64 	%fd198, %fd193, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r158}, %fd198;
	}
	bfe.u32 	%r968, %r158, 20, 11;
	add.s32 	%r969, %r968, -1012;
	mov.b64 	 %rd62, %fd198;
	shl.b64 	%rd13, %rd62, %r969;
	setp.eq.s64	%p258, %rd13, -9223372036854775808;
	abs.f64 	%fd199, %fd166;
	// Callseq Start 88
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd199;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd198;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2028, [retval0+0];
	
	//{
	}// Callseq End 88
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd166;
	}
	setp.lt.s32	%p259, %r159, 0;
	and.pred  	%p8, %p259, %p258;
	@!%p8 bra 	BB34_210;
	bra.uni 	BB34_209;

BB34_209:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r970}, %fd2028;
	}
	xor.b32  	%r971, %r970, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r972, %temp}, %fd2028;
	}
	mov.b64 	%fd2028, {%r972, %r971};

BB34_210:
	mov.f64 	%fd2027, %fd2028;
	setp.eq.f64	%p260, %fd166, 0d0000000000000000;
	@%p260 bra 	BB34_213;
	bra.uni 	BB34_211;

BB34_213:
	selp.b32	%r973, %r159, 0, %p258;
	or.b32  	%r974, %r973, 2146435072;
	setp.lt.s32	%p264, %r158, 0;
	selp.b32	%r975, %r974, %r973, %p264;
	mov.u32 	%r976, 0;
	mov.b64 	%fd2027, {%r976, %r975};
	bra.uni 	BB34_214;

BB34_228:
	mov.f64 	%fd2036, 0d0000000000000000;
	setp.ne.s32	%p282, %r519, 2;
	@%p282 bra 	BB34_247;

	mul.f64 	%fd214, %fd2269, %fd213;
	mov.f64 	%fd1116, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1117, %fd214, %fd1116;
	mov.f64 	%fd1118, 0d4338000000000000;
	add.rn.f64 	%fd1119, %fd1117, %fd1118;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r163, %temp}, %fd1119;
	}
	mov.f64 	%fd1120, 0dC338000000000000;
	add.rn.f64 	%fd1121, %fd1119, %fd1120;
	mov.f64 	%fd1122, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1123, %fd1121, %fd1122, %fd214;
	mov.f64 	%fd1124, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1125, %fd1121, %fd1124, %fd1123;
	mov.f64 	%fd1126, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1127, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1128, %fd1127, %fd1125, %fd1126;
	mov.f64 	%fd1129, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1130, %fd1128, %fd1125, %fd1129;
	mov.f64 	%fd1131, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1132, %fd1130, %fd1125, %fd1131;
	mov.f64 	%fd1133, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1134, %fd1132, %fd1125, %fd1133;
	mov.f64 	%fd1135, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1136, %fd1134, %fd1125, %fd1135;
	mov.f64 	%fd1137, 0d3F81111111122322;
	fma.rn.f64 	%fd1138, %fd1136, %fd1125, %fd1137;
	mov.f64 	%fd1139, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1140, %fd1138, %fd1125, %fd1139;
	mov.f64 	%fd1141, 0d3FC5555555555511;
	fma.rn.f64 	%fd1142, %fd1140, %fd1125, %fd1141;
	mov.f64 	%fd1143, 0d3FE000000000000B;
	fma.rn.f64 	%fd1144, %fd1142, %fd1125, %fd1143;
	mov.f64 	%fd1145, 0d3FF0000000000000;
	fma.rn.f64 	%fd1146, %fd1144, %fd1125, %fd1145;
	fma.rn.f64 	%fd1147, %fd1146, %fd1125, %fd1145;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r164, %temp}, %fd1147;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r165}, %fd1147;
	}
	shl.b32 	%r1004, %r163, 20;
	add.s32 	%r1005, %r165, %r1004;
	mov.b64 	%fd2036, {%r164, %r1005};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1006}, %fd214;
	}
	mov.b32 	 %f37, %r1006;
	abs.f32 	%f9, %f37;
	setp.lt.f32	%p283, %f9, 0f4086232B;
	@%p283 bra 	BB34_247;

	setp.lt.f64	%p284, %fd214, 0d0000000000000000;
	add.f64 	%fd1148, %fd214, 0d7FF0000000000000;
	selp.f64	%fd2036, 0d0000000000000000, %fd1148, %p284;
	setp.geu.f32	%p285, %f9, 0f40874800;
	@%p285 bra 	BB34_247;

	shr.u32 	%r1007, %r163, 31;
	add.s32 	%r1008, %r163, %r1007;
	shr.s32 	%r1009, %r1008, 1;
	shl.b32 	%r1010, %r1009, 20;
	add.s32 	%r1011, %r1010, %r165;
	mov.b64 	%fd1149, {%r164, %r1011};
	sub.s32 	%r1012, %r163, %r1009;
	shl.b32 	%r1013, %r1012, 20;
	add.s32 	%r1014, %r1013, 1072693248;
	mov.u32 	%r1015, 0;
	mov.b64 	%fd1150, {%r1015, %r1014};
	mul.f64 	%fd2036, %fd1149, %fd1150;
	bra.uni 	BB34_247;

BB34_204:
	mov.f64 	%fd2036, 0d0000000000000000;
	setp.ne.s32	%p254, %r519, 2;
	@%p254 bra 	BB34_247;

	mul.f64 	%fd194, %fd2269, %fd193;
	mov.f64 	%fd1078, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1079, %fd194, %fd1078;
	mov.f64 	%fd1080, 0d4338000000000000;
	add.rn.f64 	%fd1081, %fd1079, %fd1080;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r155, %temp}, %fd1081;
	}
	mov.f64 	%fd1082, 0dC338000000000000;
	add.rn.f64 	%fd1083, %fd1081, %fd1082;
	mov.f64 	%fd1084, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1085, %fd1083, %fd1084, %fd194;
	mov.f64 	%fd1086, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1087, %fd1083, %fd1086, %fd1085;
	mov.f64 	%fd1088, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1089, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1090, %fd1089, %fd1087, %fd1088;
	mov.f64 	%fd1091, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1092, %fd1090, %fd1087, %fd1091;
	mov.f64 	%fd1093, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1094, %fd1092, %fd1087, %fd1093;
	mov.f64 	%fd1095, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1096, %fd1094, %fd1087, %fd1095;
	mov.f64 	%fd1097, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1098, %fd1096, %fd1087, %fd1097;
	mov.f64 	%fd1099, 0d3F81111111122322;
	fma.rn.f64 	%fd1100, %fd1098, %fd1087, %fd1099;
	mov.f64 	%fd1101, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1102, %fd1100, %fd1087, %fd1101;
	mov.f64 	%fd1103, 0d3FC5555555555511;
	fma.rn.f64 	%fd1104, %fd1102, %fd1087, %fd1103;
	mov.f64 	%fd1105, 0d3FE000000000000B;
	fma.rn.f64 	%fd1106, %fd1104, %fd1087, %fd1105;
	mov.f64 	%fd1107, 0d3FF0000000000000;
	fma.rn.f64 	%fd1108, %fd1106, %fd1087, %fd1107;
	fma.rn.f64 	%fd1109, %fd1108, %fd1087, %fd1107;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r156, %temp}, %fd1109;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r157}, %fd1109;
	}
	shl.b32 	%r956, %r155, 20;
	add.s32 	%r957, %r157, %r956;
	mov.b64 	%fd2036, {%r156, %r957};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r958}, %fd194;
	}
	mov.b32 	 %f36, %r958;
	abs.f32 	%f8, %f36;
	setp.lt.f32	%p255, %f8, 0f4086232B;
	@%p255 bra 	BB34_247;

	setp.lt.f64	%p256, %fd194, 0d0000000000000000;
	add.f64 	%fd1110, %fd194, 0d7FF0000000000000;
	selp.f64	%fd2036, 0d0000000000000000, %fd1110, %p256;
	setp.geu.f32	%p257, %f8, 0f40874800;
	@%p257 bra 	BB34_247;

	shr.u32 	%r959, %r155, 31;
	add.s32 	%r960, %r155, %r959;
	shr.s32 	%r961, %r960, 1;
	shl.b32 	%r962, %r961, 20;
	add.s32 	%r963, %r962, %r157;
	mov.b64 	%fd1111, {%r156, %r963};
	sub.s32 	%r964, %r155, %r961;
	shl.b32 	%r965, %r964, 20;
	add.s32 	%r966, %r965, 1072693248;
	mov.u32 	%r967, 0;
	mov.b64 	%fd1112, {%r967, %r966};
	mul.f64 	%fd2036, %fd1111, %fd1112;
	bra.uni 	BB34_247;

BB34_235:
	setp.gt.s32	%p289, %r167, -1;
	@%p289 bra 	BB34_238;

	cvt.rzi.f64.f64	%fd1151, %fd218;
	setp.neu.f64	%p290, %fd1151, %fd218;
	selp.f64	%fd2034, 0dFFF8000000000000, %fd2034, %p290;

BB34_238:
	mov.f64 	%fd225, %fd2034;
	add.f64 	%fd226, %fd218, %fd166;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1025}, %fd226;
	}
	and.b32  	%r1026, %r1025, 2146435072;
	setp.ne.s32	%p293, %r1026, 2146435072;
	mov.f64 	%fd2033, %fd225;
	@%p293 bra 	BB34_245;

	setp.gtu.f64	%p294, %fd219, 0d7FF0000000000000;
	mov.f64 	%fd2033, %fd226;
	@%p294 bra 	BB34_245;

	abs.f64 	%fd227, %fd218;
	setp.gtu.f64	%p295, %fd227, 0d7FF0000000000000;
	mov.f64 	%fd2032, %fd226;
	mov.f64 	%fd2033, %fd2032;
	@%p295 bra 	BB34_245;

	setp.eq.f64	%p296, %fd227, 0d7FF0000000000000;
	@%p296 bra 	BB34_244;
	bra.uni 	BB34_242;

BB34_244:
	setp.eq.f64	%p298, %fd166, 0dBFF0000000000000;
	setp.gt.f64	%p299, %fd219, 0d3FF0000000000000;
	selp.b32	%r1033, 2146435072, 0, %p299;
	xor.b32  	%r1034, %r1033, 2146435072;
	setp.lt.s32	%p300, %r166, 0;
	selp.b32	%r1035, %r1034, %r1033, %p300;
	selp.b32	%r1036, 1072693248, %r1035, %p298;
	mov.u32 	%r1037, 0;
	mov.b64 	%fd2033, {%r1037, %r1036};
	bra.uni 	BB34_245;

BB34_211:
	setp.gt.s32	%p261, %r159, -1;
	@%p261 bra 	BB34_214;

	cvt.rzi.f64.f64	%fd1113, %fd198;
	setp.neu.f64	%p262, %fd1113, %fd198;
	selp.f64	%fd2027, 0dFFF8000000000000, %fd2027, %p262;

BB34_214:
	mov.f64 	%fd205, %fd2027;
	add.f64 	%fd206, %fd198, %fd166;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r977}, %fd206;
	}
	and.b32  	%r978, %r977, 2146435072;
	setp.ne.s32	%p265, %r978, 2146435072;
	mov.f64 	%fd2026, %fd205;
	@%p265 bra 	BB34_221;

	setp.gtu.f64	%p266, %fd199, 0d7FF0000000000000;
	mov.f64 	%fd2026, %fd206;
	@%p266 bra 	BB34_221;

	abs.f64 	%fd207, %fd198;
	setp.gtu.f64	%p267, %fd207, 0d7FF0000000000000;
	mov.f64 	%fd2025, %fd206;
	mov.f64 	%fd2026, %fd2025;
	@%p267 bra 	BB34_221;

	setp.eq.f64	%p268, %fd207, 0d7FF0000000000000;
	@%p268 bra 	BB34_220;
	bra.uni 	BB34_218;

BB34_220:
	setp.eq.f64	%p270, %fd166, 0dBFF0000000000000;
	setp.gt.f64	%p271, %fd199, 0d3FF0000000000000;
	selp.b32	%r985, 2146435072, 0, %p271;
	xor.b32  	%r986, %r985, 2146435072;
	setp.lt.s32	%p272, %r158, 0;
	selp.b32	%r987, %r986, %r985, %p272;
	selp.b32	%r988, 1072693248, %r987, %p270;
	mov.u32 	%r989, 0;
	mov.b64 	%fd2026, {%r989, %r988};
	bra.uni 	BB34_221;

BB34_242:
	setp.neu.f64	%p297, %fd219, 0d7FF0000000000000;
	mov.f64 	%fd2033, %fd225;
	@%p297 bra 	BB34_245;

	shr.s32 	%r1027, %r166, 31;
	and.b32  	%r1028, %r1027, -2146435072;
	add.s32 	%r1029, %r1028, 2146435072;
	or.b32  	%r1030, %r1029, -2147483648;
	selp.b32	%r1031, %r1030, %r1029, %p9;
	mov.u32 	%r1032, 0;
	mov.b64 	%fd2033, {%r1032, %r1031};

BB34_245:
	setp.eq.f64	%p301, %fd218, 0d0000000000000000;
	setp.eq.f64	%p302, %fd166, 0d3FF0000000000000;
	or.pred  	%p303, %p302, %p301;
	selp.f64	%fd2036, 0d3FF0000000000000, %fd2033, %p303;
	bra.uni 	BB34_247;

BB34_218:
	setp.neu.f64	%p269, %fd199, 0d7FF0000000000000;
	mov.f64 	%fd2026, %fd205;
	@%p269 bra 	BB34_221;

	shr.s32 	%r979, %r158, 31;
	and.b32  	%r980, %r979, -2146435072;
	add.s32 	%r981, %r980, 2146435072;
	or.b32  	%r982, %r981, -2147483648;
	selp.b32	%r983, %r982, %r981, %p8;
	mov.u32 	%r984, 0;
	mov.b64 	%fd2026, {%r984, %r983};

BB34_221:
	setp.eq.f64	%p273, %fd198, 0d0000000000000000;
	setp.eq.f64	%p274, %fd166, 0d3FF0000000000000;
	or.pred  	%p275, %p274, %p273;
	selp.f64	%fd2036, 0d3FF0000000000000, %fd2026, %p275;

BB34_247:
	rcp.rn.f64 	%fd1152, %fd2036;
	mul.f64 	%fd2012, %fd2012, %fd1152;
	fma.rn.f64 	%fd2093, %fd2021, %fd2012, %fd2093;
	mov.u16 	%rs43, 0;
	mov.u32 	%r2080, %r131;
	mov.u32 	%r2084, %r132;
	mov.u32 	%r2088, %r133;
	mov.u32 	%r2092, %r134;

BB34_248:
	mov.f64 	%fd2092, %fd2093;
	mov.u32 	%r2091, %r2092;
	mov.u32 	%r2087, %r2088;
	mov.u32 	%r2083, %r2084;
	mov.u32 	%r2079, %r2080;
	add.s32 	%r2076, %r2076, 1;
	setp.lt.s32	%p304, %r2076, %r528;
	mov.f64 	%fd2078, %fd2092;
	mov.f64 	%fd2091, %fd2078;
	@%p304 bra 	BB34_171;

BB34_249:
	mov.f64 	%fd238, %fd2091;
	mov.f64 	%fd2056, %fd1032;
	mov.f64 	%fd2088, %fd1032;
	@%p29 bra 	BB34_309;

	div.rn.f64 	%fd1157, %fd2269, %fd771;
	add.f64 	%fd239, %fd1157, 0d3FF0000000000000;
	rcp.rn.f64 	%fd240, %fd771;
	mov.f64 	%fd2089, 0d0000000000000000;
	mov.f64 	%fd2056, %fd2089;
	mov.u32 	%r2096, 0;

BB34_251:
	mov.f64 	%fd2073, %fd2089;
	mov.f64 	%fd2090, %fd2073;
	mul.wide.s32 	%rd64, %r2096, 56;
	add.s64 	%rd65, %rd48, %rd64;
	add.s64 	%rd16, %rd65, 12;
	ld.u32 	%r1039, [%rd65+12];
	setp.gt.s32	%p306, %r523, %r1039;
	@%p306 bra 	BB34_308;

	setp.eq.s32	%p307, %r518, 0;
	ld.v2.u32 	{%r1040, %r1041}, [%rd16+-4];
	ld.v2.u32 	{%r1042, %r1043}, [%rd16+-12];
	@%p307 bra 	BB34_254;
	bra.uni 	BB34_253;

BB34_254:
	setp.lt.s32	%p308, %r525, 30;
	setp.eq.s32	%p309, %r1043, 31;
	and.pred  	%p310, %p309, %p308;
	selp.b32	%r1044, 1, %r1043, %p310;
	selp.u32	%r1045, 1, 0, %p310;
	sub.s32 	%r1046, %r1040, %r526;
	sub.s32 	%r1047, %r1042, %r524;
	add.s32 	%r1048, %r1047, %r1045;
	mul.lo.s32 	%r1049, %r1048, 30;
	min.s32 	%r1051, %r868, %r1044;
	mad.lo.s32 	%r1052, %r1046, 360, %r1049;
	mov.u32 	%r1053, 0;
	max.s32 	%r1054, %r1053, %r106;
	add.s32 	%r1055, %r1052, %r1054;
	add.s32 	%r1056, %r1055, %r1051;
	add.s32 	%r2097, %r1056, -30;
	bra.uni 	BB34_255;

BB34_253:
	sub.s32 	%r2097, %r1041, %r527;

BB34_255:
	cvt.rn.f64.s32	%fd1158, %r2097;
	div.rn.f64 	%fd243, %fd1158, 0d4076800000000000;
	ld.f64 	%fd2045, [%rd16+36];
	setp.neu.f64	%p311, %fd2045, 0dBFF0000000000000;
	@%p311 bra 	BB34_281;

	setp.eq.s32	%p312, %r517, 0;
	ld.v2.u32 	{%r1057, %r1058}, [%rd16+12];
	ld.v2.u32 	{%r1059, %r1060}, [%rd16+4];
	ld.v2.u32 	{%r1061, %r1062}, [%rd16+28];
	ld.v2.u32 	{%r1063, %r1064}, [%rd16+20];
	@%p312 bra 	BB34_258;
	bra.uni 	BB34_257;

BB34_258:
	setp.lt.s32	%p313, %r1060, 30;
	setp.eq.s32	%p314, %r1064, 31;
	and.pred  	%p315, %p314, %p313;
	selp.b32	%r1065, 1, %r1064, %p315;
	selp.u32	%r1066, 1, 0, %p315;
	sub.s32 	%r1067, %r1061, %r1057;
	sub.s32 	%r1068, %r1063, %r1059;
	add.s32 	%r1069, %r1068, %r1066;
	mul.lo.s32 	%r1070, %r1069, 30;
	sub.s32 	%r1072, %r868, %r1060;
	mov.u32 	%r1073, 0;
	max.s32 	%r1074, %r1073, %r1072;
	min.s32 	%r1075, %r868, %r1065;
	mad.lo.s32 	%r1076, %r1067, 360, %r1070;
	add.s32 	%r1077, %r1076, %r1074;
	add.s32 	%r1078, %r1077, %r1075;
	add.s32 	%r2098, %r1078, -30;
	bra.uni 	BB34_259;

BB34_257:
	sub.s32 	%r2098, %r1062, %r1058;

BB34_259:
	cvt.rn.f64.s32	%fd1159, %r2098;
	div.rn.f64 	%fd245, %fd1159, 0d4076800000000000;
	setp.eq.s32	%p316, %r1, 0;
	@%p316 bra 	BB34_279;
	bra.uni 	BB34_260;

BB34_279:
	fma.rn.f64 	%fd2044, %fd1, %fd245, 0d3FF0000000000000;
	bra.uni 	BB34_280;

BB34_260:
	setp.eq.s32	%p317, %r1, 1;
	@%p317 bra 	BB34_265;
	bra.uni 	BB34_261;

BB34_265:
	mul.f64 	%fd250, %fd2, %fd245;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r195}, %fd250;
	}
	bfe.u32 	%r1091, %r195, 20, 11;
	add.s32 	%r1092, %r1091, -1012;
	mov.b64 	 %rd66, %fd250;
	shl.b64 	%rd17, %rd66, %r1092;
	setp.eq.s64	%p322, %rd17, -9223372036854775808;
	abs.f64 	%fd251, %fd155;
	// Callseq Start 90
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd251;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd250;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2043, [retval0+0];
	
	//{
	}// Callseq End 90
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r196}, %fd155;
	}
	setp.lt.s32	%p323, %r196, 0;
	and.pred  	%p10, %p323, %p322;
	@!%p10 bra 	BB34_267;
	bra.uni 	BB34_266;

BB34_266:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1093}, %fd2043;
	}
	xor.b32  	%r1094, %r1093, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1095, %temp}, %fd2043;
	}
	mov.b64 	%fd2043, {%r1095, %r1094};

BB34_267:
	mov.f64 	%fd2042, %fd2043;
	setp.eq.f64	%p324, %fd155, 0d0000000000000000;
	@%p324 bra 	BB34_270;
	bra.uni 	BB34_268;

BB34_270:
	selp.b32	%r1096, %r196, 0, %p322;
	or.b32  	%r1097, %r1096, 2146435072;
	setp.lt.s32	%p328, %r195, 0;
	selp.b32	%r1098, %r1097, %r1096, %p328;
	mov.u32 	%r1099, 0;
	mov.b64 	%fd2042, {%r1099, %r1098};
	bra.uni 	BB34_271;

BB34_261:
	mov.f64 	%fd2044, 0d0000000000000000;
	setp.ne.s32	%p318, %r1, 2;
	@%p318 bra 	BB34_280;

	mul.f64 	%fd246, %fd1, %fd245;
	mov.f64 	%fd1161, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1162, %fd246, %fd1161;
	mov.f64 	%fd1163, 0d4338000000000000;
	add.rn.f64 	%fd1164, %fd1162, %fd1163;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r192, %temp}, %fd1164;
	}
	mov.f64 	%fd1165, 0dC338000000000000;
	add.rn.f64 	%fd1166, %fd1164, %fd1165;
	mov.f64 	%fd1167, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1168, %fd1166, %fd1167, %fd246;
	mov.f64 	%fd1169, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1170, %fd1166, %fd1169, %fd1168;
	mov.f64 	%fd1171, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1172, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1173, %fd1172, %fd1170, %fd1171;
	mov.f64 	%fd1174, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1175, %fd1173, %fd1170, %fd1174;
	mov.f64 	%fd1176, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1177, %fd1175, %fd1170, %fd1176;
	mov.f64 	%fd1178, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1179, %fd1177, %fd1170, %fd1178;
	mov.f64 	%fd1180, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1181, %fd1179, %fd1170, %fd1180;
	mov.f64 	%fd1182, 0d3F81111111122322;
	fma.rn.f64 	%fd1183, %fd1181, %fd1170, %fd1182;
	mov.f64 	%fd1184, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1185, %fd1183, %fd1170, %fd1184;
	mov.f64 	%fd1186, 0d3FC5555555555511;
	fma.rn.f64 	%fd1187, %fd1185, %fd1170, %fd1186;
	mov.f64 	%fd1188, 0d3FE000000000000B;
	fma.rn.f64 	%fd1189, %fd1187, %fd1170, %fd1188;
	mov.f64 	%fd1190, 0d3FF0000000000000;
	fma.rn.f64 	%fd1191, %fd1189, %fd1170, %fd1190;
	fma.rn.f64 	%fd1192, %fd1191, %fd1170, %fd1190;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r193, %temp}, %fd1192;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r194}, %fd1192;
	}
	shl.b32 	%r1079, %r192, 20;
	add.s32 	%r1080, %r194, %r1079;
	mov.b64 	%fd2044, {%r193, %r1080};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1081}, %fd246;
	}
	mov.b32 	 %f38, %r1081;
	abs.f32 	%f10, %f38;
	setp.lt.f32	%p319, %f10, 0f4086232B;
	@%p319 bra 	BB34_280;

	setp.lt.f64	%p320, %fd246, 0d0000000000000000;
	add.f64 	%fd1193, %fd246, 0d7FF0000000000000;
	selp.f64	%fd2044, 0d0000000000000000, %fd1193, %p320;
	setp.geu.f32	%p321, %f10, 0f40874800;
	@%p321 bra 	BB34_280;

	shr.u32 	%r1082, %r192, 31;
	add.s32 	%r1083, %r192, %r1082;
	shr.s32 	%r1084, %r1083, 1;
	shl.b32 	%r1085, %r1084, 20;
	add.s32 	%r1086, %r1085, %r194;
	mov.b64 	%fd1194, {%r193, %r1086};
	sub.s32 	%r1087, %r192, %r1084;
	shl.b32 	%r1088, %r1087, 20;
	add.s32 	%r1089, %r1088, 1072693248;
	mov.u32 	%r1090, 0;
	mov.b64 	%fd1195, {%r1090, %r1089};
	mul.f64 	%fd2044, %fd1194, %fd1195;
	bra.uni 	BB34_280;

BB34_268:
	setp.gt.s32	%p325, %r196, -1;
	@%p325 bra 	BB34_271;

	cvt.rzi.f64.f64	%fd1196, %fd250;
	setp.neu.f64	%p326, %fd1196, %fd250;
	selp.f64	%fd2042, 0dFFF8000000000000, %fd2042, %p326;

BB34_271:
	mov.f64 	%fd257, %fd2042;
	add.f64 	%fd258, %fd250, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1100}, %fd258;
	}
	and.b32  	%r1101, %r1100, 2146435072;
	setp.ne.s32	%p329, %r1101, 2146435072;
	mov.f64 	%fd2041, %fd257;
	@%p329 bra 	BB34_278;

	setp.gtu.f64	%p330, %fd251, 0d7FF0000000000000;
	mov.f64 	%fd2041, %fd258;
	@%p330 bra 	BB34_278;

	abs.f64 	%fd259, %fd250;
	setp.gtu.f64	%p331, %fd259, 0d7FF0000000000000;
	mov.f64 	%fd2040, %fd258;
	mov.f64 	%fd2041, %fd2040;
	@%p331 bra 	BB34_278;

	setp.eq.f64	%p332, %fd259, 0d7FF0000000000000;
	@%p332 bra 	BB34_277;
	bra.uni 	BB34_275;

BB34_277:
	setp.eq.f64	%p334, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p335, %fd251, 0d3FF0000000000000;
	selp.b32	%r1108, 2146435072, 0, %p335;
	xor.b32  	%r1109, %r1108, 2146435072;
	setp.lt.s32	%p336, %r195, 0;
	selp.b32	%r1110, %r1109, %r1108, %p336;
	selp.b32	%r1111, 1072693248, %r1110, %p334;
	mov.u32 	%r1112, 0;
	mov.b64 	%fd2041, {%r1112, %r1111};
	bra.uni 	BB34_278;

BB34_275:
	setp.neu.f64	%p333, %fd251, 0d7FF0000000000000;
	mov.f64 	%fd2041, %fd257;
	@%p333 bra 	BB34_278;

	shr.s32 	%r1102, %r195, 31;
	and.b32  	%r1103, %r1102, -2146435072;
	add.s32 	%r1104, %r1103, 2146435072;
	or.b32  	%r1105, %r1104, -2147483648;
	selp.b32	%r1106, %r1105, %r1104, %p10;
	mov.u32 	%r1107, 0;
	mov.b64 	%fd2041, {%r1107, %r1106};

BB34_278:
	setp.eq.f64	%p337, %fd250, 0d0000000000000000;
	setp.eq.f64	%p338, %fd155, 0d3FF0000000000000;
	or.pred  	%p339, %p338, %p337;
	selp.f64	%fd2044, 0d3FF0000000000000, %fd2041, %p339;

BB34_280:
	add.f64 	%fd1197, %fd2044, 0dBFF0000000000000;
	mul.f64 	%fd2045, %fd1197, 0d4059000000000000;

BB34_281:
	setp.eq.s32	%p340, %r519, 0;
	@%p340 bra 	BB34_301;
	bra.uni 	BB34_282;

BB34_301:
	fma.rn.f64 	%fd2053, %fd2269, %fd243, 0d3FF0000000000000;
	bra.uni 	BB34_302;

BB34_282:
	setp.eq.s32	%p341, %r519, 1;
	@%p341 bra 	BB34_287;
	bra.uni 	BB34_283;

BB34_287:
	mul.f64 	%fd272, %fd243, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r200}, %fd272;
	}
	bfe.u32 	%r1125, %r200, 20, 11;
	add.s32 	%r1126, %r1125, -1012;
	mov.b64 	 %rd67, %fd272;
	shl.b64 	%rd18, %rd67, %r1126;
	setp.eq.s64	%p346, %rd18, -9223372036854775808;
	abs.f64 	%fd273, %fd239;
	// Callseq Start 91
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd273;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd272;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2052, [retval0+0];
	
	//{
	}// Callseq End 91
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r201}, %fd239;
	}
	setp.lt.s32	%p347, %r201, 0;
	and.pred  	%p11, %p347, %p346;
	@!%p11 bra 	BB34_289;
	bra.uni 	BB34_288;

BB34_288:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1127}, %fd2052;
	}
	xor.b32  	%r1128, %r1127, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1129, %temp}, %fd2052;
	}
	mov.b64 	%fd2052, {%r1129, %r1128};

BB34_289:
	mov.f64 	%fd2051, %fd2052;
	setp.eq.f64	%p348, %fd239, 0d0000000000000000;
	@%p348 bra 	BB34_292;
	bra.uni 	BB34_290;

BB34_292:
	selp.b32	%r1130, %r201, 0, %p346;
	or.b32  	%r1131, %r1130, 2146435072;
	setp.lt.s32	%p352, %r200, 0;
	selp.b32	%r1132, %r1131, %r1130, %p352;
	mov.u32 	%r1133, 0;
	mov.b64 	%fd2051, {%r1133, %r1132};
	bra.uni 	BB34_293;

BB34_283:
	mov.f64 	%fd2053, 0d0000000000000000;
	setp.ne.s32	%p342, %r519, 2;
	@%p342 bra 	BB34_302;

	mul.f64 	%fd268, %fd2269, %fd243;
	mov.f64 	%fd1199, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1200, %fd268, %fd1199;
	mov.f64 	%fd1201, 0d4338000000000000;
	add.rn.f64 	%fd1202, %fd1200, %fd1201;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r197, %temp}, %fd1202;
	}
	mov.f64 	%fd1203, 0dC338000000000000;
	add.rn.f64 	%fd1204, %fd1202, %fd1203;
	mov.f64 	%fd1205, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1206, %fd1204, %fd1205, %fd268;
	mov.f64 	%fd1207, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1208, %fd1204, %fd1207, %fd1206;
	mov.f64 	%fd1209, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1210, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1211, %fd1210, %fd1208, %fd1209;
	mov.f64 	%fd1212, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1213, %fd1211, %fd1208, %fd1212;
	mov.f64 	%fd1214, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1215, %fd1213, %fd1208, %fd1214;
	mov.f64 	%fd1216, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1217, %fd1215, %fd1208, %fd1216;
	mov.f64 	%fd1218, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1219, %fd1217, %fd1208, %fd1218;
	mov.f64 	%fd1220, 0d3F81111111122322;
	fma.rn.f64 	%fd1221, %fd1219, %fd1208, %fd1220;
	mov.f64 	%fd1222, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1223, %fd1221, %fd1208, %fd1222;
	mov.f64 	%fd1224, 0d3FC5555555555511;
	fma.rn.f64 	%fd1225, %fd1223, %fd1208, %fd1224;
	mov.f64 	%fd1226, 0d3FE000000000000B;
	fma.rn.f64 	%fd1227, %fd1225, %fd1208, %fd1226;
	mov.f64 	%fd1228, 0d3FF0000000000000;
	fma.rn.f64 	%fd1229, %fd1227, %fd1208, %fd1228;
	fma.rn.f64 	%fd1230, %fd1229, %fd1208, %fd1228;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r198, %temp}, %fd1230;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r199}, %fd1230;
	}
	shl.b32 	%r1113, %r197, 20;
	add.s32 	%r1114, %r199, %r1113;
	mov.b64 	%fd2053, {%r198, %r1114};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1115}, %fd268;
	}
	mov.b32 	 %f39, %r1115;
	abs.f32 	%f11, %f39;
	setp.lt.f32	%p343, %f11, 0f4086232B;
	@%p343 bra 	BB34_302;

	setp.lt.f64	%p344, %fd268, 0d0000000000000000;
	add.f64 	%fd1231, %fd268, 0d7FF0000000000000;
	selp.f64	%fd2053, 0d0000000000000000, %fd1231, %p344;
	setp.geu.f32	%p345, %f11, 0f40874800;
	@%p345 bra 	BB34_302;

	shr.u32 	%r1116, %r197, 31;
	add.s32 	%r1117, %r197, %r1116;
	shr.s32 	%r1118, %r1117, 1;
	shl.b32 	%r1119, %r1118, 20;
	add.s32 	%r1120, %r1119, %r199;
	mov.b64 	%fd1232, {%r198, %r1120};
	sub.s32 	%r1121, %r197, %r1118;
	shl.b32 	%r1122, %r1121, 20;
	add.s32 	%r1123, %r1122, 1072693248;
	mov.u32 	%r1124, 0;
	mov.b64 	%fd1233, {%r1124, %r1123};
	mul.f64 	%fd2053, %fd1232, %fd1233;
	bra.uni 	BB34_302;

BB34_290:
	setp.gt.s32	%p349, %r201, -1;
	@%p349 bra 	BB34_293;

	cvt.rzi.f64.f64	%fd1234, %fd272;
	setp.neu.f64	%p350, %fd1234, %fd272;
	selp.f64	%fd2051, 0dFFF8000000000000, %fd2051, %p350;

BB34_293:
	mov.f64 	%fd279, %fd2051;
	add.f64 	%fd280, %fd272, %fd239;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1134}, %fd280;
	}
	and.b32  	%r1135, %r1134, 2146435072;
	setp.ne.s32	%p353, %r1135, 2146435072;
	mov.f64 	%fd2050, %fd279;
	@%p353 bra 	BB34_300;

	setp.gtu.f64	%p354, %fd273, 0d7FF0000000000000;
	mov.f64 	%fd2050, %fd280;
	@%p354 bra 	BB34_300;

	abs.f64 	%fd281, %fd272;
	setp.gtu.f64	%p355, %fd281, 0d7FF0000000000000;
	mov.f64 	%fd2049, %fd280;
	mov.f64 	%fd2050, %fd2049;
	@%p355 bra 	BB34_300;

	setp.eq.f64	%p356, %fd281, 0d7FF0000000000000;
	@%p356 bra 	BB34_299;
	bra.uni 	BB34_297;

BB34_299:
	setp.eq.f64	%p358, %fd239, 0dBFF0000000000000;
	setp.gt.f64	%p359, %fd273, 0d3FF0000000000000;
	selp.b32	%r1142, 2146435072, 0, %p359;
	xor.b32  	%r1143, %r1142, 2146435072;
	setp.lt.s32	%p360, %r200, 0;
	selp.b32	%r1144, %r1143, %r1142, %p360;
	selp.b32	%r1145, 1072693248, %r1144, %p358;
	mov.u32 	%r1146, 0;
	mov.b64 	%fd2050, {%r1146, %r1145};
	bra.uni 	BB34_300;

BB34_297:
	setp.neu.f64	%p357, %fd273, 0d7FF0000000000000;
	mov.f64 	%fd2050, %fd279;
	@%p357 bra 	BB34_300;

	shr.s32 	%r1136, %r200, 31;
	and.b32  	%r1137, %r1136, -2146435072;
	add.s32 	%r1138, %r1137, 2146435072;
	or.b32  	%r1139, %r1138, -2147483648;
	selp.b32	%r1140, %r1139, %r1138, %p11;
	mov.u32 	%r1141, 0;
	mov.b64 	%fd2050, {%r1141, %r1140};

BB34_300:
	setp.eq.f64	%p361, %fd272, 0d0000000000000000;
	setp.eq.f64	%p362, %fd239, 0d3FF0000000000000;
	or.pred  	%p363, %p362, %p361;
	selp.f64	%fd2053, 0d3FF0000000000000, %fd2050, %p363;

BB34_302:
	rcp.rn.f64 	%fd288, %fd2053;
	mul.f64 	%fd289, %fd2045, %fd288;
	mul.f64 	%fd1235, %fd288, %fd289;
	mul.f64 	%fd2055, %fd243, %fd1235;
	sub.f64 	%fd1236, %fd2056, %fd2055;
	selp.f64	%fd2054, %fd1236, %fd2056, %p340;
	setp.ne.s32	%p365, %r519, 1;
	@%p365 bra 	BB34_304;

	mul.f64 	%fd1237, %fd243, %fd2045;
	mul.f64 	%fd1238, %fd1237, %fd288;
	div.rn.f64 	%fd1239, %fd1238, %fd239;
	sub.f64 	%fd2054, %fd2054, %fd1239;

BB34_304:
	add.f64 	%fd2090, %fd2090, %fd289;
	mul.f64 	%fd1240, %fd243, %fd289;
	sub.f64 	%fd1241, %fd2054, %fd1240;
	setp.eq.s32	%p366, %r519, 2;
	selp.f64	%fd2056, %fd1241, %fd2054, %p366;
	setp.ne.s32	%p367, %r519, 3;
	@%p367 bra 	BB34_308;

	setp.le.f64	%p368, %fd243, %fd240;
	@%p368 bra 	BB34_307;

	mul.f64 	%fd1242, %fd243, %fd2045;
	mul.f64 	%fd1243, %fd1242, %fd288;
	div.rn.f64 	%fd2055, %fd1243, %fd239;

BB34_307:
	sub.f64 	%fd2056, %fd2056, %fd2055;

BB34_308:
	mov.f64 	%fd2089, %fd2090;
	add.s32 	%r2096, %r2096, 1;
	setp.lt.s32	%p369, %r2096, %r528;
	mov.f64 	%fd2088, %fd2089;
	@%p369 bra 	BB34_251;

BB34_309:
	setp.eq.f64	%p370, %fd2088, 0d0000000000000000;
	mov.f64 	%fd2087, %fd1032;
	@%p370 bra 	BB34_311;

	neg.f64 	%fd1245, %fd2056;
	div.rn.f64 	%fd2087, %fd1245, %fd2088;

BB34_311:
	mov.f64 	%fd2085, %fd2087;
	setp.ge.s32	%p371, %r2423, %r529;
	@%p371 bra 	BB34_792;

	ld.param.f64 	%fd1957, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb15bondsDateStructS0_idid_param_9];
	sub.f64 	%fd2100, %fd770, %fd238;
	rcp.rn.f64 	%fd306, %fd771;
	setp.gt.f64	%p372, %fd1957, 0d3C32725DE0000000;
	selp.f64	%fd307, %fd1957, 0d3C32725DE0000000, %p372;
	mov.f64 	%fd2063, %fd2062;
	mov.u32 	%r2424, %r2423;
	mov.f64 	%fd2273, %fd2269;

BB34_313:
	mov.u32 	%r2138, %r2139;
	mov.u32 	%r2128, %r2129;
	mov.u32 	%r2118, %r2119;
	mov.u32 	%r2108, %r2109;
	mov.f64 	%fd310, %fd2062;
	mov.f64 	%fd2062, %fd2063;
	add.s32 	%r2424, %r2424, 1;
	sub.f64 	%fd1246, %fd2273, %fd2058;
	mul.f64 	%fd1247, %fd2085, %fd1246;
	sub.f64 	%fd1248, %fd1247, %fd2100;
	sub.f64 	%fd1249, %fd2273, %fd2057;
	mul.f64 	%fd1250, %fd2085, %fd1249;
	sub.f64 	%fd1251, %fd1250, %fd2100;
	mul.f64 	%fd1252, %fd1248, %fd1251;
	setp.gt.f64	%p373, %fd1252, 0d0000000000000000;
	@%p373 bra 	BB34_316;

	add.f64 	%fd1253, %fd2100, %fd2100;
	abs.f64 	%fd1254, %fd1253;
	mul.f64 	%fd1255, %fd2085, %fd310;
	abs.f64 	%fd1256, %fd1255;
	setp.gt.f64	%p374, %fd1254, %fd1256;
	@%p374 bra 	BB34_316;
	bra.uni 	BB34_315;

BB34_316:
	sub.f64 	%fd1257, %fd2058, %fd2057;
	mul.f64 	%fd2064, %fd1257, 0d3FE0000000000000;
	add.f64 	%fd2274, %fd2057, %fd2064;
	bra.uni 	BB34_317;

BB34_315:
	div.rn.f64 	%fd2064, %fd2100, %fd2085;
	sub.f64 	%fd2274, %fd2273, %fd2064;

BB34_317:
	mov.f64 	%fd2273, %fd2274;
	mov.f64 	%fd2063, %fd2064;
	abs.f64 	%fd1258, %fd2063;
	setp.lt.f64	%p375, %fd1258, %fd307;
	mov.f64 	%fd2269, %fd2273;
	@%p375 bra 	BB34_792;

	mov.f64 	%fd1259, 0d0000000000000000;
	mov.f64 	%fd2097, %fd1259;
	@%p29 bra 	BB34_398;

	div.rn.f64 	%fd1262, %fd2273, %fd771;
	add.f64 	%fd321, %fd1262, 0d3FF0000000000000;
	mov.f64 	%fd2098, 0d0000000000000000;
	mov.f64 	%fd2101, 0d3FF0000000000000;
	mov.u16 	%rs44, 1;
	mov.u32 	%r2099, 0;
	mov.u32 	%r2106, %r2108;
	mov.u32 	%r2116, %r2118;
	mov.u32 	%r2126, %r2128;
	mov.u32 	%r2136, %r2138;

BB34_320:
	mov.u32 	%r2130, %r2136;
	mov.u32 	%r213, %r2130;
	mov.u32 	%r2120, %r2126;
	mov.u32 	%r212, %r2120;
	mov.u32 	%r2110, %r2116;
	mov.u32 	%r211, %r2110;
	mov.u32 	%r2100, %r2106;
	mov.u32 	%r210, %r2100;
	mov.f64 	%fd2082, %fd2098;
	mov.f64 	%fd2099, %fd2082;
	mul.wide.s32 	%rd68, %r2099, 56;
	add.s64 	%rd69, %rd48, %rd68;
	add.s64 	%rd20, %rd69, 12;
	ld.u32 	%r1156, [%rd69+12];
	setp.gt.s32	%p377, %r523, %r1156;
	mov.u32 	%r2107, %r210;
	mov.u32 	%r2117, %r211;
	mov.u32 	%r2127, %r212;
	mov.u32 	%r2137, %r213;
	@%p377 bra 	BB34_397;

	ld.v2.u32 	{%r1157, %r1158}, [%rd20+-4];
	mov.u32 	%r217, %r1158;
	mov.u32 	%r216, %r1157;
	ld.v2.u32 	{%r1159, %r1160}, [%rd20+-12];
	mov.u32 	%r215, %r1160;
	mov.u32 	%r214, %r1159;
	ld.f64 	%fd2110, [%rd20+36];
	setp.neu.f64	%p378, %fd2110, 0dBFF0000000000000;
	@%p378 bra 	BB34_347;

	setp.eq.s32	%p379, %r517, 0;
	ld.v2.u32 	{%r1161, %r1162}, [%rd20+12];
	ld.v2.u32 	{%r1163, %r1164}, [%rd20+4];
	ld.v2.u32 	{%r1165, %r1166}, [%rd20+28];
	ld.v2.u32 	{%r1167, %r1168}, [%rd20+20];
	@%p379 bra 	BB34_324;
	bra.uni 	BB34_323;

BB34_324:
	setp.lt.s32	%p380, %r1164, 30;
	setp.eq.s32	%p381, %r1168, 31;
	and.pred  	%p382, %p381, %p380;
	selp.b32	%r1169, 1, %r1168, %p382;
	selp.u32	%r1170, 1, 0, %p382;
	sub.s32 	%r1171, %r1165, %r1161;
	sub.s32 	%r1172, %r1167, %r1163;
	add.s32 	%r1173, %r1172, %r1170;
	mul.lo.s32 	%r1174, %r1173, 30;
	sub.s32 	%r1176, %r868, %r1164;
	mov.u32 	%r1177, 0;
	max.s32 	%r1178, %r1177, %r1176;
	min.s32 	%r1179, %r868, %r1169;
	mad.lo.s32 	%r1180, %r1171, 360, %r1174;
	add.s32 	%r1181, %r1180, %r1178;
	add.s32 	%r1182, %r1181, %r1179;
	add.s32 	%r2140, %r1182, -30;
	bra.uni 	BB34_325;

BB34_323:
	sub.s32 	%r2140, %r1166, %r1162;

BB34_325:
	cvt.rn.f64.s32	%fd1263, %r2140;
	div.rn.f64 	%fd325, %fd1263, 0d4076800000000000;
	setp.eq.s32	%p383, %r1, 0;
	@%p383 bra 	BB34_345;
	bra.uni 	BB34_326;

BB34_345:
	fma.rn.f64 	%fd2109, %fd1, %fd325, 0d3FF0000000000000;
	bra.uni 	BB34_346;

BB34_326:
	setp.eq.s32	%p384, %r1, 1;
	@%p384 bra 	BB34_331;
	bra.uni 	BB34_327;

BB34_331:
	mul.f64 	%fd330, %fd2, %fd325;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r232}, %fd330;
	}
	bfe.u32 	%r1195, %r232, 20, 11;
	add.s32 	%r1196, %r1195, -1012;
	mov.b64 	 %rd70, %fd330;
	shl.b64 	%rd21, %rd70, %r1196;
	setp.eq.s64	%p389, %rd21, -9223372036854775808;
	abs.f64 	%fd331, %fd155;
	// Callseq Start 92
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd331;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd330;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2108, [retval0+0];
	
	//{
	}// Callseq End 92
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r233}, %fd155;
	}
	setp.lt.s32	%p390, %r233, 0;
	and.pred  	%p12, %p390, %p389;
	@!%p12 bra 	BB34_333;
	bra.uni 	BB34_332;

BB34_332:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1197}, %fd2108;
	}
	xor.b32  	%r1198, %r1197, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1199, %temp}, %fd2108;
	}
	mov.b64 	%fd2108, {%r1199, %r1198};

BB34_333:
	mov.f64 	%fd2107, %fd2108;
	setp.eq.f64	%p391, %fd155, 0d0000000000000000;
	@%p391 bra 	BB34_336;
	bra.uni 	BB34_334;

BB34_336:
	selp.b32	%r1200, %r233, 0, %p389;
	or.b32  	%r1201, %r1200, 2146435072;
	setp.lt.s32	%p395, %r232, 0;
	selp.b32	%r1202, %r1201, %r1200, %p395;
	mov.u32 	%r1203, 0;
	mov.b64 	%fd2107, {%r1203, %r1202};
	bra.uni 	BB34_337;

BB34_327:
	mov.f64 	%fd2109, 0d0000000000000000;
	setp.ne.s32	%p385, %r1, 2;
	@%p385 bra 	BB34_346;

	mul.f64 	%fd326, %fd1, %fd325;
	mov.f64 	%fd1265, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1266, %fd326, %fd1265;
	mov.f64 	%fd1267, 0d4338000000000000;
	add.rn.f64 	%fd1268, %fd1266, %fd1267;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r229, %temp}, %fd1268;
	}
	mov.f64 	%fd1269, 0dC338000000000000;
	add.rn.f64 	%fd1270, %fd1268, %fd1269;
	mov.f64 	%fd1271, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1272, %fd1270, %fd1271, %fd326;
	mov.f64 	%fd1273, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1274, %fd1270, %fd1273, %fd1272;
	mov.f64 	%fd1275, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1276, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1277, %fd1276, %fd1274, %fd1275;
	mov.f64 	%fd1278, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1279, %fd1277, %fd1274, %fd1278;
	mov.f64 	%fd1280, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1281, %fd1279, %fd1274, %fd1280;
	mov.f64 	%fd1282, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1283, %fd1281, %fd1274, %fd1282;
	mov.f64 	%fd1284, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1285, %fd1283, %fd1274, %fd1284;
	mov.f64 	%fd1286, 0d3F81111111122322;
	fma.rn.f64 	%fd1287, %fd1285, %fd1274, %fd1286;
	mov.f64 	%fd1288, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1289, %fd1287, %fd1274, %fd1288;
	mov.f64 	%fd1290, 0d3FC5555555555511;
	fma.rn.f64 	%fd1291, %fd1289, %fd1274, %fd1290;
	mov.f64 	%fd1292, 0d3FE000000000000B;
	fma.rn.f64 	%fd1293, %fd1291, %fd1274, %fd1292;
	mov.f64 	%fd1294, 0d3FF0000000000000;
	fma.rn.f64 	%fd1295, %fd1293, %fd1274, %fd1294;
	fma.rn.f64 	%fd1296, %fd1295, %fd1274, %fd1294;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r230, %temp}, %fd1296;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r231}, %fd1296;
	}
	shl.b32 	%r1183, %r229, 20;
	add.s32 	%r1184, %r231, %r1183;
	mov.b64 	%fd2109, {%r230, %r1184};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1185}, %fd326;
	}
	mov.b32 	 %f40, %r1185;
	abs.f32 	%f12, %f40;
	setp.lt.f32	%p386, %f12, 0f4086232B;
	@%p386 bra 	BB34_346;

	setp.lt.f64	%p387, %fd326, 0d0000000000000000;
	add.f64 	%fd1297, %fd326, 0d7FF0000000000000;
	selp.f64	%fd2109, 0d0000000000000000, %fd1297, %p387;
	setp.geu.f32	%p388, %f12, 0f40874800;
	@%p388 bra 	BB34_346;

	shr.u32 	%r1186, %r229, 31;
	add.s32 	%r1187, %r229, %r1186;
	shr.s32 	%r1188, %r1187, 1;
	shl.b32 	%r1189, %r1188, 20;
	add.s32 	%r1190, %r1189, %r231;
	mov.b64 	%fd1298, {%r230, %r1190};
	sub.s32 	%r1191, %r229, %r1188;
	shl.b32 	%r1192, %r1191, 20;
	add.s32 	%r1193, %r1192, 1072693248;
	mov.u32 	%r1194, 0;
	mov.b64 	%fd1299, {%r1194, %r1193};
	mul.f64 	%fd2109, %fd1298, %fd1299;
	bra.uni 	BB34_346;

BB34_334:
	setp.gt.s32	%p392, %r233, -1;
	@%p392 bra 	BB34_337;

	cvt.rzi.f64.f64	%fd1300, %fd330;
	setp.neu.f64	%p393, %fd1300, %fd330;
	selp.f64	%fd2107, 0dFFF8000000000000, %fd2107, %p393;

BB34_337:
	mov.f64 	%fd337, %fd2107;
	add.f64 	%fd338, %fd330, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1204}, %fd338;
	}
	and.b32  	%r1205, %r1204, 2146435072;
	setp.ne.s32	%p396, %r1205, 2146435072;
	mov.f64 	%fd2106, %fd337;
	@%p396 bra 	BB34_344;

	setp.gtu.f64	%p397, %fd331, 0d7FF0000000000000;
	mov.f64 	%fd2106, %fd338;
	@%p397 bra 	BB34_344;

	abs.f64 	%fd339, %fd330;
	setp.gtu.f64	%p398, %fd339, 0d7FF0000000000000;
	mov.f64 	%fd2105, %fd338;
	mov.f64 	%fd2106, %fd2105;
	@%p398 bra 	BB34_344;

	setp.eq.f64	%p399, %fd339, 0d7FF0000000000000;
	@%p399 bra 	BB34_343;
	bra.uni 	BB34_341;

BB34_343:
	setp.eq.f64	%p401, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p402, %fd331, 0d3FF0000000000000;
	selp.b32	%r1212, 2146435072, 0, %p402;
	xor.b32  	%r1213, %r1212, 2146435072;
	setp.lt.s32	%p403, %r232, 0;
	selp.b32	%r1214, %r1213, %r1212, %p403;
	selp.b32	%r1215, 1072693248, %r1214, %p401;
	mov.u32 	%r1216, 0;
	mov.b64 	%fd2106, {%r1216, %r1215};
	bra.uni 	BB34_344;

BB34_341:
	setp.neu.f64	%p400, %fd331, 0d7FF0000000000000;
	mov.f64 	%fd2106, %fd337;
	@%p400 bra 	BB34_344;

	shr.s32 	%r1206, %r232, 31;
	and.b32  	%r1207, %r1206, -2146435072;
	add.s32 	%r1208, %r1207, 2146435072;
	or.b32  	%r1209, %r1208, -2147483648;
	selp.b32	%r1210, %r1209, %r1208, %p12;
	mov.u32 	%r1211, 0;
	mov.b64 	%fd2106, {%r1211, %r1210};

BB34_344:
	setp.eq.f64	%p404, %fd330, 0d0000000000000000;
	setp.eq.f64	%p405, %fd155, 0d3FF0000000000000;
	or.pred  	%p406, %p405, %p404;
	selp.f64	%fd2109, 0d3FF0000000000000, %fd2106, %p406;

BB34_346:
	add.f64 	%fd1301, %fd2109, 0dBFF0000000000000;
	mul.f64 	%fd2110, %fd1301, 0d4059000000000000;

BB34_347:
	and.b16  	%rs27, %rs44, 255;
	setp.eq.s16	%p407, %rs27, 0;
	@%p407 bra 	BB34_372;
	bra.uni 	BB34_348;

BB34_372:
	setp.eq.s32	%p436, %r518, 0;
	@%p436 bra 	BB34_374;
	bra.uni 	BB34_373;

BB34_374:
	setp.lt.s32	%p437, %r211, 30;
	setp.eq.s32	%p438, %r1160, 31;
	and.pred  	%p439, %p438, %p437;
	selp.b32	%r1264, 1, %r1160, %p439;
	selp.u32	%r1265, 1, 0, %p439;
	sub.s32 	%r1266, %r1157, %r212;
	sub.s32 	%r1267, %r1159, %r210;
	add.s32 	%r1268, %r1267, %r1265;
	mul.lo.s32 	%r1269, %r1268, 30;
	sub.s32 	%r1271, %r868, %r211;
	mov.u32 	%r1272, 0;
	max.s32 	%r1273, %r1272, %r1271;
	min.s32 	%r1274, %r868, %r1264;
	mad.lo.s32 	%r1275, %r1266, 360, %r1269;
	add.s32 	%r1276, %r1275, %r1273;
	add.s32 	%r1277, %r1276, %r1274;
	add.s32 	%r2142, %r1277, -30;
	bra.uni 	BB34_375;

BB34_348:
	setp.eq.s32	%p408, %r518, 0;
	@%p408 bra 	BB34_350;
	bra.uni 	BB34_349;

BB34_350:
	setp.lt.s32	%p409, %r525, 30;
	setp.eq.s32	%p410, %r1160, 31;
	and.pred  	%p411, %p410, %p409;
	selp.b32	%r1217, 1, %r1160, %p411;
	selp.u32	%r1218, 1, 0, %p411;
	sub.s32 	%r1219, %r1157, %r526;
	sub.s32 	%r1220, %r1159, %r524;
	add.s32 	%r1221, %r1220, %r1218;
	mul.lo.s32 	%r1222, %r1221, 30;
	min.s32 	%r1224, %r868, %r1217;
	mad.lo.s32 	%r1225, %r1219, 360, %r1222;
	mov.u32 	%r1226, 0;
	max.s32 	%r1227, %r1226, %r106;
	add.s32 	%r1228, %r1225, %r1227;
	add.s32 	%r1229, %r1228, %r1224;
	add.s32 	%r2141, %r1229, -30;
	bra.uni 	BB34_351;

BB34_373:
	sub.s32 	%r2142, %r1158, %r213;

BB34_375:
	cvt.rn.f64.s32	%fd1340, %r2142;
	div.rn.f64 	%fd368, %fd1340, 0d4076800000000000;
	setp.eq.s32	%p440, %r519, 0;
	@%p440 bra 	BB34_395;
	bra.uni 	BB34_376;

BB34_395:
	fma.rn.f64 	%fd2125, %fd2273, %fd368, 0d3FF0000000000000;
	bra.uni 	BB34_396;

BB34_349:
	sub.s32 	%r2141, %r1158, %r527;

BB34_351:
	cvt.rn.f64.s32	%fd1302, %r2141;
	div.rn.f64 	%fd348, %fd1302, 0d4076800000000000;
	setp.eq.s32	%p412, %r519, 0;
	@%p412 bra 	BB34_371;
	bra.uni 	BB34_352;

BB34_371:
	fma.rn.f64 	%fd2125, %fd2273, %fd348, 0d3FF0000000000000;
	bra.uni 	BB34_396;

BB34_376:
	setp.eq.s32	%p441, %r519, 1;
	@%p441 bra 	BB34_381;
	bra.uni 	BB34_377;

BB34_381:
	mul.f64 	%fd373, %fd368, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r249}, %fd373;
	}
	bfe.u32 	%r1290, %r249, 20, 11;
	add.s32 	%r1291, %r1290, -1012;
	mov.b64 	 %rd72, %fd373;
	shl.b64 	%rd23, %rd72, %r1291;
	setp.eq.s64	%p446, %rd23, -9223372036854775808;
	abs.f64 	%fd374, %fd321;
	// Callseq Start 94
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd374;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd373;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2124, [retval0+0];
	
	//{
	}// Callseq End 94
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r250}, %fd321;
	}
	setp.lt.s32	%p447, %r250, 0;
	and.pred  	%p14, %p447, %p446;
	@!%p14 bra 	BB34_383;
	bra.uni 	BB34_382;

BB34_382:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1292}, %fd2124;
	}
	xor.b32  	%r1293, %r1292, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1294, %temp}, %fd2124;
	}
	mov.b64 	%fd2124, {%r1294, %r1293};

BB34_383:
	mov.f64 	%fd2123, %fd2124;
	setp.eq.f64	%p448, %fd321, 0d0000000000000000;
	@%p448 bra 	BB34_386;
	bra.uni 	BB34_384;

BB34_386:
	selp.b32	%r1295, %r250, 0, %p446;
	or.b32  	%r1296, %r1295, 2146435072;
	setp.lt.s32	%p452, %r249, 0;
	selp.b32	%r1297, %r1296, %r1295, %p452;
	mov.u32 	%r1298, 0;
	mov.b64 	%fd2123, {%r1298, %r1297};
	bra.uni 	BB34_387;

BB34_352:
	setp.eq.s32	%p413, %r519, 1;
	@%p413 bra 	BB34_357;
	bra.uni 	BB34_353;

BB34_357:
	mul.f64 	%fd353, %fd348, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r241}, %fd353;
	}
	bfe.u32 	%r1242, %r241, 20, 11;
	add.s32 	%r1243, %r1242, -1012;
	mov.b64 	 %rd71, %fd353;
	shl.b64 	%rd22, %rd71, %r1243;
	setp.eq.s64	%p418, %rd22, -9223372036854775808;
	abs.f64 	%fd354, %fd321;
	// Callseq Start 93
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd354;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd353;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2117, [retval0+0];
	
	//{
	}// Callseq End 93
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r242}, %fd321;
	}
	setp.lt.s32	%p419, %r242, 0;
	and.pred  	%p13, %p419, %p418;
	@!%p13 bra 	BB34_359;
	bra.uni 	BB34_358;

BB34_358:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1244}, %fd2117;
	}
	xor.b32  	%r1245, %r1244, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1246, %temp}, %fd2117;
	}
	mov.b64 	%fd2117, {%r1246, %r1245};

BB34_359:
	mov.f64 	%fd2116, %fd2117;
	setp.eq.f64	%p420, %fd321, 0d0000000000000000;
	@%p420 bra 	BB34_362;
	bra.uni 	BB34_360;

BB34_362:
	selp.b32	%r1247, %r242, 0, %p418;
	or.b32  	%r1248, %r1247, 2146435072;
	setp.lt.s32	%p424, %r241, 0;
	selp.b32	%r1249, %r1248, %r1247, %p424;
	mov.u32 	%r1250, 0;
	mov.b64 	%fd2116, {%r1250, %r1249};
	bra.uni 	BB34_363;

BB34_377:
	mov.f64 	%fd2125, 0d0000000000000000;
	setp.ne.s32	%p442, %r519, 2;
	@%p442 bra 	BB34_396;

	mul.f64 	%fd369, %fd2273, %fd368;
	mov.f64 	%fd1342, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1343, %fd369, %fd1342;
	mov.f64 	%fd1344, 0d4338000000000000;
	add.rn.f64 	%fd1345, %fd1343, %fd1344;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r246, %temp}, %fd1345;
	}
	mov.f64 	%fd1346, 0dC338000000000000;
	add.rn.f64 	%fd1347, %fd1345, %fd1346;
	mov.f64 	%fd1348, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1349, %fd1347, %fd1348, %fd369;
	mov.f64 	%fd1350, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1351, %fd1347, %fd1350, %fd1349;
	mov.f64 	%fd1352, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1353, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1354, %fd1353, %fd1351, %fd1352;
	mov.f64 	%fd1355, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1356, %fd1354, %fd1351, %fd1355;
	mov.f64 	%fd1357, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1358, %fd1356, %fd1351, %fd1357;
	mov.f64 	%fd1359, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1360, %fd1358, %fd1351, %fd1359;
	mov.f64 	%fd1361, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1362, %fd1360, %fd1351, %fd1361;
	mov.f64 	%fd1363, 0d3F81111111122322;
	fma.rn.f64 	%fd1364, %fd1362, %fd1351, %fd1363;
	mov.f64 	%fd1365, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1366, %fd1364, %fd1351, %fd1365;
	mov.f64 	%fd1367, 0d3FC5555555555511;
	fma.rn.f64 	%fd1368, %fd1366, %fd1351, %fd1367;
	mov.f64 	%fd1369, 0d3FE000000000000B;
	fma.rn.f64 	%fd1370, %fd1368, %fd1351, %fd1369;
	mov.f64 	%fd1371, 0d3FF0000000000000;
	fma.rn.f64 	%fd1372, %fd1370, %fd1351, %fd1371;
	fma.rn.f64 	%fd1373, %fd1372, %fd1351, %fd1371;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r247, %temp}, %fd1373;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r248}, %fd1373;
	}
	shl.b32 	%r1278, %r246, 20;
	add.s32 	%r1279, %r248, %r1278;
	mov.b64 	%fd2125, {%r247, %r1279};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1280}, %fd369;
	}
	mov.b32 	 %f42, %r1280;
	abs.f32 	%f14, %f42;
	setp.lt.f32	%p443, %f14, 0f4086232B;
	@%p443 bra 	BB34_396;

	setp.lt.f64	%p444, %fd369, 0d0000000000000000;
	add.f64 	%fd1374, %fd369, 0d7FF0000000000000;
	selp.f64	%fd2125, 0d0000000000000000, %fd1374, %p444;
	setp.geu.f32	%p445, %f14, 0f40874800;
	@%p445 bra 	BB34_396;

	shr.u32 	%r1281, %r246, 31;
	add.s32 	%r1282, %r246, %r1281;
	shr.s32 	%r1283, %r1282, 1;
	shl.b32 	%r1284, %r1283, 20;
	add.s32 	%r1285, %r1284, %r248;
	mov.b64 	%fd1375, {%r247, %r1285};
	sub.s32 	%r1286, %r246, %r1283;
	shl.b32 	%r1287, %r1286, 20;
	add.s32 	%r1288, %r1287, 1072693248;
	mov.u32 	%r1289, 0;
	mov.b64 	%fd1376, {%r1289, %r1288};
	mul.f64 	%fd2125, %fd1375, %fd1376;
	bra.uni 	BB34_396;

BB34_353:
	mov.f64 	%fd2125, 0d0000000000000000;
	setp.ne.s32	%p414, %r519, 2;
	@%p414 bra 	BB34_396;

	mul.f64 	%fd349, %fd2273, %fd348;
	mov.f64 	%fd1304, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1305, %fd349, %fd1304;
	mov.f64 	%fd1306, 0d4338000000000000;
	add.rn.f64 	%fd1307, %fd1305, %fd1306;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r238, %temp}, %fd1307;
	}
	mov.f64 	%fd1308, 0dC338000000000000;
	add.rn.f64 	%fd1309, %fd1307, %fd1308;
	mov.f64 	%fd1310, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1311, %fd1309, %fd1310, %fd349;
	mov.f64 	%fd1312, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1313, %fd1309, %fd1312, %fd1311;
	mov.f64 	%fd1314, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1315, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1316, %fd1315, %fd1313, %fd1314;
	mov.f64 	%fd1317, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1318, %fd1316, %fd1313, %fd1317;
	mov.f64 	%fd1319, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1320, %fd1318, %fd1313, %fd1319;
	mov.f64 	%fd1321, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1322, %fd1320, %fd1313, %fd1321;
	mov.f64 	%fd1323, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1324, %fd1322, %fd1313, %fd1323;
	mov.f64 	%fd1325, 0d3F81111111122322;
	fma.rn.f64 	%fd1326, %fd1324, %fd1313, %fd1325;
	mov.f64 	%fd1327, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1328, %fd1326, %fd1313, %fd1327;
	mov.f64 	%fd1329, 0d3FC5555555555511;
	fma.rn.f64 	%fd1330, %fd1328, %fd1313, %fd1329;
	mov.f64 	%fd1331, 0d3FE000000000000B;
	fma.rn.f64 	%fd1332, %fd1330, %fd1313, %fd1331;
	mov.f64 	%fd1333, 0d3FF0000000000000;
	fma.rn.f64 	%fd1334, %fd1332, %fd1313, %fd1333;
	fma.rn.f64 	%fd1335, %fd1334, %fd1313, %fd1333;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r239, %temp}, %fd1335;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r240}, %fd1335;
	}
	shl.b32 	%r1230, %r238, 20;
	add.s32 	%r1231, %r240, %r1230;
	mov.b64 	%fd2125, {%r239, %r1231};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1232}, %fd349;
	}
	mov.b32 	 %f41, %r1232;
	abs.f32 	%f13, %f41;
	setp.lt.f32	%p415, %f13, 0f4086232B;
	@%p415 bra 	BB34_396;

	setp.lt.f64	%p416, %fd349, 0d0000000000000000;
	add.f64 	%fd1336, %fd349, 0d7FF0000000000000;
	selp.f64	%fd2125, 0d0000000000000000, %fd1336, %p416;
	setp.geu.f32	%p417, %f13, 0f40874800;
	@%p417 bra 	BB34_396;

	shr.u32 	%r1233, %r238, 31;
	add.s32 	%r1234, %r238, %r1233;
	shr.s32 	%r1235, %r1234, 1;
	shl.b32 	%r1236, %r1235, 20;
	add.s32 	%r1237, %r1236, %r240;
	mov.b64 	%fd1337, {%r239, %r1237};
	sub.s32 	%r1238, %r238, %r1235;
	shl.b32 	%r1239, %r1238, 20;
	add.s32 	%r1240, %r1239, 1072693248;
	mov.u32 	%r1241, 0;
	mov.b64 	%fd1338, {%r1241, %r1240};
	mul.f64 	%fd2125, %fd1337, %fd1338;
	bra.uni 	BB34_396;

BB34_384:
	setp.gt.s32	%p449, %r250, -1;
	@%p449 bra 	BB34_387;

	cvt.rzi.f64.f64	%fd1377, %fd373;
	setp.neu.f64	%p450, %fd1377, %fd373;
	selp.f64	%fd2123, 0dFFF8000000000000, %fd2123, %p450;

BB34_387:
	mov.f64 	%fd380, %fd2123;
	add.f64 	%fd381, %fd373, %fd321;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1299}, %fd381;
	}
	and.b32  	%r1300, %r1299, 2146435072;
	setp.ne.s32	%p453, %r1300, 2146435072;
	mov.f64 	%fd2122, %fd380;
	@%p453 bra 	BB34_394;

	setp.gtu.f64	%p454, %fd374, 0d7FF0000000000000;
	mov.f64 	%fd2122, %fd381;
	@%p454 bra 	BB34_394;

	abs.f64 	%fd382, %fd373;
	setp.gtu.f64	%p455, %fd382, 0d7FF0000000000000;
	mov.f64 	%fd2121, %fd381;
	mov.f64 	%fd2122, %fd2121;
	@%p455 bra 	BB34_394;

	setp.eq.f64	%p456, %fd382, 0d7FF0000000000000;
	@%p456 bra 	BB34_393;
	bra.uni 	BB34_391;

BB34_393:
	setp.eq.f64	%p458, %fd321, 0dBFF0000000000000;
	setp.gt.f64	%p459, %fd374, 0d3FF0000000000000;
	selp.b32	%r1307, 2146435072, 0, %p459;
	xor.b32  	%r1308, %r1307, 2146435072;
	setp.lt.s32	%p460, %r249, 0;
	selp.b32	%r1309, %r1308, %r1307, %p460;
	selp.b32	%r1310, 1072693248, %r1309, %p458;
	mov.u32 	%r1311, 0;
	mov.b64 	%fd2122, {%r1311, %r1310};
	bra.uni 	BB34_394;

BB34_360:
	setp.gt.s32	%p421, %r242, -1;
	@%p421 bra 	BB34_363;

	cvt.rzi.f64.f64	%fd1339, %fd353;
	setp.neu.f64	%p422, %fd1339, %fd353;
	selp.f64	%fd2116, 0dFFF8000000000000, %fd2116, %p422;

BB34_363:
	mov.f64 	%fd360, %fd2116;
	add.f64 	%fd361, %fd353, %fd321;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1251}, %fd361;
	}
	and.b32  	%r1252, %r1251, 2146435072;
	setp.ne.s32	%p425, %r1252, 2146435072;
	mov.f64 	%fd2115, %fd360;
	@%p425 bra 	BB34_370;

	setp.gtu.f64	%p426, %fd354, 0d7FF0000000000000;
	mov.f64 	%fd2115, %fd361;
	@%p426 bra 	BB34_370;

	abs.f64 	%fd362, %fd353;
	setp.gtu.f64	%p427, %fd362, 0d7FF0000000000000;
	mov.f64 	%fd2114, %fd361;
	mov.f64 	%fd2115, %fd2114;
	@%p427 bra 	BB34_370;

	setp.eq.f64	%p428, %fd362, 0d7FF0000000000000;
	@%p428 bra 	BB34_369;
	bra.uni 	BB34_367;

BB34_369:
	setp.eq.f64	%p430, %fd321, 0dBFF0000000000000;
	setp.gt.f64	%p431, %fd354, 0d3FF0000000000000;
	selp.b32	%r1259, 2146435072, 0, %p431;
	xor.b32  	%r1260, %r1259, 2146435072;
	setp.lt.s32	%p432, %r241, 0;
	selp.b32	%r1261, %r1260, %r1259, %p432;
	selp.b32	%r1262, 1072693248, %r1261, %p430;
	mov.u32 	%r1263, 0;
	mov.b64 	%fd2115, {%r1263, %r1262};
	bra.uni 	BB34_370;

BB34_391:
	setp.neu.f64	%p457, %fd374, 0d7FF0000000000000;
	mov.f64 	%fd2122, %fd380;
	@%p457 bra 	BB34_394;

	shr.s32 	%r1301, %r249, 31;
	and.b32  	%r1302, %r1301, -2146435072;
	add.s32 	%r1303, %r1302, 2146435072;
	or.b32  	%r1304, %r1303, -2147483648;
	selp.b32	%r1305, %r1304, %r1303, %p14;
	mov.u32 	%r1306, 0;
	mov.b64 	%fd2122, {%r1306, %r1305};

BB34_394:
	setp.eq.f64	%p461, %fd373, 0d0000000000000000;
	setp.eq.f64	%p462, %fd321, 0d3FF0000000000000;
	or.pred  	%p463, %p462, %p461;
	selp.f64	%fd2125, 0d3FF0000000000000, %fd2122, %p463;
	bra.uni 	BB34_396;

BB34_367:
	setp.neu.f64	%p429, %fd354, 0d7FF0000000000000;
	mov.f64 	%fd2115, %fd360;
	@%p429 bra 	BB34_370;

	shr.s32 	%r1253, %r241, 31;
	and.b32  	%r1254, %r1253, -2146435072;
	add.s32 	%r1255, %r1254, 2146435072;
	or.b32  	%r1256, %r1255, -2147483648;
	selp.b32	%r1257, %r1256, %r1255, %p13;
	mov.u32 	%r1258, 0;
	mov.b64 	%fd2115, {%r1258, %r1257};

BB34_370:
	setp.eq.f64	%p433, %fd353, 0d0000000000000000;
	setp.eq.f64	%p434, %fd321, 0d3FF0000000000000;
	or.pred  	%p435, %p434, %p433;
	selp.f64	%fd2125, 0d3FF0000000000000, %fd2115, %p435;

BB34_396:
	rcp.rn.f64 	%fd1378, %fd2125;
	mul.f64 	%fd2101, %fd2101, %fd1378;
	fma.rn.f64 	%fd2099, %fd2110, %fd2101, %fd2099;
	mov.u16 	%rs44, 0;
	mov.u32 	%r2107, %r214;
	mov.u32 	%r2117, %r215;
	mov.u32 	%r2127, %r216;
	mov.u32 	%r2137, %r217;

BB34_397:
	mov.u32 	%r2136, %r2137;
	mov.u32 	%r2126, %r2127;
	mov.u32 	%r2116, %r2117;
	mov.u32 	%r2106, %r2107;
	mov.f64 	%fd2098, %fd2099;
	add.s32 	%r2099, %r2099, 1;
	setp.lt.s32	%p464, %r2099, %r528;
	mov.f64 	%fd2084, %fd2098;
	mov.f64 	%fd2097, %fd2084;
	mov.u32 	%r2108, %r2106;
	mov.u32 	%r2118, %r2116;
	mov.u32 	%r2128, %r2126;
	mov.u32 	%r2138, %r2136;
	@%p464 bra 	BB34_320;

BB34_398:
	mov.u32 	%r2139, %r2138;
	mov.u32 	%r2129, %r2128;
	mov.u32 	%r2119, %r2118;
	mov.u32 	%r2109, %r2108;
	mov.f64 	%fd393, %fd2097;
	sub.f64 	%fd2100, %fd770, %fd393;
	mov.f64 	%fd2145, %fd1259;
	mov.f64 	%fd2094, %fd1259;
	@%p29 bra 	BB34_458;

	div.rn.f64 	%fd1383, %fd2273, %fd771;
	add.f64 	%fd395, %fd1383, 0d3FF0000000000000;
	mov.f64 	%fd2095, 0d0000000000000000;
	mov.f64 	%fd2145, %fd2095;
	mov.u32 	%r2143, 0;

BB34_400:
	mov.f64 	%fd2079, %fd2095;
	mov.f64 	%fd2096, %fd2079;
	mul.wide.s32 	%rd73, %r2143, 56;
	add.s64 	%rd74, %rd48, %rd73;
	add.s64 	%rd25, %rd74, 12;
	ld.u32 	%r1313, [%rd74+12];
	setp.gt.s32	%p466, %r523, %r1313;
	@%p466 bra 	BB34_457;

	setp.eq.s32	%p467, %r518, 0;
	ld.v2.u32 	{%r1314, %r1315}, [%rd25+-4];
	ld.v2.u32 	{%r1316, %r1317}, [%rd25+-12];
	@%p467 bra 	BB34_403;
	bra.uni 	BB34_402;

BB34_403:
	setp.lt.s32	%p468, %r525, 30;
	setp.eq.s32	%p469, %r1317, 31;
	and.pred  	%p470, %p469, %p468;
	selp.b32	%r1318, 1, %r1317, %p470;
	selp.u32	%r1319, 1, 0, %p470;
	sub.s32 	%r1320, %r1314, %r526;
	sub.s32 	%r1321, %r1316, %r524;
	add.s32 	%r1322, %r1321, %r1319;
	mul.lo.s32 	%r1323, %r1322, 30;
	min.s32 	%r1325, %r868, %r1318;
	mad.lo.s32 	%r1326, %r1320, 360, %r1323;
	mov.u32 	%r1327, 0;
	max.s32 	%r1328, %r1327, %r106;
	add.s32 	%r1329, %r1326, %r1328;
	add.s32 	%r1330, %r1329, %r1325;
	add.s32 	%r2144, %r1330, -30;
	bra.uni 	BB34_404;

BB34_402:
	sub.s32 	%r2144, %r1315, %r527;

BB34_404:
	cvt.rn.f64.s32	%fd1384, %r2144;
	div.rn.f64 	%fd398, %fd1384, 0d4076800000000000;
	ld.f64 	%fd2134, [%rd25+36];
	setp.neu.f64	%p471, %fd2134, 0dBFF0000000000000;
	@%p471 bra 	BB34_430;

	setp.eq.s32	%p472, %r517, 0;
	ld.v2.u32 	{%r1331, %r1332}, [%rd25+12];
	ld.v2.u32 	{%r1333, %r1334}, [%rd25+4];
	ld.v2.u32 	{%r1335, %r1336}, [%rd25+28];
	ld.v2.u32 	{%r1337, %r1338}, [%rd25+20];
	@%p472 bra 	BB34_407;
	bra.uni 	BB34_406;

BB34_407:
	setp.lt.s32	%p473, %r1334, 30;
	setp.eq.s32	%p474, %r1338, 31;
	and.pred  	%p475, %p474, %p473;
	selp.b32	%r1339, 1, %r1338, %p475;
	selp.u32	%r1340, 1, 0, %p475;
	sub.s32 	%r1341, %r1335, %r1331;
	sub.s32 	%r1342, %r1337, %r1333;
	add.s32 	%r1343, %r1342, %r1340;
	mul.lo.s32 	%r1344, %r1343, 30;
	sub.s32 	%r1346, %r868, %r1334;
	mov.u32 	%r1347, 0;
	max.s32 	%r1348, %r1347, %r1346;
	min.s32 	%r1349, %r868, %r1339;
	mad.lo.s32 	%r1350, %r1341, 360, %r1344;
	add.s32 	%r1351, %r1350, %r1348;
	add.s32 	%r1352, %r1351, %r1349;
	add.s32 	%r2145, %r1352, -30;
	bra.uni 	BB34_408;

BB34_406:
	sub.s32 	%r2145, %r1336, %r1332;

BB34_408:
	cvt.rn.f64.s32	%fd1385, %r2145;
	div.rn.f64 	%fd400, %fd1385, 0d4076800000000000;
	setp.eq.s32	%p476, %r1, 0;
	@%p476 bra 	BB34_428;
	bra.uni 	BB34_409;

BB34_428:
	fma.rn.f64 	%fd2133, %fd1, %fd400, 0d3FF0000000000000;
	bra.uni 	BB34_429;

BB34_409:
	setp.eq.s32	%p477, %r1, 1;
	@%p477 bra 	BB34_414;
	bra.uni 	BB34_410;

BB34_414:
	mul.f64 	%fd405, %fd2, %fd400;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r282}, %fd405;
	}
	bfe.u32 	%r1365, %r282, 20, 11;
	add.s32 	%r1366, %r1365, -1012;
	mov.b64 	 %rd75, %fd405;
	shl.b64 	%rd26, %rd75, %r1366;
	setp.eq.s64	%p482, %rd26, -9223372036854775808;
	abs.f64 	%fd406, %fd155;
	// Callseq Start 95
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd406;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd405;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2132, [retval0+0];
	
	//{
	}// Callseq End 95
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r283}, %fd155;
	}
	setp.lt.s32	%p483, %r283, 0;
	and.pred  	%p15, %p483, %p482;
	@!%p15 bra 	BB34_416;
	bra.uni 	BB34_415;

BB34_415:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1367}, %fd2132;
	}
	xor.b32  	%r1368, %r1367, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1369, %temp}, %fd2132;
	}
	mov.b64 	%fd2132, {%r1369, %r1368};

BB34_416:
	mov.f64 	%fd2131, %fd2132;
	setp.eq.f64	%p484, %fd155, 0d0000000000000000;
	@%p484 bra 	BB34_419;
	bra.uni 	BB34_417;

BB34_419:
	selp.b32	%r1370, %r283, 0, %p482;
	or.b32  	%r1371, %r1370, 2146435072;
	setp.lt.s32	%p488, %r282, 0;
	selp.b32	%r1372, %r1371, %r1370, %p488;
	mov.u32 	%r1373, 0;
	mov.b64 	%fd2131, {%r1373, %r1372};
	bra.uni 	BB34_420;

BB34_410:
	mov.f64 	%fd2133, 0d0000000000000000;
	setp.ne.s32	%p478, %r1, 2;
	@%p478 bra 	BB34_429;

	mul.f64 	%fd401, %fd1, %fd400;
	mov.f64 	%fd1387, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1388, %fd401, %fd1387;
	mov.f64 	%fd1389, 0d4338000000000000;
	add.rn.f64 	%fd1390, %fd1388, %fd1389;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r279, %temp}, %fd1390;
	}
	mov.f64 	%fd1391, 0dC338000000000000;
	add.rn.f64 	%fd1392, %fd1390, %fd1391;
	mov.f64 	%fd1393, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1394, %fd1392, %fd1393, %fd401;
	mov.f64 	%fd1395, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1396, %fd1392, %fd1395, %fd1394;
	mov.f64 	%fd1397, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1398, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1399, %fd1398, %fd1396, %fd1397;
	mov.f64 	%fd1400, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1401, %fd1399, %fd1396, %fd1400;
	mov.f64 	%fd1402, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1403, %fd1401, %fd1396, %fd1402;
	mov.f64 	%fd1404, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1405, %fd1403, %fd1396, %fd1404;
	mov.f64 	%fd1406, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1407, %fd1405, %fd1396, %fd1406;
	mov.f64 	%fd1408, 0d3F81111111122322;
	fma.rn.f64 	%fd1409, %fd1407, %fd1396, %fd1408;
	mov.f64 	%fd1410, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1411, %fd1409, %fd1396, %fd1410;
	mov.f64 	%fd1412, 0d3FC5555555555511;
	fma.rn.f64 	%fd1413, %fd1411, %fd1396, %fd1412;
	mov.f64 	%fd1414, 0d3FE000000000000B;
	fma.rn.f64 	%fd1415, %fd1413, %fd1396, %fd1414;
	mov.f64 	%fd1416, 0d3FF0000000000000;
	fma.rn.f64 	%fd1417, %fd1415, %fd1396, %fd1416;
	fma.rn.f64 	%fd1418, %fd1417, %fd1396, %fd1416;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r280, %temp}, %fd1418;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r281}, %fd1418;
	}
	shl.b32 	%r1353, %r279, 20;
	add.s32 	%r1354, %r281, %r1353;
	mov.b64 	%fd2133, {%r280, %r1354};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1355}, %fd401;
	}
	mov.b32 	 %f43, %r1355;
	abs.f32 	%f15, %f43;
	setp.lt.f32	%p479, %f15, 0f4086232B;
	@%p479 bra 	BB34_429;

	setp.lt.f64	%p480, %fd401, 0d0000000000000000;
	add.f64 	%fd1419, %fd401, 0d7FF0000000000000;
	selp.f64	%fd2133, 0d0000000000000000, %fd1419, %p480;
	setp.geu.f32	%p481, %f15, 0f40874800;
	@%p481 bra 	BB34_429;

	shr.u32 	%r1356, %r279, 31;
	add.s32 	%r1357, %r279, %r1356;
	shr.s32 	%r1358, %r1357, 1;
	shl.b32 	%r1359, %r1358, 20;
	add.s32 	%r1360, %r1359, %r281;
	mov.b64 	%fd1420, {%r280, %r1360};
	sub.s32 	%r1361, %r279, %r1358;
	shl.b32 	%r1362, %r1361, 20;
	add.s32 	%r1363, %r1362, 1072693248;
	mov.u32 	%r1364, 0;
	mov.b64 	%fd1421, {%r1364, %r1363};
	mul.f64 	%fd2133, %fd1420, %fd1421;
	bra.uni 	BB34_429;

BB34_417:
	setp.gt.s32	%p485, %r283, -1;
	@%p485 bra 	BB34_420;

	cvt.rzi.f64.f64	%fd1422, %fd405;
	setp.neu.f64	%p486, %fd1422, %fd405;
	selp.f64	%fd2131, 0dFFF8000000000000, %fd2131, %p486;

BB34_420:
	mov.f64 	%fd412, %fd2131;
	add.f64 	%fd413, %fd405, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1374}, %fd413;
	}
	and.b32  	%r1375, %r1374, 2146435072;
	setp.ne.s32	%p489, %r1375, 2146435072;
	mov.f64 	%fd2130, %fd412;
	@%p489 bra 	BB34_427;

	setp.gtu.f64	%p490, %fd406, 0d7FF0000000000000;
	mov.f64 	%fd2130, %fd413;
	@%p490 bra 	BB34_427;

	abs.f64 	%fd414, %fd405;
	setp.gtu.f64	%p491, %fd414, 0d7FF0000000000000;
	mov.f64 	%fd2129, %fd413;
	mov.f64 	%fd2130, %fd2129;
	@%p491 bra 	BB34_427;

	setp.eq.f64	%p492, %fd414, 0d7FF0000000000000;
	@%p492 bra 	BB34_426;
	bra.uni 	BB34_424;

BB34_426:
	setp.eq.f64	%p494, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p495, %fd406, 0d3FF0000000000000;
	selp.b32	%r1382, 2146435072, 0, %p495;
	xor.b32  	%r1383, %r1382, 2146435072;
	setp.lt.s32	%p496, %r282, 0;
	selp.b32	%r1384, %r1383, %r1382, %p496;
	selp.b32	%r1385, 1072693248, %r1384, %p494;
	mov.u32 	%r1386, 0;
	mov.b64 	%fd2130, {%r1386, %r1385};
	bra.uni 	BB34_427;

BB34_424:
	setp.neu.f64	%p493, %fd406, 0d7FF0000000000000;
	mov.f64 	%fd2130, %fd412;
	@%p493 bra 	BB34_427;

	shr.s32 	%r1376, %r282, 31;
	and.b32  	%r1377, %r1376, -2146435072;
	add.s32 	%r1378, %r1377, 2146435072;
	or.b32  	%r1379, %r1378, -2147483648;
	selp.b32	%r1380, %r1379, %r1378, %p15;
	mov.u32 	%r1381, 0;
	mov.b64 	%fd2130, {%r1381, %r1380};

BB34_427:
	setp.eq.f64	%p497, %fd405, 0d0000000000000000;
	setp.eq.f64	%p498, %fd155, 0d3FF0000000000000;
	or.pred  	%p499, %p498, %p497;
	selp.f64	%fd2133, 0d3FF0000000000000, %fd2130, %p499;

BB34_429:
	add.f64 	%fd1423, %fd2133, 0dBFF0000000000000;
	mul.f64 	%fd2134, %fd1423, 0d4059000000000000;

BB34_430:
	setp.eq.s32	%p500, %r519, 0;
	@%p500 bra 	BB34_450;
	bra.uni 	BB34_431;

BB34_450:
	fma.rn.f64 	%fd2142, %fd2273, %fd398, 0d3FF0000000000000;
	bra.uni 	BB34_451;

BB34_431:
	setp.eq.s32	%p501, %r519, 1;
	@%p501 bra 	BB34_436;
	bra.uni 	BB34_432;

BB34_436:
	mul.f64 	%fd427, %fd398, %fd771;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r287}, %fd427;
	}
	bfe.u32 	%r1399, %r287, 20, 11;
	add.s32 	%r1400, %r1399, -1012;
	mov.b64 	 %rd76, %fd427;
	shl.b64 	%rd27, %rd76, %r1400;
	setp.eq.s64	%p506, %rd27, -9223372036854775808;
	abs.f64 	%fd428, %fd395;
	// Callseq Start 96
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd427;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2141, [retval0+0];
	
	//{
	}// Callseq End 96
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r288}, %fd395;
	}
	setp.lt.s32	%p507, %r288, 0;
	and.pred  	%p16, %p507, %p506;
	@!%p16 bra 	BB34_438;
	bra.uni 	BB34_437;

BB34_437:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1401}, %fd2141;
	}
	xor.b32  	%r1402, %r1401, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1403, %temp}, %fd2141;
	}
	mov.b64 	%fd2141, {%r1403, %r1402};

BB34_438:
	mov.f64 	%fd2140, %fd2141;
	setp.eq.f64	%p508, %fd395, 0d0000000000000000;
	@%p508 bra 	BB34_441;
	bra.uni 	BB34_439;

BB34_441:
	selp.b32	%r1404, %r288, 0, %p506;
	or.b32  	%r1405, %r1404, 2146435072;
	setp.lt.s32	%p512, %r287, 0;
	selp.b32	%r1406, %r1405, %r1404, %p512;
	mov.u32 	%r1407, 0;
	mov.b64 	%fd2140, {%r1407, %r1406};
	bra.uni 	BB34_442;

BB34_432:
	mov.f64 	%fd2142, 0d0000000000000000;
	setp.ne.s32	%p502, %r519, 2;
	@%p502 bra 	BB34_451;

	mul.f64 	%fd423, %fd2273, %fd398;
	mov.f64 	%fd1425, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1426, %fd423, %fd1425;
	mov.f64 	%fd1427, 0d4338000000000000;
	add.rn.f64 	%fd1428, %fd1426, %fd1427;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r284, %temp}, %fd1428;
	}
	mov.f64 	%fd1429, 0dC338000000000000;
	add.rn.f64 	%fd1430, %fd1428, %fd1429;
	mov.f64 	%fd1431, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1432, %fd1430, %fd1431, %fd423;
	mov.f64 	%fd1433, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1434, %fd1430, %fd1433, %fd1432;
	mov.f64 	%fd1435, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1436, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1437, %fd1436, %fd1434, %fd1435;
	mov.f64 	%fd1438, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1439, %fd1437, %fd1434, %fd1438;
	mov.f64 	%fd1440, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1441, %fd1439, %fd1434, %fd1440;
	mov.f64 	%fd1442, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1443, %fd1441, %fd1434, %fd1442;
	mov.f64 	%fd1444, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1445, %fd1443, %fd1434, %fd1444;
	mov.f64 	%fd1446, 0d3F81111111122322;
	fma.rn.f64 	%fd1447, %fd1445, %fd1434, %fd1446;
	mov.f64 	%fd1448, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1449, %fd1447, %fd1434, %fd1448;
	mov.f64 	%fd1450, 0d3FC5555555555511;
	fma.rn.f64 	%fd1451, %fd1449, %fd1434, %fd1450;
	mov.f64 	%fd1452, 0d3FE000000000000B;
	fma.rn.f64 	%fd1453, %fd1451, %fd1434, %fd1452;
	mov.f64 	%fd1454, 0d3FF0000000000000;
	fma.rn.f64 	%fd1455, %fd1453, %fd1434, %fd1454;
	fma.rn.f64 	%fd1456, %fd1455, %fd1434, %fd1454;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r285, %temp}, %fd1456;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r286}, %fd1456;
	}
	shl.b32 	%r1387, %r284, 20;
	add.s32 	%r1388, %r286, %r1387;
	mov.b64 	%fd2142, {%r285, %r1388};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1389}, %fd423;
	}
	mov.b32 	 %f44, %r1389;
	abs.f32 	%f16, %f44;
	setp.lt.f32	%p503, %f16, 0f4086232B;
	@%p503 bra 	BB34_451;

	setp.lt.f64	%p504, %fd423, 0d0000000000000000;
	add.f64 	%fd1457, %fd423, 0d7FF0000000000000;
	selp.f64	%fd2142, 0d0000000000000000, %fd1457, %p504;
	setp.geu.f32	%p505, %f16, 0f40874800;
	@%p505 bra 	BB34_451;

	shr.u32 	%r1390, %r284, 31;
	add.s32 	%r1391, %r284, %r1390;
	shr.s32 	%r1392, %r1391, 1;
	shl.b32 	%r1393, %r1392, 20;
	add.s32 	%r1394, %r1393, %r286;
	mov.b64 	%fd1458, {%r285, %r1394};
	sub.s32 	%r1395, %r284, %r1392;
	shl.b32 	%r1396, %r1395, 20;
	add.s32 	%r1397, %r1396, 1072693248;
	mov.u32 	%r1398, 0;
	mov.b64 	%fd1459, {%r1398, %r1397};
	mul.f64 	%fd2142, %fd1458, %fd1459;
	bra.uni 	BB34_451;

BB34_439:
	setp.gt.s32	%p509, %r288, -1;
	@%p509 bra 	BB34_442;

	cvt.rzi.f64.f64	%fd1460, %fd427;
	setp.neu.f64	%p510, %fd1460, %fd427;
	selp.f64	%fd2140, 0dFFF8000000000000, %fd2140, %p510;

BB34_442:
	mov.f64 	%fd434, %fd2140;
	add.f64 	%fd435, %fd427, %fd395;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1408}, %fd435;
	}
	and.b32  	%r1409, %r1408, 2146435072;
	setp.ne.s32	%p513, %r1409, 2146435072;
	mov.f64 	%fd2139, %fd434;
	@%p513 bra 	BB34_449;

	setp.gtu.f64	%p514, %fd428, 0d7FF0000000000000;
	mov.f64 	%fd2139, %fd435;
	@%p514 bra 	BB34_449;

	abs.f64 	%fd436, %fd427;
	setp.gtu.f64	%p515, %fd436, 0d7FF0000000000000;
	mov.f64 	%fd2138, %fd435;
	mov.f64 	%fd2139, %fd2138;
	@%p515 bra 	BB34_449;

	setp.eq.f64	%p516, %fd436, 0d7FF0000000000000;
	@%p516 bra 	BB34_448;
	bra.uni 	BB34_446;

BB34_448:
	setp.eq.f64	%p518, %fd395, 0dBFF0000000000000;
	setp.gt.f64	%p519, %fd428, 0d3FF0000000000000;
	selp.b32	%r1416, 2146435072, 0, %p519;
	xor.b32  	%r1417, %r1416, 2146435072;
	setp.lt.s32	%p520, %r287, 0;
	selp.b32	%r1418, %r1417, %r1416, %p520;
	selp.b32	%r1419, 1072693248, %r1418, %p518;
	mov.u32 	%r1420, 0;
	mov.b64 	%fd2139, {%r1420, %r1419};
	bra.uni 	BB34_449;

BB34_446:
	setp.neu.f64	%p517, %fd428, 0d7FF0000000000000;
	mov.f64 	%fd2139, %fd434;
	@%p517 bra 	BB34_449;

	shr.s32 	%r1410, %r287, 31;
	and.b32  	%r1411, %r1410, -2146435072;
	add.s32 	%r1412, %r1411, 2146435072;
	or.b32  	%r1413, %r1412, -2147483648;
	selp.b32	%r1414, %r1413, %r1412, %p16;
	mov.u32 	%r1415, 0;
	mov.b64 	%fd2139, {%r1415, %r1414};

BB34_449:
	setp.eq.f64	%p521, %fd427, 0d0000000000000000;
	setp.eq.f64	%p522, %fd395, 0d3FF0000000000000;
	or.pred  	%p523, %p522, %p521;
	selp.f64	%fd2142, 0d3FF0000000000000, %fd2139, %p523;

BB34_451:
	rcp.rn.f64 	%fd443, %fd2142;
	mul.f64 	%fd444, %fd2134, %fd443;
	mul.f64 	%fd1461, %fd443, %fd444;
	mul.f64 	%fd2144, %fd398, %fd1461;
	sub.f64 	%fd1462, %fd2145, %fd2144;
	selp.f64	%fd2143, %fd1462, %fd2145, %p500;
	setp.ne.s32	%p525, %r519, 1;
	@%p525 bra 	BB34_453;

	mul.f64 	%fd1463, %fd398, %fd2134;
	mul.f64 	%fd1464, %fd1463, %fd443;
	div.rn.f64 	%fd1465, %fd1464, %fd395;
	sub.f64 	%fd2143, %fd2143, %fd1465;

BB34_453:
	add.f64 	%fd2096, %fd2096, %fd444;
	mul.f64 	%fd1466, %fd398, %fd444;
	sub.f64 	%fd1467, %fd2143, %fd1466;
	setp.eq.s32	%p526, %r519, 2;
	selp.f64	%fd2145, %fd1467, %fd2143, %p526;
	setp.ne.s32	%p527, %r519, 3;
	@%p527 bra 	BB34_457;

	setp.le.f64	%p528, %fd398, %fd306;
	@%p528 bra 	BB34_456;

	mul.f64 	%fd1468, %fd398, %fd2134;
	mul.f64 	%fd1469, %fd1468, %fd443;
	div.rn.f64 	%fd2144, %fd1469, %fd395;

BB34_456:
	sub.f64 	%fd2145, %fd2145, %fd2144;

BB34_457:
	mov.f64 	%fd2095, %fd2096;
	add.s32 	%r2143, %r2143, 1;
	setp.lt.s32	%p529, %r2143, %r528;
	mov.f64 	%fd2094, %fd2095;
	@%p529 bra 	BB34_400;

BB34_458:
	setp.eq.f64	%p530, %fd2094, 0d0000000000000000;
	mov.f64 	%fd2086, %fd1259;
	@%p530 bra 	BB34_460;

	neg.f64 	%fd1471, %fd2145;
	div.rn.f64 	%fd2086, %fd1471, %fd2094;

BB34_460:
	mov.f64 	%fd2085, %fd2086;
	setp.lt.f64	%p531, %fd2100, 0d0000000000000000;
	selp.f64	%fd2058, %fd2058, %fd2273, %p531;
	selp.f64	%fd2057, %fd2273, %fd2057, %p531;
	setp.lt.s32	%p532, %r2424, %r529;
	mov.f64 	%fd2269, %fd2273;
	@%p532 bra 	BB34_313;

BB34_792:
	st.param.f64	[func_retval0+0], %fd2269;
	ret;
}

	// .globl	_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi(
	.param .align 8 .b8 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_0[72],
	.param .align 8 .b8 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1[64],
	.param .b64 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_2,
	.param .b64 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_3,
	.param .b64 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_4,
	.param .align 8 .b8 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_5[40],
	.param .b32 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_6
)
{
	.reg .pred 	%p<894>;
	.reg .b16 	%rs<62>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<2429>;
	.reg .f64 	%fd<2288>;
	.reg .b64 	%rd<97>;


	ld.param.u32 	%r516, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_0+40];
	ld.param.u32 	%r527, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+56];
	ld.param.u32 	%r526, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+52];
	ld.param.u32 	%r3, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+48];
	ld.param.u32 	%r524, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+44];
	ld.param.u32 	%r523, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+40];
	ld.param.f64 	%fd1, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+16];
	ld.param.u32 	%r2, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+12];
	ld.param.u32 	%r1, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+8];
	ld.param.f64 	%fd776, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1];
	ld.param.f64 	%fd2278, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_3];
	ld.param.u32 	%r531, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_5+36];
	ld.param.u32 	%r4, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_5+24];
	ld.param.f64 	%fd3, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_5+16];
	ld.param.f64 	%fd2, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_5+8];
	ld.param.u64 	%rd48, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_5];
	ld.param.u32 	%r532, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_6];
	mov.f64 	%fd1993, 0d0000000000000000;
	setp.lt.s32	%p29, %r532, 1;
	@%p29 bra 	BB35_80;

	div.rn.f64 	%fd786, %fd2, %fd3;
	add.f64 	%fd4, %fd786, 0d3FF0000000000000;
	div.rn.f64 	%fd787, %fd2278, %fd1;
	add.f64 	%fd5, %fd787, 0d3FF0000000000000;
	mov.f64 	%fd1993, 0d0000000000000000;
	mov.f64 	%fd1968, 0d3FF0000000000000;
	mov.u16 	%rs54, 1;
	mov.u32 	%r2062, 0;

BB35_2:
	mul.wide.s32 	%rd49, %r2062, 56;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd1, %rd50, 12;
	ld.u32 	%r542, [%rd50+12];
	setp.gt.s32	%p30, %r523, %r542;
	@%p30 bra 	BB35_79;

	ld.v2.u32 	{%r543, %r544}, [%rd1+-4];
	ld.v2.u32 	{%r545, %r546}, [%rd1+-12];
	ld.f64 	%fd1977, [%rd1+36];
	setp.neu.f64	%p31, %fd1977, 0dBFF0000000000000;
	@%p31 bra 	BB35_29;

	setp.eq.s32	%p32, %r531, 0;
	ld.v2.u32 	{%r547, %r548}, [%rd1+12];
	ld.v2.u32 	{%r549, %r550}, [%rd1+4];
	ld.v2.u32 	{%r551, %r552}, [%rd1+28];
	ld.v2.u32 	{%r553, %r554}, [%rd1+20];
	@%p32 bra 	BB35_6;
	bra.uni 	BB35_5;

BB35_6:
	setp.lt.s32	%p33, %r550, 30;
	setp.eq.s32	%p34, %r554, 31;
	and.pred  	%p35, %p34, %p33;
	selp.b32	%r555, 1, %r554, %p35;
	selp.u32	%r556, 1, 0, %p35;
	sub.s32 	%r557, %r551, %r547;
	sub.s32 	%r558, %r553, %r549;
	add.s32 	%r559, %r558, %r556;
	mul.lo.s32 	%r560, %r559, 30;
	mov.u32 	%r561, 30;
	sub.s32 	%r562, %r561, %r550;
	mov.u32 	%r563, 0;
	max.s32 	%r564, %r563, %r562;
	min.s32 	%r565, %r561, %r555;
	mad.lo.s32 	%r566, %r557, 360, %r560;
	add.s32 	%r567, %r566, %r564;
	add.s32 	%r568, %r567, %r565;
	add.s32 	%r2067, %r568, -30;
	bra.uni 	BB35_7;

BB35_5:
	sub.s32 	%r2067, %r552, %r548;

BB35_7:
	cvt.rn.f64.s32	%fd788, %r2067;
	div.rn.f64 	%fd9, %fd788, 0d4076800000000000;
	setp.eq.s32	%p36, %r4, 0;
	@%p36 bra 	BB35_27;
	bra.uni 	BB35_8;

BB35_27:
	fma.rn.f64 	%fd1976, %fd2, %fd9, 0d3FF0000000000000;
	bra.uni 	BB35_28;

BB35_8:
	setp.eq.s32	%p37, %r4, 1;
	@%p37 bra 	BB35_13;
	bra.uni 	BB35_9;

BB35_13:
	mul.f64 	%fd14, %fd3, %fd9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd14;
	}
	bfe.u32 	%r581, %r28, 20, 11;
	add.s32 	%r582, %r581, -1012;
	mov.b64 	 %rd51, %fd14;
	shl.b64 	%rd2, %rd51, %r582;
	setp.eq.s64	%p42, %rd2, -9223372036854775808;
	abs.f64 	%fd15, %fd4;
	// Callseq Start 109
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd15;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd14;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1975, [retval0+0];
	
	//{
	}// Callseq End 109
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd4;
	}
	setp.lt.s32	%p43, %r29, 0;
	and.pred  	%p1, %p43, %p42;
	@!%p1 bra 	BB35_15;
	bra.uni 	BB35_14;

BB35_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r583}, %fd1975;
	}
	xor.b32  	%r584, %r583, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r585, %temp}, %fd1975;
	}
	mov.b64 	%fd1975, {%r585, %r584};

BB35_15:
	mov.f64 	%fd1974, %fd1975;
	setp.eq.f64	%p44, %fd4, 0d0000000000000000;
	@%p44 bra 	BB35_18;
	bra.uni 	BB35_16;

BB35_18:
	selp.b32	%r586, %r29, 0, %p42;
	or.b32  	%r587, %r586, 2146435072;
	setp.lt.s32	%p48, %r28, 0;
	selp.b32	%r588, %r587, %r586, %p48;
	mov.u32 	%r589, 0;
	mov.b64 	%fd1974, {%r589, %r588};
	bra.uni 	BB35_19;

BB35_9:
	mov.f64 	%fd1976, 0d0000000000000000;
	setp.ne.s32	%p38, %r4, 2;
	@%p38 bra 	BB35_28;

	mul.f64 	%fd10, %fd2, %fd9;
	mov.f64 	%fd790, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd791, %fd10, %fd790;
	mov.f64 	%fd792, 0d4338000000000000;
	add.rn.f64 	%fd793, %fd791, %fd792;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd793;
	}
	mov.f64 	%fd794, 0dC338000000000000;
	add.rn.f64 	%fd795, %fd793, %fd794;
	mov.f64 	%fd796, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd797, %fd795, %fd796, %fd10;
	mov.f64 	%fd798, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd799, %fd795, %fd798, %fd797;
	mov.f64 	%fd800, 0d3E928AF3FCA213EA;
	mov.f64 	%fd801, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd802, %fd801, %fd799, %fd800;
	mov.f64 	%fd803, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd804, %fd802, %fd799, %fd803;
	mov.f64 	%fd805, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd806, %fd804, %fd799, %fd805;
	mov.f64 	%fd807, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd808, %fd806, %fd799, %fd807;
	mov.f64 	%fd809, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd810, %fd808, %fd799, %fd809;
	mov.f64 	%fd811, 0d3F81111111122322;
	fma.rn.f64 	%fd812, %fd810, %fd799, %fd811;
	mov.f64 	%fd813, 0d3FA55555555502A1;
	fma.rn.f64 	%fd814, %fd812, %fd799, %fd813;
	mov.f64 	%fd815, 0d3FC5555555555511;
	fma.rn.f64 	%fd816, %fd814, %fd799, %fd815;
	mov.f64 	%fd817, 0d3FE000000000000B;
	fma.rn.f64 	%fd818, %fd816, %fd799, %fd817;
	mov.f64 	%fd819, 0d3FF0000000000000;
	fma.rn.f64 	%fd820, %fd818, %fd799, %fd819;
	fma.rn.f64 	%fd821, %fd820, %fd799, %fd819;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd821;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd821;
	}
	shl.b32 	%r569, %r25, 20;
	add.s32 	%r570, %r27, %r569;
	mov.b64 	%fd1976, {%r26, %r570};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r571}, %fd10;
	}
	mov.b32 	 %f29, %r571;
	abs.f32 	%f1, %f29;
	setp.lt.f32	%p39, %f1, 0f4086232B;
	@%p39 bra 	BB35_28;

	setp.lt.f64	%p40, %fd10, 0d0000000000000000;
	add.f64 	%fd822, %fd10, 0d7FF0000000000000;
	selp.f64	%fd1976, 0d0000000000000000, %fd822, %p40;
	setp.geu.f32	%p41, %f1, 0f40874800;
	@%p41 bra 	BB35_28;

	shr.u32 	%r572, %r25, 31;
	add.s32 	%r573, %r25, %r572;
	shr.s32 	%r574, %r573, 1;
	shl.b32 	%r575, %r574, 20;
	add.s32 	%r576, %r575, %r27;
	mov.b64 	%fd823, {%r26, %r576};
	sub.s32 	%r577, %r25, %r574;
	shl.b32 	%r578, %r577, 20;
	add.s32 	%r579, %r578, 1072693248;
	mov.u32 	%r580, 0;
	mov.b64 	%fd824, {%r580, %r579};
	mul.f64 	%fd1976, %fd823, %fd824;
	bra.uni 	BB35_28;

BB35_16:
	setp.gt.s32	%p45, %r29, -1;
	@%p45 bra 	BB35_19;

	cvt.rzi.f64.f64	%fd825, %fd14;
	setp.neu.f64	%p46, %fd825, %fd14;
	selp.f64	%fd1974, 0dFFF8000000000000, %fd1974, %p46;

BB35_19:
	mov.f64 	%fd21, %fd1974;
	add.f64 	%fd22, %fd14, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r590}, %fd22;
	}
	and.b32  	%r591, %r590, 2146435072;
	setp.ne.s32	%p49, %r591, 2146435072;
	mov.f64 	%fd1973, %fd21;
	@%p49 bra 	BB35_26;

	setp.gtu.f64	%p50, %fd15, 0d7FF0000000000000;
	mov.f64 	%fd1973, %fd22;
	@%p50 bra 	BB35_26;

	abs.f64 	%fd23, %fd14;
	setp.gtu.f64	%p51, %fd23, 0d7FF0000000000000;
	mov.f64 	%fd1972, %fd22;
	mov.f64 	%fd1973, %fd1972;
	@%p51 bra 	BB35_26;

	setp.eq.f64	%p52, %fd23, 0d7FF0000000000000;
	@%p52 bra 	BB35_25;
	bra.uni 	BB35_23;

BB35_25:
	setp.eq.f64	%p54, %fd4, 0dBFF0000000000000;
	setp.gt.f64	%p55, %fd15, 0d3FF0000000000000;
	selp.b32	%r598, 2146435072, 0, %p55;
	xor.b32  	%r599, %r598, 2146435072;
	setp.lt.s32	%p56, %r28, 0;
	selp.b32	%r600, %r599, %r598, %p56;
	selp.b32	%r601, 1072693248, %r600, %p54;
	mov.u32 	%r602, 0;
	mov.b64 	%fd1973, {%r602, %r601};
	bra.uni 	BB35_26;

BB35_23:
	setp.neu.f64	%p53, %fd15, 0d7FF0000000000000;
	mov.f64 	%fd1973, %fd21;
	@%p53 bra 	BB35_26;

	shr.s32 	%r592, %r28, 31;
	and.b32  	%r593, %r592, -2146435072;
	add.s32 	%r594, %r593, 2146435072;
	or.b32  	%r595, %r594, -2147483648;
	selp.b32	%r596, %r595, %r594, %p1;
	mov.u32 	%r597, 0;
	mov.b64 	%fd1973, {%r597, %r596};

BB35_26:
	setp.eq.f64	%p57, %fd14, 0d0000000000000000;
	setp.eq.f64	%p58, %fd4, 0d3FF0000000000000;
	or.pred  	%p59, %p58, %p57;
	selp.f64	%fd1976, 0d3FF0000000000000, %fd1973, %p59;

BB35_28:
	add.f64 	%fd826, %fd1976, 0dBFF0000000000000;
	mul.f64 	%fd1977, %fd826, 0d4059000000000000;

BB35_29:
	and.b16  	%rs31, %rs54, 255;
	setp.eq.s16	%p60, %rs31, 0;
	@%p60 bra 	BB35_54;
	bra.uni 	BB35_30;

BB35_54:
	setp.eq.s32	%p89, %r1, 0;
	@%p89 bra 	BB35_56;
	bra.uni 	BB35_55;

BB35_56:
	setp.lt.s32	%p90, %r2064, 30;
	setp.eq.s32	%p91, %r546, 31;
	and.pred  	%p92, %p91, %p90;
	selp.b32	%r651, 1, %r546, %p92;
	selp.u32	%r652, 1, 0, %p92;
	sub.s32 	%r653, %r543, %r2065;
	sub.s32 	%r654, %r545, %r2063;
	add.s32 	%r655, %r654, %r652;
	mul.lo.s32 	%r656, %r655, 30;
	mov.u32 	%r657, 30;
	sub.s32 	%r658, %r657, %r2064;
	mov.u32 	%r659, 0;
	max.s32 	%r660, %r659, %r658;
	min.s32 	%r661, %r657, %r651;
	mad.lo.s32 	%r662, %r653, 360, %r656;
	add.s32 	%r663, %r662, %r660;
	add.s32 	%r664, %r663, %r661;
	add.s32 	%r2069, %r664, -30;
	bra.uni 	BB35_57;

BB35_30:
	setp.eq.s32	%p61, %r1, 0;
	@%p61 bra 	BB35_32;
	bra.uni 	BB35_31;

BB35_32:
	setp.lt.s32	%p62, %r3, 30;
	setp.eq.s32	%p63, %r546, 31;
	and.pred  	%p64, %p63, %p62;
	selp.b32	%r603, 1, %r546, %p64;
	selp.u32	%r604, 1, 0, %p64;
	sub.s32 	%r605, %r543, %r526;
	sub.s32 	%r606, %r545, %r524;
	add.s32 	%r607, %r606, %r604;
	mul.lo.s32 	%r608, %r607, 30;
	mov.u32 	%r609, 30;
	sub.s32 	%r610, %r609, %r3;
	mov.u32 	%r611, 0;
	max.s32 	%r612, %r611, %r610;
	min.s32 	%r613, %r609, %r603;
	mad.lo.s32 	%r614, %r605, 360, %r608;
	add.s32 	%r615, %r614, %r612;
	add.s32 	%r616, %r615, %r613;
	add.s32 	%r2068, %r616, -30;
	bra.uni 	BB35_33;

BB35_55:
	sub.s32 	%r2069, %r544, %r2066;

BB35_57:
	cvt.rn.f64.s32	%fd865, %r2069;
	div.rn.f64 	%fd52, %fd865, 0d4076800000000000;
	setp.eq.s32	%p93, %r2, 0;
	@%p93 bra 	BB35_77;
	bra.uni 	BB35_58;

BB35_77:
	fma.rn.f64 	%fd1992, %fd52, %fd2278, 0d3FF0000000000000;
	bra.uni 	BB35_78;

BB35_31:
	sub.s32 	%r2068, %r544, %r527;

BB35_33:
	cvt.rn.f64.s32	%fd827, %r2068;
	div.rn.f64 	%fd32, %fd827, 0d4076800000000000;
	setp.eq.s32	%p65, %r2, 0;
	@%p65 bra 	BB35_53;
	bra.uni 	BB35_34;

BB35_53:
	fma.rn.f64 	%fd1992, %fd32, %fd2278, 0d3FF0000000000000;
	bra.uni 	BB35_78;

BB35_58:
	setp.eq.s32	%p94, %r2, 1;
	@%p94 bra 	BB35_63;
	bra.uni 	BB35_59;

BB35_63:
	mul.f64 	%fd57, %fd1, %fd52;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd57;
	}
	bfe.u32 	%r677, %r45, 20, 11;
	add.s32 	%r678, %r677, -1012;
	mov.b64 	 %rd53, %fd57;
	shl.b64 	%rd4, %rd53, %r678;
	setp.eq.s64	%p99, %rd4, -9223372036854775808;
	abs.f64 	%fd58, %fd5;
	// Callseq Start 111
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd58;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd57;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1991, [retval0+0];
	
	//{
	}// Callseq End 111
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd5;
	}
	setp.lt.s32	%p100, %r46, 0;
	and.pred  	%p3, %p100, %p99;
	@!%p3 bra 	BB35_65;
	bra.uni 	BB35_64;

BB35_64:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r679}, %fd1991;
	}
	xor.b32  	%r680, %r679, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r681, %temp}, %fd1991;
	}
	mov.b64 	%fd1991, {%r681, %r680};

BB35_65:
	mov.f64 	%fd1990, %fd1991;
	setp.eq.f64	%p101, %fd5, 0d0000000000000000;
	@%p101 bra 	BB35_68;
	bra.uni 	BB35_66;

BB35_68:
	selp.b32	%r682, %r46, 0, %p99;
	or.b32  	%r683, %r682, 2146435072;
	setp.lt.s32	%p105, %r45, 0;
	selp.b32	%r684, %r683, %r682, %p105;
	mov.u32 	%r685, 0;
	mov.b64 	%fd1990, {%r685, %r684};
	bra.uni 	BB35_69;

BB35_34:
	setp.eq.s32	%p66, %r2, 1;
	@%p66 bra 	BB35_39;
	bra.uni 	BB35_35;

BB35_39:
	mul.f64 	%fd37, %fd1, %fd32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r37}, %fd37;
	}
	bfe.u32 	%r629, %r37, 20, 11;
	add.s32 	%r630, %r629, -1012;
	mov.b64 	 %rd52, %fd37;
	shl.b64 	%rd3, %rd52, %r630;
	setp.eq.s64	%p71, %rd3, -9223372036854775808;
	abs.f64 	%fd38, %fd5;
	// Callseq Start 110
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd38;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1984, [retval0+0];
	
	//{
	}// Callseq End 110
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd5;
	}
	setp.lt.s32	%p72, %r38, 0;
	and.pred  	%p2, %p72, %p71;
	@!%p2 bra 	BB35_41;
	bra.uni 	BB35_40;

BB35_40:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r631}, %fd1984;
	}
	xor.b32  	%r632, %r631, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r633, %temp}, %fd1984;
	}
	mov.b64 	%fd1984, {%r633, %r632};

BB35_41:
	mov.f64 	%fd1983, %fd1984;
	setp.eq.f64	%p73, %fd5, 0d0000000000000000;
	@%p73 bra 	BB35_44;
	bra.uni 	BB35_42;

BB35_44:
	selp.b32	%r634, %r38, 0, %p71;
	or.b32  	%r635, %r634, 2146435072;
	setp.lt.s32	%p77, %r37, 0;
	selp.b32	%r636, %r635, %r634, %p77;
	mov.u32 	%r637, 0;
	mov.b64 	%fd1983, {%r637, %r636};
	bra.uni 	BB35_45;

BB35_59:
	mov.f64 	%fd1992, 0d0000000000000000;
	setp.ne.s32	%p95, %r2, 2;
	@%p95 bra 	BB35_78;

	mul.f64 	%fd53, %fd52, %fd2278;
	mov.f64 	%fd867, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd868, %fd53, %fd867;
	mov.f64 	%fd869, 0d4338000000000000;
	add.rn.f64 	%fd870, %fd868, %fd869;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r42, %temp}, %fd870;
	}
	mov.f64 	%fd871, 0dC338000000000000;
	add.rn.f64 	%fd872, %fd870, %fd871;
	mov.f64 	%fd873, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd874, %fd872, %fd873, %fd53;
	mov.f64 	%fd875, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd876, %fd872, %fd875, %fd874;
	mov.f64 	%fd877, 0d3E928AF3FCA213EA;
	mov.f64 	%fd878, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd879, %fd878, %fd876, %fd877;
	mov.f64 	%fd880, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd881, %fd879, %fd876, %fd880;
	mov.f64 	%fd882, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd883, %fd881, %fd876, %fd882;
	mov.f64 	%fd884, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd885, %fd883, %fd876, %fd884;
	mov.f64 	%fd886, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd887, %fd885, %fd876, %fd886;
	mov.f64 	%fd888, 0d3F81111111122322;
	fma.rn.f64 	%fd889, %fd887, %fd876, %fd888;
	mov.f64 	%fd890, 0d3FA55555555502A1;
	fma.rn.f64 	%fd891, %fd889, %fd876, %fd890;
	mov.f64 	%fd892, 0d3FC5555555555511;
	fma.rn.f64 	%fd893, %fd891, %fd876, %fd892;
	mov.f64 	%fd894, 0d3FE000000000000B;
	fma.rn.f64 	%fd895, %fd893, %fd876, %fd894;
	mov.f64 	%fd896, 0d3FF0000000000000;
	fma.rn.f64 	%fd897, %fd895, %fd876, %fd896;
	fma.rn.f64 	%fd898, %fd897, %fd876, %fd896;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd898;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd898;
	}
	shl.b32 	%r665, %r42, 20;
	add.s32 	%r666, %r44, %r665;
	mov.b64 	%fd1992, {%r43, %r666};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r667}, %fd53;
	}
	mov.b32 	 %f31, %r667;
	abs.f32 	%f3, %f31;
	setp.lt.f32	%p96, %f3, 0f4086232B;
	@%p96 bra 	BB35_78;

	setp.lt.f64	%p97, %fd53, 0d0000000000000000;
	add.f64 	%fd899, %fd53, 0d7FF0000000000000;
	selp.f64	%fd1992, 0d0000000000000000, %fd899, %p97;
	setp.geu.f32	%p98, %f3, 0f40874800;
	@%p98 bra 	BB35_78;

	shr.u32 	%r668, %r42, 31;
	add.s32 	%r669, %r42, %r668;
	shr.s32 	%r670, %r669, 1;
	shl.b32 	%r671, %r670, 20;
	add.s32 	%r672, %r671, %r44;
	mov.b64 	%fd900, {%r43, %r672};
	sub.s32 	%r673, %r42, %r670;
	shl.b32 	%r674, %r673, 20;
	add.s32 	%r675, %r674, 1072693248;
	mov.u32 	%r676, 0;
	mov.b64 	%fd901, {%r676, %r675};
	mul.f64 	%fd1992, %fd900, %fd901;
	bra.uni 	BB35_78;

BB35_35:
	mov.f64 	%fd1992, 0d0000000000000000;
	setp.ne.s32	%p67, %r2, 2;
	@%p67 bra 	BB35_78;

	mul.f64 	%fd33, %fd32, %fd2278;
	mov.f64 	%fd829, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd830, %fd33, %fd829;
	mov.f64 	%fd831, 0d4338000000000000;
	add.rn.f64 	%fd832, %fd830, %fd831;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r34, %temp}, %fd832;
	}
	mov.f64 	%fd833, 0dC338000000000000;
	add.rn.f64 	%fd834, %fd832, %fd833;
	mov.f64 	%fd835, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd836, %fd834, %fd835, %fd33;
	mov.f64 	%fd837, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd838, %fd834, %fd837, %fd836;
	mov.f64 	%fd839, 0d3E928AF3FCA213EA;
	mov.f64 	%fd840, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd841, %fd840, %fd838, %fd839;
	mov.f64 	%fd842, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd843, %fd841, %fd838, %fd842;
	mov.f64 	%fd844, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd845, %fd843, %fd838, %fd844;
	mov.f64 	%fd846, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd847, %fd845, %fd838, %fd846;
	mov.f64 	%fd848, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd849, %fd847, %fd838, %fd848;
	mov.f64 	%fd850, 0d3F81111111122322;
	fma.rn.f64 	%fd851, %fd849, %fd838, %fd850;
	mov.f64 	%fd852, 0d3FA55555555502A1;
	fma.rn.f64 	%fd853, %fd851, %fd838, %fd852;
	mov.f64 	%fd854, 0d3FC5555555555511;
	fma.rn.f64 	%fd855, %fd853, %fd838, %fd854;
	mov.f64 	%fd856, 0d3FE000000000000B;
	fma.rn.f64 	%fd857, %fd855, %fd838, %fd856;
	mov.f64 	%fd858, 0d3FF0000000000000;
	fma.rn.f64 	%fd859, %fd857, %fd838, %fd858;
	fma.rn.f64 	%fd860, %fd859, %fd838, %fd858;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r35, %temp}, %fd860;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd860;
	}
	shl.b32 	%r617, %r34, 20;
	add.s32 	%r618, %r36, %r617;
	mov.b64 	%fd1992, {%r35, %r618};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r619}, %fd33;
	}
	mov.b32 	 %f30, %r619;
	abs.f32 	%f2, %f30;
	setp.lt.f32	%p68, %f2, 0f4086232B;
	@%p68 bra 	BB35_78;

	setp.lt.f64	%p69, %fd33, 0d0000000000000000;
	add.f64 	%fd861, %fd33, 0d7FF0000000000000;
	selp.f64	%fd1992, 0d0000000000000000, %fd861, %p69;
	setp.geu.f32	%p70, %f2, 0f40874800;
	@%p70 bra 	BB35_78;

	shr.u32 	%r620, %r34, 31;
	add.s32 	%r621, %r34, %r620;
	shr.s32 	%r622, %r621, 1;
	shl.b32 	%r623, %r622, 20;
	add.s32 	%r624, %r623, %r36;
	mov.b64 	%fd862, {%r35, %r624};
	sub.s32 	%r625, %r34, %r622;
	shl.b32 	%r626, %r625, 20;
	add.s32 	%r627, %r626, 1072693248;
	mov.u32 	%r628, 0;
	mov.b64 	%fd863, {%r628, %r627};
	mul.f64 	%fd1992, %fd862, %fd863;
	bra.uni 	BB35_78;

BB35_66:
	setp.gt.s32	%p102, %r46, -1;
	@%p102 bra 	BB35_69;

	cvt.rzi.f64.f64	%fd902, %fd57;
	setp.neu.f64	%p103, %fd902, %fd57;
	selp.f64	%fd1990, 0dFFF8000000000000, %fd1990, %p103;

BB35_69:
	mov.f64 	%fd64, %fd1990;
	add.f64 	%fd65, %fd57, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r686}, %fd65;
	}
	and.b32  	%r687, %r686, 2146435072;
	setp.ne.s32	%p106, %r687, 2146435072;
	mov.f64 	%fd1989, %fd64;
	@%p106 bra 	BB35_76;

	setp.gtu.f64	%p107, %fd58, 0d7FF0000000000000;
	mov.f64 	%fd1989, %fd65;
	@%p107 bra 	BB35_76;

	abs.f64 	%fd66, %fd57;
	setp.gtu.f64	%p108, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd1988, %fd65;
	mov.f64 	%fd1989, %fd1988;
	@%p108 bra 	BB35_76;

	setp.eq.f64	%p109, %fd66, 0d7FF0000000000000;
	@%p109 bra 	BB35_75;
	bra.uni 	BB35_73;

BB35_75:
	setp.eq.f64	%p111, %fd5, 0dBFF0000000000000;
	setp.gt.f64	%p112, %fd58, 0d3FF0000000000000;
	selp.b32	%r694, 2146435072, 0, %p112;
	xor.b32  	%r695, %r694, 2146435072;
	setp.lt.s32	%p113, %r45, 0;
	selp.b32	%r696, %r695, %r694, %p113;
	selp.b32	%r697, 1072693248, %r696, %p111;
	mov.u32 	%r698, 0;
	mov.b64 	%fd1989, {%r698, %r697};
	bra.uni 	BB35_76;

BB35_42:
	setp.gt.s32	%p74, %r38, -1;
	@%p74 bra 	BB35_45;

	cvt.rzi.f64.f64	%fd864, %fd37;
	setp.neu.f64	%p75, %fd864, %fd37;
	selp.f64	%fd1983, 0dFFF8000000000000, %fd1983, %p75;

BB35_45:
	mov.f64 	%fd44, %fd1983;
	add.f64 	%fd45, %fd37, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r638}, %fd45;
	}
	and.b32  	%r639, %r638, 2146435072;
	setp.ne.s32	%p78, %r639, 2146435072;
	mov.f64 	%fd1982, %fd44;
	@%p78 bra 	BB35_52;

	setp.gtu.f64	%p79, %fd38, 0d7FF0000000000000;
	mov.f64 	%fd1982, %fd45;
	@%p79 bra 	BB35_52;

	abs.f64 	%fd46, %fd37;
	setp.gtu.f64	%p80, %fd46, 0d7FF0000000000000;
	mov.f64 	%fd1981, %fd45;
	mov.f64 	%fd1982, %fd1981;
	@%p80 bra 	BB35_52;

	setp.eq.f64	%p81, %fd46, 0d7FF0000000000000;
	@%p81 bra 	BB35_51;
	bra.uni 	BB35_49;

BB35_51:
	setp.eq.f64	%p83, %fd5, 0dBFF0000000000000;
	setp.gt.f64	%p84, %fd38, 0d3FF0000000000000;
	selp.b32	%r646, 2146435072, 0, %p84;
	xor.b32  	%r647, %r646, 2146435072;
	setp.lt.s32	%p85, %r37, 0;
	selp.b32	%r648, %r647, %r646, %p85;
	selp.b32	%r649, 1072693248, %r648, %p83;
	mov.u32 	%r650, 0;
	mov.b64 	%fd1982, {%r650, %r649};
	bra.uni 	BB35_52;

BB35_73:
	setp.neu.f64	%p110, %fd58, 0d7FF0000000000000;
	mov.f64 	%fd1989, %fd64;
	@%p110 bra 	BB35_76;

	shr.s32 	%r688, %r45, 31;
	and.b32  	%r689, %r688, -2146435072;
	add.s32 	%r690, %r689, 2146435072;
	or.b32  	%r691, %r690, -2147483648;
	selp.b32	%r692, %r691, %r690, %p3;
	mov.u32 	%r693, 0;
	mov.b64 	%fd1989, {%r693, %r692};

BB35_76:
	setp.eq.f64	%p114, %fd57, 0d0000000000000000;
	setp.eq.f64	%p115, %fd5, 0d3FF0000000000000;
	or.pred  	%p116, %p115, %p114;
	selp.f64	%fd1992, 0d3FF0000000000000, %fd1989, %p116;
	bra.uni 	BB35_78;

BB35_49:
	setp.neu.f64	%p82, %fd38, 0d7FF0000000000000;
	mov.f64 	%fd1982, %fd44;
	@%p82 bra 	BB35_52;

	shr.s32 	%r640, %r37, 31;
	and.b32  	%r641, %r640, -2146435072;
	add.s32 	%r642, %r641, 2146435072;
	or.b32  	%r643, %r642, -2147483648;
	selp.b32	%r644, %r643, %r642, %p2;
	mov.u32 	%r645, 0;
	mov.b64 	%fd1982, {%r645, %r644};

BB35_52:
	setp.eq.f64	%p86, %fd37, 0d0000000000000000;
	setp.eq.f64	%p87, %fd5, 0d3FF0000000000000;
	or.pred  	%p88, %p87, %p86;
	selp.f64	%fd1992, 0d3FF0000000000000, %fd1982, %p88;

BB35_78:
	mov.u32 	%r2066, %r544;
	mov.u32 	%r2065, %r543;
	mov.u32 	%r2064, %r546;
	mov.u32 	%r2063, %r545;
	rcp.rn.f64 	%fd903, %fd1992;
	mul.f64 	%fd1968, %fd1968, %fd903;
	fma.rn.f64 	%fd1993, %fd1977, %fd1968, %fd1993;
	mov.u16 	%rs54, 0;

BB35_79:
	add.s32 	%r2062, %r2062, 1;
	setp.lt.s32	%p117, %r2062, %r532;
	@%p117 bra 	BB35_2;

BB35_80:
	sub.f64 	%fd2019, %fd776, %fd1993;
	abs.f64 	%fd79, %fd2019;
	mul.f64 	%fd904, %fd79, 0d3C88361B40000000;
	setp.gtu.f64	%p118, %fd79, %fd904;
	@%p118 bra 	BB35_82;

	mov.f64 	%fd905, 0d0000000000000000;
	abs.f64 	%fd906, %fd905;
	mul.f64 	%fd907, %fd906, 0d3C88361B40000000;
	setp.le.f64	%p119, %fd79, %fd907;
	@%p119 bra 	BB35_792;

BB35_82:
	ld.param.f64 	%fd1965, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_4];
	add.f64 	%fd2284, %fd2278, %fd1965;
	mov.f64 	%fd908, 0d0000000000000000;
	mov.f64 	%fd2279, %fd908;
	@%p29 bra 	BB35_162;

	div.rn.f64 	%fd911, %fd2, %fd3;
	add.f64 	%fd81, %fd911, 0d3FF0000000000000;
	div.rn.f64 	%fd912, %fd2284, %fd1;
	add.f64 	%fd82, %fd912, 0d3FF0000000000000;
	mov.u32 	%r704, 30;
	sub.s32 	%r52, %r704, %r3;
	mov.f64 	%fd2280, 0d0000000000000000;
	mov.f64 	%fd1994, 0d3FF0000000000000;
	mov.u16 	%rs55, 1;
	mov.u32 	%r2070, 0;

BB35_84:
	mov.f64 	%fd2265, %fd2280;
	mov.f64 	%fd2281, %fd2265;
	mul.wide.s32 	%rd54, %r2070, 56;
	add.s64 	%rd55, %rd48, %rd54;
	add.s64 	%rd6, %rd55, 12;
	ld.u32 	%r709, [%rd55+12];
	setp.gt.s32	%p121, %r523, %r709;
	@%p121 bra 	BB35_161;

	ld.v2.u32 	{%r710, %r711}, [%rd6+-4];
	ld.v2.u32 	{%r712, %r713}, [%rd6+-12];
	ld.f64 	%fd2003, [%rd6+36];
	setp.neu.f64	%p122, %fd2003, 0dBFF0000000000000;
	@%p122 bra 	BB35_111;

	setp.eq.s32	%p123, %r531, 0;
	ld.v2.u32 	{%r714, %r715}, [%rd6+12];
	ld.v2.u32 	{%r716, %r717}, [%rd6+4];
	ld.v2.u32 	{%r718, %r719}, [%rd6+28];
	ld.v2.u32 	{%r720, %r721}, [%rd6+20];
	@%p123 bra 	BB35_88;
	bra.uni 	BB35_87;

BB35_88:
	setp.lt.s32	%p124, %r717, 30;
	setp.eq.s32	%p125, %r721, 31;
	and.pred  	%p126, %p125, %p124;
	selp.b32	%r722, 1, %r721, %p126;
	selp.u32	%r723, 1, 0, %p126;
	sub.s32 	%r724, %r718, %r714;
	sub.s32 	%r725, %r720, %r716;
	add.s32 	%r726, %r725, %r723;
	mul.lo.s32 	%r727, %r726, 30;
	sub.s32 	%r729, %r704, %r717;
	mov.u32 	%r730, 0;
	max.s32 	%r731, %r730, %r729;
	min.s32 	%r732, %r704, %r722;
	mad.lo.s32 	%r733, %r724, 360, %r727;
	add.s32 	%r734, %r733, %r731;
	add.s32 	%r735, %r734, %r732;
	add.s32 	%r2075, %r735, -30;
	bra.uni 	BB35_89;

BB35_87:
	sub.s32 	%r2075, %r719, %r715;

BB35_89:
	cvt.rn.f64.s32	%fd913, %r2075;
	div.rn.f64 	%fd86, %fd913, 0d4076800000000000;
	setp.eq.s32	%p127, %r4, 0;
	@%p127 bra 	BB35_109;
	bra.uni 	BB35_90;

BB35_109:
	fma.rn.f64 	%fd2002, %fd2, %fd86, 0d3FF0000000000000;
	bra.uni 	BB35_110;

BB35_90:
	setp.eq.s32	%p128, %r4, 1;
	@%p128 bra 	BB35_95;
	bra.uni 	BB35_91;

BB35_95:
	mul.f64 	%fd91, %fd3, %fd86;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd91;
	}
	bfe.u32 	%r748, %r77, 20, 11;
	add.s32 	%r749, %r748, -1012;
	mov.b64 	 %rd56, %fd91;
	shl.b64 	%rd7, %rd56, %r749;
	setp.eq.s64	%p133, %rd7, -9223372036854775808;
	abs.f64 	%fd92, %fd81;
	// Callseq Start 112
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd92;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd91;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2001, [retval0+0];
	
	//{
	}// Callseq End 112
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd81;
	}
	setp.lt.s32	%p134, %r78, 0;
	and.pred  	%p4, %p134, %p133;
	@!%p4 bra 	BB35_97;
	bra.uni 	BB35_96;

BB35_96:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r750}, %fd2001;
	}
	xor.b32  	%r751, %r750, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r752, %temp}, %fd2001;
	}
	mov.b64 	%fd2001, {%r752, %r751};

BB35_97:
	mov.f64 	%fd2000, %fd2001;
	setp.eq.f64	%p135, %fd81, 0d0000000000000000;
	@%p135 bra 	BB35_100;
	bra.uni 	BB35_98;

BB35_100:
	selp.b32	%r753, %r78, 0, %p133;
	or.b32  	%r754, %r753, 2146435072;
	setp.lt.s32	%p139, %r77, 0;
	selp.b32	%r755, %r754, %r753, %p139;
	mov.u32 	%r756, 0;
	mov.b64 	%fd2000, {%r756, %r755};
	bra.uni 	BB35_101;

BB35_91:
	mov.f64 	%fd2002, 0d0000000000000000;
	setp.ne.s32	%p129, %r4, 2;
	@%p129 bra 	BB35_110;

	mul.f64 	%fd87, %fd2, %fd86;
	mov.f64 	%fd915, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd916, %fd87, %fd915;
	mov.f64 	%fd917, 0d4338000000000000;
	add.rn.f64 	%fd918, %fd916, %fd917;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r74, %temp}, %fd918;
	}
	mov.f64 	%fd919, 0dC338000000000000;
	add.rn.f64 	%fd920, %fd918, %fd919;
	mov.f64 	%fd921, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd922, %fd920, %fd921, %fd87;
	mov.f64 	%fd923, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd924, %fd920, %fd923, %fd922;
	mov.f64 	%fd925, 0d3E928AF3FCA213EA;
	mov.f64 	%fd926, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd927, %fd926, %fd924, %fd925;
	mov.f64 	%fd928, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd929, %fd927, %fd924, %fd928;
	mov.f64 	%fd930, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd931, %fd929, %fd924, %fd930;
	mov.f64 	%fd932, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd933, %fd931, %fd924, %fd932;
	mov.f64 	%fd934, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd935, %fd933, %fd924, %fd934;
	mov.f64 	%fd936, 0d3F81111111122322;
	fma.rn.f64 	%fd937, %fd935, %fd924, %fd936;
	mov.f64 	%fd938, 0d3FA55555555502A1;
	fma.rn.f64 	%fd939, %fd937, %fd924, %fd938;
	mov.f64 	%fd940, 0d3FC5555555555511;
	fma.rn.f64 	%fd941, %fd939, %fd924, %fd940;
	mov.f64 	%fd942, 0d3FE000000000000B;
	fma.rn.f64 	%fd943, %fd941, %fd924, %fd942;
	mov.f64 	%fd944, 0d3FF0000000000000;
	fma.rn.f64 	%fd945, %fd943, %fd924, %fd944;
	fma.rn.f64 	%fd946, %fd945, %fd924, %fd944;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd946;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd946;
	}
	shl.b32 	%r736, %r74, 20;
	add.s32 	%r737, %r76, %r736;
	mov.b64 	%fd2002, {%r75, %r737};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r738}, %fd87;
	}
	mov.b32 	 %f32, %r738;
	abs.f32 	%f4, %f32;
	setp.lt.f32	%p130, %f4, 0f4086232B;
	@%p130 bra 	BB35_110;

	setp.lt.f64	%p131, %fd87, 0d0000000000000000;
	add.f64 	%fd947, %fd87, 0d7FF0000000000000;
	selp.f64	%fd2002, 0d0000000000000000, %fd947, %p131;
	setp.geu.f32	%p132, %f4, 0f40874800;
	@%p132 bra 	BB35_110;

	shr.u32 	%r739, %r74, 31;
	add.s32 	%r740, %r74, %r739;
	shr.s32 	%r741, %r740, 1;
	shl.b32 	%r742, %r741, 20;
	add.s32 	%r743, %r742, %r76;
	mov.b64 	%fd948, {%r75, %r743};
	sub.s32 	%r744, %r74, %r741;
	shl.b32 	%r745, %r744, 20;
	add.s32 	%r746, %r745, 1072693248;
	mov.u32 	%r747, 0;
	mov.b64 	%fd949, {%r747, %r746};
	mul.f64 	%fd2002, %fd948, %fd949;
	bra.uni 	BB35_110;

BB35_98:
	setp.gt.s32	%p136, %r78, -1;
	@%p136 bra 	BB35_101;

	cvt.rzi.f64.f64	%fd950, %fd91;
	setp.neu.f64	%p137, %fd950, %fd91;
	selp.f64	%fd2000, 0dFFF8000000000000, %fd2000, %p137;

BB35_101:
	mov.f64 	%fd98, %fd2000;
	add.f64 	%fd99, %fd91, %fd81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r757}, %fd99;
	}
	and.b32  	%r758, %r757, 2146435072;
	setp.ne.s32	%p140, %r758, 2146435072;
	mov.f64 	%fd1999, %fd98;
	@%p140 bra 	BB35_108;

	setp.gtu.f64	%p141, %fd92, 0d7FF0000000000000;
	mov.f64 	%fd1999, %fd99;
	@%p141 bra 	BB35_108;

	abs.f64 	%fd100, %fd91;
	setp.gtu.f64	%p142, %fd100, 0d7FF0000000000000;
	mov.f64 	%fd1998, %fd99;
	mov.f64 	%fd1999, %fd1998;
	@%p142 bra 	BB35_108;

	setp.eq.f64	%p143, %fd100, 0d7FF0000000000000;
	@%p143 bra 	BB35_107;
	bra.uni 	BB35_105;

BB35_107:
	setp.eq.f64	%p145, %fd81, 0dBFF0000000000000;
	setp.gt.f64	%p146, %fd92, 0d3FF0000000000000;
	selp.b32	%r765, 2146435072, 0, %p146;
	xor.b32  	%r766, %r765, 2146435072;
	setp.lt.s32	%p147, %r77, 0;
	selp.b32	%r767, %r766, %r765, %p147;
	selp.b32	%r768, 1072693248, %r767, %p145;
	mov.u32 	%r769, 0;
	mov.b64 	%fd1999, {%r769, %r768};
	bra.uni 	BB35_108;

BB35_105:
	setp.neu.f64	%p144, %fd92, 0d7FF0000000000000;
	mov.f64 	%fd1999, %fd98;
	@%p144 bra 	BB35_108;

	shr.s32 	%r759, %r77, 31;
	and.b32  	%r760, %r759, -2146435072;
	add.s32 	%r761, %r760, 2146435072;
	or.b32  	%r762, %r761, -2147483648;
	selp.b32	%r763, %r762, %r761, %p4;
	mov.u32 	%r764, 0;
	mov.b64 	%fd1999, {%r764, %r763};

BB35_108:
	setp.eq.f64	%p148, %fd91, 0d0000000000000000;
	setp.eq.f64	%p149, %fd81, 0d3FF0000000000000;
	or.pred  	%p150, %p149, %p148;
	selp.f64	%fd2002, 0d3FF0000000000000, %fd1999, %p150;

BB35_110:
	add.f64 	%fd951, %fd2002, 0dBFF0000000000000;
	mul.f64 	%fd2003, %fd951, 0d4059000000000000;

BB35_111:
	and.b16  	%rs34, %rs55, 255;
	setp.eq.s16	%p151, %rs34, 0;
	@%p151 bra 	BB35_136;
	bra.uni 	BB35_112;

BB35_136:
	setp.eq.s32	%p180, %r1, 0;
	@%p180 bra 	BB35_138;
	bra.uni 	BB35_137;

BB35_138:
	setp.lt.s32	%p181, %r2072, 30;
	setp.eq.s32	%p182, %r713, 31;
	and.pred  	%p183, %p182, %p181;
	selp.b32	%r817, 1, %r713, %p183;
	selp.u32	%r818, 1, 0, %p183;
	sub.s32 	%r819, %r710, %r2073;
	sub.s32 	%r820, %r712, %r2071;
	add.s32 	%r821, %r820, %r818;
	mul.lo.s32 	%r822, %r821, 30;
	sub.s32 	%r824, %r704, %r2072;
	mov.u32 	%r825, 0;
	max.s32 	%r826, %r825, %r824;
	min.s32 	%r827, %r704, %r817;
	mad.lo.s32 	%r828, %r819, 360, %r822;
	add.s32 	%r829, %r828, %r826;
	add.s32 	%r830, %r829, %r827;
	add.s32 	%r2077, %r830, -30;
	bra.uni 	BB35_139;

BB35_112:
	setp.eq.s32	%p152, %r1, 0;
	@%p152 bra 	BB35_114;
	bra.uni 	BB35_113;

BB35_114:
	setp.lt.s32	%p153, %r3, 30;
	setp.eq.s32	%p154, %r713, 31;
	and.pred  	%p155, %p154, %p153;
	selp.b32	%r770, 1, %r713, %p155;
	selp.u32	%r771, 1, 0, %p155;
	sub.s32 	%r772, %r710, %r526;
	sub.s32 	%r773, %r712, %r524;
	add.s32 	%r774, %r773, %r771;
	mul.lo.s32 	%r775, %r774, 30;
	min.s32 	%r777, %r704, %r770;
	mad.lo.s32 	%r778, %r772, 360, %r775;
	mov.u32 	%r779, 0;
	max.s32 	%r780, %r779, %r52;
	add.s32 	%r781, %r778, %r780;
	add.s32 	%r782, %r781, %r777;
	add.s32 	%r2076, %r782, -30;
	bra.uni 	BB35_115;

BB35_137:
	sub.s32 	%r2077, %r711, %r2074;

BB35_139:
	cvt.rn.f64.s32	%fd990, %r2077;
	div.rn.f64 	%fd129, %fd990, 0d4076800000000000;
	setp.eq.s32	%p184, %r2, 0;
	@%p184 bra 	BB35_159;
	bra.uni 	BB35_140;

BB35_159:
	fma.rn.f64 	%fd2018, %fd2284, %fd129, 0d3FF0000000000000;
	bra.uni 	BB35_160;

BB35_113:
	sub.s32 	%r2076, %r711, %r527;

BB35_115:
	cvt.rn.f64.s32	%fd952, %r2076;
	div.rn.f64 	%fd109, %fd952, 0d4076800000000000;
	setp.eq.s32	%p156, %r2, 0;
	@%p156 bra 	BB35_135;
	bra.uni 	BB35_116;

BB35_135:
	fma.rn.f64 	%fd2018, %fd2284, %fd109, 0d3FF0000000000000;
	bra.uni 	BB35_160;

BB35_140:
	setp.eq.s32	%p185, %r2, 1;
	@%p185 bra 	BB35_145;
	bra.uni 	BB35_141;

BB35_145:
	mul.f64 	%fd134, %fd1, %fd129;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd134;
	}
	bfe.u32 	%r843, %r94, 20, 11;
	add.s32 	%r844, %r843, -1012;
	mov.b64 	 %rd58, %fd134;
	shl.b64 	%rd9, %rd58, %r844;
	setp.eq.s64	%p190, %rd9, -9223372036854775808;
	abs.f64 	%fd135, %fd82;
	// Callseq Start 114
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd135;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd134;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2017, [retval0+0];
	
	//{
	}// Callseq End 114
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r95}, %fd82;
	}
	setp.lt.s32	%p191, %r95, 0;
	and.pred  	%p6, %p191, %p190;
	@!%p6 bra 	BB35_147;
	bra.uni 	BB35_146;

BB35_146:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r845}, %fd2017;
	}
	xor.b32  	%r846, %r845, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r847, %temp}, %fd2017;
	}
	mov.b64 	%fd2017, {%r847, %r846};

BB35_147:
	mov.f64 	%fd2016, %fd2017;
	setp.eq.f64	%p192, %fd82, 0d0000000000000000;
	@%p192 bra 	BB35_150;
	bra.uni 	BB35_148;

BB35_150:
	selp.b32	%r848, %r95, 0, %p190;
	or.b32  	%r849, %r848, 2146435072;
	setp.lt.s32	%p196, %r94, 0;
	selp.b32	%r850, %r849, %r848, %p196;
	mov.u32 	%r851, 0;
	mov.b64 	%fd2016, {%r851, %r850};
	bra.uni 	BB35_151;

BB35_116:
	setp.eq.s32	%p157, %r2, 1;
	@%p157 bra 	BB35_121;
	bra.uni 	BB35_117;

BB35_121:
	mul.f64 	%fd114, %fd1, %fd109;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd114;
	}
	bfe.u32 	%r795, %r86, 20, 11;
	add.s32 	%r796, %r795, -1012;
	mov.b64 	 %rd57, %fd114;
	shl.b64 	%rd8, %rd57, %r796;
	setp.eq.s64	%p162, %rd8, -9223372036854775808;
	abs.f64 	%fd115, %fd82;
	// Callseq Start 113
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd115;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd114;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2010, [retval0+0];
	
	//{
	}// Callseq End 113
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd82;
	}
	setp.lt.s32	%p163, %r87, 0;
	and.pred  	%p5, %p163, %p162;
	@!%p5 bra 	BB35_123;
	bra.uni 	BB35_122;

BB35_122:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r797}, %fd2010;
	}
	xor.b32  	%r798, %r797, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r799, %temp}, %fd2010;
	}
	mov.b64 	%fd2010, {%r799, %r798};

BB35_123:
	mov.f64 	%fd2009, %fd2010;
	setp.eq.f64	%p164, %fd82, 0d0000000000000000;
	@%p164 bra 	BB35_126;
	bra.uni 	BB35_124;

BB35_126:
	selp.b32	%r800, %r87, 0, %p162;
	or.b32  	%r801, %r800, 2146435072;
	setp.lt.s32	%p168, %r86, 0;
	selp.b32	%r802, %r801, %r800, %p168;
	mov.u32 	%r803, 0;
	mov.b64 	%fd2009, {%r803, %r802};
	bra.uni 	BB35_127;

BB35_141:
	mov.f64 	%fd2018, 0d0000000000000000;
	setp.ne.s32	%p186, %r2, 2;
	@%p186 bra 	BB35_160;

	mul.f64 	%fd130, %fd2284, %fd129;
	mov.f64 	%fd992, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd993, %fd130, %fd992;
	mov.f64 	%fd994, 0d4338000000000000;
	add.rn.f64 	%fd995, %fd993, %fd994;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r91, %temp}, %fd995;
	}
	mov.f64 	%fd996, 0dC338000000000000;
	add.rn.f64 	%fd997, %fd995, %fd996;
	mov.f64 	%fd998, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd999, %fd997, %fd998, %fd130;
	mov.f64 	%fd1000, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1001, %fd997, %fd1000, %fd999;
	mov.f64 	%fd1002, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1003, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1004, %fd1003, %fd1001, %fd1002;
	mov.f64 	%fd1005, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1006, %fd1004, %fd1001, %fd1005;
	mov.f64 	%fd1007, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1008, %fd1006, %fd1001, %fd1007;
	mov.f64 	%fd1009, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1010, %fd1008, %fd1001, %fd1009;
	mov.f64 	%fd1011, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1012, %fd1010, %fd1001, %fd1011;
	mov.f64 	%fd1013, 0d3F81111111122322;
	fma.rn.f64 	%fd1014, %fd1012, %fd1001, %fd1013;
	mov.f64 	%fd1015, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1016, %fd1014, %fd1001, %fd1015;
	mov.f64 	%fd1017, 0d3FC5555555555511;
	fma.rn.f64 	%fd1018, %fd1016, %fd1001, %fd1017;
	mov.f64 	%fd1019, 0d3FE000000000000B;
	fma.rn.f64 	%fd1020, %fd1018, %fd1001, %fd1019;
	mov.f64 	%fd1021, 0d3FF0000000000000;
	fma.rn.f64 	%fd1022, %fd1020, %fd1001, %fd1021;
	fma.rn.f64 	%fd1023, %fd1022, %fd1001, %fd1021;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r92, %temp}, %fd1023;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd1023;
	}
	shl.b32 	%r831, %r91, 20;
	add.s32 	%r832, %r93, %r831;
	mov.b64 	%fd2018, {%r92, %r832};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r833}, %fd130;
	}
	mov.b32 	 %f34, %r833;
	abs.f32 	%f6, %f34;
	setp.lt.f32	%p187, %f6, 0f4086232B;
	@%p187 bra 	BB35_160;

	setp.lt.f64	%p188, %fd130, 0d0000000000000000;
	add.f64 	%fd1024, %fd130, 0d7FF0000000000000;
	selp.f64	%fd2018, 0d0000000000000000, %fd1024, %p188;
	setp.geu.f32	%p189, %f6, 0f40874800;
	@%p189 bra 	BB35_160;

	shr.u32 	%r834, %r91, 31;
	add.s32 	%r835, %r91, %r834;
	shr.s32 	%r836, %r835, 1;
	shl.b32 	%r837, %r836, 20;
	add.s32 	%r838, %r837, %r93;
	mov.b64 	%fd1025, {%r92, %r838};
	sub.s32 	%r839, %r91, %r836;
	shl.b32 	%r840, %r839, 20;
	add.s32 	%r841, %r840, 1072693248;
	mov.u32 	%r842, 0;
	mov.b64 	%fd1026, {%r842, %r841};
	mul.f64 	%fd2018, %fd1025, %fd1026;
	bra.uni 	BB35_160;

BB35_117:
	mov.f64 	%fd2018, 0d0000000000000000;
	setp.ne.s32	%p158, %r2, 2;
	@%p158 bra 	BB35_160;

	mul.f64 	%fd110, %fd2284, %fd109;
	mov.f64 	%fd954, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd955, %fd110, %fd954;
	mov.f64 	%fd956, 0d4338000000000000;
	add.rn.f64 	%fd957, %fd955, %fd956;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r83, %temp}, %fd957;
	}
	mov.f64 	%fd958, 0dC338000000000000;
	add.rn.f64 	%fd959, %fd957, %fd958;
	mov.f64 	%fd960, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd961, %fd959, %fd960, %fd110;
	mov.f64 	%fd962, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd963, %fd959, %fd962, %fd961;
	mov.f64 	%fd964, 0d3E928AF3FCA213EA;
	mov.f64 	%fd965, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd966, %fd965, %fd963, %fd964;
	mov.f64 	%fd967, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd968, %fd966, %fd963, %fd967;
	mov.f64 	%fd969, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd970, %fd968, %fd963, %fd969;
	mov.f64 	%fd971, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd972, %fd970, %fd963, %fd971;
	mov.f64 	%fd973, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd974, %fd972, %fd963, %fd973;
	mov.f64 	%fd975, 0d3F81111111122322;
	fma.rn.f64 	%fd976, %fd974, %fd963, %fd975;
	mov.f64 	%fd977, 0d3FA55555555502A1;
	fma.rn.f64 	%fd978, %fd976, %fd963, %fd977;
	mov.f64 	%fd979, 0d3FC5555555555511;
	fma.rn.f64 	%fd980, %fd978, %fd963, %fd979;
	mov.f64 	%fd981, 0d3FE000000000000B;
	fma.rn.f64 	%fd982, %fd980, %fd963, %fd981;
	mov.f64 	%fd983, 0d3FF0000000000000;
	fma.rn.f64 	%fd984, %fd982, %fd963, %fd983;
	fma.rn.f64 	%fd985, %fd984, %fd963, %fd983;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r84, %temp}, %fd985;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd985;
	}
	shl.b32 	%r783, %r83, 20;
	add.s32 	%r784, %r85, %r783;
	mov.b64 	%fd2018, {%r84, %r784};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r785}, %fd110;
	}
	mov.b32 	 %f33, %r785;
	abs.f32 	%f5, %f33;
	setp.lt.f32	%p159, %f5, 0f4086232B;
	@%p159 bra 	BB35_160;

	setp.lt.f64	%p160, %fd110, 0d0000000000000000;
	add.f64 	%fd986, %fd110, 0d7FF0000000000000;
	selp.f64	%fd2018, 0d0000000000000000, %fd986, %p160;
	setp.geu.f32	%p161, %f5, 0f40874800;
	@%p161 bra 	BB35_160;

	shr.u32 	%r786, %r83, 31;
	add.s32 	%r787, %r83, %r786;
	shr.s32 	%r788, %r787, 1;
	shl.b32 	%r789, %r788, 20;
	add.s32 	%r790, %r789, %r85;
	mov.b64 	%fd987, {%r84, %r790};
	sub.s32 	%r791, %r83, %r788;
	shl.b32 	%r792, %r791, 20;
	add.s32 	%r793, %r792, 1072693248;
	mov.u32 	%r794, 0;
	mov.b64 	%fd988, {%r794, %r793};
	mul.f64 	%fd2018, %fd987, %fd988;
	bra.uni 	BB35_160;

BB35_148:
	setp.gt.s32	%p193, %r95, -1;
	@%p193 bra 	BB35_151;

	cvt.rzi.f64.f64	%fd1027, %fd134;
	setp.neu.f64	%p194, %fd1027, %fd134;
	selp.f64	%fd2016, 0dFFF8000000000000, %fd2016, %p194;

BB35_151:
	mov.f64 	%fd141, %fd2016;
	add.f64 	%fd142, %fd134, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r852}, %fd142;
	}
	and.b32  	%r853, %r852, 2146435072;
	setp.ne.s32	%p197, %r853, 2146435072;
	mov.f64 	%fd2015, %fd141;
	@%p197 bra 	BB35_158;

	setp.gtu.f64	%p198, %fd135, 0d7FF0000000000000;
	mov.f64 	%fd2015, %fd142;
	@%p198 bra 	BB35_158;

	abs.f64 	%fd143, %fd134;
	setp.gtu.f64	%p199, %fd143, 0d7FF0000000000000;
	mov.f64 	%fd2014, %fd142;
	mov.f64 	%fd2015, %fd2014;
	@%p199 bra 	BB35_158;

	setp.eq.f64	%p200, %fd143, 0d7FF0000000000000;
	@%p200 bra 	BB35_157;
	bra.uni 	BB35_155;

BB35_157:
	setp.eq.f64	%p202, %fd82, 0dBFF0000000000000;
	setp.gt.f64	%p203, %fd135, 0d3FF0000000000000;
	selp.b32	%r860, 2146435072, 0, %p203;
	xor.b32  	%r861, %r860, 2146435072;
	setp.lt.s32	%p204, %r94, 0;
	selp.b32	%r862, %r861, %r860, %p204;
	selp.b32	%r863, 1072693248, %r862, %p202;
	mov.u32 	%r864, 0;
	mov.b64 	%fd2015, {%r864, %r863};
	bra.uni 	BB35_158;

BB35_124:
	setp.gt.s32	%p165, %r87, -1;
	@%p165 bra 	BB35_127;

	cvt.rzi.f64.f64	%fd989, %fd114;
	setp.neu.f64	%p166, %fd989, %fd114;
	selp.f64	%fd2009, 0dFFF8000000000000, %fd2009, %p166;

BB35_127:
	mov.f64 	%fd121, %fd2009;
	add.f64 	%fd122, %fd114, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r804}, %fd122;
	}
	and.b32  	%r805, %r804, 2146435072;
	setp.ne.s32	%p169, %r805, 2146435072;
	mov.f64 	%fd2008, %fd121;
	@%p169 bra 	BB35_134;

	setp.gtu.f64	%p170, %fd115, 0d7FF0000000000000;
	mov.f64 	%fd2008, %fd122;
	@%p170 bra 	BB35_134;

	abs.f64 	%fd123, %fd114;
	setp.gtu.f64	%p171, %fd123, 0d7FF0000000000000;
	mov.f64 	%fd2007, %fd122;
	mov.f64 	%fd2008, %fd2007;
	@%p171 bra 	BB35_134;

	setp.eq.f64	%p172, %fd123, 0d7FF0000000000000;
	@%p172 bra 	BB35_133;
	bra.uni 	BB35_131;

BB35_133:
	setp.eq.f64	%p174, %fd82, 0dBFF0000000000000;
	setp.gt.f64	%p175, %fd115, 0d3FF0000000000000;
	selp.b32	%r812, 2146435072, 0, %p175;
	xor.b32  	%r813, %r812, 2146435072;
	setp.lt.s32	%p176, %r86, 0;
	selp.b32	%r814, %r813, %r812, %p176;
	selp.b32	%r815, 1072693248, %r814, %p174;
	mov.u32 	%r816, 0;
	mov.b64 	%fd2008, {%r816, %r815};
	bra.uni 	BB35_134;

BB35_155:
	setp.neu.f64	%p201, %fd135, 0d7FF0000000000000;
	mov.f64 	%fd2015, %fd141;
	@%p201 bra 	BB35_158;

	shr.s32 	%r854, %r94, 31;
	and.b32  	%r855, %r854, -2146435072;
	add.s32 	%r856, %r855, 2146435072;
	or.b32  	%r857, %r856, -2147483648;
	selp.b32	%r858, %r857, %r856, %p6;
	mov.u32 	%r859, 0;
	mov.b64 	%fd2015, {%r859, %r858};

BB35_158:
	setp.eq.f64	%p205, %fd134, 0d0000000000000000;
	setp.eq.f64	%p206, %fd82, 0d3FF0000000000000;
	or.pred  	%p207, %p206, %p205;
	selp.f64	%fd2018, 0d3FF0000000000000, %fd2015, %p207;
	bra.uni 	BB35_160;

BB35_131:
	setp.neu.f64	%p173, %fd115, 0d7FF0000000000000;
	mov.f64 	%fd2008, %fd121;
	@%p173 bra 	BB35_134;

	shr.s32 	%r806, %r86, 31;
	and.b32  	%r807, %r806, -2146435072;
	add.s32 	%r808, %r807, 2146435072;
	or.b32  	%r809, %r808, -2147483648;
	selp.b32	%r810, %r809, %r808, %p5;
	mov.u32 	%r811, 0;
	mov.b64 	%fd2008, {%r811, %r810};

BB35_134:
	setp.eq.f64	%p177, %fd114, 0d0000000000000000;
	setp.eq.f64	%p178, %fd82, 0d3FF0000000000000;
	or.pred  	%p179, %p178, %p177;
	selp.f64	%fd2018, 0d3FF0000000000000, %fd2008, %p179;

BB35_160:
	mov.u32 	%r2074, %r711;
	mov.u32 	%r2073, %r710;
	mov.u32 	%r2072, %r713;
	mov.u32 	%r2071, %r712;
	rcp.rn.f64 	%fd1028, %fd2018;
	mul.f64 	%fd1994, %fd1994, %fd1028;
	fma.rn.f64 	%fd2281, %fd2003, %fd1994, %fd2281;
	mov.u16 	%rs55, 0;

BB35_161:
	mov.f64 	%fd2280, %fd2281;
	add.s32 	%r2070, %r2070, 1;
	setp.lt.s32	%p208, %r2070, %r532;
	mov.f64 	%fd2267, %fd2280;
	mov.f64 	%fd2279, %fd2267;
	@%p208 bra 	BB35_84;

BB35_162:
	mov.f64 	%fd154, %fd2279;
	setp.lt.s32	%p209, %r516, 2;
	mov.f64 	%fd2278, %fd908;
	@%p209 bra 	BB35_792;

	ld.param.f64 	%fd2286, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_3];
	sub.f64 	%fd2020, %fd776, %fd154;
	div.rn.f64 	%fd1030, %fd2, %fd3;
	add.f64 	%fd156, %fd1030, 0d3FF0000000000000;
	mov.u32 	%r871, 30;
	sub.s32 	%r101, %r871, %r3;
	mov.u32 	%r2428, 2;
	mov.u32 	%r2078, -1;

BB35_164:
	mov.f64 	%fd2273, %fd2286;
	mov.f64 	%fd2268, %fd2284;
	mov.f64 	%fd2287, %fd2273;
	mov.f64 	%fd2285, %fd2268;
	mov.u32 	%r2421, %r2428;
	mov.u32 	%r2426, %r2421;
	mov.u32 	%r2409, %r2420;
	mov.u32 	%r2417, %r2409;
	mov.u32 	%r2393, %r2404;
	mov.u32 	%r2401, %r2393;
	mov.u32 	%r2377, %r2388;
	mov.u32 	%r2385, %r2377;
	mov.u32 	%r2361, %r2372;
	mov.u32 	%r2369, %r2361;
	mov.u32 	%r2341, %r2352;
	mov.u32 	%r2349, %r2341;
	mov.u32 	%r2325, %r2336;
	mov.u32 	%r2333, %r2325;
	mov.u32 	%r2309, %r2320;
	mov.u32 	%r2317, %r2309;
	mov.u32 	%r2293, %r2304;
	mov.u32 	%r2301, %r2293;
	mov.u32 	%r2273, %r2284;
	mov.u32 	%r2281, %r2273;
	mov.u32 	%r2257, %r2268;
	mov.u32 	%r2265, %r2257;
	mov.u32 	%r2241, %r2252;
	mov.u32 	%r2249, %r2241;
	mov.u32 	%r2225, %r2236;
	mov.u32 	%r2233, %r2225;
	mov.u32 	%r2205, %r2216;
	mov.u32 	%r2213, %r2205;
	mov.u32 	%r2189, %r2200;
	mov.u32 	%r2197, %r2189;
	mov.u32 	%r2173, %r2184;
	mov.u32 	%r2181, %r2173;
	mov.u32 	%r2157, %r2168;
	mov.u32 	%r2165, %r2157;
	mul.f64 	%fd1031, %fd2020, %fd2019;
	setp.gtu.f64	%p210, %fd1031, 0d0000000000000000;
	abs.f64 	%fd161, %fd2019;
	@%p210 bra 	BB35_461;
	bra.uni 	BB35_165;

BB35_461:
	abs.f64 	%fd463, %fd2020;
	setp.lt.f64	%p533, %fd161, %fd463;
	@%p533 bra 	BB35_709;
	bra.uni 	BB35_462;

BB35_709:
	sub.f64 	%fd1844, %fd2287, %fd2285;
	fma.rn.f64 	%fd2287, %fd1844, 0d3FF999999999999A, %fd2287;
	mov.f64 	%fd2258, 0d0000000000000000;
	mov.u32 	%r2368, %r2369;
	mov.u32 	%r2384, %r2385;
	mov.u32 	%r2400, %r2401;
	mov.u32 	%r2416, %r2417;
	@%p29 bra 	BB35_789;

	div.rn.f64 	%fd1847, %fd2287, %fd1;
	add.f64 	%fd690, %fd1847, 0d3FF0000000000000;
	mov.f64 	%fd2258, 0d0000000000000000;
	mov.f64 	%fd2233, 0d3FF0000000000000;
	mov.u16 	%rs61, 1;
	mov.u32 	%r2353, 0;
	mov.u32 	%r2370, %r2369;
	mov.u32 	%r2386, %r2385;
	mov.u32 	%r2402, %r2401;
	mov.u32 	%r2418, %r2417;

BB35_711:
	mov.u32 	%r2406, %r2418;
	mov.u32 	%r450, %r2406;
	mov.u32 	%r2390, %r2402;
	mov.u32 	%r449, %r2390;
	mov.u32 	%r2374, %r2386;
	mov.u32 	%r448, %r2374;
	mov.u32 	%r2358, %r2370;
	mov.u32 	%r447, %r2358;
	mul.wide.s32 	%rd92, %r2353, 56;
	add.s64 	%rd93, %rd48, %rd92;
	add.s64 	%rd44, %rd93, 12;
	ld.u32 	%r1898, [%rd93+12];
	setp.gt.s32	%p805, %r523, %r1898;
	mov.u32 	%r2371, %r447;
	mov.u32 	%r2387, %r448;
	mov.u32 	%r2403, %r449;
	mov.u32 	%r2419, %r450;
	@%p805 bra 	BB35_788;

	ld.v2.u32 	{%r1899, %r1900}, [%rd44+-4];
	mov.u32 	%r454, %r1900;
	mov.u32 	%r453, %r1899;
	ld.v2.u32 	{%r1901, %r1902}, [%rd44+-12];
	mov.u32 	%r452, %r1902;
	mov.u32 	%r451, %r1901;
	ld.f64 	%fd2242, [%rd44+36];
	setp.neu.f64	%p806, %fd2242, 0dBFF0000000000000;
	@%p806 bra 	BB35_738;

	setp.eq.s32	%p807, %r531, 0;
	ld.v2.u32 	{%r1903, %r1904}, [%rd44+12];
	ld.v2.u32 	{%r1905, %r1906}, [%rd44+4];
	ld.v2.u32 	{%r1907, %r1908}, [%rd44+28];
	ld.v2.u32 	{%r1909, %r1910}, [%rd44+20];
	@%p807 bra 	BB35_715;
	bra.uni 	BB35_714;

BB35_715:
	setp.lt.s32	%p808, %r1906, 30;
	setp.eq.s32	%p809, %r1910, 31;
	and.pred  	%p810, %p809, %p808;
	selp.b32	%r1911, 1, %r1910, %p810;
	selp.u32	%r1912, 1, 0, %p810;
	sub.s32 	%r1913, %r1907, %r1903;
	sub.s32 	%r1914, %r1909, %r1905;
	add.s32 	%r1915, %r1914, %r1912;
	mul.lo.s32 	%r1916, %r1915, 30;
	sub.s32 	%r1918, %r871, %r1906;
	mov.u32 	%r1919, 0;
	max.s32 	%r1920, %r1919, %r1918;
	min.s32 	%r1921, %r871, %r1911;
	mad.lo.s32 	%r1922, %r1913, 360, %r1916;
	add.s32 	%r1923, %r1922, %r1920;
	add.s32 	%r1924, %r1923, %r1921;
	add.s32 	%r2354, %r1924, -30;
	bra.uni 	BB35_716;

BB35_714:
	sub.s32 	%r2354, %r1908, %r1904;

BB35_716:
	cvt.rn.f64.s32	%fd1848, %r2354;
	div.rn.f64 	%fd694, %fd1848, 0d4076800000000000;
	setp.eq.s32	%p811, %r4, 0;
	@%p811 bra 	BB35_736;
	bra.uni 	BB35_717;

BB35_736:
	fma.rn.f64 	%fd2241, %fd2, %fd694, 0d3FF0000000000000;
	bra.uni 	BB35_737;

BB35_717:
	setp.eq.s32	%p812, %r4, 1;
	@%p812 bra 	BB35_722;
	bra.uni 	BB35_718;

BB35_722:
	mul.f64 	%fd699, %fd3, %fd694;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r469}, %fd699;
	}
	bfe.u32 	%r1937, %r469, 20, 11;
	add.s32 	%r1938, %r1937, -1012;
	mov.b64 	 %rd94, %fd699;
	shl.b64 	%rd45, %rd94, %r1938;
	setp.eq.s64	%p817, %rd45, -9223372036854775808;
	abs.f64 	%fd700, %fd156;
	// Callseq Start 134
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd700;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd699;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2240, [retval0+0];
	
	//{
	}// Callseq End 134
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r470}, %fd156;
	}
	setp.lt.s32	%p818, %r470, 0;
	and.pred  	%p26, %p818, %p817;
	@!%p26 bra 	BB35_724;
	bra.uni 	BB35_723;

BB35_723:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1939}, %fd2240;
	}
	xor.b32  	%r1940, %r1939, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1941, %temp}, %fd2240;
	}
	mov.b64 	%fd2240, {%r1941, %r1940};

BB35_724:
	mov.f64 	%fd2239, %fd2240;
	setp.eq.f64	%p819, %fd156, 0d0000000000000000;
	@%p819 bra 	BB35_727;
	bra.uni 	BB35_725;

BB35_727:
	selp.b32	%r1942, %r470, 0, %p817;
	or.b32  	%r1943, %r1942, 2146435072;
	setp.lt.s32	%p823, %r469, 0;
	selp.b32	%r1944, %r1943, %r1942, %p823;
	mov.u32 	%r1945, 0;
	mov.b64 	%fd2239, {%r1945, %r1944};
	bra.uni 	BB35_728;

BB35_718:
	mov.f64 	%fd2241, 0d0000000000000000;
	setp.ne.s32	%p813, %r4, 2;
	@%p813 bra 	BB35_737;

	mul.f64 	%fd695, %fd2, %fd694;
	mov.f64 	%fd1850, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1851, %fd695, %fd1850;
	mov.f64 	%fd1852, 0d4338000000000000;
	add.rn.f64 	%fd1853, %fd1851, %fd1852;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r466, %temp}, %fd1853;
	}
	mov.f64 	%fd1854, 0dC338000000000000;
	add.rn.f64 	%fd1855, %fd1853, %fd1854;
	mov.f64 	%fd1856, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1857, %fd1855, %fd1856, %fd695;
	mov.f64 	%fd1858, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1859, %fd1855, %fd1858, %fd1857;
	mov.f64 	%fd1860, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1861, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1862, %fd1861, %fd1859, %fd1860;
	mov.f64 	%fd1863, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1864, %fd1862, %fd1859, %fd1863;
	mov.f64 	%fd1865, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1866, %fd1864, %fd1859, %fd1865;
	mov.f64 	%fd1867, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1868, %fd1866, %fd1859, %fd1867;
	mov.f64 	%fd1869, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1870, %fd1868, %fd1859, %fd1869;
	mov.f64 	%fd1871, 0d3F81111111122322;
	fma.rn.f64 	%fd1872, %fd1870, %fd1859, %fd1871;
	mov.f64 	%fd1873, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1874, %fd1872, %fd1859, %fd1873;
	mov.f64 	%fd1875, 0d3FC5555555555511;
	fma.rn.f64 	%fd1876, %fd1874, %fd1859, %fd1875;
	mov.f64 	%fd1877, 0d3FE000000000000B;
	fma.rn.f64 	%fd1878, %fd1876, %fd1859, %fd1877;
	mov.f64 	%fd1879, 0d3FF0000000000000;
	fma.rn.f64 	%fd1880, %fd1878, %fd1859, %fd1879;
	fma.rn.f64 	%fd1881, %fd1880, %fd1859, %fd1879;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r467, %temp}, %fd1881;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r468}, %fd1881;
	}
	shl.b32 	%r1925, %r466, 20;
	add.s32 	%r1926, %r468, %r1925;
	mov.b64 	%fd2241, {%r467, %r1926};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1927}, %fd695;
	}
	mov.b32 	 %f54, %r1927;
	abs.f32 	%f26, %f54;
	setp.lt.f32	%p814, %f26, 0f4086232B;
	@%p814 bra 	BB35_737;

	setp.lt.f64	%p815, %fd695, 0d0000000000000000;
	add.f64 	%fd1882, %fd695, 0d7FF0000000000000;
	selp.f64	%fd2241, 0d0000000000000000, %fd1882, %p815;
	setp.geu.f32	%p816, %f26, 0f40874800;
	@%p816 bra 	BB35_737;

	shr.u32 	%r1928, %r466, 31;
	add.s32 	%r1929, %r466, %r1928;
	shr.s32 	%r1930, %r1929, 1;
	shl.b32 	%r1931, %r1930, 20;
	add.s32 	%r1932, %r1931, %r468;
	mov.b64 	%fd1883, {%r467, %r1932};
	sub.s32 	%r1933, %r466, %r1930;
	shl.b32 	%r1934, %r1933, 20;
	add.s32 	%r1935, %r1934, 1072693248;
	mov.u32 	%r1936, 0;
	mov.b64 	%fd1884, {%r1936, %r1935};
	mul.f64 	%fd2241, %fd1883, %fd1884;
	bra.uni 	BB35_737;

BB35_725:
	setp.gt.s32	%p820, %r470, -1;
	@%p820 bra 	BB35_728;

	cvt.rzi.f64.f64	%fd1885, %fd699;
	setp.neu.f64	%p821, %fd1885, %fd699;
	selp.f64	%fd2239, 0dFFF8000000000000, %fd2239, %p821;

BB35_728:
	mov.f64 	%fd706, %fd2239;
	add.f64 	%fd707, %fd699, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1946}, %fd707;
	}
	and.b32  	%r1947, %r1946, 2146435072;
	setp.ne.s32	%p824, %r1947, 2146435072;
	mov.f64 	%fd2238, %fd706;
	@%p824 bra 	BB35_735;

	setp.gtu.f64	%p825, %fd700, 0d7FF0000000000000;
	mov.f64 	%fd2238, %fd707;
	@%p825 bra 	BB35_735;

	abs.f64 	%fd708, %fd699;
	setp.gtu.f64	%p826, %fd708, 0d7FF0000000000000;
	mov.f64 	%fd2237, %fd707;
	mov.f64 	%fd2238, %fd2237;
	@%p826 bra 	BB35_735;

	setp.eq.f64	%p827, %fd708, 0d7FF0000000000000;
	@%p827 bra 	BB35_734;
	bra.uni 	BB35_732;

BB35_734:
	setp.eq.f64	%p829, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p830, %fd700, 0d3FF0000000000000;
	selp.b32	%r1954, 2146435072, 0, %p830;
	xor.b32  	%r1955, %r1954, 2146435072;
	setp.lt.s32	%p831, %r469, 0;
	selp.b32	%r1956, %r1955, %r1954, %p831;
	selp.b32	%r1957, 1072693248, %r1956, %p829;
	mov.u32 	%r1958, 0;
	mov.b64 	%fd2238, {%r1958, %r1957};
	bra.uni 	BB35_735;

BB35_732:
	setp.neu.f64	%p828, %fd700, 0d7FF0000000000000;
	mov.f64 	%fd2238, %fd706;
	@%p828 bra 	BB35_735;

	shr.s32 	%r1948, %r469, 31;
	and.b32  	%r1949, %r1948, -2146435072;
	add.s32 	%r1950, %r1949, 2146435072;
	or.b32  	%r1951, %r1950, -2147483648;
	selp.b32	%r1952, %r1951, %r1950, %p26;
	mov.u32 	%r1953, 0;
	mov.b64 	%fd2238, {%r1953, %r1952};

BB35_735:
	setp.eq.f64	%p832, %fd699, 0d0000000000000000;
	setp.eq.f64	%p833, %fd156, 0d3FF0000000000000;
	or.pred  	%p834, %p833, %p832;
	selp.f64	%fd2241, 0d3FF0000000000000, %fd2238, %p834;

BB35_737:
	add.f64 	%fd1886, %fd2241, 0dBFF0000000000000;
	mul.f64 	%fd2242, %fd1886, 0d4059000000000000;

BB35_738:
	and.b16  	%rs52, %rs61, 255;
	setp.eq.s16	%p835, %rs52, 0;
	@%p835 bra 	BB35_763;
	bra.uni 	BB35_739;

BB35_763:
	setp.eq.s32	%p864, %r1, 0;
	@%p864 bra 	BB35_765;
	bra.uni 	BB35_764;

BB35_765:
	setp.lt.s32	%p865, %r448, 30;
	setp.eq.s32	%p866, %r1902, 31;
	and.pred  	%p867, %p866, %p865;
	selp.b32	%r2006, 1, %r1902, %p867;
	selp.u32	%r2007, 1, 0, %p867;
	sub.s32 	%r2008, %r1899, %r449;
	sub.s32 	%r2009, %r1901, %r447;
	add.s32 	%r2010, %r2009, %r2007;
	mul.lo.s32 	%r2011, %r2010, 30;
	sub.s32 	%r2013, %r871, %r448;
	mov.u32 	%r2014, 0;
	max.s32 	%r2015, %r2014, %r2013;
	min.s32 	%r2016, %r871, %r2006;
	mad.lo.s32 	%r2017, %r2008, 360, %r2011;
	add.s32 	%r2018, %r2017, %r2015;
	add.s32 	%r2019, %r2018, %r2016;
	add.s32 	%r2356, %r2019, -30;
	bra.uni 	BB35_766;

BB35_739:
	setp.eq.s32	%p836, %r1, 0;
	@%p836 bra 	BB35_741;
	bra.uni 	BB35_740;

BB35_741:
	setp.lt.s32	%p837, %r3, 30;
	setp.eq.s32	%p838, %r1902, 31;
	and.pred  	%p839, %p838, %p837;
	selp.b32	%r1959, 1, %r1902, %p839;
	selp.u32	%r1960, 1, 0, %p839;
	sub.s32 	%r1961, %r1899, %r526;
	sub.s32 	%r1962, %r1901, %r524;
	add.s32 	%r1963, %r1962, %r1960;
	mul.lo.s32 	%r1964, %r1963, 30;
	min.s32 	%r1966, %r871, %r1959;
	mad.lo.s32 	%r1967, %r1961, 360, %r1964;
	mov.u32 	%r1968, 0;
	max.s32 	%r1969, %r1968, %r101;
	add.s32 	%r1970, %r1967, %r1969;
	add.s32 	%r1971, %r1970, %r1966;
	add.s32 	%r2355, %r1971, -30;
	bra.uni 	BB35_742;

BB35_764:
	sub.s32 	%r2356, %r1900, %r450;

BB35_766:
	cvt.rn.f64.s32	%fd1925, %r2356;
	div.rn.f64 	%fd737, %fd1925, 0d4076800000000000;
	setp.eq.s32	%p868, %r2, 0;
	@%p868 bra 	BB35_786;
	bra.uni 	BB35_767;

BB35_786:
	fma.rn.f64 	%fd2257, %fd2287, %fd737, 0d3FF0000000000000;
	bra.uni 	BB35_787;

BB35_740:
	sub.s32 	%r2355, %r1900, %r527;

BB35_742:
	cvt.rn.f64.s32	%fd1887, %r2355;
	div.rn.f64 	%fd717, %fd1887, 0d4076800000000000;
	setp.eq.s32	%p840, %r2, 0;
	@%p840 bra 	BB35_762;
	bra.uni 	BB35_743;

BB35_762:
	fma.rn.f64 	%fd2257, %fd2287, %fd717, 0d3FF0000000000000;
	bra.uni 	BB35_787;

BB35_767:
	setp.eq.s32	%p869, %r2, 1;
	@%p869 bra 	BB35_772;
	bra.uni 	BB35_768;

BB35_772:
	mul.f64 	%fd742, %fd1, %fd737;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r486}, %fd742;
	}
	bfe.u32 	%r2032, %r486, 20, 11;
	add.s32 	%r2033, %r2032, -1012;
	mov.b64 	 %rd96, %fd742;
	shl.b64 	%rd47, %rd96, %r2033;
	setp.eq.s64	%p874, %rd47, -9223372036854775808;
	abs.f64 	%fd743, %fd690;
	// Callseq Start 136
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd743;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd742;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2256, [retval0+0];
	
	//{
	}// Callseq End 136
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r487}, %fd690;
	}
	setp.lt.s32	%p875, %r487, 0;
	and.pred  	%p28, %p875, %p874;
	@!%p28 bra 	BB35_774;
	bra.uni 	BB35_773;

BB35_773:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2034}, %fd2256;
	}
	xor.b32  	%r2035, %r2034, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2036, %temp}, %fd2256;
	}
	mov.b64 	%fd2256, {%r2036, %r2035};

BB35_774:
	mov.f64 	%fd2255, %fd2256;
	setp.eq.f64	%p876, %fd690, 0d0000000000000000;
	@%p876 bra 	BB35_777;
	bra.uni 	BB35_775;

BB35_777:
	selp.b32	%r2037, %r487, 0, %p874;
	or.b32  	%r2038, %r2037, 2146435072;
	setp.lt.s32	%p880, %r486, 0;
	selp.b32	%r2039, %r2038, %r2037, %p880;
	mov.u32 	%r2040, 0;
	mov.b64 	%fd2255, {%r2040, %r2039};
	bra.uni 	BB35_778;

BB35_743:
	setp.eq.s32	%p841, %r2, 1;
	@%p841 bra 	BB35_748;
	bra.uni 	BB35_744;

BB35_748:
	mul.f64 	%fd722, %fd1, %fd717;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r478}, %fd722;
	}
	bfe.u32 	%r1984, %r478, 20, 11;
	add.s32 	%r1985, %r1984, -1012;
	mov.b64 	 %rd95, %fd722;
	shl.b64 	%rd46, %rd95, %r1985;
	setp.eq.s64	%p846, %rd46, -9223372036854775808;
	abs.f64 	%fd723, %fd690;
	// Callseq Start 135
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd723;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd722;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2249, [retval0+0];
	
	//{
	}// Callseq End 135
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r479}, %fd690;
	}
	setp.lt.s32	%p847, %r479, 0;
	and.pred  	%p27, %p847, %p846;
	@!%p27 bra 	BB35_750;
	bra.uni 	BB35_749;

BB35_749:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1986}, %fd2249;
	}
	xor.b32  	%r1987, %r1986, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1988, %temp}, %fd2249;
	}
	mov.b64 	%fd2249, {%r1988, %r1987};

BB35_750:
	mov.f64 	%fd2248, %fd2249;
	setp.eq.f64	%p848, %fd690, 0d0000000000000000;
	@%p848 bra 	BB35_753;
	bra.uni 	BB35_751;

BB35_753:
	selp.b32	%r1989, %r479, 0, %p846;
	or.b32  	%r1990, %r1989, 2146435072;
	setp.lt.s32	%p852, %r478, 0;
	selp.b32	%r1991, %r1990, %r1989, %p852;
	mov.u32 	%r1992, 0;
	mov.b64 	%fd2248, {%r1992, %r1991};
	bra.uni 	BB35_754;

BB35_768:
	mov.f64 	%fd2257, 0d0000000000000000;
	setp.ne.s32	%p870, %r2, 2;
	@%p870 bra 	BB35_787;

	mul.f64 	%fd738, %fd2287, %fd737;
	mov.f64 	%fd1927, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1928, %fd738, %fd1927;
	mov.f64 	%fd1929, 0d4338000000000000;
	add.rn.f64 	%fd1930, %fd1928, %fd1929;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r483, %temp}, %fd1930;
	}
	mov.f64 	%fd1931, 0dC338000000000000;
	add.rn.f64 	%fd1932, %fd1930, %fd1931;
	mov.f64 	%fd1933, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1934, %fd1932, %fd1933, %fd738;
	mov.f64 	%fd1935, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1936, %fd1932, %fd1935, %fd1934;
	mov.f64 	%fd1937, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1938, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1939, %fd1938, %fd1936, %fd1937;
	mov.f64 	%fd1940, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1941, %fd1939, %fd1936, %fd1940;
	mov.f64 	%fd1942, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1943, %fd1941, %fd1936, %fd1942;
	mov.f64 	%fd1944, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1945, %fd1943, %fd1936, %fd1944;
	mov.f64 	%fd1946, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1947, %fd1945, %fd1936, %fd1946;
	mov.f64 	%fd1948, 0d3F81111111122322;
	fma.rn.f64 	%fd1949, %fd1947, %fd1936, %fd1948;
	mov.f64 	%fd1950, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1951, %fd1949, %fd1936, %fd1950;
	mov.f64 	%fd1952, 0d3FC5555555555511;
	fma.rn.f64 	%fd1953, %fd1951, %fd1936, %fd1952;
	mov.f64 	%fd1954, 0d3FE000000000000B;
	fma.rn.f64 	%fd1955, %fd1953, %fd1936, %fd1954;
	mov.f64 	%fd1956, 0d3FF0000000000000;
	fma.rn.f64 	%fd1957, %fd1955, %fd1936, %fd1956;
	fma.rn.f64 	%fd1958, %fd1957, %fd1936, %fd1956;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r484, %temp}, %fd1958;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r485}, %fd1958;
	}
	shl.b32 	%r2020, %r483, 20;
	add.s32 	%r2021, %r485, %r2020;
	mov.b64 	%fd2257, {%r484, %r2021};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2022}, %fd738;
	}
	mov.b32 	 %f56, %r2022;
	abs.f32 	%f28, %f56;
	setp.lt.f32	%p871, %f28, 0f4086232B;
	@%p871 bra 	BB35_787;

	setp.lt.f64	%p872, %fd738, 0d0000000000000000;
	add.f64 	%fd1959, %fd738, 0d7FF0000000000000;
	selp.f64	%fd2257, 0d0000000000000000, %fd1959, %p872;
	setp.geu.f32	%p873, %f28, 0f40874800;
	@%p873 bra 	BB35_787;

	shr.u32 	%r2023, %r483, 31;
	add.s32 	%r2024, %r483, %r2023;
	shr.s32 	%r2025, %r2024, 1;
	shl.b32 	%r2026, %r2025, 20;
	add.s32 	%r2027, %r2026, %r485;
	mov.b64 	%fd1960, {%r484, %r2027};
	sub.s32 	%r2028, %r483, %r2025;
	shl.b32 	%r2029, %r2028, 20;
	add.s32 	%r2030, %r2029, 1072693248;
	mov.u32 	%r2031, 0;
	mov.b64 	%fd1961, {%r2031, %r2030};
	mul.f64 	%fd2257, %fd1960, %fd1961;
	bra.uni 	BB35_787;

BB35_744:
	mov.f64 	%fd2257, 0d0000000000000000;
	setp.ne.s32	%p842, %r2, 2;
	@%p842 bra 	BB35_787;

	mul.f64 	%fd718, %fd2287, %fd717;
	mov.f64 	%fd1889, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1890, %fd718, %fd1889;
	mov.f64 	%fd1891, 0d4338000000000000;
	add.rn.f64 	%fd1892, %fd1890, %fd1891;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r475, %temp}, %fd1892;
	}
	mov.f64 	%fd1893, 0dC338000000000000;
	add.rn.f64 	%fd1894, %fd1892, %fd1893;
	mov.f64 	%fd1895, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1896, %fd1894, %fd1895, %fd718;
	mov.f64 	%fd1897, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1898, %fd1894, %fd1897, %fd1896;
	mov.f64 	%fd1899, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1900, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1901, %fd1900, %fd1898, %fd1899;
	mov.f64 	%fd1902, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1903, %fd1901, %fd1898, %fd1902;
	mov.f64 	%fd1904, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1905, %fd1903, %fd1898, %fd1904;
	mov.f64 	%fd1906, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1907, %fd1905, %fd1898, %fd1906;
	mov.f64 	%fd1908, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1909, %fd1907, %fd1898, %fd1908;
	mov.f64 	%fd1910, 0d3F81111111122322;
	fma.rn.f64 	%fd1911, %fd1909, %fd1898, %fd1910;
	mov.f64 	%fd1912, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1913, %fd1911, %fd1898, %fd1912;
	mov.f64 	%fd1914, 0d3FC5555555555511;
	fma.rn.f64 	%fd1915, %fd1913, %fd1898, %fd1914;
	mov.f64 	%fd1916, 0d3FE000000000000B;
	fma.rn.f64 	%fd1917, %fd1915, %fd1898, %fd1916;
	mov.f64 	%fd1918, 0d3FF0000000000000;
	fma.rn.f64 	%fd1919, %fd1917, %fd1898, %fd1918;
	fma.rn.f64 	%fd1920, %fd1919, %fd1898, %fd1918;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r476, %temp}, %fd1920;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r477}, %fd1920;
	}
	shl.b32 	%r1972, %r475, 20;
	add.s32 	%r1973, %r477, %r1972;
	mov.b64 	%fd2257, {%r476, %r1973};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1974}, %fd718;
	}
	mov.b32 	 %f55, %r1974;
	abs.f32 	%f27, %f55;
	setp.lt.f32	%p843, %f27, 0f4086232B;
	@%p843 bra 	BB35_787;

	setp.lt.f64	%p844, %fd718, 0d0000000000000000;
	add.f64 	%fd1921, %fd718, 0d7FF0000000000000;
	selp.f64	%fd2257, 0d0000000000000000, %fd1921, %p844;
	setp.geu.f32	%p845, %f27, 0f40874800;
	@%p845 bra 	BB35_787;

	shr.u32 	%r1975, %r475, 31;
	add.s32 	%r1976, %r475, %r1975;
	shr.s32 	%r1977, %r1976, 1;
	shl.b32 	%r1978, %r1977, 20;
	add.s32 	%r1979, %r1978, %r477;
	mov.b64 	%fd1922, {%r476, %r1979};
	sub.s32 	%r1980, %r475, %r1977;
	shl.b32 	%r1981, %r1980, 20;
	add.s32 	%r1982, %r1981, 1072693248;
	mov.u32 	%r1983, 0;
	mov.b64 	%fd1923, {%r1983, %r1982};
	mul.f64 	%fd2257, %fd1922, %fd1923;
	bra.uni 	BB35_787;

BB35_775:
	setp.gt.s32	%p877, %r487, -1;
	@%p877 bra 	BB35_778;

	cvt.rzi.f64.f64	%fd1962, %fd742;
	setp.neu.f64	%p878, %fd1962, %fd742;
	selp.f64	%fd2255, 0dFFF8000000000000, %fd2255, %p878;

BB35_778:
	mov.f64 	%fd749, %fd2255;
	add.f64 	%fd750, %fd742, %fd690;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2041}, %fd750;
	}
	and.b32  	%r2042, %r2041, 2146435072;
	setp.ne.s32	%p881, %r2042, 2146435072;
	mov.f64 	%fd2254, %fd749;
	@%p881 bra 	BB35_785;

	setp.gtu.f64	%p882, %fd743, 0d7FF0000000000000;
	mov.f64 	%fd2254, %fd750;
	@%p882 bra 	BB35_785;

	abs.f64 	%fd751, %fd742;
	setp.gtu.f64	%p883, %fd751, 0d7FF0000000000000;
	mov.f64 	%fd2253, %fd750;
	mov.f64 	%fd2254, %fd2253;
	@%p883 bra 	BB35_785;

	setp.eq.f64	%p884, %fd751, 0d7FF0000000000000;
	@%p884 bra 	BB35_784;
	bra.uni 	BB35_782;

BB35_784:
	setp.eq.f64	%p886, %fd690, 0dBFF0000000000000;
	setp.gt.f64	%p887, %fd743, 0d3FF0000000000000;
	selp.b32	%r2049, 2146435072, 0, %p887;
	xor.b32  	%r2050, %r2049, 2146435072;
	setp.lt.s32	%p888, %r486, 0;
	selp.b32	%r2051, %r2050, %r2049, %p888;
	selp.b32	%r2052, 1072693248, %r2051, %p886;
	mov.u32 	%r2053, 0;
	mov.b64 	%fd2254, {%r2053, %r2052};
	bra.uni 	BB35_785;

BB35_751:
	setp.gt.s32	%p849, %r479, -1;
	@%p849 bra 	BB35_754;

	cvt.rzi.f64.f64	%fd1924, %fd722;
	setp.neu.f64	%p850, %fd1924, %fd722;
	selp.f64	%fd2248, 0dFFF8000000000000, %fd2248, %p850;

BB35_754:
	mov.f64 	%fd729, %fd2248;
	add.f64 	%fd730, %fd722, %fd690;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1993}, %fd730;
	}
	and.b32  	%r1994, %r1993, 2146435072;
	setp.ne.s32	%p853, %r1994, 2146435072;
	mov.f64 	%fd2247, %fd729;
	@%p853 bra 	BB35_761;

	setp.gtu.f64	%p854, %fd723, 0d7FF0000000000000;
	mov.f64 	%fd2247, %fd730;
	@%p854 bra 	BB35_761;

	abs.f64 	%fd731, %fd722;
	setp.gtu.f64	%p855, %fd731, 0d7FF0000000000000;
	mov.f64 	%fd2246, %fd730;
	mov.f64 	%fd2247, %fd2246;
	@%p855 bra 	BB35_761;

	setp.eq.f64	%p856, %fd731, 0d7FF0000000000000;
	@%p856 bra 	BB35_760;
	bra.uni 	BB35_758;

BB35_760:
	setp.eq.f64	%p858, %fd690, 0dBFF0000000000000;
	setp.gt.f64	%p859, %fd723, 0d3FF0000000000000;
	selp.b32	%r2001, 2146435072, 0, %p859;
	xor.b32  	%r2002, %r2001, 2146435072;
	setp.lt.s32	%p860, %r478, 0;
	selp.b32	%r2003, %r2002, %r2001, %p860;
	selp.b32	%r2004, 1072693248, %r2003, %p858;
	mov.u32 	%r2005, 0;
	mov.b64 	%fd2247, {%r2005, %r2004};
	bra.uni 	BB35_761;

BB35_782:
	setp.neu.f64	%p885, %fd743, 0d7FF0000000000000;
	mov.f64 	%fd2254, %fd749;
	@%p885 bra 	BB35_785;

	shr.s32 	%r2043, %r486, 31;
	and.b32  	%r2044, %r2043, -2146435072;
	add.s32 	%r2045, %r2044, 2146435072;
	or.b32  	%r2046, %r2045, -2147483648;
	selp.b32	%r2047, %r2046, %r2045, %p28;
	mov.u32 	%r2048, 0;
	mov.b64 	%fd2254, {%r2048, %r2047};

BB35_785:
	setp.eq.f64	%p889, %fd742, 0d0000000000000000;
	setp.eq.f64	%p890, %fd690, 0d3FF0000000000000;
	or.pred  	%p891, %p890, %p889;
	selp.f64	%fd2257, 0d3FF0000000000000, %fd2254, %p891;
	bra.uni 	BB35_787;

BB35_758:
	setp.neu.f64	%p857, %fd723, 0d7FF0000000000000;
	mov.f64 	%fd2247, %fd729;
	@%p857 bra 	BB35_761;

	shr.s32 	%r1995, %r478, 31;
	and.b32  	%r1996, %r1995, -2146435072;
	add.s32 	%r1997, %r1996, 2146435072;
	or.b32  	%r1998, %r1997, -2147483648;
	selp.b32	%r1999, %r1998, %r1997, %p27;
	mov.u32 	%r2000, 0;
	mov.b64 	%fd2247, {%r2000, %r1999};

BB35_761:
	setp.eq.f64	%p861, %fd722, 0d0000000000000000;
	setp.eq.f64	%p862, %fd690, 0d3FF0000000000000;
	or.pred  	%p863, %p862, %p861;
	selp.f64	%fd2257, 0d3FF0000000000000, %fd2247, %p863;

BB35_787:
	rcp.rn.f64 	%fd1963, %fd2257;
	mul.f64 	%fd2233, %fd2233, %fd1963;
	fma.rn.f64 	%fd2258, %fd2242, %fd2233, %fd2258;
	mov.u16 	%rs61, 0;
	mov.u32 	%r2371, %r451;
	mov.u32 	%r2387, %r452;
	mov.u32 	%r2403, %r453;
	mov.u32 	%r2419, %r454;

BB35_788:
	mov.u32 	%r2418, %r2419;
	mov.u32 	%r2402, %r2403;
	mov.u32 	%r2386, %r2387;
	mov.u32 	%r2370, %r2371;
	add.s32 	%r2353, %r2353, 1;
	setp.lt.s32	%p892, %r2353, %r532;
	mov.u32 	%r2368, %r2370;
	mov.u32 	%r2384, %r2386;
	mov.u32 	%r2400, %r2402;
	mov.u32 	%r2416, %r2418;
	@%p892 bra 	BB35_711;

BB35_789:
	mov.u32 	%r2417, %r2416;
	mov.u32 	%r2401, %r2400;
	mov.u32 	%r2385, %r2384;
	mov.u32 	%r2369, %r2368;
	sub.f64 	%fd2019, %fd776, %fd2258;
	bra.uni 	BB35_790;

BB35_462:
	setp.gt.f64	%p534, %fd161, %fd463;
	@%p534 bra 	BB35_627;
	bra.uni 	BB35_463;

BB35_627:
	sub.f64 	%fd1723, %fd2285, %fd2287;
	fma.rn.f64 	%fd2285, %fd1723, 0d3FF999999999999A, %fd2285;
	mov.f64 	%fd2232, 0d0000000000000000;
	mov.u32 	%r2300, %r2301;
	mov.u32 	%r2316, %r2317;
	mov.u32 	%r2332, %r2333;
	mov.u32 	%r2348, %r2349;
	@%p29 bra 	BB35_707;

	div.rn.f64 	%fd1726, %fd2285, %fd1;
	add.f64 	%fd615, %fd1726, 0d3FF0000000000000;
	mov.f64 	%fd2232, 0d0000000000000000;
	mov.f64 	%fd2207, 0d3FF0000000000000;
	mov.u16 	%rs60, 1;
	mov.u32 	%r2285, 0;
	mov.u32 	%r2302, %r2301;
	mov.u32 	%r2318, %r2317;
	mov.u32 	%r2334, %r2333;
	mov.u32 	%r2350, %r2349;

BB35_629:
	mov.u32 	%r2338, %r2350;
	mov.u32 	%r398, %r2338;
	mov.u32 	%r2322, %r2334;
	mov.u32 	%r397, %r2322;
	mov.u32 	%r2306, %r2318;
	mov.u32 	%r396, %r2306;
	mov.u32 	%r2290, %r2302;
	mov.u32 	%r395, %r2290;
	mul.wide.s32 	%rd87, %r2285, 56;
	add.s64 	%rd88, %rd48, %rd87;
	add.s64 	%rd39, %rd88, 12;
	ld.u32 	%r1741, [%rd88+12];
	setp.gt.s32	%p716, %r523, %r1741;
	mov.u32 	%r2303, %r395;
	mov.u32 	%r2319, %r396;
	mov.u32 	%r2335, %r397;
	mov.u32 	%r2351, %r398;
	@%p716 bra 	BB35_706;

	ld.v2.u32 	{%r1742, %r1743}, [%rd39+-4];
	mov.u32 	%r402, %r1743;
	mov.u32 	%r401, %r1742;
	ld.v2.u32 	{%r1744, %r1745}, [%rd39+-12];
	mov.u32 	%r400, %r1745;
	mov.u32 	%r399, %r1744;
	ld.f64 	%fd2216, [%rd39+36];
	setp.neu.f64	%p717, %fd2216, 0dBFF0000000000000;
	@%p717 bra 	BB35_656;

	setp.eq.s32	%p718, %r531, 0;
	ld.v2.u32 	{%r1746, %r1747}, [%rd39+12];
	ld.v2.u32 	{%r1748, %r1749}, [%rd39+4];
	ld.v2.u32 	{%r1750, %r1751}, [%rd39+28];
	ld.v2.u32 	{%r1752, %r1753}, [%rd39+20];
	@%p718 bra 	BB35_633;
	bra.uni 	BB35_632;

BB35_633:
	setp.lt.s32	%p719, %r1749, 30;
	setp.eq.s32	%p720, %r1753, 31;
	and.pred  	%p721, %p720, %p719;
	selp.b32	%r1754, 1, %r1753, %p721;
	selp.u32	%r1755, 1, 0, %p721;
	sub.s32 	%r1756, %r1750, %r1746;
	sub.s32 	%r1757, %r1752, %r1748;
	add.s32 	%r1758, %r1757, %r1755;
	mul.lo.s32 	%r1759, %r1758, 30;
	sub.s32 	%r1761, %r871, %r1749;
	mov.u32 	%r1762, 0;
	max.s32 	%r1763, %r1762, %r1761;
	min.s32 	%r1764, %r871, %r1754;
	mad.lo.s32 	%r1765, %r1756, 360, %r1759;
	add.s32 	%r1766, %r1765, %r1763;
	add.s32 	%r1767, %r1766, %r1764;
	add.s32 	%r2286, %r1767, -30;
	bra.uni 	BB35_634;

BB35_632:
	sub.s32 	%r2286, %r1751, %r1747;

BB35_634:
	cvt.rn.f64.s32	%fd1727, %r2286;
	div.rn.f64 	%fd619, %fd1727, 0d4076800000000000;
	setp.eq.s32	%p722, %r4, 0;
	@%p722 bra 	BB35_654;
	bra.uni 	BB35_635;

BB35_654:
	fma.rn.f64 	%fd2215, %fd2, %fd619, 0d3FF0000000000000;
	bra.uni 	BB35_655;

BB35_635:
	setp.eq.s32	%p723, %r4, 1;
	@%p723 bra 	BB35_640;
	bra.uni 	BB35_636;

BB35_640:
	mul.f64 	%fd624, %fd3, %fd619;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r417}, %fd624;
	}
	bfe.u32 	%r1780, %r417, 20, 11;
	add.s32 	%r1781, %r1780, -1012;
	mov.b64 	 %rd89, %fd624;
	shl.b64 	%rd40, %rd89, %r1781;
	setp.eq.s64	%p728, %rd40, -9223372036854775808;
	abs.f64 	%fd625, %fd156;
	// Callseq Start 131
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd625;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd624;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2214, [retval0+0];
	
	//{
	}// Callseq End 131
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r418}, %fd156;
	}
	setp.lt.s32	%p729, %r418, 0;
	and.pred  	%p23, %p729, %p728;
	@!%p23 bra 	BB35_642;
	bra.uni 	BB35_641;

BB35_641:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1782}, %fd2214;
	}
	xor.b32  	%r1783, %r1782, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1784, %temp}, %fd2214;
	}
	mov.b64 	%fd2214, {%r1784, %r1783};

BB35_642:
	mov.f64 	%fd2213, %fd2214;
	setp.eq.f64	%p730, %fd156, 0d0000000000000000;
	@%p730 bra 	BB35_645;
	bra.uni 	BB35_643;

BB35_645:
	selp.b32	%r1785, %r418, 0, %p728;
	or.b32  	%r1786, %r1785, 2146435072;
	setp.lt.s32	%p734, %r417, 0;
	selp.b32	%r1787, %r1786, %r1785, %p734;
	mov.u32 	%r1788, 0;
	mov.b64 	%fd2213, {%r1788, %r1787};
	bra.uni 	BB35_646;

BB35_636:
	mov.f64 	%fd2215, 0d0000000000000000;
	setp.ne.s32	%p724, %r4, 2;
	@%p724 bra 	BB35_655;

	mul.f64 	%fd620, %fd2, %fd619;
	mov.f64 	%fd1729, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1730, %fd620, %fd1729;
	mov.f64 	%fd1731, 0d4338000000000000;
	add.rn.f64 	%fd1732, %fd1730, %fd1731;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r414, %temp}, %fd1732;
	}
	mov.f64 	%fd1733, 0dC338000000000000;
	add.rn.f64 	%fd1734, %fd1732, %fd1733;
	mov.f64 	%fd1735, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1736, %fd1734, %fd1735, %fd620;
	mov.f64 	%fd1737, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1738, %fd1734, %fd1737, %fd1736;
	mov.f64 	%fd1739, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1740, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1741, %fd1740, %fd1738, %fd1739;
	mov.f64 	%fd1742, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1743, %fd1741, %fd1738, %fd1742;
	mov.f64 	%fd1744, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1745, %fd1743, %fd1738, %fd1744;
	mov.f64 	%fd1746, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1747, %fd1745, %fd1738, %fd1746;
	mov.f64 	%fd1748, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1749, %fd1747, %fd1738, %fd1748;
	mov.f64 	%fd1750, 0d3F81111111122322;
	fma.rn.f64 	%fd1751, %fd1749, %fd1738, %fd1750;
	mov.f64 	%fd1752, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1753, %fd1751, %fd1738, %fd1752;
	mov.f64 	%fd1754, 0d3FC5555555555511;
	fma.rn.f64 	%fd1755, %fd1753, %fd1738, %fd1754;
	mov.f64 	%fd1756, 0d3FE000000000000B;
	fma.rn.f64 	%fd1757, %fd1755, %fd1738, %fd1756;
	mov.f64 	%fd1758, 0d3FF0000000000000;
	fma.rn.f64 	%fd1759, %fd1757, %fd1738, %fd1758;
	fma.rn.f64 	%fd1760, %fd1759, %fd1738, %fd1758;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r415, %temp}, %fd1760;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r416}, %fd1760;
	}
	shl.b32 	%r1768, %r414, 20;
	add.s32 	%r1769, %r416, %r1768;
	mov.b64 	%fd2215, {%r415, %r1769};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1770}, %fd620;
	}
	mov.b32 	 %f51, %r1770;
	abs.f32 	%f23, %f51;
	setp.lt.f32	%p725, %f23, 0f4086232B;
	@%p725 bra 	BB35_655;

	setp.lt.f64	%p726, %fd620, 0d0000000000000000;
	add.f64 	%fd1761, %fd620, 0d7FF0000000000000;
	selp.f64	%fd2215, 0d0000000000000000, %fd1761, %p726;
	setp.geu.f32	%p727, %f23, 0f40874800;
	@%p727 bra 	BB35_655;

	shr.u32 	%r1771, %r414, 31;
	add.s32 	%r1772, %r414, %r1771;
	shr.s32 	%r1773, %r1772, 1;
	shl.b32 	%r1774, %r1773, 20;
	add.s32 	%r1775, %r1774, %r416;
	mov.b64 	%fd1762, {%r415, %r1775};
	sub.s32 	%r1776, %r414, %r1773;
	shl.b32 	%r1777, %r1776, 20;
	add.s32 	%r1778, %r1777, 1072693248;
	mov.u32 	%r1779, 0;
	mov.b64 	%fd1763, {%r1779, %r1778};
	mul.f64 	%fd2215, %fd1762, %fd1763;
	bra.uni 	BB35_655;

BB35_643:
	setp.gt.s32	%p731, %r418, -1;
	@%p731 bra 	BB35_646;

	cvt.rzi.f64.f64	%fd1764, %fd624;
	setp.neu.f64	%p732, %fd1764, %fd624;
	selp.f64	%fd2213, 0dFFF8000000000000, %fd2213, %p732;

BB35_646:
	mov.f64 	%fd631, %fd2213;
	add.f64 	%fd632, %fd624, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1789}, %fd632;
	}
	and.b32  	%r1790, %r1789, 2146435072;
	setp.ne.s32	%p735, %r1790, 2146435072;
	mov.f64 	%fd2212, %fd631;
	@%p735 bra 	BB35_653;

	setp.gtu.f64	%p736, %fd625, 0d7FF0000000000000;
	mov.f64 	%fd2212, %fd632;
	@%p736 bra 	BB35_653;

	abs.f64 	%fd633, %fd624;
	setp.gtu.f64	%p737, %fd633, 0d7FF0000000000000;
	mov.f64 	%fd2211, %fd632;
	mov.f64 	%fd2212, %fd2211;
	@%p737 bra 	BB35_653;

	setp.eq.f64	%p738, %fd633, 0d7FF0000000000000;
	@%p738 bra 	BB35_652;
	bra.uni 	BB35_650;

BB35_652:
	setp.eq.f64	%p740, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p741, %fd625, 0d3FF0000000000000;
	selp.b32	%r1797, 2146435072, 0, %p741;
	xor.b32  	%r1798, %r1797, 2146435072;
	setp.lt.s32	%p742, %r417, 0;
	selp.b32	%r1799, %r1798, %r1797, %p742;
	selp.b32	%r1800, 1072693248, %r1799, %p740;
	mov.u32 	%r1801, 0;
	mov.b64 	%fd2212, {%r1801, %r1800};
	bra.uni 	BB35_653;

BB35_650:
	setp.neu.f64	%p739, %fd625, 0d7FF0000000000000;
	mov.f64 	%fd2212, %fd631;
	@%p739 bra 	BB35_653;

	shr.s32 	%r1791, %r417, 31;
	and.b32  	%r1792, %r1791, -2146435072;
	add.s32 	%r1793, %r1792, 2146435072;
	or.b32  	%r1794, %r1793, -2147483648;
	selp.b32	%r1795, %r1794, %r1793, %p23;
	mov.u32 	%r1796, 0;
	mov.b64 	%fd2212, {%r1796, %r1795};

BB35_653:
	setp.eq.f64	%p743, %fd624, 0d0000000000000000;
	setp.eq.f64	%p744, %fd156, 0d3FF0000000000000;
	or.pred  	%p745, %p744, %p743;
	selp.f64	%fd2215, 0d3FF0000000000000, %fd2212, %p745;

BB35_655:
	add.f64 	%fd1765, %fd2215, 0dBFF0000000000000;
	mul.f64 	%fd2216, %fd1765, 0d4059000000000000;

BB35_656:
	and.b16  	%rs49, %rs60, 255;
	setp.eq.s16	%p746, %rs49, 0;
	@%p746 bra 	BB35_681;
	bra.uni 	BB35_657;

BB35_681:
	setp.eq.s32	%p775, %r1, 0;
	@%p775 bra 	BB35_683;
	bra.uni 	BB35_682;

BB35_683:
	setp.lt.s32	%p776, %r396, 30;
	setp.eq.s32	%p777, %r1745, 31;
	and.pred  	%p778, %p777, %p776;
	selp.b32	%r1849, 1, %r1745, %p778;
	selp.u32	%r1850, 1, 0, %p778;
	sub.s32 	%r1851, %r1742, %r397;
	sub.s32 	%r1852, %r1744, %r395;
	add.s32 	%r1853, %r1852, %r1850;
	mul.lo.s32 	%r1854, %r1853, 30;
	sub.s32 	%r1856, %r871, %r396;
	mov.u32 	%r1857, 0;
	max.s32 	%r1858, %r1857, %r1856;
	min.s32 	%r1859, %r871, %r1849;
	mad.lo.s32 	%r1860, %r1851, 360, %r1854;
	add.s32 	%r1861, %r1860, %r1858;
	add.s32 	%r1862, %r1861, %r1859;
	add.s32 	%r2288, %r1862, -30;
	bra.uni 	BB35_684;

BB35_657:
	setp.eq.s32	%p747, %r1, 0;
	@%p747 bra 	BB35_659;
	bra.uni 	BB35_658;

BB35_659:
	setp.lt.s32	%p748, %r3, 30;
	setp.eq.s32	%p749, %r1745, 31;
	and.pred  	%p750, %p749, %p748;
	selp.b32	%r1802, 1, %r1745, %p750;
	selp.u32	%r1803, 1, 0, %p750;
	sub.s32 	%r1804, %r1742, %r526;
	sub.s32 	%r1805, %r1744, %r524;
	add.s32 	%r1806, %r1805, %r1803;
	mul.lo.s32 	%r1807, %r1806, 30;
	min.s32 	%r1809, %r871, %r1802;
	mad.lo.s32 	%r1810, %r1804, 360, %r1807;
	mov.u32 	%r1811, 0;
	max.s32 	%r1812, %r1811, %r101;
	add.s32 	%r1813, %r1810, %r1812;
	add.s32 	%r1814, %r1813, %r1809;
	add.s32 	%r2287, %r1814, -30;
	bra.uni 	BB35_660;

BB35_682:
	sub.s32 	%r2288, %r1743, %r398;

BB35_684:
	cvt.rn.f64.s32	%fd1804, %r2288;
	div.rn.f64 	%fd662, %fd1804, 0d4076800000000000;
	setp.eq.s32	%p779, %r2, 0;
	@%p779 bra 	BB35_704;
	bra.uni 	BB35_685;

BB35_704:
	fma.rn.f64 	%fd2231, %fd2285, %fd662, 0d3FF0000000000000;
	bra.uni 	BB35_705;

BB35_658:
	sub.s32 	%r2287, %r1743, %r527;

BB35_660:
	cvt.rn.f64.s32	%fd1766, %r2287;
	div.rn.f64 	%fd642, %fd1766, 0d4076800000000000;
	setp.eq.s32	%p751, %r2, 0;
	@%p751 bra 	BB35_680;
	bra.uni 	BB35_661;

BB35_680:
	fma.rn.f64 	%fd2231, %fd2285, %fd642, 0d3FF0000000000000;
	bra.uni 	BB35_705;

BB35_685:
	setp.eq.s32	%p780, %r2, 1;
	@%p780 bra 	BB35_690;
	bra.uni 	BB35_686;

BB35_690:
	mul.f64 	%fd667, %fd1, %fd662;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r434}, %fd667;
	}
	bfe.u32 	%r1875, %r434, 20, 11;
	add.s32 	%r1876, %r1875, -1012;
	mov.b64 	 %rd91, %fd667;
	shl.b64 	%rd42, %rd91, %r1876;
	setp.eq.s64	%p785, %rd42, -9223372036854775808;
	abs.f64 	%fd668, %fd615;
	// Callseq Start 133
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd668;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd667;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2230, [retval0+0];
	
	//{
	}// Callseq End 133
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r435}, %fd615;
	}
	setp.lt.s32	%p786, %r435, 0;
	and.pred  	%p25, %p786, %p785;
	@!%p25 bra 	BB35_692;
	bra.uni 	BB35_691;

BB35_691:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1877}, %fd2230;
	}
	xor.b32  	%r1878, %r1877, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1879, %temp}, %fd2230;
	}
	mov.b64 	%fd2230, {%r1879, %r1878};

BB35_692:
	mov.f64 	%fd2229, %fd2230;
	setp.eq.f64	%p787, %fd615, 0d0000000000000000;
	@%p787 bra 	BB35_695;
	bra.uni 	BB35_693;

BB35_695:
	selp.b32	%r1880, %r435, 0, %p785;
	or.b32  	%r1881, %r1880, 2146435072;
	setp.lt.s32	%p791, %r434, 0;
	selp.b32	%r1882, %r1881, %r1880, %p791;
	mov.u32 	%r1883, 0;
	mov.b64 	%fd2229, {%r1883, %r1882};
	bra.uni 	BB35_696;

BB35_661:
	setp.eq.s32	%p752, %r2, 1;
	@%p752 bra 	BB35_666;
	bra.uni 	BB35_662;

BB35_666:
	mul.f64 	%fd647, %fd1, %fd642;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r426}, %fd647;
	}
	bfe.u32 	%r1827, %r426, 20, 11;
	add.s32 	%r1828, %r1827, -1012;
	mov.b64 	 %rd90, %fd647;
	shl.b64 	%rd41, %rd90, %r1828;
	setp.eq.s64	%p757, %rd41, -9223372036854775808;
	abs.f64 	%fd648, %fd615;
	// Callseq Start 132
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd648;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd647;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2223, [retval0+0];
	
	//{
	}// Callseq End 132
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r427}, %fd615;
	}
	setp.lt.s32	%p758, %r427, 0;
	and.pred  	%p24, %p758, %p757;
	@!%p24 bra 	BB35_668;
	bra.uni 	BB35_667;

BB35_667:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1829}, %fd2223;
	}
	xor.b32  	%r1830, %r1829, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1831, %temp}, %fd2223;
	}
	mov.b64 	%fd2223, {%r1831, %r1830};

BB35_668:
	mov.f64 	%fd2222, %fd2223;
	setp.eq.f64	%p759, %fd615, 0d0000000000000000;
	@%p759 bra 	BB35_671;
	bra.uni 	BB35_669;

BB35_671:
	selp.b32	%r1832, %r427, 0, %p757;
	or.b32  	%r1833, %r1832, 2146435072;
	setp.lt.s32	%p763, %r426, 0;
	selp.b32	%r1834, %r1833, %r1832, %p763;
	mov.u32 	%r1835, 0;
	mov.b64 	%fd2222, {%r1835, %r1834};
	bra.uni 	BB35_672;

BB35_686:
	mov.f64 	%fd2231, 0d0000000000000000;
	setp.ne.s32	%p781, %r2, 2;
	@%p781 bra 	BB35_705;

	mul.f64 	%fd663, %fd2285, %fd662;
	mov.f64 	%fd1806, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1807, %fd663, %fd1806;
	mov.f64 	%fd1808, 0d4338000000000000;
	add.rn.f64 	%fd1809, %fd1807, %fd1808;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r431, %temp}, %fd1809;
	}
	mov.f64 	%fd1810, 0dC338000000000000;
	add.rn.f64 	%fd1811, %fd1809, %fd1810;
	mov.f64 	%fd1812, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1813, %fd1811, %fd1812, %fd663;
	mov.f64 	%fd1814, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1815, %fd1811, %fd1814, %fd1813;
	mov.f64 	%fd1816, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1817, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1818, %fd1817, %fd1815, %fd1816;
	mov.f64 	%fd1819, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1820, %fd1818, %fd1815, %fd1819;
	mov.f64 	%fd1821, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1822, %fd1820, %fd1815, %fd1821;
	mov.f64 	%fd1823, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1824, %fd1822, %fd1815, %fd1823;
	mov.f64 	%fd1825, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1826, %fd1824, %fd1815, %fd1825;
	mov.f64 	%fd1827, 0d3F81111111122322;
	fma.rn.f64 	%fd1828, %fd1826, %fd1815, %fd1827;
	mov.f64 	%fd1829, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1830, %fd1828, %fd1815, %fd1829;
	mov.f64 	%fd1831, 0d3FC5555555555511;
	fma.rn.f64 	%fd1832, %fd1830, %fd1815, %fd1831;
	mov.f64 	%fd1833, 0d3FE000000000000B;
	fma.rn.f64 	%fd1834, %fd1832, %fd1815, %fd1833;
	mov.f64 	%fd1835, 0d3FF0000000000000;
	fma.rn.f64 	%fd1836, %fd1834, %fd1815, %fd1835;
	fma.rn.f64 	%fd1837, %fd1836, %fd1815, %fd1835;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r432, %temp}, %fd1837;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r433}, %fd1837;
	}
	shl.b32 	%r1863, %r431, 20;
	add.s32 	%r1864, %r433, %r1863;
	mov.b64 	%fd2231, {%r432, %r1864};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1865}, %fd663;
	}
	mov.b32 	 %f53, %r1865;
	abs.f32 	%f25, %f53;
	setp.lt.f32	%p782, %f25, 0f4086232B;
	@%p782 bra 	BB35_705;

	setp.lt.f64	%p783, %fd663, 0d0000000000000000;
	add.f64 	%fd1838, %fd663, 0d7FF0000000000000;
	selp.f64	%fd2231, 0d0000000000000000, %fd1838, %p783;
	setp.geu.f32	%p784, %f25, 0f40874800;
	@%p784 bra 	BB35_705;

	shr.u32 	%r1866, %r431, 31;
	add.s32 	%r1867, %r431, %r1866;
	shr.s32 	%r1868, %r1867, 1;
	shl.b32 	%r1869, %r1868, 20;
	add.s32 	%r1870, %r1869, %r433;
	mov.b64 	%fd1839, {%r432, %r1870};
	sub.s32 	%r1871, %r431, %r1868;
	shl.b32 	%r1872, %r1871, 20;
	add.s32 	%r1873, %r1872, 1072693248;
	mov.u32 	%r1874, 0;
	mov.b64 	%fd1840, {%r1874, %r1873};
	mul.f64 	%fd2231, %fd1839, %fd1840;
	bra.uni 	BB35_705;

BB35_662:
	mov.f64 	%fd2231, 0d0000000000000000;
	setp.ne.s32	%p753, %r2, 2;
	@%p753 bra 	BB35_705;

	mul.f64 	%fd643, %fd2285, %fd642;
	mov.f64 	%fd1768, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1769, %fd643, %fd1768;
	mov.f64 	%fd1770, 0d4338000000000000;
	add.rn.f64 	%fd1771, %fd1769, %fd1770;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r423, %temp}, %fd1771;
	}
	mov.f64 	%fd1772, 0dC338000000000000;
	add.rn.f64 	%fd1773, %fd1771, %fd1772;
	mov.f64 	%fd1774, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1775, %fd1773, %fd1774, %fd643;
	mov.f64 	%fd1776, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1777, %fd1773, %fd1776, %fd1775;
	mov.f64 	%fd1778, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1779, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1780, %fd1779, %fd1777, %fd1778;
	mov.f64 	%fd1781, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1782, %fd1780, %fd1777, %fd1781;
	mov.f64 	%fd1783, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1784, %fd1782, %fd1777, %fd1783;
	mov.f64 	%fd1785, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1786, %fd1784, %fd1777, %fd1785;
	mov.f64 	%fd1787, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1788, %fd1786, %fd1777, %fd1787;
	mov.f64 	%fd1789, 0d3F81111111122322;
	fma.rn.f64 	%fd1790, %fd1788, %fd1777, %fd1789;
	mov.f64 	%fd1791, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1792, %fd1790, %fd1777, %fd1791;
	mov.f64 	%fd1793, 0d3FC5555555555511;
	fma.rn.f64 	%fd1794, %fd1792, %fd1777, %fd1793;
	mov.f64 	%fd1795, 0d3FE000000000000B;
	fma.rn.f64 	%fd1796, %fd1794, %fd1777, %fd1795;
	mov.f64 	%fd1797, 0d3FF0000000000000;
	fma.rn.f64 	%fd1798, %fd1796, %fd1777, %fd1797;
	fma.rn.f64 	%fd1799, %fd1798, %fd1777, %fd1797;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r424, %temp}, %fd1799;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r425}, %fd1799;
	}
	shl.b32 	%r1815, %r423, 20;
	add.s32 	%r1816, %r425, %r1815;
	mov.b64 	%fd2231, {%r424, %r1816};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1817}, %fd643;
	}
	mov.b32 	 %f52, %r1817;
	abs.f32 	%f24, %f52;
	setp.lt.f32	%p754, %f24, 0f4086232B;
	@%p754 bra 	BB35_705;

	setp.lt.f64	%p755, %fd643, 0d0000000000000000;
	add.f64 	%fd1800, %fd643, 0d7FF0000000000000;
	selp.f64	%fd2231, 0d0000000000000000, %fd1800, %p755;
	setp.geu.f32	%p756, %f24, 0f40874800;
	@%p756 bra 	BB35_705;

	shr.u32 	%r1818, %r423, 31;
	add.s32 	%r1819, %r423, %r1818;
	shr.s32 	%r1820, %r1819, 1;
	shl.b32 	%r1821, %r1820, 20;
	add.s32 	%r1822, %r1821, %r425;
	mov.b64 	%fd1801, {%r424, %r1822};
	sub.s32 	%r1823, %r423, %r1820;
	shl.b32 	%r1824, %r1823, 20;
	add.s32 	%r1825, %r1824, 1072693248;
	mov.u32 	%r1826, 0;
	mov.b64 	%fd1802, {%r1826, %r1825};
	mul.f64 	%fd2231, %fd1801, %fd1802;
	bra.uni 	BB35_705;

BB35_693:
	setp.gt.s32	%p788, %r435, -1;
	@%p788 bra 	BB35_696;

	cvt.rzi.f64.f64	%fd1841, %fd667;
	setp.neu.f64	%p789, %fd1841, %fd667;
	selp.f64	%fd2229, 0dFFF8000000000000, %fd2229, %p789;

BB35_696:
	mov.f64 	%fd674, %fd2229;
	add.f64 	%fd675, %fd667, %fd615;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1884}, %fd675;
	}
	and.b32  	%r1885, %r1884, 2146435072;
	setp.ne.s32	%p792, %r1885, 2146435072;
	mov.f64 	%fd2228, %fd674;
	@%p792 bra 	BB35_703;

	setp.gtu.f64	%p793, %fd668, 0d7FF0000000000000;
	mov.f64 	%fd2228, %fd675;
	@%p793 bra 	BB35_703;

	abs.f64 	%fd676, %fd667;
	setp.gtu.f64	%p794, %fd676, 0d7FF0000000000000;
	mov.f64 	%fd2227, %fd675;
	mov.f64 	%fd2228, %fd2227;
	@%p794 bra 	BB35_703;

	setp.eq.f64	%p795, %fd676, 0d7FF0000000000000;
	@%p795 bra 	BB35_702;
	bra.uni 	BB35_700;

BB35_702:
	setp.eq.f64	%p797, %fd615, 0dBFF0000000000000;
	setp.gt.f64	%p798, %fd668, 0d3FF0000000000000;
	selp.b32	%r1892, 2146435072, 0, %p798;
	xor.b32  	%r1893, %r1892, 2146435072;
	setp.lt.s32	%p799, %r434, 0;
	selp.b32	%r1894, %r1893, %r1892, %p799;
	selp.b32	%r1895, 1072693248, %r1894, %p797;
	mov.u32 	%r1896, 0;
	mov.b64 	%fd2228, {%r1896, %r1895};
	bra.uni 	BB35_703;

BB35_669:
	setp.gt.s32	%p760, %r427, -1;
	@%p760 bra 	BB35_672;

	cvt.rzi.f64.f64	%fd1803, %fd647;
	setp.neu.f64	%p761, %fd1803, %fd647;
	selp.f64	%fd2222, 0dFFF8000000000000, %fd2222, %p761;

BB35_672:
	mov.f64 	%fd654, %fd2222;
	add.f64 	%fd655, %fd647, %fd615;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1836}, %fd655;
	}
	and.b32  	%r1837, %r1836, 2146435072;
	setp.ne.s32	%p764, %r1837, 2146435072;
	mov.f64 	%fd2221, %fd654;
	@%p764 bra 	BB35_679;

	setp.gtu.f64	%p765, %fd648, 0d7FF0000000000000;
	mov.f64 	%fd2221, %fd655;
	@%p765 bra 	BB35_679;

	abs.f64 	%fd656, %fd647;
	setp.gtu.f64	%p766, %fd656, 0d7FF0000000000000;
	mov.f64 	%fd2220, %fd655;
	mov.f64 	%fd2221, %fd2220;
	@%p766 bra 	BB35_679;

	setp.eq.f64	%p767, %fd656, 0d7FF0000000000000;
	@%p767 bra 	BB35_678;
	bra.uni 	BB35_676;

BB35_678:
	setp.eq.f64	%p769, %fd615, 0dBFF0000000000000;
	setp.gt.f64	%p770, %fd648, 0d3FF0000000000000;
	selp.b32	%r1844, 2146435072, 0, %p770;
	xor.b32  	%r1845, %r1844, 2146435072;
	setp.lt.s32	%p771, %r426, 0;
	selp.b32	%r1846, %r1845, %r1844, %p771;
	selp.b32	%r1847, 1072693248, %r1846, %p769;
	mov.u32 	%r1848, 0;
	mov.b64 	%fd2221, {%r1848, %r1847};
	bra.uni 	BB35_679;

BB35_700:
	setp.neu.f64	%p796, %fd668, 0d7FF0000000000000;
	mov.f64 	%fd2228, %fd674;
	@%p796 bra 	BB35_703;

	shr.s32 	%r1886, %r434, 31;
	and.b32  	%r1887, %r1886, -2146435072;
	add.s32 	%r1888, %r1887, 2146435072;
	or.b32  	%r1889, %r1888, -2147483648;
	selp.b32	%r1890, %r1889, %r1888, %p25;
	mov.u32 	%r1891, 0;
	mov.b64 	%fd2228, {%r1891, %r1890};

BB35_703:
	setp.eq.f64	%p800, %fd667, 0d0000000000000000;
	setp.eq.f64	%p801, %fd615, 0d3FF0000000000000;
	or.pred  	%p802, %p801, %p800;
	selp.f64	%fd2231, 0d3FF0000000000000, %fd2228, %p802;
	bra.uni 	BB35_705;

BB35_676:
	setp.neu.f64	%p768, %fd648, 0d7FF0000000000000;
	mov.f64 	%fd2221, %fd654;
	@%p768 bra 	BB35_679;

	shr.s32 	%r1838, %r426, 31;
	and.b32  	%r1839, %r1838, -2146435072;
	add.s32 	%r1840, %r1839, 2146435072;
	or.b32  	%r1841, %r1840, -2147483648;
	selp.b32	%r1842, %r1841, %r1840, %p24;
	mov.u32 	%r1843, 0;
	mov.b64 	%fd2221, {%r1843, %r1842};

BB35_679:
	setp.eq.f64	%p772, %fd647, 0d0000000000000000;
	setp.eq.f64	%p773, %fd615, 0d3FF0000000000000;
	or.pred  	%p774, %p773, %p772;
	selp.f64	%fd2231, 0d3FF0000000000000, %fd2221, %p774;

BB35_705:
	rcp.rn.f64 	%fd1842, %fd2231;
	mul.f64 	%fd2207, %fd2207, %fd1842;
	fma.rn.f64 	%fd2232, %fd2216, %fd2207, %fd2232;
	mov.u16 	%rs60, 0;
	mov.u32 	%r2303, %r399;
	mov.u32 	%r2319, %r400;
	mov.u32 	%r2335, %r401;
	mov.u32 	%r2351, %r402;

BB35_706:
	mov.u32 	%r2350, %r2351;
	mov.u32 	%r2334, %r2335;
	mov.u32 	%r2318, %r2319;
	mov.u32 	%r2302, %r2303;
	add.s32 	%r2285, %r2285, 1;
	setp.lt.s32	%p803, %r2285, %r532;
	mov.u32 	%r2300, %r2302;
	mov.u32 	%r2316, %r2318;
	mov.u32 	%r2332, %r2334;
	mov.u32 	%r2348, %r2350;
	@%p803 bra 	BB35_629;

BB35_707:
	mov.u32 	%r2349, %r2348;
	mov.u32 	%r2333, %r2332;
	mov.u32 	%r2317, %r2316;
	mov.u32 	%r2301, %r2300;
	sub.f64 	%fd2020, %fd776, %fd2232;
	bra.uni 	BB35_708;

BB35_463:
	setp.eq.s32	%p535, %r2078, -1;
	@%p535 bra 	BB35_546;
	bra.uni 	BB35_464;

BB35_546:
	sub.f64 	%fd1602, %fd2287, %fd2285;
	fma.rn.f64 	%fd2287, %fd1602, 0d3FF999999999999A, %fd2287;
	mov.f64 	%fd2206, 0d0000000000000000;
	mov.u32 	%r2232, %r2233;
	mov.u32 	%r2248, %r2249;
	mov.u32 	%r2264, %r2265;
	mov.u32 	%r2280, %r2281;
	@%p29 bra 	BB35_626;

	div.rn.f64 	%fd1605, %fd2287, %fd1;
	add.f64 	%fd540, %fd1605, 0d3FF0000000000000;
	mov.u32 	%r2217, 0;
	mov.u16 	%rs59, 1;
	mov.f64 	%fd2181, 0d3FF0000000000000;
	mov.f64 	%fd2206, 0d0000000000000000;
	mov.u32 	%r2234, %r2233;
	mov.u32 	%r2250, %r2249;
	mov.u32 	%r2266, %r2265;
	mov.u32 	%r2282, %r2281;

BB35_548:
	mov.u32 	%r2270, %r2282;
	mov.u32 	%r344, %r2270;
	mov.u32 	%r2254, %r2266;
	mov.u32 	%r343, %r2254;
	mov.u32 	%r2238, %r2250;
	mov.u32 	%r342, %r2238;
	mov.u32 	%r2222, %r2234;
	mov.u32 	%r341, %r2222;
	mul.wide.s32 	%rd82, %r2217, 56;
	add.s64 	%rd83, %rd48, %rd82;
	add.s64 	%rd34, %rd83, 12;
	ld.u32 	%r1583, [%rd83+12];
	setp.gt.s32	%p627, %r523, %r1583;
	mov.u32 	%r2235, %r341;
	mov.u32 	%r2251, %r342;
	mov.u32 	%r2267, %r343;
	mov.u32 	%r2283, %r344;
	@%p627 bra 	BB35_625;

	ld.v2.u32 	{%r1584, %r1585}, [%rd34+-4];
	mov.u32 	%r349, %r1585;
	mov.u32 	%r348, %r1584;
	ld.v2.u32 	{%r1586, %r1587}, [%rd34+-12];
	mov.u32 	%r347, %r1587;
	mov.u32 	%r346, %r1586;
	ld.f64 	%fd2190, [%rd34+36];
	setp.neu.f64	%p628, %fd2190, 0dBFF0000000000000;
	@%p628 bra 	BB35_575;

	setp.eq.s32	%p629, %r531, 0;
	ld.v2.u32 	{%r1588, %r1589}, [%rd34+12];
	ld.v2.u32 	{%r1590, %r1591}, [%rd34+4];
	ld.v2.u32 	{%r1592, %r1593}, [%rd34+28];
	ld.v2.u32 	{%r1594, %r1595}, [%rd34+20];
	@%p629 bra 	BB35_552;
	bra.uni 	BB35_551;

BB35_552:
	setp.lt.s32	%p630, %r1591, 30;
	setp.eq.s32	%p631, %r1595, 31;
	and.pred  	%p632, %p631, %p630;
	selp.b32	%r1596, 1, %r1595, %p632;
	selp.u32	%r1597, 1, 0, %p632;
	sub.s32 	%r1598, %r1592, %r1588;
	sub.s32 	%r1599, %r1594, %r1590;
	add.s32 	%r1600, %r1599, %r1597;
	mul.lo.s32 	%r1601, %r1600, 30;
	sub.s32 	%r1603, %r871, %r1591;
	mov.u32 	%r1604, 0;
	max.s32 	%r1605, %r1604, %r1603;
	min.s32 	%r1606, %r871, %r1596;
	mad.lo.s32 	%r1607, %r1598, 360, %r1601;
	add.s32 	%r1608, %r1607, %r1605;
	add.s32 	%r1609, %r1608, %r1606;
	add.s32 	%r2218, %r1609, -30;
	bra.uni 	BB35_553;

BB35_551:
	sub.s32 	%r2218, %r1593, %r1589;

BB35_553:
	cvt.rn.f64.s32	%fd1606, %r2218;
	div.rn.f64 	%fd544, %fd1606, 0d4076800000000000;
	setp.eq.s32	%p633, %r4, 0;
	@%p633 bra 	BB35_573;
	bra.uni 	BB35_554;

BB35_573:
	fma.rn.f64 	%fd2189, %fd2, %fd544, 0d3FF0000000000000;
	bra.uni 	BB35_574;

BB35_554:
	setp.eq.s32	%p634, %r4, 1;
	@%p634 bra 	BB35_559;
	bra.uni 	BB35_555;

BB35_559:
	mul.f64 	%fd549, %fd3, %fd544;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r364}, %fd549;
	}
	bfe.u32 	%r1622, %r364, 20, 11;
	add.s32 	%r1623, %r1622, -1012;
	mov.b64 	 %rd84, %fd549;
	shl.b64 	%rd35, %rd84, %r1623;
	setp.eq.s64	%p639, %rd35, -9223372036854775808;
	abs.f64 	%fd550, %fd156;
	// Callseq Start 128
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd550;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd549;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2188, [retval0+0];
	
	//{
	}// Callseq End 128
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r365}, %fd156;
	}
	setp.lt.s32	%p640, %r365, 0;
	and.pred  	%p20, %p640, %p639;
	@!%p20 bra 	BB35_561;
	bra.uni 	BB35_560;

BB35_560:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1624}, %fd2188;
	}
	xor.b32  	%r1625, %r1624, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1626, %temp}, %fd2188;
	}
	mov.b64 	%fd2188, {%r1626, %r1625};

BB35_561:
	mov.f64 	%fd2187, %fd2188;
	setp.eq.f64	%p641, %fd156, 0d0000000000000000;
	@%p641 bra 	BB35_564;
	bra.uni 	BB35_562;

BB35_564:
	selp.b32	%r1627, %r365, 0, %p639;
	or.b32  	%r1628, %r1627, 2146435072;
	setp.lt.s32	%p645, %r364, 0;
	selp.b32	%r1629, %r1628, %r1627, %p645;
	mov.u32 	%r1630, 0;
	mov.b64 	%fd2187, {%r1630, %r1629};
	bra.uni 	BB35_565;

BB35_555:
	mov.f64 	%fd2189, 0d0000000000000000;
	setp.ne.s32	%p635, %r4, 2;
	@%p635 bra 	BB35_574;

	mul.f64 	%fd545, %fd2, %fd544;
	mov.f64 	%fd1608, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1609, %fd545, %fd1608;
	mov.f64 	%fd1610, 0d4338000000000000;
	add.rn.f64 	%fd1611, %fd1609, %fd1610;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r361, %temp}, %fd1611;
	}
	mov.f64 	%fd1612, 0dC338000000000000;
	add.rn.f64 	%fd1613, %fd1611, %fd1612;
	mov.f64 	%fd1614, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1615, %fd1613, %fd1614, %fd545;
	mov.f64 	%fd1616, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1617, %fd1613, %fd1616, %fd1615;
	mov.f64 	%fd1618, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1619, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1620, %fd1619, %fd1617, %fd1618;
	mov.f64 	%fd1621, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1622, %fd1620, %fd1617, %fd1621;
	mov.f64 	%fd1623, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1624, %fd1622, %fd1617, %fd1623;
	mov.f64 	%fd1625, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1626, %fd1624, %fd1617, %fd1625;
	mov.f64 	%fd1627, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1628, %fd1626, %fd1617, %fd1627;
	mov.f64 	%fd1629, 0d3F81111111122322;
	fma.rn.f64 	%fd1630, %fd1628, %fd1617, %fd1629;
	mov.f64 	%fd1631, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1632, %fd1630, %fd1617, %fd1631;
	mov.f64 	%fd1633, 0d3FC5555555555511;
	fma.rn.f64 	%fd1634, %fd1632, %fd1617, %fd1633;
	mov.f64 	%fd1635, 0d3FE000000000000B;
	fma.rn.f64 	%fd1636, %fd1634, %fd1617, %fd1635;
	mov.f64 	%fd1637, 0d3FF0000000000000;
	fma.rn.f64 	%fd1638, %fd1636, %fd1617, %fd1637;
	fma.rn.f64 	%fd1639, %fd1638, %fd1617, %fd1637;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r362, %temp}, %fd1639;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r363}, %fd1639;
	}
	shl.b32 	%r1610, %r361, 20;
	add.s32 	%r1611, %r363, %r1610;
	mov.b64 	%fd2189, {%r362, %r1611};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1612}, %fd545;
	}
	mov.b32 	 %f48, %r1612;
	abs.f32 	%f20, %f48;
	setp.lt.f32	%p636, %f20, 0f4086232B;
	@%p636 bra 	BB35_574;

	setp.lt.f64	%p637, %fd545, 0d0000000000000000;
	add.f64 	%fd1640, %fd545, 0d7FF0000000000000;
	selp.f64	%fd2189, 0d0000000000000000, %fd1640, %p637;
	setp.geu.f32	%p638, %f20, 0f40874800;
	@%p638 bra 	BB35_574;

	shr.u32 	%r1613, %r361, 31;
	add.s32 	%r1614, %r361, %r1613;
	shr.s32 	%r1615, %r1614, 1;
	shl.b32 	%r1616, %r1615, 20;
	add.s32 	%r1617, %r1616, %r363;
	mov.b64 	%fd1641, {%r362, %r1617};
	sub.s32 	%r1618, %r361, %r1615;
	shl.b32 	%r1619, %r1618, 20;
	add.s32 	%r1620, %r1619, 1072693248;
	mov.u32 	%r1621, 0;
	mov.b64 	%fd1642, {%r1621, %r1620};
	mul.f64 	%fd2189, %fd1641, %fd1642;
	bra.uni 	BB35_574;

BB35_562:
	setp.gt.s32	%p642, %r365, -1;
	@%p642 bra 	BB35_565;

	cvt.rzi.f64.f64	%fd1643, %fd549;
	setp.neu.f64	%p643, %fd1643, %fd549;
	selp.f64	%fd2187, 0dFFF8000000000000, %fd2187, %p643;

BB35_565:
	mov.f64 	%fd556, %fd2187;
	add.f64 	%fd557, %fd549, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1631}, %fd557;
	}
	and.b32  	%r1632, %r1631, 2146435072;
	setp.ne.s32	%p646, %r1632, 2146435072;
	mov.f64 	%fd2186, %fd556;
	@%p646 bra 	BB35_572;

	setp.gtu.f64	%p647, %fd550, 0d7FF0000000000000;
	mov.f64 	%fd2186, %fd557;
	@%p647 bra 	BB35_572;

	abs.f64 	%fd558, %fd549;
	setp.gtu.f64	%p648, %fd558, 0d7FF0000000000000;
	mov.f64 	%fd2185, %fd557;
	mov.f64 	%fd2186, %fd2185;
	@%p648 bra 	BB35_572;

	setp.eq.f64	%p649, %fd558, 0d7FF0000000000000;
	@%p649 bra 	BB35_571;
	bra.uni 	BB35_569;

BB35_571:
	setp.eq.f64	%p651, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p652, %fd550, 0d3FF0000000000000;
	selp.b32	%r1639, 2146435072, 0, %p652;
	xor.b32  	%r1640, %r1639, 2146435072;
	setp.lt.s32	%p653, %r364, 0;
	selp.b32	%r1641, %r1640, %r1639, %p653;
	selp.b32	%r1642, 1072693248, %r1641, %p651;
	mov.u32 	%r1643, 0;
	mov.b64 	%fd2186, {%r1643, %r1642};
	bra.uni 	BB35_572;

BB35_569:
	setp.neu.f64	%p650, %fd550, 0d7FF0000000000000;
	mov.f64 	%fd2186, %fd556;
	@%p650 bra 	BB35_572;

	shr.s32 	%r1633, %r364, 31;
	and.b32  	%r1634, %r1633, -2146435072;
	add.s32 	%r1635, %r1634, 2146435072;
	or.b32  	%r1636, %r1635, -2147483648;
	selp.b32	%r1637, %r1636, %r1635, %p20;
	mov.u32 	%r1638, 0;
	mov.b64 	%fd2186, {%r1638, %r1637};

BB35_572:
	setp.eq.f64	%p654, %fd549, 0d0000000000000000;
	setp.eq.f64	%p655, %fd156, 0d3FF0000000000000;
	or.pred  	%p656, %p655, %p654;
	selp.f64	%fd2189, 0d3FF0000000000000, %fd2186, %p656;

BB35_574:
	add.f64 	%fd1644, %fd2189, 0dBFF0000000000000;
	mul.f64 	%fd2190, %fd1644, 0d4059000000000000;

BB35_575:
	and.b16  	%rs46, %rs59, 255;
	setp.eq.s16	%p657, %rs46, 0;
	@%p657 bra 	BB35_600;
	bra.uni 	BB35_576;

BB35_600:
	setp.eq.s32	%p686, %r1, 0;
	@%p686 bra 	BB35_602;
	bra.uni 	BB35_601;

BB35_602:
	setp.lt.s32	%p687, %r342, 30;
	setp.eq.s32	%p688, %r1587, 31;
	and.pred  	%p689, %p688, %p687;
	selp.b32	%r1691, 1, %r1587, %p689;
	selp.u32	%r1692, 1, 0, %p689;
	sub.s32 	%r1693, %r1584, %r343;
	sub.s32 	%r1694, %r1586, %r341;
	add.s32 	%r1695, %r1694, %r1692;
	mul.lo.s32 	%r1696, %r1695, 30;
	sub.s32 	%r1698, %r871, %r342;
	mov.u32 	%r1699, 0;
	max.s32 	%r1700, %r1699, %r1698;
	min.s32 	%r1701, %r871, %r1691;
	mad.lo.s32 	%r1702, %r1693, 360, %r1696;
	add.s32 	%r1703, %r1702, %r1700;
	add.s32 	%r1704, %r1703, %r1701;
	add.s32 	%r2220, %r1704, -30;
	bra.uni 	BB35_603;

BB35_576:
	setp.eq.s32	%p658, %r1, 0;
	@%p658 bra 	BB35_578;
	bra.uni 	BB35_577;

BB35_578:
	setp.lt.s32	%p659, %r3, 30;
	setp.eq.s32	%p660, %r1587, 31;
	and.pred  	%p661, %p660, %p659;
	selp.b32	%r1644, 1, %r1587, %p661;
	selp.u32	%r1645, 1, 0, %p661;
	sub.s32 	%r1646, %r1584, %r526;
	sub.s32 	%r1647, %r1586, %r524;
	add.s32 	%r1648, %r1647, %r1645;
	mul.lo.s32 	%r1649, %r1648, 30;
	min.s32 	%r1651, %r871, %r1644;
	mad.lo.s32 	%r1652, %r1646, 360, %r1649;
	mov.u32 	%r1653, 0;
	max.s32 	%r1654, %r1653, %r101;
	add.s32 	%r1655, %r1652, %r1654;
	add.s32 	%r1656, %r1655, %r1651;
	add.s32 	%r2219, %r1656, -30;
	bra.uni 	BB35_579;

BB35_601:
	sub.s32 	%r2220, %r1585, %r344;

BB35_603:
	cvt.rn.f64.s32	%fd1683, %r2220;
	div.rn.f64 	%fd587, %fd1683, 0d4076800000000000;
	setp.eq.s32	%p690, %r2, 0;
	@%p690 bra 	BB35_623;
	bra.uni 	BB35_604;

BB35_623:
	fma.rn.f64 	%fd2205, %fd2287, %fd587, 0d3FF0000000000000;
	bra.uni 	BB35_624;

BB35_577:
	sub.s32 	%r2219, %r1585, %r527;

BB35_579:
	cvt.rn.f64.s32	%fd1645, %r2219;
	div.rn.f64 	%fd567, %fd1645, 0d4076800000000000;
	setp.eq.s32	%p662, %r2, 0;
	@%p662 bra 	BB35_599;
	bra.uni 	BB35_580;

BB35_599:
	fma.rn.f64 	%fd2205, %fd2287, %fd567, 0d3FF0000000000000;
	bra.uni 	BB35_624;

BB35_604:
	setp.eq.s32	%p691, %r2, 1;
	@%p691 bra 	BB35_609;
	bra.uni 	BB35_605;

BB35_609:
	mul.f64 	%fd592, %fd1, %fd587;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r381}, %fd592;
	}
	bfe.u32 	%r1717, %r381, 20, 11;
	add.s32 	%r1718, %r1717, -1012;
	mov.b64 	 %rd86, %fd592;
	shl.b64 	%rd37, %rd86, %r1718;
	setp.eq.s64	%p696, %rd37, -9223372036854775808;
	abs.f64 	%fd593, %fd540;
	// Callseq Start 130
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd593;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd592;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2204, [retval0+0];
	
	//{
	}// Callseq End 130
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r382}, %fd540;
	}
	setp.lt.s32	%p697, %r382, 0;
	and.pred  	%p22, %p697, %p696;
	@!%p22 bra 	BB35_611;
	bra.uni 	BB35_610;

BB35_610:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1719}, %fd2204;
	}
	xor.b32  	%r1720, %r1719, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1721, %temp}, %fd2204;
	}
	mov.b64 	%fd2204, {%r1721, %r1720};

BB35_611:
	mov.f64 	%fd2203, %fd2204;
	setp.eq.f64	%p698, %fd540, 0d0000000000000000;
	@%p698 bra 	BB35_614;
	bra.uni 	BB35_612;

BB35_614:
	selp.b32	%r1722, %r382, 0, %p696;
	or.b32  	%r1723, %r1722, 2146435072;
	setp.lt.s32	%p702, %r381, 0;
	selp.b32	%r1724, %r1723, %r1722, %p702;
	mov.u32 	%r1725, 0;
	mov.b64 	%fd2203, {%r1725, %r1724};
	bra.uni 	BB35_615;

BB35_580:
	setp.eq.s32	%p663, %r2, 1;
	@%p663 bra 	BB35_585;
	bra.uni 	BB35_581;

BB35_585:
	mul.f64 	%fd572, %fd1, %fd567;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r373}, %fd572;
	}
	bfe.u32 	%r1669, %r373, 20, 11;
	add.s32 	%r1670, %r1669, -1012;
	mov.b64 	 %rd85, %fd572;
	shl.b64 	%rd36, %rd85, %r1670;
	setp.eq.s64	%p668, %rd36, -9223372036854775808;
	abs.f64 	%fd573, %fd540;
	// Callseq Start 129
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd573;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd572;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2197, [retval0+0];
	
	//{
	}// Callseq End 129
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r374}, %fd540;
	}
	setp.lt.s32	%p669, %r374, 0;
	and.pred  	%p21, %p669, %p668;
	@!%p21 bra 	BB35_587;
	bra.uni 	BB35_586;

BB35_586:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1671}, %fd2197;
	}
	xor.b32  	%r1672, %r1671, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1673, %temp}, %fd2197;
	}
	mov.b64 	%fd2197, {%r1673, %r1672};

BB35_587:
	mov.f64 	%fd2196, %fd2197;
	setp.eq.f64	%p670, %fd540, 0d0000000000000000;
	@%p670 bra 	BB35_590;
	bra.uni 	BB35_588;

BB35_590:
	selp.b32	%r1674, %r374, 0, %p668;
	or.b32  	%r1675, %r1674, 2146435072;
	setp.lt.s32	%p674, %r373, 0;
	selp.b32	%r1676, %r1675, %r1674, %p674;
	mov.u32 	%r1677, 0;
	mov.b64 	%fd2196, {%r1677, %r1676};
	bra.uni 	BB35_591;

BB35_605:
	mov.f64 	%fd2205, 0d0000000000000000;
	setp.ne.s32	%p692, %r2, 2;
	@%p692 bra 	BB35_624;

	mul.f64 	%fd588, %fd2287, %fd587;
	mov.f64 	%fd1685, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1686, %fd588, %fd1685;
	mov.f64 	%fd1687, 0d4338000000000000;
	add.rn.f64 	%fd1688, %fd1686, %fd1687;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r378, %temp}, %fd1688;
	}
	mov.f64 	%fd1689, 0dC338000000000000;
	add.rn.f64 	%fd1690, %fd1688, %fd1689;
	mov.f64 	%fd1691, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1692, %fd1690, %fd1691, %fd588;
	mov.f64 	%fd1693, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1694, %fd1690, %fd1693, %fd1692;
	mov.f64 	%fd1695, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1696, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1697, %fd1696, %fd1694, %fd1695;
	mov.f64 	%fd1698, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1699, %fd1697, %fd1694, %fd1698;
	mov.f64 	%fd1700, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1701, %fd1699, %fd1694, %fd1700;
	mov.f64 	%fd1702, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1703, %fd1701, %fd1694, %fd1702;
	mov.f64 	%fd1704, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1705, %fd1703, %fd1694, %fd1704;
	mov.f64 	%fd1706, 0d3F81111111122322;
	fma.rn.f64 	%fd1707, %fd1705, %fd1694, %fd1706;
	mov.f64 	%fd1708, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1709, %fd1707, %fd1694, %fd1708;
	mov.f64 	%fd1710, 0d3FC5555555555511;
	fma.rn.f64 	%fd1711, %fd1709, %fd1694, %fd1710;
	mov.f64 	%fd1712, 0d3FE000000000000B;
	fma.rn.f64 	%fd1713, %fd1711, %fd1694, %fd1712;
	mov.f64 	%fd1714, 0d3FF0000000000000;
	fma.rn.f64 	%fd1715, %fd1713, %fd1694, %fd1714;
	fma.rn.f64 	%fd1716, %fd1715, %fd1694, %fd1714;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r379, %temp}, %fd1716;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r380}, %fd1716;
	}
	shl.b32 	%r1705, %r378, 20;
	add.s32 	%r1706, %r380, %r1705;
	mov.b64 	%fd2205, {%r379, %r1706};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1707}, %fd588;
	}
	mov.b32 	 %f50, %r1707;
	abs.f32 	%f22, %f50;
	setp.lt.f32	%p693, %f22, 0f4086232B;
	@%p693 bra 	BB35_624;

	setp.lt.f64	%p694, %fd588, 0d0000000000000000;
	add.f64 	%fd1717, %fd588, 0d7FF0000000000000;
	selp.f64	%fd2205, 0d0000000000000000, %fd1717, %p694;
	setp.geu.f32	%p695, %f22, 0f40874800;
	@%p695 bra 	BB35_624;

	shr.u32 	%r1708, %r378, 31;
	add.s32 	%r1709, %r378, %r1708;
	shr.s32 	%r1710, %r1709, 1;
	shl.b32 	%r1711, %r1710, 20;
	add.s32 	%r1712, %r1711, %r380;
	mov.b64 	%fd1718, {%r379, %r1712};
	sub.s32 	%r1713, %r378, %r1710;
	shl.b32 	%r1714, %r1713, 20;
	add.s32 	%r1715, %r1714, 1072693248;
	mov.u32 	%r1716, 0;
	mov.b64 	%fd1719, {%r1716, %r1715};
	mul.f64 	%fd2205, %fd1718, %fd1719;
	bra.uni 	BB35_624;

BB35_581:
	mov.f64 	%fd2205, 0d0000000000000000;
	setp.ne.s32	%p664, %r2, 2;
	@%p664 bra 	BB35_624;

	mul.f64 	%fd568, %fd2287, %fd567;
	mov.f64 	%fd1647, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1648, %fd568, %fd1647;
	mov.f64 	%fd1649, 0d4338000000000000;
	add.rn.f64 	%fd1650, %fd1648, %fd1649;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r370, %temp}, %fd1650;
	}
	mov.f64 	%fd1651, 0dC338000000000000;
	add.rn.f64 	%fd1652, %fd1650, %fd1651;
	mov.f64 	%fd1653, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1654, %fd1652, %fd1653, %fd568;
	mov.f64 	%fd1655, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1656, %fd1652, %fd1655, %fd1654;
	mov.f64 	%fd1657, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1658, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1659, %fd1658, %fd1656, %fd1657;
	mov.f64 	%fd1660, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1661, %fd1659, %fd1656, %fd1660;
	mov.f64 	%fd1662, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1663, %fd1661, %fd1656, %fd1662;
	mov.f64 	%fd1664, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1665, %fd1663, %fd1656, %fd1664;
	mov.f64 	%fd1666, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1667, %fd1665, %fd1656, %fd1666;
	mov.f64 	%fd1668, 0d3F81111111122322;
	fma.rn.f64 	%fd1669, %fd1667, %fd1656, %fd1668;
	mov.f64 	%fd1670, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1671, %fd1669, %fd1656, %fd1670;
	mov.f64 	%fd1672, 0d3FC5555555555511;
	fma.rn.f64 	%fd1673, %fd1671, %fd1656, %fd1672;
	mov.f64 	%fd1674, 0d3FE000000000000B;
	fma.rn.f64 	%fd1675, %fd1673, %fd1656, %fd1674;
	mov.f64 	%fd1676, 0d3FF0000000000000;
	fma.rn.f64 	%fd1677, %fd1675, %fd1656, %fd1676;
	fma.rn.f64 	%fd1678, %fd1677, %fd1656, %fd1676;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r371, %temp}, %fd1678;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r372}, %fd1678;
	}
	shl.b32 	%r1657, %r370, 20;
	add.s32 	%r1658, %r372, %r1657;
	mov.b64 	%fd2205, {%r371, %r1658};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1659}, %fd568;
	}
	mov.b32 	 %f49, %r1659;
	abs.f32 	%f21, %f49;
	setp.lt.f32	%p665, %f21, 0f4086232B;
	@%p665 bra 	BB35_624;

	setp.lt.f64	%p666, %fd568, 0d0000000000000000;
	add.f64 	%fd1679, %fd568, 0d7FF0000000000000;
	selp.f64	%fd2205, 0d0000000000000000, %fd1679, %p666;
	setp.geu.f32	%p667, %f21, 0f40874800;
	@%p667 bra 	BB35_624;

	shr.u32 	%r1660, %r370, 31;
	add.s32 	%r1661, %r370, %r1660;
	shr.s32 	%r1662, %r1661, 1;
	shl.b32 	%r1663, %r1662, 20;
	add.s32 	%r1664, %r1663, %r372;
	mov.b64 	%fd1680, {%r371, %r1664};
	sub.s32 	%r1665, %r370, %r1662;
	shl.b32 	%r1666, %r1665, 20;
	add.s32 	%r1667, %r1666, 1072693248;
	mov.u32 	%r1668, 0;
	mov.b64 	%fd1681, {%r1668, %r1667};
	mul.f64 	%fd2205, %fd1680, %fd1681;
	bra.uni 	BB35_624;

BB35_612:
	setp.gt.s32	%p699, %r382, -1;
	@%p699 bra 	BB35_615;

	cvt.rzi.f64.f64	%fd1720, %fd592;
	setp.neu.f64	%p700, %fd1720, %fd592;
	selp.f64	%fd2203, 0dFFF8000000000000, %fd2203, %p700;

BB35_615:
	mov.f64 	%fd599, %fd2203;
	add.f64 	%fd600, %fd592, %fd540;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1726}, %fd600;
	}
	and.b32  	%r1727, %r1726, 2146435072;
	setp.ne.s32	%p703, %r1727, 2146435072;
	mov.f64 	%fd2202, %fd599;
	@%p703 bra 	BB35_622;

	setp.gtu.f64	%p704, %fd593, 0d7FF0000000000000;
	mov.f64 	%fd2202, %fd600;
	@%p704 bra 	BB35_622;

	abs.f64 	%fd601, %fd592;
	setp.gtu.f64	%p705, %fd601, 0d7FF0000000000000;
	mov.f64 	%fd2201, %fd600;
	mov.f64 	%fd2202, %fd2201;
	@%p705 bra 	BB35_622;

	setp.eq.f64	%p706, %fd601, 0d7FF0000000000000;
	@%p706 bra 	BB35_621;
	bra.uni 	BB35_619;

BB35_621:
	setp.eq.f64	%p708, %fd540, 0dBFF0000000000000;
	setp.gt.f64	%p709, %fd593, 0d3FF0000000000000;
	selp.b32	%r1734, 2146435072, 0, %p709;
	xor.b32  	%r1735, %r1734, 2146435072;
	setp.lt.s32	%p710, %r381, 0;
	selp.b32	%r1736, %r1735, %r1734, %p710;
	selp.b32	%r1737, 1072693248, %r1736, %p708;
	mov.u32 	%r1738, 0;
	mov.b64 	%fd2202, {%r1738, %r1737};
	bra.uni 	BB35_622;

BB35_588:
	setp.gt.s32	%p671, %r374, -1;
	@%p671 bra 	BB35_591;

	cvt.rzi.f64.f64	%fd1682, %fd572;
	setp.neu.f64	%p672, %fd1682, %fd572;
	selp.f64	%fd2196, 0dFFF8000000000000, %fd2196, %p672;

BB35_591:
	mov.f64 	%fd579, %fd2196;
	add.f64 	%fd580, %fd572, %fd540;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1678}, %fd580;
	}
	and.b32  	%r1679, %r1678, 2146435072;
	setp.ne.s32	%p675, %r1679, 2146435072;
	mov.f64 	%fd2195, %fd579;
	@%p675 bra 	BB35_598;

	setp.gtu.f64	%p676, %fd573, 0d7FF0000000000000;
	mov.f64 	%fd2195, %fd580;
	@%p676 bra 	BB35_598;

	abs.f64 	%fd581, %fd572;
	setp.gtu.f64	%p677, %fd581, 0d7FF0000000000000;
	mov.f64 	%fd2194, %fd580;
	mov.f64 	%fd2195, %fd2194;
	@%p677 bra 	BB35_598;

	setp.eq.f64	%p678, %fd581, 0d7FF0000000000000;
	@%p678 bra 	BB35_597;
	bra.uni 	BB35_595;

BB35_597:
	setp.eq.f64	%p680, %fd540, 0dBFF0000000000000;
	setp.gt.f64	%p681, %fd573, 0d3FF0000000000000;
	selp.b32	%r1686, 2146435072, 0, %p681;
	xor.b32  	%r1687, %r1686, 2146435072;
	setp.lt.s32	%p682, %r373, 0;
	selp.b32	%r1688, %r1687, %r1686, %p682;
	selp.b32	%r1689, 1072693248, %r1688, %p680;
	mov.u32 	%r1690, 0;
	mov.b64 	%fd2195, {%r1690, %r1689};
	bra.uni 	BB35_598;

BB35_619:
	setp.neu.f64	%p707, %fd593, 0d7FF0000000000000;
	mov.f64 	%fd2202, %fd599;
	@%p707 bra 	BB35_622;

	shr.s32 	%r1728, %r381, 31;
	and.b32  	%r1729, %r1728, -2146435072;
	add.s32 	%r1730, %r1729, 2146435072;
	or.b32  	%r1731, %r1730, -2147483648;
	selp.b32	%r1732, %r1731, %r1730, %p22;
	mov.u32 	%r1733, 0;
	mov.b64 	%fd2202, {%r1733, %r1732};

BB35_622:
	setp.eq.f64	%p711, %fd592, 0d0000000000000000;
	setp.eq.f64	%p712, %fd540, 0d3FF0000000000000;
	or.pred  	%p713, %p712, %p711;
	selp.f64	%fd2205, 0d3FF0000000000000, %fd2202, %p713;
	bra.uni 	BB35_624;

BB35_595:
	setp.neu.f64	%p679, %fd573, 0d7FF0000000000000;
	mov.f64 	%fd2195, %fd579;
	@%p679 bra 	BB35_598;

	shr.s32 	%r1680, %r373, 31;
	and.b32  	%r1681, %r1680, -2146435072;
	add.s32 	%r1682, %r1681, 2146435072;
	or.b32  	%r1683, %r1682, -2147483648;
	selp.b32	%r1684, %r1683, %r1682, %p21;
	mov.u32 	%r1685, 0;
	mov.b64 	%fd2195, {%r1685, %r1684};

BB35_598:
	setp.eq.f64	%p683, %fd572, 0d0000000000000000;
	setp.eq.f64	%p684, %fd540, 0d3FF0000000000000;
	or.pred  	%p685, %p684, %p683;
	selp.f64	%fd2205, 0d3FF0000000000000, %fd2195, %p685;

BB35_624:
	rcp.rn.f64 	%fd1721, %fd2205;
	mul.f64 	%fd2181, %fd2181, %fd1721;
	fma.rn.f64 	%fd2206, %fd2190, %fd2181, %fd2206;
	mov.u16 	%rs59, 0;
	mov.u32 	%r2235, %r346;
	mov.u32 	%r2251, %r347;
	mov.u32 	%r2267, %r348;
	mov.u32 	%r2283, %r349;

BB35_625:
	mov.u32 	%r2282, %r2283;
	mov.u32 	%r2266, %r2267;
	mov.u32 	%r2250, %r2251;
	mov.u32 	%r2234, %r2235;
	add.s32 	%r2217, %r2217, 1;
	setp.lt.s32	%p714, %r2217, %r532;
	mov.u32 	%r2232, %r2234;
	mov.u32 	%r2248, %r2250;
	mov.u32 	%r2264, %r2266;
	mov.u32 	%r2280, %r2282;
	@%p714 bra 	BB35_548;

BB35_626:
	mov.u32 	%r2281, %r2280;
	mov.u32 	%r2265, %r2264;
	mov.u32 	%r2249, %r2248;
	mov.u32 	%r2233, %r2232;
	sub.f64 	%fd2019, %fd776, %fd2206;
	add.s32 	%r2426, %r2426, 1;
	mov.u32 	%r2078, 1;

BB35_790:
	bra.uni 	BB35_791;

BB35_464:
	setp.ne.s32	%p536, %r2078, 1;
	@%p536 bra 	BB35_791;

	sub.f64 	%fd1481, %fd2285, %fd2287;
	fma.rn.f64 	%fd2285, %fd1481, 0d3FF999999999999A, %fd2285;
	mov.f64 	%fd2180, 0d0000000000000000;
	mov.u32 	%r2164, %r2165;
	mov.u32 	%r2180, %r2181;
	mov.u32 	%r2196, %r2197;
	mov.u32 	%r2212, %r2213;
	@%p29 bra 	BB35_545;

	div.rn.f64 	%fd1484, %fd2285, %fd1;
	add.f64 	%fd465, %fd1484, 0d3FF0000000000000;
	mov.u32 	%r2149, 0;
	mov.u16 	%rs58, 1;
	mov.f64 	%fd2155, 0d3FF0000000000000;
	mov.f64 	%fd2180, 0d0000000000000000;
	mov.u32 	%r2166, %r2165;
	mov.u32 	%r2182, %r2181;
	mov.u32 	%r2198, %r2197;
	mov.u32 	%r2214, %r2213;

BB35_467:
	mov.u32 	%r2202, %r2214;
	mov.u32 	%r292, %r2202;
	mov.u32 	%r2186, %r2198;
	mov.u32 	%r291, %r2186;
	mov.u32 	%r2170, %r2182;
	mov.u32 	%r290, %r2170;
	mov.u32 	%r2154, %r2166;
	mov.u32 	%r289, %r2154;
	mul.wide.s32 	%rd77, %r2149, 56;
	add.s64 	%rd78, %rd48, %rd77;
	add.s64 	%rd29, %rd78, 12;
	ld.u32 	%r1425, [%rd78+12];
	setp.gt.s32	%p538, %r523, %r1425;
	mov.u32 	%r2167, %r289;
	mov.u32 	%r2183, %r290;
	mov.u32 	%r2199, %r291;
	mov.u32 	%r2215, %r292;
	@%p538 bra 	BB35_544;

	ld.v2.u32 	{%r1426, %r1427}, [%rd29+-4];
	mov.u32 	%r297, %r1427;
	mov.u32 	%r296, %r1426;
	ld.v2.u32 	{%r1428, %r1429}, [%rd29+-12];
	mov.u32 	%r295, %r1429;
	mov.u32 	%r294, %r1428;
	ld.f64 	%fd2164, [%rd29+36];
	setp.neu.f64	%p539, %fd2164, 0dBFF0000000000000;
	@%p539 bra 	BB35_494;

	setp.eq.s32	%p540, %r531, 0;
	ld.v2.u32 	{%r1430, %r1431}, [%rd29+12];
	ld.v2.u32 	{%r1432, %r1433}, [%rd29+4];
	ld.v2.u32 	{%r1434, %r1435}, [%rd29+28];
	ld.v2.u32 	{%r1436, %r1437}, [%rd29+20];
	@%p540 bra 	BB35_471;
	bra.uni 	BB35_470;

BB35_471:
	setp.lt.s32	%p541, %r1433, 30;
	setp.eq.s32	%p542, %r1437, 31;
	and.pred  	%p543, %p542, %p541;
	selp.b32	%r1438, 1, %r1437, %p543;
	selp.u32	%r1439, 1, 0, %p543;
	sub.s32 	%r1440, %r1434, %r1430;
	sub.s32 	%r1441, %r1436, %r1432;
	add.s32 	%r1442, %r1441, %r1439;
	mul.lo.s32 	%r1443, %r1442, 30;
	sub.s32 	%r1445, %r871, %r1433;
	mov.u32 	%r1446, 0;
	max.s32 	%r1447, %r1446, %r1445;
	min.s32 	%r1448, %r871, %r1438;
	mad.lo.s32 	%r1449, %r1440, 360, %r1443;
	add.s32 	%r1450, %r1449, %r1447;
	add.s32 	%r1451, %r1450, %r1448;
	add.s32 	%r2150, %r1451, -30;
	bra.uni 	BB35_472;

BB35_470:
	sub.s32 	%r2150, %r1435, %r1431;

BB35_472:
	cvt.rn.f64.s32	%fd1485, %r2150;
	div.rn.f64 	%fd469, %fd1485, 0d4076800000000000;
	setp.eq.s32	%p544, %r4, 0;
	@%p544 bra 	BB35_492;
	bra.uni 	BB35_473;

BB35_492:
	fma.rn.f64 	%fd2163, %fd2, %fd469, 0d3FF0000000000000;
	bra.uni 	BB35_493;

BB35_473:
	setp.eq.s32	%p545, %r4, 1;
	@%p545 bra 	BB35_478;
	bra.uni 	BB35_474;

BB35_478:
	mul.f64 	%fd474, %fd3, %fd469;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r312}, %fd474;
	}
	bfe.u32 	%r1464, %r312, 20, 11;
	add.s32 	%r1465, %r1464, -1012;
	mov.b64 	 %rd79, %fd474;
	shl.b64 	%rd30, %rd79, %r1465;
	setp.eq.s64	%p550, %rd30, -9223372036854775808;
	abs.f64 	%fd475, %fd156;
	// Callseq Start 125
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd475;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd474;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2162, [retval0+0];
	
	//{
	}// Callseq End 125
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r313}, %fd156;
	}
	setp.lt.s32	%p551, %r313, 0;
	and.pred  	%p17, %p551, %p550;
	@!%p17 bra 	BB35_480;
	bra.uni 	BB35_479;

BB35_479:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1466}, %fd2162;
	}
	xor.b32  	%r1467, %r1466, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1468, %temp}, %fd2162;
	}
	mov.b64 	%fd2162, {%r1468, %r1467};

BB35_480:
	mov.f64 	%fd2161, %fd2162;
	setp.eq.f64	%p552, %fd156, 0d0000000000000000;
	@%p552 bra 	BB35_483;
	bra.uni 	BB35_481;

BB35_483:
	selp.b32	%r1469, %r313, 0, %p550;
	or.b32  	%r1470, %r1469, 2146435072;
	setp.lt.s32	%p556, %r312, 0;
	selp.b32	%r1471, %r1470, %r1469, %p556;
	mov.u32 	%r1472, 0;
	mov.b64 	%fd2161, {%r1472, %r1471};
	bra.uni 	BB35_484;

BB35_474:
	mov.f64 	%fd2163, 0d0000000000000000;
	setp.ne.s32	%p546, %r4, 2;
	@%p546 bra 	BB35_493;

	mul.f64 	%fd470, %fd2, %fd469;
	mov.f64 	%fd1487, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1488, %fd470, %fd1487;
	mov.f64 	%fd1489, 0d4338000000000000;
	add.rn.f64 	%fd1490, %fd1488, %fd1489;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r309, %temp}, %fd1490;
	}
	mov.f64 	%fd1491, 0dC338000000000000;
	add.rn.f64 	%fd1492, %fd1490, %fd1491;
	mov.f64 	%fd1493, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1494, %fd1492, %fd1493, %fd470;
	mov.f64 	%fd1495, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1496, %fd1492, %fd1495, %fd1494;
	mov.f64 	%fd1497, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1498, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1499, %fd1498, %fd1496, %fd1497;
	mov.f64 	%fd1500, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1501, %fd1499, %fd1496, %fd1500;
	mov.f64 	%fd1502, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1503, %fd1501, %fd1496, %fd1502;
	mov.f64 	%fd1504, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1505, %fd1503, %fd1496, %fd1504;
	mov.f64 	%fd1506, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1507, %fd1505, %fd1496, %fd1506;
	mov.f64 	%fd1508, 0d3F81111111122322;
	fma.rn.f64 	%fd1509, %fd1507, %fd1496, %fd1508;
	mov.f64 	%fd1510, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1511, %fd1509, %fd1496, %fd1510;
	mov.f64 	%fd1512, 0d3FC5555555555511;
	fma.rn.f64 	%fd1513, %fd1511, %fd1496, %fd1512;
	mov.f64 	%fd1514, 0d3FE000000000000B;
	fma.rn.f64 	%fd1515, %fd1513, %fd1496, %fd1514;
	mov.f64 	%fd1516, 0d3FF0000000000000;
	fma.rn.f64 	%fd1517, %fd1515, %fd1496, %fd1516;
	fma.rn.f64 	%fd1518, %fd1517, %fd1496, %fd1516;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r310, %temp}, %fd1518;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r311}, %fd1518;
	}
	shl.b32 	%r1452, %r309, 20;
	add.s32 	%r1453, %r311, %r1452;
	mov.b64 	%fd2163, {%r310, %r1453};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1454}, %fd470;
	}
	mov.b32 	 %f45, %r1454;
	abs.f32 	%f17, %f45;
	setp.lt.f32	%p547, %f17, 0f4086232B;
	@%p547 bra 	BB35_493;

	setp.lt.f64	%p548, %fd470, 0d0000000000000000;
	add.f64 	%fd1519, %fd470, 0d7FF0000000000000;
	selp.f64	%fd2163, 0d0000000000000000, %fd1519, %p548;
	setp.geu.f32	%p549, %f17, 0f40874800;
	@%p549 bra 	BB35_493;

	shr.u32 	%r1455, %r309, 31;
	add.s32 	%r1456, %r309, %r1455;
	shr.s32 	%r1457, %r1456, 1;
	shl.b32 	%r1458, %r1457, 20;
	add.s32 	%r1459, %r1458, %r311;
	mov.b64 	%fd1520, {%r310, %r1459};
	sub.s32 	%r1460, %r309, %r1457;
	shl.b32 	%r1461, %r1460, 20;
	add.s32 	%r1462, %r1461, 1072693248;
	mov.u32 	%r1463, 0;
	mov.b64 	%fd1521, {%r1463, %r1462};
	mul.f64 	%fd2163, %fd1520, %fd1521;
	bra.uni 	BB35_493;

BB35_481:
	setp.gt.s32	%p553, %r313, -1;
	@%p553 bra 	BB35_484;

	cvt.rzi.f64.f64	%fd1522, %fd474;
	setp.neu.f64	%p554, %fd1522, %fd474;
	selp.f64	%fd2161, 0dFFF8000000000000, %fd2161, %p554;

BB35_484:
	mov.f64 	%fd481, %fd2161;
	add.f64 	%fd482, %fd474, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1473}, %fd482;
	}
	and.b32  	%r1474, %r1473, 2146435072;
	setp.ne.s32	%p557, %r1474, 2146435072;
	mov.f64 	%fd2160, %fd481;
	@%p557 bra 	BB35_491;

	setp.gtu.f64	%p558, %fd475, 0d7FF0000000000000;
	mov.f64 	%fd2160, %fd482;
	@%p558 bra 	BB35_491;

	abs.f64 	%fd483, %fd474;
	setp.gtu.f64	%p559, %fd483, 0d7FF0000000000000;
	mov.f64 	%fd2159, %fd482;
	mov.f64 	%fd2160, %fd2159;
	@%p559 bra 	BB35_491;

	setp.eq.f64	%p560, %fd483, 0d7FF0000000000000;
	@%p560 bra 	BB35_490;
	bra.uni 	BB35_488;

BB35_490:
	setp.eq.f64	%p562, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p563, %fd475, 0d3FF0000000000000;
	selp.b32	%r1481, 2146435072, 0, %p563;
	xor.b32  	%r1482, %r1481, 2146435072;
	setp.lt.s32	%p564, %r312, 0;
	selp.b32	%r1483, %r1482, %r1481, %p564;
	selp.b32	%r1484, 1072693248, %r1483, %p562;
	mov.u32 	%r1485, 0;
	mov.b64 	%fd2160, {%r1485, %r1484};
	bra.uni 	BB35_491;

BB35_488:
	setp.neu.f64	%p561, %fd475, 0d7FF0000000000000;
	mov.f64 	%fd2160, %fd481;
	@%p561 bra 	BB35_491;

	shr.s32 	%r1475, %r312, 31;
	and.b32  	%r1476, %r1475, -2146435072;
	add.s32 	%r1477, %r1476, 2146435072;
	or.b32  	%r1478, %r1477, -2147483648;
	selp.b32	%r1479, %r1478, %r1477, %p17;
	mov.u32 	%r1480, 0;
	mov.b64 	%fd2160, {%r1480, %r1479};

BB35_491:
	setp.eq.f64	%p565, %fd474, 0d0000000000000000;
	setp.eq.f64	%p566, %fd156, 0d3FF0000000000000;
	or.pred  	%p567, %p566, %p565;
	selp.f64	%fd2163, 0d3FF0000000000000, %fd2160, %p567;

BB35_493:
	add.f64 	%fd1523, %fd2163, 0dBFF0000000000000;
	mul.f64 	%fd2164, %fd1523, 0d4059000000000000;

BB35_494:
	and.b16  	%rs43, %rs58, 255;
	setp.eq.s16	%p568, %rs43, 0;
	@%p568 bra 	BB35_519;
	bra.uni 	BB35_495;

BB35_519:
	setp.eq.s32	%p597, %r1, 0;
	@%p597 bra 	BB35_521;
	bra.uni 	BB35_520;

BB35_521:
	setp.lt.s32	%p598, %r290, 30;
	setp.eq.s32	%p599, %r1429, 31;
	and.pred  	%p600, %p599, %p598;
	selp.b32	%r1533, 1, %r1429, %p600;
	selp.u32	%r1534, 1, 0, %p600;
	sub.s32 	%r1535, %r1426, %r291;
	sub.s32 	%r1536, %r1428, %r289;
	add.s32 	%r1537, %r1536, %r1534;
	mul.lo.s32 	%r1538, %r1537, 30;
	sub.s32 	%r1540, %r871, %r290;
	mov.u32 	%r1541, 0;
	max.s32 	%r1542, %r1541, %r1540;
	min.s32 	%r1543, %r871, %r1533;
	mad.lo.s32 	%r1544, %r1535, 360, %r1538;
	add.s32 	%r1545, %r1544, %r1542;
	add.s32 	%r1546, %r1545, %r1543;
	add.s32 	%r2152, %r1546, -30;
	bra.uni 	BB35_522;

BB35_495:
	setp.eq.s32	%p569, %r1, 0;
	@%p569 bra 	BB35_497;
	bra.uni 	BB35_496;

BB35_497:
	setp.lt.s32	%p570, %r3, 30;
	setp.eq.s32	%p571, %r1429, 31;
	and.pred  	%p572, %p571, %p570;
	selp.b32	%r1486, 1, %r1429, %p572;
	selp.u32	%r1487, 1, 0, %p572;
	sub.s32 	%r1488, %r1426, %r526;
	sub.s32 	%r1489, %r1428, %r524;
	add.s32 	%r1490, %r1489, %r1487;
	mul.lo.s32 	%r1491, %r1490, 30;
	min.s32 	%r1493, %r871, %r1486;
	mad.lo.s32 	%r1494, %r1488, 360, %r1491;
	mov.u32 	%r1495, 0;
	max.s32 	%r1496, %r1495, %r101;
	add.s32 	%r1497, %r1494, %r1496;
	add.s32 	%r1498, %r1497, %r1493;
	add.s32 	%r2151, %r1498, -30;
	bra.uni 	BB35_498;

BB35_520:
	sub.s32 	%r2152, %r1427, %r292;

BB35_522:
	cvt.rn.f64.s32	%fd1562, %r2152;
	div.rn.f64 	%fd512, %fd1562, 0d4076800000000000;
	setp.eq.s32	%p601, %r2, 0;
	@%p601 bra 	BB35_542;
	bra.uni 	BB35_523;

BB35_542:
	fma.rn.f64 	%fd2179, %fd2285, %fd512, 0d3FF0000000000000;
	bra.uni 	BB35_543;

BB35_496:
	sub.s32 	%r2151, %r1427, %r527;

BB35_498:
	cvt.rn.f64.s32	%fd1524, %r2151;
	div.rn.f64 	%fd492, %fd1524, 0d4076800000000000;
	setp.eq.s32	%p573, %r2, 0;
	@%p573 bra 	BB35_518;
	bra.uni 	BB35_499;

BB35_518:
	fma.rn.f64 	%fd2179, %fd2285, %fd492, 0d3FF0000000000000;
	bra.uni 	BB35_543;

BB35_523:
	setp.eq.s32	%p602, %r2, 1;
	@%p602 bra 	BB35_528;
	bra.uni 	BB35_524;

BB35_528:
	mul.f64 	%fd517, %fd1, %fd512;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r329}, %fd517;
	}
	bfe.u32 	%r1559, %r329, 20, 11;
	add.s32 	%r1560, %r1559, -1012;
	mov.b64 	 %rd81, %fd517;
	shl.b64 	%rd32, %rd81, %r1560;
	setp.eq.s64	%p607, %rd32, -9223372036854775808;
	abs.f64 	%fd518, %fd465;
	// Callseq Start 127
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd518;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd517;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2178, [retval0+0];
	
	//{
	}// Callseq End 127
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r330}, %fd465;
	}
	setp.lt.s32	%p608, %r330, 0;
	and.pred  	%p19, %p608, %p607;
	@!%p19 bra 	BB35_530;
	bra.uni 	BB35_529;

BB35_529:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1561}, %fd2178;
	}
	xor.b32  	%r1562, %r1561, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1563, %temp}, %fd2178;
	}
	mov.b64 	%fd2178, {%r1563, %r1562};

BB35_530:
	mov.f64 	%fd2177, %fd2178;
	setp.eq.f64	%p609, %fd465, 0d0000000000000000;
	@%p609 bra 	BB35_533;
	bra.uni 	BB35_531;

BB35_533:
	selp.b32	%r1564, %r330, 0, %p607;
	or.b32  	%r1565, %r1564, 2146435072;
	setp.lt.s32	%p613, %r329, 0;
	selp.b32	%r1566, %r1565, %r1564, %p613;
	mov.u32 	%r1567, 0;
	mov.b64 	%fd2177, {%r1567, %r1566};
	bra.uni 	BB35_534;

BB35_499:
	setp.eq.s32	%p574, %r2, 1;
	@%p574 bra 	BB35_504;
	bra.uni 	BB35_500;

BB35_504:
	mul.f64 	%fd497, %fd1, %fd492;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r321}, %fd497;
	}
	bfe.u32 	%r1511, %r321, 20, 11;
	add.s32 	%r1512, %r1511, -1012;
	mov.b64 	 %rd80, %fd497;
	shl.b64 	%rd31, %rd80, %r1512;
	setp.eq.s64	%p579, %rd31, -9223372036854775808;
	abs.f64 	%fd498, %fd465;
	// Callseq Start 126
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd498;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd497;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2171, [retval0+0];
	
	//{
	}// Callseq End 126
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r322}, %fd465;
	}
	setp.lt.s32	%p580, %r322, 0;
	and.pred  	%p18, %p580, %p579;
	@!%p18 bra 	BB35_506;
	bra.uni 	BB35_505;

BB35_505:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1513}, %fd2171;
	}
	xor.b32  	%r1514, %r1513, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1515, %temp}, %fd2171;
	}
	mov.b64 	%fd2171, {%r1515, %r1514};

BB35_506:
	mov.f64 	%fd2170, %fd2171;
	setp.eq.f64	%p581, %fd465, 0d0000000000000000;
	@%p581 bra 	BB35_509;
	bra.uni 	BB35_507;

BB35_509:
	selp.b32	%r1516, %r322, 0, %p579;
	or.b32  	%r1517, %r1516, 2146435072;
	setp.lt.s32	%p585, %r321, 0;
	selp.b32	%r1518, %r1517, %r1516, %p585;
	mov.u32 	%r1519, 0;
	mov.b64 	%fd2170, {%r1519, %r1518};
	bra.uni 	BB35_510;

BB35_524:
	mov.f64 	%fd2179, 0d0000000000000000;
	setp.ne.s32	%p603, %r2, 2;
	@%p603 bra 	BB35_543;

	mul.f64 	%fd513, %fd2285, %fd512;
	mov.f64 	%fd1564, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1565, %fd513, %fd1564;
	mov.f64 	%fd1566, 0d4338000000000000;
	add.rn.f64 	%fd1567, %fd1565, %fd1566;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r326, %temp}, %fd1567;
	}
	mov.f64 	%fd1568, 0dC338000000000000;
	add.rn.f64 	%fd1569, %fd1567, %fd1568;
	mov.f64 	%fd1570, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1571, %fd1569, %fd1570, %fd513;
	mov.f64 	%fd1572, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1573, %fd1569, %fd1572, %fd1571;
	mov.f64 	%fd1574, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1575, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1576, %fd1575, %fd1573, %fd1574;
	mov.f64 	%fd1577, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1578, %fd1576, %fd1573, %fd1577;
	mov.f64 	%fd1579, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1580, %fd1578, %fd1573, %fd1579;
	mov.f64 	%fd1581, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1582, %fd1580, %fd1573, %fd1581;
	mov.f64 	%fd1583, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1584, %fd1582, %fd1573, %fd1583;
	mov.f64 	%fd1585, 0d3F81111111122322;
	fma.rn.f64 	%fd1586, %fd1584, %fd1573, %fd1585;
	mov.f64 	%fd1587, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1588, %fd1586, %fd1573, %fd1587;
	mov.f64 	%fd1589, 0d3FC5555555555511;
	fma.rn.f64 	%fd1590, %fd1588, %fd1573, %fd1589;
	mov.f64 	%fd1591, 0d3FE000000000000B;
	fma.rn.f64 	%fd1592, %fd1590, %fd1573, %fd1591;
	mov.f64 	%fd1593, 0d3FF0000000000000;
	fma.rn.f64 	%fd1594, %fd1592, %fd1573, %fd1593;
	fma.rn.f64 	%fd1595, %fd1594, %fd1573, %fd1593;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r327, %temp}, %fd1595;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r328}, %fd1595;
	}
	shl.b32 	%r1547, %r326, 20;
	add.s32 	%r1548, %r328, %r1547;
	mov.b64 	%fd2179, {%r327, %r1548};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1549}, %fd513;
	}
	mov.b32 	 %f47, %r1549;
	abs.f32 	%f19, %f47;
	setp.lt.f32	%p604, %f19, 0f4086232B;
	@%p604 bra 	BB35_543;

	setp.lt.f64	%p605, %fd513, 0d0000000000000000;
	add.f64 	%fd1596, %fd513, 0d7FF0000000000000;
	selp.f64	%fd2179, 0d0000000000000000, %fd1596, %p605;
	setp.geu.f32	%p606, %f19, 0f40874800;
	@%p606 bra 	BB35_543;

	shr.u32 	%r1550, %r326, 31;
	add.s32 	%r1551, %r326, %r1550;
	shr.s32 	%r1552, %r1551, 1;
	shl.b32 	%r1553, %r1552, 20;
	add.s32 	%r1554, %r1553, %r328;
	mov.b64 	%fd1597, {%r327, %r1554};
	sub.s32 	%r1555, %r326, %r1552;
	shl.b32 	%r1556, %r1555, 20;
	add.s32 	%r1557, %r1556, 1072693248;
	mov.u32 	%r1558, 0;
	mov.b64 	%fd1598, {%r1558, %r1557};
	mul.f64 	%fd2179, %fd1597, %fd1598;
	bra.uni 	BB35_543;

BB35_500:
	mov.f64 	%fd2179, 0d0000000000000000;
	setp.ne.s32	%p575, %r2, 2;
	@%p575 bra 	BB35_543;

	mul.f64 	%fd493, %fd2285, %fd492;
	mov.f64 	%fd1526, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1527, %fd493, %fd1526;
	mov.f64 	%fd1528, 0d4338000000000000;
	add.rn.f64 	%fd1529, %fd1527, %fd1528;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r318, %temp}, %fd1529;
	}
	mov.f64 	%fd1530, 0dC338000000000000;
	add.rn.f64 	%fd1531, %fd1529, %fd1530;
	mov.f64 	%fd1532, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1533, %fd1531, %fd1532, %fd493;
	mov.f64 	%fd1534, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1535, %fd1531, %fd1534, %fd1533;
	mov.f64 	%fd1536, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1537, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1538, %fd1537, %fd1535, %fd1536;
	mov.f64 	%fd1539, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1540, %fd1538, %fd1535, %fd1539;
	mov.f64 	%fd1541, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1542, %fd1540, %fd1535, %fd1541;
	mov.f64 	%fd1543, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1544, %fd1542, %fd1535, %fd1543;
	mov.f64 	%fd1545, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1546, %fd1544, %fd1535, %fd1545;
	mov.f64 	%fd1547, 0d3F81111111122322;
	fma.rn.f64 	%fd1548, %fd1546, %fd1535, %fd1547;
	mov.f64 	%fd1549, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1550, %fd1548, %fd1535, %fd1549;
	mov.f64 	%fd1551, 0d3FC5555555555511;
	fma.rn.f64 	%fd1552, %fd1550, %fd1535, %fd1551;
	mov.f64 	%fd1553, 0d3FE000000000000B;
	fma.rn.f64 	%fd1554, %fd1552, %fd1535, %fd1553;
	mov.f64 	%fd1555, 0d3FF0000000000000;
	fma.rn.f64 	%fd1556, %fd1554, %fd1535, %fd1555;
	fma.rn.f64 	%fd1557, %fd1556, %fd1535, %fd1555;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r319, %temp}, %fd1557;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r320}, %fd1557;
	}
	shl.b32 	%r1499, %r318, 20;
	add.s32 	%r1500, %r320, %r1499;
	mov.b64 	%fd2179, {%r319, %r1500};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1501}, %fd493;
	}
	mov.b32 	 %f46, %r1501;
	abs.f32 	%f18, %f46;
	setp.lt.f32	%p576, %f18, 0f4086232B;
	@%p576 bra 	BB35_543;

	setp.lt.f64	%p577, %fd493, 0d0000000000000000;
	add.f64 	%fd1558, %fd493, 0d7FF0000000000000;
	selp.f64	%fd2179, 0d0000000000000000, %fd1558, %p577;
	setp.geu.f32	%p578, %f18, 0f40874800;
	@%p578 bra 	BB35_543;

	shr.u32 	%r1502, %r318, 31;
	add.s32 	%r1503, %r318, %r1502;
	shr.s32 	%r1504, %r1503, 1;
	shl.b32 	%r1505, %r1504, 20;
	add.s32 	%r1506, %r1505, %r320;
	mov.b64 	%fd1559, {%r319, %r1506};
	sub.s32 	%r1507, %r318, %r1504;
	shl.b32 	%r1508, %r1507, 20;
	add.s32 	%r1509, %r1508, 1072693248;
	mov.u32 	%r1510, 0;
	mov.b64 	%fd1560, {%r1510, %r1509};
	mul.f64 	%fd2179, %fd1559, %fd1560;
	bra.uni 	BB35_543;

BB35_531:
	setp.gt.s32	%p610, %r330, -1;
	@%p610 bra 	BB35_534;

	cvt.rzi.f64.f64	%fd1599, %fd517;
	setp.neu.f64	%p611, %fd1599, %fd517;
	selp.f64	%fd2177, 0dFFF8000000000000, %fd2177, %p611;

BB35_534:
	mov.f64 	%fd524, %fd2177;
	add.f64 	%fd525, %fd517, %fd465;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1568}, %fd525;
	}
	and.b32  	%r1569, %r1568, 2146435072;
	setp.ne.s32	%p614, %r1569, 2146435072;
	mov.f64 	%fd2176, %fd524;
	@%p614 bra 	BB35_541;

	setp.gtu.f64	%p615, %fd518, 0d7FF0000000000000;
	mov.f64 	%fd2176, %fd525;
	@%p615 bra 	BB35_541;

	abs.f64 	%fd526, %fd517;
	setp.gtu.f64	%p616, %fd526, 0d7FF0000000000000;
	mov.f64 	%fd2175, %fd525;
	mov.f64 	%fd2176, %fd2175;
	@%p616 bra 	BB35_541;

	setp.eq.f64	%p617, %fd526, 0d7FF0000000000000;
	@%p617 bra 	BB35_540;
	bra.uni 	BB35_538;

BB35_540:
	setp.eq.f64	%p619, %fd465, 0dBFF0000000000000;
	setp.gt.f64	%p620, %fd518, 0d3FF0000000000000;
	selp.b32	%r1576, 2146435072, 0, %p620;
	xor.b32  	%r1577, %r1576, 2146435072;
	setp.lt.s32	%p621, %r329, 0;
	selp.b32	%r1578, %r1577, %r1576, %p621;
	selp.b32	%r1579, 1072693248, %r1578, %p619;
	mov.u32 	%r1580, 0;
	mov.b64 	%fd2176, {%r1580, %r1579};
	bra.uni 	BB35_541;

BB35_507:
	setp.gt.s32	%p582, %r322, -1;
	@%p582 bra 	BB35_510;

	cvt.rzi.f64.f64	%fd1561, %fd497;
	setp.neu.f64	%p583, %fd1561, %fd497;
	selp.f64	%fd2170, 0dFFF8000000000000, %fd2170, %p583;

BB35_510:
	mov.f64 	%fd504, %fd2170;
	add.f64 	%fd505, %fd497, %fd465;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1520}, %fd505;
	}
	and.b32  	%r1521, %r1520, 2146435072;
	setp.ne.s32	%p586, %r1521, 2146435072;
	mov.f64 	%fd2169, %fd504;
	@%p586 bra 	BB35_517;

	setp.gtu.f64	%p587, %fd498, 0d7FF0000000000000;
	mov.f64 	%fd2169, %fd505;
	@%p587 bra 	BB35_517;

	abs.f64 	%fd506, %fd497;
	setp.gtu.f64	%p588, %fd506, 0d7FF0000000000000;
	mov.f64 	%fd2168, %fd505;
	mov.f64 	%fd2169, %fd2168;
	@%p588 bra 	BB35_517;

	setp.eq.f64	%p589, %fd506, 0d7FF0000000000000;
	@%p589 bra 	BB35_516;
	bra.uni 	BB35_514;

BB35_516:
	setp.eq.f64	%p591, %fd465, 0dBFF0000000000000;
	setp.gt.f64	%p592, %fd498, 0d3FF0000000000000;
	selp.b32	%r1528, 2146435072, 0, %p592;
	xor.b32  	%r1529, %r1528, 2146435072;
	setp.lt.s32	%p593, %r321, 0;
	selp.b32	%r1530, %r1529, %r1528, %p593;
	selp.b32	%r1531, 1072693248, %r1530, %p591;
	mov.u32 	%r1532, 0;
	mov.b64 	%fd2169, {%r1532, %r1531};
	bra.uni 	BB35_517;

BB35_538:
	setp.neu.f64	%p618, %fd518, 0d7FF0000000000000;
	mov.f64 	%fd2176, %fd524;
	@%p618 bra 	BB35_541;

	shr.s32 	%r1570, %r329, 31;
	and.b32  	%r1571, %r1570, -2146435072;
	add.s32 	%r1572, %r1571, 2146435072;
	or.b32  	%r1573, %r1572, -2147483648;
	selp.b32	%r1574, %r1573, %r1572, %p19;
	mov.u32 	%r1575, 0;
	mov.b64 	%fd2176, {%r1575, %r1574};

BB35_541:
	setp.eq.f64	%p622, %fd517, 0d0000000000000000;
	setp.eq.f64	%p623, %fd465, 0d3FF0000000000000;
	or.pred  	%p624, %p623, %p622;
	selp.f64	%fd2179, 0d3FF0000000000000, %fd2176, %p624;
	bra.uni 	BB35_543;

BB35_514:
	setp.neu.f64	%p590, %fd498, 0d7FF0000000000000;
	mov.f64 	%fd2169, %fd504;
	@%p590 bra 	BB35_517;

	shr.s32 	%r1522, %r321, 31;
	and.b32  	%r1523, %r1522, -2146435072;
	add.s32 	%r1524, %r1523, 2146435072;
	or.b32  	%r1525, %r1524, -2147483648;
	selp.b32	%r1526, %r1525, %r1524, %p18;
	mov.u32 	%r1527, 0;
	mov.b64 	%fd2169, {%r1527, %r1526};

BB35_517:
	setp.eq.f64	%p594, %fd497, 0d0000000000000000;
	setp.eq.f64	%p595, %fd465, 0d3FF0000000000000;
	or.pred  	%p596, %p595, %p594;
	selp.f64	%fd2179, 0d3FF0000000000000, %fd2169, %p596;

BB35_543:
	rcp.rn.f64 	%fd1600, %fd2179;
	mul.f64 	%fd2155, %fd2155, %fd1600;
	fma.rn.f64 	%fd2180, %fd2164, %fd2155, %fd2180;
	mov.u16 	%rs58, 0;
	mov.u32 	%r2167, %r294;
	mov.u32 	%r2183, %r295;
	mov.u32 	%r2199, %r296;
	mov.u32 	%r2215, %r297;

BB35_544:
	mov.u32 	%r2214, %r2215;
	mov.u32 	%r2198, %r2199;
	mov.u32 	%r2182, %r2183;
	mov.u32 	%r2166, %r2167;
	add.s32 	%r2149, %r2149, 1;
	setp.lt.s32	%p625, %r2149, %r532;
	mov.u32 	%r2164, %r2166;
	mov.u32 	%r2180, %r2182;
	mov.u32 	%r2196, %r2198;
	mov.u32 	%r2212, %r2214;
	@%p625 bra 	BB35_467;

BB35_545:
	mov.u32 	%r2213, %r2212;
	mov.u32 	%r2197, %r2196;
	mov.u32 	%r2181, %r2180;
	mov.u32 	%r2165, %r2164;
	sub.f64 	%fd2020, %fd776, %fd2180;
	mov.u32 	%r2078, -1;

BB35_708:

BB35_791:
	mov.f64 	%fd2286, %fd2287;
	mov.f64 	%fd2284, %fd2285;
	mov.u32 	%r2420, %r2417;
	mov.u32 	%r2404, %r2401;
	mov.u32 	%r2388, %r2385;
	mov.u32 	%r2372, %r2369;
	mov.u32 	%r2352, %r2349;
	mov.u32 	%r2336, %r2333;
	mov.u32 	%r2320, %r2317;
	mov.u32 	%r2304, %r2301;
	mov.u32 	%r2284, %r2281;
	mov.u32 	%r2268, %r2265;
	mov.u32 	%r2252, %r2249;
	mov.u32 	%r2236, %r2233;
	mov.u32 	%r2216, %r2213;
	mov.u32 	%r2200, %r2197;
	mov.u32 	%r2184, %r2181;
	mov.u32 	%r2168, %r2165;
	add.s32 	%r2428, %r2426, 1;
	setp.lt.s32	%p893, %r2426, %r516;
	mov.f64 	%fd2278, %fd908;
	@%p893 bra 	BB35_164;
	bra.uni 	BB35_792;

BB35_165:
	mul.f64 	%fd1032, %fd161, 0d3C88361B40000000;
	setp.gtu.f64	%p211, %fd161, %fd1032;
	@%p211 bra 	BB35_167;

	mov.f64 	%fd1033, 0d0000000000000000;
	abs.f64 	%fd1034, %fd1033;
	mul.f64 	%fd1035, %fd1034, 0d3C88361B40000000;
	setp.le.f64	%p212, %fd161, %fd1035;
	mov.f64 	%fd2278, %fd2287;
	@%p212 bra 	BB35_792;

BB35_167:
	abs.f64 	%fd162, %fd2020;
	mul.f64 	%fd1036, %fd162, 0d3C88361B40000000;
	setp.gtu.f64	%p213, %fd162, %fd1036;
	@%p213 bra 	BB35_169;

	mov.f64 	%fd1037, 0d0000000000000000;
	abs.f64 	%fd1038, %fd1037;
	mul.f64 	%fd1039, %fd1038, 0d3C88361B40000000;
	setp.le.f64	%p214, %fd162, %fd1039;
	mov.f64 	%fd2278, %fd2285;
	@%p214 bra 	BB35_792;

BB35_169:
	add.f64 	%fd1041, %fd2285, %fd2287;
	mul.f64 	%fd2278, %fd1041, 0d3FE0000000000000;
	setp.lt.f64	%p215, %fd2019, 0d0000000000000000;
	selp.f64	%fd2067, %fd2285, %fd2287, %p215;
	selp.f64	%fd2066, %fd2287, %fd2285, %p215;
	sub.f64 	%fd2071, %fd2285, %fd2287;
	mov.f64 	%fd1040, 0d0000000000000000;
	mov.f64 	%fd2100, %fd1040;
	@%p29 bra 	BB35_249;

	div.rn.f64 	%fd1044, %fd2278, %fd1;
	add.f64 	%fd167, %fd1044, 0d3FF0000000000000;
	mov.f64 	%fd2101, 0d0000000000000000;
	mov.f64 	%fd2021, 0d3FF0000000000000;
	mov.u16 	%rs56, 1;
	mov.u32 	%r2079, 0;

BB35_171:
	mov.f64 	%fd2085, %fd2101;
	mov.f64 	%fd2102, %fd2085;
	mov.u32 	%r2092, %r2094;
	mov.u32 	%r125, %r2092;
	mov.u32 	%r2088, %r2090;
	mov.u32 	%r124, %r2088;
	mov.u32 	%r2084, %r2086;
	mov.u32 	%r123, %r2084;
	mov.u32 	%r2080, %r2082;
	mov.u32 	%r122, %r2080;
	mul.wide.s32 	%rd59, %r2079, 56;
	add.s64 	%rd60, %rd48, %rd59;
	add.s64 	%rd11, %rd60, 12;
	ld.u32 	%r885, [%rd60+12];
	setp.gt.s32	%p217, %r523, %r885;
	mov.u32 	%r2083, %r122;
	mov.u32 	%r2087, %r123;
	mov.u32 	%r2091, %r124;
	mov.u32 	%r2095, %r125;
	@%p217 bra 	BB35_248;

	ld.v2.u32 	{%r886, %r887}, [%rd11+-4];
	mov.u32 	%r129, %r887;
	mov.u32 	%r128, %r886;
	ld.v2.u32 	{%r888, %r889}, [%rd11+-12];
	mov.u32 	%r127, %r889;
	mov.u32 	%r126, %r888;
	ld.f64 	%fd2030, [%rd11+36];
	setp.neu.f64	%p218, %fd2030, 0dBFF0000000000000;
	@%p218 bra 	BB35_198;

	setp.eq.s32	%p219, %r531, 0;
	ld.v2.u32 	{%r890, %r891}, [%rd11+12];
	ld.v2.u32 	{%r892, %r893}, [%rd11+4];
	ld.v2.u32 	{%r894, %r895}, [%rd11+28];
	ld.v2.u32 	{%r896, %r897}, [%rd11+20];
	@%p219 bra 	BB35_175;
	bra.uni 	BB35_174;

BB35_175:
	setp.lt.s32	%p220, %r893, 30;
	setp.eq.s32	%p221, %r897, 31;
	and.pred  	%p222, %p221, %p220;
	selp.b32	%r898, 1, %r897, %p222;
	selp.u32	%r899, 1, 0, %p222;
	sub.s32 	%r900, %r894, %r890;
	sub.s32 	%r901, %r896, %r892;
	add.s32 	%r902, %r901, %r899;
	mul.lo.s32 	%r903, %r902, 30;
	sub.s32 	%r905, %r871, %r893;
	mov.u32 	%r906, 0;
	max.s32 	%r907, %r906, %r905;
	min.s32 	%r908, %r871, %r898;
	mad.lo.s32 	%r909, %r900, 360, %r903;
	add.s32 	%r910, %r909, %r907;
	add.s32 	%r911, %r910, %r908;
	add.s32 	%r2096, %r911, -30;
	bra.uni 	BB35_176;

BB35_174:
	sub.s32 	%r2096, %r895, %r891;

BB35_176:
	cvt.rn.f64.s32	%fd1045, %r2096;
	div.rn.f64 	%fd171, %fd1045, 0d4076800000000000;
	setp.eq.s32	%p223, %r4, 0;
	@%p223 bra 	BB35_196;
	bra.uni 	BB35_177;

BB35_196:
	fma.rn.f64 	%fd2029, %fd2, %fd171, 0d3FF0000000000000;
	bra.uni 	BB35_197;

BB35_177:
	setp.eq.s32	%p224, %r4, 1;
	@%p224 bra 	BB35_182;
	bra.uni 	BB35_178;

BB35_182:
	mul.f64 	%fd176, %fd3, %fd171;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd176;
	}
	bfe.u32 	%r924, %r144, 20, 11;
	add.s32 	%r925, %r924, -1012;
	mov.b64 	 %rd61, %fd176;
	shl.b64 	%rd12, %rd61, %r925;
	setp.eq.s64	%p229, %rd12, -9223372036854775808;
	abs.f64 	%fd177, %fd156;
	// Callseq Start 115
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd177;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd176;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2028, [retval0+0];
	
	//{
	}// Callseq End 115
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd156;
	}
	setp.lt.s32	%p230, %r145, 0;
	and.pred  	%p7, %p230, %p229;
	@!%p7 bra 	BB35_184;
	bra.uni 	BB35_183;

BB35_183:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r926}, %fd2028;
	}
	xor.b32  	%r927, %r926, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r928, %temp}, %fd2028;
	}
	mov.b64 	%fd2028, {%r928, %r927};

BB35_184:
	mov.f64 	%fd2027, %fd2028;
	setp.eq.f64	%p231, %fd156, 0d0000000000000000;
	@%p231 bra 	BB35_187;
	bra.uni 	BB35_185;

BB35_187:
	selp.b32	%r929, %r145, 0, %p229;
	or.b32  	%r930, %r929, 2146435072;
	setp.lt.s32	%p235, %r144, 0;
	selp.b32	%r931, %r930, %r929, %p235;
	mov.u32 	%r932, 0;
	mov.b64 	%fd2027, {%r932, %r931};
	bra.uni 	BB35_188;

BB35_178:
	mov.f64 	%fd2029, 0d0000000000000000;
	setp.ne.s32	%p225, %r4, 2;
	@%p225 bra 	BB35_197;

	mul.f64 	%fd172, %fd2, %fd171;
	mov.f64 	%fd1047, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1048, %fd172, %fd1047;
	mov.f64 	%fd1049, 0d4338000000000000;
	add.rn.f64 	%fd1050, %fd1048, %fd1049;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r141, %temp}, %fd1050;
	}
	mov.f64 	%fd1051, 0dC338000000000000;
	add.rn.f64 	%fd1052, %fd1050, %fd1051;
	mov.f64 	%fd1053, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1054, %fd1052, %fd1053, %fd172;
	mov.f64 	%fd1055, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1056, %fd1052, %fd1055, %fd1054;
	mov.f64 	%fd1057, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1058, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1059, %fd1058, %fd1056, %fd1057;
	mov.f64 	%fd1060, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1061, %fd1059, %fd1056, %fd1060;
	mov.f64 	%fd1062, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1063, %fd1061, %fd1056, %fd1062;
	mov.f64 	%fd1064, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1065, %fd1063, %fd1056, %fd1064;
	mov.f64 	%fd1066, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1067, %fd1065, %fd1056, %fd1066;
	mov.f64 	%fd1068, 0d3F81111111122322;
	fma.rn.f64 	%fd1069, %fd1067, %fd1056, %fd1068;
	mov.f64 	%fd1070, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1071, %fd1069, %fd1056, %fd1070;
	mov.f64 	%fd1072, 0d3FC5555555555511;
	fma.rn.f64 	%fd1073, %fd1071, %fd1056, %fd1072;
	mov.f64 	%fd1074, 0d3FE000000000000B;
	fma.rn.f64 	%fd1075, %fd1073, %fd1056, %fd1074;
	mov.f64 	%fd1076, 0d3FF0000000000000;
	fma.rn.f64 	%fd1077, %fd1075, %fd1056, %fd1076;
	fma.rn.f64 	%fd1078, %fd1077, %fd1056, %fd1076;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r142, %temp}, %fd1078;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd1078;
	}
	shl.b32 	%r912, %r141, 20;
	add.s32 	%r913, %r143, %r912;
	mov.b64 	%fd2029, {%r142, %r913};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r914}, %fd172;
	}
	mov.b32 	 %f35, %r914;
	abs.f32 	%f7, %f35;
	setp.lt.f32	%p226, %f7, 0f4086232B;
	@%p226 bra 	BB35_197;

	setp.lt.f64	%p227, %fd172, 0d0000000000000000;
	add.f64 	%fd1079, %fd172, 0d7FF0000000000000;
	selp.f64	%fd2029, 0d0000000000000000, %fd1079, %p227;
	setp.geu.f32	%p228, %f7, 0f40874800;
	@%p228 bra 	BB35_197;

	shr.u32 	%r915, %r141, 31;
	add.s32 	%r916, %r141, %r915;
	shr.s32 	%r917, %r916, 1;
	shl.b32 	%r918, %r917, 20;
	add.s32 	%r919, %r918, %r143;
	mov.b64 	%fd1080, {%r142, %r919};
	sub.s32 	%r920, %r141, %r917;
	shl.b32 	%r921, %r920, 20;
	add.s32 	%r922, %r921, 1072693248;
	mov.u32 	%r923, 0;
	mov.b64 	%fd1081, {%r923, %r922};
	mul.f64 	%fd2029, %fd1080, %fd1081;
	bra.uni 	BB35_197;

BB35_185:
	setp.gt.s32	%p232, %r145, -1;
	@%p232 bra 	BB35_188;

	cvt.rzi.f64.f64	%fd1082, %fd176;
	setp.neu.f64	%p233, %fd1082, %fd176;
	selp.f64	%fd2027, 0dFFF8000000000000, %fd2027, %p233;

BB35_188:
	mov.f64 	%fd183, %fd2027;
	add.f64 	%fd184, %fd176, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r933}, %fd184;
	}
	and.b32  	%r934, %r933, 2146435072;
	setp.ne.s32	%p236, %r934, 2146435072;
	mov.f64 	%fd2026, %fd183;
	@%p236 bra 	BB35_195;

	setp.gtu.f64	%p237, %fd177, 0d7FF0000000000000;
	mov.f64 	%fd2026, %fd184;
	@%p237 bra 	BB35_195;

	abs.f64 	%fd185, %fd176;
	setp.gtu.f64	%p238, %fd185, 0d7FF0000000000000;
	mov.f64 	%fd2025, %fd184;
	mov.f64 	%fd2026, %fd2025;
	@%p238 bra 	BB35_195;

	setp.eq.f64	%p239, %fd185, 0d7FF0000000000000;
	@%p239 bra 	BB35_194;
	bra.uni 	BB35_192;

BB35_194:
	setp.eq.f64	%p241, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p242, %fd177, 0d3FF0000000000000;
	selp.b32	%r941, 2146435072, 0, %p242;
	xor.b32  	%r942, %r941, 2146435072;
	setp.lt.s32	%p243, %r144, 0;
	selp.b32	%r943, %r942, %r941, %p243;
	selp.b32	%r944, 1072693248, %r943, %p241;
	mov.u32 	%r945, 0;
	mov.b64 	%fd2026, {%r945, %r944};
	bra.uni 	BB35_195;

BB35_192:
	setp.neu.f64	%p240, %fd177, 0d7FF0000000000000;
	mov.f64 	%fd2026, %fd183;
	@%p240 bra 	BB35_195;

	shr.s32 	%r935, %r144, 31;
	and.b32  	%r936, %r935, -2146435072;
	add.s32 	%r937, %r936, 2146435072;
	or.b32  	%r938, %r937, -2147483648;
	selp.b32	%r939, %r938, %r937, %p7;
	mov.u32 	%r940, 0;
	mov.b64 	%fd2026, {%r940, %r939};

BB35_195:
	setp.eq.f64	%p244, %fd176, 0d0000000000000000;
	setp.eq.f64	%p245, %fd156, 0d3FF0000000000000;
	or.pred  	%p246, %p245, %p244;
	selp.f64	%fd2029, 0d3FF0000000000000, %fd2026, %p246;

BB35_197:
	add.f64 	%fd1083, %fd2029, 0dBFF0000000000000;
	mul.f64 	%fd2030, %fd1083, 0d4059000000000000;

BB35_198:
	and.b16  	%rs37, %rs56, 255;
	setp.eq.s16	%p247, %rs37, 0;
	@%p247 bra 	BB35_223;
	bra.uni 	BB35_199;

BB35_223:
	setp.eq.s32	%p276, %r1, 0;
	@%p276 bra 	BB35_225;
	bra.uni 	BB35_224;

BB35_225:
	setp.lt.s32	%p277, %r123, 30;
	setp.eq.s32	%p278, %r889, 31;
	and.pred  	%p279, %p278, %p277;
	selp.b32	%r993, 1, %r889, %p279;
	selp.u32	%r994, 1, 0, %p279;
	sub.s32 	%r995, %r886, %r124;
	sub.s32 	%r996, %r888, %r122;
	add.s32 	%r997, %r996, %r994;
	mul.lo.s32 	%r998, %r997, 30;
	sub.s32 	%r1000, %r871, %r123;
	mov.u32 	%r1001, 0;
	max.s32 	%r1002, %r1001, %r1000;
	min.s32 	%r1003, %r871, %r993;
	mad.lo.s32 	%r1004, %r995, 360, %r998;
	add.s32 	%r1005, %r1004, %r1002;
	add.s32 	%r1006, %r1005, %r1003;
	add.s32 	%r2098, %r1006, -30;
	bra.uni 	BB35_226;

BB35_199:
	setp.eq.s32	%p248, %r1, 0;
	@%p248 bra 	BB35_201;
	bra.uni 	BB35_200;

BB35_201:
	setp.lt.s32	%p249, %r3, 30;
	setp.eq.s32	%p250, %r889, 31;
	and.pred  	%p251, %p250, %p249;
	selp.b32	%r946, 1, %r889, %p251;
	selp.u32	%r947, 1, 0, %p251;
	sub.s32 	%r948, %r886, %r526;
	sub.s32 	%r949, %r888, %r524;
	add.s32 	%r950, %r949, %r947;
	mul.lo.s32 	%r951, %r950, 30;
	min.s32 	%r953, %r871, %r946;
	mad.lo.s32 	%r954, %r948, 360, %r951;
	mov.u32 	%r955, 0;
	max.s32 	%r956, %r955, %r101;
	add.s32 	%r957, %r954, %r956;
	add.s32 	%r958, %r957, %r953;
	add.s32 	%r2097, %r958, -30;
	bra.uni 	BB35_202;

BB35_224:
	sub.s32 	%r2098, %r887, %r125;

BB35_226:
	cvt.rn.f64.s32	%fd1122, %r2098;
	div.rn.f64 	%fd214, %fd1122, 0d4076800000000000;
	setp.eq.s32	%p280, %r2, 0;
	@%p280 bra 	BB35_246;
	bra.uni 	BB35_227;

BB35_246:
	fma.rn.f64 	%fd2045, %fd2278, %fd214, 0d3FF0000000000000;
	bra.uni 	BB35_247;

BB35_200:
	sub.s32 	%r2097, %r887, %r527;

BB35_202:
	cvt.rn.f64.s32	%fd1084, %r2097;
	div.rn.f64 	%fd194, %fd1084, 0d4076800000000000;
	setp.eq.s32	%p252, %r2, 0;
	@%p252 bra 	BB35_222;
	bra.uni 	BB35_203;

BB35_222:
	fma.rn.f64 	%fd2045, %fd2278, %fd194, 0d3FF0000000000000;
	bra.uni 	BB35_247;

BB35_227:
	setp.eq.s32	%p281, %r2, 1;
	@%p281 bra 	BB35_232;
	bra.uni 	BB35_228;

BB35_232:
	mul.f64 	%fd219, %fd1, %fd214;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd219;
	}
	bfe.u32 	%r1019, %r161, 20, 11;
	add.s32 	%r1020, %r1019, -1012;
	mov.b64 	 %rd63, %fd219;
	shl.b64 	%rd14, %rd63, %r1020;
	setp.eq.s64	%p286, %rd14, -9223372036854775808;
	abs.f64 	%fd220, %fd167;
	// Callseq Start 117
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd220;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd219;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2044, [retval0+0];
	
	//{
	}// Callseq End 117
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r162}, %fd167;
	}
	setp.lt.s32	%p287, %r162, 0;
	and.pred  	%p9, %p287, %p286;
	@!%p9 bra 	BB35_234;
	bra.uni 	BB35_233;

BB35_233:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1021}, %fd2044;
	}
	xor.b32  	%r1022, %r1021, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1023, %temp}, %fd2044;
	}
	mov.b64 	%fd2044, {%r1023, %r1022};

BB35_234:
	mov.f64 	%fd2043, %fd2044;
	setp.eq.f64	%p288, %fd167, 0d0000000000000000;
	@%p288 bra 	BB35_237;
	bra.uni 	BB35_235;

BB35_237:
	selp.b32	%r1024, %r162, 0, %p286;
	or.b32  	%r1025, %r1024, 2146435072;
	setp.lt.s32	%p292, %r161, 0;
	selp.b32	%r1026, %r1025, %r1024, %p292;
	mov.u32 	%r1027, 0;
	mov.b64 	%fd2043, {%r1027, %r1026};
	bra.uni 	BB35_238;

BB35_203:
	setp.eq.s32	%p253, %r2, 1;
	@%p253 bra 	BB35_208;
	bra.uni 	BB35_204;

BB35_208:
	mul.f64 	%fd199, %fd1, %fd194;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r153}, %fd199;
	}
	bfe.u32 	%r971, %r153, 20, 11;
	add.s32 	%r972, %r971, -1012;
	mov.b64 	 %rd62, %fd199;
	shl.b64 	%rd13, %rd62, %r972;
	setp.eq.s64	%p258, %rd13, -9223372036854775808;
	abs.f64 	%fd200, %fd167;
	// Callseq Start 116
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd200;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd199;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2037, [retval0+0];
	
	//{
	}// Callseq End 116
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r154}, %fd167;
	}
	setp.lt.s32	%p259, %r154, 0;
	and.pred  	%p8, %p259, %p258;
	@!%p8 bra 	BB35_210;
	bra.uni 	BB35_209;

BB35_209:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r973}, %fd2037;
	}
	xor.b32  	%r974, %r973, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r975, %temp}, %fd2037;
	}
	mov.b64 	%fd2037, {%r975, %r974};

BB35_210:
	mov.f64 	%fd2036, %fd2037;
	setp.eq.f64	%p260, %fd167, 0d0000000000000000;
	@%p260 bra 	BB35_213;
	bra.uni 	BB35_211;

BB35_213:
	selp.b32	%r976, %r154, 0, %p258;
	or.b32  	%r977, %r976, 2146435072;
	setp.lt.s32	%p264, %r153, 0;
	selp.b32	%r978, %r977, %r976, %p264;
	mov.u32 	%r979, 0;
	mov.b64 	%fd2036, {%r979, %r978};
	bra.uni 	BB35_214;

BB35_228:
	mov.f64 	%fd2045, 0d0000000000000000;
	setp.ne.s32	%p282, %r2, 2;
	@%p282 bra 	BB35_247;

	mul.f64 	%fd215, %fd2278, %fd214;
	mov.f64 	%fd1124, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1125, %fd215, %fd1124;
	mov.f64 	%fd1126, 0d4338000000000000;
	add.rn.f64 	%fd1127, %fd1125, %fd1126;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r158, %temp}, %fd1127;
	}
	mov.f64 	%fd1128, 0dC338000000000000;
	add.rn.f64 	%fd1129, %fd1127, %fd1128;
	mov.f64 	%fd1130, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1131, %fd1129, %fd1130, %fd215;
	mov.f64 	%fd1132, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1133, %fd1129, %fd1132, %fd1131;
	mov.f64 	%fd1134, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1135, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1136, %fd1135, %fd1133, %fd1134;
	mov.f64 	%fd1137, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1138, %fd1136, %fd1133, %fd1137;
	mov.f64 	%fd1139, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1140, %fd1138, %fd1133, %fd1139;
	mov.f64 	%fd1141, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1142, %fd1140, %fd1133, %fd1141;
	mov.f64 	%fd1143, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1144, %fd1142, %fd1133, %fd1143;
	mov.f64 	%fd1145, 0d3F81111111122322;
	fma.rn.f64 	%fd1146, %fd1144, %fd1133, %fd1145;
	mov.f64 	%fd1147, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1148, %fd1146, %fd1133, %fd1147;
	mov.f64 	%fd1149, 0d3FC5555555555511;
	fma.rn.f64 	%fd1150, %fd1148, %fd1133, %fd1149;
	mov.f64 	%fd1151, 0d3FE000000000000B;
	fma.rn.f64 	%fd1152, %fd1150, %fd1133, %fd1151;
	mov.f64 	%fd1153, 0d3FF0000000000000;
	fma.rn.f64 	%fd1154, %fd1152, %fd1133, %fd1153;
	fma.rn.f64 	%fd1155, %fd1154, %fd1133, %fd1153;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r159, %temp}, %fd1155;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r160}, %fd1155;
	}
	shl.b32 	%r1007, %r158, 20;
	add.s32 	%r1008, %r160, %r1007;
	mov.b64 	%fd2045, {%r159, %r1008};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1009}, %fd215;
	}
	mov.b32 	 %f37, %r1009;
	abs.f32 	%f9, %f37;
	setp.lt.f32	%p283, %f9, 0f4086232B;
	@%p283 bra 	BB35_247;

	setp.lt.f64	%p284, %fd215, 0d0000000000000000;
	add.f64 	%fd1156, %fd215, 0d7FF0000000000000;
	selp.f64	%fd2045, 0d0000000000000000, %fd1156, %p284;
	setp.geu.f32	%p285, %f9, 0f40874800;
	@%p285 bra 	BB35_247;

	shr.u32 	%r1010, %r158, 31;
	add.s32 	%r1011, %r158, %r1010;
	shr.s32 	%r1012, %r1011, 1;
	shl.b32 	%r1013, %r1012, 20;
	add.s32 	%r1014, %r1013, %r160;
	mov.b64 	%fd1157, {%r159, %r1014};
	sub.s32 	%r1015, %r158, %r1012;
	shl.b32 	%r1016, %r1015, 20;
	add.s32 	%r1017, %r1016, 1072693248;
	mov.u32 	%r1018, 0;
	mov.b64 	%fd1158, {%r1018, %r1017};
	mul.f64 	%fd2045, %fd1157, %fd1158;
	bra.uni 	BB35_247;

BB35_204:
	mov.f64 	%fd2045, 0d0000000000000000;
	setp.ne.s32	%p254, %r2, 2;
	@%p254 bra 	BB35_247;

	mul.f64 	%fd195, %fd2278, %fd194;
	mov.f64 	%fd1086, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1087, %fd195, %fd1086;
	mov.f64 	%fd1088, 0d4338000000000000;
	add.rn.f64 	%fd1089, %fd1087, %fd1088;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r150, %temp}, %fd1089;
	}
	mov.f64 	%fd1090, 0dC338000000000000;
	add.rn.f64 	%fd1091, %fd1089, %fd1090;
	mov.f64 	%fd1092, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1093, %fd1091, %fd1092, %fd195;
	mov.f64 	%fd1094, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1095, %fd1091, %fd1094, %fd1093;
	mov.f64 	%fd1096, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1097, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1098, %fd1097, %fd1095, %fd1096;
	mov.f64 	%fd1099, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1100, %fd1098, %fd1095, %fd1099;
	mov.f64 	%fd1101, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1102, %fd1100, %fd1095, %fd1101;
	mov.f64 	%fd1103, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1104, %fd1102, %fd1095, %fd1103;
	mov.f64 	%fd1105, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1106, %fd1104, %fd1095, %fd1105;
	mov.f64 	%fd1107, 0d3F81111111122322;
	fma.rn.f64 	%fd1108, %fd1106, %fd1095, %fd1107;
	mov.f64 	%fd1109, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1110, %fd1108, %fd1095, %fd1109;
	mov.f64 	%fd1111, 0d3FC5555555555511;
	fma.rn.f64 	%fd1112, %fd1110, %fd1095, %fd1111;
	mov.f64 	%fd1113, 0d3FE000000000000B;
	fma.rn.f64 	%fd1114, %fd1112, %fd1095, %fd1113;
	mov.f64 	%fd1115, 0d3FF0000000000000;
	fma.rn.f64 	%fd1116, %fd1114, %fd1095, %fd1115;
	fma.rn.f64 	%fd1117, %fd1116, %fd1095, %fd1115;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r151, %temp}, %fd1117;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd1117;
	}
	shl.b32 	%r959, %r150, 20;
	add.s32 	%r960, %r152, %r959;
	mov.b64 	%fd2045, {%r151, %r960};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r961}, %fd195;
	}
	mov.b32 	 %f36, %r961;
	abs.f32 	%f8, %f36;
	setp.lt.f32	%p255, %f8, 0f4086232B;
	@%p255 bra 	BB35_247;

	setp.lt.f64	%p256, %fd195, 0d0000000000000000;
	add.f64 	%fd1118, %fd195, 0d7FF0000000000000;
	selp.f64	%fd2045, 0d0000000000000000, %fd1118, %p256;
	setp.geu.f32	%p257, %f8, 0f40874800;
	@%p257 bra 	BB35_247;

	shr.u32 	%r962, %r150, 31;
	add.s32 	%r963, %r150, %r962;
	shr.s32 	%r964, %r963, 1;
	shl.b32 	%r965, %r964, 20;
	add.s32 	%r966, %r965, %r152;
	mov.b64 	%fd1119, {%r151, %r966};
	sub.s32 	%r967, %r150, %r964;
	shl.b32 	%r968, %r967, 20;
	add.s32 	%r969, %r968, 1072693248;
	mov.u32 	%r970, 0;
	mov.b64 	%fd1120, {%r970, %r969};
	mul.f64 	%fd2045, %fd1119, %fd1120;
	bra.uni 	BB35_247;

BB35_235:
	setp.gt.s32	%p289, %r162, -1;
	@%p289 bra 	BB35_238;

	cvt.rzi.f64.f64	%fd1159, %fd219;
	setp.neu.f64	%p290, %fd1159, %fd219;
	selp.f64	%fd2043, 0dFFF8000000000000, %fd2043, %p290;

BB35_238:
	mov.f64 	%fd226, %fd2043;
	add.f64 	%fd227, %fd219, %fd167;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1028}, %fd227;
	}
	and.b32  	%r1029, %r1028, 2146435072;
	setp.ne.s32	%p293, %r1029, 2146435072;
	mov.f64 	%fd2042, %fd226;
	@%p293 bra 	BB35_245;

	setp.gtu.f64	%p294, %fd220, 0d7FF0000000000000;
	mov.f64 	%fd2042, %fd227;
	@%p294 bra 	BB35_245;

	abs.f64 	%fd228, %fd219;
	setp.gtu.f64	%p295, %fd228, 0d7FF0000000000000;
	mov.f64 	%fd2041, %fd227;
	mov.f64 	%fd2042, %fd2041;
	@%p295 bra 	BB35_245;

	setp.eq.f64	%p296, %fd228, 0d7FF0000000000000;
	@%p296 bra 	BB35_244;
	bra.uni 	BB35_242;

BB35_244:
	setp.eq.f64	%p298, %fd167, 0dBFF0000000000000;
	setp.gt.f64	%p299, %fd220, 0d3FF0000000000000;
	selp.b32	%r1036, 2146435072, 0, %p299;
	xor.b32  	%r1037, %r1036, 2146435072;
	setp.lt.s32	%p300, %r161, 0;
	selp.b32	%r1038, %r1037, %r1036, %p300;
	selp.b32	%r1039, 1072693248, %r1038, %p298;
	mov.u32 	%r1040, 0;
	mov.b64 	%fd2042, {%r1040, %r1039};
	bra.uni 	BB35_245;

BB35_211:
	setp.gt.s32	%p261, %r154, -1;
	@%p261 bra 	BB35_214;

	cvt.rzi.f64.f64	%fd1121, %fd199;
	setp.neu.f64	%p262, %fd1121, %fd199;
	selp.f64	%fd2036, 0dFFF8000000000000, %fd2036, %p262;

BB35_214:
	mov.f64 	%fd206, %fd2036;
	add.f64 	%fd207, %fd199, %fd167;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r980}, %fd207;
	}
	and.b32  	%r981, %r980, 2146435072;
	setp.ne.s32	%p265, %r981, 2146435072;
	mov.f64 	%fd2035, %fd206;
	@%p265 bra 	BB35_221;

	setp.gtu.f64	%p266, %fd200, 0d7FF0000000000000;
	mov.f64 	%fd2035, %fd207;
	@%p266 bra 	BB35_221;

	abs.f64 	%fd208, %fd199;
	setp.gtu.f64	%p267, %fd208, 0d7FF0000000000000;
	mov.f64 	%fd2034, %fd207;
	mov.f64 	%fd2035, %fd2034;
	@%p267 bra 	BB35_221;

	setp.eq.f64	%p268, %fd208, 0d7FF0000000000000;
	@%p268 bra 	BB35_220;
	bra.uni 	BB35_218;

BB35_220:
	setp.eq.f64	%p270, %fd167, 0dBFF0000000000000;
	setp.gt.f64	%p271, %fd200, 0d3FF0000000000000;
	selp.b32	%r988, 2146435072, 0, %p271;
	xor.b32  	%r989, %r988, 2146435072;
	setp.lt.s32	%p272, %r153, 0;
	selp.b32	%r990, %r989, %r988, %p272;
	selp.b32	%r991, 1072693248, %r990, %p270;
	mov.u32 	%r992, 0;
	mov.b64 	%fd2035, {%r992, %r991};
	bra.uni 	BB35_221;

BB35_242:
	setp.neu.f64	%p297, %fd220, 0d7FF0000000000000;
	mov.f64 	%fd2042, %fd226;
	@%p297 bra 	BB35_245;

	shr.s32 	%r1030, %r161, 31;
	and.b32  	%r1031, %r1030, -2146435072;
	add.s32 	%r1032, %r1031, 2146435072;
	or.b32  	%r1033, %r1032, -2147483648;
	selp.b32	%r1034, %r1033, %r1032, %p9;
	mov.u32 	%r1035, 0;
	mov.b64 	%fd2042, {%r1035, %r1034};

BB35_245:
	setp.eq.f64	%p301, %fd219, 0d0000000000000000;
	setp.eq.f64	%p302, %fd167, 0d3FF0000000000000;
	or.pred  	%p303, %p302, %p301;
	selp.f64	%fd2045, 0d3FF0000000000000, %fd2042, %p303;
	bra.uni 	BB35_247;

BB35_218:
	setp.neu.f64	%p269, %fd200, 0d7FF0000000000000;
	mov.f64 	%fd2035, %fd206;
	@%p269 bra 	BB35_221;

	shr.s32 	%r982, %r153, 31;
	and.b32  	%r983, %r982, -2146435072;
	add.s32 	%r984, %r983, 2146435072;
	or.b32  	%r985, %r984, -2147483648;
	selp.b32	%r986, %r985, %r984, %p8;
	mov.u32 	%r987, 0;
	mov.b64 	%fd2035, {%r987, %r986};

BB35_221:
	setp.eq.f64	%p273, %fd199, 0d0000000000000000;
	setp.eq.f64	%p274, %fd167, 0d3FF0000000000000;
	or.pred  	%p275, %p274, %p273;
	selp.f64	%fd2045, 0d3FF0000000000000, %fd2035, %p275;

BB35_247:
	rcp.rn.f64 	%fd1160, %fd2045;
	mul.f64 	%fd2021, %fd2021, %fd1160;
	fma.rn.f64 	%fd2102, %fd2030, %fd2021, %fd2102;
	mov.u16 	%rs56, 0;
	mov.u32 	%r2083, %r126;
	mov.u32 	%r2087, %r127;
	mov.u32 	%r2091, %r128;
	mov.u32 	%r2095, %r129;

BB35_248:
	mov.f64 	%fd2101, %fd2102;
	mov.u32 	%r2094, %r2095;
	mov.u32 	%r2090, %r2091;
	mov.u32 	%r2086, %r2087;
	mov.u32 	%r2082, %r2083;
	add.s32 	%r2079, %r2079, 1;
	setp.lt.s32	%p304, %r2079, %r532;
	mov.f64 	%fd2087, %fd2101;
	mov.f64 	%fd2100, %fd2087;
	@%p304 bra 	BB35_171;

BB35_249:
	mov.f64 	%fd239, %fd2100;
	mov.f64 	%fd2065, %fd1040;
	mov.f64 	%fd2097, %fd1040;
	@%p29 bra 	BB35_309;

	div.rn.f64 	%fd1165, %fd2278, %fd1;
	add.f64 	%fd240, %fd1165, 0d3FF0000000000000;
	rcp.rn.f64 	%fd241, %fd1;
	mov.f64 	%fd2098, 0d0000000000000000;
	mov.f64 	%fd2065, %fd2098;
	mov.u32 	%r2099, 0;

BB35_251:
	mov.f64 	%fd2082, %fd2098;
	mov.f64 	%fd2099, %fd2082;
	mul.wide.s32 	%rd64, %r2099, 56;
	add.s64 	%rd65, %rd48, %rd64;
	add.s64 	%rd16, %rd65, 12;
	ld.u32 	%r1042, [%rd65+12];
	setp.gt.s32	%p306, %r523, %r1042;
	@%p306 bra 	BB35_308;

	setp.eq.s32	%p307, %r1, 0;
	ld.v2.u32 	{%r1043, %r1044}, [%rd16+-4];
	ld.v2.u32 	{%r1045, %r1046}, [%rd16+-12];
	@%p307 bra 	BB35_254;
	bra.uni 	BB35_253;

BB35_254:
	setp.lt.s32	%p308, %r3, 30;
	setp.eq.s32	%p309, %r1046, 31;
	and.pred  	%p310, %p309, %p308;
	selp.b32	%r1047, 1, %r1046, %p310;
	selp.u32	%r1048, 1, 0, %p310;
	sub.s32 	%r1049, %r1043, %r526;
	sub.s32 	%r1050, %r1045, %r524;
	add.s32 	%r1051, %r1050, %r1048;
	mul.lo.s32 	%r1052, %r1051, 30;
	min.s32 	%r1054, %r871, %r1047;
	mad.lo.s32 	%r1055, %r1049, 360, %r1052;
	mov.u32 	%r1056, 0;
	max.s32 	%r1057, %r1056, %r101;
	add.s32 	%r1058, %r1055, %r1057;
	add.s32 	%r1059, %r1058, %r1054;
	add.s32 	%r2100, %r1059, -30;
	bra.uni 	BB35_255;

BB35_253:
	sub.s32 	%r2100, %r1044, %r527;

BB35_255:
	cvt.rn.f64.s32	%fd1166, %r2100;
	div.rn.f64 	%fd244, %fd1166, 0d4076800000000000;
	ld.f64 	%fd2054, [%rd16+36];
	setp.neu.f64	%p311, %fd2054, 0dBFF0000000000000;
	@%p311 bra 	BB35_281;

	setp.eq.s32	%p312, %r531, 0;
	ld.v2.u32 	{%r1060, %r1061}, [%rd16+12];
	ld.v2.u32 	{%r1062, %r1063}, [%rd16+4];
	ld.v2.u32 	{%r1064, %r1065}, [%rd16+28];
	ld.v2.u32 	{%r1066, %r1067}, [%rd16+20];
	@%p312 bra 	BB35_258;
	bra.uni 	BB35_257;

BB35_258:
	setp.lt.s32	%p313, %r1063, 30;
	setp.eq.s32	%p314, %r1067, 31;
	and.pred  	%p315, %p314, %p313;
	selp.b32	%r1068, 1, %r1067, %p315;
	selp.u32	%r1069, 1, 0, %p315;
	sub.s32 	%r1070, %r1064, %r1060;
	sub.s32 	%r1071, %r1066, %r1062;
	add.s32 	%r1072, %r1071, %r1069;
	mul.lo.s32 	%r1073, %r1072, 30;
	sub.s32 	%r1075, %r871, %r1063;
	mov.u32 	%r1076, 0;
	max.s32 	%r1077, %r1076, %r1075;
	min.s32 	%r1078, %r871, %r1068;
	mad.lo.s32 	%r1079, %r1070, 360, %r1073;
	add.s32 	%r1080, %r1079, %r1077;
	add.s32 	%r1081, %r1080, %r1078;
	add.s32 	%r2101, %r1081, -30;
	bra.uni 	BB35_259;

BB35_257:
	sub.s32 	%r2101, %r1065, %r1061;

BB35_259:
	cvt.rn.f64.s32	%fd1167, %r2101;
	div.rn.f64 	%fd246, %fd1167, 0d4076800000000000;
	setp.eq.s32	%p316, %r4, 0;
	@%p316 bra 	BB35_279;
	bra.uni 	BB35_260;

BB35_279:
	fma.rn.f64 	%fd2053, %fd2, %fd246, 0d3FF0000000000000;
	bra.uni 	BB35_280;

BB35_260:
	setp.eq.s32	%p317, %r4, 1;
	@%p317 bra 	BB35_265;
	bra.uni 	BB35_261;

BB35_265:
	mul.f64 	%fd251, %fd3, %fd246;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r191}, %fd251;
	}
	bfe.u32 	%r1094, %r191, 20, 11;
	add.s32 	%r1095, %r1094, -1012;
	mov.b64 	 %rd66, %fd251;
	shl.b64 	%rd17, %rd66, %r1095;
	setp.eq.s64	%p322, %rd17, -9223372036854775808;
	abs.f64 	%fd252, %fd156;
	// Callseq Start 118
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd252;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd251;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2052, [retval0+0];
	
	//{
	}// Callseq End 118
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r192}, %fd156;
	}
	setp.lt.s32	%p323, %r192, 0;
	and.pred  	%p10, %p323, %p322;
	@!%p10 bra 	BB35_267;
	bra.uni 	BB35_266;

BB35_266:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1096}, %fd2052;
	}
	xor.b32  	%r1097, %r1096, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1098, %temp}, %fd2052;
	}
	mov.b64 	%fd2052, {%r1098, %r1097};

BB35_267:
	mov.f64 	%fd2051, %fd2052;
	setp.eq.f64	%p324, %fd156, 0d0000000000000000;
	@%p324 bra 	BB35_270;
	bra.uni 	BB35_268;

BB35_270:
	selp.b32	%r1099, %r192, 0, %p322;
	or.b32  	%r1100, %r1099, 2146435072;
	setp.lt.s32	%p328, %r191, 0;
	selp.b32	%r1101, %r1100, %r1099, %p328;
	mov.u32 	%r1102, 0;
	mov.b64 	%fd2051, {%r1102, %r1101};
	bra.uni 	BB35_271;

BB35_261:
	mov.f64 	%fd2053, 0d0000000000000000;
	setp.ne.s32	%p318, %r4, 2;
	@%p318 bra 	BB35_280;

	mul.f64 	%fd247, %fd2, %fd246;
	mov.f64 	%fd1169, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1170, %fd247, %fd1169;
	mov.f64 	%fd1171, 0d4338000000000000;
	add.rn.f64 	%fd1172, %fd1170, %fd1171;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r188, %temp}, %fd1172;
	}
	mov.f64 	%fd1173, 0dC338000000000000;
	add.rn.f64 	%fd1174, %fd1172, %fd1173;
	mov.f64 	%fd1175, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1176, %fd1174, %fd1175, %fd247;
	mov.f64 	%fd1177, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1178, %fd1174, %fd1177, %fd1176;
	mov.f64 	%fd1179, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1180, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1181, %fd1180, %fd1178, %fd1179;
	mov.f64 	%fd1182, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1183, %fd1181, %fd1178, %fd1182;
	mov.f64 	%fd1184, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1185, %fd1183, %fd1178, %fd1184;
	mov.f64 	%fd1186, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1187, %fd1185, %fd1178, %fd1186;
	mov.f64 	%fd1188, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1189, %fd1187, %fd1178, %fd1188;
	mov.f64 	%fd1190, 0d3F81111111122322;
	fma.rn.f64 	%fd1191, %fd1189, %fd1178, %fd1190;
	mov.f64 	%fd1192, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1193, %fd1191, %fd1178, %fd1192;
	mov.f64 	%fd1194, 0d3FC5555555555511;
	fma.rn.f64 	%fd1195, %fd1193, %fd1178, %fd1194;
	mov.f64 	%fd1196, 0d3FE000000000000B;
	fma.rn.f64 	%fd1197, %fd1195, %fd1178, %fd1196;
	mov.f64 	%fd1198, 0d3FF0000000000000;
	fma.rn.f64 	%fd1199, %fd1197, %fd1178, %fd1198;
	fma.rn.f64 	%fd1200, %fd1199, %fd1178, %fd1198;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r189, %temp}, %fd1200;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r190}, %fd1200;
	}
	shl.b32 	%r1082, %r188, 20;
	add.s32 	%r1083, %r190, %r1082;
	mov.b64 	%fd2053, {%r189, %r1083};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1084}, %fd247;
	}
	mov.b32 	 %f38, %r1084;
	abs.f32 	%f10, %f38;
	setp.lt.f32	%p319, %f10, 0f4086232B;
	@%p319 bra 	BB35_280;

	setp.lt.f64	%p320, %fd247, 0d0000000000000000;
	add.f64 	%fd1201, %fd247, 0d7FF0000000000000;
	selp.f64	%fd2053, 0d0000000000000000, %fd1201, %p320;
	setp.geu.f32	%p321, %f10, 0f40874800;
	@%p321 bra 	BB35_280;

	shr.u32 	%r1085, %r188, 31;
	add.s32 	%r1086, %r188, %r1085;
	shr.s32 	%r1087, %r1086, 1;
	shl.b32 	%r1088, %r1087, 20;
	add.s32 	%r1089, %r1088, %r190;
	mov.b64 	%fd1202, {%r189, %r1089};
	sub.s32 	%r1090, %r188, %r1087;
	shl.b32 	%r1091, %r1090, 20;
	add.s32 	%r1092, %r1091, 1072693248;
	mov.u32 	%r1093, 0;
	mov.b64 	%fd1203, {%r1093, %r1092};
	mul.f64 	%fd2053, %fd1202, %fd1203;
	bra.uni 	BB35_280;

BB35_268:
	setp.gt.s32	%p325, %r192, -1;
	@%p325 bra 	BB35_271;

	cvt.rzi.f64.f64	%fd1204, %fd251;
	setp.neu.f64	%p326, %fd1204, %fd251;
	selp.f64	%fd2051, 0dFFF8000000000000, %fd2051, %p326;

BB35_271:
	mov.f64 	%fd258, %fd2051;
	add.f64 	%fd259, %fd251, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1103}, %fd259;
	}
	and.b32  	%r1104, %r1103, 2146435072;
	setp.ne.s32	%p329, %r1104, 2146435072;
	mov.f64 	%fd2050, %fd258;
	@%p329 bra 	BB35_278;

	setp.gtu.f64	%p330, %fd252, 0d7FF0000000000000;
	mov.f64 	%fd2050, %fd259;
	@%p330 bra 	BB35_278;

	abs.f64 	%fd260, %fd251;
	setp.gtu.f64	%p331, %fd260, 0d7FF0000000000000;
	mov.f64 	%fd2049, %fd259;
	mov.f64 	%fd2050, %fd2049;
	@%p331 bra 	BB35_278;

	setp.eq.f64	%p332, %fd260, 0d7FF0000000000000;
	@%p332 bra 	BB35_277;
	bra.uni 	BB35_275;

BB35_277:
	setp.eq.f64	%p334, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p335, %fd252, 0d3FF0000000000000;
	selp.b32	%r1111, 2146435072, 0, %p335;
	xor.b32  	%r1112, %r1111, 2146435072;
	setp.lt.s32	%p336, %r191, 0;
	selp.b32	%r1113, %r1112, %r1111, %p336;
	selp.b32	%r1114, 1072693248, %r1113, %p334;
	mov.u32 	%r1115, 0;
	mov.b64 	%fd2050, {%r1115, %r1114};
	bra.uni 	BB35_278;

BB35_275:
	setp.neu.f64	%p333, %fd252, 0d7FF0000000000000;
	mov.f64 	%fd2050, %fd258;
	@%p333 bra 	BB35_278;

	shr.s32 	%r1105, %r191, 31;
	and.b32  	%r1106, %r1105, -2146435072;
	add.s32 	%r1107, %r1106, 2146435072;
	or.b32  	%r1108, %r1107, -2147483648;
	selp.b32	%r1109, %r1108, %r1107, %p10;
	mov.u32 	%r1110, 0;
	mov.b64 	%fd2050, {%r1110, %r1109};

BB35_278:
	setp.eq.f64	%p337, %fd251, 0d0000000000000000;
	setp.eq.f64	%p338, %fd156, 0d3FF0000000000000;
	or.pred  	%p339, %p338, %p337;
	selp.f64	%fd2053, 0d3FF0000000000000, %fd2050, %p339;

BB35_280:
	add.f64 	%fd1205, %fd2053, 0dBFF0000000000000;
	mul.f64 	%fd2054, %fd1205, 0d4059000000000000;

BB35_281:
	setp.eq.s32	%p340, %r2, 0;
	@%p340 bra 	BB35_301;
	bra.uni 	BB35_282;

BB35_301:
	fma.rn.f64 	%fd2062, %fd2278, %fd244, 0d3FF0000000000000;
	bra.uni 	BB35_302;

BB35_282:
	setp.eq.s32	%p341, %r2, 1;
	@%p341 bra 	BB35_287;
	bra.uni 	BB35_283;

BB35_287:
	mul.f64 	%fd273, %fd1, %fd244;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r196}, %fd273;
	}
	bfe.u32 	%r1128, %r196, 20, 11;
	add.s32 	%r1129, %r1128, -1012;
	mov.b64 	 %rd67, %fd273;
	shl.b64 	%rd18, %rd67, %r1129;
	setp.eq.s64	%p346, %rd18, -9223372036854775808;
	abs.f64 	%fd274, %fd240;
	// Callseq Start 119
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd274;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd273;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2061, [retval0+0];
	
	//{
	}// Callseq End 119
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r197}, %fd240;
	}
	setp.lt.s32	%p347, %r197, 0;
	and.pred  	%p11, %p347, %p346;
	@!%p11 bra 	BB35_289;
	bra.uni 	BB35_288;

BB35_288:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1130}, %fd2061;
	}
	xor.b32  	%r1131, %r1130, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1132, %temp}, %fd2061;
	}
	mov.b64 	%fd2061, {%r1132, %r1131};

BB35_289:
	mov.f64 	%fd2060, %fd2061;
	setp.eq.f64	%p348, %fd240, 0d0000000000000000;
	@%p348 bra 	BB35_292;
	bra.uni 	BB35_290;

BB35_292:
	selp.b32	%r1133, %r197, 0, %p346;
	or.b32  	%r1134, %r1133, 2146435072;
	setp.lt.s32	%p352, %r196, 0;
	selp.b32	%r1135, %r1134, %r1133, %p352;
	mov.u32 	%r1136, 0;
	mov.b64 	%fd2060, {%r1136, %r1135};
	bra.uni 	BB35_293;

BB35_283:
	mov.f64 	%fd2062, 0d0000000000000000;
	setp.ne.s32	%p342, %r2, 2;
	@%p342 bra 	BB35_302;

	mul.f64 	%fd269, %fd2278, %fd244;
	mov.f64 	%fd1207, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1208, %fd269, %fd1207;
	mov.f64 	%fd1209, 0d4338000000000000;
	add.rn.f64 	%fd1210, %fd1208, %fd1209;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r193, %temp}, %fd1210;
	}
	mov.f64 	%fd1211, 0dC338000000000000;
	add.rn.f64 	%fd1212, %fd1210, %fd1211;
	mov.f64 	%fd1213, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1214, %fd1212, %fd1213, %fd269;
	mov.f64 	%fd1215, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1216, %fd1212, %fd1215, %fd1214;
	mov.f64 	%fd1217, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1218, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1219, %fd1218, %fd1216, %fd1217;
	mov.f64 	%fd1220, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1221, %fd1219, %fd1216, %fd1220;
	mov.f64 	%fd1222, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1223, %fd1221, %fd1216, %fd1222;
	mov.f64 	%fd1224, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1225, %fd1223, %fd1216, %fd1224;
	mov.f64 	%fd1226, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1227, %fd1225, %fd1216, %fd1226;
	mov.f64 	%fd1228, 0d3F81111111122322;
	fma.rn.f64 	%fd1229, %fd1227, %fd1216, %fd1228;
	mov.f64 	%fd1230, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1231, %fd1229, %fd1216, %fd1230;
	mov.f64 	%fd1232, 0d3FC5555555555511;
	fma.rn.f64 	%fd1233, %fd1231, %fd1216, %fd1232;
	mov.f64 	%fd1234, 0d3FE000000000000B;
	fma.rn.f64 	%fd1235, %fd1233, %fd1216, %fd1234;
	mov.f64 	%fd1236, 0d3FF0000000000000;
	fma.rn.f64 	%fd1237, %fd1235, %fd1216, %fd1236;
	fma.rn.f64 	%fd1238, %fd1237, %fd1216, %fd1236;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r194, %temp}, %fd1238;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r195}, %fd1238;
	}
	shl.b32 	%r1116, %r193, 20;
	add.s32 	%r1117, %r195, %r1116;
	mov.b64 	%fd2062, {%r194, %r1117};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1118}, %fd269;
	}
	mov.b32 	 %f39, %r1118;
	abs.f32 	%f11, %f39;
	setp.lt.f32	%p343, %f11, 0f4086232B;
	@%p343 bra 	BB35_302;

	setp.lt.f64	%p344, %fd269, 0d0000000000000000;
	add.f64 	%fd1239, %fd269, 0d7FF0000000000000;
	selp.f64	%fd2062, 0d0000000000000000, %fd1239, %p344;
	setp.geu.f32	%p345, %f11, 0f40874800;
	@%p345 bra 	BB35_302;

	shr.u32 	%r1119, %r193, 31;
	add.s32 	%r1120, %r193, %r1119;
	shr.s32 	%r1121, %r1120, 1;
	shl.b32 	%r1122, %r1121, 20;
	add.s32 	%r1123, %r1122, %r195;
	mov.b64 	%fd1240, {%r194, %r1123};
	sub.s32 	%r1124, %r193, %r1121;
	shl.b32 	%r1125, %r1124, 20;
	add.s32 	%r1126, %r1125, 1072693248;
	mov.u32 	%r1127, 0;
	mov.b64 	%fd1241, {%r1127, %r1126};
	mul.f64 	%fd2062, %fd1240, %fd1241;
	bra.uni 	BB35_302;

BB35_290:
	setp.gt.s32	%p349, %r197, -1;
	@%p349 bra 	BB35_293;

	cvt.rzi.f64.f64	%fd1242, %fd273;
	setp.neu.f64	%p350, %fd1242, %fd273;
	selp.f64	%fd2060, 0dFFF8000000000000, %fd2060, %p350;

BB35_293:
	mov.f64 	%fd280, %fd2060;
	add.f64 	%fd281, %fd273, %fd240;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1137}, %fd281;
	}
	and.b32  	%r1138, %r1137, 2146435072;
	setp.ne.s32	%p353, %r1138, 2146435072;
	mov.f64 	%fd2059, %fd280;
	@%p353 bra 	BB35_300;

	setp.gtu.f64	%p354, %fd274, 0d7FF0000000000000;
	mov.f64 	%fd2059, %fd281;
	@%p354 bra 	BB35_300;

	abs.f64 	%fd282, %fd273;
	setp.gtu.f64	%p355, %fd282, 0d7FF0000000000000;
	mov.f64 	%fd2058, %fd281;
	mov.f64 	%fd2059, %fd2058;
	@%p355 bra 	BB35_300;

	setp.eq.f64	%p356, %fd282, 0d7FF0000000000000;
	@%p356 bra 	BB35_299;
	bra.uni 	BB35_297;

BB35_299:
	setp.eq.f64	%p358, %fd240, 0dBFF0000000000000;
	setp.gt.f64	%p359, %fd274, 0d3FF0000000000000;
	selp.b32	%r1145, 2146435072, 0, %p359;
	xor.b32  	%r1146, %r1145, 2146435072;
	setp.lt.s32	%p360, %r196, 0;
	selp.b32	%r1147, %r1146, %r1145, %p360;
	selp.b32	%r1148, 1072693248, %r1147, %p358;
	mov.u32 	%r1149, 0;
	mov.b64 	%fd2059, {%r1149, %r1148};
	bra.uni 	BB35_300;

BB35_297:
	setp.neu.f64	%p357, %fd274, 0d7FF0000000000000;
	mov.f64 	%fd2059, %fd280;
	@%p357 bra 	BB35_300;

	shr.s32 	%r1139, %r196, 31;
	and.b32  	%r1140, %r1139, -2146435072;
	add.s32 	%r1141, %r1140, 2146435072;
	or.b32  	%r1142, %r1141, -2147483648;
	selp.b32	%r1143, %r1142, %r1141, %p11;
	mov.u32 	%r1144, 0;
	mov.b64 	%fd2059, {%r1144, %r1143};

BB35_300:
	setp.eq.f64	%p361, %fd273, 0d0000000000000000;
	setp.eq.f64	%p362, %fd240, 0d3FF0000000000000;
	or.pred  	%p363, %p362, %p361;
	selp.f64	%fd2062, 0d3FF0000000000000, %fd2059, %p363;

BB35_302:
	rcp.rn.f64 	%fd289, %fd2062;
	mul.f64 	%fd290, %fd2054, %fd289;
	mul.f64 	%fd1243, %fd289, %fd290;
	mul.f64 	%fd2064, %fd244, %fd1243;
	sub.f64 	%fd1244, %fd2065, %fd2064;
	selp.f64	%fd2063, %fd1244, %fd2065, %p340;
	setp.ne.s32	%p365, %r2, 1;
	@%p365 bra 	BB35_304;

	mul.f64 	%fd1245, %fd244, %fd2054;
	mul.f64 	%fd1246, %fd1245, %fd289;
	div.rn.f64 	%fd1247, %fd1246, %fd240;
	sub.f64 	%fd2063, %fd2063, %fd1247;

BB35_304:
	add.f64 	%fd2099, %fd2099, %fd290;
	mul.f64 	%fd1248, %fd244, %fd290;
	sub.f64 	%fd1249, %fd2063, %fd1248;
	setp.eq.s32	%p366, %r2, 2;
	selp.f64	%fd2065, %fd1249, %fd2063, %p366;
	setp.ne.s32	%p367, %r2, 3;
	@%p367 bra 	BB35_308;

	setp.le.f64	%p368, %fd244, %fd241;
	@%p368 bra 	BB35_307;

	mul.f64 	%fd1250, %fd244, %fd2054;
	mul.f64 	%fd1251, %fd1250, %fd289;
	div.rn.f64 	%fd2064, %fd1251, %fd240;

BB35_307:
	sub.f64 	%fd2065, %fd2065, %fd2064;

BB35_308:
	mov.f64 	%fd2098, %fd2099;
	add.s32 	%r2099, %r2099, 1;
	setp.lt.s32	%p369, %r2099, %r532;
	mov.f64 	%fd2097, %fd2098;
	@%p369 bra 	BB35_251;

BB35_309:
	setp.eq.f64	%p370, %fd2097, 0d0000000000000000;
	mov.f64 	%fd2096, %fd1040;
	@%p370 bra 	BB35_311;

	neg.f64 	%fd1253, %fd2065;
	div.rn.f64 	%fd2096, %fd1253, %fd2097;

BB35_311:
	mov.f64 	%fd2094, %fd2096;
	setp.ge.s32	%p371, %r2426, %r516;
	@%p371 bra 	BB35_792;

	ld.param.f64 	%fd1966, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_2];
	sub.f64 	%fd2109, %fd776, %fd239;
	rcp.rn.f64 	%fd307, %fd1;
	setp.gt.f64	%p372, %fd1966, 0d3C32725DE0000000;
	selp.f64	%fd308, %fd1966, 0d3C32725DE0000000, %p372;
	mov.f64 	%fd2072, %fd2071;
	mov.u32 	%r2427, %r2426;
	mov.f64 	%fd2282, %fd2278;

BB35_313:
	mov.u32 	%r2141, %r2142;
	mov.u32 	%r2131, %r2132;
	mov.u32 	%r2121, %r2122;
	mov.u32 	%r2111, %r2112;
	mov.f64 	%fd311, %fd2071;
	mov.f64 	%fd2071, %fd2072;
	add.s32 	%r2427, %r2427, 1;
	sub.f64 	%fd1254, %fd2282, %fd2067;
	mul.f64 	%fd1255, %fd2094, %fd1254;
	sub.f64 	%fd1256, %fd1255, %fd2109;
	sub.f64 	%fd1257, %fd2282, %fd2066;
	mul.f64 	%fd1258, %fd2094, %fd1257;
	sub.f64 	%fd1259, %fd1258, %fd2109;
	mul.f64 	%fd1260, %fd1256, %fd1259;
	setp.gt.f64	%p373, %fd1260, 0d0000000000000000;
	@%p373 bra 	BB35_316;

	add.f64 	%fd1261, %fd2109, %fd2109;
	abs.f64 	%fd1262, %fd1261;
	mul.f64 	%fd1263, %fd2094, %fd311;
	abs.f64 	%fd1264, %fd1263;
	setp.gt.f64	%p374, %fd1262, %fd1264;
	@%p374 bra 	BB35_316;
	bra.uni 	BB35_315;

BB35_316:
	sub.f64 	%fd1265, %fd2067, %fd2066;
	mul.f64 	%fd2073, %fd1265, 0d3FE0000000000000;
	add.f64 	%fd2283, %fd2066, %fd2073;
	bra.uni 	BB35_317;

BB35_315:
	div.rn.f64 	%fd2073, %fd2109, %fd2094;
	sub.f64 	%fd2283, %fd2282, %fd2073;

BB35_317:
	mov.f64 	%fd2282, %fd2283;
	mov.f64 	%fd2072, %fd2073;
	abs.f64 	%fd1266, %fd2072;
	setp.lt.f64	%p375, %fd1266, %fd308;
	mov.f64 	%fd2278, %fd2282;
	@%p375 bra 	BB35_792;

	mov.f64 	%fd1267, 0d0000000000000000;
	mov.f64 	%fd2106, %fd1267;
	@%p29 bra 	BB35_398;

	div.rn.f64 	%fd1270, %fd2282, %fd1;
	add.f64 	%fd322, %fd1270, 0d3FF0000000000000;
	mov.f64 	%fd2107, 0d0000000000000000;
	mov.f64 	%fd2110, 0d3FF0000000000000;
	mov.u16 	%rs57, 1;
	mov.u32 	%r2102, 0;
	mov.u32 	%r2109, %r2111;
	mov.u32 	%r2119, %r2121;
	mov.u32 	%r2129, %r2131;
	mov.u32 	%r2139, %r2141;

BB35_320:
	mov.u32 	%r2133, %r2139;
	mov.u32 	%r210, %r2133;
	mov.u32 	%r2123, %r2129;
	mov.u32 	%r209, %r2123;
	mov.u32 	%r2113, %r2119;
	mov.u32 	%r208, %r2113;
	mov.u32 	%r2103, %r2109;
	mov.u32 	%r207, %r2103;
	mov.f64 	%fd2091, %fd2107;
	mov.f64 	%fd2108, %fd2091;
	mul.wide.s32 	%rd68, %r2102, 56;
	add.s64 	%rd69, %rd48, %rd68;
	add.s64 	%rd20, %rd69, 12;
	ld.u32 	%r1159, [%rd69+12];
	setp.gt.s32	%p377, %r523, %r1159;
	mov.u32 	%r2110, %r207;
	mov.u32 	%r2120, %r208;
	mov.u32 	%r2130, %r209;
	mov.u32 	%r2140, %r210;
	@%p377 bra 	BB35_397;

	ld.v2.u32 	{%r1160, %r1161}, [%rd20+-4];
	mov.u32 	%r214, %r1161;
	mov.u32 	%r213, %r1160;
	ld.v2.u32 	{%r1162, %r1163}, [%rd20+-12];
	mov.u32 	%r212, %r1163;
	mov.u32 	%r211, %r1162;
	ld.f64 	%fd2119, [%rd20+36];
	setp.neu.f64	%p378, %fd2119, 0dBFF0000000000000;
	@%p378 bra 	BB35_347;

	setp.eq.s32	%p379, %r531, 0;
	ld.v2.u32 	{%r1164, %r1165}, [%rd20+12];
	ld.v2.u32 	{%r1166, %r1167}, [%rd20+4];
	ld.v2.u32 	{%r1168, %r1169}, [%rd20+28];
	ld.v2.u32 	{%r1170, %r1171}, [%rd20+20];
	@%p379 bra 	BB35_324;
	bra.uni 	BB35_323;

BB35_324:
	setp.lt.s32	%p380, %r1167, 30;
	setp.eq.s32	%p381, %r1171, 31;
	and.pred  	%p382, %p381, %p380;
	selp.b32	%r1172, 1, %r1171, %p382;
	selp.u32	%r1173, 1, 0, %p382;
	sub.s32 	%r1174, %r1168, %r1164;
	sub.s32 	%r1175, %r1170, %r1166;
	add.s32 	%r1176, %r1175, %r1173;
	mul.lo.s32 	%r1177, %r1176, 30;
	sub.s32 	%r1179, %r871, %r1167;
	mov.u32 	%r1180, 0;
	max.s32 	%r1181, %r1180, %r1179;
	min.s32 	%r1182, %r871, %r1172;
	mad.lo.s32 	%r1183, %r1174, 360, %r1177;
	add.s32 	%r1184, %r1183, %r1181;
	add.s32 	%r1185, %r1184, %r1182;
	add.s32 	%r2143, %r1185, -30;
	bra.uni 	BB35_325;

BB35_323:
	sub.s32 	%r2143, %r1169, %r1165;

BB35_325:
	cvt.rn.f64.s32	%fd1271, %r2143;
	div.rn.f64 	%fd326, %fd1271, 0d4076800000000000;
	setp.eq.s32	%p383, %r4, 0;
	@%p383 bra 	BB35_345;
	bra.uni 	BB35_326;

BB35_345:
	fma.rn.f64 	%fd2118, %fd2, %fd326, 0d3FF0000000000000;
	bra.uni 	BB35_346;

BB35_326:
	setp.eq.s32	%p384, %r4, 1;
	@%p384 bra 	BB35_331;
	bra.uni 	BB35_327;

BB35_331:
	mul.f64 	%fd331, %fd3, %fd326;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r229}, %fd331;
	}
	bfe.u32 	%r1198, %r229, 20, 11;
	add.s32 	%r1199, %r1198, -1012;
	mov.b64 	 %rd70, %fd331;
	shl.b64 	%rd21, %rd70, %r1199;
	setp.eq.s64	%p389, %rd21, -9223372036854775808;
	abs.f64 	%fd332, %fd156;
	// Callseq Start 120
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd332;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd331;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2117, [retval0+0];
	
	//{
	}// Callseq End 120
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r230}, %fd156;
	}
	setp.lt.s32	%p390, %r230, 0;
	and.pred  	%p12, %p390, %p389;
	@!%p12 bra 	BB35_333;
	bra.uni 	BB35_332;

BB35_332:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1200}, %fd2117;
	}
	xor.b32  	%r1201, %r1200, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1202, %temp}, %fd2117;
	}
	mov.b64 	%fd2117, {%r1202, %r1201};

BB35_333:
	mov.f64 	%fd2116, %fd2117;
	setp.eq.f64	%p391, %fd156, 0d0000000000000000;
	@%p391 bra 	BB35_336;
	bra.uni 	BB35_334;

BB35_336:
	selp.b32	%r1203, %r230, 0, %p389;
	or.b32  	%r1204, %r1203, 2146435072;
	setp.lt.s32	%p395, %r229, 0;
	selp.b32	%r1205, %r1204, %r1203, %p395;
	mov.u32 	%r1206, 0;
	mov.b64 	%fd2116, {%r1206, %r1205};
	bra.uni 	BB35_337;

BB35_327:
	mov.f64 	%fd2118, 0d0000000000000000;
	setp.ne.s32	%p385, %r4, 2;
	@%p385 bra 	BB35_346;

	mul.f64 	%fd327, %fd2, %fd326;
	mov.f64 	%fd1273, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1274, %fd327, %fd1273;
	mov.f64 	%fd1275, 0d4338000000000000;
	add.rn.f64 	%fd1276, %fd1274, %fd1275;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r226, %temp}, %fd1276;
	}
	mov.f64 	%fd1277, 0dC338000000000000;
	add.rn.f64 	%fd1278, %fd1276, %fd1277;
	mov.f64 	%fd1279, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1280, %fd1278, %fd1279, %fd327;
	mov.f64 	%fd1281, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1282, %fd1278, %fd1281, %fd1280;
	mov.f64 	%fd1283, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1284, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1285, %fd1284, %fd1282, %fd1283;
	mov.f64 	%fd1286, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1287, %fd1285, %fd1282, %fd1286;
	mov.f64 	%fd1288, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1289, %fd1287, %fd1282, %fd1288;
	mov.f64 	%fd1290, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1291, %fd1289, %fd1282, %fd1290;
	mov.f64 	%fd1292, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1293, %fd1291, %fd1282, %fd1292;
	mov.f64 	%fd1294, 0d3F81111111122322;
	fma.rn.f64 	%fd1295, %fd1293, %fd1282, %fd1294;
	mov.f64 	%fd1296, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1297, %fd1295, %fd1282, %fd1296;
	mov.f64 	%fd1298, 0d3FC5555555555511;
	fma.rn.f64 	%fd1299, %fd1297, %fd1282, %fd1298;
	mov.f64 	%fd1300, 0d3FE000000000000B;
	fma.rn.f64 	%fd1301, %fd1299, %fd1282, %fd1300;
	mov.f64 	%fd1302, 0d3FF0000000000000;
	fma.rn.f64 	%fd1303, %fd1301, %fd1282, %fd1302;
	fma.rn.f64 	%fd1304, %fd1303, %fd1282, %fd1302;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r227, %temp}, %fd1304;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r228}, %fd1304;
	}
	shl.b32 	%r1186, %r226, 20;
	add.s32 	%r1187, %r228, %r1186;
	mov.b64 	%fd2118, {%r227, %r1187};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1188}, %fd327;
	}
	mov.b32 	 %f40, %r1188;
	abs.f32 	%f12, %f40;
	setp.lt.f32	%p386, %f12, 0f4086232B;
	@%p386 bra 	BB35_346;

	setp.lt.f64	%p387, %fd327, 0d0000000000000000;
	add.f64 	%fd1305, %fd327, 0d7FF0000000000000;
	selp.f64	%fd2118, 0d0000000000000000, %fd1305, %p387;
	setp.geu.f32	%p388, %f12, 0f40874800;
	@%p388 bra 	BB35_346;

	shr.u32 	%r1189, %r226, 31;
	add.s32 	%r1190, %r226, %r1189;
	shr.s32 	%r1191, %r1190, 1;
	shl.b32 	%r1192, %r1191, 20;
	add.s32 	%r1193, %r1192, %r228;
	mov.b64 	%fd1306, {%r227, %r1193};
	sub.s32 	%r1194, %r226, %r1191;
	shl.b32 	%r1195, %r1194, 20;
	add.s32 	%r1196, %r1195, 1072693248;
	mov.u32 	%r1197, 0;
	mov.b64 	%fd1307, {%r1197, %r1196};
	mul.f64 	%fd2118, %fd1306, %fd1307;
	bra.uni 	BB35_346;

BB35_334:
	setp.gt.s32	%p392, %r230, -1;
	@%p392 bra 	BB35_337;

	cvt.rzi.f64.f64	%fd1308, %fd331;
	setp.neu.f64	%p393, %fd1308, %fd331;
	selp.f64	%fd2116, 0dFFF8000000000000, %fd2116, %p393;

BB35_337:
	mov.f64 	%fd338, %fd2116;
	add.f64 	%fd339, %fd331, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1207}, %fd339;
	}
	and.b32  	%r1208, %r1207, 2146435072;
	setp.ne.s32	%p396, %r1208, 2146435072;
	mov.f64 	%fd2115, %fd338;
	@%p396 bra 	BB35_344;

	setp.gtu.f64	%p397, %fd332, 0d7FF0000000000000;
	mov.f64 	%fd2115, %fd339;
	@%p397 bra 	BB35_344;

	abs.f64 	%fd340, %fd331;
	setp.gtu.f64	%p398, %fd340, 0d7FF0000000000000;
	mov.f64 	%fd2114, %fd339;
	mov.f64 	%fd2115, %fd2114;
	@%p398 bra 	BB35_344;

	setp.eq.f64	%p399, %fd340, 0d7FF0000000000000;
	@%p399 bra 	BB35_343;
	bra.uni 	BB35_341;

BB35_343:
	setp.eq.f64	%p401, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p402, %fd332, 0d3FF0000000000000;
	selp.b32	%r1215, 2146435072, 0, %p402;
	xor.b32  	%r1216, %r1215, 2146435072;
	setp.lt.s32	%p403, %r229, 0;
	selp.b32	%r1217, %r1216, %r1215, %p403;
	selp.b32	%r1218, 1072693248, %r1217, %p401;
	mov.u32 	%r1219, 0;
	mov.b64 	%fd2115, {%r1219, %r1218};
	bra.uni 	BB35_344;

BB35_341:
	setp.neu.f64	%p400, %fd332, 0d7FF0000000000000;
	mov.f64 	%fd2115, %fd338;
	@%p400 bra 	BB35_344;

	shr.s32 	%r1209, %r229, 31;
	and.b32  	%r1210, %r1209, -2146435072;
	add.s32 	%r1211, %r1210, 2146435072;
	or.b32  	%r1212, %r1211, -2147483648;
	selp.b32	%r1213, %r1212, %r1211, %p12;
	mov.u32 	%r1214, 0;
	mov.b64 	%fd2115, {%r1214, %r1213};

BB35_344:
	setp.eq.f64	%p404, %fd331, 0d0000000000000000;
	setp.eq.f64	%p405, %fd156, 0d3FF0000000000000;
	or.pred  	%p406, %p405, %p404;
	selp.f64	%fd2118, 0d3FF0000000000000, %fd2115, %p406;

BB35_346:
	add.f64 	%fd1309, %fd2118, 0dBFF0000000000000;
	mul.f64 	%fd2119, %fd1309, 0d4059000000000000;

BB35_347:
	and.b16  	%rs40, %rs57, 255;
	setp.eq.s16	%p407, %rs40, 0;
	@%p407 bra 	BB35_372;
	bra.uni 	BB35_348;

BB35_372:
	setp.eq.s32	%p436, %r1, 0;
	@%p436 bra 	BB35_374;
	bra.uni 	BB35_373;

BB35_374:
	setp.lt.s32	%p437, %r208, 30;
	setp.eq.s32	%p438, %r1163, 31;
	and.pred  	%p439, %p438, %p437;
	selp.b32	%r1267, 1, %r1163, %p439;
	selp.u32	%r1268, 1, 0, %p439;
	sub.s32 	%r1269, %r1160, %r209;
	sub.s32 	%r1270, %r1162, %r207;
	add.s32 	%r1271, %r1270, %r1268;
	mul.lo.s32 	%r1272, %r1271, 30;
	sub.s32 	%r1274, %r871, %r208;
	mov.u32 	%r1275, 0;
	max.s32 	%r1276, %r1275, %r1274;
	min.s32 	%r1277, %r871, %r1267;
	mad.lo.s32 	%r1278, %r1269, 360, %r1272;
	add.s32 	%r1279, %r1278, %r1276;
	add.s32 	%r1280, %r1279, %r1277;
	add.s32 	%r2145, %r1280, -30;
	bra.uni 	BB35_375;

BB35_348:
	setp.eq.s32	%p408, %r1, 0;
	@%p408 bra 	BB35_350;
	bra.uni 	BB35_349;

BB35_350:
	setp.lt.s32	%p409, %r3, 30;
	setp.eq.s32	%p410, %r1163, 31;
	and.pred  	%p411, %p410, %p409;
	selp.b32	%r1220, 1, %r1163, %p411;
	selp.u32	%r1221, 1, 0, %p411;
	sub.s32 	%r1222, %r1160, %r526;
	sub.s32 	%r1223, %r1162, %r524;
	add.s32 	%r1224, %r1223, %r1221;
	mul.lo.s32 	%r1225, %r1224, 30;
	min.s32 	%r1227, %r871, %r1220;
	mad.lo.s32 	%r1228, %r1222, 360, %r1225;
	mov.u32 	%r1229, 0;
	max.s32 	%r1230, %r1229, %r101;
	add.s32 	%r1231, %r1228, %r1230;
	add.s32 	%r1232, %r1231, %r1227;
	add.s32 	%r2144, %r1232, -30;
	bra.uni 	BB35_351;

BB35_373:
	sub.s32 	%r2145, %r1161, %r210;

BB35_375:
	cvt.rn.f64.s32	%fd1348, %r2145;
	div.rn.f64 	%fd369, %fd1348, 0d4076800000000000;
	setp.eq.s32	%p440, %r2, 0;
	@%p440 bra 	BB35_395;
	bra.uni 	BB35_376;

BB35_395:
	fma.rn.f64 	%fd2134, %fd2282, %fd369, 0d3FF0000000000000;
	bra.uni 	BB35_396;

BB35_349:
	sub.s32 	%r2144, %r1161, %r527;

BB35_351:
	cvt.rn.f64.s32	%fd1310, %r2144;
	div.rn.f64 	%fd349, %fd1310, 0d4076800000000000;
	setp.eq.s32	%p412, %r2, 0;
	@%p412 bra 	BB35_371;
	bra.uni 	BB35_352;

BB35_371:
	fma.rn.f64 	%fd2134, %fd2282, %fd349, 0d3FF0000000000000;
	bra.uni 	BB35_396;

BB35_376:
	setp.eq.s32	%p441, %r2, 1;
	@%p441 bra 	BB35_381;
	bra.uni 	BB35_377;

BB35_381:
	mul.f64 	%fd374, %fd1, %fd369;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r246}, %fd374;
	}
	bfe.u32 	%r1293, %r246, 20, 11;
	add.s32 	%r1294, %r1293, -1012;
	mov.b64 	 %rd72, %fd374;
	shl.b64 	%rd23, %rd72, %r1294;
	setp.eq.s64	%p446, %rd23, -9223372036854775808;
	abs.f64 	%fd375, %fd322;
	// Callseq Start 122
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd375;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd374;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2133, [retval0+0];
	
	//{
	}// Callseq End 122
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r247}, %fd322;
	}
	setp.lt.s32	%p447, %r247, 0;
	and.pred  	%p14, %p447, %p446;
	@!%p14 bra 	BB35_383;
	bra.uni 	BB35_382;

BB35_382:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1295}, %fd2133;
	}
	xor.b32  	%r1296, %r1295, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1297, %temp}, %fd2133;
	}
	mov.b64 	%fd2133, {%r1297, %r1296};

BB35_383:
	mov.f64 	%fd2132, %fd2133;
	setp.eq.f64	%p448, %fd322, 0d0000000000000000;
	@%p448 bra 	BB35_386;
	bra.uni 	BB35_384;

BB35_386:
	selp.b32	%r1298, %r247, 0, %p446;
	or.b32  	%r1299, %r1298, 2146435072;
	setp.lt.s32	%p452, %r246, 0;
	selp.b32	%r1300, %r1299, %r1298, %p452;
	mov.u32 	%r1301, 0;
	mov.b64 	%fd2132, {%r1301, %r1300};
	bra.uni 	BB35_387;

BB35_352:
	setp.eq.s32	%p413, %r2, 1;
	@%p413 bra 	BB35_357;
	bra.uni 	BB35_353;

BB35_357:
	mul.f64 	%fd354, %fd1, %fd349;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r238}, %fd354;
	}
	bfe.u32 	%r1245, %r238, 20, 11;
	add.s32 	%r1246, %r1245, -1012;
	mov.b64 	 %rd71, %fd354;
	shl.b64 	%rd22, %rd71, %r1246;
	setp.eq.s64	%p418, %rd22, -9223372036854775808;
	abs.f64 	%fd355, %fd322;
	// Callseq Start 121
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd355;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd354;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2126, [retval0+0];
	
	//{
	}// Callseq End 121
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r239}, %fd322;
	}
	setp.lt.s32	%p419, %r239, 0;
	and.pred  	%p13, %p419, %p418;
	@!%p13 bra 	BB35_359;
	bra.uni 	BB35_358;

BB35_358:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1247}, %fd2126;
	}
	xor.b32  	%r1248, %r1247, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1249, %temp}, %fd2126;
	}
	mov.b64 	%fd2126, {%r1249, %r1248};

BB35_359:
	mov.f64 	%fd2125, %fd2126;
	setp.eq.f64	%p420, %fd322, 0d0000000000000000;
	@%p420 bra 	BB35_362;
	bra.uni 	BB35_360;

BB35_362:
	selp.b32	%r1250, %r239, 0, %p418;
	or.b32  	%r1251, %r1250, 2146435072;
	setp.lt.s32	%p424, %r238, 0;
	selp.b32	%r1252, %r1251, %r1250, %p424;
	mov.u32 	%r1253, 0;
	mov.b64 	%fd2125, {%r1253, %r1252};
	bra.uni 	BB35_363;

BB35_377:
	mov.f64 	%fd2134, 0d0000000000000000;
	setp.ne.s32	%p442, %r2, 2;
	@%p442 bra 	BB35_396;

	mul.f64 	%fd370, %fd2282, %fd369;
	mov.f64 	%fd1350, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1351, %fd370, %fd1350;
	mov.f64 	%fd1352, 0d4338000000000000;
	add.rn.f64 	%fd1353, %fd1351, %fd1352;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r243, %temp}, %fd1353;
	}
	mov.f64 	%fd1354, 0dC338000000000000;
	add.rn.f64 	%fd1355, %fd1353, %fd1354;
	mov.f64 	%fd1356, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1357, %fd1355, %fd1356, %fd370;
	mov.f64 	%fd1358, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1359, %fd1355, %fd1358, %fd1357;
	mov.f64 	%fd1360, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1361, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1362, %fd1361, %fd1359, %fd1360;
	mov.f64 	%fd1363, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1364, %fd1362, %fd1359, %fd1363;
	mov.f64 	%fd1365, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1366, %fd1364, %fd1359, %fd1365;
	mov.f64 	%fd1367, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1368, %fd1366, %fd1359, %fd1367;
	mov.f64 	%fd1369, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1370, %fd1368, %fd1359, %fd1369;
	mov.f64 	%fd1371, 0d3F81111111122322;
	fma.rn.f64 	%fd1372, %fd1370, %fd1359, %fd1371;
	mov.f64 	%fd1373, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1374, %fd1372, %fd1359, %fd1373;
	mov.f64 	%fd1375, 0d3FC5555555555511;
	fma.rn.f64 	%fd1376, %fd1374, %fd1359, %fd1375;
	mov.f64 	%fd1377, 0d3FE000000000000B;
	fma.rn.f64 	%fd1378, %fd1376, %fd1359, %fd1377;
	mov.f64 	%fd1379, 0d3FF0000000000000;
	fma.rn.f64 	%fd1380, %fd1378, %fd1359, %fd1379;
	fma.rn.f64 	%fd1381, %fd1380, %fd1359, %fd1379;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r244, %temp}, %fd1381;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r245}, %fd1381;
	}
	shl.b32 	%r1281, %r243, 20;
	add.s32 	%r1282, %r245, %r1281;
	mov.b64 	%fd2134, {%r244, %r1282};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1283}, %fd370;
	}
	mov.b32 	 %f42, %r1283;
	abs.f32 	%f14, %f42;
	setp.lt.f32	%p443, %f14, 0f4086232B;
	@%p443 bra 	BB35_396;

	setp.lt.f64	%p444, %fd370, 0d0000000000000000;
	add.f64 	%fd1382, %fd370, 0d7FF0000000000000;
	selp.f64	%fd2134, 0d0000000000000000, %fd1382, %p444;
	setp.geu.f32	%p445, %f14, 0f40874800;
	@%p445 bra 	BB35_396;

	shr.u32 	%r1284, %r243, 31;
	add.s32 	%r1285, %r243, %r1284;
	shr.s32 	%r1286, %r1285, 1;
	shl.b32 	%r1287, %r1286, 20;
	add.s32 	%r1288, %r1287, %r245;
	mov.b64 	%fd1383, {%r244, %r1288};
	sub.s32 	%r1289, %r243, %r1286;
	shl.b32 	%r1290, %r1289, 20;
	add.s32 	%r1291, %r1290, 1072693248;
	mov.u32 	%r1292, 0;
	mov.b64 	%fd1384, {%r1292, %r1291};
	mul.f64 	%fd2134, %fd1383, %fd1384;
	bra.uni 	BB35_396;

BB35_353:
	mov.f64 	%fd2134, 0d0000000000000000;
	setp.ne.s32	%p414, %r2, 2;
	@%p414 bra 	BB35_396;

	mul.f64 	%fd350, %fd2282, %fd349;
	mov.f64 	%fd1312, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1313, %fd350, %fd1312;
	mov.f64 	%fd1314, 0d4338000000000000;
	add.rn.f64 	%fd1315, %fd1313, %fd1314;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r235, %temp}, %fd1315;
	}
	mov.f64 	%fd1316, 0dC338000000000000;
	add.rn.f64 	%fd1317, %fd1315, %fd1316;
	mov.f64 	%fd1318, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1319, %fd1317, %fd1318, %fd350;
	mov.f64 	%fd1320, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1321, %fd1317, %fd1320, %fd1319;
	mov.f64 	%fd1322, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1323, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1324, %fd1323, %fd1321, %fd1322;
	mov.f64 	%fd1325, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1326, %fd1324, %fd1321, %fd1325;
	mov.f64 	%fd1327, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1328, %fd1326, %fd1321, %fd1327;
	mov.f64 	%fd1329, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1330, %fd1328, %fd1321, %fd1329;
	mov.f64 	%fd1331, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1332, %fd1330, %fd1321, %fd1331;
	mov.f64 	%fd1333, 0d3F81111111122322;
	fma.rn.f64 	%fd1334, %fd1332, %fd1321, %fd1333;
	mov.f64 	%fd1335, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1336, %fd1334, %fd1321, %fd1335;
	mov.f64 	%fd1337, 0d3FC5555555555511;
	fma.rn.f64 	%fd1338, %fd1336, %fd1321, %fd1337;
	mov.f64 	%fd1339, 0d3FE000000000000B;
	fma.rn.f64 	%fd1340, %fd1338, %fd1321, %fd1339;
	mov.f64 	%fd1341, 0d3FF0000000000000;
	fma.rn.f64 	%fd1342, %fd1340, %fd1321, %fd1341;
	fma.rn.f64 	%fd1343, %fd1342, %fd1321, %fd1341;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r236, %temp}, %fd1343;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r237}, %fd1343;
	}
	shl.b32 	%r1233, %r235, 20;
	add.s32 	%r1234, %r237, %r1233;
	mov.b64 	%fd2134, {%r236, %r1234};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1235}, %fd350;
	}
	mov.b32 	 %f41, %r1235;
	abs.f32 	%f13, %f41;
	setp.lt.f32	%p415, %f13, 0f4086232B;
	@%p415 bra 	BB35_396;

	setp.lt.f64	%p416, %fd350, 0d0000000000000000;
	add.f64 	%fd1344, %fd350, 0d7FF0000000000000;
	selp.f64	%fd2134, 0d0000000000000000, %fd1344, %p416;
	setp.geu.f32	%p417, %f13, 0f40874800;
	@%p417 bra 	BB35_396;

	shr.u32 	%r1236, %r235, 31;
	add.s32 	%r1237, %r235, %r1236;
	shr.s32 	%r1238, %r1237, 1;
	shl.b32 	%r1239, %r1238, 20;
	add.s32 	%r1240, %r1239, %r237;
	mov.b64 	%fd1345, {%r236, %r1240};
	sub.s32 	%r1241, %r235, %r1238;
	shl.b32 	%r1242, %r1241, 20;
	add.s32 	%r1243, %r1242, 1072693248;
	mov.u32 	%r1244, 0;
	mov.b64 	%fd1346, {%r1244, %r1243};
	mul.f64 	%fd2134, %fd1345, %fd1346;
	bra.uni 	BB35_396;

BB35_384:
	setp.gt.s32	%p449, %r247, -1;
	@%p449 bra 	BB35_387;

	cvt.rzi.f64.f64	%fd1385, %fd374;
	setp.neu.f64	%p450, %fd1385, %fd374;
	selp.f64	%fd2132, 0dFFF8000000000000, %fd2132, %p450;

BB35_387:
	mov.f64 	%fd381, %fd2132;
	add.f64 	%fd382, %fd374, %fd322;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1302}, %fd382;
	}
	and.b32  	%r1303, %r1302, 2146435072;
	setp.ne.s32	%p453, %r1303, 2146435072;
	mov.f64 	%fd2131, %fd381;
	@%p453 bra 	BB35_394;

	setp.gtu.f64	%p454, %fd375, 0d7FF0000000000000;
	mov.f64 	%fd2131, %fd382;
	@%p454 bra 	BB35_394;

	abs.f64 	%fd383, %fd374;
	setp.gtu.f64	%p455, %fd383, 0d7FF0000000000000;
	mov.f64 	%fd2130, %fd382;
	mov.f64 	%fd2131, %fd2130;
	@%p455 bra 	BB35_394;

	setp.eq.f64	%p456, %fd383, 0d7FF0000000000000;
	@%p456 bra 	BB35_393;
	bra.uni 	BB35_391;

BB35_393:
	setp.eq.f64	%p458, %fd322, 0dBFF0000000000000;
	setp.gt.f64	%p459, %fd375, 0d3FF0000000000000;
	selp.b32	%r1310, 2146435072, 0, %p459;
	xor.b32  	%r1311, %r1310, 2146435072;
	setp.lt.s32	%p460, %r246, 0;
	selp.b32	%r1312, %r1311, %r1310, %p460;
	selp.b32	%r1313, 1072693248, %r1312, %p458;
	mov.u32 	%r1314, 0;
	mov.b64 	%fd2131, {%r1314, %r1313};
	bra.uni 	BB35_394;

BB35_360:
	setp.gt.s32	%p421, %r239, -1;
	@%p421 bra 	BB35_363;

	cvt.rzi.f64.f64	%fd1347, %fd354;
	setp.neu.f64	%p422, %fd1347, %fd354;
	selp.f64	%fd2125, 0dFFF8000000000000, %fd2125, %p422;

BB35_363:
	mov.f64 	%fd361, %fd2125;
	add.f64 	%fd362, %fd354, %fd322;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1254}, %fd362;
	}
	and.b32  	%r1255, %r1254, 2146435072;
	setp.ne.s32	%p425, %r1255, 2146435072;
	mov.f64 	%fd2124, %fd361;
	@%p425 bra 	BB35_370;

	setp.gtu.f64	%p426, %fd355, 0d7FF0000000000000;
	mov.f64 	%fd2124, %fd362;
	@%p426 bra 	BB35_370;

	abs.f64 	%fd363, %fd354;
	setp.gtu.f64	%p427, %fd363, 0d7FF0000000000000;
	mov.f64 	%fd2123, %fd362;
	mov.f64 	%fd2124, %fd2123;
	@%p427 bra 	BB35_370;

	setp.eq.f64	%p428, %fd363, 0d7FF0000000000000;
	@%p428 bra 	BB35_369;
	bra.uni 	BB35_367;

BB35_369:
	setp.eq.f64	%p430, %fd322, 0dBFF0000000000000;
	setp.gt.f64	%p431, %fd355, 0d3FF0000000000000;
	selp.b32	%r1262, 2146435072, 0, %p431;
	xor.b32  	%r1263, %r1262, 2146435072;
	setp.lt.s32	%p432, %r238, 0;
	selp.b32	%r1264, %r1263, %r1262, %p432;
	selp.b32	%r1265, 1072693248, %r1264, %p430;
	mov.u32 	%r1266, 0;
	mov.b64 	%fd2124, {%r1266, %r1265};
	bra.uni 	BB35_370;

BB35_391:
	setp.neu.f64	%p457, %fd375, 0d7FF0000000000000;
	mov.f64 	%fd2131, %fd381;
	@%p457 bra 	BB35_394;

	shr.s32 	%r1304, %r246, 31;
	and.b32  	%r1305, %r1304, -2146435072;
	add.s32 	%r1306, %r1305, 2146435072;
	or.b32  	%r1307, %r1306, -2147483648;
	selp.b32	%r1308, %r1307, %r1306, %p14;
	mov.u32 	%r1309, 0;
	mov.b64 	%fd2131, {%r1309, %r1308};

BB35_394:
	setp.eq.f64	%p461, %fd374, 0d0000000000000000;
	setp.eq.f64	%p462, %fd322, 0d3FF0000000000000;
	or.pred  	%p463, %p462, %p461;
	selp.f64	%fd2134, 0d3FF0000000000000, %fd2131, %p463;
	bra.uni 	BB35_396;

BB35_367:
	setp.neu.f64	%p429, %fd355, 0d7FF0000000000000;
	mov.f64 	%fd2124, %fd361;
	@%p429 bra 	BB35_370;

	shr.s32 	%r1256, %r238, 31;
	and.b32  	%r1257, %r1256, -2146435072;
	add.s32 	%r1258, %r1257, 2146435072;
	or.b32  	%r1259, %r1258, -2147483648;
	selp.b32	%r1260, %r1259, %r1258, %p13;
	mov.u32 	%r1261, 0;
	mov.b64 	%fd2124, {%r1261, %r1260};

BB35_370:
	setp.eq.f64	%p433, %fd354, 0d0000000000000000;
	setp.eq.f64	%p434, %fd322, 0d3FF0000000000000;
	or.pred  	%p435, %p434, %p433;
	selp.f64	%fd2134, 0d3FF0000000000000, %fd2124, %p435;

BB35_396:
	rcp.rn.f64 	%fd1386, %fd2134;
	mul.f64 	%fd2110, %fd2110, %fd1386;
	fma.rn.f64 	%fd2108, %fd2119, %fd2110, %fd2108;
	mov.u16 	%rs57, 0;
	mov.u32 	%r2110, %r211;
	mov.u32 	%r2120, %r212;
	mov.u32 	%r2130, %r213;
	mov.u32 	%r2140, %r214;

BB35_397:
	mov.u32 	%r2139, %r2140;
	mov.u32 	%r2129, %r2130;
	mov.u32 	%r2119, %r2120;
	mov.u32 	%r2109, %r2110;
	mov.f64 	%fd2107, %fd2108;
	add.s32 	%r2102, %r2102, 1;
	setp.lt.s32	%p464, %r2102, %r532;
	mov.f64 	%fd2093, %fd2107;
	mov.f64 	%fd2106, %fd2093;
	mov.u32 	%r2111, %r2109;
	mov.u32 	%r2121, %r2119;
	mov.u32 	%r2131, %r2129;
	mov.u32 	%r2141, %r2139;
	@%p464 bra 	BB35_320;

BB35_398:
	mov.u32 	%r2142, %r2141;
	mov.u32 	%r2132, %r2131;
	mov.u32 	%r2122, %r2121;
	mov.u32 	%r2112, %r2111;
	mov.f64 	%fd394, %fd2106;
	sub.f64 	%fd2109, %fd776, %fd394;
	mov.f64 	%fd2154, %fd1267;
	mov.f64 	%fd2103, %fd1267;
	@%p29 bra 	BB35_458;

	div.rn.f64 	%fd1391, %fd2282, %fd1;
	add.f64 	%fd396, %fd1391, 0d3FF0000000000000;
	mov.f64 	%fd2104, 0d0000000000000000;
	mov.f64 	%fd2154, %fd2104;
	mov.u32 	%r2146, 0;

BB35_400:
	mov.f64 	%fd2088, %fd2104;
	mov.f64 	%fd2105, %fd2088;
	mul.wide.s32 	%rd73, %r2146, 56;
	add.s64 	%rd74, %rd48, %rd73;
	add.s64 	%rd25, %rd74, 12;
	ld.u32 	%r1316, [%rd74+12];
	setp.gt.s32	%p466, %r523, %r1316;
	@%p466 bra 	BB35_457;

	setp.eq.s32	%p467, %r1, 0;
	ld.v2.u32 	{%r1317, %r1318}, [%rd25+-4];
	ld.v2.u32 	{%r1319, %r1320}, [%rd25+-12];
	@%p467 bra 	BB35_403;
	bra.uni 	BB35_402;

BB35_403:
	setp.lt.s32	%p468, %r3, 30;
	setp.eq.s32	%p469, %r1320, 31;
	and.pred  	%p470, %p469, %p468;
	selp.b32	%r1321, 1, %r1320, %p470;
	selp.u32	%r1322, 1, 0, %p470;
	sub.s32 	%r1323, %r1317, %r526;
	sub.s32 	%r1324, %r1319, %r524;
	add.s32 	%r1325, %r1324, %r1322;
	mul.lo.s32 	%r1326, %r1325, 30;
	min.s32 	%r1328, %r871, %r1321;
	mad.lo.s32 	%r1329, %r1323, 360, %r1326;
	mov.u32 	%r1330, 0;
	max.s32 	%r1331, %r1330, %r101;
	add.s32 	%r1332, %r1329, %r1331;
	add.s32 	%r1333, %r1332, %r1328;
	add.s32 	%r2147, %r1333, -30;
	bra.uni 	BB35_404;

BB35_402:
	sub.s32 	%r2147, %r1318, %r527;

BB35_404:
	cvt.rn.f64.s32	%fd1392, %r2147;
	div.rn.f64 	%fd399, %fd1392, 0d4076800000000000;
	ld.f64 	%fd2143, [%rd25+36];
	setp.neu.f64	%p471, %fd2143, 0dBFF0000000000000;
	@%p471 bra 	BB35_430;

	setp.eq.s32	%p472, %r531, 0;
	ld.v2.u32 	{%r1334, %r1335}, [%rd25+12];
	ld.v2.u32 	{%r1336, %r1337}, [%rd25+4];
	ld.v2.u32 	{%r1338, %r1339}, [%rd25+28];
	ld.v2.u32 	{%r1340, %r1341}, [%rd25+20];
	@%p472 bra 	BB35_407;
	bra.uni 	BB35_406;

BB35_407:
	setp.lt.s32	%p473, %r1337, 30;
	setp.eq.s32	%p474, %r1341, 31;
	and.pred  	%p475, %p474, %p473;
	selp.b32	%r1342, 1, %r1341, %p475;
	selp.u32	%r1343, 1, 0, %p475;
	sub.s32 	%r1344, %r1338, %r1334;
	sub.s32 	%r1345, %r1340, %r1336;
	add.s32 	%r1346, %r1345, %r1343;
	mul.lo.s32 	%r1347, %r1346, 30;
	sub.s32 	%r1349, %r871, %r1337;
	mov.u32 	%r1350, 0;
	max.s32 	%r1351, %r1350, %r1349;
	min.s32 	%r1352, %r871, %r1342;
	mad.lo.s32 	%r1353, %r1344, 360, %r1347;
	add.s32 	%r1354, %r1353, %r1351;
	add.s32 	%r1355, %r1354, %r1352;
	add.s32 	%r2148, %r1355, -30;
	bra.uni 	BB35_408;

BB35_406:
	sub.s32 	%r2148, %r1339, %r1335;

BB35_408:
	cvt.rn.f64.s32	%fd1393, %r2148;
	div.rn.f64 	%fd401, %fd1393, 0d4076800000000000;
	setp.eq.s32	%p476, %r4, 0;
	@%p476 bra 	BB35_428;
	bra.uni 	BB35_409;

BB35_428:
	fma.rn.f64 	%fd2142, %fd2, %fd401, 0d3FF0000000000000;
	bra.uni 	BB35_429;

BB35_409:
	setp.eq.s32	%p477, %r4, 1;
	@%p477 bra 	BB35_414;
	bra.uni 	BB35_410;

BB35_414:
	mul.f64 	%fd406, %fd3, %fd401;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r280}, %fd406;
	}
	bfe.u32 	%r1368, %r280, 20, 11;
	add.s32 	%r1369, %r1368, -1012;
	mov.b64 	 %rd75, %fd406;
	shl.b64 	%rd26, %rd75, %r1369;
	setp.eq.s64	%p482, %rd26, -9223372036854775808;
	abs.f64 	%fd407, %fd156;
	// Callseq Start 123
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd407;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd406;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2141, [retval0+0];
	
	//{
	}// Callseq End 123
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r281}, %fd156;
	}
	setp.lt.s32	%p483, %r281, 0;
	and.pred  	%p15, %p483, %p482;
	@!%p15 bra 	BB35_416;
	bra.uni 	BB35_415;

BB35_415:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1370}, %fd2141;
	}
	xor.b32  	%r1371, %r1370, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1372, %temp}, %fd2141;
	}
	mov.b64 	%fd2141, {%r1372, %r1371};

BB35_416:
	mov.f64 	%fd2140, %fd2141;
	setp.eq.f64	%p484, %fd156, 0d0000000000000000;
	@%p484 bra 	BB35_419;
	bra.uni 	BB35_417;

BB35_419:
	selp.b32	%r1373, %r281, 0, %p482;
	or.b32  	%r1374, %r1373, 2146435072;
	setp.lt.s32	%p488, %r280, 0;
	selp.b32	%r1375, %r1374, %r1373, %p488;
	mov.u32 	%r1376, 0;
	mov.b64 	%fd2140, {%r1376, %r1375};
	bra.uni 	BB35_420;

BB35_410:
	mov.f64 	%fd2142, 0d0000000000000000;
	setp.ne.s32	%p478, %r4, 2;
	@%p478 bra 	BB35_429;

	mul.f64 	%fd402, %fd2, %fd401;
	mov.f64 	%fd1395, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1396, %fd402, %fd1395;
	mov.f64 	%fd1397, 0d4338000000000000;
	add.rn.f64 	%fd1398, %fd1396, %fd1397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r277, %temp}, %fd1398;
	}
	mov.f64 	%fd1399, 0dC338000000000000;
	add.rn.f64 	%fd1400, %fd1398, %fd1399;
	mov.f64 	%fd1401, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1402, %fd1400, %fd1401, %fd402;
	mov.f64 	%fd1403, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1404, %fd1400, %fd1403, %fd1402;
	mov.f64 	%fd1405, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1406, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1407, %fd1406, %fd1404, %fd1405;
	mov.f64 	%fd1408, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1409, %fd1407, %fd1404, %fd1408;
	mov.f64 	%fd1410, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1411, %fd1409, %fd1404, %fd1410;
	mov.f64 	%fd1412, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1413, %fd1411, %fd1404, %fd1412;
	mov.f64 	%fd1414, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1415, %fd1413, %fd1404, %fd1414;
	mov.f64 	%fd1416, 0d3F81111111122322;
	fma.rn.f64 	%fd1417, %fd1415, %fd1404, %fd1416;
	mov.f64 	%fd1418, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1419, %fd1417, %fd1404, %fd1418;
	mov.f64 	%fd1420, 0d3FC5555555555511;
	fma.rn.f64 	%fd1421, %fd1419, %fd1404, %fd1420;
	mov.f64 	%fd1422, 0d3FE000000000000B;
	fma.rn.f64 	%fd1423, %fd1421, %fd1404, %fd1422;
	mov.f64 	%fd1424, 0d3FF0000000000000;
	fma.rn.f64 	%fd1425, %fd1423, %fd1404, %fd1424;
	fma.rn.f64 	%fd1426, %fd1425, %fd1404, %fd1424;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r278, %temp}, %fd1426;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r279}, %fd1426;
	}
	shl.b32 	%r1356, %r277, 20;
	add.s32 	%r1357, %r279, %r1356;
	mov.b64 	%fd2142, {%r278, %r1357};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1358}, %fd402;
	}
	mov.b32 	 %f43, %r1358;
	abs.f32 	%f15, %f43;
	setp.lt.f32	%p479, %f15, 0f4086232B;
	@%p479 bra 	BB35_429;

	setp.lt.f64	%p480, %fd402, 0d0000000000000000;
	add.f64 	%fd1427, %fd402, 0d7FF0000000000000;
	selp.f64	%fd2142, 0d0000000000000000, %fd1427, %p480;
	setp.geu.f32	%p481, %f15, 0f40874800;
	@%p481 bra 	BB35_429;

	shr.u32 	%r1359, %r277, 31;
	add.s32 	%r1360, %r277, %r1359;
	shr.s32 	%r1361, %r1360, 1;
	shl.b32 	%r1362, %r1361, 20;
	add.s32 	%r1363, %r1362, %r279;
	mov.b64 	%fd1428, {%r278, %r1363};
	sub.s32 	%r1364, %r277, %r1361;
	shl.b32 	%r1365, %r1364, 20;
	add.s32 	%r1366, %r1365, 1072693248;
	mov.u32 	%r1367, 0;
	mov.b64 	%fd1429, {%r1367, %r1366};
	mul.f64 	%fd2142, %fd1428, %fd1429;
	bra.uni 	BB35_429;

BB35_417:
	setp.gt.s32	%p485, %r281, -1;
	@%p485 bra 	BB35_420;

	cvt.rzi.f64.f64	%fd1430, %fd406;
	setp.neu.f64	%p486, %fd1430, %fd406;
	selp.f64	%fd2140, 0dFFF8000000000000, %fd2140, %p486;

BB35_420:
	mov.f64 	%fd413, %fd2140;
	add.f64 	%fd414, %fd406, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1377}, %fd414;
	}
	and.b32  	%r1378, %r1377, 2146435072;
	setp.ne.s32	%p489, %r1378, 2146435072;
	mov.f64 	%fd2139, %fd413;
	@%p489 bra 	BB35_427;

	setp.gtu.f64	%p490, %fd407, 0d7FF0000000000000;
	mov.f64 	%fd2139, %fd414;
	@%p490 bra 	BB35_427;

	abs.f64 	%fd415, %fd406;
	setp.gtu.f64	%p491, %fd415, 0d7FF0000000000000;
	mov.f64 	%fd2138, %fd414;
	mov.f64 	%fd2139, %fd2138;
	@%p491 bra 	BB35_427;

	setp.eq.f64	%p492, %fd415, 0d7FF0000000000000;
	@%p492 bra 	BB35_426;
	bra.uni 	BB35_424;

BB35_426:
	setp.eq.f64	%p494, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p495, %fd407, 0d3FF0000000000000;
	selp.b32	%r1385, 2146435072, 0, %p495;
	xor.b32  	%r1386, %r1385, 2146435072;
	setp.lt.s32	%p496, %r280, 0;
	selp.b32	%r1387, %r1386, %r1385, %p496;
	selp.b32	%r1388, 1072693248, %r1387, %p494;
	mov.u32 	%r1389, 0;
	mov.b64 	%fd2139, {%r1389, %r1388};
	bra.uni 	BB35_427;

BB35_424:
	setp.neu.f64	%p493, %fd407, 0d7FF0000000000000;
	mov.f64 	%fd2139, %fd413;
	@%p493 bra 	BB35_427;

	shr.s32 	%r1379, %r280, 31;
	and.b32  	%r1380, %r1379, -2146435072;
	add.s32 	%r1381, %r1380, 2146435072;
	or.b32  	%r1382, %r1381, -2147483648;
	selp.b32	%r1383, %r1382, %r1381, %p15;
	mov.u32 	%r1384, 0;
	mov.b64 	%fd2139, {%r1384, %r1383};

BB35_427:
	setp.eq.f64	%p497, %fd406, 0d0000000000000000;
	setp.eq.f64	%p498, %fd156, 0d3FF0000000000000;
	or.pred  	%p499, %p498, %p497;
	selp.f64	%fd2142, 0d3FF0000000000000, %fd2139, %p499;

BB35_429:
	add.f64 	%fd1431, %fd2142, 0dBFF0000000000000;
	mul.f64 	%fd2143, %fd1431, 0d4059000000000000;

BB35_430:
	setp.eq.s32	%p500, %r2, 0;
	@%p500 bra 	BB35_450;
	bra.uni 	BB35_431;

BB35_450:
	fma.rn.f64 	%fd2151, %fd2282, %fd399, 0d3FF0000000000000;
	bra.uni 	BB35_451;

BB35_431:
	setp.eq.s32	%p501, %r2, 1;
	@%p501 bra 	BB35_436;
	bra.uni 	BB35_432;

BB35_436:
	mul.f64 	%fd428, %fd1, %fd399;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r285}, %fd428;
	}
	bfe.u32 	%r1402, %r285, 20, 11;
	add.s32 	%r1403, %r1402, -1012;
	mov.b64 	 %rd76, %fd428;
	shl.b64 	%rd27, %rd76, %r1403;
	setp.eq.s64	%p506, %rd27, -9223372036854775808;
	abs.f64 	%fd429, %fd396;
	// Callseq Start 124
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd429;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd428;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2150, [retval0+0];
	
	//{
	}// Callseq End 124
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r286}, %fd396;
	}
	setp.lt.s32	%p507, %r286, 0;
	and.pred  	%p16, %p507, %p506;
	@!%p16 bra 	BB35_438;
	bra.uni 	BB35_437;

BB35_437:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1404}, %fd2150;
	}
	xor.b32  	%r1405, %r1404, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1406, %temp}, %fd2150;
	}
	mov.b64 	%fd2150, {%r1406, %r1405};

BB35_438:
	mov.f64 	%fd2149, %fd2150;
	setp.eq.f64	%p508, %fd396, 0d0000000000000000;
	@%p508 bra 	BB35_441;
	bra.uni 	BB35_439;

BB35_441:
	selp.b32	%r1407, %r286, 0, %p506;
	or.b32  	%r1408, %r1407, 2146435072;
	setp.lt.s32	%p512, %r285, 0;
	selp.b32	%r1409, %r1408, %r1407, %p512;
	mov.u32 	%r1410, 0;
	mov.b64 	%fd2149, {%r1410, %r1409};
	bra.uni 	BB35_442;

BB35_432:
	mov.f64 	%fd2151, 0d0000000000000000;
	setp.ne.s32	%p502, %r2, 2;
	@%p502 bra 	BB35_451;

	mul.f64 	%fd424, %fd2282, %fd399;
	mov.f64 	%fd1433, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1434, %fd424, %fd1433;
	mov.f64 	%fd1435, 0d4338000000000000;
	add.rn.f64 	%fd1436, %fd1434, %fd1435;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r282, %temp}, %fd1436;
	}
	mov.f64 	%fd1437, 0dC338000000000000;
	add.rn.f64 	%fd1438, %fd1436, %fd1437;
	mov.f64 	%fd1439, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1440, %fd1438, %fd1439, %fd424;
	mov.f64 	%fd1441, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1442, %fd1438, %fd1441, %fd1440;
	mov.f64 	%fd1443, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1444, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1445, %fd1444, %fd1442, %fd1443;
	mov.f64 	%fd1446, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1447, %fd1445, %fd1442, %fd1446;
	mov.f64 	%fd1448, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1449, %fd1447, %fd1442, %fd1448;
	mov.f64 	%fd1450, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1451, %fd1449, %fd1442, %fd1450;
	mov.f64 	%fd1452, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1453, %fd1451, %fd1442, %fd1452;
	mov.f64 	%fd1454, 0d3F81111111122322;
	fma.rn.f64 	%fd1455, %fd1453, %fd1442, %fd1454;
	mov.f64 	%fd1456, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1457, %fd1455, %fd1442, %fd1456;
	mov.f64 	%fd1458, 0d3FC5555555555511;
	fma.rn.f64 	%fd1459, %fd1457, %fd1442, %fd1458;
	mov.f64 	%fd1460, 0d3FE000000000000B;
	fma.rn.f64 	%fd1461, %fd1459, %fd1442, %fd1460;
	mov.f64 	%fd1462, 0d3FF0000000000000;
	fma.rn.f64 	%fd1463, %fd1461, %fd1442, %fd1462;
	fma.rn.f64 	%fd1464, %fd1463, %fd1442, %fd1462;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r283, %temp}, %fd1464;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r284}, %fd1464;
	}
	shl.b32 	%r1390, %r282, 20;
	add.s32 	%r1391, %r284, %r1390;
	mov.b64 	%fd2151, {%r283, %r1391};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1392}, %fd424;
	}
	mov.b32 	 %f44, %r1392;
	abs.f32 	%f16, %f44;
	setp.lt.f32	%p503, %f16, 0f4086232B;
	@%p503 bra 	BB35_451;

	setp.lt.f64	%p504, %fd424, 0d0000000000000000;
	add.f64 	%fd1465, %fd424, 0d7FF0000000000000;
	selp.f64	%fd2151, 0d0000000000000000, %fd1465, %p504;
	setp.geu.f32	%p505, %f16, 0f40874800;
	@%p505 bra 	BB35_451;

	shr.u32 	%r1393, %r282, 31;
	add.s32 	%r1394, %r282, %r1393;
	shr.s32 	%r1395, %r1394, 1;
	shl.b32 	%r1396, %r1395, 20;
	add.s32 	%r1397, %r1396, %r284;
	mov.b64 	%fd1466, {%r283, %r1397};
	sub.s32 	%r1398, %r282, %r1395;
	shl.b32 	%r1399, %r1398, 20;
	add.s32 	%r1400, %r1399, 1072693248;
	mov.u32 	%r1401, 0;
	mov.b64 	%fd1467, {%r1401, %r1400};
	mul.f64 	%fd2151, %fd1466, %fd1467;
	bra.uni 	BB35_451;

BB35_439:
	setp.gt.s32	%p509, %r286, -1;
	@%p509 bra 	BB35_442;

	cvt.rzi.f64.f64	%fd1468, %fd428;
	setp.neu.f64	%p510, %fd1468, %fd428;
	selp.f64	%fd2149, 0dFFF8000000000000, %fd2149, %p510;

BB35_442:
	mov.f64 	%fd435, %fd2149;
	add.f64 	%fd436, %fd428, %fd396;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1411}, %fd436;
	}
	and.b32  	%r1412, %r1411, 2146435072;
	setp.ne.s32	%p513, %r1412, 2146435072;
	mov.f64 	%fd2148, %fd435;
	@%p513 bra 	BB35_449;

	setp.gtu.f64	%p514, %fd429, 0d7FF0000000000000;
	mov.f64 	%fd2148, %fd436;
	@%p514 bra 	BB35_449;

	abs.f64 	%fd437, %fd428;
	setp.gtu.f64	%p515, %fd437, 0d7FF0000000000000;
	mov.f64 	%fd2147, %fd436;
	mov.f64 	%fd2148, %fd2147;
	@%p515 bra 	BB35_449;

	setp.eq.f64	%p516, %fd437, 0d7FF0000000000000;
	@%p516 bra 	BB35_448;
	bra.uni 	BB35_446;

BB35_448:
	setp.eq.f64	%p518, %fd396, 0dBFF0000000000000;
	setp.gt.f64	%p519, %fd429, 0d3FF0000000000000;
	selp.b32	%r1419, 2146435072, 0, %p519;
	xor.b32  	%r1420, %r1419, 2146435072;
	setp.lt.s32	%p520, %r285, 0;
	selp.b32	%r1421, %r1420, %r1419, %p520;
	selp.b32	%r1422, 1072693248, %r1421, %p518;
	mov.u32 	%r1423, 0;
	mov.b64 	%fd2148, {%r1423, %r1422};
	bra.uni 	BB35_449;

BB35_446:
	setp.neu.f64	%p517, %fd429, 0d7FF0000000000000;
	mov.f64 	%fd2148, %fd435;
	@%p517 bra 	BB35_449;

	shr.s32 	%r1413, %r285, 31;
	and.b32  	%r1414, %r1413, -2146435072;
	add.s32 	%r1415, %r1414, 2146435072;
	or.b32  	%r1416, %r1415, -2147483648;
	selp.b32	%r1417, %r1416, %r1415, %p16;
	mov.u32 	%r1418, 0;
	mov.b64 	%fd2148, {%r1418, %r1417};

BB35_449:
	setp.eq.f64	%p521, %fd428, 0d0000000000000000;
	setp.eq.f64	%p522, %fd396, 0d3FF0000000000000;
	or.pred  	%p523, %p522, %p521;
	selp.f64	%fd2151, 0d3FF0000000000000, %fd2148, %p523;

BB35_451:
	rcp.rn.f64 	%fd444, %fd2151;
	mul.f64 	%fd445, %fd2143, %fd444;
	mul.f64 	%fd1469, %fd444, %fd445;
	mul.f64 	%fd2153, %fd399, %fd1469;
	sub.f64 	%fd1470, %fd2154, %fd2153;
	selp.f64	%fd2152, %fd1470, %fd2154, %p500;
	setp.ne.s32	%p525, %r2, 1;
	@%p525 bra 	BB35_453;

	mul.f64 	%fd1471, %fd399, %fd2143;
	mul.f64 	%fd1472, %fd1471, %fd444;
	div.rn.f64 	%fd1473, %fd1472, %fd396;
	sub.f64 	%fd2152, %fd2152, %fd1473;

BB35_453:
	add.f64 	%fd2105, %fd2105, %fd445;
	mul.f64 	%fd1474, %fd399, %fd445;
	sub.f64 	%fd1475, %fd2152, %fd1474;
	setp.eq.s32	%p526, %r2, 2;
	selp.f64	%fd2154, %fd1475, %fd2152, %p526;
	setp.ne.s32	%p527, %r2, 3;
	@%p527 bra 	BB35_457;

	setp.le.f64	%p528, %fd399, %fd307;
	@%p528 bra 	BB35_456;

	mul.f64 	%fd1476, %fd399, %fd2143;
	mul.f64 	%fd1477, %fd1476, %fd444;
	div.rn.f64 	%fd2153, %fd1477, %fd396;

BB35_456:
	sub.f64 	%fd2154, %fd2154, %fd2153;

BB35_457:
	mov.f64 	%fd2104, %fd2105;
	add.s32 	%r2146, %r2146, 1;
	setp.lt.s32	%p529, %r2146, %r532;
	mov.f64 	%fd2103, %fd2104;
	@%p529 bra 	BB35_400;

BB35_458:
	setp.eq.f64	%p530, %fd2103, 0d0000000000000000;
	mov.f64 	%fd2095, %fd1267;
	@%p530 bra 	BB35_460;

	neg.f64 	%fd1479, %fd2154;
	div.rn.f64 	%fd2095, %fd1479, %fd2103;

BB35_460:
	mov.f64 	%fd2094, %fd2095;
	setp.lt.f64	%p531, %fd2109, 0d0000000000000000;
	selp.f64	%fd2067, %fd2067, %fd2282, %p531;
	selp.f64	%fd2066, %fd2282, %fd2066, %p531;
	setp.lt.s32	%p532, %r2427, %r516;
	mov.f64 	%fd2278, %fd2282;
	@%p532 bra 	BB35_313;

BB35_792:
	st.param.f64	[func_retval0+0], %fd2278;
	ret;
}

	// .globl	_Z6fOpGpu15irrFinderStructd15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z6fOpGpu15irrFinderStructd15cashFlowsStructi(
	.param .align 8 .b8 _Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0[64],
	.param .b64 _Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_1,
	.param .align 8 .b8 _Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2[40],
	.param .b32 _Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_3
)
{
	.reg .pred 	%p<93>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<248>;
	.reg .f64 	%fd<230>;
	.reg .b64 	%rd<12>;


	ld.param.f64 	%fd76, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+16];
	ld.param.u32 	%r49, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+12];
	ld.param.u32 	%r48, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+8];
	ld.param.f64 	%fd77, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_1];
	ld.param.u32 	%r58, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2+24];
	ld.param.f64 	%fd79, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2+16];
	ld.param.f64 	%fd78, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2+8];
	ld.param.u32 	%r62, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_3];
	mov.f64 	%fd229, 0d0000000000000000;
	setp.lt.s32	%p4, %r62, 1;
	@%p4 bra 	BB36_80;

	div.rn.f64 	%fd83, %fd78, %fd79;
	add.f64 	%fd1, %fd83, 0d3FF0000000000000;
	div.rn.f64 	%fd84, %fd77, %fd76;
	add.f64 	%fd2, %fd84, 0d3FF0000000000000;
	mov.f64 	%fd229, 0d0000000000000000;
	mov.f64 	%fd204, 0d3FF0000000000000;
	mov.u16 	%rs11, 1;
	mov.u32 	%r240, 0;

BB36_2:
	ld.param.u32 	%r234, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+40];
	ld.param.u64 	%rd11, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2];
	mul.wide.s32 	%rd6, %r240, 56;
	add.s64 	%rd7, %rd11, %rd6;
	add.s64 	%rd1, %rd7, 12;
	ld.u32 	%r72, [%rd7+12];
	setp.gt.s32	%p5, %r234, %r72;
	@%p5 bra 	BB36_79;

	ld.v2.u32 	{%r73, %r74}, [%rd1+-4];
	ld.v2.u32 	{%r75, %r76}, [%rd1+-12];
	ld.f64 	%fd213, [%rd1+36];
	setp.neu.f64	%p6, %fd213, 0dBFF0000000000000;
	@%p6 bra 	BB36_29;

	ld.param.u32 	%r235, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2+36];
	setp.eq.s32	%p7, %r235, 0;
	ld.v2.u32 	{%r77, %r78}, [%rd1+12];
	ld.v2.u32 	{%r79, %r80}, [%rd1+4];
	ld.v2.u32 	{%r81, %r82}, [%rd1+28];
	ld.v2.u32 	{%r83, %r84}, [%rd1+20];
	@%p7 bra 	BB36_6;
	bra.uni 	BB36_5;

BB36_6:
	setp.lt.s32	%p8, %r80, 30;
	setp.eq.s32	%p9, %r84, 31;
	and.pred  	%p10, %p9, %p8;
	selp.b32	%r85, 1, %r84, %p10;
	selp.u32	%r86, 1, 0, %p10;
	sub.s32 	%r87, %r81, %r77;
	sub.s32 	%r88, %r83, %r79;
	add.s32 	%r89, %r88, %r86;
	mul.lo.s32 	%r90, %r89, 30;
	mov.u32 	%r91, 30;
	sub.s32 	%r92, %r91, %r80;
	mov.u32 	%r93, 0;
	max.s32 	%r94, %r93, %r92;
	min.s32 	%r95, %r91, %r85;
	mad.lo.s32 	%r96, %r87, 360, %r90;
	add.s32 	%r97, %r96, %r94;
	add.s32 	%r98, %r97, %r95;
	add.s32 	%r245, %r98, -30;
	bra.uni 	BB36_7;

BB36_5:
	sub.s32 	%r245, %r82, %r78;

BB36_7:
	setp.eq.s32	%p11, %r58, 0;
	cvt.rn.f64.s32	%fd85, %r245;
	div.rn.f64 	%fd6, %fd85, 0d4076800000000000;
	@%p11 bra 	BB36_27;
	bra.uni 	BB36_8;

BB36_27:
	fma.rn.f64 	%fd212, %fd78, %fd6, 0d3FF0000000000000;
	bra.uni 	BB36_28;

BB36_8:
	setp.eq.s32	%p12, %r58, 1;
	@%p12 bra 	BB36_13;
	bra.uni 	BB36_9;

BB36_13:
	ld.param.f64 	%fd202, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2+16];
	mul.f64 	%fd11, %fd202, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd11;
	}
	bfe.u32 	%r111, %r24, 20, 11;
	add.s32 	%r112, %r111, -1012;
	mov.b64 	 %rd8, %fd11;
	shl.b64 	%rd2, %rd8, %r112;
	setp.eq.s64	%p17, %rd2, -9223372036854775808;
	abs.f64 	%fd12, %fd1;
	// Callseq Start 137
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd12;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd11;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd211, [retval0+0];
	
	//{
	}// Callseq End 137
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd1;
	}
	setp.lt.s32	%p18, %r25, 0;
	and.pred  	%p1, %p18, %p17;
	@!%p1 bra 	BB36_15;
	bra.uni 	BB36_14;

BB36_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd211;
	}
	xor.b32  	%r114, %r113, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd211;
	}
	mov.b64 	%fd211, {%r115, %r114};

BB36_15:
	mov.f64 	%fd210, %fd211;
	setp.eq.f64	%p19, %fd1, 0d0000000000000000;
	@%p19 bra 	BB36_18;
	bra.uni 	BB36_16;

BB36_18:
	selp.b32	%r116, %r25, 0, %p17;
	or.b32  	%r117, %r116, 2146435072;
	setp.lt.s32	%p23, %r24, 0;
	selp.b32	%r118, %r117, %r116, %p23;
	mov.u32 	%r119, 0;
	mov.b64 	%fd210, {%r119, %r118};
	bra.uni 	BB36_19;

BB36_9:
	mov.f64 	%fd212, 0d0000000000000000;
	setp.ne.s32	%p13, %r58, 2;
	@%p13 bra 	BB36_28;

	mul.f64 	%fd7, %fd78, %fd6;
	mov.f64 	%fd87, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd88, %fd7, %fd87;
	mov.f64 	%fd89, 0d4338000000000000;
	add.rn.f64 	%fd90, %fd88, %fd89;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd90;
	}
	mov.f64 	%fd91, 0dC338000000000000;
	add.rn.f64 	%fd92, %fd90, %fd91;
	mov.f64 	%fd93, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd94, %fd92, %fd93, %fd7;
	mov.f64 	%fd95, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd96, %fd92, %fd95, %fd94;
	mov.f64 	%fd97, 0d3E928AF3FCA213EA;
	mov.f64 	%fd98, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd99, %fd98, %fd96, %fd97;
	mov.f64 	%fd100, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd101, %fd99, %fd96, %fd100;
	mov.f64 	%fd102, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd103, %fd101, %fd96, %fd102;
	mov.f64 	%fd104, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd105, %fd103, %fd96, %fd104;
	mov.f64 	%fd106, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd107, %fd105, %fd96, %fd106;
	mov.f64 	%fd108, 0d3F81111111122322;
	fma.rn.f64 	%fd109, %fd107, %fd96, %fd108;
	mov.f64 	%fd110, 0d3FA55555555502A1;
	fma.rn.f64 	%fd111, %fd109, %fd96, %fd110;
	mov.f64 	%fd112, 0d3FC5555555555511;
	fma.rn.f64 	%fd113, %fd111, %fd96, %fd112;
	mov.f64 	%fd114, 0d3FE000000000000B;
	fma.rn.f64 	%fd115, %fd113, %fd96, %fd114;
	mov.f64 	%fd116, 0d3FF0000000000000;
	fma.rn.f64 	%fd117, %fd115, %fd96, %fd116;
	fma.rn.f64 	%fd118, %fd117, %fd96, %fd116;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd118;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd118;
	}
	shl.b32 	%r99, %r21, 20;
	add.s32 	%r100, %r23, %r99;
	mov.b64 	%fd212, {%r22, %r100};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r101}, %fd7;
	}
	mov.b32 	 %f4, %r101;
	abs.f32 	%f1, %f4;
	setp.lt.f32	%p14, %f1, 0f4086232B;
	@%p14 bra 	BB36_28;

	setp.lt.f64	%p15, %fd7, 0d0000000000000000;
	add.f64 	%fd119, %fd7, 0d7FF0000000000000;
	selp.f64	%fd212, 0d0000000000000000, %fd119, %p15;
	setp.geu.f32	%p16, %f1, 0f40874800;
	@%p16 bra 	BB36_28;

	shr.u32 	%r102, %r21, 31;
	add.s32 	%r103, %r21, %r102;
	shr.s32 	%r104, %r103, 1;
	shl.b32 	%r105, %r104, 20;
	add.s32 	%r106, %r105, %r23;
	mov.b64 	%fd120, {%r22, %r106};
	sub.s32 	%r107, %r21, %r104;
	shl.b32 	%r108, %r107, 20;
	add.s32 	%r109, %r108, 1072693248;
	mov.u32 	%r110, 0;
	mov.b64 	%fd121, {%r110, %r109};
	mul.f64 	%fd212, %fd120, %fd121;
	bra.uni 	BB36_28;

BB36_16:
	setp.gt.s32	%p20, %r25, -1;
	@%p20 bra 	BB36_19;

	cvt.rzi.f64.f64	%fd122, %fd11;
	setp.neu.f64	%p21, %fd122, %fd11;
	selp.f64	%fd210, 0dFFF8000000000000, %fd210, %p21;

BB36_19:
	mov.f64 	%fd18, %fd210;
	add.f64 	%fd19, %fd11, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd19;
	}
	and.b32  	%r121, %r120, 2146435072;
	setp.ne.s32	%p24, %r121, 2146435072;
	mov.f64 	%fd209, %fd18;
	@%p24 bra 	BB36_26;

	setp.gtu.f64	%p25, %fd12, 0d7FF0000000000000;
	mov.f64 	%fd209, %fd19;
	@%p25 bra 	BB36_26;

	abs.f64 	%fd20, %fd11;
	setp.gtu.f64	%p26, %fd20, 0d7FF0000000000000;
	mov.f64 	%fd208, %fd19;
	mov.f64 	%fd209, %fd208;
	@%p26 bra 	BB36_26;

	setp.eq.f64	%p27, %fd20, 0d7FF0000000000000;
	@%p27 bra 	BB36_25;
	bra.uni 	BB36_23;

BB36_25:
	setp.eq.f64	%p29, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p30, %fd12, 0d3FF0000000000000;
	selp.b32	%r128, 2146435072, 0, %p30;
	xor.b32  	%r129, %r128, 2146435072;
	setp.lt.s32	%p31, %r24, 0;
	selp.b32	%r130, %r129, %r128, %p31;
	selp.b32	%r131, 1072693248, %r130, %p29;
	mov.u32 	%r132, 0;
	mov.b64 	%fd209, {%r132, %r131};
	bra.uni 	BB36_26;

BB36_23:
	setp.neu.f64	%p28, %fd12, 0d7FF0000000000000;
	mov.f64 	%fd209, %fd18;
	@%p28 bra 	BB36_26;

	shr.s32 	%r122, %r24, 31;
	and.b32  	%r123, %r122, -2146435072;
	add.s32 	%r124, %r123, 2146435072;
	or.b32  	%r125, %r124, -2147483648;
	selp.b32	%r126, %r125, %r124, %p1;
	mov.u32 	%r127, 0;
	mov.b64 	%fd209, {%r127, %r126};

BB36_26:
	setp.eq.f64	%p32, %fd11, 0d0000000000000000;
	setp.eq.f64	%p33, %fd1, 0d3FF0000000000000;
	or.pred  	%p34, %p33, %p32;
	selp.f64	%fd212, 0d3FF0000000000000, %fd209, %p34;

BB36_28:
	add.f64 	%fd123, %fd212, 0dBFF0000000000000;
	mul.f64 	%fd213, %fd123, 0d4059000000000000;

BB36_29:
	and.b16  	%rs9, %rs11, 255;
	setp.eq.s16	%p35, %rs9, 0;
	@%p35 bra 	BB36_54;
	bra.uni 	BB36_30;

BB36_54:
	setp.eq.s32	%p64, %r48, 0;
	@%p64 bra 	BB36_56;
	bra.uni 	BB36_55;

BB36_56:
	setp.lt.s32	%p65, %r242, 30;
	setp.eq.s32	%p66, %r76, 31;
	and.pred  	%p67, %p66, %p65;
	selp.b32	%r181, 1, %r76, %p67;
	selp.u32	%r182, 1, 0, %p67;
	sub.s32 	%r183, %r73, %r243;
	sub.s32 	%r184, %r75, %r241;
	add.s32 	%r185, %r184, %r182;
	mul.lo.s32 	%r186, %r185, 30;
	mov.u32 	%r187, 30;
	sub.s32 	%r188, %r187, %r242;
	mov.u32 	%r189, 0;
	max.s32 	%r190, %r189, %r188;
	min.s32 	%r191, %r187, %r181;
	mad.lo.s32 	%r192, %r183, 360, %r186;
	add.s32 	%r193, %r192, %r190;
	add.s32 	%r194, %r193, %r191;
	add.s32 	%r247, %r194, -30;
	bra.uni 	BB36_57;

BB36_30:
	setp.eq.s32	%p36, %r48, 0;
	@%p36 bra 	BB36_32;
	bra.uni 	BB36_31;

BB36_32:
	ld.param.u32 	%r238, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+44];
	ld.param.u32 	%r237, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+52];
	ld.param.u32 	%r236, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+48];
	setp.lt.s32	%p37, %r236, 30;
	setp.eq.s32	%p38, %r76, 31;
	and.pred  	%p39, %p38, %p37;
	selp.b32	%r133, 1, %r76, %p39;
	selp.u32	%r134, 1, 0, %p39;
	sub.s32 	%r135, %r73, %r237;
	sub.s32 	%r136, %r75, %r238;
	add.s32 	%r137, %r136, %r134;
	mul.lo.s32 	%r138, %r137, 30;
	mov.u32 	%r139, 30;
	sub.s32 	%r140, %r139, %r236;
	mov.u32 	%r141, 0;
	max.s32 	%r142, %r141, %r140;
	min.s32 	%r143, %r139, %r133;
	mad.lo.s32 	%r144, %r135, 360, %r138;
	add.s32 	%r145, %r144, %r142;
	add.s32 	%r146, %r145, %r143;
	add.s32 	%r246, %r146, -30;
	bra.uni 	BB36_33;

BB36_55:
	sub.s32 	%r247, %r74, %r244;

BB36_57:
	setp.eq.s32	%p68, %r49, 0;
	cvt.rn.f64.s32	%fd162, %r247;
	div.rn.f64 	%fd49, %fd162, 0d4076800000000000;
	@%p68 bra 	BB36_77;
	bra.uni 	BB36_58;

BB36_77:
	fma.rn.f64 	%fd228, %fd49, %fd77, 0d3FF0000000000000;
	bra.uni 	BB36_78;

BB36_31:
	ld.param.u32 	%r229, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+56];
	sub.s32 	%r246, %r74, %r229;

BB36_33:
	setp.eq.s32	%p40, %r49, 0;
	cvt.rn.f64.s32	%fd124, %r246;
	div.rn.f64 	%fd29, %fd124, 0d4076800000000000;
	@%p40 bra 	BB36_53;
	bra.uni 	BB36_34;

BB36_53:
	fma.rn.f64 	%fd228, %fd29, %fd77, 0d3FF0000000000000;
	bra.uni 	BB36_78;

BB36_58:
	setp.eq.s32	%p69, %r49, 1;
	@%p69 bra 	BB36_63;
	bra.uni 	BB36_59;

BB36_63:
	mul.f64 	%fd54, %fd76, %fd49;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd54;
	}
	bfe.u32 	%r207, %r41, 20, 11;
	add.s32 	%r208, %r207, -1012;
	mov.b64 	 %rd10, %fd54;
	shl.b64 	%rd4, %rd10, %r208;
	setp.eq.s64	%p74, %rd4, -9223372036854775808;
	abs.f64 	%fd55, %fd2;
	// Callseq Start 139
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd55;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd54;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd227, [retval0+0];
	
	//{
	}// Callseq End 139
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd2;
	}
	setp.lt.s32	%p75, %r42, 0;
	and.pred  	%p3, %p75, %p74;
	@!%p3 bra 	BB36_65;
	bra.uni 	BB36_64;

BB36_64:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r209}, %fd227;
	}
	xor.b32  	%r210, %r209, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r211, %temp}, %fd227;
	}
	mov.b64 	%fd227, {%r211, %r210};

BB36_65:
	mov.f64 	%fd226, %fd227;
	setp.eq.f64	%p76, %fd2, 0d0000000000000000;
	@%p76 bra 	BB36_68;
	bra.uni 	BB36_66;

BB36_68:
	selp.b32	%r212, %r42, 0, %p74;
	or.b32  	%r213, %r212, 2146435072;
	setp.lt.s32	%p80, %r41, 0;
	selp.b32	%r214, %r213, %r212, %p80;
	mov.u32 	%r215, 0;
	mov.b64 	%fd226, {%r215, %r214};
	bra.uni 	BB36_69;

BB36_34:
	setp.eq.s32	%p41, %r49, 1;
	@%p41 bra 	BB36_39;
	bra.uni 	BB36_35;

BB36_39:
	mul.f64 	%fd34, %fd76, %fd29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd34;
	}
	bfe.u32 	%r159, %r33, 20, 11;
	add.s32 	%r160, %r159, -1012;
	mov.b64 	 %rd9, %fd34;
	shl.b64 	%rd3, %rd9, %r160;
	setp.eq.s64	%p46, %rd3, -9223372036854775808;
	abs.f64 	%fd35, %fd2;
	// Callseq Start 138
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd35;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd220, [retval0+0];
	
	//{
	}// Callseq End 138
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd2;
	}
	setp.lt.s32	%p47, %r34, 0;
	and.pred  	%p2, %p47, %p46;
	@!%p2 bra 	BB36_41;
	bra.uni 	BB36_40;

BB36_40:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd220;
	}
	xor.b32  	%r162, %r161, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r163, %temp}, %fd220;
	}
	mov.b64 	%fd220, {%r163, %r162};

BB36_41:
	mov.f64 	%fd219, %fd220;
	setp.eq.f64	%p48, %fd2, 0d0000000000000000;
	@%p48 bra 	BB36_44;
	bra.uni 	BB36_42;

BB36_44:
	selp.b32	%r164, %r34, 0, %p46;
	or.b32  	%r165, %r164, 2146435072;
	setp.lt.s32	%p52, %r33, 0;
	selp.b32	%r166, %r165, %r164, %p52;
	mov.u32 	%r167, 0;
	mov.b64 	%fd219, {%r167, %r166};
	bra.uni 	BB36_45;

BB36_59:
	mov.f64 	%fd228, 0d0000000000000000;
	setp.ne.s32	%p70, %r49, 2;
	@%p70 bra 	BB36_78;

	mul.f64 	%fd50, %fd49, %fd77;
	mov.f64 	%fd164, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd165, %fd50, %fd164;
	mov.f64 	%fd166, 0d4338000000000000;
	add.rn.f64 	%fd167, %fd165, %fd166;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd167;
	}
	mov.f64 	%fd168, 0dC338000000000000;
	add.rn.f64 	%fd169, %fd167, %fd168;
	mov.f64 	%fd170, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd171, %fd169, %fd170, %fd50;
	mov.f64 	%fd172, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd173, %fd169, %fd172, %fd171;
	mov.f64 	%fd174, 0d3E928AF3FCA213EA;
	mov.f64 	%fd175, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd176, %fd175, %fd173, %fd174;
	mov.f64 	%fd177, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd178, %fd176, %fd173, %fd177;
	mov.f64 	%fd179, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd180, %fd178, %fd173, %fd179;
	mov.f64 	%fd181, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd182, %fd180, %fd173, %fd181;
	mov.f64 	%fd183, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd184, %fd182, %fd173, %fd183;
	mov.f64 	%fd185, 0d3F81111111122322;
	fma.rn.f64 	%fd186, %fd184, %fd173, %fd185;
	mov.f64 	%fd187, 0d3FA55555555502A1;
	fma.rn.f64 	%fd188, %fd186, %fd173, %fd187;
	mov.f64 	%fd189, 0d3FC5555555555511;
	fma.rn.f64 	%fd190, %fd188, %fd173, %fd189;
	mov.f64 	%fd191, 0d3FE000000000000B;
	fma.rn.f64 	%fd192, %fd190, %fd173, %fd191;
	mov.f64 	%fd193, 0d3FF0000000000000;
	fma.rn.f64 	%fd194, %fd192, %fd173, %fd193;
	fma.rn.f64 	%fd195, %fd194, %fd173, %fd193;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r39, %temp}, %fd195;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd195;
	}
	shl.b32 	%r195, %r38, 20;
	add.s32 	%r196, %r40, %r195;
	mov.b64 	%fd228, {%r39, %r196};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r197}, %fd50;
	}
	mov.b32 	 %f6, %r197;
	abs.f32 	%f3, %f6;
	setp.lt.f32	%p71, %f3, 0f4086232B;
	@%p71 bra 	BB36_78;

	setp.lt.f64	%p72, %fd50, 0d0000000000000000;
	add.f64 	%fd196, %fd50, 0d7FF0000000000000;
	selp.f64	%fd228, 0d0000000000000000, %fd196, %p72;
	setp.geu.f32	%p73, %f3, 0f40874800;
	@%p73 bra 	BB36_78;

	shr.u32 	%r198, %r38, 31;
	add.s32 	%r199, %r38, %r198;
	shr.s32 	%r200, %r199, 1;
	shl.b32 	%r201, %r200, 20;
	add.s32 	%r202, %r201, %r40;
	mov.b64 	%fd197, {%r39, %r202};
	sub.s32 	%r203, %r38, %r200;
	shl.b32 	%r204, %r203, 20;
	add.s32 	%r205, %r204, 1072693248;
	mov.u32 	%r206, 0;
	mov.b64 	%fd198, {%r206, %r205};
	mul.f64 	%fd228, %fd197, %fd198;
	bra.uni 	BB36_78;

BB36_35:
	mov.f64 	%fd228, 0d0000000000000000;
	setp.ne.s32	%p42, %r49, 2;
	@%p42 bra 	BB36_78;

	mul.f64 	%fd30, %fd29, %fd77;
	mov.f64 	%fd126, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd127, %fd30, %fd126;
	mov.f64 	%fd128, 0d4338000000000000;
	add.rn.f64 	%fd129, %fd127, %fd128;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r30, %temp}, %fd129;
	}
	mov.f64 	%fd130, 0dC338000000000000;
	add.rn.f64 	%fd131, %fd129, %fd130;
	mov.f64 	%fd132, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd133, %fd131, %fd132, %fd30;
	mov.f64 	%fd134, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd135, %fd131, %fd134, %fd133;
	mov.f64 	%fd136, 0d3E928AF3FCA213EA;
	mov.f64 	%fd137, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd138, %fd137, %fd135, %fd136;
	mov.f64 	%fd139, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd140, %fd138, %fd135, %fd139;
	mov.f64 	%fd141, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd142, %fd140, %fd135, %fd141;
	mov.f64 	%fd143, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd144, %fd142, %fd135, %fd143;
	mov.f64 	%fd145, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd146, %fd144, %fd135, %fd145;
	mov.f64 	%fd147, 0d3F81111111122322;
	fma.rn.f64 	%fd148, %fd146, %fd135, %fd147;
	mov.f64 	%fd149, 0d3FA55555555502A1;
	fma.rn.f64 	%fd150, %fd148, %fd135, %fd149;
	mov.f64 	%fd151, 0d3FC5555555555511;
	fma.rn.f64 	%fd152, %fd150, %fd135, %fd151;
	mov.f64 	%fd153, 0d3FE000000000000B;
	fma.rn.f64 	%fd154, %fd152, %fd135, %fd153;
	mov.f64 	%fd155, 0d3FF0000000000000;
	fma.rn.f64 	%fd156, %fd154, %fd135, %fd155;
	fma.rn.f64 	%fd157, %fd156, %fd135, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r31, %temp}, %fd157;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r32}, %fd157;
	}
	shl.b32 	%r147, %r30, 20;
	add.s32 	%r148, %r32, %r147;
	mov.b64 	%fd228, {%r31, %r148};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r149}, %fd30;
	}
	mov.b32 	 %f5, %r149;
	abs.f32 	%f2, %f5;
	setp.lt.f32	%p43, %f2, 0f4086232B;
	@%p43 bra 	BB36_78;

	setp.lt.f64	%p44, %fd30, 0d0000000000000000;
	add.f64 	%fd158, %fd30, 0d7FF0000000000000;
	selp.f64	%fd228, 0d0000000000000000, %fd158, %p44;
	setp.geu.f32	%p45, %f2, 0f40874800;
	@%p45 bra 	BB36_78;

	shr.u32 	%r150, %r30, 31;
	add.s32 	%r151, %r30, %r150;
	shr.s32 	%r152, %r151, 1;
	shl.b32 	%r153, %r152, 20;
	add.s32 	%r154, %r153, %r32;
	mov.b64 	%fd159, {%r31, %r154};
	sub.s32 	%r155, %r30, %r152;
	shl.b32 	%r156, %r155, 20;
	add.s32 	%r157, %r156, 1072693248;
	mov.u32 	%r158, 0;
	mov.b64 	%fd160, {%r158, %r157};
	mul.f64 	%fd228, %fd159, %fd160;
	bra.uni 	BB36_78;

BB36_66:
	setp.gt.s32	%p77, %r42, -1;
	@%p77 bra 	BB36_69;

	cvt.rzi.f64.f64	%fd199, %fd54;
	setp.neu.f64	%p78, %fd199, %fd54;
	selp.f64	%fd226, 0dFFF8000000000000, %fd226, %p78;

BB36_69:
	mov.f64 	%fd61, %fd226;
	add.f64 	%fd62, %fd54, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r216}, %fd62;
	}
	and.b32  	%r217, %r216, 2146435072;
	setp.ne.s32	%p81, %r217, 2146435072;
	mov.f64 	%fd225, %fd61;
	@%p81 bra 	BB36_76;

	setp.gtu.f64	%p82, %fd55, 0d7FF0000000000000;
	mov.f64 	%fd225, %fd62;
	@%p82 bra 	BB36_76;

	abs.f64 	%fd63, %fd54;
	setp.gtu.f64	%p83, %fd63, 0d7FF0000000000000;
	mov.f64 	%fd224, %fd62;
	mov.f64 	%fd225, %fd224;
	@%p83 bra 	BB36_76;

	setp.eq.f64	%p84, %fd63, 0d7FF0000000000000;
	@%p84 bra 	BB36_75;
	bra.uni 	BB36_73;

BB36_75:
	setp.eq.f64	%p86, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p87, %fd55, 0d3FF0000000000000;
	selp.b32	%r224, 2146435072, 0, %p87;
	xor.b32  	%r225, %r224, 2146435072;
	setp.lt.s32	%p88, %r41, 0;
	selp.b32	%r226, %r225, %r224, %p88;
	selp.b32	%r227, 1072693248, %r226, %p86;
	mov.u32 	%r228, 0;
	mov.b64 	%fd225, {%r228, %r227};
	bra.uni 	BB36_76;

BB36_42:
	setp.gt.s32	%p49, %r34, -1;
	@%p49 bra 	BB36_45;

	cvt.rzi.f64.f64	%fd161, %fd34;
	setp.neu.f64	%p50, %fd161, %fd34;
	selp.f64	%fd219, 0dFFF8000000000000, %fd219, %p50;

BB36_45:
	mov.f64 	%fd41, %fd219;
	add.f64 	%fd42, %fd34, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r168}, %fd42;
	}
	and.b32  	%r169, %r168, 2146435072;
	setp.ne.s32	%p53, %r169, 2146435072;
	mov.f64 	%fd218, %fd41;
	@%p53 bra 	BB36_52;

	setp.gtu.f64	%p54, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd218, %fd42;
	@%p54 bra 	BB36_52;

	abs.f64 	%fd43, %fd34;
	setp.gtu.f64	%p55, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd217, %fd42;
	mov.f64 	%fd218, %fd217;
	@%p55 bra 	BB36_52;

	setp.eq.f64	%p56, %fd43, 0d7FF0000000000000;
	@%p56 bra 	BB36_51;
	bra.uni 	BB36_49;

BB36_51:
	setp.eq.f64	%p58, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p59, %fd35, 0d3FF0000000000000;
	selp.b32	%r176, 2146435072, 0, %p59;
	xor.b32  	%r177, %r176, 2146435072;
	setp.lt.s32	%p60, %r33, 0;
	selp.b32	%r178, %r177, %r176, %p60;
	selp.b32	%r179, 1072693248, %r178, %p58;
	mov.u32 	%r180, 0;
	mov.b64 	%fd218, {%r180, %r179};
	bra.uni 	BB36_52;

BB36_73:
	setp.neu.f64	%p85, %fd55, 0d7FF0000000000000;
	mov.f64 	%fd225, %fd61;
	@%p85 bra 	BB36_76;

	shr.s32 	%r218, %r41, 31;
	and.b32  	%r219, %r218, -2146435072;
	add.s32 	%r220, %r219, 2146435072;
	or.b32  	%r221, %r220, -2147483648;
	selp.b32	%r222, %r221, %r220, %p3;
	mov.u32 	%r223, 0;
	mov.b64 	%fd225, {%r223, %r222};

BB36_76:
	setp.eq.f64	%p89, %fd54, 0d0000000000000000;
	setp.eq.f64	%p90, %fd2, 0d3FF0000000000000;
	or.pred  	%p91, %p90, %p89;
	selp.f64	%fd228, 0d3FF0000000000000, %fd225, %p91;
	bra.uni 	BB36_78;

BB36_49:
	setp.neu.f64	%p57, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd218, %fd41;
	@%p57 bra 	BB36_52;

	shr.s32 	%r170, %r33, 31;
	and.b32  	%r171, %r170, -2146435072;
	add.s32 	%r172, %r171, 2146435072;
	or.b32  	%r173, %r172, -2147483648;
	selp.b32	%r174, %r173, %r172, %p2;
	mov.u32 	%r175, 0;
	mov.b64 	%fd218, {%r175, %r174};

BB36_52:
	setp.eq.f64	%p61, %fd34, 0d0000000000000000;
	setp.eq.f64	%p62, %fd2, 0d3FF0000000000000;
	or.pred  	%p63, %p62, %p61;
	selp.f64	%fd228, 0d3FF0000000000000, %fd218, %p63;

BB36_78:
	mov.u32 	%r244, %r74;
	mov.u32 	%r243, %r73;
	mov.u32 	%r242, %r76;
	mov.u32 	%r241, %r75;
	rcp.rn.f64 	%fd200, %fd228;
	mul.f64 	%fd204, %fd204, %fd200;
	fma.rn.f64 	%fd229, %fd213, %fd204, %fd229;
	mov.u16 	%rs11, 0;

BB36_79:
	ld.param.u32 	%r239, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_3];
	add.s32 	%r240, %r240, 1;
	setp.lt.s32	%p92, %r240, %r239;
	@%p92 bra 	BB36_2;

BB36_80:
	ld.param.f64 	%fd203, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0];
	sub.f64 	%fd201, %fd203, %fd229;
	st.param.f64	[func_retval0+0], %fd201;
	ret;
}

	// .globl	_Z8closeGpudd
.visible .func  (.param .b32 func_retval0) _Z8closeGpudd(
	.param .b64 _Z8closeGpudd_param_0,
	.param .b64 _Z8closeGpudd_param_1
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<2>;
	.reg .f64 	%fd<9>;


	ld.param.f64 	%fd3, [_Z8closeGpudd_param_0];
	ld.param.f64 	%fd2, [_Z8closeGpudd_param_1];
	sub.f64 	%fd4, %fd3, %fd2;
	abs.f64 	%fd1, %fd4;
	abs.f64 	%fd5, %fd3;
	mul.f64 	%fd6, %fd5, 0d3C88361B40000000;
	setp.gtu.f64	%p1, %fd1, %fd6;
	mov.u16 	%rs4, 0;
	@%p1 bra 	BB37_2;

	abs.f64 	%fd7, %fd2;
	mul.f64 	%fd8, %fd7, 0d3C88361B40000000;
	setp.le.f64	%p2, %fd1, %fd8;
	selp.u16	%rs4, 1, 0, %p2;

BB37_2:
	cvt.u32.u16	%r1, %rs4;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi(
	.param .align 8 .b8 _Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0[72],
	.param .align 8 .b8 _Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1[64],
	.param .b64 _Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_2,
	.param .align 8 .b8 _Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_3[40],
	.param .b32 _Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_4
)
{
	.reg .pred 	%p<328>;
	.reg .b16 	%rs<26>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<806>;
	.reg .f64 	%fd<886>;
	.reg .b64 	%rd<37>;


	ld.param.u32 	%r173, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0+40];
	ld.param.f64 	%fd305, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0];
	ld.param.u32 	%r184, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+56];
	ld.param.u32 	%r183, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+52];
	ld.param.u32 	%r182, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+48];
	ld.param.u32 	%r181, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+44];
	ld.param.u32 	%r180, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+40];
	ld.param.f64 	%fd313, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+16];
	ld.param.u32 	%r1, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+12];
	ld.param.u32 	%r175, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+8];
	ld.param.f64 	%fd312, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1];
	ld.param.u32 	%r188, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_3+36];
	ld.param.u32 	%r2, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_3+24];
	ld.param.f64 	%fd316, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_3+16];
	ld.param.f64 	%fd315, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_3+8];
	ld.param.u64 	%rd18, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_3];
	ld.param.u32 	%r189, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_4];
	mov.f64 	%fd790, 0d0000000000000000;
	setp.lt.s32	%p11, %r189, 1;
	@%p11 bra 	BB38_80;

	div.rn.f64 	%fd320, %fd315, %fd316;
	add.f64 	%fd1, %fd320, 0d3FF0000000000000;
	div.rn.f64 	%fd321, %fd305, %fd313;
	add.f64 	%fd2, %fd321, 0d3FF0000000000000;
	mov.f64 	%fd790, 0d0000000000000000;
	mov.f64 	%fd765, 0d3FF0000000000000;
	mov.u16 	%rs24, 1;
	mov.u32 	%r747, 0;

BB38_2:
	mul.wide.s32 	%rd19, %r747, 56;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd1, %rd20, 12;
	ld.u32 	%r199, [%rd20+12];
	setp.gt.s32	%p12, %r180, %r199;
	@%p12 bra 	BB38_79;

	ld.v2.u32 	{%r200, %r201}, [%rd1+-4];
	ld.v2.u32 	{%r202, %r203}, [%rd1+-12];
	ld.f64 	%fd774, [%rd1+36];
	setp.neu.f64	%p13, %fd774, 0dBFF0000000000000;
	@%p13 bra 	BB38_29;

	setp.eq.s32	%p14, %r188, 0;
	ld.v2.u32 	{%r204, %r205}, [%rd1+12];
	ld.v2.u32 	{%r206, %r207}, [%rd1+4];
	ld.v2.u32 	{%r208, %r209}, [%rd1+28];
	ld.v2.u32 	{%r210, %r211}, [%rd1+20];
	@%p14 bra 	BB38_6;
	bra.uni 	BB38_5;

BB38_6:
	setp.lt.s32	%p15, %r207, 30;
	setp.eq.s32	%p16, %r211, 31;
	and.pred  	%p17, %p16, %p15;
	selp.b32	%r212, 1, %r211, %p17;
	selp.u32	%r213, 1, 0, %p17;
	sub.s32 	%r214, %r208, %r204;
	sub.s32 	%r215, %r210, %r206;
	add.s32 	%r216, %r215, %r213;
	mul.lo.s32 	%r217, %r216, 30;
	mov.u32 	%r218, 30;
	sub.s32 	%r219, %r218, %r207;
	mov.u32 	%r220, 0;
	max.s32 	%r221, %r220, %r219;
	min.s32 	%r222, %r218, %r212;
	mad.lo.s32 	%r223, %r214, 360, %r217;
	add.s32 	%r224, %r223, %r221;
	add.s32 	%r225, %r224, %r222;
	add.s32 	%r752, %r225, -30;
	bra.uni 	BB38_7;

BB38_5:
	sub.s32 	%r752, %r209, %r205;

BB38_7:
	cvt.rn.f64.s32	%fd322, %r752;
	div.rn.f64 	%fd6, %fd322, 0d4076800000000000;
	setp.eq.s32	%p18, %r2, 0;
	@%p18 bra 	BB38_27;
	bra.uni 	BB38_8;

BB38_27:
	fma.rn.f64 	%fd773, %fd315, %fd6, 0d3FF0000000000000;
	bra.uni 	BB38_28;

BB38_8:
	setp.eq.s32	%p19, %r2, 1;
	@%p19 bra 	BB38_13;
	bra.uni 	BB38_9;

BB38_13:
	mul.f64 	%fd11, %fd316, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd11;
	}
	bfe.u32 	%r238, %r26, 20, 11;
	add.s32 	%r239, %r238, -1012;
	mov.b64 	 %rd21, %fd11;
	shl.b64 	%rd2, %rd21, %r239;
	setp.eq.s64	%p24, %rd2, -9223372036854775808;
	abs.f64 	%fd12, %fd1;
	// Callseq Start 140
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd12;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd11;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd772, [retval0+0];
	
	//{
	}// Callseq End 140
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd1;
	}
	setp.lt.s32	%p25, %r27, 0;
	and.pred  	%p1, %p25, %p24;
	@!%p1 bra 	BB38_15;
	bra.uni 	BB38_14;

BB38_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r240}, %fd772;
	}
	xor.b32  	%r241, %r240, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r242, %temp}, %fd772;
	}
	mov.b64 	%fd772, {%r242, %r241};

BB38_15:
	mov.f64 	%fd771, %fd772;
	setp.eq.f64	%p26, %fd1, 0d0000000000000000;
	@%p26 bra 	BB38_18;
	bra.uni 	BB38_16;

BB38_18:
	selp.b32	%r243, %r27, 0, %p24;
	or.b32  	%r244, %r243, 2146435072;
	setp.lt.s32	%p30, %r26, 0;
	selp.b32	%r245, %r244, %r243, %p30;
	mov.u32 	%r246, 0;
	mov.b64 	%fd771, {%r246, %r245};
	bra.uni 	BB38_19;

BB38_9:
	mov.f64 	%fd773, 0d0000000000000000;
	setp.ne.s32	%p20, %r2, 2;
	@%p20 bra 	BB38_28;

	mul.f64 	%fd7, %fd315, %fd6;
	mov.f64 	%fd324, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd325, %fd7, %fd324;
	mov.f64 	%fd326, 0d4338000000000000;
	add.rn.f64 	%fd327, %fd325, %fd326;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r23, %temp}, %fd327;
	}
	mov.f64 	%fd328, 0dC338000000000000;
	add.rn.f64 	%fd329, %fd327, %fd328;
	mov.f64 	%fd330, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd331, %fd329, %fd330, %fd7;
	mov.f64 	%fd332, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd333, %fd329, %fd332, %fd331;
	mov.f64 	%fd334, 0d3E928AF3FCA213EA;
	mov.f64 	%fd335, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd336, %fd335, %fd333, %fd334;
	mov.f64 	%fd337, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd338, %fd336, %fd333, %fd337;
	mov.f64 	%fd339, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd340, %fd338, %fd333, %fd339;
	mov.f64 	%fd341, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd342, %fd340, %fd333, %fd341;
	mov.f64 	%fd343, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd344, %fd342, %fd333, %fd343;
	mov.f64 	%fd345, 0d3F81111111122322;
	fma.rn.f64 	%fd346, %fd344, %fd333, %fd345;
	mov.f64 	%fd347, 0d3FA55555555502A1;
	fma.rn.f64 	%fd348, %fd346, %fd333, %fd347;
	mov.f64 	%fd349, 0d3FC5555555555511;
	fma.rn.f64 	%fd350, %fd348, %fd333, %fd349;
	mov.f64 	%fd351, 0d3FE000000000000B;
	fma.rn.f64 	%fd352, %fd350, %fd333, %fd351;
	mov.f64 	%fd353, 0d3FF0000000000000;
	fma.rn.f64 	%fd354, %fd352, %fd333, %fd353;
	fma.rn.f64 	%fd355, %fd354, %fd333, %fd353;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r24, %temp}, %fd355;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd355;
	}
	shl.b32 	%r226, %r23, 20;
	add.s32 	%r227, %r25, %r226;
	mov.b64 	%fd773, {%r24, %r227};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r228}, %fd7;
	}
	mov.b32 	 %f11, %r228;
	abs.f32 	%f1, %f11;
	setp.lt.f32	%p21, %f1, 0f4086232B;
	@%p21 bra 	BB38_28;

	setp.lt.f64	%p22, %fd7, 0d0000000000000000;
	add.f64 	%fd356, %fd7, 0d7FF0000000000000;
	selp.f64	%fd773, 0d0000000000000000, %fd356, %p22;
	setp.geu.f32	%p23, %f1, 0f40874800;
	@%p23 bra 	BB38_28;

	shr.u32 	%r229, %r23, 31;
	add.s32 	%r230, %r23, %r229;
	shr.s32 	%r231, %r230, 1;
	shl.b32 	%r232, %r231, 20;
	add.s32 	%r233, %r232, %r25;
	mov.b64 	%fd357, {%r24, %r233};
	sub.s32 	%r234, %r23, %r231;
	shl.b32 	%r235, %r234, 20;
	add.s32 	%r236, %r235, 1072693248;
	mov.u32 	%r237, 0;
	mov.b64 	%fd358, {%r237, %r236};
	mul.f64 	%fd773, %fd357, %fd358;
	bra.uni 	BB38_28;

BB38_16:
	setp.gt.s32	%p27, %r27, -1;
	@%p27 bra 	BB38_19;

	cvt.rzi.f64.f64	%fd359, %fd11;
	setp.neu.f64	%p28, %fd359, %fd11;
	selp.f64	%fd771, 0dFFF8000000000000, %fd771, %p28;

BB38_19:
	mov.f64 	%fd18, %fd771;
	add.f64 	%fd19, %fd11, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r247}, %fd19;
	}
	and.b32  	%r248, %r247, 2146435072;
	setp.ne.s32	%p31, %r248, 2146435072;
	mov.f64 	%fd770, %fd18;
	@%p31 bra 	BB38_26;

	setp.gtu.f64	%p32, %fd12, 0d7FF0000000000000;
	mov.f64 	%fd770, %fd19;
	@%p32 bra 	BB38_26;

	abs.f64 	%fd20, %fd11;
	setp.gtu.f64	%p33, %fd20, 0d7FF0000000000000;
	mov.f64 	%fd769, %fd19;
	mov.f64 	%fd770, %fd769;
	@%p33 bra 	BB38_26;

	setp.eq.f64	%p34, %fd20, 0d7FF0000000000000;
	@%p34 bra 	BB38_25;
	bra.uni 	BB38_23;

BB38_25:
	setp.eq.f64	%p36, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p37, %fd12, 0d3FF0000000000000;
	selp.b32	%r255, 2146435072, 0, %p37;
	xor.b32  	%r256, %r255, 2146435072;
	setp.lt.s32	%p38, %r26, 0;
	selp.b32	%r257, %r256, %r255, %p38;
	selp.b32	%r258, 1072693248, %r257, %p36;
	mov.u32 	%r259, 0;
	mov.b64 	%fd770, {%r259, %r258};
	bra.uni 	BB38_26;

BB38_23:
	setp.neu.f64	%p35, %fd12, 0d7FF0000000000000;
	mov.f64 	%fd770, %fd18;
	@%p35 bra 	BB38_26;

	shr.s32 	%r249, %r26, 31;
	and.b32  	%r250, %r249, -2146435072;
	add.s32 	%r251, %r250, 2146435072;
	or.b32  	%r252, %r251, -2147483648;
	selp.b32	%r253, %r252, %r251, %p1;
	mov.u32 	%r254, 0;
	mov.b64 	%fd770, {%r254, %r253};

BB38_26:
	setp.eq.f64	%p39, %fd11, 0d0000000000000000;
	setp.eq.f64	%p40, %fd1, 0d3FF0000000000000;
	or.pred  	%p41, %p40, %p39;
	selp.f64	%fd773, 0d3FF0000000000000, %fd770, %p41;

BB38_28:
	add.f64 	%fd360, %fd773, 0dBFF0000000000000;
	mul.f64 	%fd774, %fd360, 0d4059000000000000;

BB38_29:
	and.b16  	%rs19, %rs24, 255;
	setp.eq.s16	%p42, %rs19, 0;
	@%p42 bra 	BB38_54;
	bra.uni 	BB38_30;

BB38_54:
	setp.eq.s32	%p71, %r175, 0;
	@%p71 bra 	BB38_56;
	bra.uni 	BB38_55;

BB38_56:
	setp.lt.s32	%p72, %r749, 30;
	setp.eq.s32	%p73, %r203, 31;
	and.pred  	%p74, %p73, %p72;
	selp.b32	%r308, 1, %r203, %p74;
	selp.u32	%r309, 1, 0, %p74;
	sub.s32 	%r310, %r200, %r750;
	sub.s32 	%r311, %r202, %r748;
	add.s32 	%r312, %r311, %r309;
	mul.lo.s32 	%r313, %r312, 30;
	mov.u32 	%r314, 30;
	sub.s32 	%r315, %r314, %r749;
	mov.u32 	%r316, 0;
	max.s32 	%r317, %r316, %r315;
	min.s32 	%r318, %r314, %r308;
	mad.lo.s32 	%r319, %r310, 360, %r313;
	add.s32 	%r320, %r319, %r317;
	add.s32 	%r321, %r320, %r318;
	add.s32 	%r754, %r321, -30;
	bra.uni 	BB38_57;

BB38_30:
	setp.eq.s32	%p43, %r175, 0;
	@%p43 bra 	BB38_32;
	bra.uni 	BB38_31;

BB38_32:
	setp.lt.s32	%p44, %r182, 30;
	setp.eq.s32	%p45, %r203, 31;
	and.pred  	%p46, %p45, %p44;
	selp.b32	%r260, 1, %r203, %p46;
	selp.u32	%r261, 1, 0, %p46;
	sub.s32 	%r262, %r200, %r183;
	sub.s32 	%r263, %r202, %r181;
	add.s32 	%r264, %r263, %r261;
	mul.lo.s32 	%r265, %r264, 30;
	mov.u32 	%r266, 30;
	sub.s32 	%r267, %r266, %r182;
	mov.u32 	%r268, 0;
	max.s32 	%r269, %r268, %r267;
	min.s32 	%r270, %r266, %r260;
	mad.lo.s32 	%r271, %r262, 360, %r265;
	add.s32 	%r272, %r271, %r269;
	add.s32 	%r273, %r272, %r270;
	add.s32 	%r753, %r273, -30;
	bra.uni 	BB38_33;

BB38_55:
	sub.s32 	%r754, %r201, %r751;

BB38_57:
	cvt.rn.f64.s32	%fd399, %r754;
	div.rn.f64 	%fd49, %fd399, 0d4076800000000000;
	setp.eq.s32	%p75, %r1, 0;
	@%p75 bra 	BB38_77;
	bra.uni 	BB38_58;

BB38_77:
	fma.rn.f64 	%fd789, %fd305, %fd49, 0d3FF0000000000000;
	bra.uni 	BB38_78;

BB38_31:
	sub.s32 	%r753, %r201, %r184;

BB38_33:
	cvt.rn.f64.s32	%fd361, %r753;
	div.rn.f64 	%fd29, %fd361, 0d4076800000000000;
	setp.eq.s32	%p47, %r1, 0;
	@%p47 bra 	BB38_53;
	bra.uni 	BB38_34;

BB38_53:
	fma.rn.f64 	%fd789, %fd305, %fd29, 0d3FF0000000000000;
	bra.uni 	BB38_78;

BB38_58:
	setp.eq.s32	%p76, %r1, 1;
	@%p76 bra 	BB38_63;
	bra.uni 	BB38_59;

BB38_63:
	mul.f64 	%fd54, %fd313, %fd49;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd54;
	}
	bfe.u32 	%r334, %r43, 20, 11;
	add.s32 	%r335, %r334, -1012;
	mov.b64 	 %rd23, %fd54;
	shl.b64 	%rd4, %rd23, %r335;
	setp.eq.s64	%p81, %rd4, -9223372036854775808;
	abs.f64 	%fd55, %fd2;
	// Callseq Start 142
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd55;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd54;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd788, [retval0+0];
	
	//{
	}// Callseq End 142
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd2;
	}
	setp.lt.s32	%p82, %r44, 0;
	and.pred  	%p3, %p82, %p81;
	@!%p3 bra 	BB38_65;
	bra.uni 	BB38_64;

BB38_64:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r336}, %fd788;
	}
	xor.b32  	%r337, %r336, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r338, %temp}, %fd788;
	}
	mov.b64 	%fd788, {%r338, %r337};

BB38_65:
	mov.f64 	%fd787, %fd788;
	setp.eq.f64	%p83, %fd2, 0d0000000000000000;
	@%p83 bra 	BB38_68;
	bra.uni 	BB38_66;

BB38_68:
	selp.b32	%r339, %r44, 0, %p81;
	or.b32  	%r340, %r339, 2146435072;
	setp.lt.s32	%p87, %r43, 0;
	selp.b32	%r341, %r340, %r339, %p87;
	mov.u32 	%r342, 0;
	mov.b64 	%fd787, {%r342, %r341};
	bra.uni 	BB38_69;

BB38_34:
	setp.eq.s32	%p48, %r1, 1;
	@%p48 bra 	BB38_39;
	bra.uni 	BB38_35;

BB38_39:
	mul.f64 	%fd34, %fd313, %fd29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd34;
	}
	bfe.u32 	%r286, %r35, 20, 11;
	add.s32 	%r287, %r286, -1012;
	mov.b64 	 %rd22, %fd34;
	shl.b64 	%rd3, %rd22, %r287;
	setp.eq.s64	%p53, %rd3, -9223372036854775808;
	abs.f64 	%fd35, %fd2;
	// Callseq Start 141
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd35;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd781, [retval0+0];
	
	//{
	}// Callseq End 141
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd2;
	}
	setp.lt.s32	%p54, %r36, 0;
	and.pred  	%p2, %p54, %p53;
	@!%p2 bra 	BB38_41;
	bra.uni 	BB38_40;

BB38_40:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r288}, %fd781;
	}
	xor.b32  	%r289, %r288, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r290, %temp}, %fd781;
	}
	mov.b64 	%fd781, {%r290, %r289};

BB38_41:
	mov.f64 	%fd780, %fd781;
	setp.eq.f64	%p55, %fd2, 0d0000000000000000;
	@%p55 bra 	BB38_44;
	bra.uni 	BB38_42;

BB38_44:
	selp.b32	%r291, %r36, 0, %p53;
	or.b32  	%r292, %r291, 2146435072;
	setp.lt.s32	%p59, %r35, 0;
	selp.b32	%r293, %r292, %r291, %p59;
	mov.u32 	%r294, 0;
	mov.b64 	%fd780, {%r294, %r293};
	bra.uni 	BB38_45;

BB38_59:
	mov.f64 	%fd789, 0d0000000000000000;
	setp.ne.s32	%p77, %r1, 2;
	@%p77 bra 	BB38_78;

	mul.f64 	%fd50, %fd305, %fd49;
	mov.f64 	%fd401, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd402, %fd50, %fd401;
	mov.f64 	%fd403, 0d4338000000000000;
	add.rn.f64 	%fd404, %fd402, %fd403;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r40, %temp}, %fd404;
	}
	mov.f64 	%fd405, 0dC338000000000000;
	add.rn.f64 	%fd406, %fd404, %fd405;
	mov.f64 	%fd407, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd408, %fd406, %fd407, %fd50;
	mov.f64 	%fd409, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd410, %fd406, %fd409, %fd408;
	mov.f64 	%fd411, 0d3E928AF3FCA213EA;
	mov.f64 	%fd412, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd413, %fd412, %fd410, %fd411;
	mov.f64 	%fd414, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd415, %fd413, %fd410, %fd414;
	mov.f64 	%fd416, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd417, %fd415, %fd410, %fd416;
	mov.f64 	%fd418, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd419, %fd417, %fd410, %fd418;
	mov.f64 	%fd420, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd421, %fd419, %fd410, %fd420;
	mov.f64 	%fd422, 0d3F81111111122322;
	fma.rn.f64 	%fd423, %fd421, %fd410, %fd422;
	mov.f64 	%fd424, 0d3FA55555555502A1;
	fma.rn.f64 	%fd425, %fd423, %fd410, %fd424;
	mov.f64 	%fd426, 0d3FC5555555555511;
	fma.rn.f64 	%fd427, %fd425, %fd410, %fd426;
	mov.f64 	%fd428, 0d3FE000000000000B;
	fma.rn.f64 	%fd429, %fd427, %fd410, %fd428;
	mov.f64 	%fd430, 0d3FF0000000000000;
	fma.rn.f64 	%fd431, %fd429, %fd410, %fd430;
	fma.rn.f64 	%fd432, %fd431, %fd410, %fd430;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r41, %temp}, %fd432;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd432;
	}
	shl.b32 	%r322, %r40, 20;
	add.s32 	%r323, %r42, %r322;
	mov.b64 	%fd789, {%r41, %r323};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r324}, %fd50;
	}
	mov.b32 	 %f13, %r324;
	abs.f32 	%f3, %f13;
	setp.lt.f32	%p78, %f3, 0f4086232B;
	@%p78 bra 	BB38_78;

	setp.lt.f64	%p79, %fd50, 0d0000000000000000;
	add.f64 	%fd433, %fd50, 0d7FF0000000000000;
	selp.f64	%fd789, 0d0000000000000000, %fd433, %p79;
	setp.geu.f32	%p80, %f3, 0f40874800;
	@%p80 bra 	BB38_78;

	shr.u32 	%r325, %r40, 31;
	add.s32 	%r326, %r40, %r325;
	shr.s32 	%r327, %r326, 1;
	shl.b32 	%r328, %r327, 20;
	add.s32 	%r329, %r328, %r42;
	mov.b64 	%fd434, {%r41, %r329};
	sub.s32 	%r330, %r40, %r327;
	shl.b32 	%r331, %r330, 20;
	add.s32 	%r332, %r331, 1072693248;
	mov.u32 	%r333, 0;
	mov.b64 	%fd435, {%r333, %r332};
	mul.f64 	%fd789, %fd434, %fd435;
	bra.uni 	BB38_78;

BB38_35:
	mov.f64 	%fd789, 0d0000000000000000;
	setp.ne.s32	%p49, %r1, 2;
	@%p49 bra 	BB38_78;

	mul.f64 	%fd30, %fd305, %fd29;
	mov.f64 	%fd363, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd364, %fd30, %fd363;
	mov.f64 	%fd365, 0d4338000000000000;
	add.rn.f64 	%fd366, %fd364, %fd365;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd366;
	}
	mov.f64 	%fd367, 0dC338000000000000;
	add.rn.f64 	%fd368, %fd366, %fd367;
	mov.f64 	%fd369, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd370, %fd368, %fd369, %fd30;
	mov.f64 	%fd371, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd372, %fd368, %fd371, %fd370;
	mov.f64 	%fd373, 0d3E928AF3FCA213EA;
	mov.f64 	%fd374, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd375, %fd374, %fd372, %fd373;
	mov.f64 	%fd376, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd377, %fd375, %fd372, %fd376;
	mov.f64 	%fd378, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd379, %fd377, %fd372, %fd378;
	mov.f64 	%fd380, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd381, %fd379, %fd372, %fd380;
	mov.f64 	%fd382, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd383, %fd381, %fd372, %fd382;
	mov.f64 	%fd384, 0d3F81111111122322;
	fma.rn.f64 	%fd385, %fd383, %fd372, %fd384;
	mov.f64 	%fd386, 0d3FA55555555502A1;
	fma.rn.f64 	%fd387, %fd385, %fd372, %fd386;
	mov.f64 	%fd388, 0d3FC5555555555511;
	fma.rn.f64 	%fd389, %fd387, %fd372, %fd388;
	mov.f64 	%fd390, 0d3FE000000000000B;
	fma.rn.f64 	%fd391, %fd389, %fd372, %fd390;
	mov.f64 	%fd392, 0d3FF0000000000000;
	fma.rn.f64 	%fd393, %fd391, %fd372, %fd392;
	fma.rn.f64 	%fd394, %fd393, %fd372, %fd392;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r33, %temp}, %fd394;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd394;
	}
	shl.b32 	%r274, %r32, 20;
	add.s32 	%r275, %r34, %r274;
	mov.b64 	%fd789, {%r33, %r275};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r276}, %fd30;
	}
	mov.b32 	 %f12, %r276;
	abs.f32 	%f2, %f12;
	setp.lt.f32	%p50, %f2, 0f4086232B;
	@%p50 bra 	BB38_78;

	setp.lt.f64	%p51, %fd30, 0d0000000000000000;
	add.f64 	%fd395, %fd30, 0d7FF0000000000000;
	selp.f64	%fd789, 0d0000000000000000, %fd395, %p51;
	setp.geu.f32	%p52, %f2, 0f40874800;
	@%p52 bra 	BB38_78;

	shr.u32 	%r277, %r32, 31;
	add.s32 	%r278, %r32, %r277;
	shr.s32 	%r279, %r278, 1;
	shl.b32 	%r280, %r279, 20;
	add.s32 	%r281, %r280, %r34;
	mov.b64 	%fd396, {%r33, %r281};
	sub.s32 	%r282, %r32, %r279;
	shl.b32 	%r283, %r282, 20;
	add.s32 	%r284, %r283, 1072693248;
	mov.u32 	%r285, 0;
	mov.b64 	%fd397, {%r285, %r284};
	mul.f64 	%fd789, %fd396, %fd397;
	bra.uni 	BB38_78;

BB38_66:
	setp.gt.s32	%p84, %r44, -1;
	@%p84 bra 	BB38_69;

	cvt.rzi.f64.f64	%fd436, %fd54;
	setp.neu.f64	%p85, %fd436, %fd54;
	selp.f64	%fd787, 0dFFF8000000000000, %fd787, %p85;

BB38_69:
	mov.f64 	%fd61, %fd787;
	add.f64 	%fd62, %fd54, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r343}, %fd62;
	}
	and.b32  	%r344, %r343, 2146435072;
	setp.ne.s32	%p88, %r344, 2146435072;
	mov.f64 	%fd786, %fd61;
	@%p88 bra 	BB38_76;

	setp.gtu.f64	%p89, %fd55, 0d7FF0000000000000;
	mov.f64 	%fd786, %fd62;
	@%p89 bra 	BB38_76;

	abs.f64 	%fd63, %fd54;
	setp.gtu.f64	%p90, %fd63, 0d7FF0000000000000;
	mov.f64 	%fd785, %fd62;
	mov.f64 	%fd786, %fd785;
	@%p90 bra 	BB38_76;

	setp.eq.f64	%p91, %fd63, 0d7FF0000000000000;
	@%p91 bra 	BB38_75;
	bra.uni 	BB38_73;

BB38_75:
	setp.eq.f64	%p93, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p94, %fd55, 0d3FF0000000000000;
	selp.b32	%r351, 2146435072, 0, %p94;
	xor.b32  	%r352, %r351, 2146435072;
	setp.lt.s32	%p95, %r43, 0;
	selp.b32	%r353, %r352, %r351, %p95;
	selp.b32	%r354, 1072693248, %r353, %p93;
	mov.u32 	%r355, 0;
	mov.b64 	%fd786, {%r355, %r354};
	bra.uni 	BB38_76;

BB38_42:
	setp.gt.s32	%p56, %r36, -1;
	@%p56 bra 	BB38_45;

	cvt.rzi.f64.f64	%fd398, %fd34;
	setp.neu.f64	%p57, %fd398, %fd34;
	selp.f64	%fd780, 0dFFF8000000000000, %fd780, %p57;

BB38_45:
	mov.f64 	%fd41, %fd780;
	add.f64 	%fd42, %fd34, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r295}, %fd42;
	}
	and.b32  	%r296, %r295, 2146435072;
	setp.ne.s32	%p60, %r296, 2146435072;
	mov.f64 	%fd779, %fd41;
	@%p60 bra 	BB38_52;

	setp.gtu.f64	%p61, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd779, %fd42;
	@%p61 bra 	BB38_52;

	abs.f64 	%fd43, %fd34;
	setp.gtu.f64	%p62, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd778, %fd42;
	mov.f64 	%fd779, %fd778;
	@%p62 bra 	BB38_52;

	setp.eq.f64	%p63, %fd43, 0d7FF0000000000000;
	@%p63 bra 	BB38_51;
	bra.uni 	BB38_49;

BB38_51:
	setp.eq.f64	%p65, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p66, %fd35, 0d3FF0000000000000;
	selp.b32	%r303, 2146435072, 0, %p66;
	xor.b32  	%r304, %r303, 2146435072;
	setp.lt.s32	%p67, %r35, 0;
	selp.b32	%r305, %r304, %r303, %p67;
	selp.b32	%r306, 1072693248, %r305, %p65;
	mov.u32 	%r307, 0;
	mov.b64 	%fd779, {%r307, %r306};
	bra.uni 	BB38_52;

BB38_73:
	setp.neu.f64	%p92, %fd55, 0d7FF0000000000000;
	mov.f64 	%fd786, %fd61;
	@%p92 bra 	BB38_76;

	shr.s32 	%r345, %r43, 31;
	and.b32  	%r346, %r345, -2146435072;
	add.s32 	%r347, %r346, 2146435072;
	or.b32  	%r348, %r347, -2147483648;
	selp.b32	%r349, %r348, %r347, %p3;
	mov.u32 	%r350, 0;
	mov.b64 	%fd786, {%r350, %r349};

BB38_76:
	setp.eq.f64	%p96, %fd54, 0d0000000000000000;
	setp.eq.f64	%p97, %fd2, 0d3FF0000000000000;
	or.pred  	%p98, %p97, %p96;
	selp.f64	%fd789, 0d3FF0000000000000, %fd786, %p98;
	bra.uni 	BB38_78;

BB38_49:
	setp.neu.f64	%p64, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd779, %fd41;
	@%p64 bra 	BB38_52;

	shr.s32 	%r297, %r35, 31;
	and.b32  	%r298, %r297, -2146435072;
	add.s32 	%r299, %r298, 2146435072;
	or.b32  	%r300, %r299, -2147483648;
	selp.b32	%r301, %r300, %r299, %p2;
	mov.u32 	%r302, 0;
	mov.b64 	%fd779, {%r302, %r301};

BB38_52:
	setp.eq.f64	%p68, %fd34, 0d0000000000000000;
	setp.eq.f64	%p69, %fd2, 0d3FF0000000000000;
	or.pred  	%p70, %p69, %p68;
	selp.f64	%fd789, 0d3FF0000000000000, %fd779, %p70;

BB38_78:
	mov.u32 	%r751, %r201;
	mov.u32 	%r750, %r200;
	mov.u32 	%r749, %r203;
	mov.u32 	%r748, %r202;
	rcp.rn.f64 	%fd437, %fd789;
	mul.f64 	%fd765, %fd765, %fd437;
	fma.rn.f64 	%fd790, %fd774, %fd765, %fd790;
	mov.u16 	%rs24, 0;

BB38_79:
	add.s32 	%r747, %r747, 1;
	setp.lt.s32	%p99, %r747, %r189;
	@%p99 bra 	BB38_2;

BB38_80:
	mov.f64 	%fd811, 0d0000000000000000;
	mov.f64 	%fd810, %fd811;
	@%p11 bra 	BB38_140;

	mov.u32 	%r357, 30;
	sub.s32 	%r50, %r357, %r182;
	div.rn.f64 	%fd442, %fd315, %fd316;
	add.f64 	%fd75, %fd442, 0d3FF0000000000000;
	div.rn.f64 	%fd443, %fd305, %fd313;
	add.f64 	%fd76, %fd443, 0d3FF0000000000000;
	rcp.rn.f64 	%fd77, %fd313;
	mov.f64 	%fd811, 0d0000000000000000;
	mov.f64 	%fd810, %fd811;
	mov.u32 	%r755, 0;

BB38_82:
	mul.wide.s32 	%rd24, %r755, 56;
	add.s64 	%rd25, %rd18, %rd24;
	add.s64 	%rd6, %rd25, 12;
	ld.u32 	%r358, [%rd25+12];
	setp.gt.s32	%p101, %r180, %r358;
	@%p101 bra 	BB38_139;

	setp.eq.s32	%p102, %r175, 0;
	ld.v2.u32 	{%r359, %r360}, [%rd6+-4];
	ld.v2.u32 	{%r361, %r362}, [%rd6+-12];
	@%p102 bra 	BB38_85;
	bra.uni 	BB38_84;

BB38_85:
	setp.lt.s32	%p103, %r182, 30;
	setp.eq.s32	%p104, %r362, 31;
	and.pred  	%p105, %p104, %p103;
	selp.b32	%r363, 1, %r362, %p105;
	selp.u32	%r364, 1, 0, %p105;
	sub.s32 	%r365, %r359, %r183;
	sub.s32 	%r366, %r361, %r181;
	add.s32 	%r367, %r366, %r364;
	mul.lo.s32 	%r368, %r367, 30;
	min.s32 	%r370, %r357, %r363;
	mad.lo.s32 	%r371, %r365, 360, %r368;
	mov.u32 	%r372, 0;
	max.s32 	%r373, %r372, %r50;
	add.s32 	%r374, %r371, %r373;
	add.s32 	%r375, %r374, %r370;
	add.s32 	%r756, %r375, -30;
	bra.uni 	BB38_86;

BB38_84:
	sub.s32 	%r756, %r360, %r184;

BB38_86:
	cvt.rn.f64.s32	%fd444, %r756;
	div.rn.f64 	%fd80, %fd444, 0d4076800000000000;
	ld.f64 	%fd799, [%rd6+36];
	setp.neu.f64	%p106, %fd799, 0dBFF0000000000000;
	@%p106 bra 	BB38_112;

	setp.eq.s32	%p107, %r188, 0;
	ld.v2.u32 	{%r376, %r377}, [%rd6+12];
	ld.v2.u32 	{%r378, %r379}, [%rd6+4];
	ld.v2.u32 	{%r380, %r381}, [%rd6+28];
	ld.v2.u32 	{%r382, %r383}, [%rd6+20];
	@%p107 bra 	BB38_89;
	bra.uni 	BB38_88;

BB38_89:
	setp.lt.s32	%p108, %r379, 30;
	setp.eq.s32	%p109, %r383, 31;
	and.pred  	%p110, %p109, %p108;
	selp.b32	%r384, 1, %r383, %p110;
	selp.u32	%r385, 1, 0, %p110;
	sub.s32 	%r386, %r380, %r376;
	sub.s32 	%r387, %r382, %r378;
	add.s32 	%r388, %r387, %r385;
	mul.lo.s32 	%r389, %r388, 30;
	sub.s32 	%r391, %r357, %r379;
	mov.u32 	%r392, 0;
	max.s32 	%r393, %r392, %r391;
	min.s32 	%r394, %r357, %r384;
	mad.lo.s32 	%r395, %r386, 360, %r389;
	add.s32 	%r396, %r395, %r393;
	add.s32 	%r397, %r396, %r394;
	add.s32 	%r757, %r397, -30;
	bra.uni 	BB38_90;

BB38_88:
	sub.s32 	%r757, %r381, %r377;

BB38_90:
	cvt.rn.f64.s32	%fd445, %r757;
	div.rn.f64 	%fd82, %fd445, 0d4076800000000000;
	setp.eq.s32	%p111, %r2, 0;
	@%p111 bra 	BB38_110;
	bra.uni 	BB38_91;

BB38_110:
	fma.rn.f64 	%fd798, %fd315, %fd82, 0d3FF0000000000000;
	bra.uni 	BB38_111;

BB38_91:
	setp.eq.s32	%p112, %r2, 1;
	@%p112 bra 	BB38_96;
	bra.uni 	BB38_92;

BB38_96:
	mul.f64 	%fd87, %fd316, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd87;
	}
	bfe.u32 	%r410, %r74, 20, 11;
	add.s32 	%r411, %r410, -1012;
	mov.b64 	 %rd26, %fd87;
	shl.b64 	%rd7, %rd26, %r411;
	setp.eq.s64	%p117, %rd7, -9223372036854775808;
	abs.f64 	%fd88, %fd75;
	// Callseq Start 143
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd88;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd87;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd797, [retval0+0];
	
	//{
	}// Callseq End 143
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd75;
	}
	setp.lt.s32	%p118, %r75, 0;
	and.pred  	%p4, %p118, %p117;
	@!%p4 bra 	BB38_98;
	bra.uni 	BB38_97;

BB38_97:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r412}, %fd797;
	}
	xor.b32  	%r413, %r412, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r414, %temp}, %fd797;
	}
	mov.b64 	%fd797, {%r414, %r413};

BB38_98:
	mov.f64 	%fd796, %fd797;
	setp.eq.f64	%p119, %fd75, 0d0000000000000000;
	@%p119 bra 	BB38_101;
	bra.uni 	BB38_99;

BB38_101:
	selp.b32	%r415, %r75, 0, %p117;
	or.b32  	%r416, %r415, 2146435072;
	setp.lt.s32	%p123, %r74, 0;
	selp.b32	%r417, %r416, %r415, %p123;
	mov.u32 	%r418, 0;
	mov.b64 	%fd796, {%r418, %r417};
	bra.uni 	BB38_102;

BB38_92:
	mov.f64 	%fd798, 0d0000000000000000;
	setp.ne.s32	%p113, %r2, 2;
	@%p113 bra 	BB38_111;

	mul.f64 	%fd83, %fd315, %fd82;
	mov.f64 	%fd447, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd448, %fd83, %fd447;
	mov.f64 	%fd449, 0d4338000000000000;
	add.rn.f64 	%fd450, %fd448, %fd449;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r71, %temp}, %fd450;
	}
	mov.f64 	%fd451, 0dC338000000000000;
	add.rn.f64 	%fd452, %fd450, %fd451;
	mov.f64 	%fd453, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd454, %fd452, %fd453, %fd83;
	mov.f64 	%fd455, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd456, %fd452, %fd455, %fd454;
	mov.f64 	%fd457, 0d3E928AF3FCA213EA;
	mov.f64 	%fd458, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd459, %fd458, %fd456, %fd457;
	mov.f64 	%fd460, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd461, %fd459, %fd456, %fd460;
	mov.f64 	%fd462, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd463, %fd461, %fd456, %fd462;
	mov.f64 	%fd464, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd465, %fd463, %fd456, %fd464;
	mov.f64 	%fd466, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd467, %fd465, %fd456, %fd466;
	mov.f64 	%fd468, 0d3F81111111122322;
	fma.rn.f64 	%fd469, %fd467, %fd456, %fd468;
	mov.f64 	%fd470, 0d3FA55555555502A1;
	fma.rn.f64 	%fd471, %fd469, %fd456, %fd470;
	mov.f64 	%fd472, 0d3FC5555555555511;
	fma.rn.f64 	%fd473, %fd471, %fd456, %fd472;
	mov.f64 	%fd474, 0d3FE000000000000B;
	fma.rn.f64 	%fd475, %fd473, %fd456, %fd474;
	mov.f64 	%fd476, 0d3FF0000000000000;
	fma.rn.f64 	%fd477, %fd475, %fd456, %fd476;
	fma.rn.f64 	%fd478, %fd477, %fd456, %fd476;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r72, %temp}, %fd478;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r73}, %fd478;
	}
	shl.b32 	%r398, %r71, 20;
	add.s32 	%r399, %r73, %r398;
	mov.b64 	%fd798, {%r72, %r399};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r400}, %fd83;
	}
	mov.b32 	 %f14, %r400;
	abs.f32 	%f4, %f14;
	setp.lt.f32	%p114, %f4, 0f4086232B;
	@%p114 bra 	BB38_111;

	setp.lt.f64	%p115, %fd83, 0d0000000000000000;
	add.f64 	%fd479, %fd83, 0d7FF0000000000000;
	selp.f64	%fd798, 0d0000000000000000, %fd479, %p115;
	setp.geu.f32	%p116, %f4, 0f40874800;
	@%p116 bra 	BB38_111;

	shr.u32 	%r401, %r71, 31;
	add.s32 	%r402, %r71, %r401;
	shr.s32 	%r403, %r402, 1;
	shl.b32 	%r404, %r403, 20;
	add.s32 	%r405, %r404, %r73;
	mov.b64 	%fd480, {%r72, %r405};
	sub.s32 	%r406, %r71, %r403;
	shl.b32 	%r407, %r406, 20;
	add.s32 	%r408, %r407, 1072693248;
	mov.u32 	%r409, 0;
	mov.b64 	%fd481, {%r409, %r408};
	mul.f64 	%fd798, %fd480, %fd481;
	bra.uni 	BB38_111;

BB38_99:
	setp.gt.s32	%p120, %r75, -1;
	@%p120 bra 	BB38_102;

	cvt.rzi.f64.f64	%fd482, %fd87;
	setp.neu.f64	%p121, %fd482, %fd87;
	selp.f64	%fd796, 0dFFF8000000000000, %fd796, %p121;

BB38_102:
	mov.f64 	%fd94, %fd796;
	add.f64 	%fd95, %fd87, %fd75;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r419}, %fd95;
	}
	and.b32  	%r420, %r419, 2146435072;
	setp.ne.s32	%p124, %r420, 2146435072;
	mov.f64 	%fd795, %fd94;
	@%p124 bra 	BB38_109;

	setp.gtu.f64	%p125, %fd88, 0d7FF0000000000000;
	mov.f64 	%fd795, %fd95;
	@%p125 bra 	BB38_109;

	abs.f64 	%fd96, %fd87;
	setp.gtu.f64	%p126, %fd96, 0d7FF0000000000000;
	mov.f64 	%fd794, %fd95;
	mov.f64 	%fd795, %fd794;
	@%p126 bra 	BB38_109;

	setp.eq.f64	%p127, %fd96, 0d7FF0000000000000;
	@%p127 bra 	BB38_108;
	bra.uni 	BB38_106;

BB38_108:
	setp.eq.f64	%p129, %fd75, 0dBFF0000000000000;
	setp.gt.f64	%p130, %fd88, 0d3FF0000000000000;
	selp.b32	%r427, 2146435072, 0, %p130;
	xor.b32  	%r428, %r427, 2146435072;
	setp.lt.s32	%p131, %r74, 0;
	selp.b32	%r429, %r428, %r427, %p131;
	selp.b32	%r430, 1072693248, %r429, %p129;
	mov.u32 	%r431, 0;
	mov.b64 	%fd795, {%r431, %r430};
	bra.uni 	BB38_109;

BB38_106:
	setp.neu.f64	%p128, %fd88, 0d7FF0000000000000;
	mov.f64 	%fd795, %fd94;
	@%p128 bra 	BB38_109;

	shr.s32 	%r421, %r74, 31;
	and.b32  	%r422, %r421, -2146435072;
	add.s32 	%r423, %r422, 2146435072;
	or.b32  	%r424, %r423, -2147483648;
	selp.b32	%r425, %r424, %r423, %p4;
	mov.u32 	%r426, 0;
	mov.b64 	%fd795, {%r426, %r425};

BB38_109:
	setp.eq.f64	%p132, %fd87, 0d0000000000000000;
	setp.eq.f64	%p133, %fd75, 0d3FF0000000000000;
	or.pred  	%p134, %p133, %p132;
	selp.f64	%fd798, 0d3FF0000000000000, %fd795, %p134;

BB38_111:
	add.f64 	%fd483, %fd798, 0dBFF0000000000000;
	mul.f64 	%fd799, %fd483, 0d4059000000000000;

BB38_112:
	setp.eq.s32	%p135, %r1, 0;
	@%p135 bra 	BB38_132;
	bra.uni 	BB38_113;

BB38_132:
	fma.rn.f64 	%fd807, %fd305, %fd80, 0d3FF0000000000000;
	bra.uni 	BB38_133;

BB38_113:
	setp.eq.s32	%p136, %r1, 1;
	@%p136 bra 	BB38_118;
	bra.uni 	BB38_114;

BB38_118:
	mul.f64 	%fd109, %fd313, %fd80;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd109;
	}
	bfe.u32 	%r444, %r79, 20, 11;
	add.s32 	%r445, %r444, -1012;
	mov.b64 	 %rd27, %fd109;
	shl.b64 	%rd8, %rd27, %r445;
	setp.eq.s64	%p141, %rd8, -9223372036854775808;
	abs.f64 	%fd110, %fd76;
	// Callseq Start 144
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd110;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd109;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd806, [retval0+0];
	
	//{
	}// Callseq End 144
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd76;
	}
	setp.lt.s32	%p142, %r80, 0;
	and.pred  	%p5, %p142, %p141;
	@!%p5 bra 	BB38_120;
	bra.uni 	BB38_119;

BB38_119:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r446}, %fd806;
	}
	xor.b32  	%r447, %r446, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r448, %temp}, %fd806;
	}
	mov.b64 	%fd806, {%r448, %r447};

BB38_120:
	mov.f64 	%fd805, %fd806;
	setp.eq.f64	%p143, %fd76, 0d0000000000000000;
	@%p143 bra 	BB38_123;
	bra.uni 	BB38_121;

BB38_123:
	selp.b32	%r449, %r80, 0, %p141;
	or.b32  	%r450, %r449, 2146435072;
	setp.lt.s32	%p147, %r79, 0;
	selp.b32	%r451, %r450, %r449, %p147;
	mov.u32 	%r452, 0;
	mov.b64 	%fd805, {%r452, %r451};
	bra.uni 	BB38_124;

BB38_114:
	mov.f64 	%fd807, 0d0000000000000000;
	setp.ne.s32	%p137, %r1, 2;
	@%p137 bra 	BB38_133;

	mul.f64 	%fd105, %fd305, %fd80;
	mov.f64 	%fd485, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd486, %fd105, %fd485;
	mov.f64 	%fd487, 0d4338000000000000;
	add.rn.f64 	%fd488, %fd486, %fd487;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r76, %temp}, %fd488;
	}
	mov.f64 	%fd489, 0dC338000000000000;
	add.rn.f64 	%fd490, %fd488, %fd489;
	mov.f64 	%fd491, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd492, %fd490, %fd491, %fd105;
	mov.f64 	%fd493, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd494, %fd490, %fd493, %fd492;
	mov.f64 	%fd495, 0d3E928AF3FCA213EA;
	mov.f64 	%fd496, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd497, %fd496, %fd494, %fd495;
	mov.f64 	%fd498, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd499, %fd497, %fd494, %fd498;
	mov.f64 	%fd500, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd501, %fd499, %fd494, %fd500;
	mov.f64 	%fd502, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd503, %fd501, %fd494, %fd502;
	mov.f64 	%fd504, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd505, %fd503, %fd494, %fd504;
	mov.f64 	%fd506, 0d3F81111111122322;
	fma.rn.f64 	%fd507, %fd505, %fd494, %fd506;
	mov.f64 	%fd508, 0d3FA55555555502A1;
	fma.rn.f64 	%fd509, %fd507, %fd494, %fd508;
	mov.f64 	%fd510, 0d3FC5555555555511;
	fma.rn.f64 	%fd511, %fd509, %fd494, %fd510;
	mov.f64 	%fd512, 0d3FE000000000000B;
	fma.rn.f64 	%fd513, %fd511, %fd494, %fd512;
	mov.f64 	%fd514, 0d3FF0000000000000;
	fma.rn.f64 	%fd515, %fd513, %fd494, %fd514;
	fma.rn.f64 	%fd516, %fd515, %fd494, %fd514;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd516;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd516;
	}
	shl.b32 	%r432, %r76, 20;
	add.s32 	%r433, %r78, %r432;
	mov.b64 	%fd807, {%r77, %r433};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r434}, %fd105;
	}
	mov.b32 	 %f15, %r434;
	abs.f32 	%f5, %f15;
	setp.lt.f32	%p138, %f5, 0f4086232B;
	@%p138 bra 	BB38_133;

	setp.lt.f64	%p139, %fd105, 0d0000000000000000;
	add.f64 	%fd517, %fd105, 0d7FF0000000000000;
	selp.f64	%fd807, 0d0000000000000000, %fd517, %p139;
	setp.geu.f32	%p140, %f5, 0f40874800;
	@%p140 bra 	BB38_133;

	shr.u32 	%r435, %r76, 31;
	add.s32 	%r436, %r76, %r435;
	shr.s32 	%r437, %r436, 1;
	shl.b32 	%r438, %r437, 20;
	add.s32 	%r439, %r438, %r78;
	mov.b64 	%fd518, {%r77, %r439};
	sub.s32 	%r440, %r76, %r437;
	shl.b32 	%r441, %r440, 20;
	add.s32 	%r442, %r441, 1072693248;
	mov.u32 	%r443, 0;
	mov.b64 	%fd519, {%r443, %r442};
	mul.f64 	%fd807, %fd518, %fd519;
	bra.uni 	BB38_133;

BB38_121:
	setp.gt.s32	%p144, %r80, -1;
	@%p144 bra 	BB38_124;

	cvt.rzi.f64.f64	%fd520, %fd109;
	setp.neu.f64	%p145, %fd520, %fd109;
	selp.f64	%fd805, 0dFFF8000000000000, %fd805, %p145;

BB38_124:
	mov.f64 	%fd116, %fd805;
	add.f64 	%fd117, %fd109, %fd76;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r453}, %fd117;
	}
	and.b32  	%r454, %r453, 2146435072;
	setp.ne.s32	%p148, %r454, 2146435072;
	mov.f64 	%fd804, %fd116;
	@%p148 bra 	BB38_131;

	setp.gtu.f64	%p149, %fd110, 0d7FF0000000000000;
	mov.f64 	%fd804, %fd117;
	@%p149 bra 	BB38_131;

	abs.f64 	%fd118, %fd109;
	setp.gtu.f64	%p150, %fd118, 0d7FF0000000000000;
	mov.f64 	%fd803, %fd117;
	mov.f64 	%fd804, %fd803;
	@%p150 bra 	BB38_131;

	setp.eq.f64	%p151, %fd118, 0d7FF0000000000000;
	@%p151 bra 	BB38_130;
	bra.uni 	BB38_128;

BB38_130:
	setp.eq.f64	%p153, %fd76, 0dBFF0000000000000;
	setp.gt.f64	%p154, %fd110, 0d3FF0000000000000;
	selp.b32	%r461, 2146435072, 0, %p154;
	xor.b32  	%r462, %r461, 2146435072;
	setp.lt.s32	%p155, %r79, 0;
	selp.b32	%r463, %r462, %r461, %p155;
	selp.b32	%r464, 1072693248, %r463, %p153;
	mov.u32 	%r465, 0;
	mov.b64 	%fd804, {%r465, %r464};
	bra.uni 	BB38_131;

BB38_128:
	setp.neu.f64	%p152, %fd110, 0d7FF0000000000000;
	mov.f64 	%fd804, %fd116;
	@%p152 bra 	BB38_131;

	shr.s32 	%r455, %r79, 31;
	and.b32  	%r456, %r455, -2146435072;
	add.s32 	%r457, %r456, 2146435072;
	or.b32  	%r458, %r457, -2147483648;
	selp.b32	%r459, %r458, %r457, %p5;
	mov.u32 	%r460, 0;
	mov.b64 	%fd804, {%r460, %r459};

BB38_131:
	setp.eq.f64	%p156, %fd109, 0d0000000000000000;
	setp.eq.f64	%p157, %fd76, 0d3FF0000000000000;
	or.pred  	%p158, %p157, %p156;
	selp.f64	%fd807, 0d3FF0000000000000, %fd804, %p158;

BB38_133:
	rcp.rn.f64 	%fd125, %fd807;
	mul.f64 	%fd126, %fd799, %fd125;
	mul.f64 	%fd521, %fd125, %fd126;
	mul.f64 	%fd809, %fd80, %fd521;
	sub.f64 	%fd522, %fd810, %fd809;
	selp.f64	%fd808, %fd522, %fd810, %p135;
	setp.ne.s32	%p160, %r1, 1;
	@%p160 bra 	BB38_135;

	mul.f64 	%fd523, %fd80, %fd799;
	mul.f64 	%fd524, %fd523, %fd125;
	div.rn.f64 	%fd525, %fd524, %fd76;
	sub.f64 	%fd808, %fd808, %fd525;

BB38_135:
	add.f64 	%fd811, %fd811, %fd126;
	mul.f64 	%fd526, %fd80, %fd126;
	sub.f64 	%fd527, %fd808, %fd526;
	setp.eq.s32	%p161, %r1, 2;
	selp.f64	%fd810, %fd527, %fd808, %p161;
	setp.ne.s32	%p162, %r1, 3;
	@%p162 bra 	BB38_139;

	setp.le.f64	%p163, %fd80, %fd77;
	@%p163 bra 	BB38_138;

	mul.f64 	%fd528, %fd80, %fd799;
	mul.f64 	%fd529, %fd528, %fd125;
	div.rn.f64 	%fd809, %fd529, %fd76;

BB38_138:
	sub.f64 	%fd810, %fd810, %fd809;

BB38_139:
	add.s32 	%r755, %r755, 1;
	setp.lt.s32	%p164, %r755, %r189;
	@%p164 bra 	BB38_82;

BB38_140:
	mov.f64 	%fd832, 0d0000000000000000;
	setp.eq.f64	%p165, %fd811, 0d0000000000000000;
	@%p165 bra 	BB38_142;

	neg.f64 	%fd531, %fd810;
	div.rn.f64 	%fd832, %fd531, %fd811;

BB38_142:
	mov.f64 	%fd830, %fd832;
	ld.param.u32 	%r745, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0+44];
	mov.f64 	%fd885, %fd305;
	setp.ge.s32	%p166, %r745, %r173;
	@%p166 bra 	BB38_292;

	ld.param.f64 	%fd763, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0+16];
	ld.param.f64 	%fd762, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0+8];
	ld.param.f64 	%fd761, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0+24];
	ld.param.u32 	%r746, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0+44];
	sub.f64 	%fd839, %fd312, %fd790;
	mov.u32 	%r470, 30;
	sub.s32 	%r82, %r470, %r182;
	div.rn.f64 	%fd532, %fd315, %fd316;
	add.f64 	%fd144, %fd532, 0d3FF0000000000000;
	rcp.rn.f64 	%fd145, %fd313;
	mov.f64 	%fd885, %fd305;
	mov.u32 	%r758, %r746;
	setp.lt.f64	%p167, %fd761, 0d0000000000000000;
	selp.f64	%fd812, %fd762, %fd763, %p167;
	selp.f64	%fd813, %fd763, %fd762, %p167;
	sub.f64 	%fd817, %fd763, %fd762;
	mov.f64 	%fd818, %fd817;

BB38_144:
	mov.u32 	%r798, %r799;
	mov.u32 	%r788, %r789;
	mov.u32 	%r778, %r779;
	mov.u32 	%r768, %r769;
	mov.f64 	%fd152, %fd817;
	mov.f64 	%fd817, %fd818;
	add.s32 	%r758, %r758, 1;
	sub.f64 	%fd533, %fd885, %fd813;
	mul.f64 	%fd534, %fd830, %fd533;
	sub.f64 	%fd535, %fd534, %fd839;
	sub.f64 	%fd536, %fd885, %fd812;
	mul.f64 	%fd537, %fd830, %fd536;
	sub.f64 	%fd538, %fd537, %fd839;
	mul.f64 	%fd539, %fd535, %fd538;
	setp.gt.f64	%p168, %fd539, 0d0000000000000000;
	@%p168 bra 	BB38_147;

	add.f64 	%fd540, %fd839, %fd839;
	abs.f64 	%fd541, %fd540;
	mul.f64 	%fd542, %fd830, %fd152;
	abs.f64 	%fd543, %fd542;
	setp.gt.f64	%p169, %fd541, %fd543;
	@%p169 bra 	BB38_147;
	bra.uni 	BB38_146;

BB38_147:
	sub.f64 	%fd544, %fd813, %fd812;
	mul.f64 	%fd819, %fd544, 0d3FE0000000000000;
	add.f64 	%fd885, %fd812, %fd819;
	bra.uni 	BB38_148;

BB38_146:
	div.rn.f64 	%fd819, %fd839, %fd830;
	sub.f64 	%fd885, %fd885, %fd819;

BB38_148:
	mov.f64 	%fd818, %fd819;
	ld.param.f64 	%fd764, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_2];
	abs.f64 	%fd545, %fd818;
	setp.lt.f64	%p170, %fd545, %fd764;
	@%p170 bra 	BB38_292;

	mov.f64 	%fd546, 0d0000000000000000;
	mov.f64 	%fd836, %fd546;
	@%p11 bra 	BB38_229;

	div.rn.f64 	%fd549, %fd885, %fd313;
	add.f64 	%fd163, %fd549, 0d3FF0000000000000;
	mov.f64 	%fd837, 0d0000000000000000;
	mov.f64 	%fd840, 0d3FF0000000000000;
	mov.u16 	%rs25, 1;
	mov.u32 	%r759, 0;
	mov.u32 	%r766, %r768;
	mov.u32 	%r776, %r778;
	mov.u32 	%r786, %r788;
	mov.u32 	%r796, %r798;

BB38_151:
	mov.u32 	%r790, %r796;
	mov.u32 	%r95, %r790;
	mov.u32 	%r780, %r786;
	mov.u32 	%r94, %r780;
	mov.u32 	%r770, %r776;
	mov.u32 	%r93, %r770;
	mov.u32 	%r760, %r766;
	mov.u32 	%r92, %r760;
	mov.f64 	%fd827, %fd837;
	mov.f64 	%fd838, %fd827;
	mul.wide.s32 	%rd28, %r759, 56;
	add.s64 	%rd29, %rd18, %rd28;
	add.s64 	%rd10, %rd29, 12;
	ld.u32 	%r476, [%rd29+12];
	setp.gt.s32	%p172, %r180, %r476;
	mov.u32 	%r767, %r92;
	mov.u32 	%r777, %r93;
	mov.u32 	%r787, %r94;
	mov.u32 	%r797, %r95;
	@%p172 bra 	BB38_228;

	ld.v2.u32 	{%r477, %r478}, [%rd10+-4];
	mov.u32 	%r99, %r478;
	mov.u32 	%r98, %r477;
	ld.v2.u32 	{%r479, %r480}, [%rd10+-12];
	mov.u32 	%r97, %r480;
	mov.u32 	%r96, %r479;
	ld.f64 	%fd849, [%rd10+36];
	setp.neu.f64	%p173, %fd849, 0dBFF0000000000000;
	@%p173 bra 	BB38_178;

	setp.eq.s32	%p174, %r188, 0;
	ld.v2.u32 	{%r481, %r482}, [%rd10+12];
	ld.v2.u32 	{%r483, %r484}, [%rd10+4];
	ld.v2.u32 	{%r485, %r486}, [%rd10+28];
	ld.v2.u32 	{%r487, %r488}, [%rd10+20];
	@%p174 bra 	BB38_155;
	bra.uni 	BB38_154;

BB38_155:
	setp.lt.s32	%p175, %r484, 30;
	setp.eq.s32	%p176, %r488, 31;
	and.pred  	%p177, %p176, %p175;
	selp.b32	%r489, 1, %r488, %p177;
	selp.u32	%r490, 1, 0, %p177;
	sub.s32 	%r491, %r485, %r481;
	sub.s32 	%r492, %r487, %r483;
	add.s32 	%r493, %r492, %r490;
	mul.lo.s32 	%r494, %r493, 30;
	sub.s32 	%r496, %r470, %r484;
	mov.u32 	%r497, 0;
	max.s32 	%r498, %r497, %r496;
	min.s32 	%r499, %r470, %r489;
	mad.lo.s32 	%r500, %r491, 360, %r494;
	add.s32 	%r501, %r500, %r498;
	add.s32 	%r502, %r501, %r499;
	add.s32 	%r800, %r502, -30;
	bra.uni 	BB38_156;

BB38_154:
	sub.s32 	%r800, %r486, %r482;

BB38_156:
	cvt.rn.f64.s32	%fd550, %r800;
	div.rn.f64 	%fd167, %fd550, 0d4076800000000000;
	setp.eq.s32	%p178, %r2, 0;
	@%p178 bra 	BB38_176;
	bra.uni 	BB38_157;

BB38_176:
	fma.rn.f64 	%fd848, %fd315, %fd167, 0d3FF0000000000000;
	bra.uni 	BB38_177;

BB38_157:
	setp.eq.s32	%p179, %r2, 1;
	@%p179 bra 	BB38_162;
	bra.uni 	BB38_158;

BB38_162:
	mul.f64 	%fd172, %fd316, %fd167;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd172;
	}
	bfe.u32 	%r515, %r114, 20, 11;
	add.s32 	%r516, %r515, -1012;
	mov.b64 	 %rd30, %fd172;
	shl.b64 	%rd11, %rd30, %r516;
	setp.eq.s64	%p184, %rd11, -9223372036854775808;
	abs.f64 	%fd173, %fd144;
	// Callseq Start 145
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd173;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd172;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd847, [retval0+0];
	
	//{
	}// Callseq End 145
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd144;
	}
	setp.lt.s32	%p185, %r115, 0;
	and.pred  	%p6, %p185, %p184;
	@!%p6 bra 	BB38_164;
	bra.uni 	BB38_163;

BB38_163:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r517}, %fd847;
	}
	xor.b32  	%r518, %r517, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r519, %temp}, %fd847;
	}
	mov.b64 	%fd847, {%r519, %r518};

BB38_164:
	mov.f64 	%fd846, %fd847;
	setp.eq.f64	%p186, %fd144, 0d0000000000000000;
	@%p186 bra 	BB38_167;
	bra.uni 	BB38_165;

BB38_167:
	selp.b32	%r520, %r115, 0, %p184;
	or.b32  	%r521, %r520, 2146435072;
	setp.lt.s32	%p190, %r114, 0;
	selp.b32	%r522, %r521, %r520, %p190;
	mov.u32 	%r523, 0;
	mov.b64 	%fd846, {%r523, %r522};
	bra.uni 	BB38_168;

BB38_158:
	mov.f64 	%fd848, 0d0000000000000000;
	setp.ne.s32	%p180, %r2, 2;
	@%p180 bra 	BB38_177;

	mul.f64 	%fd168, %fd315, %fd167;
	mov.f64 	%fd552, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd553, %fd168, %fd552;
	mov.f64 	%fd554, 0d4338000000000000;
	add.rn.f64 	%fd555, %fd553, %fd554;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r111, %temp}, %fd555;
	}
	mov.f64 	%fd556, 0dC338000000000000;
	add.rn.f64 	%fd557, %fd555, %fd556;
	mov.f64 	%fd558, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd559, %fd557, %fd558, %fd168;
	mov.f64 	%fd560, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd561, %fd557, %fd560, %fd559;
	mov.f64 	%fd562, 0d3E928AF3FCA213EA;
	mov.f64 	%fd563, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd564, %fd563, %fd561, %fd562;
	mov.f64 	%fd565, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd566, %fd564, %fd561, %fd565;
	mov.f64 	%fd567, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd568, %fd566, %fd561, %fd567;
	mov.f64 	%fd569, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd570, %fd568, %fd561, %fd569;
	mov.f64 	%fd571, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd572, %fd570, %fd561, %fd571;
	mov.f64 	%fd573, 0d3F81111111122322;
	fma.rn.f64 	%fd574, %fd572, %fd561, %fd573;
	mov.f64 	%fd575, 0d3FA55555555502A1;
	fma.rn.f64 	%fd576, %fd574, %fd561, %fd575;
	mov.f64 	%fd577, 0d3FC5555555555511;
	fma.rn.f64 	%fd578, %fd576, %fd561, %fd577;
	mov.f64 	%fd579, 0d3FE000000000000B;
	fma.rn.f64 	%fd580, %fd578, %fd561, %fd579;
	mov.f64 	%fd581, 0d3FF0000000000000;
	fma.rn.f64 	%fd582, %fd580, %fd561, %fd581;
	fma.rn.f64 	%fd583, %fd582, %fd561, %fd581;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r112, %temp}, %fd583;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd583;
	}
	shl.b32 	%r503, %r111, 20;
	add.s32 	%r504, %r113, %r503;
	mov.b64 	%fd848, {%r112, %r504};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r505}, %fd168;
	}
	mov.b32 	 %f16, %r505;
	abs.f32 	%f6, %f16;
	setp.lt.f32	%p181, %f6, 0f4086232B;
	@%p181 bra 	BB38_177;

	setp.lt.f64	%p182, %fd168, 0d0000000000000000;
	add.f64 	%fd584, %fd168, 0d7FF0000000000000;
	selp.f64	%fd848, 0d0000000000000000, %fd584, %p182;
	setp.geu.f32	%p183, %f6, 0f40874800;
	@%p183 bra 	BB38_177;

	shr.u32 	%r506, %r111, 31;
	add.s32 	%r507, %r111, %r506;
	shr.s32 	%r508, %r507, 1;
	shl.b32 	%r509, %r508, 20;
	add.s32 	%r510, %r509, %r113;
	mov.b64 	%fd585, {%r112, %r510};
	sub.s32 	%r511, %r111, %r508;
	shl.b32 	%r512, %r511, 20;
	add.s32 	%r513, %r512, 1072693248;
	mov.u32 	%r514, 0;
	mov.b64 	%fd586, {%r514, %r513};
	mul.f64 	%fd848, %fd585, %fd586;
	bra.uni 	BB38_177;

BB38_165:
	setp.gt.s32	%p187, %r115, -1;
	@%p187 bra 	BB38_168;

	cvt.rzi.f64.f64	%fd587, %fd172;
	setp.neu.f64	%p188, %fd587, %fd172;
	selp.f64	%fd846, 0dFFF8000000000000, %fd846, %p188;

BB38_168:
	mov.f64 	%fd179, %fd846;
	add.f64 	%fd180, %fd172, %fd144;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r524}, %fd180;
	}
	and.b32  	%r525, %r524, 2146435072;
	setp.ne.s32	%p191, %r525, 2146435072;
	mov.f64 	%fd845, %fd179;
	@%p191 bra 	BB38_175;

	setp.gtu.f64	%p192, %fd173, 0d7FF0000000000000;
	mov.f64 	%fd845, %fd180;
	@%p192 bra 	BB38_175;

	abs.f64 	%fd181, %fd172;
	setp.gtu.f64	%p193, %fd181, 0d7FF0000000000000;
	mov.f64 	%fd844, %fd180;
	mov.f64 	%fd845, %fd844;
	@%p193 bra 	BB38_175;

	setp.eq.f64	%p194, %fd181, 0d7FF0000000000000;
	@%p194 bra 	BB38_174;
	bra.uni 	BB38_172;

BB38_174:
	setp.eq.f64	%p196, %fd144, 0dBFF0000000000000;
	setp.gt.f64	%p197, %fd173, 0d3FF0000000000000;
	selp.b32	%r532, 2146435072, 0, %p197;
	xor.b32  	%r533, %r532, 2146435072;
	setp.lt.s32	%p198, %r114, 0;
	selp.b32	%r534, %r533, %r532, %p198;
	selp.b32	%r535, 1072693248, %r534, %p196;
	mov.u32 	%r536, 0;
	mov.b64 	%fd845, {%r536, %r535};
	bra.uni 	BB38_175;

BB38_172:
	setp.neu.f64	%p195, %fd173, 0d7FF0000000000000;
	mov.f64 	%fd845, %fd179;
	@%p195 bra 	BB38_175;

	shr.s32 	%r526, %r114, 31;
	and.b32  	%r527, %r526, -2146435072;
	add.s32 	%r528, %r527, 2146435072;
	or.b32  	%r529, %r528, -2147483648;
	selp.b32	%r530, %r529, %r528, %p6;
	mov.u32 	%r531, 0;
	mov.b64 	%fd845, {%r531, %r530};

BB38_175:
	setp.eq.f64	%p199, %fd172, 0d0000000000000000;
	setp.eq.f64	%p200, %fd144, 0d3FF0000000000000;
	or.pred  	%p201, %p200, %p199;
	selp.f64	%fd848, 0d3FF0000000000000, %fd845, %p201;

BB38_177:
	add.f64 	%fd588, %fd848, 0dBFF0000000000000;
	mul.f64 	%fd849, %fd588, 0d4059000000000000;

BB38_178:
	and.b16  	%rs22, %rs25, 255;
	setp.eq.s16	%p202, %rs22, 0;
	@%p202 bra 	BB38_203;
	bra.uni 	BB38_179;

BB38_203:
	setp.eq.s32	%p231, %r175, 0;
	@%p231 bra 	BB38_205;
	bra.uni 	BB38_204;

BB38_205:
	setp.lt.s32	%p232, %r93, 30;
	setp.eq.s32	%p233, %r480, 31;
	and.pred  	%p234, %p233, %p232;
	selp.b32	%r584, 1, %r480, %p234;
	selp.u32	%r585, 1, 0, %p234;
	sub.s32 	%r586, %r477, %r94;
	sub.s32 	%r587, %r479, %r92;
	add.s32 	%r588, %r587, %r585;
	mul.lo.s32 	%r589, %r588, 30;
	sub.s32 	%r591, %r470, %r93;
	mov.u32 	%r592, 0;
	max.s32 	%r593, %r592, %r591;
	min.s32 	%r594, %r470, %r584;
	mad.lo.s32 	%r595, %r586, 360, %r589;
	add.s32 	%r596, %r595, %r593;
	add.s32 	%r597, %r596, %r594;
	add.s32 	%r802, %r597, -30;
	bra.uni 	BB38_206;

BB38_179:
	setp.eq.s32	%p203, %r175, 0;
	@%p203 bra 	BB38_181;
	bra.uni 	BB38_180;

BB38_181:
	setp.lt.s32	%p204, %r182, 30;
	setp.eq.s32	%p205, %r480, 31;
	and.pred  	%p206, %p205, %p204;
	selp.b32	%r537, 1, %r480, %p206;
	selp.u32	%r538, 1, 0, %p206;
	sub.s32 	%r539, %r477, %r183;
	sub.s32 	%r540, %r479, %r181;
	add.s32 	%r541, %r540, %r538;
	mul.lo.s32 	%r542, %r541, 30;
	min.s32 	%r544, %r470, %r537;
	mad.lo.s32 	%r545, %r539, 360, %r542;
	mov.u32 	%r546, 0;
	max.s32 	%r547, %r546, %r82;
	add.s32 	%r548, %r545, %r547;
	add.s32 	%r549, %r548, %r544;
	add.s32 	%r801, %r549, -30;
	bra.uni 	BB38_182;

BB38_204:
	sub.s32 	%r802, %r478, %r95;

BB38_206:
	cvt.rn.f64.s32	%fd627, %r802;
	div.rn.f64 	%fd210, %fd627, 0d4076800000000000;
	setp.eq.s32	%p235, %r1, 0;
	@%p235 bra 	BB38_226;
	bra.uni 	BB38_207;

BB38_226:
	fma.rn.f64 	%fd864, %fd885, %fd210, 0d3FF0000000000000;
	bra.uni 	BB38_227;

BB38_180:
	sub.s32 	%r801, %r478, %r184;

BB38_182:
	cvt.rn.f64.s32	%fd589, %r801;
	div.rn.f64 	%fd190, %fd589, 0d4076800000000000;
	setp.eq.s32	%p207, %r1, 0;
	@%p207 bra 	BB38_202;
	bra.uni 	BB38_183;

BB38_202:
	fma.rn.f64 	%fd864, %fd885, %fd190, 0d3FF0000000000000;
	bra.uni 	BB38_227;

BB38_207:
	setp.eq.s32	%p236, %r1, 1;
	@%p236 bra 	BB38_212;
	bra.uni 	BB38_208;

BB38_212:
	mul.f64 	%fd215, %fd313, %fd210;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r131}, %fd215;
	}
	bfe.u32 	%r610, %r131, 20, 11;
	add.s32 	%r611, %r610, -1012;
	mov.b64 	 %rd32, %fd215;
	shl.b64 	%rd13, %rd32, %r611;
	setp.eq.s64	%p241, %rd13, -9223372036854775808;
	abs.f64 	%fd216, %fd163;
	// Callseq Start 147
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd216;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd863, [retval0+0];
	
	//{
	}// Callseq End 147
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r132}, %fd163;
	}
	setp.lt.s32	%p242, %r132, 0;
	and.pred  	%p8, %p242, %p241;
	@!%p8 bra 	BB38_214;
	bra.uni 	BB38_213;

BB38_213:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r612}, %fd863;
	}
	xor.b32  	%r613, %r612, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r614, %temp}, %fd863;
	}
	mov.b64 	%fd863, {%r614, %r613};

BB38_214:
	mov.f64 	%fd862, %fd863;
	setp.eq.f64	%p243, %fd163, 0d0000000000000000;
	@%p243 bra 	BB38_217;
	bra.uni 	BB38_215;

BB38_217:
	selp.b32	%r615, %r132, 0, %p241;
	or.b32  	%r616, %r615, 2146435072;
	setp.lt.s32	%p247, %r131, 0;
	selp.b32	%r617, %r616, %r615, %p247;
	mov.u32 	%r618, 0;
	mov.b64 	%fd862, {%r618, %r617};
	bra.uni 	BB38_218;

BB38_183:
	setp.eq.s32	%p208, %r1, 1;
	@%p208 bra 	BB38_188;
	bra.uni 	BB38_184;

BB38_188:
	mul.f64 	%fd195, %fd313, %fd190;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r123}, %fd195;
	}
	bfe.u32 	%r562, %r123, 20, 11;
	add.s32 	%r563, %r562, -1012;
	mov.b64 	 %rd31, %fd195;
	shl.b64 	%rd12, %rd31, %r563;
	setp.eq.s64	%p213, %rd12, -9223372036854775808;
	abs.f64 	%fd196, %fd163;
	// Callseq Start 146
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd196;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd195;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd856, [retval0+0];
	
	//{
	}// Callseq End 146
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd163;
	}
	setp.lt.s32	%p214, %r124, 0;
	and.pred  	%p7, %p214, %p213;
	@!%p7 bra 	BB38_190;
	bra.uni 	BB38_189;

BB38_189:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r564}, %fd856;
	}
	xor.b32  	%r565, %r564, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r566, %temp}, %fd856;
	}
	mov.b64 	%fd856, {%r566, %r565};

BB38_190:
	mov.f64 	%fd855, %fd856;
	setp.eq.f64	%p215, %fd163, 0d0000000000000000;
	@%p215 bra 	BB38_193;
	bra.uni 	BB38_191;

BB38_193:
	selp.b32	%r567, %r124, 0, %p213;
	or.b32  	%r568, %r567, 2146435072;
	setp.lt.s32	%p219, %r123, 0;
	selp.b32	%r569, %r568, %r567, %p219;
	mov.u32 	%r570, 0;
	mov.b64 	%fd855, {%r570, %r569};
	bra.uni 	BB38_194;

BB38_208:
	mov.f64 	%fd864, 0d0000000000000000;
	setp.ne.s32	%p237, %r1, 2;
	@%p237 bra 	BB38_227;

	mul.f64 	%fd211, %fd885, %fd210;
	mov.f64 	%fd629, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd630, %fd211, %fd629;
	mov.f64 	%fd631, 0d4338000000000000;
	add.rn.f64 	%fd632, %fd630, %fd631;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r128, %temp}, %fd632;
	}
	mov.f64 	%fd633, 0dC338000000000000;
	add.rn.f64 	%fd634, %fd632, %fd633;
	mov.f64 	%fd635, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd636, %fd634, %fd635, %fd211;
	mov.f64 	%fd637, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd638, %fd634, %fd637, %fd636;
	mov.f64 	%fd639, 0d3E928AF3FCA213EA;
	mov.f64 	%fd640, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd641, %fd640, %fd638, %fd639;
	mov.f64 	%fd642, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd643, %fd641, %fd638, %fd642;
	mov.f64 	%fd644, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd645, %fd643, %fd638, %fd644;
	mov.f64 	%fd646, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd647, %fd645, %fd638, %fd646;
	mov.f64 	%fd648, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd649, %fd647, %fd638, %fd648;
	mov.f64 	%fd650, 0d3F81111111122322;
	fma.rn.f64 	%fd651, %fd649, %fd638, %fd650;
	mov.f64 	%fd652, 0d3FA55555555502A1;
	fma.rn.f64 	%fd653, %fd651, %fd638, %fd652;
	mov.f64 	%fd654, 0d3FC5555555555511;
	fma.rn.f64 	%fd655, %fd653, %fd638, %fd654;
	mov.f64 	%fd656, 0d3FE000000000000B;
	fma.rn.f64 	%fd657, %fd655, %fd638, %fd656;
	mov.f64 	%fd658, 0d3FF0000000000000;
	fma.rn.f64 	%fd659, %fd657, %fd638, %fd658;
	fma.rn.f64 	%fd660, %fd659, %fd638, %fd658;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r129, %temp}, %fd660;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r130}, %fd660;
	}
	shl.b32 	%r598, %r128, 20;
	add.s32 	%r599, %r130, %r598;
	mov.b64 	%fd864, {%r129, %r599};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r600}, %fd211;
	}
	mov.b32 	 %f18, %r600;
	abs.f32 	%f8, %f18;
	setp.lt.f32	%p238, %f8, 0f4086232B;
	@%p238 bra 	BB38_227;

	setp.lt.f64	%p239, %fd211, 0d0000000000000000;
	add.f64 	%fd661, %fd211, 0d7FF0000000000000;
	selp.f64	%fd864, 0d0000000000000000, %fd661, %p239;
	setp.geu.f32	%p240, %f8, 0f40874800;
	@%p240 bra 	BB38_227;

	shr.u32 	%r601, %r128, 31;
	add.s32 	%r602, %r128, %r601;
	shr.s32 	%r603, %r602, 1;
	shl.b32 	%r604, %r603, 20;
	add.s32 	%r605, %r604, %r130;
	mov.b64 	%fd662, {%r129, %r605};
	sub.s32 	%r606, %r128, %r603;
	shl.b32 	%r607, %r606, 20;
	add.s32 	%r608, %r607, 1072693248;
	mov.u32 	%r609, 0;
	mov.b64 	%fd663, {%r609, %r608};
	mul.f64 	%fd864, %fd662, %fd663;
	bra.uni 	BB38_227;

BB38_184:
	mov.f64 	%fd864, 0d0000000000000000;
	setp.ne.s32	%p209, %r1, 2;
	@%p209 bra 	BB38_227;

	mul.f64 	%fd191, %fd885, %fd190;
	mov.f64 	%fd591, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd592, %fd191, %fd591;
	mov.f64 	%fd593, 0d4338000000000000;
	add.rn.f64 	%fd594, %fd592, %fd593;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r120, %temp}, %fd594;
	}
	mov.f64 	%fd595, 0dC338000000000000;
	add.rn.f64 	%fd596, %fd594, %fd595;
	mov.f64 	%fd597, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd598, %fd596, %fd597, %fd191;
	mov.f64 	%fd599, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd600, %fd596, %fd599, %fd598;
	mov.f64 	%fd601, 0d3E928AF3FCA213EA;
	mov.f64 	%fd602, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd603, %fd602, %fd600, %fd601;
	mov.f64 	%fd604, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd605, %fd603, %fd600, %fd604;
	mov.f64 	%fd606, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd607, %fd605, %fd600, %fd606;
	mov.f64 	%fd608, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd609, %fd607, %fd600, %fd608;
	mov.f64 	%fd610, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd611, %fd609, %fd600, %fd610;
	mov.f64 	%fd612, 0d3F81111111122322;
	fma.rn.f64 	%fd613, %fd611, %fd600, %fd612;
	mov.f64 	%fd614, 0d3FA55555555502A1;
	fma.rn.f64 	%fd615, %fd613, %fd600, %fd614;
	mov.f64 	%fd616, 0d3FC5555555555511;
	fma.rn.f64 	%fd617, %fd615, %fd600, %fd616;
	mov.f64 	%fd618, 0d3FE000000000000B;
	fma.rn.f64 	%fd619, %fd617, %fd600, %fd618;
	mov.f64 	%fd620, 0d3FF0000000000000;
	fma.rn.f64 	%fd621, %fd619, %fd600, %fd620;
	fma.rn.f64 	%fd622, %fd621, %fd600, %fd620;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd622;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r122}, %fd622;
	}
	shl.b32 	%r550, %r120, 20;
	add.s32 	%r551, %r122, %r550;
	mov.b64 	%fd864, {%r121, %r551};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r552}, %fd191;
	}
	mov.b32 	 %f17, %r552;
	abs.f32 	%f7, %f17;
	setp.lt.f32	%p210, %f7, 0f4086232B;
	@%p210 bra 	BB38_227;

	setp.lt.f64	%p211, %fd191, 0d0000000000000000;
	add.f64 	%fd623, %fd191, 0d7FF0000000000000;
	selp.f64	%fd864, 0d0000000000000000, %fd623, %p211;
	setp.geu.f32	%p212, %f7, 0f40874800;
	@%p212 bra 	BB38_227;

	shr.u32 	%r553, %r120, 31;
	add.s32 	%r554, %r120, %r553;
	shr.s32 	%r555, %r554, 1;
	shl.b32 	%r556, %r555, 20;
	add.s32 	%r557, %r556, %r122;
	mov.b64 	%fd624, {%r121, %r557};
	sub.s32 	%r558, %r120, %r555;
	shl.b32 	%r559, %r558, 20;
	add.s32 	%r560, %r559, 1072693248;
	mov.u32 	%r561, 0;
	mov.b64 	%fd625, {%r561, %r560};
	mul.f64 	%fd864, %fd624, %fd625;
	bra.uni 	BB38_227;

BB38_215:
	setp.gt.s32	%p244, %r132, -1;
	@%p244 bra 	BB38_218;

	cvt.rzi.f64.f64	%fd664, %fd215;
	setp.neu.f64	%p245, %fd664, %fd215;
	selp.f64	%fd862, 0dFFF8000000000000, %fd862, %p245;

BB38_218:
	mov.f64 	%fd222, %fd862;
	add.f64 	%fd223, %fd215, %fd163;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r619}, %fd223;
	}
	and.b32  	%r620, %r619, 2146435072;
	setp.ne.s32	%p248, %r620, 2146435072;
	mov.f64 	%fd861, %fd222;
	@%p248 bra 	BB38_225;

	setp.gtu.f64	%p249, %fd216, 0d7FF0000000000000;
	mov.f64 	%fd861, %fd223;
	@%p249 bra 	BB38_225;

	abs.f64 	%fd224, %fd215;
	setp.gtu.f64	%p250, %fd224, 0d7FF0000000000000;
	mov.f64 	%fd860, %fd223;
	mov.f64 	%fd861, %fd860;
	@%p250 bra 	BB38_225;

	setp.eq.f64	%p251, %fd224, 0d7FF0000000000000;
	@%p251 bra 	BB38_224;
	bra.uni 	BB38_222;

BB38_224:
	setp.eq.f64	%p253, %fd163, 0dBFF0000000000000;
	setp.gt.f64	%p254, %fd216, 0d3FF0000000000000;
	selp.b32	%r627, 2146435072, 0, %p254;
	xor.b32  	%r628, %r627, 2146435072;
	setp.lt.s32	%p255, %r131, 0;
	selp.b32	%r629, %r628, %r627, %p255;
	selp.b32	%r630, 1072693248, %r629, %p253;
	mov.u32 	%r631, 0;
	mov.b64 	%fd861, {%r631, %r630};
	bra.uni 	BB38_225;

BB38_191:
	setp.gt.s32	%p216, %r124, -1;
	@%p216 bra 	BB38_194;

	cvt.rzi.f64.f64	%fd626, %fd195;
	setp.neu.f64	%p217, %fd626, %fd195;
	selp.f64	%fd855, 0dFFF8000000000000, %fd855, %p217;

BB38_194:
	mov.f64 	%fd202, %fd855;
	add.f64 	%fd203, %fd195, %fd163;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r571}, %fd203;
	}
	and.b32  	%r572, %r571, 2146435072;
	setp.ne.s32	%p220, %r572, 2146435072;
	mov.f64 	%fd854, %fd202;
	@%p220 bra 	BB38_201;

	setp.gtu.f64	%p221, %fd196, 0d7FF0000000000000;
	mov.f64 	%fd854, %fd203;
	@%p221 bra 	BB38_201;

	abs.f64 	%fd204, %fd195;
	setp.gtu.f64	%p222, %fd204, 0d7FF0000000000000;
	mov.f64 	%fd853, %fd203;
	mov.f64 	%fd854, %fd853;
	@%p222 bra 	BB38_201;

	setp.eq.f64	%p223, %fd204, 0d7FF0000000000000;
	@%p223 bra 	BB38_200;
	bra.uni 	BB38_198;

BB38_200:
	setp.eq.f64	%p225, %fd163, 0dBFF0000000000000;
	setp.gt.f64	%p226, %fd196, 0d3FF0000000000000;
	selp.b32	%r579, 2146435072, 0, %p226;
	xor.b32  	%r580, %r579, 2146435072;
	setp.lt.s32	%p227, %r123, 0;
	selp.b32	%r581, %r580, %r579, %p227;
	selp.b32	%r582, 1072693248, %r581, %p225;
	mov.u32 	%r583, 0;
	mov.b64 	%fd854, {%r583, %r582};
	bra.uni 	BB38_201;

BB38_222:
	setp.neu.f64	%p252, %fd216, 0d7FF0000000000000;
	mov.f64 	%fd861, %fd222;
	@%p252 bra 	BB38_225;

	shr.s32 	%r621, %r131, 31;
	and.b32  	%r622, %r621, -2146435072;
	add.s32 	%r623, %r622, 2146435072;
	or.b32  	%r624, %r623, -2147483648;
	selp.b32	%r625, %r624, %r623, %p8;
	mov.u32 	%r626, 0;
	mov.b64 	%fd861, {%r626, %r625};

BB38_225:
	setp.eq.f64	%p256, %fd215, 0d0000000000000000;
	setp.eq.f64	%p257, %fd163, 0d3FF0000000000000;
	or.pred  	%p258, %p257, %p256;
	selp.f64	%fd864, 0d3FF0000000000000, %fd861, %p258;
	bra.uni 	BB38_227;

BB38_198:
	setp.neu.f64	%p224, %fd196, 0d7FF0000000000000;
	mov.f64 	%fd854, %fd202;
	@%p224 bra 	BB38_201;

	shr.s32 	%r573, %r123, 31;
	and.b32  	%r574, %r573, -2146435072;
	add.s32 	%r575, %r574, 2146435072;
	or.b32  	%r576, %r575, -2147483648;
	selp.b32	%r577, %r576, %r575, %p7;
	mov.u32 	%r578, 0;
	mov.b64 	%fd854, {%r578, %r577};

BB38_201:
	setp.eq.f64	%p228, %fd195, 0d0000000000000000;
	setp.eq.f64	%p229, %fd163, 0d3FF0000000000000;
	or.pred  	%p230, %p229, %p228;
	selp.f64	%fd864, 0d3FF0000000000000, %fd854, %p230;

BB38_227:
	rcp.rn.f64 	%fd665, %fd864;
	mul.f64 	%fd840, %fd840, %fd665;
	fma.rn.f64 	%fd838, %fd849, %fd840, %fd838;
	mov.u16 	%rs25, 0;
	mov.u32 	%r767, %r96;
	mov.u32 	%r777, %r97;
	mov.u32 	%r787, %r98;
	mov.u32 	%r797, %r99;

BB38_228:
	mov.u32 	%r796, %r797;
	mov.u32 	%r786, %r787;
	mov.u32 	%r776, %r777;
	mov.u32 	%r766, %r767;
	mov.f64 	%fd837, %fd838;
	add.s32 	%r759, %r759, 1;
	setp.lt.s32	%p259, %r759, %r189;
	mov.f64 	%fd829, %fd837;
	mov.f64 	%fd836, %fd829;
	mov.u32 	%r768, %r766;
	mov.u32 	%r778, %r776;
	mov.u32 	%r788, %r786;
	mov.u32 	%r798, %r796;
	@%p259 bra 	BB38_151;

BB38_229:
	mov.u32 	%r799, %r798;
	mov.u32 	%r789, %r788;
	mov.u32 	%r779, %r778;
	mov.u32 	%r769, %r768;
	mov.f64 	%fd235, %fd836;
	sub.f64 	%fd839, %fd312, %fd235;
	mov.f64 	%fd884, %fd546;
	mov.f64 	%fd833, %fd546;
	@%p11 bra 	BB38_289;

	div.rn.f64 	%fd670, %fd885, %fd313;
	add.f64 	%fd237, %fd670, 0d3FF0000000000000;
	mov.u32 	%r803, 0;
	mov.f64 	%fd834, 0d0000000000000000;
	mov.f64 	%fd884, %fd834;

BB38_231:
	mov.f64 	%fd824, %fd834;
	mov.f64 	%fd835, %fd824;
	mul.wide.s32 	%rd33, %r803, 56;
	add.s64 	%rd34, %rd18, %rd33;
	add.s64 	%rd15, %rd34, 12;
	ld.u32 	%r633, [%rd34+12];
	setp.gt.s32	%p261, %r180, %r633;
	@%p261 bra 	BB38_288;

	setp.eq.s32	%p262, %r175, 0;
	ld.v2.u32 	{%r634, %r635}, [%rd15+-4];
	ld.v2.u32 	{%r636, %r637}, [%rd15+-12];
	@%p262 bra 	BB38_234;
	bra.uni 	BB38_233;

BB38_234:
	setp.lt.s32	%p263, %r182, 30;
	setp.eq.s32	%p264, %r637, 31;
	and.pred  	%p265, %p264, %p263;
	selp.b32	%r638, 1, %r637, %p265;
	selp.u32	%r639, 1, 0, %p265;
	sub.s32 	%r640, %r634, %r183;
	sub.s32 	%r641, %r636, %r181;
	add.s32 	%r642, %r641, %r639;
	mul.lo.s32 	%r643, %r642, 30;
	min.s32 	%r645, %r470, %r638;
	mad.lo.s32 	%r646, %r640, 360, %r643;
	mov.u32 	%r647, 0;
	max.s32 	%r648, %r647, %r82;
	add.s32 	%r649, %r646, %r648;
	add.s32 	%r650, %r649, %r645;
	add.s32 	%r804, %r650, -30;
	bra.uni 	BB38_235;

BB38_233:
	sub.s32 	%r804, %r635, %r184;

BB38_235:
	cvt.rn.f64.s32	%fd671, %r804;
	div.rn.f64 	%fd240, %fd671, 0d4076800000000000;
	ld.f64 	%fd873, [%rd15+36];
	setp.neu.f64	%p266, %fd873, 0dBFF0000000000000;
	@%p266 bra 	BB38_261;

	setp.eq.s32	%p267, %r188, 0;
	ld.v2.u32 	{%r651, %r652}, [%rd15+12];
	ld.v2.u32 	{%r653, %r654}, [%rd15+4];
	ld.v2.u32 	{%r655, %r656}, [%rd15+28];
	ld.v2.u32 	{%r657, %r658}, [%rd15+20];
	@%p267 bra 	BB38_238;
	bra.uni 	BB38_237;

BB38_238:
	setp.lt.s32	%p268, %r654, 30;
	setp.eq.s32	%p269, %r658, 31;
	and.pred  	%p270, %p269, %p268;
	selp.b32	%r659, 1, %r658, %p270;
	selp.u32	%r660, 1, 0, %p270;
	sub.s32 	%r661, %r655, %r651;
	sub.s32 	%r662, %r657, %r653;
	add.s32 	%r663, %r662, %r660;
	mul.lo.s32 	%r664, %r663, 30;
	sub.s32 	%r666, %r470, %r654;
	mov.u32 	%r667, 0;
	max.s32 	%r668, %r667, %r666;
	min.s32 	%r669, %r470, %r659;
	mad.lo.s32 	%r670, %r661, 360, %r664;
	add.s32 	%r671, %r670, %r668;
	add.s32 	%r672, %r671, %r669;
	add.s32 	%r805, %r672, -30;
	bra.uni 	BB38_239;

BB38_237:
	sub.s32 	%r805, %r656, %r652;

BB38_239:
	cvt.rn.f64.s32	%fd672, %r805;
	div.rn.f64 	%fd242, %fd672, 0d4076800000000000;
	setp.eq.s32	%p271, %r2, 0;
	@%p271 bra 	BB38_259;
	bra.uni 	BB38_240;

BB38_259:
	fma.rn.f64 	%fd872, %fd315, %fd242, 0d3FF0000000000000;
	bra.uni 	BB38_260;

BB38_240:
	setp.eq.s32	%p272, %r2, 1;
	@%p272 bra 	BB38_245;
	bra.uni 	BB38_241;

BB38_245:
	mul.f64 	%fd247, %fd316, %fd242;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r165}, %fd247;
	}
	bfe.u32 	%r685, %r165, 20, 11;
	add.s32 	%r686, %r685, -1012;
	mov.b64 	 %rd35, %fd247;
	shl.b64 	%rd16, %rd35, %r686;
	setp.eq.s64	%p277, %rd16, -9223372036854775808;
	abs.f64 	%fd248, %fd144;
	// Callseq Start 148
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd248;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd247;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd871, [retval0+0];
	
	//{
	}// Callseq End 148
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd144;
	}
	setp.lt.s32	%p278, %r166, 0;
	and.pred  	%p9, %p278, %p277;
	@!%p9 bra 	BB38_247;
	bra.uni 	BB38_246;

BB38_246:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r687}, %fd871;
	}
	xor.b32  	%r688, %r687, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r689, %temp}, %fd871;
	}
	mov.b64 	%fd871, {%r689, %r688};

BB38_247:
	mov.f64 	%fd870, %fd871;
	setp.eq.f64	%p279, %fd144, 0d0000000000000000;
	@%p279 bra 	BB38_250;
	bra.uni 	BB38_248;

BB38_250:
	selp.b32	%r690, %r166, 0, %p277;
	or.b32  	%r691, %r690, 2146435072;
	setp.lt.s32	%p283, %r165, 0;
	selp.b32	%r692, %r691, %r690, %p283;
	mov.u32 	%r693, 0;
	mov.b64 	%fd870, {%r693, %r692};
	bra.uni 	BB38_251;

BB38_241:
	mov.f64 	%fd872, 0d0000000000000000;
	setp.ne.s32	%p273, %r2, 2;
	@%p273 bra 	BB38_260;

	mul.f64 	%fd243, %fd315, %fd242;
	mov.f64 	%fd674, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd675, %fd243, %fd674;
	mov.f64 	%fd676, 0d4338000000000000;
	add.rn.f64 	%fd677, %fd675, %fd676;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r162, %temp}, %fd677;
	}
	mov.f64 	%fd678, 0dC338000000000000;
	add.rn.f64 	%fd679, %fd677, %fd678;
	mov.f64 	%fd680, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd681, %fd679, %fd680, %fd243;
	mov.f64 	%fd682, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd683, %fd679, %fd682, %fd681;
	mov.f64 	%fd684, 0d3E928AF3FCA213EA;
	mov.f64 	%fd685, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd686, %fd685, %fd683, %fd684;
	mov.f64 	%fd687, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd688, %fd686, %fd683, %fd687;
	mov.f64 	%fd689, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd690, %fd688, %fd683, %fd689;
	mov.f64 	%fd691, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd692, %fd690, %fd683, %fd691;
	mov.f64 	%fd693, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd694, %fd692, %fd683, %fd693;
	mov.f64 	%fd695, 0d3F81111111122322;
	fma.rn.f64 	%fd696, %fd694, %fd683, %fd695;
	mov.f64 	%fd697, 0d3FA55555555502A1;
	fma.rn.f64 	%fd698, %fd696, %fd683, %fd697;
	mov.f64 	%fd699, 0d3FC5555555555511;
	fma.rn.f64 	%fd700, %fd698, %fd683, %fd699;
	mov.f64 	%fd701, 0d3FE000000000000B;
	fma.rn.f64 	%fd702, %fd700, %fd683, %fd701;
	mov.f64 	%fd703, 0d3FF0000000000000;
	fma.rn.f64 	%fd704, %fd702, %fd683, %fd703;
	fma.rn.f64 	%fd705, %fd704, %fd683, %fd703;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r163, %temp}, %fd705;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r164}, %fd705;
	}
	shl.b32 	%r673, %r162, 20;
	add.s32 	%r674, %r164, %r673;
	mov.b64 	%fd872, {%r163, %r674};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r675}, %fd243;
	}
	mov.b32 	 %f19, %r675;
	abs.f32 	%f9, %f19;
	setp.lt.f32	%p274, %f9, 0f4086232B;
	@%p274 bra 	BB38_260;

	setp.lt.f64	%p275, %fd243, 0d0000000000000000;
	add.f64 	%fd706, %fd243, 0d7FF0000000000000;
	selp.f64	%fd872, 0d0000000000000000, %fd706, %p275;
	setp.geu.f32	%p276, %f9, 0f40874800;
	@%p276 bra 	BB38_260;

	shr.u32 	%r676, %r162, 31;
	add.s32 	%r677, %r162, %r676;
	shr.s32 	%r678, %r677, 1;
	shl.b32 	%r679, %r678, 20;
	add.s32 	%r680, %r679, %r164;
	mov.b64 	%fd707, {%r163, %r680};
	sub.s32 	%r681, %r162, %r678;
	shl.b32 	%r682, %r681, 20;
	add.s32 	%r683, %r682, 1072693248;
	mov.u32 	%r684, 0;
	mov.b64 	%fd708, {%r684, %r683};
	mul.f64 	%fd872, %fd707, %fd708;
	bra.uni 	BB38_260;

BB38_248:
	setp.gt.s32	%p280, %r166, -1;
	@%p280 bra 	BB38_251;

	cvt.rzi.f64.f64	%fd709, %fd247;
	setp.neu.f64	%p281, %fd709, %fd247;
	selp.f64	%fd870, 0dFFF8000000000000, %fd870, %p281;

BB38_251:
	mov.f64 	%fd254, %fd870;
	add.f64 	%fd255, %fd247, %fd144;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r694}, %fd255;
	}
	and.b32  	%r695, %r694, 2146435072;
	setp.ne.s32	%p284, %r695, 2146435072;
	mov.f64 	%fd869, %fd254;
	@%p284 bra 	BB38_258;

	setp.gtu.f64	%p285, %fd248, 0d7FF0000000000000;
	mov.f64 	%fd869, %fd255;
	@%p285 bra 	BB38_258;

	abs.f64 	%fd256, %fd247;
	setp.gtu.f64	%p286, %fd256, 0d7FF0000000000000;
	mov.f64 	%fd868, %fd255;
	mov.f64 	%fd869, %fd868;
	@%p286 bra 	BB38_258;

	setp.eq.f64	%p287, %fd256, 0d7FF0000000000000;
	@%p287 bra 	BB38_257;
	bra.uni 	BB38_255;

BB38_257:
	setp.eq.f64	%p289, %fd144, 0dBFF0000000000000;
	setp.gt.f64	%p290, %fd248, 0d3FF0000000000000;
	selp.b32	%r702, 2146435072, 0, %p290;
	xor.b32  	%r703, %r702, 2146435072;
	setp.lt.s32	%p291, %r165, 0;
	selp.b32	%r704, %r703, %r702, %p291;
	selp.b32	%r705, 1072693248, %r704, %p289;
	mov.u32 	%r706, 0;
	mov.b64 	%fd869, {%r706, %r705};
	bra.uni 	BB38_258;

BB38_255:
	setp.neu.f64	%p288, %fd248, 0d7FF0000000000000;
	mov.f64 	%fd869, %fd254;
	@%p288 bra 	BB38_258;

	shr.s32 	%r696, %r165, 31;
	and.b32  	%r697, %r696, -2146435072;
	add.s32 	%r698, %r697, 2146435072;
	or.b32  	%r699, %r698, -2147483648;
	selp.b32	%r700, %r699, %r698, %p9;
	mov.u32 	%r701, 0;
	mov.b64 	%fd869, {%r701, %r700};

BB38_258:
	setp.eq.f64	%p292, %fd247, 0d0000000000000000;
	setp.eq.f64	%p293, %fd144, 0d3FF0000000000000;
	or.pred  	%p294, %p293, %p292;
	selp.f64	%fd872, 0d3FF0000000000000, %fd869, %p294;

BB38_260:
	add.f64 	%fd710, %fd872, 0dBFF0000000000000;
	mul.f64 	%fd873, %fd710, 0d4059000000000000;

BB38_261:
	setp.eq.s32	%p295, %r1, 0;
	@%p295 bra 	BB38_281;
	bra.uni 	BB38_262;

BB38_281:
	fma.rn.f64 	%fd881, %fd885, %fd240, 0d3FF0000000000000;
	bra.uni 	BB38_282;

BB38_262:
	setp.eq.s32	%p296, %r1, 1;
	@%p296 bra 	BB38_267;
	bra.uni 	BB38_263;

BB38_267:
	mul.f64 	%fd269, %fd313, %fd240;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r170}, %fd269;
	}
	bfe.u32 	%r719, %r170, 20, 11;
	add.s32 	%r720, %r719, -1012;
	mov.b64 	 %rd36, %fd269;
	shl.b64 	%rd17, %rd36, %r720;
	setp.eq.s64	%p301, %rd17, -9223372036854775808;
	abs.f64 	%fd270, %fd237;
	// Callseq Start 149
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd270;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd880, [retval0+0];
	
	//{
	}// Callseq End 149
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd237;
	}
	setp.lt.s32	%p302, %r171, 0;
	and.pred  	%p10, %p302, %p301;
	@!%p10 bra 	BB38_269;
	bra.uni 	BB38_268;

BB38_268:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r721}, %fd880;
	}
	xor.b32  	%r722, %r721, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r723, %temp}, %fd880;
	}
	mov.b64 	%fd880, {%r723, %r722};

BB38_269:
	mov.f64 	%fd879, %fd880;
	setp.eq.f64	%p303, %fd237, 0d0000000000000000;
	@%p303 bra 	BB38_272;
	bra.uni 	BB38_270;

BB38_272:
	selp.b32	%r724, %r171, 0, %p301;
	or.b32  	%r725, %r724, 2146435072;
	setp.lt.s32	%p307, %r170, 0;
	selp.b32	%r726, %r725, %r724, %p307;
	mov.u32 	%r727, 0;
	mov.b64 	%fd879, {%r727, %r726};
	bra.uni 	BB38_273;

BB38_263:
	mov.f64 	%fd881, 0d0000000000000000;
	setp.ne.s32	%p297, %r1, 2;
	@%p297 bra 	BB38_282;

	mul.f64 	%fd265, %fd885, %fd240;
	mov.f64 	%fd712, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd713, %fd265, %fd712;
	mov.f64 	%fd714, 0d4338000000000000;
	add.rn.f64 	%fd715, %fd713, %fd714;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r167, %temp}, %fd715;
	}
	mov.f64 	%fd716, 0dC338000000000000;
	add.rn.f64 	%fd717, %fd715, %fd716;
	mov.f64 	%fd718, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd719, %fd717, %fd718, %fd265;
	mov.f64 	%fd720, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd721, %fd717, %fd720, %fd719;
	mov.f64 	%fd722, 0d3E928AF3FCA213EA;
	mov.f64 	%fd723, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd724, %fd723, %fd721, %fd722;
	mov.f64 	%fd725, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd726, %fd724, %fd721, %fd725;
	mov.f64 	%fd727, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd728, %fd726, %fd721, %fd727;
	mov.f64 	%fd729, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd730, %fd728, %fd721, %fd729;
	mov.f64 	%fd731, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd732, %fd730, %fd721, %fd731;
	mov.f64 	%fd733, 0d3F81111111122322;
	fma.rn.f64 	%fd734, %fd732, %fd721, %fd733;
	mov.f64 	%fd735, 0d3FA55555555502A1;
	fma.rn.f64 	%fd736, %fd734, %fd721, %fd735;
	mov.f64 	%fd737, 0d3FC5555555555511;
	fma.rn.f64 	%fd738, %fd736, %fd721, %fd737;
	mov.f64 	%fd739, 0d3FE000000000000B;
	fma.rn.f64 	%fd740, %fd738, %fd721, %fd739;
	mov.f64 	%fd741, 0d3FF0000000000000;
	fma.rn.f64 	%fd742, %fd740, %fd721, %fd741;
	fma.rn.f64 	%fd743, %fd742, %fd721, %fd741;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r168, %temp}, %fd743;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r169}, %fd743;
	}
	shl.b32 	%r707, %r167, 20;
	add.s32 	%r708, %r169, %r707;
	mov.b64 	%fd881, {%r168, %r708};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r709}, %fd265;
	}
	mov.b32 	 %f20, %r709;
	abs.f32 	%f10, %f20;
	setp.lt.f32	%p298, %f10, 0f4086232B;
	@%p298 bra 	BB38_282;

	setp.lt.f64	%p299, %fd265, 0d0000000000000000;
	add.f64 	%fd744, %fd265, 0d7FF0000000000000;
	selp.f64	%fd881, 0d0000000000000000, %fd744, %p299;
	setp.geu.f32	%p300, %f10, 0f40874800;
	@%p300 bra 	BB38_282;

	shr.u32 	%r710, %r167, 31;
	add.s32 	%r711, %r167, %r710;
	shr.s32 	%r712, %r711, 1;
	shl.b32 	%r713, %r712, 20;
	add.s32 	%r714, %r713, %r169;
	mov.b64 	%fd745, {%r168, %r714};
	sub.s32 	%r715, %r167, %r712;
	shl.b32 	%r716, %r715, 20;
	add.s32 	%r717, %r716, 1072693248;
	mov.u32 	%r718, 0;
	mov.b64 	%fd746, {%r718, %r717};
	mul.f64 	%fd881, %fd745, %fd746;
	bra.uni 	BB38_282;

BB38_270:
	setp.gt.s32	%p304, %r171, -1;
	@%p304 bra 	BB38_273;

	cvt.rzi.f64.f64	%fd747, %fd269;
	setp.neu.f64	%p305, %fd747, %fd269;
	selp.f64	%fd879, 0dFFF8000000000000, %fd879, %p305;

BB38_273:
	mov.f64 	%fd276, %fd879;
	add.f64 	%fd277, %fd269, %fd237;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r728}, %fd277;
	}
	and.b32  	%r729, %r728, 2146435072;
	setp.ne.s32	%p308, %r729, 2146435072;
	mov.f64 	%fd878, %fd276;
	@%p308 bra 	BB38_280;

	setp.gtu.f64	%p309, %fd270, 0d7FF0000000000000;
	mov.f64 	%fd878, %fd277;
	@%p309 bra 	BB38_280;

	abs.f64 	%fd278, %fd269;
	setp.gtu.f64	%p310, %fd278, 0d7FF0000000000000;
	mov.f64 	%fd877, %fd277;
	mov.f64 	%fd878, %fd877;
	@%p310 bra 	BB38_280;

	setp.eq.f64	%p311, %fd278, 0d7FF0000000000000;
	@%p311 bra 	BB38_279;
	bra.uni 	BB38_277;

BB38_279:
	setp.eq.f64	%p313, %fd237, 0dBFF0000000000000;
	setp.gt.f64	%p314, %fd270, 0d3FF0000000000000;
	selp.b32	%r736, 2146435072, 0, %p314;
	xor.b32  	%r737, %r736, 2146435072;
	setp.lt.s32	%p315, %r170, 0;
	selp.b32	%r738, %r737, %r736, %p315;
	selp.b32	%r739, 1072693248, %r738, %p313;
	mov.u32 	%r740, 0;
	mov.b64 	%fd878, {%r740, %r739};
	bra.uni 	BB38_280;

BB38_277:
	setp.neu.f64	%p312, %fd270, 0d7FF0000000000000;
	mov.f64 	%fd878, %fd276;
	@%p312 bra 	BB38_280;

	shr.s32 	%r730, %r170, 31;
	and.b32  	%r731, %r730, -2146435072;
	add.s32 	%r732, %r731, 2146435072;
	or.b32  	%r733, %r732, -2147483648;
	selp.b32	%r734, %r733, %r732, %p10;
	mov.u32 	%r735, 0;
	mov.b64 	%fd878, {%r735, %r734};

BB38_280:
	setp.eq.f64	%p316, %fd269, 0d0000000000000000;
	setp.eq.f64	%p317, %fd237, 0d3FF0000000000000;
	or.pred  	%p318, %p317, %p316;
	selp.f64	%fd881, 0d3FF0000000000000, %fd878, %p318;

BB38_282:
	rcp.rn.f64 	%fd285, %fd881;
	mul.f64 	%fd286, %fd873, %fd285;
	mul.f64 	%fd748, %fd285, %fd286;
	mul.f64 	%fd883, %fd240, %fd748;
	sub.f64 	%fd749, %fd835, %fd883;
	selp.f64	%fd882, %fd749, %fd835, %p295;
	setp.ne.s32	%p320, %r1, 1;
	@%p320 bra 	BB38_284;

	mul.f64 	%fd750, %fd240, %fd873;
	mul.f64 	%fd751, %fd750, %fd285;
	div.rn.f64 	%fd752, %fd751, %fd237;
	sub.f64 	%fd882, %fd882, %fd752;

BB38_284:
	add.f64 	%fd884, %fd884, %fd286;
	mul.f64 	%fd753, %fd240, %fd286;
	sub.f64 	%fd754, %fd882, %fd753;
	setp.eq.s32	%p321, %r1, 2;
	selp.f64	%fd835, %fd754, %fd882, %p321;
	setp.ne.s32	%p322, %r1, 3;
	@%p322 bra 	BB38_288;

	setp.le.f64	%p323, %fd240, %fd145;
	@%p323 bra 	BB38_287;

	mul.f64 	%fd755, %fd240, %fd873;
	mul.f64 	%fd756, %fd755, %fd285;
	div.rn.f64 	%fd883, %fd756, %fd237;

BB38_287:
	sub.f64 	%fd835, %fd835, %fd883;

BB38_288:
	mov.f64 	%fd834, %fd835;
	add.s32 	%r803, %r803, 1;
	setp.lt.s32	%p324, %r803, %r189;
	mov.f64 	%fd833, %fd834;
	@%p324 bra 	BB38_231;

BB38_289:
	setp.eq.f64	%p325, %fd884, 0d0000000000000000;
	mov.f64 	%fd831, %fd546;
	@%p325 bra 	BB38_291;

	neg.f64 	%fd758, %fd833;
	div.rn.f64 	%fd831, %fd758, %fd884;

BB38_291:
	mov.f64 	%fd830, %fd831;
	setp.lt.f64	%p326, %fd839, 0d0000000000000000;
	selp.f64	%fd813, %fd813, %fd885, %p326;
	selp.f64	%fd812, %fd885, %fd812, %p326;
	setp.lt.s32	%p327, %r758, %r173;
	@%p327 bra 	BB38_144;

BB38_292:
	st.param.f64	[func_retval0+0], %fd885;
	ret;
}

	// .globl	_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i
.visible .func  (.param .b64 func_retval0) _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i(
	.param .align 8 .b8 _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0[40],
	.param .align 8 .b8 _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_1[24],
	.param .b32 _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_2,
	.param .align 4 .b8 _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_3[16],
	.param .align 4 .b8 _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_4[16],
	.param .b32 _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_5
)
{
	.reg .pred 	%p<64>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<195>;
	.reg .f64 	%fd<163>;
	.reg .b64 	%rd<10>;


	ld.param.u32 	%r43, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0+24];
	ld.param.f64 	%fd56, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0+16];
	ld.param.f64 	%fd55, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0+8];
	ld.param.u64 	%rd6, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0];
	ld.param.u32 	%r47, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_1+16];
	ld.param.f64 	%fd58, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_1+8];
	ld.param.f64 	%fd57, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_1];
	ld.param.u32 	%r57, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_5];
	mov.f64 	%fd162, 0d0000000000000000;
	setp.lt.s32	%p3, %r57, 1;
	@%p3 bra 	BB39_55;

	mov.u64 	%rd9, %rd6;
	div.rn.f64 	%fd62, %fd55, %fd56;
	add.f64 	%fd1, %fd62, 0d3FF0000000000000;
	div.rn.f64 	%fd63, %fd57, %fd58;
	add.f64 	%fd2, %fd63, 0d3FF0000000000000;
	mov.f64 	%fd162, 0d0000000000000000;
	mov.f64 	%fd144, 0d3FF0000000000000;
	mov.u16 	%rs6, 1;
	mov.u32 	%r188, 0;

BB39_2:
	ld.param.u32 	%r185, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_3+12];
	ld.u32 	%r67, [%rd9+12];
	setp.gt.s32	%p4, %r185, %r67;
	@%p4 bra 	BB39_54;

	ld.v2.u32 	{%r68, %r69}, [%rd9+8];
	ld.v2.u32 	{%r70, %r71}, [%rd9];
	ld.f64 	%fd153, [%rd9+48];
	setp.neu.f64	%p5, %fd153, 0dBFF0000000000000;
	@%p5 bra 	BB39_29;

	ld.param.u32 	%r187, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0+36];
	setp.eq.s32	%p6, %r187, 0;
	ld.v2.u32 	{%r72, %r73}, [%rd9+24];
	ld.v2.u32 	{%r74, %r75}, [%rd9+16];
	ld.v2.u32 	{%r76, %r77}, [%rd9+40];
	ld.v2.u32 	{%r78, %r79}, [%rd9+32];
	@%p6 bra 	BB39_6;
	bra.uni 	BB39_5;

BB39_6:
	setp.lt.s32	%p7, %r75, 30;
	setp.eq.s32	%p8, %r79, 31;
	and.pred  	%p9, %p8, %p7;
	selp.b32	%r80, 1, %r79, %p9;
	selp.u32	%r81, 1, 0, %p9;
	sub.s32 	%r82, %r76, %r72;
	sub.s32 	%r83, %r78, %r74;
	add.s32 	%r84, %r83, %r81;
	mul.lo.s32 	%r85, %r84, 30;
	mov.u32 	%r86, 30;
	sub.s32 	%r87, %r86, %r75;
	mov.u32 	%r88, 0;
	max.s32 	%r89, %r88, %r87;
	min.s32 	%r90, %r86, %r80;
	mad.lo.s32 	%r91, %r82, 360, %r85;
	add.s32 	%r92, %r91, %r89;
	add.s32 	%r93, %r92, %r90;
	add.s32 	%r193, %r93, -30;
	bra.uni 	BB39_7;

BB39_5:
	sub.s32 	%r193, %r77, %r73;

BB39_7:
	setp.eq.s32	%p10, %r43, 0;
	cvt.rn.f64.s32	%fd64, %r193;
	div.rn.f64 	%fd6, %fd64, 0d4076800000000000;
	@%p10 bra 	BB39_27;
	bra.uni 	BB39_8;

BB39_27:
	fma.rn.f64 	%fd152, %fd55, %fd6, 0d3FF0000000000000;
	bra.uni 	BB39_28;

BB39_8:
	setp.eq.s32	%p11, %r43, 1;
	@%p11 bra 	BB39_13;
	bra.uni 	BB39_9;

BB39_13:
	ld.param.f64 	%fd142, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0+16];
	mul.f64 	%fd11, %fd142, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd11;
	}
	bfe.u32 	%r106, %r24, 20, 11;
	add.s32 	%r107, %r106, -1012;
	mov.b64 	 %rd7, %fd11;
	shl.b64 	%rd3, %rd7, %r107;
	setp.eq.s64	%p16, %rd3, -9223372036854775808;
	abs.f64 	%fd12, %fd1;
	// Callseq Start 150
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd12;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd11;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd151, [retval0+0];
	
	//{
	}// Callseq End 150
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd1;
	}
	setp.lt.s32	%p17, %r25, 0;
	and.pred  	%p1, %p17, %p16;
	@!%p1 bra 	BB39_15;
	bra.uni 	BB39_14;

BB39_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd151;
	}
	xor.b32  	%r109, %r108, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r110, %temp}, %fd151;
	}
	mov.b64 	%fd151, {%r110, %r109};

BB39_15:
	mov.f64 	%fd150, %fd151;
	setp.eq.f64	%p18, %fd1, 0d0000000000000000;
	@%p18 bra 	BB39_18;
	bra.uni 	BB39_16;

BB39_18:
	selp.b32	%r111, %r25, 0, %p16;
	or.b32  	%r112, %r111, 2146435072;
	setp.lt.s32	%p22, %r24, 0;
	selp.b32	%r113, %r112, %r111, %p22;
	mov.u32 	%r114, 0;
	mov.b64 	%fd150, {%r114, %r113};
	bra.uni 	BB39_19;

BB39_9:
	mov.f64 	%fd152, 0d0000000000000000;
	setp.ne.s32	%p12, %r43, 2;
	@%p12 bra 	BB39_28;

	mul.f64 	%fd7, %fd55, %fd6;
	mov.f64 	%fd66, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd67, %fd7, %fd66;
	mov.f64 	%fd68, 0d4338000000000000;
	add.rn.f64 	%fd69, %fd67, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd69;
	}
	mov.f64 	%fd70, 0dC338000000000000;
	add.rn.f64 	%fd71, %fd69, %fd70;
	mov.f64 	%fd72, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd73, %fd71, %fd72, %fd7;
	mov.f64 	%fd74, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd75, %fd71, %fd74, %fd73;
	mov.f64 	%fd76, 0d3E928AF3FCA213EA;
	mov.f64 	%fd77, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd78, %fd77, %fd75, %fd76;
	mov.f64 	%fd79, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd80, %fd78, %fd75, %fd79;
	mov.f64 	%fd81, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd82, %fd80, %fd75, %fd81;
	mov.f64 	%fd83, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd84, %fd82, %fd75, %fd83;
	mov.f64 	%fd85, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd86, %fd84, %fd75, %fd85;
	mov.f64 	%fd87, 0d3F81111111122322;
	fma.rn.f64 	%fd88, %fd86, %fd75, %fd87;
	mov.f64 	%fd89, 0d3FA55555555502A1;
	fma.rn.f64 	%fd90, %fd88, %fd75, %fd89;
	mov.f64 	%fd91, 0d3FC5555555555511;
	fma.rn.f64 	%fd92, %fd90, %fd75, %fd91;
	mov.f64 	%fd93, 0d3FE000000000000B;
	fma.rn.f64 	%fd94, %fd92, %fd75, %fd93;
	mov.f64 	%fd95, 0d3FF0000000000000;
	fma.rn.f64 	%fd96, %fd94, %fd75, %fd95;
	fma.rn.f64 	%fd97, %fd96, %fd75, %fd95;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd97;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd97;
	}
	shl.b32 	%r94, %r21, 20;
	add.s32 	%r95, %r23, %r94;
	mov.b64 	%fd152, {%r22, %r95};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd7;
	}
	mov.b32 	 %f3, %r96;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p13, %f1, 0f4086232B;
	@%p13 bra 	BB39_28;

	setp.lt.f64	%p14, %fd7, 0d0000000000000000;
	add.f64 	%fd98, %fd7, 0d7FF0000000000000;
	selp.f64	%fd152, 0d0000000000000000, %fd98, %p14;
	setp.geu.f32	%p15, %f1, 0f40874800;
	@%p15 bra 	BB39_28;

	shr.u32 	%r97, %r21, 31;
	add.s32 	%r98, %r21, %r97;
	shr.s32 	%r99, %r98, 1;
	shl.b32 	%r100, %r99, 20;
	add.s32 	%r101, %r100, %r23;
	mov.b64 	%fd99, {%r22, %r101};
	sub.s32 	%r102, %r21, %r99;
	shl.b32 	%r103, %r102, 20;
	add.s32 	%r104, %r103, 1072693248;
	mov.u32 	%r105, 0;
	mov.b64 	%fd100, {%r105, %r104};
	mul.f64 	%fd152, %fd99, %fd100;
	bra.uni 	BB39_28;

BB39_16:
	setp.gt.s32	%p19, %r25, -1;
	@%p19 bra 	BB39_19;

	cvt.rzi.f64.f64	%fd101, %fd11;
	setp.neu.f64	%p20, %fd101, %fd11;
	selp.f64	%fd150, 0dFFF8000000000000, %fd150, %p20;

BB39_19:
	mov.f64 	%fd18, %fd150;
	add.f64 	%fd19, %fd11, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd19;
	}
	and.b32  	%r116, %r115, 2146435072;
	setp.ne.s32	%p23, %r116, 2146435072;
	mov.f64 	%fd149, %fd18;
	@%p23 bra 	BB39_26;

	setp.gtu.f64	%p24, %fd12, 0d7FF0000000000000;
	mov.f64 	%fd149, %fd19;
	@%p24 bra 	BB39_26;

	abs.f64 	%fd20, %fd11;
	setp.gtu.f64	%p25, %fd20, 0d7FF0000000000000;
	mov.f64 	%fd148, %fd19;
	mov.f64 	%fd149, %fd148;
	@%p25 bra 	BB39_26;

	setp.eq.f64	%p26, %fd20, 0d7FF0000000000000;
	@%p26 bra 	BB39_25;
	bra.uni 	BB39_23;

BB39_25:
	setp.eq.f64	%p28, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p29, %fd12, 0d3FF0000000000000;
	selp.b32	%r123, 2146435072, 0, %p29;
	xor.b32  	%r124, %r123, 2146435072;
	setp.lt.s32	%p30, %r24, 0;
	selp.b32	%r125, %r124, %r123, %p30;
	selp.b32	%r126, 1072693248, %r125, %p28;
	mov.u32 	%r127, 0;
	mov.b64 	%fd149, {%r127, %r126};
	bra.uni 	BB39_26;

BB39_23:
	setp.neu.f64	%p27, %fd12, 0d7FF0000000000000;
	mov.f64 	%fd149, %fd18;
	@%p27 bra 	BB39_26;

	shr.s32 	%r117, %r24, 31;
	and.b32  	%r118, %r117, -2146435072;
	add.s32 	%r119, %r118, 2146435072;
	or.b32  	%r120, %r119, -2147483648;
	selp.b32	%r121, %r120, %r119, %p1;
	mov.u32 	%r122, 0;
	mov.b64 	%fd149, {%r122, %r121};

BB39_26:
	setp.eq.f64	%p31, %fd11, 0d0000000000000000;
	setp.eq.f64	%p32, %fd1, 0d3FF0000000000000;
	or.pred  	%p33, %p32, %p31;
	selp.f64	%fd152, 0d3FF0000000000000, %fd149, %p33;

BB39_28:
	add.f64 	%fd102, %fd152, 0dBFF0000000000000;
	mul.f64 	%fd153, %fd102, 0d4059000000000000;

BB39_29:
	ld.param.u32 	%r180, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_4+12];
	ld.param.u32 	%r179, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_4];
	ld.param.u32 	%r178, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_4+4];
	ld.param.u32 	%r177, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_4+8];
	ld.param.u32 	%r176, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_1+20];
	setp.eq.s32	%p34, %r176, 0;
	and.b16  	%rs4, %rs6, 255;
	setp.eq.s16	%p35, %rs4, 0;
	selp.b32	%r28, %r191, %r177, %p35;
	selp.b32	%r27, %r190, %r178, %p35;
	selp.b32	%r26, %r189, %r179, %p35;
	selp.b32	%r29, %r192, %r180, %p35;
	@%p34 bra 	BB39_31;
	bra.uni 	BB39_30;

BB39_31:
	setp.lt.s32	%p36, %r27, 30;
	setp.eq.s32	%p37, %r71, 31;
	and.pred  	%p38, %p37, %p36;
	selp.b32	%r128, 1, %r71, %p38;
	selp.u32	%r129, 1, 0, %p38;
	sub.s32 	%r130, %r68, %r28;
	sub.s32 	%r131, %r70, %r26;
	add.s32 	%r132, %r131, %r129;
	mul.lo.s32 	%r133, %r132, 30;
	mov.u32 	%r134, 30;
	sub.s32 	%r135, %r134, %r27;
	mov.u32 	%r136, 0;
	max.s32 	%r137, %r136, %r135;
	min.s32 	%r138, %r134, %r128;
	mad.lo.s32 	%r139, %r130, 360, %r133;
	add.s32 	%r140, %r139, %r137;
	add.s32 	%r141, %r140, %r138;
	add.s32 	%r194, %r141, -30;
	bra.uni 	BB39_32;

BB39_30:
	sub.s32 	%r194, %r69, %r29;

BB39_32:
	setp.eq.s32	%p39, %r47, 0;
	cvt.rn.f64.s32	%fd103, %r194;
	div.rn.f64 	%fd29, %fd103, 0d4076800000000000;
	@%p39 bra 	BB39_52;
	bra.uni 	BB39_33;

BB39_52:
	fma.rn.f64 	%fd161, %fd57, %fd29, 0d3FF0000000000000;
	bra.uni 	BB39_53;

BB39_33:
	setp.eq.s32	%p40, %r47, 1;
	@%p40 bra 	BB39_38;
	bra.uni 	BB39_34;

BB39_38:
	ld.param.f64 	%fd143, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_1+8];
	mul.f64 	%fd34, %fd143, %fd29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd34;
	}
	bfe.u32 	%r154, %r36, 20, 11;
	add.s32 	%r155, %r154, -1012;
	mov.b64 	 %rd8, %fd34;
	shl.b64 	%rd4, %rd8, %r155;
	setp.eq.s64	%p45, %rd4, -9223372036854775808;
	abs.f64 	%fd35, %fd2;
	// Callseq Start 151
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd35;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd160, [retval0+0];
	
	//{
	}// Callseq End 151
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r37}, %fd2;
	}
	setp.lt.s32	%p46, %r37, 0;
	and.pred  	%p2, %p46, %p45;
	@!%p2 bra 	BB39_40;
	bra.uni 	BB39_39;

BB39_39:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r156}, %fd160;
	}
	xor.b32  	%r157, %r156, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r158, %temp}, %fd160;
	}
	mov.b64 	%fd160, {%r158, %r157};

BB39_40:
	mov.f64 	%fd159, %fd160;
	setp.eq.f64	%p47, %fd2, 0d0000000000000000;
	@%p47 bra 	BB39_43;
	bra.uni 	BB39_41;

BB39_43:
	selp.b32	%r159, %r37, 0, %p45;
	or.b32  	%r160, %r159, 2146435072;
	setp.lt.s32	%p51, %r36, 0;
	selp.b32	%r161, %r160, %r159, %p51;
	mov.u32 	%r162, 0;
	mov.b64 	%fd159, {%r162, %r161};
	bra.uni 	BB39_44;

BB39_34:
	mov.f64 	%fd161, 0d0000000000000000;
	setp.ne.s32	%p41, %r47, 2;
	@%p41 bra 	BB39_53;

	mul.f64 	%fd30, %fd57, %fd29;
	mov.f64 	%fd105, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd106, %fd30, %fd105;
	mov.f64 	%fd107, 0d4338000000000000;
	add.rn.f64 	%fd108, %fd106, %fd107;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r33, %temp}, %fd108;
	}
	mov.f64 	%fd109, 0dC338000000000000;
	add.rn.f64 	%fd110, %fd108, %fd109;
	mov.f64 	%fd111, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd112, %fd110, %fd111, %fd30;
	mov.f64 	%fd113, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd114, %fd110, %fd113, %fd112;
	mov.f64 	%fd115, 0d3E928AF3FCA213EA;
	mov.f64 	%fd116, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd117, %fd116, %fd114, %fd115;
	mov.f64 	%fd118, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd119, %fd117, %fd114, %fd118;
	mov.f64 	%fd120, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd121, %fd119, %fd114, %fd120;
	mov.f64 	%fd122, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd123, %fd121, %fd114, %fd122;
	mov.f64 	%fd124, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd125, %fd123, %fd114, %fd124;
	mov.f64 	%fd126, 0d3F81111111122322;
	fma.rn.f64 	%fd127, %fd125, %fd114, %fd126;
	mov.f64 	%fd128, 0d3FA55555555502A1;
	fma.rn.f64 	%fd129, %fd127, %fd114, %fd128;
	mov.f64 	%fd130, 0d3FC5555555555511;
	fma.rn.f64 	%fd131, %fd129, %fd114, %fd130;
	mov.f64 	%fd132, 0d3FE000000000000B;
	fma.rn.f64 	%fd133, %fd131, %fd114, %fd132;
	mov.f64 	%fd134, 0d3FF0000000000000;
	fma.rn.f64 	%fd135, %fd133, %fd114, %fd134;
	fma.rn.f64 	%fd136, %fd135, %fd114, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r34, %temp}, %fd136;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd136;
	}
	shl.b32 	%r142, %r33, 20;
	add.s32 	%r143, %r35, %r142;
	mov.b64 	%fd161, {%r34, %r143};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd30;
	}
	mov.b32 	 %f4, %r144;
	abs.f32 	%f2, %f4;
	setp.lt.f32	%p42, %f2, 0f4086232B;
	@%p42 bra 	BB39_53;

	setp.lt.f64	%p43, %fd30, 0d0000000000000000;
	add.f64 	%fd137, %fd30, 0d7FF0000000000000;
	selp.f64	%fd161, 0d0000000000000000, %fd137, %p43;
	setp.geu.f32	%p44, %f2, 0f40874800;
	@%p44 bra 	BB39_53;

	shr.u32 	%r145, %r33, 31;
	add.s32 	%r146, %r33, %r145;
	shr.s32 	%r147, %r146, 1;
	shl.b32 	%r148, %r147, 20;
	add.s32 	%r149, %r148, %r35;
	mov.b64 	%fd138, {%r34, %r149};
	sub.s32 	%r150, %r33, %r147;
	shl.b32 	%r151, %r150, 20;
	add.s32 	%r152, %r151, 1072693248;
	mov.u32 	%r153, 0;
	mov.b64 	%fd139, {%r153, %r152};
	mul.f64 	%fd161, %fd138, %fd139;
	bra.uni 	BB39_53;

BB39_41:
	setp.gt.s32	%p48, %r37, -1;
	@%p48 bra 	BB39_44;

	cvt.rzi.f64.f64	%fd140, %fd34;
	setp.neu.f64	%p49, %fd140, %fd34;
	selp.f64	%fd159, 0dFFF8000000000000, %fd159, %p49;

BB39_44:
	mov.f64 	%fd41, %fd159;
	add.f64 	%fd42, %fd34, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r163}, %fd42;
	}
	and.b32  	%r164, %r163, 2146435072;
	setp.ne.s32	%p52, %r164, 2146435072;
	mov.f64 	%fd158, %fd41;
	@%p52 bra 	BB39_51;

	setp.gtu.f64	%p53, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd158, %fd42;
	@%p53 bra 	BB39_51;

	abs.f64 	%fd43, %fd34;
	setp.gtu.f64	%p54, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd157, %fd42;
	mov.f64 	%fd158, %fd157;
	@%p54 bra 	BB39_51;

	setp.eq.f64	%p55, %fd43, 0d7FF0000000000000;
	@%p55 bra 	BB39_50;
	bra.uni 	BB39_48;

BB39_50:
	setp.eq.f64	%p57, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p58, %fd35, 0d3FF0000000000000;
	selp.b32	%r171, 2146435072, 0, %p58;
	xor.b32  	%r172, %r171, 2146435072;
	setp.lt.s32	%p59, %r36, 0;
	selp.b32	%r173, %r172, %r171, %p59;
	selp.b32	%r174, 1072693248, %r173, %p57;
	mov.u32 	%r175, 0;
	mov.b64 	%fd158, {%r175, %r174};
	bra.uni 	BB39_51;

BB39_48:
	setp.neu.f64	%p56, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd158, %fd41;
	@%p56 bra 	BB39_51;

	shr.s32 	%r165, %r36, 31;
	and.b32  	%r166, %r165, -2146435072;
	add.s32 	%r167, %r166, 2146435072;
	or.b32  	%r168, %r167, -2147483648;
	selp.b32	%r169, %r168, %r167, %p2;
	mov.u32 	%r170, 0;
	mov.b64 	%fd158, {%r170, %r169};

BB39_51:
	setp.eq.f64	%p60, %fd34, 0d0000000000000000;
	setp.eq.f64	%p61, %fd2, 0d3FF0000000000000;
	or.pred  	%p62, %p61, %p60;
	selp.f64	%fd161, 0d3FF0000000000000, %fd158, %p62;

BB39_53:
	mov.u32 	%r192, %r69;
	mov.u32 	%r191, %r68;
	mov.u32 	%r190, %r71;
	mov.u32 	%r189, %r70;
	rcp.rn.f64 	%fd141, %fd161;
	mul.f64 	%fd144, %fd144, %fd141;
	fma.rn.f64 	%fd162, %fd153, %fd144, %fd162;
	mov.u16 	%rs6, 0;

BB39_54:
	ld.param.u32 	%r186, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_5];
	add.s64 	%rd9, %rd9, 56;
	add.s32 	%r188, %r188, 1;
	setp.lt.s32	%p63, %r188, %r186;
	@%p63 bra 	BB39_2;

BB39_55:
	st.param.f64	[func_retval0+0], %fd162;
	ret;
}

	// .globl	_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi(
	.param .align 8 .b8 _Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0[64],
	.param .b64 _Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_1,
	.param .align 8 .b8 _Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2[40],
	.param .b32 _Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_3
)
{
	.reg .pred 	%p<69>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<167>;
	.reg .f64 	%fd<192>;
	.reg .b64 	%rd<10>;


	ld.param.f64 	%fd69, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+16];
	ld.param.u32 	%r32, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+12];
	ld.param.f64 	%fd70, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_1];
	ld.param.u32 	%r41, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2+24];
	ld.param.f64 	%fd72, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2+16];
	ld.param.f64 	%fd71, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2+8];
	ld.param.u64 	%rd6, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2];
	ld.param.u32 	%r45, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_3];
	mov.f64 	%fd190, 0d0000000000000000;
	mov.f64 	%fd189, %fd190;
	setp.lt.s32	%p3, %r45, 1;
	@%p3 bra 	BB40_60;

	mov.u64 	%rd9, %rd6;
	div.rn.f64 	%fd77, %fd71, %fd72;
	add.f64 	%fd1, %fd77, 0d3FF0000000000000;
	div.rn.f64 	%fd78, %fd70, %fd69;
	add.f64 	%fd2, %fd78, 0d3FF0000000000000;
	rcp.rn.f64 	%fd3, %fd69;
	mov.f64 	%fd190, 0d0000000000000000;
	mov.f64 	%fd189, %fd190;
	mov.u32 	%r164, 0;

BB40_2:
	ld.param.u32 	%r157, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+40];
	ld.u32 	%r47, [%rd9+12];
	setp.gt.s32	%p4, %r157, %r47;
	@%p4 bra 	BB40_59;

	ld.param.u32 	%r158, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+8];
	setp.eq.s32	%p5, %r158, 0;
	ld.v2.u32 	{%r48, %r49}, [%rd9+8];
	ld.v2.u32 	{%r50, %r51}, [%rd9];
	@%p5 bra 	BB40_5;
	bra.uni 	BB40_4;

BB40_5:
	ld.param.u32 	%r163, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+44];
	ld.param.u32 	%r162, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+52];
	ld.param.u32 	%r161, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+48];
	setp.lt.s32	%p6, %r161, 30;
	setp.eq.s32	%p7, %r51, 31;
	and.pred  	%p8, %p7, %p6;
	selp.b32	%r52, 1, %r51, %p8;
	selp.u32	%r53, 1, 0, %p8;
	sub.s32 	%r54, %r48, %r162;
	sub.s32 	%r55, %r50, %r163;
	add.s32 	%r56, %r55, %r53;
	mul.lo.s32 	%r57, %r56, 30;
	mov.u32 	%r58, 30;
	sub.s32 	%r59, %r58, %r161;
	mov.u32 	%r60, 0;
	max.s32 	%r61, %r60, %r59;
	min.s32 	%r62, %r58, %r52;
	mad.lo.s32 	%r63, %r54, 360, %r57;
	add.s32 	%r64, %r63, %r61;
	add.s32 	%r65, %r64, %r62;
	add.s32 	%r165, %r65, -30;
	bra.uni 	BB40_6;

BB40_4:
	ld.param.u32 	%r159, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+56];
	sub.s32 	%r165, %r49, %r159;

BB40_6:
	cvt.rn.f64.s32	%fd79, %r165;
	div.rn.f64 	%fd6, %fd79, 0d4076800000000000;
	ld.f64 	%fd178, [%rd9+48];
	setp.neu.f64	%p9, %fd178, 0dBFF0000000000000;
	@%p9 bra 	BB40_32;

	ld.param.u32 	%r160, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2+36];
	setp.eq.s32	%p10, %r160, 0;
	ld.v2.u32 	{%r66, %r67}, [%rd9+24];
	ld.v2.u32 	{%r68, %r69}, [%rd9+16];
	ld.v2.u32 	{%r70, %r71}, [%rd9+40];
	ld.v2.u32 	{%r72, %r73}, [%rd9+32];
	@%p10 bra 	BB40_9;
	bra.uni 	BB40_8;

BB40_9:
	setp.lt.s32	%p11, %r69, 30;
	setp.eq.s32	%p12, %r73, 31;
	and.pred  	%p13, %p12, %p11;
	selp.b32	%r74, 1, %r73, %p13;
	selp.u32	%r75, 1, 0, %p13;
	sub.s32 	%r76, %r70, %r66;
	sub.s32 	%r77, %r72, %r68;
	add.s32 	%r78, %r77, %r75;
	mul.lo.s32 	%r79, %r78, 30;
	mov.u32 	%r80, 30;
	sub.s32 	%r81, %r80, %r69;
	mov.u32 	%r82, 0;
	max.s32 	%r83, %r82, %r81;
	min.s32 	%r84, %r80, %r74;
	mad.lo.s32 	%r85, %r76, 360, %r79;
	add.s32 	%r86, %r85, %r83;
	add.s32 	%r87, %r86, %r84;
	add.s32 	%r166, %r87, -30;
	bra.uni 	BB40_10;

BB40_8:
	sub.s32 	%r166, %r71, %r67;

BB40_10:
	setp.eq.s32	%p14, %r41, 0;
	cvt.rn.f64.s32	%fd80, %r166;
	div.rn.f64 	%fd8, %fd80, 0d4076800000000000;
	@%p14 bra 	BB40_30;
	bra.uni 	BB40_11;

BB40_30:
	fma.rn.f64 	%fd177, %fd71, %fd8, 0d3FF0000000000000;
	bra.uni 	BB40_31;

BB40_11:
	setp.eq.s32	%p15, %r41, 1;
	@%p15 bra 	BB40_16;
	bra.uni 	BB40_12;

BB40_16:
	ld.param.f64 	%fd169, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2+16];
	mul.f64 	%fd13, %fd169, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd13;
	}
	bfe.u32 	%r100, %r23, 20, 11;
	add.s32 	%r101, %r100, -1012;
	mov.b64 	 %rd7, %fd13;
	shl.b64 	%rd3, %rd7, %r101;
	setp.eq.s64	%p20, %rd3, -9223372036854775808;
	abs.f64 	%fd14, %fd1;
	// Callseq Start 152
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd14;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd13;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd176, [retval0+0];
	
	//{
	}// Callseq End 152
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd1;
	}
	setp.lt.s32	%p21, %r24, 0;
	and.pred  	%p1, %p21, %p20;
	@!%p1 bra 	BB40_18;
	bra.uni 	BB40_17;

BB40_17:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd176;
	}
	xor.b32  	%r103, %r102, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r104, %temp}, %fd176;
	}
	mov.b64 	%fd176, {%r104, %r103};

BB40_18:
	mov.f64 	%fd175, %fd176;
	setp.eq.f64	%p22, %fd1, 0d0000000000000000;
	@%p22 bra 	BB40_21;
	bra.uni 	BB40_19;

BB40_21:
	selp.b32	%r105, %r24, 0, %p20;
	or.b32  	%r106, %r105, 2146435072;
	setp.lt.s32	%p26, %r23, 0;
	selp.b32	%r107, %r106, %r105, %p26;
	mov.u32 	%r108, 0;
	mov.b64 	%fd175, {%r108, %r107};
	bra.uni 	BB40_22;

BB40_12:
	mov.f64 	%fd177, 0d0000000000000000;
	setp.ne.s32	%p16, %r41, 2;
	@%p16 bra 	BB40_31;

	mul.f64 	%fd9, %fd71, %fd8;
	mov.f64 	%fd82, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd83, %fd9, %fd82;
	mov.f64 	%fd84, 0d4338000000000000;
	add.rn.f64 	%fd85, %fd83, %fd84;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd85;
	}
	mov.f64 	%fd86, 0dC338000000000000;
	add.rn.f64 	%fd87, %fd85, %fd86;
	mov.f64 	%fd88, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd89, %fd87, %fd88, %fd9;
	mov.f64 	%fd90, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd91, %fd87, %fd90, %fd89;
	mov.f64 	%fd92, 0d3E928AF3FCA213EA;
	mov.f64 	%fd93, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd94, %fd93, %fd91, %fd92;
	mov.f64 	%fd95, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd96, %fd94, %fd91, %fd95;
	mov.f64 	%fd97, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd98, %fd96, %fd91, %fd97;
	mov.f64 	%fd99, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd100, %fd98, %fd91, %fd99;
	mov.f64 	%fd101, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd102, %fd100, %fd91, %fd101;
	mov.f64 	%fd103, 0d3F81111111122322;
	fma.rn.f64 	%fd104, %fd102, %fd91, %fd103;
	mov.f64 	%fd105, 0d3FA55555555502A1;
	fma.rn.f64 	%fd106, %fd104, %fd91, %fd105;
	mov.f64 	%fd107, 0d3FC5555555555511;
	fma.rn.f64 	%fd108, %fd106, %fd91, %fd107;
	mov.f64 	%fd109, 0d3FE000000000000B;
	fma.rn.f64 	%fd110, %fd108, %fd91, %fd109;
	mov.f64 	%fd111, 0d3FF0000000000000;
	fma.rn.f64 	%fd112, %fd110, %fd91, %fd111;
	fma.rn.f64 	%fd113, %fd112, %fd91, %fd111;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd113;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd113;
	}
	shl.b32 	%r88, %r20, 20;
	add.s32 	%r89, %r22, %r88;
	mov.b64 	%fd177, {%r21, %r89};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd9;
	}
	mov.b32 	 %f3, %r90;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p17, %f1, 0f4086232B;
	@%p17 bra 	BB40_31;

	setp.lt.f64	%p18, %fd9, 0d0000000000000000;
	add.f64 	%fd114, %fd9, 0d7FF0000000000000;
	selp.f64	%fd177, 0d0000000000000000, %fd114, %p18;
	setp.geu.f32	%p19, %f1, 0f40874800;
	@%p19 bra 	BB40_31;

	shr.u32 	%r91, %r20, 31;
	add.s32 	%r92, %r20, %r91;
	shr.s32 	%r93, %r92, 1;
	shl.b32 	%r94, %r93, 20;
	add.s32 	%r95, %r94, %r22;
	mov.b64 	%fd115, {%r21, %r95};
	sub.s32 	%r96, %r20, %r93;
	shl.b32 	%r97, %r96, 20;
	add.s32 	%r98, %r97, 1072693248;
	mov.u32 	%r99, 0;
	mov.b64 	%fd116, {%r99, %r98};
	mul.f64 	%fd177, %fd115, %fd116;
	bra.uni 	BB40_31;

BB40_19:
	setp.gt.s32	%p23, %r24, -1;
	@%p23 bra 	BB40_22;

	cvt.rzi.f64.f64	%fd117, %fd13;
	setp.neu.f64	%p24, %fd117, %fd13;
	selp.f64	%fd175, 0dFFF8000000000000, %fd175, %p24;

BB40_22:
	mov.f64 	%fd20, %fd175;
	add.f64 	%fd21, %fd13, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd21;
	}
	and.b32  	%r110, %r109, 2146435072;
	setp.ne.s32	%p27, %r110, 2146435072;
	mov.f64 	%fd174, %fd20;
	@%p27 bra 	BB40_29;

	setp.gtu.f64	%p28, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd174, %fd21;
	@%p28 bra 	BB40_29;

	abs.f64 	%fd22, %fd13;
	setp.gtu.f64	%p29, %fd22, 0d7FF0000000000000;
	mov.f64 	%fd173, %fd21;
	mov.f64 	%fd174, %fd173;
	@%p29 bra 	BB40_29;

	setp.eq.f64	%p30, %fd22, 0d7FF0000000000000;
	@%p30 bra 	BB40_28;
	bra.uni 	BB40_26;

BB40_28:
	setp.eq.f64	%p32, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p33, %fd14, 0d3FF0000000000000;
	selp.b32	%r117, 2146435072, 0, %p33;
	xor.b32  	%r118, %r117, 2146435072;
	setp.lt.s32	%p34, %r23, 0;
	selp.b32	%r119, %r118, %r117, %p34;
	selp.b32	%r120, 1072693248, %r119, %p32;
	mov.u32 	%r121, 0;
	mov.b64 	%fd174, {%r121, %r120};
	bra.uni 	BB40_29;

BB40_26:
	setp.neu.f64	%p31, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd174, %fd20;
	@%p31 bra 	BB40_29;

	shr.s32 	%r111, %r23, 31;
	and.b32  	%r112, %r111, -2146435072;
	add.s32 	%r113, %r112, 2146435072;
	or.b32  	%r114, %r113, -2147483648;
	selp.b32	%r115, %r114, %r113, %p1;
	mov.u32 	%r116, 0;
	mov.b64 	%fd174, {%r116, %r115};

BB40_29:
	setp.eq.f64	%p35, %fd13, 0d0000000000000000;
	setp.eq.f64	%p36, %fd1, 0d3FF0000000000000;
	or.pred  	%p37, %p36, %p35;
	selp.f64	%fd177, 0d3FF0000000000000, %fd174, %p37;

BB40_31:
	add.f64 	%fd118, %fd177, 0dBFF0000000000000;
	mul.f64 	%fd178, %fd118, 0d4059000000000000;

BB40_32:
	setp.eq.s32	%p38, %r32, 0;
	@%p38 bra 	BB40_52;
	bra.uni 	BB40_33;

BB40_52:
	fma.rn.f64 	%fd186, %fd6, %fd70, 0d3FF0000000000000;
	bra.uni 	BB40_53;

BB40_33:
	setp.eq.s32	%p39, %r32, 1;
	@%p39 bra 	BB40_38;
	bra.uni 	BB40_34;

BB40_38:
	ld.param.f64 	%fd168, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+16];
	mul.f64 	%fd35, %fd168, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd35;
	}
	bfe.u32 	%r134, %r28, 20, 11;
	add.s32 	%r135, %r134, -1012;
	mov.b64 	 %rd8, %fd35;
	shl.b64 	%rd4, %rd8, %r135;
	setp.eq.s64	%p44, %rd4, -9223372036854775808;
	abs.f64 	%fd36, %fd2;
	// Callseq Start 153
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd36;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd35;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd185, [retval0+0];
	
	//{
	}// Callseq End 153
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd2;
	}
	setp.lt.s32	%p45, %r29, 0;
	and.pred  	%p2, %p45, %p44;
	@!%p2 bra 	BB40_40;
	bra.uni 	BB40_39;

BB40_39:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd185;
	}
	xor.b32  	%r137, %r136, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r138, %temp}, %fd185;
	}
	mov.b64 	%fd185, {%r138, %r137};

BB40_40:
	mov.f64 	%fd184, %fd185;
	setp.eq.f64	%p46, %fd2, 0d0000000000000000;
	@%p46 bra 	BB40_43;
	bra.uni 	BB40_41;

BB40_43:
	selp.b32	%r139, %r29, 0, %p44;
	or.b32  	%r140, %r139, 2146435072;
	setp.lt.s32	%p50, %r28, 0;
	selp.b32	%r141, %r140, %r139, %p50;
	mov.u32 	%r142, 0;
	mov.b64 	%fd184, {%r142, %r141};
	bra.uni 	BB40_44;

BB40_34:
	mov.f64 	%fd186, 0d0000000000000000;
	setp.ne.s32	%p40, %r32, 2;
	@%p40 bra 	BB40_53;

	mul.f64 	%fd31, %fd6, %fd70;
	mov.f64 	%fd120, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd121, %fd31, %fd120;
	mov.f64 	%fd122, 0d4338000000000000;
	add.rn.f64 	%fd123, %fd121, %fd122;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd123;
	}
	mov.f64 	%fd124, 0dC338000000000000;
	add.rn.f64 	%fd125, %fd123, %fd124;
	mov.f64 	%fd126, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd127, %fd125, %fd126, %fd31;
	mov.f64 	%fd128, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd129, %fd125, %fd128, %fd127;
	mov.f64 	%fd130, 0d3E928AF3FCA213EA;
	mov.f64 	%fd131, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd132, %fd131, %fd129, %fd130;
	mov.f64 	%fd133, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd134, %fd132, %fd129, %fd133;
	mov.f64 	%fd135, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd136, %fd134, %fd129, %fd135;
	mov.f64 	%fd137, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd138, %fd136, %fd129, %fd137;
	mov.f64 	%fd139, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd140, %fd138, %fd129, %fd139;
	mov.f64 	%fd141, 0d3F81111111122322;
	fma.rn.f64 	%fd142, %fd140, %fd129, %fd141;
	mov.f64 	%fd143, 0d3FA55555555502A1;
	fma.rn.f64 	%fd144, %fd142, %fd129, %fd143;
	mov.f64 	%fd145, 0d3FC5555555555511;
	fma.rn.f64 	%fd146, %fd144, %fd129, %fd145;
	mov.f64 	%fd147, 0d3FE000000000000B;
	fma.rn.f64 	%fd148, %fd146, %fd129, %fd147;
	mov.f64 	%fd149, 0d3FF0000000000000;
	fma.rn.f64 	%fd150, %fd148, %fd129, %fd149;
	fma.rn.f64 	%fd151, %fd150, %fd129, %fd149;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd151;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd151;
	}
	shl.b32 	%r122, %r25, 20;
	add.s32 	%r123, %r27, %r122;
	mov.b64 	%fd186, {%r26, %r123};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd31;
	}
	mov.b32 	 %f4, %r124;
	abs.f32 	%f2, %f4;
	setp.lt.f32	%p41, %f2, 0f4086232B;
	@%p41 bra 	BB40_53;

	setp.lt.f64	%p42, %fd31, 0d0000000000000000;
	add.f64 	%fd152, %fd31, 0d7FF0000000000000;
	selp.f64	%fd186, 0d0000000000000000, %fd152, %p42;
	setp.geu.f32	%p43, %f2, 0f40874800;
	@%p43 bra 	BB40_53;

	shr.u32 	%r125, %r25, 31;
	add.s32 	%r126, %r25, %r125;
	shr.s32 	%r127, %r126, 1;
	shl.b32 	%r128, %r127, 20;
	add.s32 	%r129, %r128, %r27;
	mov.b64 	%fd153, {%r26, %r129};
	sub.s32 	%r130, %r25, %r127;
	shl.b32 	%r131, %r130, 20;
	add.s32 	%r132, %r131, 1072693248;
	mov.u32 	%r133, 0;
	mov.b64 	%fd154, {%r133, %r132};
	mul.f64 	%fd186, %fd153, %fd154;
	bra.uni 	BB40_53;

BB40_41:
	setp.gt.s32	%p47, %r29, -1;
	@%p47 bra 	BB40_44;

	cvt.rzi.f64.f64	%fd155, %fd35;
	setp.neu.f64	%p48, %fd155, %fd35;
	selp.f64	%fd184, 0dFFF8000000000000, %fd184, %p48;

BB40_44:
	mov.f64 	%fd42, %fd184;
	add.f64 	%fd43, %fd35, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd43;
	}
	and.b32  	%r144, %r143, 2146435072;
	setp.ne.s32	%p51, %r144, 2146435072;
	mov.f64 	%fd183, %fd42;
	@%p51 bra 	BB40_51;

	setp.gtu.f64	%p52, %fd36, 0d7FF0000000000000;
	mov.f64 	%fd183, %fd43;
	@%p52 bra 	BB40_51;

	abs.f64 	%fd44, %fd35;
	setp.gtu.f64	%p53, %fd44, 0d7FF0000000000000;
	mov.f64 	%fd182, %fd43;
	mov.f64 	%fd183, %fd182;
	@%p53 bra 	BB40_51;

	setp.eq.f64	%p54, %fd44, 0d7FF0000000000000;
	@%p54 bra 	BB40_50;
	bra.uni 	BB40_48;

BB40_50:
	setp.eq.f64	%p56, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p57, %fd36, 0d3FF0000000000000;
	selp.b32	%r151, 2146435072, 0, %p57;
	xor.b32  	%r152, %r151, 2146435072;
	setp.lt.s32	%p58, %r28, 0;
	selp.b32	%r153, %r152, %r151, %p58;
	selp.b32	%r154, 1072693248, %r153, %p56;
	mov.u32 	%r155, 0;
	mov.b64 	%fd183, {%r155, %r154};
	bra.uni 	BB40_51;

BB40_48:
	setp.neu.f64	%p55, %fd36, 0d7FF0000000000000;
	mov.f64 	%fd183, %fd42;
	@%p55 bra 	BB40_51;

	shr.s32 	%r145, %r28, 31;
	and.b32  	%r146, %r145, -2146435072;
	add.s32 	%r147, %r146, 2146435072;
	or.b32  	%r148, %r147, -2147483648;
	selp.b32	%r149, %r148, %r147, %p2;
	mov.u32 	%r150, 0;
	mov.b64 	%fd183, {%r150, %r149};

BB40_51:
	setp.eq.f64	%p59, %fd35, 0d0000000000000000;
	setp.eq.f64	%p60, %fd2, 0d3FF0000000000000;
	or.pred  	%p61, %p60, %p59;
	selp.f64	%fd186, 0d3FF0000000000000, %fd183, %p61;

BB40_53:
	rcp.rn.f64 	%fd51, %fd186;
	mul.f64 	%fd52, %fd178, %fd51;
	mul.f64 	%fd156, %fd51, %fd52;
	mul.f64 	%fd188, %fd6, %fd156;
	sub.f64 	%fd157, %fd189, %fd188;
	selp.f64	%fd187, %fd157, %fd189, %p38;
	setp.ne.s32	%p63, %r32, 1;
	@%p63 bra 	BB40_55;

	mul.f64 	%fd158, %fd6, %fd178;
	mul.f64 	%fd159, %fd158, %fd51;
	div.rn.f64 	%fd160, %fd159, %fd2;
	sub.f64 	%fd187, %fd187, %fd160;

BB40_55:
	add.f64 	%fd190, %fd190, %fd52;
	setp.eq.s32	%p64, %r32, 2;
	mul.f64 	%fd161, %fd6, %fd52;
	sub.f64 	%fd162, %fd187, %fd161;
	selp.f64	%fd189, %fd162, %fd187, %p64;
	setp.ne.s32	%p65, %r32, 3;
	@%p65 bra 	BB40_59;

	setp.le.f64	%p66, %fd6, %fd3;
	@%p66 bra 	BB40_58;

	mul.f64 	%fd163, %fd6, %fd178;
	mul.f64 	%fd164, %fd163, %fd51;
	div.rn.f64 	%fd188, %fd164, %fd2;

BB40_58:
	sub.f64 	%fd189, %fd189, %fd188;

BB40_59:
	ld.param.u32 	%r156, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_3];
	add.s64 	%rd9, %rd9, 56;
	add.s32 	%r164, %r164, 1;
	setp.lt.s32	%p67, %r164, %r156;
	@%p67 bra 	BB40_2;

BB40_60:
	mov.f64 	%fd191, 0d0000000000000000;
	setp.eq.f64	%p68, %fd190, 0d0000000000000000;
	@%p68 bra 	BB40_62;

	neg.f64 	%fd166, %fd189;
	div.rn.f64 	%fd191, %fd166, %fd190;

BB40_62:
	st.param.f64	[func_retval0+0], %fd191;
	ret;
}

	// .globl	_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i
.visible .func  (.param .b64 func_retval0) _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i(
	.param .align 8 .b8 _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0[40],
	.param .align 8 .b8 _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_1[24],
	.param .b32 _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_2,
	.param .align 4 .b8 _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_3[16],
	.param .align 4 .b8 _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_4[16],
	.param .b32 _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_5
)
{
	.reg .pred 	%p<69>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<167>;
	.reg .f64 	%fd<191>;
	.reg .b64 	%rd<10>;


	ld.param.u32 	%r31, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0+24];
	ld.param.f64 	%fd69, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0+16];
	ld.param.f64 	%fd68, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0+8];
	ld.param.u32 	%r35, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_1+16];
	ld.param.f64 	%fd71, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_1+8];
	ld.param.f64 	%fd70, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_1];
	ld.param.u32 	%r45, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_5];
	mov.f64 	%fd189, 0d0000000000000000;
	mov.f64 	%fd188, %fd189;
	setp.lt.s32	%p3, %r45, 1;
	@%p3 bra 	BB41_60;

	div.rn.f64 	%fd76, %fd68, %fd69;
	add.f64 	%fd1, %fd76, 0d3FF0000000000000;
	div.rn.f64 	%fd77, %fd70, %fd71;
	add.f64 	%fd2, %fd77, 0d3FF0000000000000;
	rcp.rn.f64 	%fd3, %fd71;
	mov.f64 	%fd189, 0d0000000000000000;
	mov.f64 	%fd188, %fd189;
	mov.u32 	%r164, 0;

BB41_2:
	ld.param.u32 	%r156, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_3+12];
	ld.param.u64 	%rd9, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0];
	mul.wide.s32 	%rd5, %r164, 56;
	add.s64 	%rd6, %rd9, %rd5;
	add.s64 	%rd1, %rd6, 12;
	ld.u32 	%r47, [%rd6+12];
	setp.gt.s32	%p4, %r156, %r47;
	@%p4 bra 	BB41_59;

	ld.param.u32 	%r157, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_1+20];
	setp.eq.s32	%p5, %r157, 0;
	ld.v2.u32 	{%r48, %r49}, [%rd1+-4];
	ld.v2.u32 	{%r50, %r51}, [%rd1+-12];
	@%p5 bra 	BB41_5;
	bra.uni 	BB41_4;

BB41_5:
	ld.param.u32 	%r162, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_4];
	ld.param.u32 	%r161, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_4+8];
	ld.param.u32 	%r160, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_4+4];
	setp.lt.s32	%p6, %r160, 30;
	setp.eq.s32	%p7, %r51, 31;
	and.pred  	%p8, %p7, %p6;
	selp.b32	%r52, 1, %r51, %p8;
	selp.u32	%r53, 1, 0, %p8;
	sub.s32 	%r54, %r48, %r161;
	sub.s32 	%r55, %r50, %r162;
	add.s32 	%r56, %r55, %r53;
	mul.lo.s32 	%r57, %r56, 30;
	mov.u32 	%r58, 30;
	sub.s32 	%r59, %r58, %r160;
	mov.u32 	%r60, 0;
	max.s32 	%r61, %r60, %r59;
	min.s32 	%r62, %r58, %r52;
	mad.lo.s32 	%r63, %r54, 360, %r57;
	add.s32 	%r64, %r63, %r61;
	add.s32 	%r65, %r64, %r62;
	add.s32 	%r165, %r65, -30;
	bra.uni 	BB41_6;

BB41_4:
	ld.param.u32 	%r158, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_4+12];
	sub.s32 	%r165, %r49, %r158;

BB41_6:
	cvt.rn.f64.s32	%fd78, %r165;
	div.rn.f64 	%fd6, %fd78, 0d4076800000000000;
	ld.f64 	%fd177, [%rd1+36];
	setp.neu.f64	%p9, %fd177, 0dBFF0000000000000;
	@%p9 bra 	BB41_32;

	ld.param.u32 	%r159, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0+36];
	setp.eq.s32	%p10, %r159, 0;
	ld.v2.u32 	{%r66, %r67}, [%rd1+12];
	ld.v2.u32 	{%r68, %r69}, [%rd1+4];
	ld.v2.u32 	{%r70, %r71}, [%rd1+28];
	ld.v2.u32 	{%r72, %r73}, [%rd1+20];
	@%p10 bra 	BB41_9;
	bra.uni 	BB41_8;

BB41_9:
	setp.lt.s32	%p11, %r69, 30;
	setp.eq.s32	%p12, %r73, 31;
	and.pred  	%p13, %p12, %p11;
	selp.b32	%r74, 1, %r73, %p13;
	selp.u32	%r75, 1, 0, %p13;
	sub.s32 	%r76, %r70, %r66;
	sub.s32 	%r77, %r72, %r68;
	add.s32 	%r78, %r77, %r75;
	mul.lo.s32 	%r79, %r78, 30;
	mov.u32 	%r80, 30;
	sub.s32 	%r81, %r80, %r69;
	mov.u32 	%r82, 0;
	max.s32 	%r83, %r82, %r81;
	min.s32 	%r84, %r80, %r74;
	mad.lo.s32 	%r85, %r76, 360, %r79;
	add.s32 	%r86, %r85, %r83;
	add.s32 	%r87, %r86, %r84;
	add.s32 	%r166, %r87, -30;
	bra.uni 	BB41_10;

BB41_8:
	sub.s32 	%r166, %r71, %r67;

BB41_10:
	setp.eq.s32	%p14, %r31, 0;
	cvt.rn.f64.s32	%fd79, %r166;
	div.rn.f64 	%fd8, %fd79, 0d4076800000000000;
	@%p14 bra 	BB41_30;
	bra.uni 	BB41_11;

BB41_30:
	fma.rn.f64 	%fd176, %fd68, %fd8, 0d3FF0000000000000;
	bra.uni 	BB41_31;

BB41_11:
	setp.eq.s32	%p15, %r31, 1;
	@%p15 bra 	BB41_16;
	bra.uni 	BB41_12;

BB41_16:
	ld.param.f64 	%fd168, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_0+16];
	mul.f64 	%fd13, %fd168, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd13;
	}
	bfe.u32 	%r100, %r23, 20, 11;
	add.s32 	%r101, %r100, -1012;
	mov.b64 	 %rd7, %fd13;
	shl.b64 	%rd2, %rd7, %r101;
	setp.eq.s64	%p20, %rd2, -9223372036854775808;
	abs.f64 	%fd14, %fd1;
	// Callseq Start 154
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd14;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd13;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd175, [retval0+0];
	
	//{
	}// Callseq End 154
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd1;
	}
	setp.lt.s32	%p21, %r24, 0;
	and.pred  	%p1, %p21, %p20;
	@!%p1 bra 	BB41_18;
	bra.uni 	BB41_17;

BB41_17:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd175;
	}
	xor.b32  	%r103, %r102, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r104, %temp}, %fd175;
	}
	mov.b64 	%fd175, {%r104, %r103};

BB41_18:
	mov.f64 	%fd174, %fd175;
	setp.eq.f64	%p22, %fd1, 0d0000000000000000;
	@%p22 bra 	BB41_21;
	bra.uni 	BB41_19;

BB41_21:
	selp.b32	%r105, %r24, 0, %p20;
	or.b32  	%r106, %r105, 2146435072;
	setp.lt.s32	%p26, %r23, 0;
	selp.b32	%r107, %r106, %r105, %p26;
	mov.u32 	%r108, 0;
	mov.b64 	%fd174, {%r108, %r107};
	bra.uni 	BB41_22;

BB41_12:
	mov.f64 	%fd176, 0d0000000000000000;
	setp.ne.s32	%p16, %r31, 2;
	@%p16 bra 	BB41_31;

	mul.f64 	%fd9, %fd68, %fd8;
	mov.f64 	%fd81, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd82, %fd9, %fd81;
	mov.f64 	%fd83, 0d4338000000000000;
	add.rn.f64 	%fd84, %fd82, %fd83;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd84;
	}
	mov.f64 	%fd85, 0dC338000000000000;
	add.rn.f64 	%fd86, %fd84, %fd85;
	mov.f64 	%fd87, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd88, %fd86, %fd87, %fd9;
	mov.f64 	%fd89, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd90, %fd86, %fd89, %fd88;
	mov.f64 	%fd91, 0d3E928AF3FCA213EA;
	mov.f64 	%fd92, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd93, %fd92, %fd90, %fd91;
	mov.f64 	%fd94, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd95, %fd93, %fd90, %fd94;
	mov.f64 	%fd96, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd97, %fd95, %fd90, %fd96;
	mov.f64 	%fd98, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd99, %fd97, %fd90, %fd98;
	mov.f64 	%fd100, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd101, %fd99, %fd90, %fd100;
	mov.f64 	%fd102, 0d3F81111111122322;
	fma.rn.f64 	%fd103, %fd101, %fd90, %fd102;
	mov.f64 	%fd104, 0d3FA55555555502A1;
	fma.rn.f64 	%fd105, %fd103, %fd90, %fd104;
	mov.f64 	%fd106, 0d3FC5555555555511;
	fma.rn.f64 	%fd107, %fd105, %fd90, %fd106;
	mov.f64 	%fd108, 0d3FE000000000000B;
	fma.rn.f64 	%fd109, %fd107, %fd90, %fd108;
	mov.f64 	%fd110, 0d3FF0000000000000;
	fma.rn.f64 	%fd111, %fd109, %fd90, %fd110;
	fma.rn.f64 	%fd112, %fd111, %fd90, %fd110;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd112;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd112;
	}
	shl.b32 	%r88, %r20, 20;
	add.s32 	%r89, %r22, %r88;
	mov.b64 	%fd176, {%r21, %r89};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd9;
	}
	mov.b32 	 %f3, %r90;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p17, %f1, 0f4086232B;
	@%p17 bra 	BB41_31;

	setp.lt.f64	%p18, %fd9, 0d0000000000000000;
	add.f64 	%fd113, %fd9, 0d7FF0000000000000;
	selp.f64	%fd176, 0d0000000000000000, %fd113, %p18;
	setp.geu.f32	%p19, %f1, 0f40874800;
	@%p19 bra 	BB41_31;

	shr.u32 	%r91, %r20, 31;
	add.s32 	%r92, %r20, %r91;
	shr.s32 	%r93, %r92, 1;
	shl.b32 	%r94, %r93, 20;
	add.s32 	%r95, %r94, %r22;
	mov.b64 	%fd114, {%r21, %r95};
	sub.s32 	%r96, %r20, %r93;
	shl.b32 	%r97, %r96, 20;
	add.s32 	%r98, %r97, 1072693248;
	mov.u32 	%r99, 0;
	mov.b64 	%fd115, {%r99, %r98};
	mul.f64 	%fd176, %fd114, %fd115;
	bra.uni 	BB41_31;

BB41_19:
	setp.gt.s32	%p23, %r24, -1;
	@%p23 bra 	BB41_22;

	cvt.rzi.f64.f64	%fd116, %fd13;
	setp.neu.f64	%p24, %fd116, %fd13;
	selp.f64	%fd174, 0dFFF8000000000000, %fd174, %p24;

BB41_22:
	mov.f64 	%fd20, %fd174;
	add.f64 	%fd21, %fd13, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd21;
	}
	and.b32  	%r110, %r109, 2146435072;
	setp.ne.s32	%p27, %r110, 2146435072;
	mov.f64 	%fd173, %fd20;
	@%p27 bra 	BB41_29;

	setp.gtu.f64	%p28, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd173, %fd21;
	@%p28 bra 	BB41_29;

	abs.f64 	%fd22, %fd13;
	setp.gtu.f64	%p29, %fd22, 0d7FF0000000000000;
	mov.f64 	%fd172, %fd21;
	mov.f64 	%fd173, %fd172;
	@%p29 bra 	BB41_29;

	setp.eq.f64	%p30, %fd22, 0d7FF0000000000000;
	@%p30 bra 	BB41_28;
	bra.uni 	BB41_26;

BB41_28:
	setp.eq.f64	%p32, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p33, %fd14, 0d3FF0000000000000;
	selp.b32	%r117, 2146435072, 0, %p33;
	xor.b32  	%r118, %r117, 2146435072;
	setp.lt.s32	%p34, %r23, 0;
	selp.b32	%r119, %r118, %r117, %p34;
	selp.b32	%r120, 1072693248, %r119, %p32;
	mov.u32 	%r121, 0;
	mov.b64 	%fd173, {%r121, %r120};
	bra.uni 	BB41_29;

BB41_26:
	setp.neu.f64	%p31, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd173, %fd20;
	@%p31 bra 	BB41_29;

	shr.s32 	%r111, %r23, 31;
	and.b32  	%r112, %r111, -2146435072;
	add.s32 	%r113, %r112, 2146435072;
	or.b32  	%r114, %r113, -2147483648;
	selp.b32	%r115, %r114, %r113, %p1;
	mov.u32 	%r116, 0;
	mov.b64 	%fd173, {%r116, %r115};

BB41_29:
	setp.eq.f64	%p35, %fd13, 0d0000000000000000;
	setp.eq.f64	%p36, %fd1, 0d3FF0000000000000;
	or.pred  	%p37, %p36, %p35;
	selp.f64	%fd176, 0d3FF0000000000000, %fd173, %p37;

BB41_31:
	add.f64 	%fd117, %fd176, 0dBFF0000000000000;
	mul.f64 	%fd177, %fd117, 0d4059000000000000;

BB41_32:
	setp.eq.s32	%p38, %r35, 0;
	@%p38 bra 	BB41_52;
	bra.uni 	BB41_33;

BB41_52:
	fma.rn.f64 	%fd185, %fd70, %fd6, 0d3FF0000000000000;
	bra.uni 	BB41_53;

BB41_33:
	setp.eq.s32	%p39, %r35, 1;
	@%p39 bra 	BB41_38;
	bra.uni 	BB41_34;

BB41_38:
	ld.param.f64 	%fd167, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_1+8];
	mul.f64 	%fd35, %fd167, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd35;
	}
	bfe.u32 	%r134, %r28, 20, 11;
	add.s32 	%r135, %r134, -1012;
	mov.b64 	 %rd8, %fd35;
	shl.b64 	%rd3, %rd8, %r135;
	setp.eq.s64	%p44, %rd3, -9223372036854775808;
	abs.f64 	%fd36, %fd2;
	// Callseq Start 155
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd36;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd35;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd184, [retval0+0];
	
	//{
	}// Callseq End 155
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd2;
	}
	setp.lt.s32	%p45, %r29, 0;
	and.pred  	%p2, %p45, %p44;
	@!%p2 bra 	BB41_40;
	bra.uni 	BB41_39;

BB41_39:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd184;
	}
	xor.b32  	%r137, %r136, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r138, %temp}, %fd184;
	}
	mov.b64 	%fd184, {%r138, %r137};

BB41_40:
	mov.f64 	%fd183, %fd184;
	setp.eq.f64	%p46, %fd2, 0d0000000000000000;
	@%p46 bra 	BB41_43;
	bra.uni 	BB41_41;

BB41_43:
	selp.b32	%r139, %r29, 0, %p44;
	or.b32  	%r140, %r139, 2146435072;
	setp.lt.s32	%p50, %r28, 0;
	selp.b32	%r141, %r140, %r139, %p50;
	mov.u32 	%r142, 0;
	mov.b64 	%fd183, {%r142, %r141};
	bra.uni 	BB41_44;

BB41_34:
	mov.f64 	%fd185, 0d0000000000000000;
	setp.ne.s32	%p40, %r35, 2;
	@%p40 bra 	BB41_53;

	mul.f64 	%fd31, %fd70, %fd6;
	mov.f64 	%fd119, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd120, %fd31, %fd119;
	mov.f64 	%fd121, 0d4338000000000000;
	add.rn.f64 	%fd122, %fd120, %fd121;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd122;
	}
	mov.f64 	%fd123, 0dC338000000000000;
	add.rn.f64 	%fd124, %fd122, %fd123;
	mov.f64 	%fd125, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd126, %fd124, %fd125, %fd31;
	mov.f64 	%fd127, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd128, %fd124, %fd127, %fd126;
	mov.f64 	%fd129, 0d3E928AF3FCA213EA;
	mov.f64 	%fd130, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd131, %fd130, %fd128, %fd129;
	mov.f64 	%fd132, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd133, %fd131, %fd128, %fd132;
	mov.f64 	%fd134, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd135, %fd133, %fd128, %fd134;
	mov.f64 	%fd136, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd137, %fd135, %fd128, %fd136;
	mov.f64 	%fd138, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd139, %fd137, %fd128, %fd138;
	mov.f64 	%fd140, 0d3F81111111122322;
	fma.rn.f64 	%fd141, %fd139, %fd128, %fd140;
	mov.f64 	%fd142, 0d3FA55555555502A1;
	fma.rn.f64 	%fd143, %fd141, %fd128, %fd142;
	mov.f64 	%fd144, 0d3FC5555555555511;
	fma.rn.f64 	%fd145, %fd143, %fd128, %fd144;
	mov.f64 	%fd146, 0d3FE000000000000B;
	fma.rn.f64 	%fd147, %fd145, %fd128, %fd146;
	mov.f64 	%fd148, 0d3FF0000000000000;
	fma.rn.f64 	%fd149, %fd147, %fd128, %fd148;
	fma.rn.f64 	%fd150, %fd149, %fd128, %fd148;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd150;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd150;
	}
	shl.b32 	%r122, %r25, 20;
	add.s32 	%r123, %r27, %r122;
	mov.b64 	%fd185, {%r26, %r123};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd31;
	}
	mov.b32 	 %f4, %r124;
	abs.f32 	%f2, %f4;
	setp.lt.f32	%p41, %f2, 0f4086232B;
	@%p41 bra 	BB41_53;

	setp.lt.f64	%p42, %fd31, 0d0000000000000000;
	add.f64 	%fd151, %fd31, 0d7FF0000000000000;
	selp.f64	%fd185, 0d0000000000000000, %fd151, %p42;
	setp.geu.f32	%p43, %f2, 0f40874800;
	@%p43 bra 	BB41_53;

	shr.u32 	%r125, %r25, 31;
	add.s32 	%r126, %r25, %r125;
	shr.s32 	%r127, %r126, 1;
	shl.b32 	%r128, %r127, 20;
	add.s32 	%r129, %r128, %r27;
	mov.b64 	%fd152, {%r26, %r129};
	sub.s32 	%r130, %r25, %r127;
	shl.b32 	%r131, %r130, 20;
	add.s32 	%r132, %r131, 1072693248;
	mov.u32 	%r133, 0;
	mov.b64 	%fd153, {%r133, %r132};
	mul.f64 	%fd185, %fd152, %fd153;
	bra.uni 	BB41_53;

BB41_41:
	setp.gt.s32	%p47, %r29, -1;
	@%p47 bra 	BB41_44;

	cvt.rzi.f64.f64	%fd154, %fd35;
	setp.neu.f64	%p48, %fd154, %fd35;
	selp.f64	%fd183, 0dFFF8000000000000, %fd183, %p48;

BB41_44:
	mov.f64 	%fd42, %fd183;
	add.f64 	%fd43, %fd35, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd43;
	}
	and.b32  	%r144, %r143, 2146435072;
	setp.ne.s32	%p51, %r144, 2146435072;
	mov.f64 	%fd182, %fd42;
	@%p51 bra 	BB41_51;

	setp.gtu.f64	%p52, %fd36, 0d7FF0000000000000;
	mov.f64 	%fd182, %fd43;
	@%p52 bra 	BB41_51;

	abs.f64 	%fd44, %fd35;
	setp.gtu.f64	%p53, %fd44, 0d7FF0000000000000;
	mov.f64 	%fd181, %fd43;
	mov.f64 	%fd182, %fd181;
	@%p53 bra 	BB41_51;

	setp.eq.f64	%p54, %fd44, 0d7FF0000000000000;
	@%p54 bra 	BB41_50;
	bra.uni 	BB41_48;

BB41_50:
	setp.eq.f64	%p56, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p57, %fd36, 0d3FF0000000000000;
	selp.b32	%r151, 2146435072, 0, %p57;
	xor.b32  	%r152, %r151, 2146435072;
	setp.lt.s32	%p58, %r28, 0;
	selp.b32	%r153, %r152, %r151, %p58;
	selp.b32	%r154, 1072693248, %r153, %p56;
	mov.u32 	%r155, 0;
	mov.b64 	%fd182, {%r155, %r154};
	bra.uni 	BB41_51;

BB41_48:
	setp.neu.f64	%p55, %fd36, 0d7FF0000000000000;
	mov.f64 	%fd182, %fd42;
	@%p55 bra 	BB41_51;

	shr.s32 	%r145, %r28, 31;
	and.b32  	%r146, %r145, -2146435072;
	add.s32 	%r147, %r146, 2146435072;
	or.b32  	%r148, %r147, -2147483648;
	selp.b32	%r149, %r148, %r147, %p2;
	mov.u32 	%r150, 0;
	mov.b64 	%fd182, {%r150, %r149};

BB41_51:
	setp.eq.f64	%p59, %fd35, 0d0000000000000000;
	setp.eq.f64	%p60, %fd2, 0d3FF0000000000000;
	or.pred  	%p61, %p60, %p59;
	selp.f64	%fd185, 0d3FF0000000000000, %fd182, %p61;

BB41_53:
	rcp.rn.f64 	%fd51, %fd185;
	mul.f64 	%fd52, %fd177, %fd51;
	mul.f64 	%fd155, %fd51, %fd52;
	mul.f64 	%fd187, %fd6, %fd155;
	sub.f64 	%fd156, %fd188, %fd187;
	selp.f64	%fd186, %fd156, %fd188, %p38;
	setp.ne.s32	%p63, %r35, 1;
	@%p63 bra 	BB41_55;

	mul.f64 	%fd157, %fd6, %fd177;
	mul.f64 	%fd158, %fd157, %fd51;
	div.rn.f64 	%fd159, %fd158, %fd2;
	sub.f64 	%fd186, %fd186, %fd159;

BB41_55:
	add.f64 	%fd189, %fd189, %fd52;
	setp.eq.s32	%p64, %r35, 2;
	mul.f64 	%fd160, %fd6, %fd52;
	sub.f64 	%fd161, %fd186, %fd160;
	selp.f64	%fd188, %fd161, %fd186, %p64;
	setp.ne.s32	%p65, %r35, 3;
	@%p65 bra 	BB41_59;

	setp.le.f64	%p66, %fd6, %fd3;
	@%p66 bra 	BB41_58;

	mul.f64 	%fd162, %fd6, %fd177;
	mul.f64 	%fd163, %fd162, %fd51;
	div.rn.f64 	%fd187, %fd163, %fd2;

BB41_58:
	sub.f64 	%fd188, %fd188, %fd187;

BB41_59:
	ld.param.u32 	%r163, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb15bondsDateStructS1_i_param_5];
	add.s32 	%r164, %r164, 1;
	setp.lt.s32	%p67, %r164, %r163;
	@%p67 bra 	BB41_2;

BB41_60:
	mov.f64 	%fd190, 0d0000000000000000;
	setp.eq.f64	%p68, %fd189, 0d0000000000000000;
	@%p68 bra 	BB41_62;

	neg.f64 	%fd165, %fd188;
	div.rn.f64 	%fd190, %fd165, %fd189;

BB41_62:
	st.param.f64	[func_retval0+0], %fd190;
	ret;
}

	// .globl	_Z17closeGpuThreeArgsddi
.visible .func  (.param .b32 func_retval0) _Z17closeGpuThreeArgsddi(
	.param .b64 _Z17closeGpuThreeArgsddi_param_0,
	.param .b64 _Z17closeGpuThreeArgsddi_param_1,
	.param .b32 _Z17closeGpuThreeArgsddi_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<3>;
	.reg .f64 	%fd<10>;


	ld.param.f64 	%fd4, [_Z17closeGpuThreeArgsddi_param_0];
	ld.param.f64 	%fd3, [_Z17closeGpuThreeArgsddi_param_1];
	ld.param.u32 	%r1, [_Z17closeGpuThreeArgsddi_param_2];
	sub.f64 	%fd5, %fd4, %fd3;
	abs.f64 	%fd1, %fd5;
	cvt.rn.f32.s32	%f1, %r1;
	mul.f32 	%f2, %f1, 0f219392EF;
	cvt.f64.f32	%fd2, %f2;
	abs.f64 	%fd6, %fd4;
	mul.f64 	%fd7, %fd2, %fd6;
	setp.gtu.f64	%p1, %fd1, %fd7;
	mov.u16 	%rs4, 0;
	@%p1 bra 	BB42_2;

	abs.f64 	%fd8, %fd3;
	mul.f64 	%fd9, %fd2, %fd8;
	setp.le.f64	%p2, %fd1, %fd9;
	selp.u16	%rs4, 1, 0, %p2;

BB42_2:
	cvt.u32.u16	%r2, %rs4;
	st.param.b32	[func_retval0+0], %r2;
	ret;
}

	// .globl	_Z16enforceBoundsGpud
.visible .func  (.param .b64 func_retval0) _Z16enforceBoundsGpud(
	.param .b64 _Z16enforceBoundsGpud_param_0
)
{
	.reg .f64 	%fd<2>;


	ld.param.f64 	%fd1, [_Z16enforceBoundsGpud_param_0];
	st.param.f64	[func_retval0+0], %fd1;
	ret;
}

	// .globl	_Z18getBondsResultsGpu12inArgsStruct13resultsStructi
.visible .entry _Z18getBondsResultsGpu12inArgsStruct13resultsStructi(
	.param .align 8 .b8 _Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_0[56],
	.param .align 8 .b8 _Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_1[32],
	.param .u32 _Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_2
)
{
	.local .align 8 .b8 	__local_depot44[1040];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<580>;
	.reg .b16 	%rs<73>;
	.reg .f32 	%f<6>;
	.reg .b32 	%r<2133>;
	.reg .f64 	%fd<1010>;
	.reg .b64 	%rd<853>;


	mov.u64 	%rd852, __local_depot44;
	cvta.local.u64 	%SP, %rd852;
	ld.param.u64 	%rd48, [_Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_0+40];
	ld.param.u32 	%r448, [_Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_2];
	add.u64 	%rd54, %SP, 536;
	cvta.to.local.u64 	%rd1, %rd54;
	mov.u32 	%r449, %ntid.x;
	mov.u32 	%r450, %ctaid.x;
	mov.u32 	%r451, %tid.x;
	mad.lo.s32 	%r1, %r449, %r450, %r451;
	setp.ge.s32	%p20, %r1, %r448;
	@%p20 bra 	BB44_473;

	cvta.to.global.u64 	%rd55, %rd48;
	mul.wide.s32 	%rd56, %r1, 36;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.u32 	%r453, [%rd57+12];
	ld.global.u32 	%r1789, [%rd57+24];
	ld.global.u32 	%r1788, [%rd57+20];
	ld.global.u32 	%r1787, [%rd57+16];
	ld.global.u32 	%r5, [%rd57+28];
	mov.u32 	%r1790, 1;
	setp.le.s32	%p21, %r5, %r453;
	@%p21 bra 	BB44_15;

	mov.u32 	%r1784, %r1789;
	mov.u32 	%r1783, %r1788;
	mov.u32 	%r1790, 1;
	mov.u32 	%r1782, %r1787;

BB44_3:
	add.s32 	%r1782, %r1782, -6;
	setp.lt.s32	%p22, %r1782, 13;
	@%p22 bra 	BB44_5;

BB44_4:
	add.s32 	%r1784, %r1784, 1;
	add.s32 	%r1782, %r1782, -12;
	setp.gt.s32	%p23, %r1782, 12;
	@%p23 bra 	BB44_4;

BB44_5:
	setp.gt.s32	%p24, %r1782, 0;
	@%p24 bra 	BB44_7;

BB44_6:
	add.s32 	%r1784, %r1784, -1;
	add.s32 	%r1782, %r1782, 12;
	setp.lt.s32	%p25, %r1782, 1;
	@%p25 bra 	BB44_6;

BB44_7:
	add.u64 	%rd58, %SP, 0;
	cvta.to.local.u64 	%rd59, %rd58;
	add.u64 	%rd60, %SP, 52;
	cvta.to.local.u64 	%rd61, %rd60;
	mov.u64 	%rd64, 0;
	st.local.u8 	[%rd61+7], %rd64;
	st.local.u8 	[%rd61+6], %rd64;
	st.local.u8 	[%rd61+5], %rd64;
	mov.u64 	%rd65, 1;
	st.local.u8 	[%rd61+4], %rd65;
	st.local.u8 	[%rd61+3], %rd64;
	st.local.u8 	[%rd61+2], %rd64;
	st.local.u8 	[%rd61+1], %rd64;
	st.local.u8 	[%rd61], %rd65;
	st.local.u8 	[%rd61+15], %rd64;
	st.local.u8 	[%rd61+14], %rd64;
	st.local.u8 	[%rd61+13], %rd64;
	st.local.u8 	[%rd61+12], %rd65;
	st.local.u8 	[%rd61+11], %rd64;
	st.local.u8 	[%rd61+10], %rd64;
	st.local.u8 	[%rd61+9], %rd64;
	st.local.u8 	[%rd61+8], %rd65;
	st.local.u8 	[%rd61+23], %rd64;
	st.local.u8 	[%rd61+22], %rd64;
	st.local.u8 	[%rd61+21], %rd64;
	st.local.u8 	[%rd61+20], %rd65;
	st.local.u8 	[%rd61+19], %rd64;
	st.local.u8 	[%rd61+18], %rd64;
	st.local.u8 	[%rd61+17], %rd64;
	st.local.u8 	[%rd61+16], %rd65;
	st.local.u8 	[%rd61+31], %rd64;
	st.local.u8 	[%rd61+30], %rd64;
	st.local.u8 	[%rd61+29], %rd64;
	st.local.u8 	[%rd61+28], %rd65;
	st.local.u8 	[%rd61+27], %rd64;
	st.local.u8 	[%rd61+26], %rd64;
	st.local.u8 	[%rd61+25], %rd64;
	st.local.u8 	[%rd61+24], %rd65;
	st.local.u8 	[%rd61+39], %rd64;
	st.local.u8 	[%rd61+38], %rd64;
	st.local.u8 	[%rd61+37], %rd64;
	st.local.u8 	[%rd61+36], %rd65;
	st.local.u8 	[%rd61+35], %rd64;
	st.local.u8 	[%rd61+34], %rd64;
	st.local.u8 	[%rd61+33], %rd64;
	st.local.u8 	[%rd61+32], %rd65;
	st.local.u8 	[%rd61+47], %rd64;
	st.local.u8 	[%rd61+46], %rd64;
	st.local.u8 	[%rd61+45], %rd64;
	st.local.u8 	[%rd61+44], %rd65;
	st.local.u8 	[%rd61+43], %rd64;
	st.local.u8 	[%rd61+42], %rd64;
	st.local.u8 	[%rd61+41], %rd64;
	st.local.u8 	[%rd61+40], %rd65;
	st.local.u8 	[%rd61+55], %rd64;
	st.local.u8 	[%rd61+54], %rd64;
	st.local.u8 	[%rd61+53], %rd64;
	st.local.u8 	[%rd61+52], %rd65;
	st.local.u8 	[%rd61+51], %rd64;
	st.local.u8 	[%rd61+50], %rd64;
	st.local.u8 	[%rd61+49], %rd64;
	st.local.u8 	[%rd61+48], %rd65;
	st.local.u8 	[%rd61+63], %rd64;
	st.local.u8 	[%rd61+62], %rd64;
	st.local.u8 	[%rd61+61], %rd64;
	st.local.u8 	[%rd61+60], %rd65;
	st.local.u8 	[%rd61+59], %rd64;
	st.local.u8 	[%rd61+58], %rd64;
	st.local.u8 	[%rd61+57], %rd64;
	st.local.u8 	[%rd61+56], %rd65;
	st.local.u8 	[%rd61+71], %rd64;
	st.local.u8 	[%rd61+70], %rd64;
	st.local.u8 	[%rd61+69], %rd64;
	st.local.u8 	[%rd61+68], %rd65;
	st.local.u8 	[%rd61+67], %rd64;
	st.local.u8 	[%rd61+66], %rd64;
	st.local.u8 	[%rd61+65], %rd64;
	st.local.u8 	[%rd61+64], %rd65;
	st.local.u8 	[%rd61+79], %rd64;
	st.local.u8 	[%rd61+78], %rd64;
	st.local.u8 	[%rd61+77], %rd64;
	st.local.u8 	[%rd61+76], %rd65;
	st.local.u8 	[%rd61+75], %rd64;
	st.local.u8 	[%rd61+74], %rd64;
	st.local.u8 	[%rd61+73], %rd64;
	st.local.u8 	[%rd61+72], %rd65;
	st.local.u8 	[%rd61+87], %rd64;
	st.local.u8 	[%rd61+86], %rd64;
	st.local.u8 	[%rd61+85], %rd64;
	st.local.u8 	[%rd61+84], %rd65;
	st.local.u8 	[%rd61+83], %rd64;
	st.local.u8 	[%rd61+82], %rd64;
	st.local.u8 	[%rd61+81], %rd64;
	st.local.u8 	[%rd61+80], %rd65;
	st.local.u8 	[%rd61+95], %rd64;
	st.local.u8 	[%rd61+94], %rd64;
	st.local.u8 	[%rd61+93], %rd64;
	st.local.u8 	[%rd61+92], %rd65;
	st.local.u8 	[%rd61+91], %rd64;
	st.local.u8 	[%rd61+90], %rd64;
	st.local.u8 	[%rd61+89], %rd64;
	st.local.u8 	[%rd61+88], %rd65;
	st.local.u8 	[%rd61+103], %rd64;
	st.local.u8 	[%rd61+102], %rd64;
	st.local.u8 	[%rd61+101], %rd64;
	st.local.u8 	[%rd61+100], %rd65;
	st.local.u8 	[%rd61+99], %rd64;
	st.local.u8 	[%rd61+98], %rd64;
	st.local.u8 	[%rd61+97], %rd64;
	st.local.u8 	[%rd61+96], %rd65;
	st.local.u8 	[%rd61+111], %rd64;
	st.local.u8 	[%rd61+110], %rd64;
	st.local.u8 	[%rd61+109], %rd64;
	st.local.u8 	[%rd61+108], %rd65;
	st.local.u8 	[%rd61+107], %rd64;
	st.local.u8 	[%rd61+106], %rd64;
	st.local.u8 	[%rd61+105], %rd64;
	st.local.u8 	[%rd61+104], %rd65;
	st.local.u8 	[%rd61+119], %rd64;
	st.local.u8 	[%rd61+118], %rd64;
	st.local.u8 	[%rd61+117], %rd64;
	st.local.u8 	[%rd61+116], %rd65;
	st.local.u8 	[%rd61+115], %rd64;
	st.local.u8 	[%rd61+114], %rd64;
	st.local.u8 	[%rd61+113], %rd64;
	st.local.u8 	[%rd61+112], %rd65;
	mov.u16 	%rs21, 1;
	st.local.u8 	[%rd61+120], %rs21;
	add.s32 	%r26, %r1784, -1900;
	cvt.s64.s32	%rd66, %r26;
	add.s64 	%rd67, %rd61, %rd66;
	ld.local.u8 	%rs22, [%rd67];
	mov.u32 	%r455, 31;
	st.local.u32 	[%rd61], %r455;
	mov.u32 	%r456, 28;
	st.local.u32 	[%rd61+4], %r456;
	st.local.u32 	[%rd61+8], %r455;
	mov.u32 	%r457, 30;
	st.local.u32 	[%rd61+12], %r457;
	st.local.u32 	[%rd61+16], %r455;
	st.local.u32 	[%rd61+20], %r457;
	st.local.u32 	[%rd61+24], %r455;
	st.local.u32 	[%rd61+28], %r455;
	st.local.u32 	[%rd61+32], %r457;
	st.local.u32 	[%rd61+36], %r455;
	st.local.u32 	[%rd61+40], %r457;
	st.local.u32 	[%rd61+44], %r455;
	mov.u64 	%rd68, 29;
	st.local.u32 	[%rd59+4], %rd68;
	mov.u64 	%rd69, 31;
	st.local.u32 	[%rd59], %rd69;
	mov.u64 	%rd70, 30;
	st.local.u32 	[%rd59+12], %rd70;
	st.local.u32 	[%rd59+8], %rd69;
	st.local.u32 	[%rd59+20], %rd70;
	st.local.u32 	[%rd59+16], %rd69;
	st.local.u32 	[%rd59+28], %rd69;
	st.local.u32 	[%rd59+24], %rd69;
	st.local.u32 	[%rd59+36], %rd69;
	st.local.u32 	[%rd59+32], %rd70;
	st.local.u32 	[%rd59+44], %rd69;
	st.local.u32 	[%rd59+40], %rd70;
	setp.eq.s16	%p26, %rs22, 0;
	@%p26 bra 	BB44_9;
	bra.uni 	BB44_8;

BB44_9:
	add.s32 	%r459, %r1782, -1;
	mul.wide.s32 	%rd77, %r459, 4;
	add.s64 	%rd78, %rd61, %rd77;
	ld.local.u32 	%r1785, [%rd78];
	bra.uni 	BB44_10;

BB44_8:
	add.s32 	%r458, %r1782, -1;
	mul.wide.s32 	%rd73, %r458, 4;
	add.s64 	%rd74, %rd59, %rd73;
	ld.local.u32 	%r1785, [%rd74];

BB44_10:
	min.s32 	%r1783, %r1785, %r1783;
	st.local.u8 	[%rd61+7], %rd64;
	st.local.u8 	[%rd61+6], %rd64;
	st.local.u8 	[%rd61+5], %rd64;
	st.local.u8 	[%rd61+4], %rd65;
	st.local.u8 	[%rd61+3], %rd64;
	st.local.u8 	[%rd61+2], %rd64;
	st.local.u8 	[%rd61+1], %rd64;
	st.local.u8 	[%rd61], %rd65;
	st.local.u8 	[%rd61+15], %rd64;
	st.local.u8 	[%rd61+14], %rd64;
	st.local.u8 	[%rd61+13], %rd64;
	st.local.u8 	[%rd61+12], %rd65;
	st.local.u8 	[%rd61+11], %rd64;
	st.local.u8 	[%rd61+10], %rd64;
	st.local.u8 	[%rd61+9], %rd64;
	st.local.u8 	[%rd61+8], %rd65;
	st.local.u8 	[%rd61+23], %rd64;
	st.local.u8 	[%rd61+22], %rd64;
	st.local.u8 	[%rd61+21], %rd64;
	st.local.u8 	[%rd61+20], %rd65;
	st.local.u8 	[%rd61+19], %rd64;
	st.local.u8 	[%rd61+18], %rd64;
	st.local.u8 	[%rd61+17], %rd64;
	st.local.u8 	[%rd61+16], %rd65;
	st.local.u8 	[%rd61+31], %rd64;
	st.local.u8 	[%rd61+30], %rd64;
	st.local.u8 	[%rd61+29], %rd64;
	st.local.u8 	[%rd61+28], %rd65;
	st.local.u8 	[%rd61+27], %rd64;
	st.local.u8 	[%rd61+26], %rd64;
	st.local.u8 	[%rd61+25], %rd64;
	st.local.u8 	[%rd61+24], %rd65;
	st.local.u8 	[%rd61+39], %rd64;
	st.local.u8 	[%rd61+38], %rd64;
	st.local.u8 	[%rd61+37], %rd64;
	st.local.u8 	[%rd61+36], %rd65;
	st.local.u8 	[%rd61+35], %rd64;
	st.local.u8 	[%rd61+34], %rd64;
	st.local.u8 	[%rd61+33], %rd64;
	st.local.u8 	[%rd61+32], %rd65;
	st.local.u8 	[%rd61+47], %rd64;
	st.local.u8 	[%rd61+46], %rd64;
	st.local.u8 	[%rd61+45], %rd64;
	st.local.u8 	[%rd61+44], %rd65;
	st.local.u8 	[%rd61+43], %rd64;
	st.local.u8 	[%rd61+42], %rd64;
	st.local.u8 	[%rd61+41], %rd64;
	st.local.u8 	[%rd61+40], %rd65;
	st.local.u8 	[%rd61+55], %rd64;
	st.local.u8 	[%rd61+54], %rd64;
	st.local.u8 	[%rd61+53], %rd64;
	st.local.u8 	[%rd61+52], %rd65;
	st.local.u8 	[%rd61+51], %rd64;
	st.local.u8 	[%rd61+50], %rd64;
	st.local.u8 	[%rd61+49], %rd64;
	st.local.u8 	[%rd61+48], %rd65;
	st.local.u8 	[%rd61+63], %rd64;
	st.local.u8 	[%rd61+62], %rd64;
	st.local.u8 	[%rd61+61], %rd64;
	st.local.u8 	[%rd61+60], %rd65;
	st.local.u8 	[%rd61+59], %rd64;
	st.local.u8 	[%rd61+58], %rd64;
	st.local.u8 	[%rd61+57], %rd64;
	st.local.u8 	[%rd61+56], %rd65;
	st.local.u8 	[%rd61+71], %rd64;
	st.local.u8 	[%rd61+70], %rd64;
	st.local.u8 	[%rd61+69], %rd64;
	st.local.u8 	[%rd61+68], %rd65;
	st.local.u8 	[%rd61+67], %rd64;
	st.local.u8 	[%rd61+66], %rd64;
	st.local.u8 	[%rd61+65], %rd64;
	st.local.u8 	[%rd61+64], %rd65;
	st.local.u8 	[%rd61+79], %rd64;
	st.local.u8 	[%rd61+78], %rd64;
	st.local.u8 	[%rd61+77], %rd64;
	st.local.u8 	[%rd61+76], %rd65;
	st.local.u8 	[%rd61+75], %rd64;
	st.local.u8 	[%rd61+74], %rd64;
	st.local.u8 	[%rd61+73], %rd64;
	st.local.u8 	[%rd61+72], %rd65;
	st.local.u8 	[%rd61+87], %rd64;
	st.local.u8 	[%rd61+86], %rd64;
	st.local.u8 	[%rd61+85], %rd64;
	st.local.u8 	[%rd61+84], %rd65;
	st.local.u8 	[%rd61+83], %rd64;
	st.local.u8 	[%rd61+82], %rd64;
	st.local.u8 	[%rd61+81], %rd64;
	st.local.u8 	[%rd61+80], %rd65;
	st.local.u8 	[%rd61+95], %rd64;
	st.local.u8 	[%rd61+94], %rd64;
	st.local.u8 	[%rd61+93], %rd64;
	st.local.u8 	[%rd61+92], %rd65;
	st.local.u8 	[%rd61+91], %rd64;
	st.local.u8 	[%rd61+90], %rd64;
	st.local.u8 	[%rd61+89], %rd64;
	st.local.u8 	[%rd61+88], %rd65;
	st.local.u8 	[%rd61+103], %rd64;
	st.local.u8 	[%rd61+102], %rd64;
	st.local.u8 	[%rd61+101], %rd64;
	st.local.u8 	[%rd61+100], %rd65;
	st.local.u8 	[%rd61+99], %rd64;
	st.local.u8 	[%rd61+98], %rd64;
	st.local.u8 	[%rd61+97], %rd64;
	st.local.u8 	[%rd61+96], %rd65;
	st.local.u8 	[%rd61+111], %rd64;
	st.local.u8 	[%rd61+110], %rd64;
	st.local.u8 	[%rd61+109], %rd64;
	st.local.u8 	[%rd61+108], %rd65;
	st.local.u8 	[%rd61+107], %rd64;
	st.local.u8 	[%rd61+106], %rd64;
	st.local.u8 	[%rd61+105], %rd64;
	st.local.u8 	[%rd61+104], %rd65;
	st.local.u8 	[%rd61+119], %rd64;
	st.local.u8 	[%rd61+118], %rd64;
	st.local.u8 	[%rd61+117], %rd64;
	st.local.u8 	[%rd61+116], %rd65;
	st.local.u8 	[%rd61+115], %rd64;
	st.local.u8 	[%rd61+114], %rd64;
	st.local.u8 	[%rd61+113], %rd64;
	st.local.u8 	[%rd61+112], %rd65;
	st.local.u8 	[%rd61+120], %rs21;
	ld.local.u8 	%rs24, [%rd67];
	mov.u32 	%r460, 0;
	st.local.u32 	[%rd61], %r460;
	st.local.u32 	[%rd61+4], %r455;
	mov.u32 	%r462, 59;
	st.local.u32 	[%rd61+8], %r462;
	mov.u32 	%r463, 90;
	st.local.u32 	[%rd61+12], %r463;
	mov.u32 	%r464, 120;
	st.local.u32 	[%rd61+16], %r464;
	mov.u32 	%r465, 151;
	st.local.u32 	[%rd61+20], %r465;
	mov.u32 	%r466, 181;
	st.local.u32 	[%rd61+24], %r466;
	mov.u32 	%r467, 212;
	st.local.u32 	[%rd61+28], %r467;
	mov.u32 	%r468, 243;
	st.local.u32 	[%rd61+32], %r468;
	mov.u32 	%r469, 273;
	st.local.u32 	[%rd61+36], %r469;
	mov.u32 	%r470, 304;
	st.local.u32 	[%rd61+40], %r470;
	mov.u32 	%r471, 334;
	st.local.u32 	[%rd61+44], %r471;
	mov.u32 	%r472, 365;
	st.local.u32 	[%rd61+48], %r472;
	st.local.u32 	[%rd59+4], %rd69;
	st.local.u32 	[%rd59], %rd64;
	mov.u64 	%rd89, 91;
	st.local.u32 	[%rd59+12], %rd89;
	mov.u64 	%rd90, 60;
	st.local.u32 	[%rd59+8], %rd90;
	mov.u64 	%rd91, 152;
	st.local.u32 	[%rd59+20], %rd91;
	mov.u64 	%rd92, 121;
	st.local.u32 	[%rd59+16], %rd92;
	mov.u64 	%rd93, 213;
	st.local.u32 	[%rd59+28], %rd93;
	mov.u64 	%rd94, 182;
	st.local.u32 	[%rd59+24], %rd94;
	mov.u64 	%rd95, 274;
	st.local.u32 	[%rd59+36], %rd95;
	mov.u64 	%rd96, 244;
	st.local.u32 	[%rd59+32], %rd96;
	mov.u64 	%rd97, 335;
	st.local.u32 	[%rd59+44], %rd97;
	mov.u64 	%rd98, 305;
	st.local.u32 	[%rd59+40], %rd98;
	mov.u32 	%r473, 366;
	st.local.u32 	[%rd59+48], %r473;
	setp.eq.s16	%p27, %rs24, 0;
	@%p27 bra 	BB44_12;
	bra.uni 	BB44_11;

BB44_12:
	add.s32 	%r475, %r1782, -1;
	mul.wide.s32 	%rd105, %r475, 4;
	add.s64 	%rd106, %rd61, %rd105;
	ld.local.u32 	%r1786, [%rd106];
	bra.uni 	BB44_13;

BB44_11:
	add.s32 	%r474, %r1782, -1;
	mul.wide.s32 	%rd101, %r474, 4;
	add.s64 	%rd102, %rd59, %rd101;
	ld.local.u32 	%r1786, [%rd102];

BB44_13:
	mov.u64 	%rd109, 366;
	st.local.u32 	[%rd61+4], %rd109;
	st.local.u32 	[%rd61], %rd64;
	mov.u64 	%rd111, 1096;
	st.local.u32 	[%rd61+12], %rd111;
	mov.u64 	%rd112, 731;
	st.local.u32 	[%rd61+8], %rd112;
	mov.u64 	%rd113, 1827;
	st.local.u32 	[%rd61+20], %rd113;
	mov.u64 	%rd114, 1461;
	st.local.u32 	[%rd61+16], %rd114;
	mov.u64 	%rd115, 2557;
	st.local.u32 	[%rd61+28], %rd115;
	mov.u64 	%rd116, 2192;
	st.local.u32 	[%rd61+24], %rd116;
	mov.u64 	%rd117, 3288;
	st.local.u32 	[%rd61+36], %rd117;
	mov.u64 	%rd118, 2922;
	st.local.u32 	[%rd61+32], %rd118;
	mov.u64 	%rd119, 4018;
	st.local.u32 	[%rd61+44], %rd119;
	mov.u64 	%rd120, 3653;
	st.local.u32 	[%rd61+40], %rd120;
	mov.u64 	%rd121, 4749;
	st.local.u32 	[%rd61+52], %rd121;
	mov.u64 	%rd122, 4383;
	st.local.u32 	[%rd61+48], %rd122;
	mov.u64 	%rd123, 5479;
	st.local.u32 	[%rd61+60], %rd123;
	mov.u64 	%rd124, 5114;
	st.local.u32 	[%rd61+56], %rd124;
	mov.u64 	%rd125, 6210;
	st.local.u32 	[%rd61+68], %rd125;
	mov.u64 	%rd126, 5844;
	st.local.u32 	[%rd61+64], %rd126;
	mov.u64 	%rd127, 6940;
	st.local.u32 	[%rd61+76], %rd127;
	mov.u64 	%rd128, 6575;
	st.local.u32 	[%rd61+72], %rd128;
	mov.u64 	%rd129, 7671;
	st.local.u32 	[%rd61+84], %rd129;
	mov.u64 	%rd130, 7305;
	st.local.u32 	[%rd61+80], %rd130;
	mov.u64 	%rd131, 8401;
	st.local.u32 	[%rd61+92], %rd131;
	mov.u64 	%rd132, 8036;
	st.local.u32 	[%rd61+88], %rd132;
	mov.u64 	%rd133, 9132;
	st.local.u32 	[%rd61+100], %rd133;
	mov.u64 	%rd134, 8766;
	st.local.u32 	[%rd61+96], %rd134;
	mov.u64 	%rd135, 9862;
	st.local.u32 	[%rd61+108], %rd135;
	mov.u64 	%rd136, 9497;
	st.local.u32 	[%rd61+104], %rd136;
	mov.u64 	%rd137, 10593;
	st.local.u32 	[%rd61+116], %rd137;
	mov.u64 	%rd138, 10227;
	st.local.u32 	[%rd61+112], %rd138;
	mov.u64 	%rd139, 11323;
	st.local.u32 	[%rd61+124], %rd139;
	mov.u64 	%rd140, 10958;
	st.local.u32 	[%rd61+120], %rd140;
	mov.u64 	%rd141, 12054;
	st.local.u32 	[%rd61+132], %rd141;
	mov.u64 	%rd142, 11688;
	st.local.u32 	[%rd61+128], %rd142;
	mov.u64 	%rd143, 12784;
	st.local.u32 	[%rd61+140], %rd143;
	mov.u64 	%rd144, 12419;
	st.local.u32 	[%rd61+136], %rd144;
	mov.u64 	%rd145, 13515;
	st.local.u32 	[%rd61+148], %rd145;
	mov.u64 	%rd146, 13149;
	st.local.u32 	[%rd61+144], %rd146;
	mov.u64 	%rd147, 14245;
	st.local.u32 	[%rd61+156], %rd147;
	mov.u64 	%rd148, 13880;
	st.local.u32 	[%rd61+152], %rd148;
	mov.u64 	%rd149, 14976;
	st.local.u32 	[%rd61+164], %rd149;
	mov.u64 	%rd150, 14610;
	st.local.u32 	[%rd61+160], %rd150;
	mov.u64 	%rd151, 15706;
	st.local.u32 	[%rd61+172], %rd151;
	mov.u64 	%rd152, 15341;
	st.local.u32 	[%rd61+168], %rd152;
	mov.u64 	%rd153, 16437;
	st.local.u32 	[%rd61+180], %rd153;
	mov.u64 	%rd154, 16071;
	st.local.u32 	[%rd61+176], %rd154;
	mov.u64 	%rd155, 17167;
	st.local.u32 	[%rd61+188], %rd155;
	mov.u64 	%rd156, 16802;
	st.local.u32 	[%rd61+184], %rd156;
	mov.u64 	%rd157, 17898;
	st.local.u32 	[%rd61+196], %rd157;
	mov.u64 	%rd158, 17532;
	st.local.u32 	[%rd61+192], %rd158;
	mov.u64 	%rd159, 18628;
	st.local.u32 	[%rd61+204], %rd159;
	mov.u64 	%rd160, 18263;
	st.local.u32 	[%rd61+200], %rd160;
	mov.u64 	%rd161, 19359;
	st.local.u32 	[%rd61+212], %rd161;
	mov.u64 	%rd162, 18993;
	st.local.u32 	[%rd61+208], %rd162;
	mov.u64 	%rd163, 20089;
	st.local.u32 	[%rd61+220], %rd163;
	mov.u64 	%rd164, 19724;
	st.local.u32 	[%rd61+216], %rd164;
	mov.u64 	%rd165, 20820;
	st.local.u32 	[%rd61+228], %rd165;
	mov.u64 	%rd166, 20454;
	st.local.u32 	[%rd61+224], %rd166;
	mov.u64 	%rd167, 21550;
	st.local.u32 	[%rd61+236], %rd167;
	mov.u64 	%rd168, 21185;
	st.local.u32 	[%rd61+232], %rd168;
	mov.u64 	%rd169, 22281;
	st.local.u32 	[%rd61+244], %rd169;
	mov.u64 	%rd170, 21915;
	st.local.u32 	[%rd61+240], %rd170;
	mov.u64 	%rd171, 23011;
	st.local.u32 	[%rd61+252], %rd171;
	mov.u64 	%rd172, 22646;
	st.local.u32 	[%rd61+248], %rd172;
	mov.u64 	%rd173, 23742;
	st.local.u32 	[%rd61+260], %rd173;
	mov.u64 	%rd174, 23376;
	st.local.u32 	[%rd61+256], %rd174;
	mov.u64 	%rd175, 24472;
	st.local.u32 	[%rd61+268], %rd175;
	mov.u64 	%rd176, 24107;
	st.local.u32 	[%rd61+264], %rd176;
	mov.u64 	%rd177, 25203;
	st.local.u32 	[%rd61+276], %rd177;
	mov.u64 	%rd178, 24837;
	st.local.u32 	[%rd61+272], %rd178;
	mov.u64 	%rd179, 25933;
	st.local.u32 	[%rd61+284], %rd179;
	mov.u64 	%rd180, 25568;
	st.local.u32 	[%rd61+280], %rd180;
	mov.u64 	%rd181, 26664;
	st.local.u32 	[%rd61+292], %rd181;
	mov.u64 	%rd182, 26298;
	st.local.u32 	[%rd61+288], %rd182;
	mov.u64 	%rd183, 27394;
	st.local.u32 	[%rd61+300], %rd183;
	mov.u64 	%rd184, 27029;
	st.local.u32 	[%rd61+296], %rd184;
	mov.u64 	%rd185, 28125;
	st.local.u32 	[%rd61+308], %rd185;
	mov.u64 	%rd186, 27759;
	st.local.u32 	[%rd61+304], %rd186;
	mov.u64 	%rd187, 28855;
	st.local.u32 	[%rd61+316], %rd187;
	mov.u64 	%rd188, 28490;
	st.local.u32 	[%rd61+312], %rd188;
	mov.u64 	%rd189, 29586;
	st.local.u32 	[%rd61+324], %rd189;
	mov.u64 	%rd190, 29220;
	st.local.u32 	[%rd61+320], %rd190;
	mov.u64 	%rd191, 30316;
	st.local.u32 	[%rd61+332], %rd191;
	mov.u64 	%rd192, 29951;
	st.local.u32 	[%rd61+328], %rd192;
	mov.u64 	%rd193, 31047;
	st.local.u32 	[%rd61+340], %rd193;
	mov.u64 	%rd194, 30681;
	st.local.u32 	[%rd61+336], %rd194;
	mov.u64 	%rd195, 31777;
	st.local.u32 	[%rd61+348], %rd195;
	mov.u64 	%rd196, 31412;
	st.local.u32 	[%rd61+344], %rd196;
	mov.u64 	%rd197, 32508;
	st.local.u32 	[%rd61+356], %rd197;
	mov.u64 	%rd198, 32142;
	st.local.u32 	[%rd61+352], %rd198;
	mov.u64 	%rd199, 33238;
	st.local.u32 	[%rd61+364], %rd199;
	mov.u64 	%rd200, 32873;
	st.local.u32 	[%rd61+360], %rd200;
	mov.u64 	%rd201, 33969;
	st.local.u32 	[%rd61+372], %rd201;
	mov.u64 	%rd202, 33603;
	st.local.u32 	[%rd61+368], %rd202;
	mov.u64 	%rd203, 34699;
	st.local.u32 	[%rd61+380], %rd203;
	mov.u64 	%rd204, 34334;
	st.local.u32 	[%rd61+376], %rd204;
	mov.u64 	%rd205, 35430;
	st.local.u32 	[%rd61+388], %rd205;
	mov.u64 	%rd206, 35064;
	st.local.u32 	[%rd61+384], %rd206;
	mov.u64 	%rd207, 36160;
	st.local.u32 	[%rd61+396], %rd207;
	mov.u64 	%rd208, 35795;
	st.local.u32 	[%rd61+392], %rd208;
	mov.u64 	%rd209, 36891;
	st.local.u32 	[%rd61+404], %rd209;
	mov.u64 	%rd210, 36525;
	st.local.u32 	[%rd61+400], %rd210;
	mov.u64 	%rd211, 37621;
	st.local.u32 	[%rd61+412], %rd211;
	mov.u64 	%rd212, 37256;
	st.local.u32 	[%rd61+408], %rd212;
	mov.u64 	%rd213, 38352;
	st.local.u32 	[%rd61+420], %rd213;
	mov.u64 	%rd214, 37986;
	st.local.u32 	[%rd61+416], %rd214;
	mov.u64 	%rd215, 39082;
	st.local.u32 	[%rd61+428], %rd215;
	mov.u64 	%rd216, 38717;
	st.local.u32 	[%rd61+424], %rd216;
	mov.u64 	%rd217, 39813;
	st.local.u32 	[%rd61+436], %rd217;
	mov.u64 	%rd218, 39447;
	st.local.u32 	[%rd61+432], %rd218;
	mov.u64 	%rd219, 40543;
	st.local.u32 	[%rd61+444], %rd219;
	mov.u64 	%rd220, 40178;
	st.local.u32 	[%rd61+440], %rd220;
	mov.u64 	%rd221, 41274;
	st.local.u32 	[%rd61+452], %rd221;
	mov.u64 	%rd222, 40908;
	st.local.u32 	[%rd61+448], %rd222;
	mov.u64 	%rd223, 42004;
	st.local.u32 	[%rd61+460], %rd223;
	mov.u64 	%rd224, 41639;
	st.local.u32 	[%rd61+456], %rd224;
	mov.u64 	%rd225, 42735;
	st.local.u32 	[%rd61+468], %rd225;
	mov.u64 	%rd226, 42369;
	st.local.u32 	[%rd61+464], %rd226;
	st.local.u32 	[%rd61+476], %rd225;
	mov.u64 	%rd227, 43100;
	st.local.u32 	[%rd61+472], %rd227;
	mov.u32 	%r476, 43830;
	st.local.u32 	[%rd61+480], %r476;
	shl.b64 	%rd228, %rd66, 2;
	add.s64 	%rd229, %rd61, %rd228;
	ld.local.u32 	%r477, [%rd229];
	add.s32 	%r478, %r1786, %r1783;
	add.s32 	%r479, %r478, %r477;
	add.s32 	%r1790, %r1790, 1;
	ld.global.u32 	%r484, [%rd57+12];
	setp.gt.s32	%p28, %r479, %r484;
	@%p28 bra 	BB44_3;

	ld.global.u32 	%r1789, [%rd57+24];
	ld.global.u32 	%r1788, [%rd57+20];
	ld.global.u32 	%r1787, [%rd57+16];

BB44_15:
	ld.global.f32 	%f3, [%rd57+32];
	cvt.f64.f32	%fd1, %f3;
	mad.lo.s32 	%r493, %r1790, -6, %r1787;
	mov.u32 	%r1811, %r1789;
	add.s32 	%r1791, %r493, 6;
	setp.lt.s32	%p29, %r1791, 13;
	@%p29 bra 	BB44_18;

	mov.u32 	%r1812, %r1811;

BB44_17:
	add.s32 	%r1812, %r1812, 1;
	add.s32 	%r1791, %r1791, -12;
	setp.gt.s32	%p30, %r1791, 12;
	mov.u32 	%r1811, %r1812;
	@%p30 bra 	BB44_17;

BB44_18:
	mov.u32 	%r1809, %r1811;
	setp.gt.s32	%p31, %r1791, 0;
	@%p31 bra 	BB44_21;

	mov.u32 	%r1810, %r1809;

BB44_20:
	add.s32 	%r1810, %r1810, -1;
	add.s32 	%r1791, %r1791, 12;
	setp.lt.s32	%p32, %r1791, 1;
	mov.u32 	%r1809, %r1810;
	@%p32 bra 	BB44_20;

BB44_21:
	mov.u32 	%r56, %r1809;
	add.u64 	%rd239, %SP, 52;
	cvta.to.local.u64 	%rd240, %rd239;
	mov.u64 	%rd241, 0;
	st.local.u8 	[%rd240+7], %rd241;
	st.local.u8 	[%rd240+6], %rd241;
	st.local.u8 	[%rd240+5], %rd241;
	mov.u64 	%rd242, 1;
	st.local.u8 	[%rd240+4], %rd242;
	st.local.u8 	[%rd240+3], %rd241;
	st.local.u8 	[%rd240+2], %rd241;
	st.local.u8 	[%rd240+1], %rd241;
	st.local.u8 	[%rd240], %rd242;
	st.local.u8 	[%rd240+15], %rd241;
	st.local.u8 	[%rd240+14], %rd241;
	st.local.u8 	[%rd240+13], %rd241;
	st.local.u8 	[%rd240+12], %rd242;
	st.local.u8 	[%rd240+11], %rd241;
	st.local.u8 	[%rd240+10], %rd241;
	st.local.u8 	[%rd240+9], %rd241;
	st.local.u8 	[%rd240+8], %rd242;
	st.local.u8 	[%rd240+23], %rd241;
	st.local.u8 	[%rd240+22], %rd241;
	st.local.u8 	[%rd240+21], %rd241;
	st.local.u8 	[%rd240+20], %rd242;
	st.local.u8 	[%rd240+19], %rd241;
	st.local.u8 	[%rd240+18], %rd241;
	st.local.u8 	[%rd240+17], %rd241;
	st.local.u8 	[%rd240+16], %rd242;
	st.local.u8 	[%rd240+31], %rd241;
	st.local.u8 	[%rd240+30], %rd241;
	st.local.u8 	[%rd240+29], %rd241;
	st.local.u8 	[%rd240+28], %rd242;
	st.local.u8 	[%rd240+27], %rd241;
	st.local.u8 	[%rd240+26], %rd241;
	st.local.u8 	[%rd240+25], %rd241;
	st.local.u8 	[%rd240+24], %rd242;
	st.local.u8 	[%rd240+39], %rd241;
	st.local.u8 	[%rd240+38], %rd241;
	st.local.u8 	[%rd240+37], %rd241;
	st.local.u8 	[%rd240+36], %rd242;
	st.local.u8 	[%rd240+35], %rd241;
	st.local.u8 	[%rd240+34], %rd241;
	st.local.u8 	[%rd240+33], %rd241;
	st.local.u8 	[%rd240+32], %rd242;
	st.local.u8 	[%rd240+47], %rd241;
	st.local.u8 	[%rd240+46], %rd241;
	st.local.u8 	[%rd240+45], %rd241;
	st.local.u8 	[%rd240+44], %rd242;
	st.local.u8 	[%rd240+43], %rd241;
	st.local.u8 	[%rd240+42], %rd241;
	st.local.u8 	[%rd240+41], %rd241;
	st.local.u8 	[%rd240+40], %rd242;
	st.local.u8 	[%rd240+55], %rd241;
	st.local.u8 	[%rd240+54], %rd241;
	st.local.u8 	[%rd240+53], %rd241;
	st.local.u8 	[%rd240+52], %rd242;
	st.local.u8 	[%rd240+51], %rd241;
	st.local.u8 	[%rd240+50], %rd241;
	st.local.u8 	[%rd240+49], %rd241;
	st.local.u8 	[%rd240+48], %rd242;
	st.local.u8 	[%rd240+63], %rd241;
	st.local.u8 	[%rd240+62], %rd241;
	st.local.u8 	[%rd240+61], %rd241;
	st.local.u8 	[%rd240+60], %rd242;
	st.local.u8 	[%rd240+59], %rd241;
	st.local.u8 	[%rd240+58], %rd241;
	st.local.u8 	[%rd240+57], %rd241;
	st.local.u8 	[%rd240+56], %rd242;
	st.local.u8 	[%rd240+71], %rd241;
	st.local.u8 	[%rd240+70], %rd241;
	st.local.u8 	[%rd240+69], %rd241;
	st.local.u8 	[%rd240+68], %rd242;
	st.local.u8 	[%rd240+67], %rd241;
	st.local.u8 	[%rd240+66], %rd241;
	st.local.u8 	[%rd240+65], %rd241;
	st.local.u8 	[%rd240+64], %rd242;
	st.local.u8 	[%rd240+79], %rd241;
	st.local.u8 	[%rd240+78], %rd241;
	st.local.u8 	[%rd240+77], %rd241;
	st.local.u8 	[%rd240+76], %rd242;
	st.local.u8 	[%rd240+75], %rd241;
	st.local.u8 	[%rd240+74], %rd241;
	st.local.u8 	[%rd240+73], %rd241;
	st.local.u8 	[%rd240+72], %rd242;
	st.local.u8 	[%rd240+87], %rd241;
	st.local.u8 	[%rd240+86], %rd241;
	st.local.u8 	[%rd240+85], %rd241;
	st.local.u8 	[%rd240+84], %rd242;
	st.local.u8 	[%rd240+83], %rd241;
	st.local.u8 	[%rd240+82], %rd241;
	st.local.u8 	[%rd240+81], %rd241;
	st.local.u8 	[%rd240+80], %rd242;
	st.local.u8 	[%rd240+95], %rd241;
	st.local.u8 	[%rd240+94], %rd241;
	st.local.u8 	[%rd240+93], %rd241;
	st.local.u8 	[%rd240+92], %rd242;
	st.local.u8 	[%rd240+91], %rd241;
	st.local.u8 	[%rd240+90], %rd241;
	st.local.u8 	[%rd240+89], %rd241;
	st.local.u8 	[%rd240+88], %rd242;
	st.local.u8 	[%rd240+103], %rd241;
	st.local.u8 	[%rd240+102], %rd241;
	st.local.u8 	[%rd240+101], %rd241;
	st.local.u8 	[%rd240+100], %rd242;
	st.local.u8 	[%rd240+99], %rd241;
	st.local.u8 	[%rd240+98], %rd241;
	st.local.u8 	[%rd240+97], %rd241;
	st.local.u8 	[%rd240+96], %rd242;
	st.local.u8 	[%rd240+111], %rd241;
	st.local.u8 	[%rd240+110], %rd241;
	st.local.u8 	[%rd240+109], %rd241;
	st.local.u8 	[%rd240+108], %rd242;
	st.local.u8 	[%rd240+107], %rd241;
	st.local.u8 	[%rd240+106], %rd241;
	st.local.u8 	[%rd240+105], %rd241;
	st.local.u8 	[%rd240+104], %rd242;
	st.local.u8 	[%rd240+119], %rd241;
	st.local.u8 	[%rd240+118], %rd241;
	st.local.u8 	[%rd240+117], %rd241;
	st.local.u8 	[%rd240+116], %rd242;
	st.local.u8 	[%rd240+115], %rd241;
	st.local.u8 	[%rd240+114], %rd241;
	st.local.u8 	[%rd240+113], %rd241;
	st.local.u8 	[%rd240+112], %rd242;
	mov.u16 	%rs65, 1;
	st.local.u8 	[%rd240+120], %rs65;
	add.s32 	%r494, %r56, -1900;
	cvt.s64.s32	%rd243, %r494;
	add.s64 	%rd244, %rd240, %rd243;
	ld.local.u8 	%rs26, [%rd244];
	mov.u32 	%r495, 31;
	st.local.u32 	[%rd240], %r495;
	mov.u32 	%r496, 28;
	st.local.u32 	[%rd240+4], %r496;
	st.local.u32 	[%rd240+8], %r495;
	mov.u32 	%r497, 30;
	st.local.u32 	[%rd240+12], %r497;
	st.local.u32 	[%rd240+16], %r495;
	st.local.u32 	[%rd240+20], %r497;
	st.local.u32 	[%rd240+24], %r495;
	st.local.u32 	[%rd240+28], %r495;
	st.local.u32 	[%rd240+32], %r497;
	st.local.u32 	[%rd240+36], %r495;
	st.local.u32 	[%rd240+40], %r497;
	st.local.u32 	[%rd240+44], %r495;
	add.u64 	%rd247, %SP, 0;
	cvta.to.local.u64 	%rd248, %rd247;
	mov.u64 	%rd249, 29;
	st.local.u32 	[%rd248+4], %rd249;
	mov.u64 	%rd250, 31;
	st.local.u32 	[%rd248], %rd250;
	mov.u64 	%rd251, 30;
	st.local.u32 	[%rd248+12], %rd251;
	st.local.u32 	[%rd248+8], %rd250;
	st.local.u32 	[%rd248+20], %rd251;
	st.local.u32 	[%rd248+16], %rd250;
	st.local.u32 	[%rd248+28], %rd250;
	st.local.u32 	[%rd248+24], %rd250;
	st.local.u32 	[%rd248+36], %rd250;
	st.local.u32 	[%rd248+32], %rd251;
	st.local.u32 	[%rd248+44], %rd250;
	st.local.u32 	[%rd248+40], %rd251;
	setp.eq.s16	%p33, %rs26, 0;
	@%p33 bra 	BB44_23;

	add.s32 	%r498, %r1791, -1;
	mul.wide.s32 	%rd254, %r498, 4;
	add.s64 	%rd255, %rd248, %rd254;
	ld.local.u32 	%r1792, [%rd255];
	bra.uni 	BB44_24;

BB44_23:
	add.s32 	%r499, %r1791, -1;
	mul.wide.s32 	%rd258, %r499, 4;
	add.s64 	%rd259, %rd240, %rd258;
	ld.local.u32 	%r1792, [%rd259];

BB44_24:
	min.s32 	%r61, %r1792, %r1788;
	st.local.u8 	[%rd240+7], %rd241;
	st.local.u8 	[%rd240+6], %rd241;
	st.local.u8 	[%rd240+5], %rd241;
	st.local.u8 	[%rd240+4], %rd242;
	st.local.u8 	[%rd240+3], %rd241;
	st.local.u8 	[%rd240+2], %rd241;
	st.local.u8 	[%rd240+1], %rd241;
	st.local.u8 	[%rd240], %rd242;
	st.local.u8 	[%rd240+15], %rd241;
	st.local.u8 	[%rd240+14], %rd241;
	st.local.u8 	[%rd240+13], %rd241;
	st.local.u8 	[%rd240+12], %rd242;
	st.local.u8 	[%rd240+11], %rd241;
	st.local.u8 	[%rd240+10], %rd241;
	st.local.u8 	[%rd240+9], %rd241;
	st.local.u8 	[%rd240+8], %rd242;
	st.local.u8 	[%rd240+23], %rd241;
	st.local.u8 	[%rd240+22], %rd241;
	st.local.u8 	[%rd240+21], %rd241;
	st.local.u8 	[%rd240+20], %rd242;
	st.local.u8 	[%rd240+19], %rd241;
	st.local.u8 	[%rd240+18], %rd241;
	st.local.u8 	[%rd240+17], %rd241;
	st.local.u8 	[%rd240+16], %rd242;
	st.local.u8 	[%rd240+31], %rd241;
	st.local.u8 	[%rd240+30], %rd241;
	st.local.u8 	[%rd240+29], %rd241;
	st.local.u8 	[%rd240+28], %rd242;
	st.local.u8 	[%rd240+27], %rd241;
	st.local.u8 	[%rd240+26], %rd241;
	st.local.u8 	[%rd240+25], %rd241;
	st.local.u8 	[%rd240+24], %rd242;
	st.local.u8 	[%rd240+39], %rd241;
	st.local.u8 	[%rd240+38], %rd241;
	st.local.u8 	[%rd240+37], %rd241;
	st.local.u8 	[%rd240+36], %rd242;
	st.local.u8 	[%rd240+35], %rd241;
	st.local.u8 	[%rd240+34], %rd241;
	st.local.u8 	[%rd240+33], %rd241;
	st.local.u8 	[%rd240+32], %rd242;
	st.local.u8 	[%rd240+47], %rd241;
	st.local.u8 	[%rd240+46], %rd241;
	st.local.u8 	[%rd240+45], %rd241;
	st.local.u8 	[%rd240+44], %rd242;
	st.local.u8 	[%rd240+43], %rd241;
	st.local.u8 	[%rd240+42], %rd241;
	st.local.u8 	[%rd240+41], %rd241;
	st.local.u8 	[%rd240+40], %rd242;
	st.local.u8 	[%rd240+55], %rd241;
	st.local.u8 	[%rd240+54], %rd241;
	st.local.u8 	[%rd240+53], %rd241;
	st.local.u8 	[%rd240+52], %rd242;
	st.local.u8 	[%rd240+51], %rd241;
	st.local.u8 	[%rd240+50], %rd241;
	st.local.u8 	[%rd240+49], %rd241;
	st.local.u8 	[%rd240+48], %rd242;
	st.local.u8 	[%rd240+63], %rd241;
	st.local.u8 	[%rd240+62], %rd241;
	st.local.u8 	[%rd240+61], %rd241;
	st.local.u8 	[%rd240+60], %rd242;
	st.local.u8 	[%rd240+59], %rd241;
	st.local.u8 	[%rd240+58], %rd241;
	st.local.u8 	[%rd240+57], %rd241;
	st.local.u8 	[%rd240+56], %rd242;
	st.local.u8 	[%rd240+71], %rd241;
	st.local.u8 	[%rd240+70], %rd241;
	st.local.u8 	[%rd240+69], %rd241;
	st.local.u8 	[%rd240+68], %rd242;
	st.local.u8 	[%rd240+67], %rd241;
	st.local.u8 	[%rd240+66], %rd241;
	st.local.u8 	[%rd240+65], %rd241;
	st.local.u8 	[%rd240+64], %rd242;
	st.local.u8 	[%rd240+79], %rd241;
	st.local.u8 	[%rd240+78], %rd241;
	st.local.u8 	[%rd240+77], %rd241;
	st.local.u8 	[%rd240+76], %rd242;
	st.local.u8 	[%rd240+75], %rd241;
	st.local.u8 	[%rd240+74], %rd241;
	st.local.u8 	[%rd240+73], %rd241;
	st.local.u8 	[%rd240+72], %rd242;
	st.local.u8 	[%rd240+87], %rd241;
	st.local.u8 	[%rd240+86], %rd241;
	st.local.u8 	[%rd240+85], %rd241;
	st.local.u8 	[%rd240+84], %rd242;
	st.local.u8 	[%rd240+83], %rd241;
	st.local.u8 	[%rd240+82], %rd241;
	st.local.u8 	[%rd240+81], %rd241;
	st.local.u8 	[%rd240+80], %rd242;
	st.local.u8 	[%rd240+95], %rd241;
	st.local.u8 	[%rd240+94], %rd241;
	st.local.u8 	[%rd240+93], %rd241;
	st.local.u8 	[%rd240+92], %rd242;
	st.local.u8 	[%rd240+91], %rd241;
	st.local.u8 	[%rd240+90], %rd241;
	st.local.u8 	[%rd240+89], %rd241;
	st.local.u8 	[%rd240+88], %rd242;
	st.local.u8 	[%rd240+103], %rd241;
	st.local.u8 	[%rd240+102], %rd241;
	st.local.u8 	[%rd240+101], %rd241;
	st.local.u8 	[%rd240+100], %rd242;
	st.local.u8 	[%rd240+99], %rd241;
	st.local.u8 	[%rd240+98], %rd241;
	st.local.u8 	[%rd240+97], %rd241;
	st.local.u8 	[%rd240+96], %rd242;
	st.local.u8 	[%rd240+111], %rd241;
	st.local.u8 	[%rd240+110], %rd241;
	st.local.u8 	[%rd240+109], %rd241;
	st.local.u8 	[%rd240+108], %rd242;
	st.local.u8 	[%rd240+107], %rd241;
	st.local.u8 	[%rd240+106], %rd241;
	st.local.u8 	[%rd240+105], %rd241;
	st.local.u8 	[%rd240+104], %rd242;
	st.local.u8 	[%rd240+119], %rd241;
	st.local.u8 	[%rd240+118], %rd241;
	st.local.u8 	[%rd240+117], %rd241;
	st.local.u8 	[%rd240+116], %rd242;
	st.local.u8 	[%rd240+115], %rd241;
	st.local.u8 	[%rd240+114], %rd241;
	st.local.u8 	[%rd240+113], %rd241;
	st.local.u8 	[%rd240+112], %rd242;
	st.local.u8 	[%rd240+120], %rs65;
	ld.local.u8 	%rs28, [%rd244];
	mov.u32 	%r501, 0;
	st.local.u32 	[%rd240], %r501;
	st.local.u32 	[%rd240+4], %r495;
	mov.u32 	%r503, 59;
	st.local.u32 	[%rd240+8], %r503;
	mov.u32 	%r504, 90;
	st.local.u32 	[%rd240+12], %r504;
	mov.u32 	%r505, 120;
	st.local.u32 	[%rd240+16], %r505;
	mov.u32 	%r506, 151;
	st.local.u32 	[%rd240+20], %r506;
	mov.u32 	%r507, 181;
	st.local.u32 	[%rd240+24], %r507;
	mov.u32 	%r508, 212;
	st.local.u32 	[%rd240+28], %r508;
	mov.u32 	%r509, 243;
	st.local.u32 	[%rd240+32], %r509;
	mov.u32 	%r510, 273;
	st.local.u32 	[%rd240+36], %r510;
	mov.u32 	%r511, 304;
	st.local.u32 	[%rd240+40], %r511;
	mov.u32 	%r512, 334;
	st.local.u32 	[%rd240+44], %r512;
	mov.u32 	%r513, 365;
	st.local.u32 	[%rd240+48], %r513;
	st.local.u32 	[%rd248+4], %rd250;
	st.local.u32 	[%rd248], %rd241;
	mov.u64 	%rd271, 91;
	st.local.u32 	[%rd248+12], %rd271;
	mov.u64 	%rd272, 60;
	st.local.u32 	[%rd248+8], %rd272;
	mov.u64 	%rd273, 152;
	st.local.u32 	[%rd248+20], %rd273;
	mov.u64 	%rd274, 121;
	st.local.u32 	[%rd248+16], %rd274;
	mov.u64 	%rd275, 213;
	st.local.u32 	[%rd248+28], %rd275;
	mov.u64 	%rd276, 182;
	st.local.u32 	[%rd248+24], %rd276;
	mov.u64 	%rd277, 274;
	st.local.u32 	[%rd248+36], %rd277;
	mov.u64 	%rd278, 244;
	st.local.u32 	[%rd248+32], %rd278;
	mov.u64 	%rd279, 335;
	st.local.u32 	[%rd248+44], %rd279;
	mov.u64 	%rd280, 305;
	st.local.u32 	[%rd248+40], %rd280;
	mov.u32 	%r514, 366;
	st.local.u32 	[%rd248+48], %r514;
	setp.eq.s16	%p34, %rs28, 0;
	@%p34 bra 	BB44_26;

	add.s32 	%r515, %r1791, -1;
	mul.wide.s32 	%rd283, %r515, 4;
	add.s64 	%rd284, %rd248, %rd283;
	ld.local.u32 	%r1793, [%rd284];
	bra.uni 	BB44_27;

BB44_26:
	add.s32 	%r516, %r1791, -1;
	mul.wide.s32 	%rd287, %r516, 4;
	add.s64 	%rd288, %rd240, %rd287;
	ld.local.u32 	%r1793, [%rd288];

BB44_27:
	mov.u64 	%rd291, 366;
	st.local.u32 	[%rd240+4], %rd291;
	st.local.u32 	[%rd240], %rd241;
	mov.u64 	%rd293, 1096;
	st.local.u32 	[%rd240+12], %rd293;
	mov.u64 	%rd294, 731;
	st.local.u32 	[%rd240+8], %rd294;
	mov.u64 	%rd295, 1827;
	st.local.u32 	[%rd240+20], %rd295;
	mov.u64 	%rd296, 1461;
	st.local.u32 	[%rd240+16], %rd296;
	mov.u64 	%rd297, 2557;
	st.local.u32 	[%rd240+28], %rd297;
	mov.u64 	%rd298, 2192;
	st.local.u32 	[%rd240+24], %rd298;
	mov.u64 	%rd299, 3288;
	st.local.u32 	[%rd240+36], %rd299;
	mov.u64 	%rd300, 2922;
	st.local.u32 	[%rd240+32], %rd300;
	mov.u64 	%rd301, 4018;
	st.local.u32 	[%rd240+44], %rd301;
	mov.u64 	%rd302, 3653;
	st.local.u32 	[%rd240+40], %rd302;
	mov.u64 	%rd303, 4749;
	st.local.u32 	[%rd240+52], %rd303;
	mov.u64 	%rd304, 4383;
	st.local.u32 	[%rd240+48], %rd304;
	mov.u64 	%rd305, 5479;
	st.local.u32 	[%rd240+60], %rd305;
	mov.u64 	%rd306, 5114;
	st.local.u32 	[%rd240+56], %rd306;
	mov.u64 	%rd307, 6210;
	st.local.u32 	[%rd240+68], %rd307;
	mov.u64 	%rd308, 5844;
	st.local.u32 	[%rd240+64], %rd308;
	mov.u64 	%rd309, 6940;
	st.local.u32 	[%rd240+76], %rd309;
	mov.u64 	%rd310, 6575;
	st.local.u32 	[%rd240+72], %rd310;
	mov.u64 	%rd311, 7671;
	st.local.u32 	[%rd240+84], %rd311;
	mov.u64 	%rd312, 7305;
	st.local.u32 	[%rd240+80], %rd312;
	mov.u64 	%rd313, 8401;
	st.local.u32 	[%rd240+92], %rd313;
	mov.u64 	%rd314, 8036;
	st.local.u32 	[%rd240+88], %rd314;
	mov.u64 	%rd315, 9132;
	st.local.u32 	[%rd240+100], %rd315;
	mov.u64 	%rd316, 8766;
	st.local.u32 	[%rd240+96], %rd316;
	mov.u64 	%rd317, 9862;
	st.local.u32 	[%rd240+108], %rd317;
	mov.u64 	%rd318, 9497;
	st.local.u32 	[%rd240+104], %rd318;
	mov.u64 	%rd319, 10593;
	st.local.u32 	[%rd240+116], %rd319;
	mov.u64 	%rd320, 10227;
	st.local.u32 	[%rd240+112], %rd320;
	mov.u64 	%rd321, 11323;
	st.local.u32 	[%rd240+124], %rd321;
	mov.u64 	%rd322, 10958;
	st.local.u32 	[%rd240+120], %rd322;
	mov.u64 	%rd323, 12054;
	st.local.u32 	[%rd240+132], %rd323;
	mov.u64 	%rd324, 11688;
	st.local.u32 	[%rd240+128], %rd324;
	mov.u64 	%rd325, 12784;
	st.local.u32 	[%rd240+140], %rd325;
	mov.u64 	%rd326, 12419;
	st.local.u32 	[%rd240+136], %rd326;
	mov.u64 	%rd327, 13515;
	st.local.u32 	[%rd240+148], %rd327;
	mov.u64 	%rd328, 13149;
	st.local.u32 	[%rd240+144], %rd328;
	mov.u64 	%rd329, 14245;
	st.local.u32 	[%rd240+156], %rd329;
	mov.u64 	%rd330, 13880;
	st.local.u32 	[%rd240+152], %rd330;
	mov.u64 	%rd331, 14976;
	st.local.u32 	[%rd240+164], %rd331;
	mov.u64 	%rd332, 14610;
	st.local.u32 	[%rd240+160], %rd332;
	mov.u64 	%rd333, 15706;
	st.local.u32 	[%rd240+172], %rd333;
	mov.u64 	%rd334, 15341;
	st.local.u32 	[%rd240+168], %rd334;
	mov.u64 	%rd335, 16437;
	st.local.u32 	[%rd240+180], %rd335;
	mov.u64 	%rd336, 16071;
	st.local.u32 	[%rd240+176], %rd336;
	mov.u64 	%rd337, 17167;
	st.local.u32 	[%rd240+188], %rd337;
	mov.u64 	%rd338, 16802;
	st.local.u32 	[%rd240+184], %rd338;
	mov.u64 	%rd339, 17898;
	st.local.u32 	[%rd240+196], %rd339;
	mov.u64 	%rd340, 17532;
	st.local.u32 	[%rd240+192], %rd340;
	mov.u64 	%rd341, 18628;
	st.local.u32 	[%rd240+204], %rd341;
	mov.u64 	%rd342, 18263;
	st.local.u32 	[%rd240+200], %rd342;
	mov.u64 	%rd343, 19359;
	st.local.u32 	[%rd240+212], %rd343;
	mov.u64 	%rd344, 18993;
	st.local.u32 	[%rd240+208], %rd344;
	mov.u64 	%rd345, 20089;
	st.local.u32 	[%rd240+220], %rd345;
	mov.u64 	%rd346, 19724;
	st.local.u32 	[%rd240+216], %rd346;
	mov.u64 	%rd347, 20820;
	st.local.u32 	[%rd240+228], %rd347;
	mov.u64 	%rd348, 20454;
	st.local.u32 	[%rd240+224], %rd348;
	mov.u64 	%rd349, 21550;
	st.local.u32 	[%rd240+236], %rd349;
	mov.u64 	%rd350, 21185;
	st.local.u32 	[%rd240+232], %rd350;
	mov.u64 	%rd351, 22281;
	st.local.u32 	[%rd240+244], %rd351;
	mov.u64 	%rd352, 21915;
	st.local.u32 	[%rd240+240], %rd352;
	mov.u64 	%rd353, 23011;
	st.local.u32 	[%rd240+252], %rd353;
	mov.u64 	%rd354, 22646;
	st.local.u32 	[%rd240+248], %rd354;
	mov.u64 	%rd355, 23742;
	st.local.u32 	[%rd240+260], %rd355;
	mov.u64 	%rd356, 23376;
	st.local.u32 	[%rd240+256], %rd356;
	mov.u64 	%rd357, 24472;
	st.local.u32 	[%rd240+268], %rd357;
	mov.u64 	%rd358, 24107;
	st.local.u32 	[%rd240+264], %rd358;
	mov.u64 	%rd359, 25203;
	st.local.u32 	[%rd240+276], %rd359;
	mov.u64 	%rd360, 24837;
	st.local.u32 	[%rd240+272], %rd360;
	mov.u64 	%rd361, 25933;
	st.local.u32 	[%rd240+284], %rd361;
	mov.u64 	%rd362, 25568;
	st.local.u32 	[%rd240+280], %rd362;
	mov.u64 	%rd363, 26664;
	st.local.u32 	[%rd240+292], %rd363;
	mov.u64 	%rd364, 26298;
	st.local.u32 	[%rd240+288], %rd364;
	mov.u64 	%rd365, 27394;
	st.local.u32 	[%rd240+300], %rd365;
	mov.u64 	%rd366, 27029;
	st.local.u32 	[%rd240+296], %rd366;
	mov.u64 	%rd367, 28125;
	st.local.u32 	[%rd240+308], %rd367;
	mov.u64 	%rd368, 27759;
	st.local.u32 	[%rd240+304], %rd368;
	mov.u64 	%rd369, 28855;
	st.local.u32 	[%rd240+316], %rd369;
	mov.u64 	%rd370, 28490;
	st.local.u32 	[%rd240+312], %rd370;
	mov.u64 	%rd371, 29586;
	st.local.u32 	[%rd240+324], %rd371;
	mov.u64 	%rd372, 29220;
	st.local.u32 	[%rd240+320], %rd372;
	mov.u64 	%rd373, 30316;
	st.local.u32 	[%rd240+332], %rd373;
	mov.u64 	%rd374, 29951;
	st.local.u32 	[%rd240+328], %rd374;
	mov.u64 	%rd375, 31047;
	st.local.u32 	[%rd240+340], %rd375;
	mov.u64 	%rd376, 30681;
	st.local.u32 	[%rd240+336], %rd376;
	mov.u64 	%rd377, 31777;
	st.local.u32 	[%rd240+348], %rd377;
	mov.u64 	%rd378, 31412;
	st.local.u32 	[%rd240+344], %rd378;
	mov.u64 	%rd379, 32508;
	st.local.u32 	[%rd240+356], %rd379;
	mov.u64 	%rd380, 32142;
	st.local.u32 	[%rd240+352], %rd380;
	mov.u64 	%rd381, 33238;
	st.local.u32 	[%rd240+364], %rd381;
	mov.u64 	%rd382, 32873;
	st.local.u32 	[%rd240+360], %rd382;
	mov.u64 	%rd383, 33969;
	st.local.u32 	[%rd240+372], %rd383;
	mov.u64 	%rd384, 33603;
	st.local.u32 	[%rd240+368], %rd384;
	mov.u64 	%rd385, 34699;
	st.local.u32 	[%rd240+380], %rd385;
	mov.u64 	%rd386, 34334;
	st.local.u32 	[%rd240+376], %rd386;
	mov.u64 	%rd387, 35430;
	st.local.u32 	[%rd240+388], %rd387;
	mov.u64 	%rd388, 35064;
	st.local.u32 	[%rd240+384], %rd388;
	mov.u64 	%rd389, 36160;
	st.local.u32 	[%rd240+396], %rd389;
	mov.u64 	%rd390, 35795;
	st.local.u32 	[%rd240+392], %rd390;
	mov.u64 	%rd391, 36891;
	st.local.u32 	[%rd240+404], %rd391;
	mov.u64 	%rd392, 36525;
	st.local.u32 	[%rd240+400], %rd392;
	mov.u64 	%rd393, 37621;
	st.local.u32 	[%rd240+412], %rd393;
	mov.u64 	%rd394, 37256;
	st.local.u32 	[%rd240+408], %rd394;
	mov.u64 	%rd395, 38352;
	st.local.u32 	[%rd240+420], %rd395;
	mov.u64 	%rd396, 37986;
	st.local.u32 	[%rd240+416], %rd396;
	mov.u64 	%rd397, 39082;
	st.local.u32 	[%rd240+428], %rd397;
	mov.u64 	%rd398, 38717;
	st.local.u32 	[%rd240+424], %rd398;
	mov.u64 	%rd399, 39813;
	st.local.u32 	[%rd240+436], %rd399;
	mov.u64 	%rd400, 39447;
	st.local.u32 	[%rd240+432], %rd400;
	mov.u64 	%rd401, 40543;
	st.local.u32 	[%rd240+444], %rd401;
	mov.u64 	%rd402, 40178;
	st.local.u32 	[%rd240+440], %rd402;
	mov.u64 	%rd403, 41274;
	st.local.u32 	[%rd240+452], %rd403;
	mov.u64 	%rd404, 40908;
	st.local.u32 	[%rd240+448], %rd404;
	mov.u64 	%rd405, 42004;
	st.local.u32 	[%rd240+460], %rd405;
	mov.u64 	%rd406, 41639;
	st.local.u32 	[%rd240+456], %rd406;
	mov.u64 	%rd407, 42735;
	st.local.u32 	[%rd240+468], %rd407;
	mov.u64 	%rd408, 42369;
	st.local.u32 	[%rd240+464], %rd408;
	st.local.u32 	[%rd240+476], %rd407;
	mov.u64 	%rd409, 43100;
	st.local.u32 	[%rd240+472], %rd409;
	mov.u32 	%r517, 43830;
	st.local.u32 	[%rd240+480], %r517;
	mul.wide.s32 	%rd410, %r494, 4;
	add.s64 	%rd411, %rd240, %rd410;
	ld.local.u32 	%r519, [%rd411];
	add.s32 	%r520, %r1793, %r61;
	add.s32 	%r1827, %r520, %r519;
	add.s32 	%r1813, %r1791, 6;
	setp.lt.s32	%p35, %r1813, 13;
	mov.u32 	%r1807, %r56;
	@%p35 bra 	BB44_30;

	mov.u32 	%r1808, %r56;

BB44_29:
	add.s32 	%r1808, %r1808, 1;
	add.s32 	%r1813, %r1813, -12;
	setp.gt.s32	%p36, %r1813, 12;
	mov.u32 	%r1801, %r1808;
	mov.u32 	%r1807, %r1801;
	@%p36 bra 	BB44_29;

BB44_30:
	mov.u32 	%r1802, %r1807;
	mov.u32 	%r1805, %r1802;
	setp.gt.s32	%p37, %r1813, 0;
	@%p37 bra 	BB44_33;

	mov.u32 	%r1806, %r1805;

BB44_32:
	add.s32 	%r1806, %r1806, -1;
	add.s32 	%r1813, %r1813, 12;
	setp.lt.s32	%p38, %r1813, 1;
	mov.u32 	%r1805, %r1806;
	@%p38 bra 	BB44_32;

BB44_33:
	st.local.u8 	[%rd240+7], %rd241;
	st.local.u8 	[%rd240+6], %rd241;
	st.local.u8 	[%rd240+5], %rd241;
	st.local.u8 	[%rd240+4], %rd242;
	st.local.u8 	[%rd240+3], %rd241;
	st.local.u8 	[%rd240+2], %rd241;
	st.local.u8 	[%rd240+1], %rd241;
	st.local.u8 	[%rd240], %rd242;
	st.local.u8 	[%rd240+15], %rd241;
	st.local.u8 	[%rd240+14], %rd241;
	st.local.u8 	[%rd240+13], %rd241;
	st.local.u8 	[%rd240+12], %rd242;
	st.local.u8 	[%rd240+11], %rd241;
	st.local.u8 	[%rd240+10], %rd241;
	st.local.u8 	[%rd240+9], %rd241;
	st.local.u8 	[%rd240+8], %rd242;
	st.local.u8 	[%rd240+23], %rd241;
	st.local.u8 	[%rd240+22], %rd241;
	st.local.u8 	[%rd240+21], %rd241;
	st.local.u8 	[%rd240+20], %rd242;
	st.local.u8 	[%rd240+19], %rd241;
	st.local.u8 	[%rd240+18], %rd241;
	st.local.u8 	[%rd240+17], %rd241;
	st.local.u8 	[%rd240+16], %rd242;
	st.local.u8 	[%rd240+31], %rd241;
	st.local.u8 	[%rd240+30], %rd241;
	st.local.u8 	[%rd240+29], %rd241;
	st.local.u8 	[%rd240+28], %rd242;
	st.local.u8 	[%rd240+27], %rd241;
	st.local.u8 	[%rd240+26], %rd241;
	st.local.u8 	[%rd240+25], %rd241;
	st.local.u8 	[%rd240+24], %rd242;
	st.local.u8 	[%rd240+39], %rd241;
	st.local.u8 	[%rd240+38], %rd241;
	st.local.u8 	[%rd240+37], %rd241;
	st.local.u8 	[%rd240+36], %rd242;
	st.local.u8 	[%rd240+35], %rd241;
	st.local.u8 	[%rd240+34], %rd241;
	st.local.u8 	[%rd240+33], %rd241;
	st.local.u8 	[%rd240+32], %rd242;
	st.local.u8 	[%rd240+47], %rd241;
	st.local.u8 	[%rd240+46], %rd241;
	st.local.u8 	[%rd240+45], %rd241;
	st.local.u8 	[%rd240+44], %rd242;
	st.local.u8 	[%rd240+43], %rd241;
	st.local.u8 	[%rd240+42], %rd241;
	st.local.u8 	[%rd240+41], %rd241;
	st.local.u8 	[%rd240+40], %rd242;
	st.local.u8 	[%rd240+55], %rd241;
	st.local.u8 	[%rd240+54], %rd241;
	st.local.u8 	[%rd240+53], %rd241;
	st.local.u8 	[%rd240+52], %rd242;
	st.local.u8 	[%rd240+51], %rd241;
	st.local.u8 	[%rd240+50], %rd241;
	st.local.u8 	[%rd240+49], %rd241;
	st.local.u8 	[%rd240+48], %rd242;
	st.local.u8 	[%rd240+63], %rd241;
	st.local.u8 	[%rd240+62], %rd241;
	st.local.u8 	[%rd240+61], %rd241;
	st.local.u8 	[%rd240+60], %rd242;
	st.local.u8 	[%rd240+59], %rd241;
	st.local.u8 	[%rd240+58], %rd241;
	st.local.u8 	[%rd240+57], %rd241;
	st.local.u8 	[%rd240+56], %rd242;
	st.local.u8 	[%rd240+71], %rd241;
	st.local.u8 	[%rd240+70], %rd241;
	st.local.u8 	[%rd240+69], %rd241;
	st.local.u8 	[%rd240+68], %rd242;
	st.local.u8 	[%rd240+67], %rd241;
	st.local.u8 	[%rd240+66], %rd241;
	st.local.u8 	[%rd240+65], %rd241;
	st.local.u8 	[%rd240+64], %rd242;
	st.local.u8 	[%rd240+79], %rd241;
	st.local.u8 	[%rd240+78], %rd241;
	st.local.u8 	[%rd240+77], %rd241;
	st.local.u8 	[%rd240+76], %rd242;
	st.local.u8 	[%rd240+75], %rd241;
	st.local.u8 	[%rd240+74], %rd241;
	st.local.u8 	[%rd240+73], %rd241;
	st.local.u8 	[%rd240+72], %rd242;
	st.local.u8 	[%rd240+87], %rd241;
	st.local.u8 	[%rd240+86], %rd241;
	st.local.u8 	[%rd240+85], %rd241;
	st.local.u8 	[%rd240+84], %rd242;
	st.local.u8 	[%rd240+83], %rd241;
	st.local.u8 	[%rd240+82], %rd241;
	st.local.u8 	[%rd240+81], %rd241;
	st.local.u8 	[%rd240+80], %rd242;
	st.local.u8 	[%rd240+95], %rd241;
	st.local.u8 	[%rd240+94], %rd241;
	st.local.u8 	[%rd240+93], %rd241;
	st.local.u8 	[%rd240+92], %rd242;
	st.local.u8 	[%rd240+91], %rd241;
	st.local.u8 	[%rd240+90], %rd241;
	st.local.u8 	[%rd240+89], %rd241;
	st.local.u8 	[%rd240+88], %rd242;
	st.local.u8 	[%rd240+103], %rd241;
	st.local.u8 	[%rd240+102], %rd241;
	st.local.u8 	[%rd240+101], %rd241;
	st.local.u8 	[%rd240+100], %rd242;
	st.local.u8 	[%rd240+99], %rd241;
	st.local.u8 	[%rd240+98], %rd241;
	st.local.u8 	[%rd240+97], %rd241;
	st.local.u8 	[%rd240+96], %rd242;
	st.local.u8 	[%rd240+111], %rd241;
	st.local.u8 	[%rd240+110], %rd241;
	st.local.u8 	[%rd240+109], %rd241;
	st.local.u8 	[%rd240+108], %rd242;
	st.local.u8 	[%rd240+107], %rd241;
	st.local.u8 	[%rd240+106], %rd241;
	st.local.u8 	[%rd240+105], %rd241;
	st.local.u8 	[%rd240+104], %rd242;
	st.local.u8 	[%rd240+119], %rd241;
	st.local.u8 	[%rd240+118], %rd241;
	st.local.u8 	[%rd240+117], %rd241;
	st.local.u8 	[%rd240+116], %rd242;
	st.local.u8 	[%rd240+115], %rd241;
	st.local.u8 	[%rd240+114], %rd241;
	st.local.u8 	[%rd240+113], %rd241;
	st.local.u8 	[%rd240+112], %rd242;
	st.local.u8 	[%rd240+120], %rs65;
	add.s32 	%r521, %r1805, -1900;
	cvt.s64.s32	%rd416, %r521;
	add.s64 	%rd417, %rd240, %rd416;
	ld.local.u8 	%rs30, [%rd417];
	st.local.u32 	[%rd240], %r495;
	st.local.u32 	[%rd240+4], %r496;
	st.local.u32 	[%rd240+8], %r495;
	st.local.u32 	[%rd240+12], %r497;
	st.local.u32 	[%rd240+16], %r495;
	st.local.u32 	[%rd240+20], %r497;
	st.local.u32 	[%rd240+24], %r495;
	st.local.u32 	[%rd240+28], %r495;
	st.local.u32 	[%rd240+32], %r497;
	st.local.u32 	[%rd240+36], %r495;
	st.local.u32 	[%rd240+40], %r497;
	st.local.u32 	[%rd240+44], %r495;
	st.local.u32 	[%rd248+4], %rd249;
	st.local.u32 	[%rd248], %rd250;
	st.local.u32 	[%rd248+12], %rd251;
	st.local.u32 	[%rd248+8], %rd250;
	st.local.u32 	[%rd248+20], %rd251;
	st.local.u32 	[%rd248+16], %rd250;
	st.local.u32 	[%rd248+28], %rd250;
	st.local.u32 	[%rd248+24], %rd250;
	st.local.u32 	[%rd248+36], %rd250;
	st.local.u32 	[%rd248+32], %rd251;
	st.local.u32 	[%rd248+44], %rd250;
	st.local.u32 	[%rd248+40], %rd251;
	setp.eq.s16	%p39, %rs30, 0;
	@%p39 bra 	BB44_35;

	add.s32 	%r525, %r1813, -1;
	mul.wide.s32 	%rd427, %r525, 4;
	add.s64 	%rd428, %rd248, %rd427;
	ld.local.u32 	%r1814, [%rd428];
	bra.uni 	BB44_36;

BB44_35:
	add.s32 	%r526, %r1813, -1;
	mul.wide.s32 	%rd431, %r526, 4;
	add.s64 	%rd432, %rd240, %rd431;
	ld.local.u32 	%r1814, [%rd432];

BB44_36:
	mov.u32 	%r1779, 0;
	min.s32 	%r85, %r1814, %r61;
	st.local.u8 	[%rd240+7], %rd241;
	st.local.u8 	[%rd240+6], %rd241;
	st.local.u8 	[%rd240+5], %rd241;
	st.local.u8 	[%rd240+4], %rd242;
	st.local.u8 	[%rd240+3], %rd241;
	st.local.u8 	[%rd240+2], %rd241;
	st.local.u8 	[%rd240+1], %rd241;
	st.local.u8 	[%rd240], %rd242;
	st.local.u8 	[%rd240+15], %rd241;
	st.local.u8 	[%rd240+14], %rd241;
	st.local.u8 	[%rd240+13], %rd241;
	st.local.u8 	[%rd240+12], %rd242;
	st.local.u8 	[%rd240+11], %rd241;
	st.local.u8 	[%rd240+10], %rd241;
	st.local.u8 	[%rd240+9], %rd241;
	st.local.u8 	[%rd240+8], %rd242;
	st.local.u8 	[%rd240+23], %rd241;
	st.local.u8 	[%rd240+22], %rd241;
	st.local.u8 	[%rd240+21], %rd241;
	st.local.u8 	[%rd240+20], %rd242;
	st.local.u8 	[%rd240+19], %rd241;
	st.local.u8 	[%rd240+18], %rd241;
	st.local.u8 	[%rd240+17], %rd241;
	st.local.u8 	[%rd240+16], %rd242;
	st.local.u8 	[%rd240+31], %rd241;
	st.local.u8 	[%rd240+30], %rd241;
	st.local.u8 	[%rd240+29], %rd241;
	st.local.u8 	[%rd240+28], %rd242;
	st.local.u8 	[%rd240+27], %rd241;
	st.local.u8 	[%rd240+26], %rd241;
	st.local.u8 	[%rd240+25], %rd241;
	st.local.u8 	[%rd240+24], %rd242;
	st.local.u8 	[%rd240+39], %rd241;
	st.local.u8 	[%rd240+38], %rd241;
	st.local.u8 	[%rd240+37], %rd241;
	st.local.u8 	[%rd240+36], %rd242;
	st.local.u8 	[%rd240+35], %rd241;
	st.local.u8 	[%rd240+34], %rd241;
	st.local.u8 	[%rd240+33], %rd241;
	st.local.u8 	[%rd240+32], %rd242;
	st.local.u8 	[%rd240+47], %rd241;
	st.local.u8 	[%rd240+46], %rd241;
	st.local.u8 	[%rd240+45], %rd241;
	st.local.u8 	[%rd240+44], %rd242;
	st.local.u8 	[%rd240+43], %rd241;
	st.local.u8 	[%rd240+42], %rd241;
	st.local.u8 	[%rd240+41], %rd241;
	st.local.u8 	[%rd240+40], %rd242;
	st.local.u8 	[%rd240+55], %rd241;
	st.local.u8 	[%rd240+54], %rd241;
	st.local.u8 	[%rd240+53], %rd241;
	st.local.u8 	[%rd240+52], %rd242;
	st.local.u8 	[%rd240+51], %rd241;
	st.local.u8 	[%rd240+50], %rd241;
	st.local.u8 	[%rd240+49], %rd241;
	st.local.u8 	[%rd240+48], %rd242;
	st.local.u8 	[%rd240+63], %rd241;
	st.local.u8 	[%rd240+62], %rd241;
	st.local.u8 	[%rd240+61], %rd241;
	st.local.u8 	[%rd240+60], %rd242;
	st.local.u8 	[%rd240+59], %rd241;
	st.local.u8 	[%rd240+58], %rd241;
	st.local.u8 	[%rd240+57], %rd241;
	st.local.u8 	[%rd240+56], %rd242;
	st.local.u8 	[%rd240+71], %rd241;
	st.local.u8 	[%rd240+70], %rd241;
	st.local.u8 	[%rd240+69], %rd241;
	st.local.u8 	[%rd240+68], %rd242;
	st.local.u8 	[%rd240+67], %rd241;
	st.local.u8 	[%rd240+66], %rd241;
	st.local.u8 	[%rd240+65], %rd241;
	st.local.u8 	[%rd240+64], %rd242;
	st.local.u8 	[%rd240+79], %rd241;
	st.local.u8 	[%rd240+78], %rd241;
	st.local.u8 	[%rd240+77], %rd241;
	st.local.u8 	[%rd240+76], %rd242;
	st.local.u8 	[%rd240+75], %rd241;
	st.local.u8 	[%rd240+74], %rd241;
	st.local.u8 	[%rd240+73], %rd241;
	st.local.u8 	[%rd240+72], %rd242;
	st.local.u8 	[%rd240+87], %rd241;
	st.local.u8 	[%rd240+86], %rd241;
	st.local.u8 	[%rd240+85], %rd241;
	st.local.u8 	[%rd240+84], %rd242;
	st.local.u8 	[%rd240+83], %rd241;
	st.local.u8 	[%rd240+82], %rd241;
	st.local.u8 	[%rd240+81], %rd241;
	st.local.u8 	[%rd240+80], %rd242;
	st.local.u8 	[%rd240+95], %rd241;
	st.local.u8 	[%rd240+94], %rd241;
	st.local.u8 	[%rd240+93], %rd241;
	st.local.u8 	[%rd240+92], %rd242;
	st.local.u8 	[%rd240+91], %rd241;
	st.local.u8 	[%rd240+90], %rd241;
	st.local.u8 	[%rd240+89], %rd241;
	st.local.u8 	[%rd240+88], %rd242;
	st.local.u8 	[%rd240+103], %rd241;
	st.local.u8 	[%rd240+102], %rd241;
	st.local.u8 	[%rd240+101], %rd241;
	st.local.u8 	[%rd240+100], %rd242;
	st.local.u8 	[%rd240+99], %rd241;
	st.local.u8 	[%rd240+98], %rd241;
	st.local.u8 	[%rd240+97], %rd241;
	st.local.u8 	[%rd240+96], %rd242;
	st.local.u8 	[%rd240+111], %rd241;
	st.local.u8 	[%rd240+110], %rd241;
	st.local.u8 	[%rd240+109], %rd241;
	st.local.u8 	[%rd240+108], %rd242;
	st.local.u8 	[%rd240+107], %rd241;
	st.local.u8 	[%rd240+106], %rd241;
	st.local.u8 	[%rd240+105], %rd241;
	st.local.u8 	[%rd240+104], %rd242;
	st.local.u8 	[%rd240+119], %rd241;
	st.local.u8 	[%rd240+118], %rd241;
	st.local.u8 	[%rd240+117], %rd241;
	st.local.u8 	[%rd240+116], %rd242;
	st.local.u8 	[%rd240+115], %rd241;
	st.local.u8 	[%rd240+114], %rd241;
	st.local.u8 	[%rd240+113], %rd241;
	st.local.u8 	[%rd240+112], %rd242;
	st.local.u8 	[%rd240+120], %rs65;
	ld.local.u8 	%rs32, [%rd417];
	st.local.u32 	[%rd240], %r1779;
	st.local.u32 	[%rd240+4], %r495;
	st.local.u32 	[%rd240+8], %r503;
	st.local.u32 	[%rd240+12], %r504;
	st.local.u32 	[%rd240+16], %r505;
	st.local.u32 	[%rd240+20], %r506;
	st.local.u32 	[%rd240+24], %r507;
	st.local.u32 	[%rd240+28], %r508;
	st.local.u32 	[%rd240+32], %r509;
	st.local.u32 	[%rd240+36], %r510;
	st.local.u32 	[%rd240+40], %r511;
	st.local.u32 	[%rd240+44], %r512;
	st.local.u32 	[%rd240+48], %r513;
	st.local.u32 	[%rd248+4], %rd250;
	st.local.u32 	[%rd248], %rd241;
	st.local.u32 	[%rd248+12], %rd271;
	st.local.u32 	[%rd248+8], %rd272;
	st.local.u32 	[%rd248+20], %rd273;
	st.local.u32 	[%rd248+16], %rd274;
	st.local.u32 	[%rd248+28], %rd275;
	st.local.u32 	[%rd248+24], %rd276;
	st.local.u32 	[%rd248+36], %rd277;
	st.local.u32 	[%rd248+32], %rd278;
	st.local.u32 	[%rd248+44], %rd279;
	st.local.u32 	[%rd248+40], %rd280;
	st.local.u32 	[%rd248+48], %r514;
	setp.eq.s16	%p40, %rs32, 0;
	@%p40 bra 	BB44_38;

	add.s32 	%r542, %r1813, -1;
	mul.wide.s32 	%rd456, %r542, 4;
	add.s64 	%rd457, %rd248, %rd456;
	ld.local.u32 	%r1815, [%rd457];
	bra.uni 	BB44_39;

BB44_38:
	add.s32 	%r543, %r1813, -1;
	mul.wide.s32 	%rd460, %r543, 4;
	add.s64 	%rd461, %rd240, %rd460;
	ld.local.u32 	%r1815, [%rd461];

BB44_39:
	add.s32 	%r1781, %r1805, -1900;
	st.local.u32 	[%rd240+4], %rd291;
	st.local.u32 	[%rd240], %rd241;
	st.local.u32 	[%rd240+12], %rd293;
	st.local.u32 	[%rd240+8], %rd294;
	st.local.u32 	[%rd240+20], %rd295;
	st.local.u32 	[%rd240+16], %rd296;
	st.local.u32 	[%rd240+28], %rd297;
	st.local.u32 	[%rd240+24], %rd298;
	st.local.u32 	[%rd240+36], %rd299;
	st.local.u32 	[%rd240+32], %rd300;
	st.local.u32 	[%rd240+44], %rd301;
	st.local.u32 	[%rd240+40], %rd302;
	st.local.u32 	[%rd240+52], %rd303;
	st.local.u32 	[%rd240+48], %rd304;
	st.local.u32 	[%rd240+60], %rd305;
	st.local.u32 	[%rd240+56], %rd306;
	st.local.u32 	[%rd240+68], %rd307;
	st.local.u32 	[%rd240+64], %rd308;
	st.local.u32 	[%rd240+76], %rd309;
	st.local.u32 	[%rd240+72], %rd310;
	st.local.u32 	[%rd240+84], %rd311;
	st.local.u32 	[%rd240+80], %rd312;
	st.local.u32 	[%rd240+92], %rd313;
	st.local.u32 	[%rd240+88], %rd314;
	st.local.u32 	[%rd240+100], %rd315;
	st.local.u32 	[%rd240+96], %rd316;
	st.local.u32 	[%rd240+108], %rd317;
	st.local.u32 	[%rd240+104], %rd318;
	st.local.u32 	[%rd240+116], %rd319;
	st.local.u32 	[%rd240+112], %rd320;
	st.local.u32 	[%rd240+124], %rd321;
	st.local.u32 	[%rd240+120], %rd322;
	st.local.u32 	[%rd240+132], %rd323;
	st.local.u32 	[%rd240+128], %rd324;
	st.local.u32 	[%rd240+140], %rd325;
	st.local.u32 	[%rd240+136], %rd326;
	st.local.u32 	[%rd240+148], %rd327;
	st.local.u32 	[%rd240+144], %rd328;
	st.local.u32 	[%rd240+156], %rd329;
	st.local.u32 	[%rd240+152], %rd330;
	st.local.u32 	[%rd240+164], %rd331;
	st.local.u32 	[%rd240+160], %rd332;
	st.local.u32 	[%rd240+172], %rd333;
	st.local.u32 	[%rd240+168], %rd334;
	st.local.u32 	[%rd240+180], %rd335;
	st.local.u32 	[%rd240+176], %rd336;
	st.local.u32 	[%rd240+188], %rd337;
	st.local.u32 	[%rd240+184], %rd338;
	st.local.u32 	[%rd240+196], %rd339;
	st.local.u32 	[%rd240+192], %rd340;
	st.local.u32 	[%rd240+204], %rd341;
	st.local.u32 	[%rd240+200], %rd342;
	st.local.u32 	[%rd240+212], %rd343;
	st.local.u32 	[%rd240+208], %rd344;
	st.local.u32 	[%rd240+220], %rd345;
	st.local.u32 	[%rd240+216], %rd346;
	st.local.u32 	[%rd240+228], %rd347;
	st.local.u32 	[%rd240+224], %rd348;
	st.local.u32 	[%rd240+236], %rd349;
	st.local.u32 	[%rd240+232], %rd350;
	st.local.u32 	[%rd240+244], %rd351;
	st.local.u32 	[%rd240+240], %rd352;
	st.local.u32 	[%rd240+252], %rd353;
	st.local.u32 	[%rd240+248], %rd354;
	st.local.u32 	[%rd240+260], %rd355;
	st.local.u32 	[%rd240+256], %rd356;
	st.local.u32 	[%rd240+268], %rd357;
	st.local.u32 	[%rd240+264], %rd358;
	st.local.u32 	[%rd240+276], %rd359;
	st.local.u32 	[%rd240+272], %rd360;
	st.local.u32 	[%rd240+284], %rd361;
	st.local.u32 	[%rd240+280], %rd362;
	st.local.u32 	[%rd240+292], %rd363;
	st.local.u32 	[%rd240+288], %rd364;
	st.local.u32 	[%rd240+300], %rd365;
	st.local.u32 	[%rd240+296], %rd366;
	st.local.u32 	[%rd240+308], %rd367;
	st.local.u32 	[%rd240+304], %rd368;
	st.local.u32 	[%rd240+316], %rd369;
	st.local.u32 	[%rd240+312], %rd370;
	st.local.u32 	[%rd240+324], %rd371;
	st.local.u32 	[%rd240+320], %rd372;
	st.local.u32 	[%rd240+332], %rd373;
	st.local.u32 	[%rd240+328], %rd374;
	st.local.u32 	[%rd240+340], %rd375;
	st.local.u32 	[%rd240+336], %rd376;
	st.local.u32 	[%rd240+348], %rd377;
	st.local.u32 	[%rd240+344], %rd378;
	st.local.u32 	[%rd240+356], %rd379;
	st.local.u32 	[%rd240+352], %rd380;
	st.local.u32 	[%rd240+364], %rd381;
	st.local.u32 	[%rd240+360], %rd382;
	st.local.u32 	[%rd240+372], %rd383;
	st.local.u32 	[%rd240+368], %rd384;
	st.local.u32 	[%rd240+380], %rd385;
	st.local.u32 	[%rd240+376], %rd386;
	st.local.u32 	[%rd240+388], %rd387;
	st.local.u32 	[%rd240+384], %rd388;
	st.local.u32 	[%rd240+396], %rd389;
	st.local.u32 	[%rd240+392], %rd390;
	st.local.u32 	[%rd240+404], %rd391;
	st.local.u32 	[%rd240+400], %rd392;
	st.local.u32 	[%rd240+412], %rd393;
	st.local.u32 	[%rd240+408], %rd394;
	st.local.u32 	[%rd240+420], %rd395;
	st.local.u32 	[%rd240+416], %rd396;
	st.local.u32 	[%rd240+428], %rd397;
	st.local.u32 	[%rd240+424], %rd398;
	st.local.u32 	[%rd240+436], %rd399;
	st.local.u32 	[%rd240+432], %rd400;
	st.local.u32 	[%rd240+444], %rd401;
	st.local.u32 	[%rd240+440], %rd402;
	st.local.u32 	[%rd240+452], %rd403;
	st.local.u32 	[%rd240+448], %rd404;
	st.local.u32 	[%rd240+460], %rd405;
	st.local.u32 	[%rd240+456], %rd406;
	st.local.u32 	[%rd240+468], %rd407;
	st.local.u32 	[%rd240+464], %rd408;
	st.local.u32 	[%rd240+476], %rd407;
	st.local.u32 	[%rd240+472], %rd409;
	st.local.u32 	[%rd240+480], %r517;
	mul.wide.s32 	%rd583, %r1781, 4;
	add.s64 	%rd584, %rd240, %rd583;
	ld.local.u32 	%r547, [%rd584];
	add.s32 	%r548, %r1815, %r85;
	add.s32 	%r1828, %r548, %r547;
	mov.u32 	%r1825, %r1805;
	mov.u32 	%r1822, %r85;
	mov.u32 	%r1819, %r1813;
	add.s32 	%r549, %r1790, -1;
	setp.lt.s32	%p41, %r549, 1;
	@%p41 bra 	BB44_52;

	mov.u32 	%r1816, 0;
	mov.u32 	%r1818, %r1791;
	mov.u32 	%r1824, %r56;
	mov.u32 	%r1821, %r61;

BB44_41:
	mov.u32 	%r1826, %r1828;
	mov.u32 	%r101, %r1827;
	mov.u32 	%r1827, %r1826;
	mov.u32 	%r1823, %r1825;
	mov.u32 	%r100, %r1824;
	mov.u32 	%r1824, %r1823;
	mov.u32 	%r1820, %r1822;
	mov.u32 	%r99, %r1821;
	mov.u32 	%r1821, %r1820;
	mov.u32 	%r1817, %r1819;
	mov.u32 	%r98, %r1818;
	mov.u32 	%r1818, %r1817;
	mul.wide.s32 	%rd585, %r1816, 56;
	add.s64 	%rd586, %rd1, %rd585;
	st.local.v2.u32 	[%rd586], {%r1818, %r1821};
	st.local.v2.u32 	[%rd586+8], {%r1824, %r1827};
	st.local.v2.u32 	[%rd586+16], {%r98, %r99};
	st.local.v2.u32 	[%rd586+24], {%r100, %r101};
	st.local.v2.u32 	[%rd586+32], {%r1818, %r1821};
	st.local.v2.u32 	[%rd586+40], {%r1824, %r1827};
	mov.u64 	%rd587, -4616189618054758400;
	st.local.u64 	[%rd586+48], %rd587;
	mov.u32 	%r1829, %r1824;
	add.s32 	%r1830, %r1818, 6;
	setp.lt.s32	%p42, %r1830, 13;
	@%p42 bra 	BB44_43;

BB44_42:
	add.s32 	%r1829, %r1829, 1;
	add.s32 	%r1830, %r1830, -12;
	setp.gt.s32	%p43, %r1830, 12;
	@%p43 bra 	BB44_42;

BB44_43:
	setp.gt.s32	%p44, %r1830, 0;
	@%p44 bra 	BB44_45;

BB44_44:
	add.s32 	%r1829, %r1829, -1;
	add.s32 	%r1830, %r1830, 12;
	setp.lt.s32	%p45, %r1830, 1;
	@%p45 bra 	BB44_44;

BB44_45:
	st.local.u8 	[%rd240+7], %rd241;
	st.local.u8 	[%rd240+6], %rd241;
	st.local.u8 	[%rd240+5], %rd241;
	st.local.u8 	[%rd240+4], %rd242;
	st.local.u8 	[%rd240+3], %rd241;
	st.local.u8 	[%rd240+2], %rd241;
	st.local.u8 	[%rd240+1], %rd241;
	st.local.u8 	[%rd240], %rd242;
	st.local.u8 	[%rd240+15], %rd241;
	st.local.u8 	[%rd240+14], %rd241;
	st.local.u8 	[%rd240+13], %rd241;
	st.local.u8 	[%rd240+12], %rd242;
	st.local.u8 	[%rd240+11], %rd241;
	st.local.u8 	[%rd240+10], %rd241;
	st.local.u8 	[%rd240+9], %rd241;
	st.local.u8 	[%rd240+8], %rd242;
	st.local.u8 	[%rd240+23], %rd241;
	st.local.u8 	[%rd240+22], %rd241;
	st.local.u8 	[%rd240+21], %rd241;
	st.local.u8 	[%rd240+20], %rd242;
	st.local.u8 	[%rd240+19], %rd241;
	st.local.u8 	[%rd240+18], %rd241;
	st.local.u8 	[%rd240+17], %rd241;
	st.local.u8 	[%rd240+16], %rd242;
	st.local.u8 	[%rd240+31], %rd241;
	st.local.u8 	[%rd240+30], %rd241;
	st.local.u8 	[%rd240+29], %rd241;
	st.local.u8 	[%rd240+28], %rd242;
	st.local.u8 	[%rd240+27], %rd241;
	st.local.u8 	[%rd240+26], %rd241;
	st.local.u8 	[%rd240+25], %rd241;
	st.local.u8 	[%rd240+24], %rd242;
	st.local.u8 	[%rd240+39], %rd241;
	st.local.u8 	[%rd240+38], %rd241;
	st.local.u8 	[%rd240+37], %rd241;
	st.local.u8 	[%rd240+36], %rd242;
	st.local.u8 	[%rd240+35], %rd241;
	st.local.u8 	[%rd240+34], %rd241;
	st.local.u8 	[%rd240+33], %rd241;
	st.local.u8 	[%rd240+32], %rd242;
	st.local.u8 	[%rd240+47], %rd241;
	st.local.u8 	[%rd240+46], %rd241;
	st.local.u8 	[%rd240+45], %rd241;
	st.local.u8 	[%rd240+44], %rd242;
	st.local.u8 	[%rd240+43], %rd241;
	st.local.u8 	[%rd240+42], %rd241;
	st.local.u8 	[%rd240+41], %rd241;
	st.local.u8 	[%rd240+40], %rd242;
	st.local.u8 	[%rd240+55], %rd241;
	st.local.u8 	[%rd240+54], %rd241;
	st.local.u8 	[%rd240+53], %rd241;
	st.local.u8 	[%rd240+52], %rd242;
	st.local.u8 	[%rd240+51], %rd241;
	st.local.u8 	[%rd240+50], %rd241;
	st.local.u8 	[%rd240+49], %rd241;
	st.local.u8 	[%rd240+48], %rd242;
	st.local.u8 	[%rd240+63], %rd241;
	st.local.u8 	[%rd240+62], %rd241;
	st.local.u8 	[%rd240+61], %rd241;
	st.local.u8 	[%rd240+60], %rd242;
	st.local.u8 	[%rd240+59], %rd241;
	st.local.u8 	[%rd240+58], %rd241;
	st.local.u8 	[%rd240+57], %rd241;
	st.local.u8 	[%rd240+56], %rd242;
	st.local.u8 	[%rd240+71], %rd241;
	st.local.u8 	[%rd240+70], %rd241;
	st.local.u8 	[%rd240+69], %rd241;
	st.local.u8 	[%rd240+68], %rd242;
	st.local.u8 	[%rd240+67], %rd241;
	st.local.u8 	[%rd240+66], %rd241;
	st.local.u8 	[%rd240+65], %rd241;
	st.local.u8 	[%rd240+64], %rd242;
	st.local.u8 	[%rd240+79], %rd241;
	st.local.u8 	[%rd240+78], %rd241;
	st.local.u8 	[%rd240+77], %rd241;
	st.local.u8 	[%rd240+76], %rd242;
	st.local.u8 	[%rd240+75], %rd241;
	st.local.u8 	[%rd240+74], %rd241;
	st.local.u8 	[%rd240+73], %rd241;
	st.local.u8 	[%rd240+72], %rd242;
	st.local.u8 	[%rd240+87], %rd241;
	st.local.u8 	[%rd240+86], %rd241;
	st.local.u8 	[%rd240+85], %rd241;
	st.local.u8 	[%rd240+84], %rd242;
	st.local.u8 	[%rd240+83], %rd241;
	st.local.u8 	[%rd240+82], %rd241;
	st.local.u8 	[%rd240+81], %rd241;
	st.local.u8 	[%rd240+80], %rd242;
	st.local.u8 	[%rd240+95], %rd241;
	st.local.u8 	[%rd240+94], %rd241;
	st.local.u8 	[%rd240+93], %rd241;
	st.local.u8 	[%rd240+92], %rd242;
	st.local.u8 	[%rd240+91], %rd241;
	st.local.u8 	[%rd240+90], %rd241;
	st.local.u8 	[%rd240+89], %rd241;
	st.local.u8 	[%rd240+88], %rd242;
	st.local.u8 	[%rd240+103], %rd241;
	st.local.u8 	[%rd240+102], %rd241;
	st.local.u8 	[%rd240+101], %rd241;
	st.local.u8 	[%rd240+100], %rd242;
	st.local.u8 	[%rd240+99], %rd241;
	st.local.u8 	[%rd240+98], %rd241;
	st.local.u8 	[%rd240+97], %rd241;
	st.local.u8 	[%rd240+96], %rd242;
	st.local.u8 	[%rd240+111], %rd241;
	st.local.u8 	[%rd240+110], %rd241;
	st.local.u8 	[%rd240+109], %rd241;
	st.local.u8 	[%rd240+108], %rd242;
	st.local.u8 	[%rd240+107], %rd241;
	st.local.u8 	[%rd240+106], %rd241;
	st.local.u8 	[%rd240+105], %rd241;
	st.local.u8 	[%rd240+104], %rd242;
	st.local.u8 	[%rd240+119], %rd241;
	st.local.u8 	[%rd240+118], %rd241;
	st.local.u8 	[%rd240+117], %rd241;
	st.local.u8 	[%rd240+116], %rd242;
	st.local.u8 	[%rd240+115], %rd241;
	st.local.u8 	[%rd240+114], %rd241;
	st.local.u8 	[%rd240+113], %rd241;
	st.local.u8 	[%rd240+112], %rd242;
	st.local.u8 	[%rd240+120], %rs65;
	add.s32 	%r116, %r1829, -1900;
	cvt.s64.s32	%rd592, %r116;
	add.s64 	%rd593, %rd240, %rd592;
	ld.local.u8 	%rs34, [%rd593];
	st.local.u32 	[%rd240], %r495;
	st.local.u32 	[%rd240+4], %r496;
	st.local.u32 	[%rd240+8], %r495;
	st.local.u32 	[%rd240+12], %r497;
	st.local.u32 	[%rd240+16], %r495;
	st.local.u32 	[%rd240+20], %r497;
	st.local.u32 	[%rd240+24], %r495;
	st.local.u32 	[%rd240+28], %r495;
	st.local.u32 	[%rd240+32], %r497;
	st.local.u32 	[%rd240+36], %r495;
	st.local.u32 	[%rd240+40], %r497;
	st.local.u32 	[%rd240+44], %r495;
	st.local.u32 	[%rd248+4], %rd249;
	st.local.u32 	[%rd248], %rd250;
	st.local.u32 	[%rd248+12], %rd251;
	st.local.u32 	[%rd248+8], %rd250;
	st.local.u32 	[%rd248+20], %rd251;
	st.local.u32 	[%rd248+16], %rd250;
	st.local.u32 	[%rd248+28], %rd250;
	st.local.u32 	[%rd248+24], %rd250;
	st.local.u32 	[%rd248+36], %rd250;
	st.local.u32 	[%rd248+32], %rd251;
	st.local.u32 	[%rd248+44], %rd250;
	st.local.u32 	[%rd248+40], %rd251;
	setp.eq.s16	%p46, %rs34, 0;
	@%p46 bra 	BB44_47;
	bra.uni 	BB44_46;

BB44_47:
	add.s32 	%r554, %r1830, -1;
	mul.wide.s32 	%rd607, %r554, 4;
	add.s64 	%rd608, %rd240, %rd607;
	ld.local.u32 	%r1831, [%rd608];
	bra.uni 	BB44_48;

BB44_46:
	add.s32 	%r553, %r1830, -1;
	mul.wide.s32 	%rd603, %r553, 4;
	add.s64 	%rd604, %rd248, %rd603;
	ld.local.u32 	%r1831, [%rd604];

BB44_48:
	min.s32 	%r120, %r1831, %r1821;
	st.local.u8 	[%rd240+7], %rd241;
	st.local.u8 	[%rd240+6], %rd241;
	st.local.u8 	[%rd240+5], %rd241;
	st.local.u8 	[%rd240+4], %rd242;
	st.local.u8 	[%rd240+3], %rd241;
	st.local.u8 	[%rd240+2], %rd241;
	st.local.u8 	[%rd240+1], %rd241;
	st.local.u8 	[%rd240], %rd242;
	st.local.u8 	[%rd240+15], %rd241;
	st.local.u8 	[%rd240+14], %rd241;
	st.local.u8 	[%rd240+13], %rd241;
	st.local.u8 	[%rd240+12], %rd242;
	st.local.u8 	[%rd240+11], %rd241;
	st.local.u8 	[%rd240+10], %rd241;
	st.local.u8 	[%rd240+9], %rd241;
	st.local.u8 	[%rd240+8], %rd242;
	st.local.u8 	[%rd240+23], %rd241;
	st.local.u8 	[%rd240+22], %rd241;
	st.local.u8 	[%rd240+21], %rd241;
	st.local.u8 	[%rd240+20], %rd242;
	st.local.u8 	[%rd240+19], %rd241;
	st.local.u8 	[%rd240+18], %rd241;
	st.local.u8 	[%rd240+17], %rd241;
	st.local.u8 	[%rd240+16], %rd242;
	st.local.u8 	[%rd240+31], %rd241;
	st.local.u8 	[%rd240+30], %rd241;
	st.local.u8 	[%rd240+29], %rd241;
	st.local.u8 	[%rd240+28], %rd242;
	st.local.u8 	[%rd240+27], %rd241;
	st.local.u8 	[%rd240+26], %rd241;
	st.local.u8 	[%rd240+25], %rd241;
	st.local.u8 	[%rd240+24], %rd242;
	st.local.u8 	[%rd240+39], %rd241;
	st.local.u8 	[%rd240+38], %rd241;
	st.local.u8 	[%rd240+37], %rd241;
	st.local.u8 	[%rd240+36], %rd242;
	st.local.u8 	[%rd240+35], %rd241;
	st.local.u8 	[%rd240+34], %rd241;
	st.local.u8 	[%rd240+33], %rd241;
	st.local.u8 	[%rd240+32], %rd242;
	st.local.u8 	[%rd240+47], %rd241;
	st.local.u8 	[%rd240+46], %rd241;
	st.local.u8 	[%rd240+45], %rd241;
	st.local.u8 	[%rd240+44], %rd242;
	st.local.u8 	[%rd240+43], %rd241;
	st.local.u8 	[%rd240+42], %rd241;
	st.local.u8 	[%rd240+41], %rd241;
	st.local.u8 	[%rd240+40], %rd242;
	st.local.u8 	[%rd240+55], %rd241;
	st.local.u8 	[%rd240+54], %rd241;
	st.local.u8 	[%rd240+53], %rd241;
	st.local.u8 	[%rd240+52], %rd242;
	st.local.u8 	[%rd240+51], %rd241;
	st.local.u8 	[%rd240+50], %rd241;
	st.local.u8 	[%rd240+49], %rd241;
	st.local.u8 	[%rd240+48], %rd242;
	st.local.u8 	[%rd240+63], %rd241;
	st.local.u8 	[%rd240+62], %rd241;
	st.local.u8 	[%rd240+61], %rd241;
	st.local.u8 	[%rd240+60], %rd242;
	st.local.u8 	[%rd240+59], %rd241;
	st.local.u8 	[%rd240+58], %rd241;
	st.local.u8 	[%rd240+57], %rd241;
	st.local.u8 	[%rd240+56], %rd242;
	st.local.u8 	[%rd240+71], %rd241;
	st.local.u8 	[%rd240+70], %rd241;
	st.local.u8 	[%rd240+69], %rd241;
	st.local.u8 	[%rd240+68], %rd242;
	st.local.u8 	[%rd240+67], %rd241;
	st.local.u8 	[%rd240+66], %rd241;
	st.local.u8 	[%rd240+65], %rd241;
	st.local.u8 	[%rd240+64], %rd242;
	st.local.u8 	[%rd240+79], %rd241;
	st.local.u8 	[%rd240+78], %rd241;
	st.local.u8 	[%rd240+77], %rd241;
	st.local.u8 	[%rd240+76], %rd242;
	st.local.u8 	[%rd240+75], %rd241;
	st.local.u8 	[%rd240+74], %rd241;
	st.local.u8 	[%rd240+73], %rd241;
	st.local.u8 	[%rd240+72], %rd242;
	st.local.u8 	[%rd240+87], %rd241;
	st.local.u8 	[%rd240+86], %rd241;
	st.local.u8 	[%rd240+85], %rd241;
	st.local.u8 	[%rd240+84], %rd242;
	st.local.u8 	[%rd240+83], %rd241;
	st.local.u8 	[%rd240+82], %rd241;
	st.local.u8 	[%rd240+81], %rd241;
	st.local.u8 	[%rd240+80], %rd242;
	st.local.u8 	[%rd240+95], %rd241;
	st.local.u8 	[%rd240+94], %rd241;
	st.local.u8 	[%rd240+93], %rd241;
	st.local.u8 	[%rd240+92], %rd242;
	st.local.u8 	[%rd240+91], %rd241;
	st.local.u8 	[%rd240+90], %rd241;
	st.local.u8 	[%rd240+89], %rd241;
	st.local.u8 	[%rd240+88], %rd242;
	st.local.u8 	[%rd240+103], %rd241;
	st.local.u8 	[%rd240+102], %rd241;
	st.local.u8 	[%rd240+101], %rd241;
	st.local.u8 	[%rd240+100], %rd242;
	st.local.u8 	[%rd240+99], %rd241;
	st.local.u8 	[%rd240+98], %rd241;
	st.local.u8 	[%rd240+97], %rd241;
	st.local.u8 	[%rd240+96], %rd242;
	st.local.u8 	[%rd240+111], %rd241;
	st.local.u8 	[%rd240+110], %rd241;
	st.local.u8 	[%rd240+109], %rd241;
	st.local.u8 	[%rd240+108], %rd242;
	st.local.u8 	[%rd240+107], %rd241;
	st.local.u8 	[%rd240+106], %rd241;
	st.local.u8 	[%rd240+105], %rd241;
	st.local.u8 	[%rd240+104], %rd242;
	st.local.u8 	[%rd240+119], %rd241;
	st.local.u8 	[%rd240+118], %rd241;
	st.local.u8 	[%rd240+117], %rd241;
	st.local.u8 	[%rd240+116], %rd242;
	st.local.u8 	[%rd240+115], %rd241;
	st.local.u8 	[%rd240+114], %rd241;
	st.local.u8 	[%rd240+113], %rd241;
	st.local.u8 	[%rd240+112], %rd242;
	st.local.u8 	[%rd240+120], %rs65;
	ld.local.u8 	%rs36, [%rd593];
	mov.u32 	%r555, 0;
	st.local.u32 	[%rd240], %r555;
	st.local.u32 	[%rd240+4], %r495;
	st.local.u32 	[%rd240+8], %r503;
	st.local.u32 	[%rd240+12], %r504;
	st.local.u32 	[%rd240+16], %r505;
	st.local.u32 	[%rd240+20], %r506;
	st.local.u32 	[%rd240+24], %r507;
	st.local.u32 	[%rd240+28], %r508;
	st.local.u32 	[%rd240+32], %r509;
	st.local.u32 	[%rd240+36], %r510;
	st.local.u32 	[%rd240+40], %r511;
	st.local.u32 	[%rd240+44], %r512;
	st.local.u32 	[%rd240+48], %r513;
	st.local.u32 	[%rd248+4], %rd250;
	st.local.u32 	[%rd248], %rd241;
	st.local.u32 	[%rd248+12], %rd271;
	st.local.u32 	[%rd248+8], %rd272;
	st.local.u32 	[%rd248+20], %rd273;
	st.local.u32 	[%rd248+16], %rd274;
	st.local.u32 	[%rd248+28], %rd275;
	st.local.u32 	[%rd248+24], %rd276;
	st.local.u32 	[%rd248+36], %rd277;
	st.local.u32 	[%rd248+32], %rd278;
	st.local.u32 	[%rd248+44], %rd279;
	st.local.u32 	[%rd248+40], %rd280;
	st.local.u32 	[%rd248+48], %r514;
	setp.eq.s16	%p47, %rs36, 0;
	@%p47 bra 	BB44_50;
	bra.uni 	BB44_49;

BB44_50:
	add.s32 	%r570, %r1830, -1;
	mul.wide.s32 	%rd635, %r570, 4;
	add.s64 	%rd636, %rd240, %rd635;
	ld.local.u32 	%r1832, [%rd636];
	bra.uni 	BB44_51;

BB44_49:
	add.s32 	%r569, %r1830, -1;
	mul.wide.s32 	%rd631, %r569, 4;
	add.s64 	%rd632, %rd248, %rd631;
	ld.local.u32 	%r1832, [%rd632];

BB44_51:
	st.local.u32 	[%rd240+4], %rd291;
	st.local.u32 	[%rd240], %rd241;
	st.local.u32 	[%rd240+12], %rd293;
	st.local.u32 	[%rd240+8], %rd294;
	st.local.u32 	[%rd240+20], %rd295;
	st.local.u32 	[%rd240+16], %rd296;
	st.local.u32 	[%rd240+28], %rd297;
	st.local.u32 	[%rd240+24], %rd298;
	st.local.u32 	[%rd240+36], %rd299;
	st.local.u32 	[%rd240+32], %rd300;
	st.local.u32 	[%rd240+44], %rd301;
	st.local.u32 	[%rd240+40], %rd302;
	st.local.u32 	[%rd240+52], %rd303;
	st.local.u32 	[%rd240+48], %rd304;
	st.local.u32 	[%rd240+60], %rd305;
	st.local.u32 	[%rd240+56], %rd306;
	st.local.u32 	[%rd240+68], %rd307;
	st.local.u32 	[%rd240+64], %rd308;
	st.local.u32 	[%rd240+76], %rd309;
	st.local.u32 	[%rd240+72], %rd310;
	st.local.u32 	[%rd240+84], %rd311;
	st.local.u32 	[%rd240+80], %rd312;
	st.local.u32 	[%rd240+92], %rd313;
	st.local.u32 	[%rd240+88], %rd314;
	st.local.u32 	[%rd240+100], %rd315;
	st.local.u32 	[%rd240+96], %rd316;
	st.local.u32 	[%rd240+108], %rd317;
	st.local.u32 	[%rd240+104], %rd318;
	st.local.u32 	[%rd240+116], %rd319;
	st.local.u32 	[%rd240+112], %rd320;
	st.local.u32 	[%rd240+124], %rd321;
	st.local.u32 	[%rd240+120], %rd322;
	st.local.u32 	[%rd240+132], %rd323;
	st.local.u32 	[%rd240+128], %rd324;
	st.local.u32 	[%rd240+140], %rd325;
	st.local.u32 	[%rd240+136], %rd326;
	st.local.u32 	[%rd240+148], %rd327;
	st.local.u32 	[%rd240+144], %rd328;
	st.local.u32 	[%rd240+156], %rd329;
	st.local.u32 	[%rd240+152], %rd330;
	st.local.u32 	[%rd240+164], %rd331;
	st.local.u32 	[%rd240+160], %rd332;
	st.local.u32 	[%rd240+172], %rd333;
	st.local.u32 	[%rd240+168], %rd334;
	st.local.u32 	[%rd240+180], %rd335;
	st.local.u32 	[%rd240+176], %rd336;
	st.local.u32 	[%rd240+188], %rd337;
	st.local.u32 	[%rd240+184], %rd338;
	st.local.u32 	[%rd240+196], %rd339;
	st.local.u32 	[%rd240+192], %rd340;
	st.local.u32 	[%rd240+204], %rd341;
	st.local.u32 	[%rd240+200], %rd342;
	st.local.u32 	[%rd240+212], %rd343;
	st.local.u32 	[%rd240+208], %rd344;
	st.local.u32 	[%rd240+220], %rd345;
	st.local.u32 	[%rd240+216], %rd346;
	st.local.u32 	[%rd240+228], %rd347;
	st.local.u32 	[%rd240+224], %rd348;
	st.local.u32 	[%rd240+236], %rd349;
	st.local.u32 	[%rd240+232], %rd350;
	st.local.u32 	[%rd240+244], %rd351;
	st.local.u32 	[%rd240+240], %rd352;
	st.local.u32 	[%rd240+252], %rd353;
	st.local.u32 	[%rd240+248], %rd354;
	st.local.u32 	[%rd240+260], %rd355;
	st.local.u32 	[%rd240+256], %rd356;
	st.local.u32 	[%rd240+268], %rd357;
	st.local.u32 	[%rd240+264], %rd358;
	st.local.u32 	[%rd240+276], %rd359;
	st.local.u32 	[%rd240+272], %rd360;
	st.local.u32 	[%rd240+284], %rd361;
	st.local.u32 	[%rd240+280], %rd362;
	st.local.u32 	[%rd240+292], %rd363;
	st.local.u32 	[%rd240+288], %rd364;
	st.local.u32 	[%rd240+300], %rd365;
	st.local.u32 	[%rd240+296], %rd366;
	st.local.u32 	[%rd240+308], %rd367;
	st.local.u32 	[%rd240+304], %rd368;
	st.local.u32 	[%rd240+316], %rd369;
	st.local.u32 	[%rd240+312], %rd370;
	st.local.u32 	[%rd240+324], %rd371;
	st.local.u32 	[%rd240+320], %rd372;
	st.local.u32 	[%rd240+332], %rd373;
	st.local.u32 	[%rd240+328], %rd374;
	st.local.u32 	[%rd240+340], %rd375;
	st.local.u32 	[%rd240+336], %rd376;
	st.local.u32 	[%rd240+348], %rd377;
	st.local.u32 	[%rd240+344], %rd378;
	st.local.u32 	[%rd240+356], %rd379;
	st.local.u32 	[%rd240+352], %rd380;
	st.local.u32 	[%rd240+364], %rd381;
	st.local.u32 	[%rd240+360], %rd382;
	st.local.u32 	[%rd240+372], %rd383;
	st.local.u32 	[%rd240+368], %rd384;
	st.local.u32 	[%rd240+380], %rd385;
	st.local.u32 	[%rd240+376], %rd386;
	st.local.u32 	[%rd240+388], %rd387;
	st.local.u32 	[%rd240+384], %rd388;
	st.local.u32 	[%rd240+396], %rd389;
	st.local.u32 	[%rd240+392], %rd390;
	st.local.u32 	[%rd240+404], %rd391;
	st.local.u32 	[%rd240+400], %rd392;
	st.local.u32 	[%rd240+412], %rd393;
	st.local.u32 	[%rd240+408], %rd394;
	st.local.u32 	[%rd240+420], %rd395;
	st.local.u32 	[%rd240+416], %rd396;
	st.local.u32 	[%rd240+428], %rd397;
	st.local.u32 	[%rd240+424], %rd398;
	st.local.u32 	[%rd240+436], %rd399;
	st.local.u32 	[%rd240+432], %rd400;
	st.local.u32 	[%rd240+444], %rd401;
	st.local.u32 	[%rd240+440], %rd402;
	st.local.u32 	[%rd240+452], %rd403;
	st.local.u32 	[%rd240+448], %rd404;
	st.local.u32 	[%rd240+460], %rd405;
	st.local.u32 	[%rd240+456], %rd406;
	st.local.u32 	[%rd240+468], %rd407;
	st.local.u32 	[%rd240+464], %rd408;
	st.local.u32 	[%rd240+476], %rd407;
	st.local.u32 	[%rd240+472], %rd409;
	st.local.u32 	[%rd240+480], %r517;
	shl.b64 	%rd758, %rd592, 2;
	add.s64 	%rd759, %rd240, %rd758;
	ld.local.u32 	%r572, [%rd759];
	add.s32 	%r573, %r1832, %r120;
	add.s32 	%r1828, %r573, %r572;
	mov.u32 	%r1825, %r1829;
	mov.u32 	%r1822, %r120;
	mov.u32 	%r1819, %r1830;
	add.s32 	%r1816, %r1816, 1;
	setp.lt.s32	%p48, %r1816, %r549;
	@%p48 bra 	BB44_41;

BB44_52:
	ld.param.u64 	%rd843, [_Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_0+32];
	ld.param.u64 	%rd842, [_Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_0+16];
	mul.wide.s32 	%rd760, %r549, 56;
	add.s64 	%rd761, %rd1, %rd760;
	ld.global.u32 	%r580, [%rd57+16];
	ld.global.u32 	%r581, [%rd57+20];
	ld.global.u32 	%r582, [%rd57+28];
	ld.global.u32 	%r583, [%rd57+24];
	ld.global.u32 	%r584, [%rd57+12];
	st.local.v2.u32 	[%rd761+8], {%r583, %r582};
	st.local.v2.u32 	[%rd761], {%r580, %r581};
	cvta.to.global.u64 	%rd765, %rd842;
	mul.wide.s32 	%rd766, %r1, 16;
	add.s64 	%rd4, %rd765, %rd766;
	ld.global.u32 	%r1834, [%rd4+4];
	ld.global.u32 	%r1833, [%rd4];
	ld.global.u32 	%r1836, [%rd4+12];
	ld.global.u32 	%r1835, [%rd4+8];
	st.local.v2.u32 	[%rd761+24], {%r1835, %r1836};
	st.local.v2.u32 	[%rd761+16], {%r1833, %r1834};
	st.local.v2.u32 	[%rd761+32], {%r1833, %r1834};
	st.local.v2.u32 	[%rd761+40], {%r1835, %r1836};
	mov.u64 	%rd767, 4636737291354636288;
	st.local.u64 	[%rd761+48], %rd767;
	cvta.to.global.u64 	%rd768, %rd843;
	mul.wide.s32 	%rd769, %r1, 8;
	add.s64 	%rd770, %rd768, %rd769;
	ld.global.f64 	%fd2, [%rd770];
	setp.le.s32	%p49, %r584, %r1836;
	@%p49 bra 	BB44_54;

	ld.global.u32 	%r1833, [%rd57];
	ld.global.u32 	%r1834, [%rd57+4];
	ld.global.u32 	%r1835, [%rd57+8];
	ld.global.u32 	%r1836, [%rd57+12];

BB44_54:
	mov.u32 	%r1842, 0;
	setp.lt.s32	%p50, %r1790, 1;
	mov.u32 	%r1841, %r549;
	@%p50 bra 	BB44_57;

BB44_55:
	mov.u32 	%r1837, %r1842;
	mov.u32 	%r146, %r1837;
	mul.wide.s32 	%rd774, %r146, 56;
	add.s64 	%rd775, %rd1, %rd774;
	ld.local.u32 	%r590, [%rd775+12];
	setp.le.s32	%p51, %r1836, %r590;
	mov.u32 	%r1841, %r146;
	@%p51 bra 	BB44_57;

	add.s32 	%r1842, %r146, 1;
	setp.lt.s32	%p52, %r1842, %r1790;
	mov.u32 	%r1838, %r549;
	mov.u32 	%r1841, %r1838;
	@%p52 bra 	BB44_55;

BB44_57:
	mov.u32 	%r1840, %r1841;
	ld.param.u64 	%rd844, [_Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_0+24];
	cvta.to.global.u64 	%rd776, %rd844;
	add.s64 	%rd778, %rd776, %rd766;
	add.s64 	%rd5, %rd778, 12;
	mov.f64 	%fd469, 0d0000000000000000;
	setp.ge.s32	%p53, %r1840, %r1790;
	mov.f64 	%fd779, %fd469;
	@%p53 bra 	BB44_64;

	mov.f64 	%fd470, 0d0000000000000000;
	mov.f64 	%fd762, %fd470;

BB44_59:
	mul.wide.s32 	%rd779, %r1840, 56;
	add.s64 	%rd780, %rd1, %rd779;
	add.s64 	%rd6, %rd780, 28;
	ld.local.u32 	%r595, [%rd780+28];
	setp.le.s32	%p54, %r1836, %r595;
	mov.f64 	%fd761, %fd470;
	@%p54 bra 	BB44_62;

	ld.global.u32 	%r596, [%rd5];
	setp.gt.s32	%p55, %r1836, %r596;
	mov.f64 	%fd760, %fd470;
	mov.f64 	%fd761, %fd760;
	@%p55 bra 	BB44_62;

	ld.local.v2.u32 	{%r597, %r598}, [%rd6+12];
	setp.lt.s32	%p56, %r1836, %r598;
	ld.local.v2.u32 	{%r601, %r602}, [%rd6+4];
	selp.b32	%r605, %r1833, %r601, %p56;
	selp.b32	%r606, %r1835, %r597, %p56;
	selp.b32	%r607, %r1834, %r602, %p56;
	setp.eq.s32	%p57, %r607, 31;
	ld.local.v2.u32 	{%r608, %r609}, [%rd6+-12];
	ld.local.u32 	%r611, [%rd6+-4];
	setp.lt.s32	%p58, %r609, 30;
	and.pred  	%p59, %p57, %p58;
	selp.b32	%r613, 1, %r607, %p59;
	selp.u32	%r614, 1, 0, %p59;
	sub.s32 	%r615, %r606, %r611;
	sub.s32 	%r616, %r605, %r608;
	add.s32 	%r617, %r616, %r614;
	sub.s32 	%r619, %r497, %r609;
	mov.u32 	%r620, 0;
	max.s32 	%r621, %r620, %r619;
	min.s32 	%r622, %r497, %r613;
	add.s32 	%r623, %r621, %r622;
	add.s32 	%r624, %r623, -30;
	mad.lo.s32 	%r625, %r615, 360, %r624;
	mad.lo.s32 	%r626, %r617, 30, %r625;
	cvt.rn.f64.s32	%fd473, %r626;
	div.rn.f64 	%fd474, %fd473, 0d4076800000000000;
	fma.rn.f64 	%fd475, %fd1, %fd474, 0d3FF0000000000000;
	add.f64 	%fd476, %fd475, 0dBFF0000000000000;
	mul.f64 	%fd4, %fd476, 0d4059000000000000;
	mov.f64 	%fd761, %fd4;

BB44_62:
	mov.f64 	%fd5, %fd761;
	add.f64 	%fd762, %fd762, %fd5;
	add.s32 	%r1840, %r1840, 1;
	setp.lt.s32	%p60, %r1840, %r1790;
	@%p60 bra 	BB44_59;

	mul.f64 	%fd7, %fd762, 0d4059000000000000;
	mov.f64 	%fd779, %fd7;

BB44_64:
	mov.f64 	%fd8, %fd779;
	div.rn.f64 	%fd480, %fd8, 0d4059000000000000;
	add.f64 	%fd9, %fd2, %fd480;
	mov.f64 	%fd777, %fd469;
	mov.f64 	%fd763, 0d3FF0000000000000;
	mov.u32 	%r1843, 0;
	mov.f64 	%fd776, %fd469;
	@%p50 bra 	BB44_81;

BB44_65:
	mov.f64 	%fd773, %fd777;
	mov.f64 	%fd778, %fd773;
	mov.u32 	%r1852, %r1854;
	mov.u32 	%r155, %r1852;
	mov.u32 	%r1848, %r1850;
	mov.u32 	%r154, %r1848;
	mov.u32 	%r1844, %r1846;
	mov.u32 	%r153, %r1844;
	mul.wide.s32 	%rd781, %r1843, 56;
	add.s64 	%rd782, %rd1, %rd781;
	add.s64 	%rd7, %rd782, 12;
	ld.local.u32 	%r636, [%rd782+12];
	setp.gt.s32	%p62, %r1836, %r636;
	mov.u32 	%r1847, %r153;
	mov.u32 	%r1851, %r154;
	mov.u32 	%r1855, %r155;
	@%p62 bra 	BB44_80;

	ld.local.v2.u32 	{%r637, %r638}, [%rd7+-4];
	mov.u32 	%r160, %r638;
	mov.u32 	%r159, %r637;
	ld.local.v2.u32 	{%r639, %r640}, [%rd7+-12];
	mov.u32 	%r158, %r640;
	mov.u32 	%r157, %r639;
	ld.local.f64 	%fd764, [%rd7+36];
	setp.neu.f64	%p63, %fd764, 0dBFF0000000000000;
	@%p63 bra 	BB44_68;

	ld.local.v2.u32 	{%r641, %r642}, [%rd7+20];
	ld.local.u32 	%r644, [%rd7+28];
	setp.eq.s32	%p64, %r642, 31;
	ld.local.v2.u32 	{%r646, %r647}, [%rd7+4];
	ld.local.u32 	%r649, [%rd7+12];
	setp.lt.s32	%p65, %r647, 30;
	and.pred  	%p66, %p64, %p65;
	selp.b32	%r651, 1, %r642, %p66;
	selp.u32	%r652, 1, 0, %p66;
	sub.s32 	%r653, %r644, %r649;
	sub.s32 	%r654, %r641, %r646;
	add.s32 	%r655, %r654, %r652;
	sub.s32 	%r657, %r497, %r647;
	mov.u32 	%r658, 0;
	max.s32 	%r659, %r658, %r657;
	min.s32 	%r660, %r497, %r651;
	add.s32 	%r661, %r659, %r660;
	add.s32 	%r662, %r661, -30;
	mad.lo.s32 	%r663, %r653, 360, %r662;
	mad.lo.s32 	%r664, %r655, 30, %r663;
	cvt.rn.f64.s32	%fd481, %r664;
	div.rn.f64 	%fd482, %fd481, 0d4076800000000000;
	fma.rn.f64 	%fd483, %fd1, %fd482, 0d3FF0000000000000;
	add.f64 	%fd484, %fd483, 0dBFF0000000000000;
	mul.f64 	%fd764, %fd484, 0d4059000000000000;

BB44_68:
	and.b16  	%rs38, %rs65, 255;
	setp.eq.s16	%p67, %rs38, 0;
	selp.b32	%r665, %r153, %r1833, %p67;
	selp.b32	%r666, %r155, %r1835, %p67;
	selp.b32	%r667, %r154, %r1834, %p67;
	setp.eq.s32	%p68, %r640, 31;
	setp.lt.s32	%p69, %r667, 30;
	and.pred  	%p70, %p68, %p69;
	selp.b32	%r668, 1, %r640, %p70;
	selp.u32	%r669, 1, 0, %p70;
	sub.s32 	%r670, %r637, %r666;
	sub.s32 	%r671, %r639, %r665;
	add.s32 	%r672, %r671, %r669;
	mul.lo.s32 	%r673, %r672, 30;
	sub.s32 	%r675, %r497, %r667;
	mov.u32 	%r676, 0;
	max.s32 	%r677, %r676, %r675;
	min.s32 	%r678, %r497, %r668;
	mad.lo.s32 	%r679, %r670, 360, %r673;
	add.s32 	%r680, %r679, %r677;
	add.s32 	%r681, %r680, %r678;
	add.s32 	%r682, %r681, -30;
	cvt.rn.f64.s32	%fd485, %r682;
	div.rn.f64 	%fd486, %fd485, 0d4076800000000000;
	add.f64 	%fd15, %fd486, %fd486;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd15;
	}
	bfe.u32 	%r683, %r161, 20, 11;
	add.s32 	%r684, %r683, -1012;
	mov.b64 	 %rd783, %fd15;
	shl.b64 	%rd784, %rd783, %r684;
	setp.eq.s64	%p71, %rd784, -9223372036854775808;
	mov.f64 	%fd487, 0d3FF0666666800000;
	abs.f64 	%fd16, %fd487;
	// Callseq Start 156
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd16;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd15;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd771, [retval0+0];
	
	//{
	}// Callseq End 156
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r162}, %fd487;
	}
	setp.lt.s32	%p72, %r162, 0;
	and.pred  	%p1, %p72, %p71;
	@!%p1 bra 	BB44_70;
	bra.uni 	BB44_69;

BB44_69:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r685}, %fd771;
	}
	xor.b32  	%r686, %r685, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r687, %temp}, %fd771;
	}
	mov.b64 	%fd771, {%r687, %r686};

BB44_70:
	mov.f64 	%fd770, %fd771;
	setp.gt.s32	%p73, %r162, -1;
	@%p73 bra 	BB44_72;

	cvt.rzi.f64.f64	%fd488, %fd15;
	setp.neu.f64	%p74, %fd488, %fd15;
	selp.f64	%fd770, 0dFFF8000000000000, %fd770, %p74;

BB44_72:
	mov.f64 	%fd21, %fd770;
	add.f64 	%fd22, %fd15, 0d3FF0666666800000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r688}, %fd22;
	}
	and.b32  	%r689, %r688, 2146435072;
	setp.ne.s32	%p75, %r689, 2146435072;
	mov.f64 	%fd769, %fd21;
	@%p75 bra 	BB44_79;

	setp.gtu.f64	%p76, %fd16, 0d7FF0000000000000;
	mov.f64 	%fd769, %fd22;
	@%p76 bra 	BB44_79;

	abs.f64 	%fd23, %fd15;
	setp.gtu.f64	%p77, %fd23, 0d7FF0000000000000;
	mov.f64 	%fd768, %fd22;
	mov.f64 	%fd769, %fd768;
	@%p77 bra 	BB44_79;

	setp.eq.f64	%p78, %fd23, 0d7FF0000000000000;
	@%p78 bra 	BB44_78;
	bra.uni 	BB44_76;

BB44_78:
	setp.gt.f64	%p80, %fd16, 0d3FF0000000000000;
	selp.b32	%r696, 2146435072, 0, %p80;
	xor.b32  	%r697, %r696, 2146435072;
	setp.lt.s32	%p81, %r161, 0;
	selp.b32	%r698, %r697, %r696, %p81;
	mov.b64 	%fd769, {%r676, %r698};
	bra.uni 	BB44_79;

BB44_76:
	setp.neu.f64	%p79, %fd16, 0d7FF0000000000000;
	mov.f64 	%fd769, %fd21;
	@%p79 bra 	BB44_79;

	shr.s32 	%r690, %r161, 31;
	and.b32  	%r691, %r690, -2146435072;
	add.s32 	%r692, %r691, 2146435072;
	or.b32  	%r693, %r692, -2147483648;
	selp.b32	%r694, %r693, %r692, %p1;
	mov.b64 	%fd769, {%r676, %r694};

BB44_79:
	rcp.rn.f64 	%fd489, %fd769;
	setp.eq.f64	%p82, %fd15, 0d0000000000000000;
	selp.f64	%fd490, 0d3FF0000000000000, %fd489, %p82;
	mul.f64 	%fd763, %fd763, %fd490;
	fma.rn.f64 	%fd778, %fd764, %fd763, %fd778;
	mov.u16 	%rs65, 0;
	mov.u32 	%r1847, %r157;
	mov.u32 	%r1851, %r158;
	mov.u32 	%r1855, %r159;

BB44_80:
	mov.f64 	%fd777, %fd778;
	mov.u32 	%r1854, %r1855;
	mov.u32 	%r1850, %r1851;
	mov.u32 	%r1846, %r1847;
	add.s32 	%r1843, %r1843, 1;
	setp.lt.s32	%p83, %r1843, %r1790;
	mov.f64 	%fd776, %fd777;
	@%p83 bra 	BB44_65;

BB44_81:
	sub.f64 	%fd799, %fd9, %fd776;
	abs.f64 	%fd33, %fd799;
	mul.f64 	%fd491, %fd33, 0d3C88361B40000000;
	setp.gtu.f64	%p84, %fd33, %fd491;
	@%p84 bra 	BB44_83;

	mov.f64 	%fd493, 0d0000000000000000;
	abs.f64 	%fd494, %fd493;
	mul.f64 	%fd495, %fd494, 0d3C88361B40000000;
	mov.f64 	%fd980, 0d3FA99999A0000000;
	setp.le.f64	%p85, %fd33, %fd495;
	@%p85 bra 	BB44_404;

BB44_83:
	mov.f64 	%fd797, 0d0000000000000000;
	@%p50 bra 	BB44_119;

	sub.s32 	%r168, %r497, %r1834;
	mov.f64 	%fd797, 0d0000000000000000;
	mov.f64 	%fd780, 0d3FF0000000000000;
	mov.u16 	%rs66, 1;
	mov.u32 	%r1856, 0;

BB44_85:
	mov.u32 	%r1865, %r1867;
	mov.u32 	%r172, %r1865;
	mov.u32 	%r1861, %r1863;
	mov.u32 	%r171, %r1861;
	mov.u32 	%r1857, %r1859;
	mov.u32 	%r170, %r1857;
	mul.wide.s32 	%rd785, %r1856, 56;
	add.s64 	%rd786, %rd1, %rd785;
	add.s64 	%rd8, %rd786, 12;
	ld.local.u32 	%r710, [%rd786+12];
	setp.gt.s32	%p87, %r1836, %r710;
	mov.u32 	%r1860, %r170;
	mov.u32 	%r1864, %r171;
	mov.u32 	%r1868, %r172;
	@%p87 bra 	BB44_118;

	ld.local.v2.u32 	{%r711, %r712}, [%rd8+-4];
	mov.u32 	%r177, %r712;
	mov.u32 	%r176, %r711;
	ld.local.v2.u32 	{%r713, %r714}, [%rd8+-12];
	mov.u32 	%r175, %r714;
	mov.u32 	%r174, %r713;
	ld.local.f64 	%fd781, [%rd8+36];
	setp.neu.f64	%p88, %fd781, 0dBFF0000000000000;
	@%p88 bra 	BB44_88;

	ld.local.v2.u32 	{%r715, %r716}, [%rd8+20];
	ld.local.u32 	%r718, [%rd8+28];
	setp.eq.s32	%p89, %r716, 31;
	ld.local.v2.u32 	{%r720, %r721}, [%rd8+4];
	ld.local.u32 	%r723, [%rd8+12];
	setp.lt.s32	%p90, %r721, 30;
	and.pred  	%p91, %p89, %p90;
	selp.b32	%r725, 1, %r716, %p91;
	selp.u32	%r726, 1, 0, %p91;
	sub.s32 	%r727, %r718, %r723;
	sub.s32 	%r728, %r715, %r720;
	add.s32 	%r729, %r728, %r726;
	sub.s32 	%r731, %r497, %r721;
	mov.u32 	%r732, 0;
	max.s32 	%r733, %r732, %r731;
	min.s32 	%r734, %r497, %r725;
	add.s32 	%r735, %r733, %r734;
	add.s32 	%r736, %r735, -30;
	mad.lo.s32 	%r737, %r727, 360, %r736;
	mad.lo.s32 	%r738, %r729, 30, %r737;
	cvt.rn.f64.s32	%fd499, %r738;
	div.rn.f64 	%fd500, %fd499, 0d4076800000000000;
	fma.rn.f64 	%fd501, %fd1, %fd500, 0d3FF0000000000000;
	add.f64 	%fd502, %fd501, 0dBFF0000000000000;
	mul.f64 	%fd781, %fd502, 0d4059000000000000;

BB44_88:
	mov.f64 	%fd503, 0d3FF070A3D7266666;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r181}, %fd503;
	}
	abs.f64 	%fd39, %fd503;
	and.b16  	%rs41, %rs66, 255;
	setp.eq.s16	%p92, %rs41, 0;
	@%p92 bra 	BB44_103;
	bra.uni 	BB44_89;

BB44_103:
	setp.lt.s32	%p111, %r181, 0;
	setp.lt.s32	%p112, %r171, 30;
	setp.eq.s32	%p113, %r714, 31;
	and.pred  	%p114, %p113, %p112;
	selp.b32	%r774, 1, %r714, %p114;
	selp.u32	%r775, 1, 0, %p114;
	sub.s32 	%r776, %r711, %r172;
	sub.s32 	%r777, %r713, %r170;
	add.s32 	%r778, %r777, %r775;
	mul.lo.s32 	%r779, %r778, 30;
	sub.s32 	%r781, %r497, %r171;
	mov.u32 	%r782, 0;
	max.s32 	%r783, %r782, %r781;
	min.s32 	%r784, %r497, %r774;
	mad.lo.s32 	%r785, %r776, 360, %r779;
	add.s32 	%r786, %r785, %r783;
	add.s32 	%r787, %r786, %r784;
	add.s32 	%r788, %r787, -30;
	cvt.rn.f64.s32	%fd507, %r788;
	div.rn.f64 	%fd508, %fd507, 0d4076800000000000;
	add.f64 	%fd53, %fd508, %fd508;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r183}, %fd53;
	}
	bfe.u32 	%r789, %r183, 20, 11;
	add.s32 	%r790, %r789, -1012;
	mov.b64 	 %rd788, %fd53;
	shl.b64 	%rd10, %rd788, %r790;
	setp.eq.s64	%p115, %rd10, -9223372036854775808;
	// Callseq Start 158
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd39;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd53;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd795, [retval0+0];
	
	//{
	}// Callseq End 158
	and.pred  	%p3, %p111, %p115;
	@!%p3 bra 	BB44_105;
	bra.uni 	BB44_104;

BB44_104:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r791}, %fd795;
	}
	xor.b32  	%r792, %r791, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r793, %temp}, %fd795;
	}
	mov.b64 	%fd795, {%r793, %r792};

BB44_105:
	mov.f64 	%fd794, %fd795;
	mov.pred 	%p116, 0;
	@%p116 bra 	BB44_108;
	bra.uni 	BB44_106;

BB44_108:
	selp.b32	%r794, %r181, 0, %p115;
	or.b32  	%r795, %r794, 2146435072;
	setp.lt.s32	%p120, %r183, 0;
	selp.b32	%r796, %r795, %r794, %p120;
	mov.b64 	%fd794, {%r782, %r796};
	bra.uni 	BB44_109;

BB44_89:
	setp.lt.s32	%p93, %r181, 0;
	setp.lt.s32	%p94, %r1834, 30;
	setp.eq.s32	%p95, %r714, 31;
	and.pred  	%p96, %p95, %p94;
	selp.b32	%r739, 1, %r714, %p96;
	selp.u32	%r740, 1, 0, %p96;
	sub.s32 	%r741, %r711, %r1835;
	sub.s32 	%r742, %r713, %r1833;
	add.s32 	%r743, %r742, %r740;
	mul.lo.s32 	%r744, %r743, 30;
	min.s32 	%r746, %r497, %r739;
	mad.lo.s32 	%r747, %r741, 360, %r744;
	mov.u32 	%r748, 0;
	max.s32 	%r749, %r748, %r168;
	add.s32 	%r750, %r747, %r749;
	add.s32 	%r751, %r750, %r746;
	add.s32 	%r752, %r751, -30;
	cvt.rn.f64.s32	%fd504, %r752;
	div.rn.f64 	%fd505, %fd504, 0d4076800000000000;
	add.f64 	%fd40, %fd505, %fd505;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r182}, %fd40;
	}
	bfe.u32 	%r753, %r182, 20, 11;
	add.s32 	%r754, %r753, -1012;
	mov.b64 	 %rd787, %fd40;
	shl.b64 	%rd9, %rd787, %r754;
	setp.eq.s64	%p97, %rd9, -9223372036854775808;
	// Callseq Start 157
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd39;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd788, [retval0+0];
	
	//{
	}// Callseq End 157
	and.pred  	%p2, %p93, %p97;
	@!%p2 bra 	BB44_91;
	bra.uni 	BB44_90;

BB44_90:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r755}, %fd788;
	}
	xor.b32  	%r756, %r755, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r757, %temp}, %fd788;
	}
	mov.b64 	%fd788, {%r757, %r756};

BB44_91:
	mov.f64 	%fd787, %fd788;
	mov.pred 	%p98, 0;
	@%p98 bra 	BB44_94;
	bra.uni 	BB44_92;

BB44_94:
	selp.b32	%r758, %r181, 0, %p97;
	or.b32  	%r759, %r758, 2146435072;
	setp.lt.s32	%p102, %r182, 0;
	selp.b32	%r760, %r759, %r758, %p102;
	mov.b64 	%fd787, {%r748, %r760};
	bra.uni 	BB44_95;

BB44_106:
	setp.gt.s32	%p117, %r181, -1;
	@%p117 bra 	BB44_109;

	cvt.rzi.f64.f64	%fd509, %fd53;
	setp.neu.f64	%p118, %fd509, %fd53;
	selp.f64	%fd794, 0dFFF8000000000000, %fd794, %p118;

BB44_109:
	mov.f64 	%fd59, %fd794;
	add.f64 	%fd60, %fd53, 0d3FF070A3D7266666;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r798}, %fd60;
	}
	and.b32  	%r799, %r798, 2146435072;
	setp.ne.s32	%p121, %r799, 2146435072;
	mov.f64 	%fd793, %fd59;
	@%p121 bra 	BB44_116;

	setp.gtu.f64	%p122, %fd39, 0d7FF0000000000000;
	mov.f64 	%fd793, %fd60;
	@%p122 bra 	BB44_116;

	abs.f64 	%fd61, %fd53;
	setp.gtu.f64	%p123, %fd61, 0d7FF0000000000000;
	mov.f64 	%fd792, %fd60;
	mov.f64 	%fd793, %fd792;
	@%p123 bra 	BB44_116;

	setp.eq.f64	%p124, %fd61, 0d7FF0000000000000;
	@%p124 bra 	BB44_115;
	bra.uni 	BB44_113;

BB44_115:
	setp.gt.f64	%p126, %fd39, 0d3FF0000000000000;
	selp.b32	%r806, 2146435072, 0, %p126;
	xor.b32  	%r807, %r806, 2146435072;
	setp.lt.s32	%p127, %r183, 0;
	selp.b32	%r808, %r807, %r806, %p127;
	mov.b64 	%fd793, {%r782, %r808};
	bra.uni 	BB44_116;

BB44_92:
	setp.gt.s32	%p99, %r181, -1;
	@%p99 bra 	BB44_95;

	cvt.rzi.f64.f64	%fd506, %fd40;
	setp.neu.f64	%p100, %fd506, %fd40;
	selp.f64	%fd787, 0dFFF8000000000000, %fd787, %p100;

BB44_95:
	mov.f64 	%fd46, %fd787;
	add.f64 	%fd47, %fd40, 0d3FF070A3D7266666;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r762}, %fd47;
	}
	and.b32  	%r763, %r762, 2146435072;
	setp.ne.s32	%p103, %r763, 2146435072;
	mov.f64 	%fd786, %fd46;
	@%p103 bra 	BB44_102;

	setp.gtu.f64	%p104, %fd39, 0d7FF0000000000000;
	mov.f64 	%fd786, %fd47;
	@%p104 bra 	BB44_102;

	abs.f64 	%fd48, %fd40;
	setp.gtu.f64	%p105, %fd48, 0d7FF0000000000000;
	mov.f64 	%fd785, %fd47;
	mov.f64 	%fd786, %fd785;
	@%p105 bra 	BB44_102;

	setp.eq.f64	%p106, %fd48, 0d7FF0000000000000;
	@%p106 bra 	BB44_101;
	bra.uni 	BB44_99;

BB44_101:
	setp.gt.f64	%p108, %fd39, 0d3FF0000000000000;
	selp.b32	%r770, 2146435072, 0, %p108;
	xor.b32  	%r771, %r770, 2146435072;
	setp.lt.s32	%p109, %r182, 0;
	selp.b32	%r772, %r771, %r770, %p109;
	mov.b64 	%fd786, {%r748, %r772};
	bra.uni 	BB44_102;

BB44_113:
	setp.neu.f64	%p125, %fd39, 0d7FF0000000000000;
	mov.f64 	%fd793, %fd59;
	@%p125 bra 	BB44_116;

	shr.s32 	%r800, %r183, 31;
	and.b32  	%r801, %r800, -2146435072;
	add.s32 	%r802, %r801, 2146435072;
	or.b32  	%r803, %r802, -2147483648;
	selp.b32	%r804, %r803, %r802, %p3;
	mov.b64 	%fd793, {%r782, %r804};

BB44_116:
	setp.eq.f64	%p128, %fd53, 0d0000000000000000;
	selp.f64	%fd796, 0d3FF0000000000000, %fd793, %p128;
	bra.uni 	BB44_117;

BB44_99:
	setp.neu.f64	%p107, %fd39, 0d7FF0000000000000;
	mov.f64 	%fd786, %fd46;
	@%p107 bra 	BB44_102;

	shr.s32 	%r764, %r182, 31;
	and.b32  	%r765, %r764, -2146435072;
	add.s32 	%r766, %r765, 2146435072;
	or.b32  	%r767, %r766, -2147483648;
	selp.b32	%r768, %r767, %r766, %p2;
	mov.b64 	%fd786, {%r748, %r768};

BB44_102:
	setp.eq.f64	%p110, %fd40, 0d0000000000000000;
	selp.f64	%fd796, 0d3FF0000000000000, %fd786, %p110;

BB44_117:
	rcp.rn.f64 	%fd510, %fd796;
	mul.f64 	%fd780, %fd780, %fd510;
	fma.rn.f64 	%fd797, %fd781, %fd780, %fd797;
	mov.u16 	%rs66, 0;
	mov.u32 	%r1860, %r174;
	mov.u32 	%r1864, %r175;
	mov.u32 	%r1868, %r176;

BB44_118:
	mov.u32 	%r1867, %r1868;
	mov.u32 	%r1863, %r1864;
	mov.u32 	%r1859, %r1860;
	add.s32 	%r1856, %r1856, 1;
	setp.lt.s32	%p129, %r1856, %r1790;
	@%p129 bra 	BB44_85;

BB44_119:
	sub.s32 	%r189, %r497, %r1834;
	sub.f64 	%fd798, %fd9, %fd797;
	mov.f64 	%fd985, 0d3FA99999A0000000;
	mov.f64 	%fd983, 0d3FAC28F5C999999A;
	mov.u32 	%r2119, 2;
	mov.u32 	%r1869, -1;

BB44_120:
	mov.f64 	%fd975, %fd985;
	mov.f64 	%fd970, %fd983;
	mov.f64 	%fd986, %fd975;
	mov.f64 	%fd984, %fd970;
	mov.u32 	%r2112, %r2119;
	mov.u32 	%r2117, %r2112;
	mov.u32 	%r2100, %r2111;
	mov.u32 	%r2108, %r2100;
	mov.u32 	%r2084, %r2095;
	mov.u32 	%r2092, %r2084;
	mov.u32 	%r2068, %r2079;
	mov.u32 	%r2076, %r2068;
	mov.u32 	%r2051, %r2062;
	mov.u32 	%r2059, %r2051;
	mov.u32 	%r2035, %r2046;
	mov.u32 	%r2043, %r2035;
	mov.u32 	%r2019, %r2030;
	mov.u32 	%r2027, %r2019;
	mov.u32 	%r2002, %r2013;
	mov.u32 	%r2010, %r2002;
	mov.u32 	%r1986, %r1997;
	mov.u32 	%r1994, %r1986;
	mov.u32 	%r1970, %r1981;
	mov.u32 	%r1978, %r1970;
	mov.u32 	%r1953, %r1964;
	mov.u32 	%r1961, %r1953;
	mov.u32 	%r1937, %r1948;
	mov.u32 	%r1945, %r1937;
	mov.u32 	%r1921, %r1932;
	mov.u32 	%r1929, %r1921;
	mul.f64 	%fd513, %fd799, %fd798;
	setp.gtu.f64	%p130, %fd513, 0d0000000000000000;
	abs.f64 	%fd77, %fd799;
	@%p130 bra 	BB44_249;
	bra.uni 	BB44_121;

BB44_249:
	abs.f64 	%fd234, %fd798;
	setp.lt.f64	%p300, %fd77, %fd234;
	@%p300 bra 	BB44_365;
	bra.uni 	BB44_250;

BB44_365:
	sub.f64 	%fd644, %fd986, %fd984;
	fma.rn.f64 	%fd986, %fd644, 0d3FF999999999999A, %fd986;
	mov.f64 	%fd965, 0d0000000000000000;
	mov.u32 	%r2075, %r2076;
	mov.u32 	%r2091, %r2092;
	mov.u32 	%r2107, %r2108;
	@%p50 bra 	BB44_401;

	fma.rn.f64 	%fd359, %fd986, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd965, 0d0000000000000000;
	mov.f64 	%fd948, 0d3FF0000000000000;
	mov.u16 	%rs72, 1;
	mov.u32 	%r2063, 0;
	mov.u32 	%r2077, %r2076;
	mov.u32 	%r2093, %r2092;
	mov.u32 	%r2109, %r2108;

BB44_367:
	mov.u32 	%r2097, %r2109;
	mov.u32 	%r342, %r2097;
	mov.u32 	%r2081, %r2093;
	mov.u32 	%r341, %r2081;
	mov.u32 	%r2065, %r2077;
	mov.u32 	%r340, %r2065;
	mul.wide.s32 	%rd815, %r2063, 56;
	add.s64 	%rd816, %rd1, %rd815;
	add.s64 	%rd30, %rd816, 12;
	ld.local.u32 	%r1487, [%rd816+12];
	setp.gt.s32	%p455, %r1836, %r1487;
	mov.u32 	%r2078, %r340;
	mov.u32 	%r2094, %r341;
	mov.u32 	%r2110, %r342;
	@%p455 bra 	BB44_400;

	ld.local.v2.u32 	{%r1488, %r1489}, [%rd30+-4];
	mov.u32 	%r347, %r1489;
	mov.u32 	%r346, %r1488;
	ld.local.v2.u32 	{%r1490, %r1491}, [%rd30+-12];
	mov.u32 	%r345, %r1491;
	mov.u32 	%r344, %r1490;
	ld.local.f64 	%fd949, [%rd30+36];
	setp.neu.f64	%p456, %fd949, 0dBFF0000000000000;
	@%p456 bra 	BB44_370;

	ld.local.v2.u32 	{%r1492, %r1493}, [%rd30+20];
	ld.local.u32 	%r1495, [%rd30+28];
	setp.eq.s32	%p457, %r1493, 31;
	ld.local.v2.u32 	{%r1497, %r1498}, [%rd30+4];
	ld.local.u32 	%r1500, [%rd30+12];
	setp.lt.s32	%p458, %r1498, 30;
	and.pred  	%p459, %p457, %p458;
	selp.b32	%r1502, 1, %r1493, %p459;
	selp.u32	%r1503, 1, 0, %p459;
	sub.s32 	%r1504, %r1495, %r1500;
	sub.s32 	%r1505, %r1492, %r1497;
	add.s32 	%r1506, %r1505, %r1503;
	sub.s32 	%r1508, %r497, %r1498;
	mov.u32 	%r1509, 0;
	max.s32 	%r1510, %r1509, %r1508;
	min.s32 	%r1511, %r497, %r1502;
	add.s32 	%r1512, %r1510, %r1511;
	add.s32 	%r1513, %r1512, -30;
	mad.lo.s32 	%r1514, %r1504, 360, %r1513;
	mad.lo.s32 	%r1515, %r1506, 30, %r1514;
	cvt.rn.f64.s32	%fd647, %r1515;
	div.rn.f64 	%fd648, %fd647, 0d4076800000000000;
	fma.rn.f64 	%fd649, %fd1, %fd648, 0d3FF0000000000000;
	add.f64 	%fd650, %fd649, 0dBFF0000000000000;
	mul.f64 	%fd949, %fd650, 0d4059000000000000;

BB44_370:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r351}, %fd359;
	}
	abs.f64 	%fd365, %fd359;
	and.b16  	%rs59, %rs72, 255;
	setp.eq.s16	%p460, %rs59, 0;
	@%p460 bra 	BB44_385;
	bra.uni 	BB44_371;

BB44_385:
	setp.lt.s32	%p482, %r351, 0;
	setp.lt.s32	%p483, %r341, 30;
	setp.eq.s32	%p484, %r1491, 31;
	and.pred  	%p485, %p484, %p483;
	selp.b32	%r1552, 1, %r1491, %p485;
	selp.u32	%r1553, 1, 0, %p485;
	sub.s32 	%r1554, %r1488, %r342;
	sub.s32 	%r1555, %r1490, %r340;
	add.s32 	%r1556, %r1555, %r1553;
	mul.lo.s32 	%r1557, %r1556, 30;
	sub.s32 	%r1559, %r497, %r341;
	mov.u32 	%r1560, 0;
	max.s32 	%r1561, %r1560, %r1559;
	min.s32 	%r1562, %r497, %r1552;
	mad.lo.s32 	%r1563, %r1554, 360, %r1557;
	add.s32 	%r1564, %r1563, %r1561;
	add.s32 	%r1565, %r1564, %r1562;
	add.s32 	%r1566, %r1565, -30;
	cvt.rn.f64.s32	%fd654, %r1566;
	div.rn.f64 	%fd655, %fd654, 0d4076800000000000;
	add.f64 	%fd379, %fd655, %fd655;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r353}, %fd379;
	}
	bfe.u32 	%r1567, %r353, 20, 11;
	add.s32 	%r1568, %r1567, -1012;
	mov.b64 	 %rd818, %fd379;
	shl.b64 	%rd32, %rd818, %r1568;
	setp.eq.s64	%p486, %rd32, -9223372036854775808;
	// Callseq Start 172
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd365;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd379;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd963, [retval0+0];
	
	//{
	}// Callseq End 172
	and.pred  	%p17, %p482, %p486;
	@!%p17 bra 	BB44_387;
	bra.uni 	BB44_386;

BB44_386:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1569}, %fd963;
	}
	xor.b32  	%r1570, %r1569, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1571, %temp}, %fd963;
	}
	mov.b64 	%fd963, {%r1571, %r1570};

BB44_387:
	mov.f64 	%fd962, %fd963;
	setp.eq.f64	%p487, %fd359, 0d0000000000000000;
	@%p487 bra 	BB44_390;
	bra.uni 	BB44_388;

BB44_390:
	selp.b32	%r1572, %r351, 0, %p486;
	or.b32  	%r1573, %r1572, 2146435072;
	setp.lt.s32	%p491, %r353, 0;
	selp.b32	%r1574, %r1573, %r1572, %p491;
	mov.b64 	%fd962, {%r1560, %r1574};
	bra.uni 	BB44_391;

BB44_371:
	setp.lt.s32	%p461, %r351, 0;
	setp.lt.s32	%p462, %r1834, 30;
	setp.eq.s32	%p463, %r1491, 31;
	and.pred  	%p464, %p463, %p462;
	selp.b32	%r1516, 1, %r1491, %p464;
	selp.u32	%r1517, 1, 0, %p464;
	sub.s32 	%r1518, %r1488, %r1835;
	sub.s32 	%r1519, %r1490, %r1833;
	add.s32 	%r1520, %r1519, %r1517;
	mul.lo.s32 	%r1521, %r1520, 30;
	min.s32 	%r1523, %r497, %r1516;
	mad.lo.s32 	%r1524, %r1518, 360, %r1521;
	mov.u32 	%r1525, 0;
	max.s32 	%r1526, %r1525, %r189;
	add.s32 	%r1527, %r1524, %r1526;
	add.s32 	%r1528, %r1527, %r1523;
	add.s32 	%r1529, %r1528, -30;
	cvt.rn.f64.s32	%fd651, %r1529;
	div.rn.f64 	%fd652, %fd651, 0d4076800000000000;
	add.f64 	%fd366, %fd652, %fd652;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r352}, %fd366;
	}
	bfe.u32 	%r1530, %r352, 20, 11;
	add.s32 	%r1531, %r1530, -1012;
	mov.b64 	 %rd817, %fd366;
	shl.b64 	%rd31, %rd817, %r1531;
	setp.eq.s64	%p465, %rd31, -9223372036854775808;
	// Callseq Start 171
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd365;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd366;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd956, [retval0+0];
	
	//{
	}// Callseq End 171
	and.pred  	%p16, %p461, %p465;
	@!%p16 bra 	BB44_373;
	bra.uni 	BB44_372;

BB44_372:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1532}, %fd956;
	}
	xor.b32  	%r1533, %r1532, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1534, %temp}, %fd956;
	}
	mov.b64 	%fd956, {%r1534, %r1533};

BB44_373:
	mov.f64 	%fd955, %fd956;
	setp.eq.f64	%p466, %fd359, 0d0000000000000000;
	@%p466 bra 	BB44_376;
	bra.uni 	BB44_374;

BB44_376:
	selp.b32	%r1535, %r351, 0, %p465;
	or.b32  	%r1536, %r1535, 2146435072;
	setp.lt.s32	%p470, %r352, 0;
	selp.b32	%r1537, %r1536, %r1535, %p470;
	mov.b64 	%fd955, {%r1525, %r1537};
	bra.uni 	BB44_377;

BB44_388:
	setp.gt.s32	%p488, %r351, -1;
	@%p488 bra 	BB44_391;

	cvt.rzi.f64.f64	%fd656, %fd379;
	setp.neu.f64	%p489, %fd656, %fd379;
	selp.f64	%fd962, 0dFFF8000000000000, %fd962, %p489;

BB44_391:
	mov.f64 	%fd385, %fd962;
	add.f64 	%fd386, %fd359, %fd379;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1576}, %fd386;
	}
	and.b32  	%r1577, %r1576, 2146435072;
	setp.ne.s32	%p492, %r1577, 2146435072;
	mov.f64 	%fd961, %fd385;
	@%p492 bra 	BB44_398;

	setp.gtu.f64	%p493, %fd365, 0d7FF0000000000000;
	mov.f64 	%fd961, %fd386;
	@%p493 bra 	BB44_398;

	abs.f64 	%fd387, %fd379;
	setp.gtu.f64	%p494, %fd387, 0d7FF0000000000000;
	mov.f64 	%fd960, %fd386;
	mov.f64 	%fd961, %fd960;
	@%p494 bra 	BB44_398;

	setp.eq.f64	%p495, %fd387, 0d7FF0000000000000;
	@%p495 bra 	BB44_397;
	bra.uni 	BB44_395;

BB44_397:
	setp.eq.f64	%p497, %fd359, 0dBFF0000000000000;
	setp.gt.f64	%p498, %fd365, 0d3FF0000000000000;
	selp.b32	%r1584, 2146435072, 0, %p498;
	xor.b32  	%r1585, %r1584, 2146435072;
	setp.lt.s32	%p499, %r353, 0;
	selp.b32	%r1586, %r1585, %r1584, %p499;
	selp.b32	%r1587, 1072693248, %r1586, %p497;
	mov.b64 	%fd961, {%r1560, %r1587};
	bra.uni 	BB44_398;

BB44_374:
	setp.gt.s32	%p467, %r351, -1;
	@%p467 bra 	BB44_377;

	cvt.rzi.f64.f64	%fd653, %fd366;
	setp.neu.f64	%p468, %fd653, %fd366;
	selp.f64	%fd955, 0dFFF8000000000000, %fd955, %p468;

BB44_377:
	mov.f64 	%fd372, %fd955;
	add.f64 	%fd373, %fd359, %fd366;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1539}, %fd373;
	}
	and.b32  	%r1540, %r1539, 2146435072;
	setp.ne.s32	%p471, %r1540, 2146435072;
	mov.f64 	%fd954, %fd372;
	@%p471 bra 	BB44_384;

	setp.gtu.f64	%p472, %fd365, 0d7FF0000000000000;
	mov.f64 	%fd954, %fd373;
	@%p472 bra 	BB44_384;

	abs.f64 	%fd374, %fd366;
	setp.gtu.f64	%p473, %fd374, 0d7FF0000000000000;
	mov.f64 	%fd953, %fd373;
	mov.f64 	%fd954, %fd953;
	@%p473 bra 	BB44_384;

	setp.eq.f64	%p474, %fd374, 0d7FF0000000000000;
	@%p474 bra 	BB44_383;
	bra.uni 	BB44_381;

BB44_383:
	setp.eq.f64	%p476, %fd359, 0dBFF0000000000000;
	setp.gt.f64	%p477, %fd365, 0d3FF0000000000000;
	selp.b32	%r1547, 2146435072, 0, %p477;
	xor.b32  	%r1548, %r1547, 2146435072;
	setp.lt.s32	%p478, %r352, 0;
	selp.b32	%r1549, %r1548, %r1547, %p478;
	selp.b32	%r1550, 1072693248, %r1549, %p476;
	mov.b64 	%fd954, {%r1525, %r1550};
	bra.uni 	BB44_384;

BB44_395:
	setp.neu.f64	%p496, %fd365, 0d7FF0000000000000;
	mov.f64 	%fd961, %fd385;
	@%p496 bra 	BB44_398;

	shr.s32 	%r1578, %r353, 31;
	and.b32  	%r1579, %r1578, -2146435072;
	add.s32 	%r1580, %r1579, 2146435072;
	or.b32  	%r1581, %r1580, -2147483648;
	selp.b32	%r1582, %r1581, %r1580, %p17;
	mov.b64 	%fd961, {%r1560, %r1582};

BB44_398:
	setp.eq.f64	%p500, %fd379, 0d0000000000000000;
	setp.eq.f64	%p501, %fd359, 0d3FF0000000000000;
	or.pred  	%p502, %p501, %p500;
	selp.f64	%fd964, 0d3FF0000000000000, %fd961, %p502;
	bra.uni 	BB44_399;

BB44_381:
	setp.neu.f64	%p475, %fd365, 0d7FF0000000000000;
	mov.f64 	%fd954, %fd372;
	@%p475 bra 	BB44_384;

	shr.s32 	%r1541, %r352, 31;
	and.b32  	%r1542, %r1541, -2146435072;
	add.s32 	%r1543, %r1542, 2146435072;
	or.b32  	%r1544, %r1543, -2147483648;
	selp.b32	%r1545, %r1544, %r1543, %p16;
	mov.b64 	%fd954, {%r1525, %r1545};

BB44_384:
	setp.eq.f64	%p479, %fd366, 0d0000000000000000;
	setp.eq.f64	%p480, %fd359, 0d3FF0000000000000;
	or.pred  	%p481, %p480, %p479;
	selp.f64	%fd964, 0d3FF0000000000000, %fd954, %p481;

BB44_399:
	rcp.rn.f64 	%fd657, %fd964;
	mul.f64 	%fd948, %fd948, %fd657;
	fma.rn.f64 	%fd965, %fd949, %fd948, %fd965;
	mov.u16 	%rs72, 0;
	mov.u32 	%r2078, %r344;
	mov.u32 	%r2094, %r345;
	mov.u32 	%r2110, %r346;

BB44_400:
	mov.u32 	%r2109, %r2110;
	mov.u32 	%r2093, %r2094;
	mov.u32 	%r2077, %r2078;
	add.s32 	%r2063, %r2063, 1;
	setp.lt.s32	%p503, %r2063, %r1790;
	mov.u32 	%r2075, %r2077;
	mov.u32 	%r2091, %r2093;
	mov.u32 	%r2107, %r2109;
	@%p503 bra 	BB44_367;

BB44_401:
	mov.u32 	%r2108, %r2107;
	mov.u32 	%r2092, %r2091;
	mov.u32 	%r2076, %r2075;
	sub.f64 	%fd799, %fd9, %fd965;
	bra.uni 	BB44_402;

BB44_250:
	setp.gt.f64	%p301, %fd77, %fd234;
	@%p301 bra 	BB44_327;
	bra.uni 	BB44_251;

BB44_327:
	sub.f64 	%fd629, %fd984, %fd986;
	fma.rn.f64 	%fd984, %fd629, 0d3FF999999999999A, %fd984;
	mov.f64 	%fd947, 0d0000000000000000;
	mov.u32 	%r2026, %r2027;
	mov.u32 	%r2042, %r2043;
	mov.u32 	%r2058, %r2059;
	@%p50 bra 	BB44_363;

	fma.rn.f64 	%fd318, %fd984, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd947, 0d0000000000000000;
	mov.f64 	%fd930, 0d3FF0000000000000;
	mov.u16 	%rs71, 1;
	mov.u32 	%r2014, 0;
	mov.u32 	%r2028, %r2027;
	mov.u32 	%r2044, %r2043;
	mov.u32 	%r2060, %r2059;

BB44_329:
	mov.u32 	%r2048, %r2060;
	mov.u32 	%r318, %r2048;
	mov.u32 	%r2032, %r2044;
	mov.u32 	%r317, %r2032;
	mov.u32 	%r2016, %r2028;
	mov.u32 	%r316, %r2016;
	mul.wide.s32 	%rd811, %r2014, 56;
	add.s64 	%rd812, %rd1, %rd811;
	add.s64 	%rd27, %rd812, 12;
	ld.local.u32 	%r1384, [%rd812+12];
	setp.gt.s32	%p405, %r1836, %r1384;
	mov.u32 	%r2029, %r316;
	mov.u32 	%r2045, %r317;
	mov.u32 	%r2061, %r318;
	@%p405 bra 	BB44_362;

	ld.local.v2.u32 	{%r1385, %r1386}, [%rd27+-4];
	mov.u32 	%r323, %r1386;
	mov.u32 	%r322, %r1385;
	ld.local.v2.u32 	{%r1387, %r1388}, [%rd27+-12];
	mov.u32 	%r321, %r1388;
	mov.u32 	%r320, %r1387;
	ld.local.f64 	%fd931, [%rd27+36];
	setp.neu.f64	%p406, %fd931, 0dBFF0000000000000;
	@%p406 bra 	BB44_332;

	ld.local.v2.u32 	{%r1389, %r1390}, [%rd27+20];
	ld.local.u32 	%r1392, [%rd27+28];
	setp.eq.s32	%p407, %r1390, 31;
	ld.local.v2.u32 	{%r1394, %r1395}, [%rd27+4];
	ld.local.u32 	%r1397, [%rd27+12];
	setp.lt.s32	%p408, %r1395, 30;
	and.pred  	%p409, %p407, %p408;
	selp.b32	%r1399, 1, %r1390, %p409;
	selp.u32	%r1400, 1, 0, %p409;
	sub.s32 	%r1401, %r1392, %r1397;
	sub.s32 	%r1402, %r1389, %r1394;
	add.s32 	%r1403, %r1402, %r1400;
	sub.s32 	%r1405, %r497, %r1395;
	mov.u32 	%r1406, 0;
	max.s32 	%r1407, %r1406, %r1405;
	min.s32 	%r1408, %r497, %r1399;
	add.s32 	%r1409, %r1407, %r1408;
	add.s32 	%r1410, %r1409, -30;
	mad.lo.s32 	%r1411, %r1401, 360, %r1410;
	mad.lo.s32 	%r1412, %r1403, 30, %r1411;
	cvt.rn.f64.s32	%fd632, %r1412;
	div.rn.f64 	%fd633, %fd632, 0d4076800000000000;
	fma.rn.f64 	%fd634, %fd1, %fd633, 0d3FF0000000000000;
	add.f64 	%fd635, %fd634, 0dBFF0000000000000;
	mul.f64 	%fd931, %fd635, 0d4059000000000000;

BB44_332:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r327}, %fd318;
	}
	abs.f64 	%fd324, %fd318;
	and.b16  	%rs56, %rs71, 255;
	setp.eq.s16	%p410, %rs56, 0;
	@%p410 bra 	BB44_347;
	bra.uni 	BB44_333;

BB44_347:
	setp.lt.s32	%p432, %r327, 0;
	setp.lt.s32	%p433, %r317, 30;
	setp.eq.s32	%p434, %r1388, 31;
	and.pred  	%p435, %p434, %p433;
	selp.b32	%r1449, 1, %r1388, %p435;
	selp.u32	%r1450, 1, 0, %p435;
	sub.s32 	%r1451, %r1385, %r318;
	sub.s32 	%r1452, %r1387, %r316;
	add.s32 	%r1453, %r1452, %r1450;
	mul.lo.s32 	%r1454, %r1453, 30;
	sub.s32 	%r1456, %r497, %r317;
	mov.u32 	%r1457, 0;
	max.s32 	%r1458, %r1457, %r1456;
	min.s32 	%r1459, %r497, %r1449;
	mad.lo.s32 	%r1460, %r1451, 360, %r1454;
	add.s32 	%r1461, %r1460, %r1458;
	add.s32 	%r1462, %r1461, %r1459;
	add.s32 	%r1463, %r1462, -30;
	cvt.rn.f64.s32	%fd639, %r1463;
	div.rn.f64 	%fd640, %fd639, 0d4076800000000000;
	add.f64 	%fd338, %fd640, %fd640;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r329}, %fd338;
	}
	bfe.u32 	%r1464, %r329, 20, 11;
	add.s32 	%r1465, %r1464, -1012;
	mov.b64 	 %rd814, %fd338;
	shl.b64 	%rd29, %rd814, %r1465;
	setp.eq.s64	%p436, %rd29, -9223372036854775808;
	// Callseq Start 170
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd324;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd338;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd945, [retval0+0];
	
	//{
	}// Callseq End 170
	and.pred  	%p15, %p432, %p436;
	@!%p15 bra 	BB44_349;
	bra.uni 	BB44_348;

BB44_348:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1466}, %fd945;
	}
	xor.b32  	%r1467, %r1466, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1468, %temp}, %fd945;
	}
	mov.b64 	%fd945, {%r1468, %r1467};

BB44_349:
	mov.f64 	%fd944, %fd945;
	setp.eq.f64	%p437, %fd318, 0d0000000000000000;
	@%p437 bra 	BB44_352;
	bra.uni 	BB44_350;

BB44_352:
	selp.b32	%r1469, %r327, 0, %p436;
	or.b32  	%r1470, %r1469, 2146435072;
	setp.lt.s32	%p441, %r329, 0;
	selp.b32	%r1471, %r1470, %r1469, %p441;
	mov.b64 	%fd944, {%r1457, %r1471};
	bra.uni 	BB44_353;

BB44_333:
	setp.lt.s32	%p411, %r327, 0;
	setp.lt.s32	%p412, %r1834, 30;
	setp.eq.s32	%p413, %r1388, 31;
	and.pred  	%p414, %p413, %p412;
	selp.b32	%r1413, 1, %r1388, %p414;
	selp.u32	%r1414, 1, 0, %p414;
	sub.s32 	%r1415, %r1385, %r1835;
	sub.s32 	%r1416, %r1387, %r1833;
	add.s32 	%r1417, %r1416, %r1414;
	mul.lo.s32 	%r1418, %r1417, 30;
	min.s32 	%r1420, %r497, %r1413;
	mad.lo.s32 	%r1421, %r1415, 360, %r1418;
	mov.u32 	%r1422, 0;
	max.s32 	%r1423, %r1422, %r189;
	add.s32 	%r1424, %r1421, %r1423;
	add.s32 	%r1425, %r1424, %r1420;
	add.s32 	%r1426, %r1425, -30;
	cvt.rn.f64.s32	%fd636, %r1426;
	div.rn.f64 	%fd637, %fd636, 0d4076800000000000;
	add.f64 	%fd325, %fd637, %fd637;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r328}, %fd325;
	}
	bfe.u32 	%r1427, %r328, 20, 11;
	add.s32 	%r1428, %r1427, -1012;
	mov.b64 	 %rd813, %fd325;
	shl.b64 	%rd28, %rd813, %r1428;
	setp.eq.s64	%p415, %rd28, -9223372036854775808;
	// Callseq Start 169
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd324;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd325;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd938, [retval0+0];
	
	//{
	}// Callseq End 169
	and.pred  	%p14, %p411, %p415;
	@!%p14 bra 	BB44_335;
	bra.uni 	BB44_334;

BB44_334:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1429}, %fd938;
	}
	xor.b32  	%r1430, %r1429, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1431, %temp}, %fd938;
	}
	mov.b64 	%fd938, {%r1431, %r1430};

BB44_335:
	mov.f64 	%fd937, %fd938;
	setp.eq.f64	%p416, %fd318, 0d0000000000000000;
	@%p416 bra 	BB44_338;
	bra.uni 	BB44_336;

BB44_338:
	selp.b32	%r1432, %r327, 0, %p415;
	or.b32  	%r1433, %r1432, 2146435072;
	setp.lt.s32	%p420, %r328, 0;
	selp.b32	%r1434, %r1433, %r1432, %p420;
	mov.b64 	%fd937, {%r1422, %r1434};
	bra.uni 	BB44_339;

BB44_350:
	setp.gt.s32	%p438, %r327, -1;
	@%p438 bra 	BB44_353;

	cvt.rzi.f64.f64	%fd641, %fd338;
	setp.neu.f64	%p439, %fd641, %fd338;
	selp.f64	%fd944, 0dFFF8000000000000, %fd944, %p439;

BB44_353:
	mov.f64 	%fd344, %fd944;
	add.f64 	%fd345, %fd318, %fd338;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1473}, %fd345;
	}
	and.b32  	%r1474, %r1473, 2146435072;
	setp.ne.s32	%p442, %r1474, 2146435072;
	mov.f64 	%fd943, %fd344;
	@%p442 bra 	BB44_360;

	setp.gtu.f64	%p443, %fd324, 0d7FF0000000000000;
	mov.f64 	%fd943, %fd345;
	@%p443 bra 	BB44_360;

	abs.f64 	%fd346, %fd338;
	setp.gtu.f64	%p444, %fd346, 0d7FF0000000000000;
	mov.f64 	%fd942, %fd345;
	mov.f64 	%fd943, %fd942;
	@%p444 bra 	BB44_360;

	setp.eq.f64	%p445, %fd346, 0d7FF0000000000000;
	@%p445 bra 	BB44_359;
	bra.uni 	BB44_357;

BB44_359:
	setp.eq.f64	%p447, %fd318, 0dBFF0000000000000;
	setp.gt.f64	%p448, %fd324, 0d3FF0000000000000;
	selp.b32	%r1481, 2146435072, 0, %p448;
	xor.b32  	%r1482, %r1481, 2146435072;
	setp.lt.s32	%p449, %r329, 0;
	selp.b32	%r1483, %r1482, %r1481, %p449;
	selp.b32	%r1484, 1072693248, %r1483, %p447;
	mov.b64 	%fd943, {%r1457, %r1484};
	bra.uni 	BB44_360;

BB44_336:
	setp.gt.s32	%p417, %r327, -1;
	@%p417 bra 	BB44_339;

	cvt.rzi.f64.f64	%fd638, %fd325;
	setp.neu.f64	%p418, %fd638, %fd325;
	selp.f64	%fd937, 0dFFF8000000000000, %fd937, %p418;

BB44_339:
	mov.f64 	%fd331, %fd937;
	add.f64 	%fd332, %fd318, %fd325;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1436}, %fd332;
	}
	and.b32  	%r1437, %r1436, 2146435072;
	setp.ne.s32	%p421, %r1437, 2146435072;
	mov.f64 	%fd936, %fd331;
	@%p421 bra 	BB44_346;

	setp.gtu.f64	%p422, %fd324, 0d7FF0000000000000;
	mov.f64 	%fd936, %fd332;
	@%p422 bra 	BB44_346;

	abs.f64 	%fd333, %fd325;
	setp.gtu.f64	%p423, %fd333, 0d7FF0000000000000;
	mov.f64 	%fd935, %fd332;
	mov.f64 	%fd936, %fd935;
	@%p423 bra 	BB44_346;

	setp.eq.f64	%p424, %fd333, 0d7FF0000000000000;
	@%p424 bra 	BB44_345;
	bra.uni 	BB44_343;

BB44_345:
	setp.eq.f64	%p426, %fd318, 0dBFF0000000000000;
	setp.gt.f64	%p427, %fd324, 0d3FF0000000000000;
	selp.b32	%r1444, 2146435072, 0, %p427;
	xor.b32  	%r1445, %r1444, 2146435072;
	setp.lt.s32	%p428, %r328, 0;
	selp.b32	%r1446, %r1445, %r1444, %p428;
	selp.b32	%r1447, 1072693248, %r1446, %p426;
	mov.b64 	%fd936, {%r1422, %r1447};
	bra.uni 	BB44_346;

BB44_357:
	setp.neu.f64	%p446, %fd324, 0d7FF0000000000000;
	mov.f64 	%fd943, %fd344;
	@%p446 bra 	BB44_360;

	shr.s32 	%r1475, %r329, 31;
	and.b32  	%r1476, %r1475, -2146435072;
	add.s32 	%r1477, %r1476, 2146435072;
	or.b32  	%r1478, %r1477, -2147483648;
	selp.b32	%r1479, %r1478, %r1477, %p15;
	mov.b64 	%fd943, {%r1457, %r1479};

BB44_360:
	setp.eq.f64	%p450, %fd338, 0d0000000000000000;
	setp.eq.f64	%p451, %fd318, 0d3FF0000000000000;
	or.pred  	%p452, %p451, %p450;
	selp.f64	%fd946, 0d3FF0000000000000, %fd943, %p452;
	bra.uni 	BB44_361;

BB44_343:
	setp.neu.f64	%p425, %fd324, 0d7FF0000000000000;
	mov.f64 	%fd936, %fd331;
	@%p425 bra 	BB44_346;

	shr.s32 	%r1438, %r328, 31;
	and.b32  	%r1439, %r1438, -2146435072;
	add.s32 	%r1440, %r1439, 2146435072;
	or.b32  	%r1441, %r1440, -2147483648;
	selp.b32	%r1442, %r1441, %r1440, %p14;
	mov.b64 	%fd936, {%r1422, %r1442};

BB44_346:
	setp.eq.f64	%p429, %fd325, 0d0000000000000000;
	setp.eq.f64	%p430, %fd318, 0d3FF0000000000000;
	or.pred  	%p431, %p430, %p429;
	selp.f64	%fd946, 0d3FF0000000000000, %fd936, %p431;

BB44_361:
	rcp.rn.f64 	%fd642, %fd946;
	mul.f64 	%fd930, %fd930, %fd642;
	fma.rn.f64 	%fd947, %fd931, %fd930, %fd947;
	mov.u16 	%rs71, 0;
	mov.u32 	%r2029, %r320;
	mov.u32 	%r2045, %r321;
	mov.u32 	%r2061, %r322;

BB44_362:
	mov.u32 	%r2060, %r2061;
	mov.u32 	%r2044, %r2045;
	mov.u32 	%r2028, %r2029;
	add.s32 	%r2014, %r2014, 1;
	setp.lt.s32	%p453, %r2014, %r1790;
	mov.u32 	%r2026, %r2028;
	mov.u32 	%r2042, %r2044;
	mov.u32 	%r2058, %r2060;
	@%p453 bra 	BB44_329;

BB44_363:
	mov.u32 	%r2059, %r2058;
	mov.u32 	%r2043, %r2042;
	mov.u32 	%r2027, %r2026;
	sub.f64 	%fd798, %fd9, %fd947;
	bra.uni 	BB44_364;

BB44_251:
	setp.eq.s32	%p302, %r1869, -1;
	@%p302 bra 	BB44_290;
	bra.uni 	BB44_252;

BB44_290:
	sub.f64 	%fd614, %fd986, %fd984;
	fma.rn.f64 	%fd986, %fd614, 0d3FF999999999999A, %fd986;
	mov.f64 	%fd929, 0d0000000000000000;
	mov.u32 	%r1977, %r1978;
	mov.u32 	%r1993, %r1994;
	mov.u32 	%r2009, %r2010;
	@%p50 bra 	BB44_326;

	fma.rn.f64 	%fd277, %fd986, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd929, 0d0000000000000000;
	mov.f64 	%fd912, 0d3FF0000000000000;
	mov.u16 	%rs70, 1;
	mov.u32 	%r1965, 0;
	mov.u32 	%r1979, %r1978;
	mov.u32 	%r1995, %r1994;
	mov.u32 	%r2011, %r2010;

BB44_292:
	mov.u32 	%r1999, %r2011;
	mov.u32 	%r293, %r1999;
	mov.u32 	%r1983, %r1995;
	mov.u32 	%r292, %r1983;
	mov.u32 	%r1967, %r1979;
	mov.u32 	%r291, %r1967;
	mul.wide.s32 	%rd807, %r1965, 56;
	add.s64 	%rd808, %rd1, %rd807;
	add.s64 	%rd24, %rd808, 12;
	ld.local.u32 	%r1280, [%rd808+12];
	setp.gt.s32	%p355, %r1836, %r1280;
	mov.u32 	%r1980, %r291;
	mov.u32 	%r1996, %r292;
	mov.u32 	%r2012, %r293;
	@%p355 bra 	BB44_325;

	ld.local.v2.u32 	{%r1281, %r1282}, [%rd24+-4];
	mov.u32 	%r298, %r1282;
	mov.u32 	%r297, %r1281;
	ld.local.v2.u32 	{%r1283, %r1284}, [%rd24+-12];
	mov.u32 	%r296, %r1284;
	mov.u32 	%r295, %r1283;
	ld.local.f64 	%fd913, [%rd24+36];
	setp.neu.f64	%p356, %fd913, 0dBFF0000000000000;
	@%p356 bra 	BB44_295;

	ld.local.v2.u32 	{%r1285, %r1286}, [%rd24+20];
	ld.local.u32 	%r1288, [%rd24+28];
	setp.eq.s32	%p357, %r1286, 31;
	ld.local.v2.u32 	{%r1290, %r1291}, [%rd24+4];
	ld.local.u32 	%r1293, [%rd24+12];
	setp.lt.s32	%p358, %r1291, 30;
	and.pred  	%p359, %p357, %p358;
	selp.b32	%r1295, 1, %r1286, %p359;
	selp.u32	%r1296, 1, 0, %p359;
	sub.s32 	%r1297, %r1288, %r1293;
	sub.s32 	%r1298, %r1285, %r1290;
	add.s32 	%r1299, %r1298, %r1296;
	sub.s32 	%r1301, %r497, %r1291;
	mov.u32 	%r1302, 0;
	max.s32 	%r1303, %r1302, %r1301;
	min.s32 	%r1304, %r497, %r1295;
	add.s32 	%r1305, %r1303, %r1304;
	add.s32 	%r1306, %r1305, -30;
	mad.lo.s32 	%r1307, %r1297, 360, %r1306;
	mad.lo.s32 	%r1308, %r1299, 30, %r1307;
	cvt.rn.f64.s32	%fd617, %r1308;
	div.rn.f64 	%fd618, %fd617, 0d4076800000000000;
	fma.rn.f64 	%fd619, %fd1, %fd618, 0d3FF0000000000000;
	add.f64 	%fd620, %fd619, 0dBFF0000000000000;
	mul.f64 	%fd913, %fd620, 0d4059000000000000;

BB44_295:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r299}, %fd277;
	}
	abs.f64 	%fd283, %fd277;
	and.b16  	%rs53, %rs70, 255;
	setp.eq.s16	%p360, %rs53, 0;
	@%p360 bra 	BB44_310;
	bra.uni 	BB44_296;

BB44_310:
	setp.eq.s32	%p382, %r1284, 31;
	setp.lt.s32	%p383, %r292, 30;
	and.pred  	%p384, %p382, %p383;
	selp.b32	%r1345, 1, %r1284, %p384;
	selp.u32	%r1346, 1, 0, %p384;
	sub.s32 	%r1347, %r1281, %r293;
	sub.s32 	%r1348, %r1283, %r291;
	add.s32 	%r1349, %r1348, %r1346;
	mul.lo.s32 	%r1350, %r1349, 30;
	sub.s32 	%r1352, %r497, %r292;
	mov.u32 	%r1353, 0;
	max.s32 	%r1354, %r1353, %r1352;
	min.s32 	%r1355, %r497, %r1345;
	mad.lo.s32 	%r1356, %r1347, 360, %r1350;
	add.s32 	%r1357, %r1356, %r1354;
	add.s32 	%r1358, %r1357, %r1355;
	add.s32 	%r1359, %r1358, -30;
	cvt.rn.f64.s32	%fd624, %r1359;
	div.rn.f64 	%fd625, %fd624, 0d4076800000000000;
	add.f64 	%fd297, %fd625, %fd625;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r304}, %fd297;
	}
	bfe.u32 	%r1360, %r304, 20, 11;
	add.s32 	%r1361, %r1360, -1012;
	mov.b64 	 %rd810, %fd297;
	shl.b64 	%rd26, %rd810, %r1361;
	setp.eq.s64	%p385, %rd26, -9223372036854775808;
	// Callseq Start 168
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd283;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd297;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd927, [retval0+0];
	
	//{
	}// Callseq End 168
	setp.lt.s32	%p386, %r299, 0;
	and.pred  	%p13, %p386, %p385;
	@!%p13 bra 	BB44_312;
	bra.uni 	BB44_311;

BB44_311:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1362}, %fd927;
	}
	xor.b32  	%r1363, %r1362, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1364, %temp}, %fd927;
	}
	mov.b64 	%fd927, {%r1364, %r1363};

BB44_312:
	mov.f64 	%fd926, %fd927;
	setp.eq.f64	%p387, %fd277, 0d0000000000000000;
	@%p387 bra 	BB44_315;
	bra.uni 	BB44_313;

BB44_315:
	selp.b32	%r1365, %r299, 0, %p385;
	or.b32  	%r1366, %r1365, 2146435072;
	setp.lt.s32	%p391, %r304, 0;
	selp.b32	%r1367, %r1366, %r1365, %p391;
	mov.b64 	%fd926, {%r1353, %r1367};
	bra.uni 	BB44_316;

BB44_296:
	setp.eq.s32	%p361, %r1284, 31;
	setp.lt.s32	%p362, %r1834, 30;
	and.pred  	%p363, %p361, %p362;
	selp.b32	%r1309, 1, %r1284, %p363;
	selp.u32	%r1310, 1, 0, %p363;
	sub.s32 	%r1311, %r1281, %r1835;
	sub.s32 	%r1312, %r1283, %r1833;
	add.s32 	%r1313, %r1312, %r1310;
	mul.lo.s32 	%r1314, %r1313, 30;
	min.s32 	%r1316, %r497, %r1309;
	mad.lo.s32 	%r1317, %r1311, 360, %r1314;
	mov.u32 	%r1318, 0;
	max.s32 	%r1319, %r1318, %r189;
	add.s32 	%r1320, %r1317, %r1319;
	add.s32 	%r1321, %r1320, %r1316;
	add.s32 	%r1322, %r1321, -30;
	cvt.rn.f64.s32	%fd621, %r1322;
	div.rn.f64 	%fd622, %fd621, 0d4076800000000000;
	add.f64 	%fd284, %fd622, %fd622;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r303}, %fd284;
	}
	bfe.u32 	%r1323, %r303, 20, 11;
	add.s32 	%r1324, %r1323, -1012;
	mov.b64 	 %rd809, %fd284;
	shl.b64 	%rd25, %rd809, %r1324;
	setp.eq.s64	%p364, %rd25, -9223372036854775808;
	// Callseq Start 167
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd283;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd284;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd920, [retval0+0];
	
	//{
	}// Callseq End 167
	setp.lt.s32	%p365, %r299, 0;
	and.pred  	%p12, %p365, %p364;
	@!%p12 bra 	BB44_298;
	bra.uni 	BB44_297;

BB44_297:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1325}, %fd920;
	}
	xor.b32  	%r1326, %r1325, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1327, %temp}, %fd920;
	}
	mov.b64 	%fd920, {%r1327, %r1326};

BB44_298:
	mov.f64 	%fd919, %fd920;
	setp.eq.f64	%p366, %fd277, 0d0000000000000000;
	@%p366 bra 	BB44_301;
	bra.uni 	BB44_299;

BB44_301:
	selp.b32	%r1328, %r299, 0, %p364;
	or.b32  	%r1329, %r1328, 2146435072;
	setp.lt.s32	%p370, %r303, 0;
	selp.b32	%r1330, %r1329, %r1328, %p370;
	mov.b64 	%fd919, {%r1318, %r1330};
	bra.uni 	BB44_302;

BB44_313:
	setp.gt.s32	%p388, %r299, -1;
	@%p388 bra 	BB44_316;

	cvt.rzi.f64.f64	%fd626, %fd297;
	setp.neu.f64	%p389, %fd626, %fd297;
	selp.f64	%fd926, 0dFFF8000000000000, %fd926, %p389;

BB44_316:
	mov.f64 	%fd303, %fd926;
	add.f64 	%fd304, %fd277, %fd297;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1369}, %fd304;
	}
	and.b32  	%r1370, %r1369, 2146435072;
	setp.ne.s32	%p392, %r1370, 2146435072;
	mov.f64 	%fd925, %fd303;
	@%p392 bra 	BB44_323;

	setp.gtu.f64	%p393, %fd283, 0d7FF0000000000000;
	mov.f64 	%fd925, %fd304;
	@%p393 bra 	BB44_323;

	abs.f64 	%fd305, %fd297;
	setp.gtu.f64	%p394, %fd305, 0d7FF0000000000000;
	mov.f64 	%fd924, %fd304;
	mov.f64 	%fd925, %fd924;
	@%p394 bra 	BB44_323;

	setp.eq.f64	%p395, %fd305, 0d7FF0000000000000;
	@%p395 bra 	BB44_322;
	bra.uni 	BB44_320;

BB44_322:
	setp.eq.f64	%p397, %fd277, 0dBFF0000000000000;
	setp.gt.f64	%p398, %fd283, 0d3FF0000000000000;
	selp.b32	%r1377, 2146435072, 0, %p398;
	xor.b32  	%r1378, %r1377, 2146435072;
	setp.lt.s32	%p399, %r304, 0;
	selp.b32	%r1379, %r1378, %r1377, %p399;
	selp.b32	%r1380, 1072693248, %r1379, %p397;
	mov.b64 	%fd925, {%r1353, %r1380};
	bra.uni 	BB44_323;

BB44_299:
	setp.gt.s32	%p367, %r299, -1;
	@%p367 bra 	BB44_302;

	cvt.rzi.f64.f64	%fd623, %fd284;
	setp.neu.f64	%p368, %fd623, %fd284;
	selp.f64	%fd919, 0dFFF8000000000000, %fd919, %p368;

BB44_302:
	mov.f64 	%fd290, %fd919;
	add.f64 	%fd291, %fd277, %fd284;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1332}, %fd291;
	}
	and.b32  	%r1333, %r1332, 2146435072;
	setp.ne.s32	%p371, %r1333, 2146435072;
	mov.f64 	%fd918, %fd290;
	@%p371 bra 	BB44_309;

	setp.gtu.f64	%p372, %fd283, 0d7FF0000000000000;
	mov.f64 	%fd918, %fd291;
	@%p372 bra 	BB44_309;

	abs.f64 	%fd292, %fd284;
	setp.gtu.f64	%p373, %fd292, 0d7FF0000000000000;
	mov.f64 	%fd917, %fd291;
	mov.f64 	%fd918, %fd917;
	@%p373 bra 	BB44_309;

	setp.eq.f64	%p374, %fd292, 0d7FF0000000000000;
	@%p374 bra 	BB44_308;
	bra.uni 	BB44_306;

BB44_308:
	setp.eq.f64	%p376, %fd277, 0dBFF0000000000000;
	setp.gt.f64	%p377, %fd283, 0d3FF0000000000000;
	selp.b32	%r1340, 2146435072, 0, %p377;
	xor.b32  	%r1341, %r1340, 2146435072;
	setp.lt.s32	%p378, %r303, 0;
	selp.b32	%r1342, %r1341, %r1340, %p378;
	selp.b32	%r1343, 1072693248, %r1342, %p376;
	mov.b64 	%fd918, {%r1318, %r1343};
	bra.uni 	BB44_309;

BB44_320:
	setp.neu.f64	%p396, %fd283, 0d7FF0000000000000;
	mov.f64 	%fd925, %fd303;
	@%p396 bra 	BB44_323;

	shr.s32 	%r1371, %r304, 31;
	and.b32  	%r1372, %r1371, -2146435072;
	add.s32 	%r1373, %r1372, 2146435072;
	or.b32  	%r1374, %r1373, -2147483648;
	selp.b32	%r1375, %r1374, %r1373, %p13;
	mov.b64 	%fd925, {%r1353, %r1375};

BB44_323:
	setp.eq.f64	%p400, %fd297, 0d0000000000000000;
	setp.eq.f64	%p401, %fd277, 0d3FF0000000000000;
	or.pred  	%p402, %p401, %p400;
	selp.f64	%fd928, 0d3FF0000000000000, %fd925, %p402;
	bra.uni 	BB44_324;

BB44_306:
	setp.neu.f64	%p375, %fd283, 0d7FF0000000000000;
	mov.f64 	%fd918, %fd290;
	@%p375 bra 	BB44_309;

	shr.s32 	%r1334, %r303, 31;
	and.b32  	%r1335, %r1334, -2146435072;
	add.s32 	%r1336, %r1335, 2146435072;
	or.b32  	%r1337, %r1336, -2147483648;
	selp.b32	%r1338, %r1337, %r1336, %p12;
	mov.b64 	%fd918, {%r1318, %r1338};

BB44_309:
	setp.eq.f64	%p379, %fd284, 0d0000000000000000;
	setp.eq.f64	%p380, %fd277, 0d3FF0000000000000;
	or.pred  	%p381, %p380, %p379;
	selp.f64	%fd928, 0d3FF0000000000000, %fd918, %p381;

BB44_324:
	rcp.rn.f64 	%fd627, %fd928;
	mul.f64 	%fd912, %fd912, %fd627;
	fma.rn.f64 	%fd929, %fd913, %fd912, %fd929;
	mov.u16 	%rs70, 0;
	mov.u32 	%r1980, %r295;
	mov.u32 	%r1996, %r296;
	mov.u32 	%r2012, %r297;

BB44_325:
	mov.u32 	%r2011, %r2012;
	mov.u32 	%r1995, %r1996;
	mov.u32 	%r1979, %r1980;
	add.s32 	%r1965, %r1965, 1;
	setp.lt.s32	%p403, %r1965, %r1790;
	mov.u32 	%r1977, %r1979;
	mov.u32 	%r1993, %r1995;
	mov.u32 	%r2009, %r2011;
	@%p403 bra 	BB44_292;

BB44_326:
	mov.u32 	%r2010, %r2009;
	mov.u32 	%r1994, %r1993;
	mov.u32 	%r1978, %r1977;
	sub.f64 	%fd799, %fd9, %fd929;
	add.s32 	%r2117, %r2117, 1;
	mov.u32 	%r1869, 1;

BB44_402:
	bra.uni 	BB44_403;

BB44_252:
	setp.ne.s32	%p303, %r1869, 1;
	@%p303 bra 	BB44_403;

	sub.f64 	%fd599, %fd984, %fd986;
	fma.rn.f64 	%fd984, %fd599, 0d3FF999999999999A, %fd984;
	mov.f64 	%fd911, 0d0000000000000000;
	mov.u32 	%r1928, %r1929;
	mov.u32 	%r1944, %r1945;
	mov.u32 	%r1960, %r1961;
	@%p50 bra 	BB44_289;

	fma.rn.f64 	%fd236, %fd984, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd911, 0d0000000000000000;
	mov.f64 	%fd894, 0d3FF0000000000000;
	mov.u16 	%rs69, 1;
	mov.u32 	%r1916, 0;
	mov.u32 	%r1930, %r1929;
	mov.u32 	%r1946, %r1945;
	mov.u32 	%r1962, %r1961;

BB44_255:
	mov.u32 	%r1950, %r1962;
	mov.u32 	%r269, %r1950;
	mov.u32 	%r1934, %r1946;
	mov.u32 	%r268, %r1934;
	mov.u32 	%r1918, %r1930;
	mov.u32 	%r267, %r1918;
	mul.wide.s32 	%rd803, %r1916, 56;
	add.s64 	%rd804, %rd1, %rd803;
	add.s64 	%rd21, %rd804, 12;
	ld.local.u32 	%r1176, [%rd804+12];
	setp.gt.s32	%p305, %r1836, %r1176;
	mov.u32 	%r1931, %r267;
	mov.u32 	%r1947, %r268;
	mov.u32 	%r1963, %r269;
	@%p305 bra 	BB44_288;

	ld.local.v2.u32 	{%r1177, %r1178}, [%rd21+-4];
	mov.u32 	%r274, %r1178;
	mov.u32 	%r273, %r1177;
	ld.local.v2.u32 	{%r1179, %r1180}, [%rd21+-12];
	mov.u32 	%r272, %r1180;
	mov.u32 	%r271, %r1179;
	ld.local.f64 	%fd895, [%rd21+36];
	setp.neu.f64	%p306, %fd895, 0dBFF0000000000000;
	@%p306 bra 	BB44_258;

	ld.local.v2.u32 	{%r1181, %r1182}, [%rd21+20];
	ld.local.u32 	%r1184, [%rd21+28];
	setp.eq.s32	%p307, %r1182, 31;
	ld.local.v2.u32 	{%r1186, %r1187}, [%rd21+4];
	ld.local.u32 	%r1189, [%rd21+12];
	setp.lt.s32	%p308, %r1187, 30;
	and.pred  	%p309, %p307, %p308;
	selp.b32	%r1191, 1, %r1182, %p309;
	selp.u32	%r1192, 1, 0, %p309;
	sub.s32 	%r1193, %r1184, %r1189;
	sub.s32 	%r1194, %r1181, %r1186;
	add.s32 	%r1195, %r1194, %r1192;
	sub.s32 	%r1197, %r497, %r1187;
	mov.u32 	%r1198, 0;
	max.s32 	%r1199, %r1198, %r1197;
	min.s32 	%r1200, %r497, %r1191;
	add.s32 	%r1201, %r1199, %r1200;
	add.s32 	%r1202, %r1201, -30;
	mad.lo.s32 	%r1203, %r1193, 360, %r1202;
	mad.lo.s32 	%r1204, %r1195, 30, %r1203;
	cvt.rn.f64.s32	%fd602, %r1204;
	div.rn.f64 	%fd603, %fd602, 0d4076800000000000;
	fma.rn.f64 	%fd604, %fd1, %fd603, 0d3FF0000000000000;
	add.f64 	%fd605, %fd604, 0dBFF0000000000000;
	mul.f64 	%fd895, %fd605, 0d4059000000000000;

BB44_258:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r275}, %fd236;
	}
	abs.f64 	%fd242, %fd236;
	and.b16  	%rs50, %rs69, 255;
	setp.eq.s16	%p310, %rs50, 0;
	@%p310 bra 	BB44_273;
	bra.uni 	BB44_259;

BB44_273:
	setp.eq.s32	%p332, %r1180, 31;
	setp.lt.s32	%p333, %r268, 30;
	and.pred  	%p334, %p332, %p333;
	selp.b32	%r1241, 1, %r1180, %p334;
	selp.u32	%r1242, 1, 0, %p334;
	sub.s32 	%r1243, %r1177, %r269;
	sub.s32 	%r1244, %r1179, %r267;
	add.s32 	%r1245, %r1244, %r1242;
	mul.lo.s32 	%r1246, %r1245, 30;
	sub.s32 	%r1248, %r497, %r268;
	mov.u32 	%r1249, 0;
	max.s32 	%r1250, %r1249, %r1248;
	min.s32 	%r1251, %r497, %r1241;
	mad.lo.s32 	%r1252, %r1243, 360, %r1246;
	add.s32 	%r1253, %r1252, %r1250;
	add.s32 	%r1254, %r1253, %r1251;
	add.s32 	%r1255, %r1254, -30;
	cvt.rn.f64.s32	%fd609, %r1255;
	div.rn.f64 	%fd610, %fd609, 0d4076800000000000;
	add.f64 	%fd256, %fd610, %fd610;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r280}, %fd256;
	}
	bfe.u32 	%r1256, %r280, 20, 11;
	add.s32 	%r1257, %r1256, -1012;
	mov.b64 	 %rd806, %fd256;
	shl.b64 	%rd23, %rd806, %r1257;
	setp.eq.s64	%p335, %rd23, -9223372036854775808;
	// Callseq Start 166
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd242;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd256;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd909, [retval0+0];
	
	//{
	}// Callseq End 166
	setp.lt.s32	%p336, %r275, 0;
	and.pred  	%p11, %p336, %p335;
	@!%p11 bra 	BB44_275;
	bra.uni 	BB44_274;

BB44_274:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1258}, %fd909;
	}
	xor.b32  	%r1259, %r1258, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1260, %temp}, %fd909;
	}
	mov.b64 	%fd909, {%r1260, %r1259};

BB44_275:
	mov.f64 	%fd908, %fd909;
	setp.eq.f64	%p337, %fd236, 0d0000000000000000;
	@%p337 bra 	BB44_278;
	bra.uni 	BB44_276;

BB44_278:
	selp.b32	%r1261, %r275, 0, %p335;
	or.b32  	%r1262, %r1261, 2146435072;
	setp.lt.s32	%p341, %r280, 0;
	selp.b32	%r1263, %r1262, %r1261, %p341;
	mov.b64 	%fd908, {%r1249, %r1263};
	bra.uni 	BB44_279;

BB44_259:
	setp.eq.s32	%p311, %r1180, 31;
	setp.lt.s32	%p312, %r1834, 30;
	and.pred  	%p313, %p311, %p312;
	selp.b32	%r1205, 1, %r1180, %p313;
	selp.u32	%r1206, 1, 0, %p313;
	sub.s32 	%r1207, %r1177, %r1835;
	sub.s32 	%r1208, %r1179, %r1833;
	add.s32 	%r1209, %r1208, %r1206;
	mul.lo.s32 	%r1210, %r1209, 30;
	min.s32 	%r1212, %r497, %r1205;
	mad.lo.s32 	%r1213, %r1207, 360, %r1210;
	mov.u32 	%r1214, 0;
	max.s32 	%r1215, %r1214, %r189;
	add.s32 	%r1216, %r1213, %r1215;
	add.s32 	%r1217, %r1216, %r1212;
	add.s32 	%r1218, %r1217, -30;
	cvt.rn.f64.s32	%fd606, %r1218;
	div.rn.f64 	%fd607, %fd606, 0d4076800000000000;
	add.f64 	%fd243, %fd607, %fd607;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r279}, %fd243;
	}
	bfe.u32 	%r1219, %r279, 20, 11;
	add.s32 	%r1220, %r1219, -1012;
	mov.b64 	 %rd805, %fd243;
	shl.b64 	%rd22, %rd805, %r1220;
	setp.eq.s64	%p314, %rd22, -9223372036854775808;
	// Callseq Start 165
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd242;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd243;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd902, [retval0+0];
	
	//{
	}// Callseq End 165
	setp.lt.s32	%p315, %r275, 0;
	and.pred  	%p10, %p315, %p314;
	@!%p10 bra 	BB44_261;
	bra.uni 	BB44_260;

BB44_260:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1221}, %fd902;
	}
	xor.b32  	%r1222, %r1221, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1223, %temp}, %fd902;
	}
	mov.b64 	%fd902, {%r1223, %r1222};

BB44_261:
	mov.f64 	%fd901, %fd902;
	setp.eq.f64	%p316, %fd236, 0d0000000000000000;
	@%p316 bra 	BB44_264;
	bra.uni 	BB44_262;

BB44_264:
	selp.b32	%r1224, %r275, 0, %p314;
	or.b32  	%r1225, %r1224, 2146435072;
	setp.lt.s32	%p320, %r279, 0;
	selp.b32	%r1226, %r1225, %r1224, %p320;
	mov.b64 	%fd901, {%r1214, %r1226};
	bra.uni 	BB44_265;

BB44_276:
	setp.gt.s32	%p338, %r275, -1;
	@%p338 bra 	BB44_279;

	cvt.rzi.f64.f64	%fd611, %fd256;
	setp.neu.f64	%p339, %fd611, %fd256;
	selp.f64	%fd908, 0dFFF8000000000000, %fd908, %p339;

BB44_279:
	mov.f64 	%fd262, %fd908;
	add.f64 	%fd263, %fd236, %fd256;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1265}, %fd263;
	}
	and.b32  	%r1266, %r1265, 2146435072;
	setp.ne.s32	%p342, %r1266, 2146435072;
	mov.f64 	%fd907, %fd262;
	@%p342 bra 	BB44_286;

	setp.gtu.f64	%p343, %fd242, 0d7FF0000000000000;
	mov.f64 	%fd907, %fd263;
	@%p343 bra 	BB44_286;

	abs.f64 	%fd264, %fd256;
	setp.gtu.f64	%p344, %fd264, 0d7FF0000000000000;
	mov.f64 	%fd906, %fd263;
	mov.f64 	%fd907, %fd906;
	@%p344 bra 	BB44_286;

	setp.eq.f64	%p345, %fd264, 0d7FF0000000000000;
	@%p345 bra 	BB44_285;
	bra.uni 	BB44_283;

BB44_285:
	setp.eq.f64	%p347, %fd236, 0dBFF0000000000000;
	setp.gt.f64	%p348, %fd242, 0d3FF0000000000000;
	selp.b32	%r1273, 2146435072, 0, %p348;
	xor.b32  	%r1274, %r1273, 2146435072;
	setp.lt.s32	%p349, %r280, 0;
	selp.b32	%r1275, %r1274, %r1273, %p349;
	selp.b32	%r1276, 1072693248, %r1275, %p347;
	mov.b64 	%fd907, {%r1249, %r1276};
	bra.uni 	BB44_286;

BB44_262:
	setp.gt.s32	%p317, %r275, -1;
	@%p317 bra 	BB44_265;

	cvt.rzi.f64.f64	%fd608, %fd243;
	setp.neu.f64	%p318, %fd608, %fd243;
	selp.f64	%fd901, 0dFFF8000000000000, %fd901, %p318;

BB44_265:
	mov.f64 	%fd249, %fd901;
	add.f64 	%fd250, %fd236, %fd243;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1228}, %fd250;
	}
	and.b32  	%r1229, %r1228, 2146435072;
	setp.ne.s32	%p321, %r1229, 2146435072;
	mov.f64 	%fd900, %fd249;
	@%p321 bra 	BB44_272;

	setp.gtu.f64	%p322, %fd242, 0d7FF0000000000000;
	mov.f64 	%fd900, %fd250;
	@%p322 bra 	BB44_272;

	abs.f64 	%fd251, %fd243;
	setp.gtu.f64	%p323, %fd251, 0d7FF0000000000000;
	mov.f64 	%fd899, %fd250;
	mov.f64 	%fd900, %fd899;
	@%p323 bra 	BB44_272;

	setp.eq.f64	%p324, %fd251, 0d7FF0000000000000;
	@%p324 bra 	BB44_271;
	bra.uni 	BB44_269;

BB44_271:
	setp.eq.f64	%p326, %fd236, 0dBFF0000000000000;
	setp.gt.f64	%p327, %fd242, 0d3FF0000000000000;
	selp.b32	%r1236, 2146435072, 0, %p327;
	xor.b32  	%r1237, %r1236, 2146435072;
	setp.lt.s32	%p328, %r279, 0;
	selp.b32	%r1238, %r1237, %r1236, %p328;
	selp.b32	%r1239, 1072693248, %r1238, %p326;
	mov.b64 	%fd900, {%r1214, %r1239};
	bra.uni 	BB44_272;

BB44_283:
	setp.neu.f64	%p346, %fd242, 0d7FF0000000000000;
	mov.f64 	%fd907, %fd262;
	@%p346 bra 	BB44_286;

	shr.s32 	%r1267, %r280, 31;
	and.b32  	%r1268, %r1267, -2146435072;
	add.s32 	%r1269, %r1268, 2146435072;
	or.b32  	%r1270, %r1269, -2147483648;
	selp.b32	%r1271, %r1270, %r1269, %p11;
	mov.b64 	%fd907, {%r1249, %r1271};

BB44_286:
	setp.eq.f64	%p350, %fd256, 0d0000000000000000;
	setp.eq.f64	%p351, %fd236, 0d3FF0000000000000;
	or.pred  	%p352, %p351, %p350;
	selp.f64	%fd910, 0d3FF0000000000000, %fd907, %p352;
	bra.uni 	BB44_287;

BB44_269:
	setp.neu.f64	%p325, %fd242, 0d7FF0000000000000;
	mov.f64 	%fd900, %fd249;
	@%p325 bra 	BB44_272;

	shr.s32 	%r1230, %r279, 31;
	and.b32  	%r1231, %r1230, -2146435072;
	add.s32 	%r1232, %r1231, 2146435072;
	or.b32  	%r1233, %r1232, -2147483648;
	selp.b32	%r1234, %r1233, %r1232, %p10;
	mov.b64 	%fd900, {%r1214, %r1234};

BB44_272:
	setp.eq.f64	%p329, %fd243, 0d0000000000000000;
	setp.eq.f64	%p330, %fd236, 0d3FF0000000000000;
	or.pred  	%p331, %p330, %p329;
	selp.f64	%fd910, 0d3FF0000000000000, %fd900, %p331;

BB44_287:
	rcp.rn.f64 	%fd612, %fd910;
	mul.f64 	%fd894, %fd894, %fd612;
	fma.rn.f64 	%fd911, %fd895, %fd894, %fd911;
	mov.u16 	%rs69, 0;
	mov.u32 	%r1931, %r271;
	mov.u32 	%r1947, %r272;
	mov.u32 	%r1963, %r273;

BB44_288:
	mov.u32 	%r1962, %r1963;
	mov.u32 	%r1946, %r1947;
	mov.u32 	%r1930, %r1931;
	add.s32 	%r1916, %r1916, 1;
	setp.lt.s32	%p353, %r1916, %r1790;
	mov.u32 	%r1928, %r1930;
	mov.u32 	%r1944, %r1946;
	mov.u32 	%r1960, %r1962;
	@%p353 bra 	BB44_255;

BB44_289:
	mov.u32 	%r1961, %r1960;
	mov.u32 	%r1945, %r1944;
	mov.u32 	%r1929, %r1928;
	sub.f64 	%fd798, %fd9, %fd911;
	mov.u32 	%r1869, -1;

BB44_364:

BB44_403:
	mov.f64 	%fd985, %fd986;
	mov.f64 	%fd983, %fd984;
	mov.u32 	%r2111, %r2108;
	mov.u32 	%r2095, %r2092;
	mov.u32 	%r2079, %r2076;
	mov.u32 	%r2062, %r2059;
	mov.u32 	%r2046, %r2043;
	mov.u32 	%r2030, %r2027;
	mov.u32 	%r2013, %r2010;
	mov.u32 	%r1997, %r1994;
	mov.u32 	%r1981, %r1978;
	mov.u32 	%r1964, %r1961;
	mov.u32 	%r1948, %r1945;
	mov.u32 	%r1932, %r1929;
	add.s32 	%r2119, %r2117, 1;
	mov.f64 	%fd980, 0d0000000000000000;
	setp.lt.s32	%p504, %r2117, 100;
	@%p504 bra 	BB44_120;
	bra.uni 	BB44_404;

BB44_121:
	mul.f64 	%fd514, %fd77, 0d3C88361B40000000;
	setp.gtu.f64	%p131, %fd77, %fd514;
	@%p131 bra 	BB44_123;

	mov.f64 	%fd515, 0d0000000000000000;
	abs.f64 	%fd516, %fd515;
	mul.f64 	%fd517, %fd516, 0d3C88361B40000000;
	setp.le.f64	%p132, %fd77, %fd517;
	mov.f64 	%fd980, %fd986;
	@%p132 bra 	BB44_404;

BB44_123:
	abs.f64 	%fd78, %fd798;
	mul.f64 	%fd518, %fd78, 0d3C88361B40000000;
	setp.gtu.f64	%p133, %fd78, %fd518;
	@%p133 bra 	BB44_125;

	mov.f64 	%fd519, 0d0000000000000000;
	abs.f64 	%fd520, %fd519;
	mul.f64 	%fd521, %fd520, 0d3C88361B40000000;
	setp.le.f64	%p134, %fd78, %fd521;
	mov.f64 	%fd980, %fd984;
	@%p134 bra 	BB44_404;

BB44_125:
	add.f64 	%fd523, %fd986, %fd984;
	mul.f64 	%fd980, %fd523, 0d3FE0000000000000;
	setp.lt.f64	%p135, %fd799, 0d0000000000000000;
	selp.f64	%fd827, %fd984, %fd986, %p135;
	selp.f64	%fd826, %fd986, %fd984, %p135;
	sub.f64 	%fd831, %fd984, %fd986;
	mov.f64 	%fd522, 0d0000000000000000;
	mov.f64 	%fd858, %fd522;
	@%p50 bra 	BB44_161;

	fma.rn.f64 	%fd83, %fd980, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd859, 0d0000000000000000;
	mov.f64 	%fd800, 0d3FF0000000000000;
	mov.u16 	%rs67, 1;
	mov.u32 	%r1870, 0;

BB44_127:
	mov.f64 	%fd843, %fd859;
	mov.f64 	%fd860, %fd843;
	mov.u32 	%r1879, %r1881;
	mov.u32 	%r211, %r1879;
	mov.u32 	%r1875, %r1877;
	mov.u32 	%r210, %r1875;
	mov.u32 	%r1871, %r1873;
	mov.u32 	%r209, %r1871;
	mul.wide.s32 	%rd789, %r1870, 56;
	add.s64 	%rd790, %rd1, %rd789;
	add.s64 	%rd11, %rd790, 12;
	ld.local.u32 	%r830, [%rd790+12];
	setp.gt.s32	%p137, %r1836, %r830;
	mov.u32 	%r1874, %r209;
	mov.u32 	%r1878, %r210;
	mov.u32 	%r1882, %r211;
	@%p137 bra 	BB44_160;

	ld.local.v2.u32 	{%r831, %r832}, [%rd11+-4];
	mov.u32 	%r216, %r832;
	mov.u32 	%r215, %r831;
	ld.local.v2.u32 	{%r833, %r834}, [%rd11+-12];
	mov.u32 	%r214, %r834;
	mov.u32 	%r213, %r833;
	ld.local.f64 	%fd801, [%rd11+36];
	setp.neu.f64	%p138, %fd801, 0dBFF0000000000000;
	@%p138 bra 	BB44_130;

	ld.local.v2.u32 	{%r835, %r836}, [%rd11+20];
	ld.local.u32 	%r838, [%rd11+28];
	setp.eq.s32	%p139, %r836, 31;
	ld.local.v2.u32 	{%r840, %r841}, [%rd11+4];
	ld.local.u32 	%r843, [%rd11+12];
	setp.lt.s32	%p140, %r841, 30;
	and.pred  	%p141, %p139, %p140;
	selp.b32	%r845, 1, %r836, %p141;
	selp.u32	%r846, 1, 0, %p141;
	sub.s32 	%r847, %r838, %r843;
	sub.s32 	%r848, %r835, %r840;
	add.s32 	%r849, %r848, %r846;
	sub.s32 	%r851, %r497, %r841;
	mov.u32 	%r852, 0;
	max.s32 	%r853, %r852, %r851;
	min.s32 	%r854, %r497, %r845;
	add.s32 	%r855, %r853, %r854;
	add.s32 	%r856, %r855, -30;
	mad.lo.s32 	%r857, %r847, 360, %r856;
	mad.lo.s32 	%r858, %r849, 30, %r857;
	cvt.rn.f64.s32	%fd526, %r858;
	div.rn.f64 	%fd527, %fd526, 0d4076800000000000;
	fma.rn.f64 	%fd528, %fd1, %fd527, 0d3FF0000000000000;
	add.f64 	%fd529, %fd528, 0dBFF0000000000000;
	mul.f64 	%fd801, %fd529, 0d4059000000000000;

BB44_130:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r220}, %fd83;
	}
	abs.f64 	%fd89, %fd83;
	and.b16  	%rs44, %rs67, 255;
	setp.eq.s16	%p142, %rs44, 0;
	@%p142 bra 	BB44_145;
	bra.uni 	BB44_131;

BB44_145:
	setp.lt.s32	%p164, %r220, 0;
	setp.lt.s32	%p165, %r210, 30;
	setp.eq.s32	%p166, %r834, 31;
	and.pred  	%p167, %p166, %p165;
	selp.b32	%r895, 1, %r834, %p167;
	selp.u32	%r896, 1, 0, %p167;
	sub.s32 	%r897, %r831, %r211;
	sub.s32 	%r898, %r833, %r209;
	add.s32 	%r899, %r898, %r896;
	mul.lo.s32 	%r900, %r899, 30;
	sub.s32 	%r902, %r497, %r210;
	mov.u32 	%r903, 0;
	max.s32 	%r904, %r903, %r902;
	min.s32 	%r905, %r497, %r895;
	mad.lo.s32 	%r906, %r897, 360, %r900;
	add.s32 	%r907, %r906, %r904;
	add.s32 	%r908, %r907, %r905;
	add.s32 	%r909, %r908, -30;
	cvt.rn.f64.s32	%fd533, %r909;
	div.rn.f64 	%fd534, %fd533, 0d4076800000000000;
	add.f64 	%fd103, %fd534, %fd534;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r222}, %fd103;
	}
	bfe.u32 	%r910, %r222, 20, 11;
	add.s32 	%r911, %r910, -1012;
	mov.b64 	 %rd792, %fd103;
	shl.b64 	%rd13, %rd792, %r911;
	setp.eq.s64	%p168, %rd13, -9223372036854775808;
	// Callseq Start 160
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd89;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd103;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd815, [retval0+0];
	
	//{
	}// Callseq End 160
	and.pred  	%p5, %p164, %p168;
	@!%p5 bra 	BB44_147;
	bra.uni 	BB44_146;

BB44_146:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r912}, %fd815;
	}
	xor.b32  	%r913, %r912, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r914, %temp}, %fd815;
	}
	mov.b64 	%fd815, {%r914, %r913};

BB44_147:
	mov.f64 	%fd814, %fd815;
	setp.eq.f64	%p169, %fd83, 0d0000000000000000;
	@%p169 bra 	BB44_150;
	bra.uni 	BB44_148;

BB44_150:
	selp.b32	%r915, %r220, 0, %p168;
	or.b32  	%r916, %r915, 2146435072;
	setp.lt.s32	%p173, %r222, 0;
	selp.b32	%r917, %r916, %r915, %p173;
	mov.b64 	%fd814, {%r903, %r917};
	bra.uni 	BB44_151;

BB44_131:
	setp.lt.s32	%p143, %r220, 0;
	setp.lt.s32	%p144, %r1834, 30;
	setp.eq.s32	%p145, %r834, 31;
	and.pred  	%p146, %p145, %p144;
	selp.b32	%r859, 1, %r834, %p146;
	selp.u32	%r860, 1, 0, %p146;
	sub.s32 	%r861, %r831, %r1835;
	sub.s32 	%r862, %r833, %r1833;
	add.s32 	%r863, %r862, %r860;
	mul.lo.s32 	%r864, %r863, 30;
	min.s32 	%r866, %r497, %r859;
	mad.lo.s32 	%r867, %r861, 360, %r864;
	mov.u32 	%r868, 0;
	max.s32 	%r869, %r868, %r189;
	add.s32 	%r870, %r867, %r869;
	add.s32 	%r871, %r870, %r866;
	add.s32 	%r872, %r871, -30;
	cvt.rn.f64.s32	%fd530, %r872;
	div.rn.f64 	%fd531, %fd530, 0d4076800000000000;
	add.f64 	%fd90, %fd531, %fd531;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r221}, %fd90;
	}
	bfe.u32 	%r873, %r221, 20, 11;
	add.s32 	%r874, %r873, -1012;
	mov.b64 	 %rd791, %fd90;
	shl.b64 	%rd12, %rd791, %r874;
	setp.eq.s64	%p147, %rd12, -9223372036854775808;
	// Callseq Start 159
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd89;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd90;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd808, [retval0+0];
	
	//{
	}// Callseq End 159
	and.pred  	%p4, %p143, %p147;
	@!%p4 bra 	BB44_133;
	bra.uni 	BB44_132;

BB44_132:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r875}, %fd808;
	}
	xor.b32  	%r876, %r875, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r877, %temp}, %fd808;
	}
	mov.b64 	%fd808, {%r877, %r876};

BB44_133:
	mov.f64 	%fd807, %fd808;
	setp.eq.f64	%p148, %fd83, 0d0000000000000000;
	@%p148 bra 	BB44_136;
	bra.uni 	BB44_134;

BB44_136:
	selp.b32	%r878, %r220, 0, %p147;
	or.b32  	%r879, %r878, 2146435072;
	setp.lt.s32	%p152, %r221, 0;
	selp.b32	%r880, %r879, %r878, %p152;
	mov.b64 	%fd807, {%r868, %r880};
	bra.uni 	BB44_137;

BB44_148:
	setp.gt.s32	%p170, %r220, -1;
	@%p170 bra 	BB44_151;

	cvt.rzi.f64.f64	%fd535, %fd103;
	setp.neu.f64	%p171, %fd535, %fd103;
	selp.f64	%fd814, 0dFFF8000000000000, %fd814, %p171;

BB44_151:
	mov.f64 	%fd109, %fd814;
	add.f64 	%fd110, %fd83, %fd103;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r919}, %fd110;
	}
	and.b32  	%r920, %r919, 2146435072;
	setp.ne.s32	%p174, %r920, 2146435072;
	mov.f64 	%fd813, %fd109;
	@%p174 bra 	BB44_158;

	setp.gtu.f64	%p175, %fd89, 0d7FF0000000000000;
	mov.f64 	%fd813, %fd110;
	@%p175 bra 	BB44_158;

	abs.f64 	%fd111, %fd103;
	setp.gtu.f64	%p176, %fd111, 0d7FF0000000000000;
	mov.f64 	%fd812, %fd110;
	mov.f64 	%fd813, %fd812;
	@%p176 bra 	BB44_158;

	setp.eq.f64	%p177, %fd111, 0d7FF0000000000000;
	@%p177 bra 	BB44_157;
	bra.uni 	BB44_155;

BB44_157:
	setp.eq.f64	%p179, %fd83, 0dBFF0000000000000;
	setp.gt.f64	%p180, %fd89, 0d3FF0000000000000;
	selp.b32	%r927, 2146435072, 0, %p180;
	xor.b32  	%r928, %r927, 2146435072;
	setp.lt.s32	%p181, %r222, 0;
	selp.b32	%r929, %r928, %r927, %p181;
	selp.b32	%r930, 1072693248, %r929, %p179;
	mov.b64 	%fd813, {%r903, %r930};
	bra.uni 	BB44_158;

BB44_134:
	setp.gt.s32	%p149, %r220, -1;
	@%p149 bra 	BB44_137;

	cvt.rzi.f64.f64	%fd532, %fd90;
	setp.neu.f64	%p150, %fd532, %fd90;
	selp.f64	%fd807, 0dFFF8000000000000, %fd807, %p150;

BB44_137:
	mov.f64 	%fd96, %fd807;
	add.f64 	%fd97, %fd83, %fd90;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r882}, %fd97;
	}
	and.b32  	%r883, %r882, 2146435072;
	setp.ne.s32	%p153, %r883, 2146435072;
	mov.f64 	%fd806, %fd96;
	@%p153 bra 	BB44_144;

	setp.gtu.f64	%p154, %fd89, 0d7FF0000000000000;
	mov.f64 	%fd806, %fd97;
	@%p154 bra 	BB44_144;

	abs.f64 	%fd98, %fd90;
	setp.gtu.f64	%p155, %fd98, 0d7FF0000000000000;
	mov.f64 	%fd805, %fd97;
	mov.f64 	%fd806, %fd805;
	@%p155 bra 	BB44_144;

	setp.eq.f64	%p156, %fd98, 0d7FF0000000000000;
	@%p156 bra 	BB44_143;
	bra.uni 	BB44_141;

BB44_143:
	setp.eq.f64	%p158, %fd83, 0dBFF0000000000000;
	setp.gt.f64	%p159, %fd89, 0d3FF0000000000000;
	selp.b32	%r890, 2146435072, 0, %p159;
	xor.b32  	%r891, %r890, 2146435072;
	setp.lt.s32	%p160, %r221, 0;
	selp.b32	%r892, %r891, %r890, %p160;
	selp.b32	%r893, 1072693248, %r892, %p158;
	mov.b64 	%fd806, {%r868, %r893};
	bra.uni 	BB44_144;

BB44_155:
	setp.neu.f64	%p178, %fd89, 0d7FF0000000000000;
	mov.f64 	%fd813, %fd109;
	@%p178 bra 	BB44_158;

	shr.s32 	%r921, %r222, 31;
	and.b32  	%r922, %r921, -2146435072;
	add.s32 	%r923, %r922, 2146435072;
	or.b32  	%r924, %r923, -2147483648;
	selp.b32	%r925, %r924, %r923, %p5;
	mov.b64 	%fd813, {%r903, %r925};

BB44_158:
	setp.eq.f64	%p182, %fd103, 0d0000000000000000;
	setp.eq.f64	%p183, %fd83, 0d3FF0000000000000;
	or.pred  	%p184, %p183, %p182;
	selp.f64	%fd816, 0d3FF0000000000000, %fd813, %p184;
	bra.uni 	BB44_159;

BB44_141:
	setp.neu.f64	%p157, %fd89, 0d7FF0000000000000;
	mov.f64 	%fd806, %fd96;
	@%p157 bra 	BB44_144;

	shr.s32 	%r884, %r221, 31;
	and.b32  	%r885, %r884, -2146435072;
	add.s32 	%r886, %r885, 2146435072;
	or.b32  	%r887, %r886, -2147483648;
	selp.b32	%r888, %r887, %r886, %p4;
	mov.b64 	%fd806, {%r868, %r888};

BB44_144:
	setp.eq.f64	%p161, %fd90, 0d0000000000000000;
	setp.eq.f64	%p162, %fd83, 0d3FF0000000000000;
	or.pred  	%p163, %p162, %p161;
	selp.f64	%fd816, 0d3FF0000000000000, %fd806, %p163;

BB44_159:
	rcp.rn.f64 	%fd536, %fd816;
	mul.f64 	%fd800, %fd800, %fd536;
	fma.rn.f64 	%fd860, %fd801, %fd800, %fd860;
	mov.u16 	%rs67, 0;
	mov.u32 	%r1874, %r213;
	mov.u32 	%r1878, %r214;
	mov.u32 	%r1882, %r215;

BB44_160:
	mov.f64 	%fd859, %fd860;
	mov.u32 	%r1881, %r1882;
	mov.u32 	%r1877, %r1878;
	mov.u32 	%r1873, %r1874;
	add.s32 	%r1870, %r1870, 1;
	setp.lt.s32	%p185, %r1870, %r1790;
	mov.f64 	%fd845, %fd859;
	mov.f64 	%fd858, %fd845;
	@%p185 bra 	BB44_127;

BB44_161:
	mov.f64 	%fd121, %fd858;
	mov.f64 	%fd825, %fd522;
	mov.f64 	%fd855, %fd522;
	@%p50 bra 	BB44_181;

	fma.rn.f64 	%fd122, %fd980, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd856, 0d0000000000000000;
	mov.f64 	%fd825, %fd856;
	mov.u32 	%r1883, 0;

BB44_163:
	mov.f64 	%fd840, %fd856;
	mov.f64 	%fd857, %fd840;
	mul.wide.s32 	%rd793, %r1883, 56;
	add.s64 	%rd794, %rd1, %rd793;
	add.s64 	%rd14, %rd794, 12;
	ld.local.u32 	%r933, [%rd794+12];
	setp.gt.s32	%p187, %r1836, %r933;
	@%p187 bra 	BB44_180;

	setp.lt.s32	%p188, %r1834, 30;
	ld.local.v2.u32 	{%r934, %r935}, [%rd14+-12];
	ld.local.u32 	%r937, [%rd14+-4];
	setp.eq.s32	%p189, %r935, 31;
	and.pred  	%p190, %p189, %p188;
	selp.b32	%r939, 1, %r935, %p190;
	selp.u32	%r940, 1, 0, %p190;
	sub.s32 	%r941, %r937, %r1835;
	sub.s32 	%r942, %r934, %r1833;
	add.s32 	%r943, %r942, %r940;
	min.s32 	%r945, %r497, %r939;
	mov.u32 	%r946, 0;
	max.s32 	%r947, %r946, %r189;
	add.s32 	%r948, %r947, %r945;
	add.s32 	%r949, %r948, -30;
	mad.lo.s32 	%r950, %r941, 360, %r949;
	mad.lo.s32 	%r951, %r943, 30, %r950;
	cvt.rn.f64.s32	%fd541, %r951;
	div.rn.f64 	%fd125, %fd541, 0d4076800000000000;
	ld.local.f64 	%fd817, [%rd14+36];
	setp.neu.f64	%p191, %fd817, 0dBFF0000000000000;
	@%p191 bra 	BB44_166;

	ld.local.v2.u32 	{%r952, %r953}, [%rd14+20];
	ld.local.u32 	%r955, [%rd14+28];
	setp.eq.s32	%p192, %r953, 31;
	ld.local.v2.u32 	{%r957, %r958}, [%rd14+4];
	ld.local.u32 	%r960, [%rd14+12];
	setp.lt.s32	%p193, %r958, 30;
	and.pred  	%p194, %p192, %p193;
	selp.b32	%r962, 1, %r953, %p194;
	selp.u32	%r963, 1, 0, %p194;
	sub.s32 	%r964, %r955, %r960;
	sub.s32 	%r965, %r952, %r957;
	add.s32 	%r966, %r965, %r963;
	sub.s32 	%r968, %r497, %r958;
	max.s32 	%r970, %r946, %r968;
	min.s32 	%r971, %r497, %r962;
	add.s32 	%r972, %r970, %r971;
	add.s32 	%r973, %r972, -30;
	mad.lo.s32 	%r974, %r964, 360, %r973;
	mad.lo.s32 	%r975, %r966, 30, %r974;
	cvt.rn.f64.s32	%fd542, %r975;
	div.rn.f64 	%fd543, %fd542, 0d4076800000000000;
	fma.rn.f64 	%fd544, %fd1, %fd543, 0d3FF0000000000000;
	add.f64 	%fd545, %fd544, 0dBFF0000000000000;
	mul.f64 	%fd817, %fd545, 0d4059000000000000;

BB44_166:
	add.f64 	%fd129, %fd125, %fd125;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r229}, %fd129;
	}
	bfe.u32 	%r976, %r229, 20, 11;
	add.s32 	%r977, %r976, -1012;
	mov.b64 	 %rd795, %fd129;
	shl.b64 	%rd15, %rd795, %r977;
	setp.eq.s64	%p195, %rd15, -9223372036854775808;
	abs.f64 	%fd130, %fd122;
	// Callseq Start 161
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd130;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd129;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd824, [retval0+0];
	
	//{
	}// Callseq End 161
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r230}, %fd122;
	}
	setp.lt.s32	%p196, %r230, 0;
	and.pred  	%p6, %p196, %p195;
	@!%p6 bra 	BB44_168;
	bra.uni 	BB44_167;

BB44_167:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r978}, %fd824;
	}
	xor.b32  	%r979, %r978, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r980, %temp}, %fd824;
	}
	mov.b64 	%fd824, {%r980, %r979};

BB44_168:
	mov.f64 	%fd823, %fd824;
	setp.eq.f64	%p197, %fd122, 0d0000000000000000;
	@%p197 bra 	BB44_171;
	bra.uni 	BB44_169;

BB44_171:
	selp.b32	%r981, %r230, 0, %p195;
	or.b32  	%r982, %r981, 2146435072;
	setp.lt.s32	%p201, %r229, 0;
	selp.b32	%r983, %r982, %r981, %p201;
	mov.b64 	%fd823, {%r946, %r983};
	bra.uni 	BB44_172;

BB44_169:
	setp.gt.s32	%p198, %r230, -1;
	@%p198 bra 	BB44_172;

	cvt.rzi.f64.f64	%fd546, %fd129;
	setp.neu.f64	%p199, %fd546, %fd129;
	selp.f64	%fd823, 0dFFF8000000000000, %fd823, %p199;

BB44_172:
	mov.f64 	%fd136, %fd823;
	add.f64 	%fd137, %fd122, %fd129;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r985}, %fd137;
	}
	and.b32  	%r986, %r985, 2146435072;
	setp.ne.s32	%p202, %r986, 2146435072;
	mov.f64 	%fd822, %fd136;
	@%p202 bra 	BB44_179;

	setp.gtu.f64	%p203, %fd130, 0d7FF0000000000000;
	mov.f64 	%fd822, %fd137;
	@%p203 bra 	BB44_179;

	abs.f64 	%fd138, %fd129;
	setp.gtu.f64	%p204, %fd138, 0d7FF0000000000000;
	mov.f64 	%fd821, %fd137;
	mov.f64 	%fd822, %fd821;
	@%p204 bra 	BB44_179;

	setp.eq.f64	%p205, %fd138, 0d7FF0000000000000;
	@%p205 bra 	BB44_178;
	bra.uni 	BB44_176;

BB44_178:
	setp.eq.f64	%p207, %fd122, 0dBFF0000000000000;
	setp.gt.f64	%p208, %fd130, 0d3FF0000000000000;
	selp.b32	%r993, 2146435072, 0, %p208;
	xor.b32  	%r994, %r993, 2146435072;
	setp.lt.s32	%p209, %r229, 0;
	selp.b32	%r995, %r994, %r993, %p209;
	selp.b32	%r996, 1072693248, %r995, %p207;
	mov.b64 	%fd822, {%r946, %r996};
	bra.uni 	BB44_179;

BB44_176:
	setp.neu.f64	%p206, %fd130, 0d7FF0000000000000;
	mov.f64 	%fd822, %fd136;
	@%p206 bra 	BB44_179;

	shr.s32 	%r987, %r229, 31;
	and.b32  	%r988, %r987, -2146435072;
	add.s32 	%r989, %r988, 2146435072;
	or.b32  	%r990, %r989, -2147483648;
	selp.b32	%r991, %r990, %r989, %p6;
	mov.b64 	%fd822, {%r946, %r991};

BB44_179:
	setp.eq.f64	%p210, %fd129, 0d0000000000000000;
	setp.eq.f64	%p211, %fd122, 0d3FF0000000000000;
	or.pred  	%p212, %p211, %p210;
	rcp.rn.f64 	%fd547, %fd822;
	selp.f64	%fd548, 0d3FF0000000000000, %fd547, %p212;
	fma.rn.f64 	%fd857, %fd817, %fd548, %fd857;
	mul.f64 	%fd549, %fd125, %fd817;
	mul.f64 	%fd550, %fd549, %fd548;
	div.rn.f64 	%fd551, %fd550, %fd122;
	sub.f64 	%fd825, %fd825, %fd551;

BB44_180:
	mov.f64 	%fd856, %fd857;
	add.s32 	%r1883, %r1883, 1;
	setp.lt.s32	%p213, %r1883, %r1790;
	mov.f64 	%fd855, %fd856;
	@%p213 bra 	BB44_163;

BB44_181:
	setp.eq.f64	%p214, %fd855, 0d0000000000000000;
	mov.f64 	%fd854, %fd522;
	@%p214 bra 	BB44_183;

	neg.f64 	%fd553, %fd825;
	div.rn.f64 	%fd854, %fd553, %fd855;

BB44_183:
	mov.f64 	%fd852, %fd854;
	sub.f64 	%fd867, %fd9, %fd121;
	setp.gt.s32	%p215, %r2117, 99;
	@%p215 bra 	BB44_404;

	mov.f64 	%fd832, %fd831;
	mov.u32 	%r2118, %r2117;
	mov.f64 	%fd981, %fd980;

BB44_185:
	mov.u32 	%r232, %r2118;
	mov.u32 	%r1913, %r1914;
	mov.u32 	%r1903, %r1904;
	mov.u32 	%r1893, %r1894;
	mov.f64 	%fd153, %fd831;
	mov.f64 	%fd831, %fd832;
	sub.f64 	%fd554, %fd981, %fd827;
	mul.f64 	%fd555, %fd852, %fd554;
	sub.f64 	%fd556, %fd555, %fd867;
	sub.f64 	%fd557, %fd981, %fd826;
	mul.f64 	%fd558, %fd852, %fd557;
	sub.f64 	%fd559, %fd558, %fd867;
	mul.f64 	%fd560, %fd556, %fd559;
	setp.gt.f64	%p216, %fd560, 0d0000000000000000;
	@%p216 bra 	BB44_188;

	add.f64 	%fd561, %fd867, %fd867;
	abs.f64 	%fd562, %fd561;
	mul.f64 	%fd563, %fd852, %fd153;
	abs.f64 	%fd564, %fd563;
	setp.gt.f64	%p217, %fd562, %fd564;
	@%p217 bra 	BB44_188;
	bra.uni 	BB44_187;

BB44_188:
	sub.f64 	%fd565, %fd827, %fd826;
	mul.f64 	%fd833, %fd565, 0d3FE0000000000000;
	add.f64 	%fd982, %fd826, %fd833;
	bra.uni 	BB44_189;

BB44_187:
	div.rn.f64 	%fd833, %fd867, %fd852;
	sub.f64 	%fd982, %fd981, %fd833;

BB44_189:
	mov.f64 	%fd981, %fd982;
	mov.f64 	%fd832, %fd833;
	abs.f64 	%fd566, %fd832;
	setp.lt.f64	%p218, %fd566, 0d3E45798EE2308C3A;
	mov.f64 	%fd980, %fd981;
	@%p218 bra 	BB44_404;

	mov.f64 	%fd567, 0d0000000000000000;
	mov.f64 	%fd864, %fd567;
	@%p50 bra 	BB44_226;

	fma.rn.f64 	%fd164, %fd981, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd865, 0d0000000000000000;
	mov.f64 	%fd868, 0d3FF0000000000000;
	mov.u16 	%rs68, 1;
	mov.u32 	%r1884, 0;
	mov.u32 	%r1891, %r1893;
	mov.u32 	%r1901, %r1903;
	mov.u32 	%r1911, %r1913;

BB44_192:
	mov.u32 	%r1905, %r1911;
	mov.u32 	%r240, %r1905;
	mov.u32 	%r1895, %r1901;
	mov.u32 	%r239, %r1895;
	mov.u32 	%r1885, %r1891;
	mov.u32 	%r238, %r1885;
	mov.f64 	%fd849, %fd865;
	mov.f64 	%fd866, %fd849;
	mul.wide.s32 	%rd796, %r1884, 56;
	add.s64 	%rd797, %rd1, %rd796;
	add.s64 	%rd16, %rd797, 12;
	ld.local.u32 	%r1007, [%rd797+12];
	setp.gt.s32	%p220, %r1836, %r1007;
	mov.u32 	%r1892, %r238;
	mov.u32 	%r1902, %r239;
	mov.u32 	%r1912, %r240;
	@%p220 bra 	BB44_225;

	ld.local.v2.u32 	{%r1008, %r1009}, [%rd16+-4];
	mov.u32 	%r245, %r1009;
	mov.u32 	%r244, %r1008;
	ld.local.v2.u32 	{%r1010, %r1011}, [%rd16+-12];
	mov.u32 	%r243, %r1011;
	mov.u32 	%r242, %r1010;
	ld.local.f64 	%fd869, [%rd16+36];
	setp.neu.f64	%p221, %fd869, 0dBFF0000000000000;
	@%p221 bra 	BB44_195;

	ld.local.v2.u32 	{%r1012, %r1013}, [%rd16+20];
	ld.local.u32 	%r1015, [%rd16+28];
	setp.eq.s32	%p222, %r1013, 31;
	ld.local.v2.u32 	{%r1017, %r1018}, [%rd16+4];
	ld.local.u32 	%r1020, [%rd16+12];
	setp.lt.s32	%p223, %r1018, 30;
	and.pred  	%p224, %p222, %p223;
	selp.b32	%r1022, 1, %r1013, %p224;
	selp.u32	%r1023, 1, 0, %p224;
	sub.s32 	%r1024, %r1015, %r1020;
	sub.s32 	%r1025, %r1012, %r1017;
	add.s32 	%r1026, %r1025, %r1023;
	sub.s32 	%r1028, %r497, %r1018;
	mov.u32 	%r1029, 0;
	max.s32 	%r1030, %r1029, %r1028;
	min.s32 	%r1031, %r497, %r1022;
	add.s32 	%r1032, %r1030, %r1031;
	add.s32 	%r1033, %r1032, -30;
	mad.lo.s32 	%r1034, %r1024, 360, %r1033;
	mad.lo.s32 	%r1035, %r1026, 30, %r1034;
	cvt.rn.f64.s32	%fd570, %r1035;
	div.rn.f64 	%fd571, %fd570, 0d4076800000000000;
	fma.rn.f64 	%fd572, %fd1, %fd571, 0d3FF0000000000000;
	add.f64 	%fd573, %fd572, 0dBFF0000000000000;
	mul.f64 	%fd869, %fd573, 0d4059000000000000;

BB44_195:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r249}, %fd164;
	}
	abs.f64 	%fd170, %fd164;
	and.b16  	%rs47, %rs68, 255;
	setp.eq.s16	%p225, %rs47, 0;
	@%p225 bra 	BB44_210;
	bra.uni 	BB44_196;

BB44_210:
	setp.lt.s32	%p247, %r249, 0;
	setp.lt.s32	%p248, %r239, 30;
	setp.eq.s32	%p249, %r1011, 31;
	and.pred  	%p250, %p249, %p248;
	selp.b32	%r1072, 1, %r1011, %p250;
	selp.u32	%r1073, 1, 0, %p250;
	sub.s32 	%r1074, %r1008, %r240;
	sub.s32 	%r1075, %r1010, %r238;
	add.s32 	%r1076, %r1075, %r1073;
	mul.lo.s32 	%r1077, %r1076, 30;
	sub.s32 	%r1079, %r497, %r239;
	mov.u32 	%r1080, 0;
	max.s32 	%r1081, %r1080, %r1079;
	min.s32 	%r1082, %r497, %r1072;
	mad.lo.s32 	%r1083, %r1074, 360, %r1077;
	add.s32 	%r1084, %r1083, %r1081;
	add.s32 	%r1085, %r1084, %r1082;
	add.s32 	%r1086, %r1085, -30;
	cvt.rn.f64.s32	%fd577, %r1086;
	div.rn.f64 	%fd578, %fd577, 0d4076800000000000;
	add.f64 	%fd184, %fd578, %fd578;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r251}, %fd184;
	}
	bfe.u32 	%r1087, %r251, 20, 11;
	add.s32 	%r1088, %r1087, -1012;
	mov.b64 	 %rd799, %fd184;
	shl.b64 	%rd18, %rd799, %r1088;
	setp.eq.s64	%p251, %rd18, -9223372036854775808;
	// Callseq Start 163
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd170;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd184;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd883, [retval0+0];
	
	//{
	}// Callseq End 163
	and.pred  	%p8, %p247, %p251;
	@!%p8 bra 	BB44_212;
	bra.uni 	BB44_211;

BB44_211:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1089}, %fd883;
	}
	xor.b32  	%r1090, %r1089, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1091, %temp}, %fd883;
	}
	mov.b64 	%fd883, {%r1091, %r1090};

BB44_212:
	mov.f64 	%fd882, %fd883;
	setp.eq.f64	%p252, %fd164, 0d0000000000000000;
	@%p252 bra 	BB44_215;
	bra.uni 	BB44_213;

BB44_215:
	selp.b32	%r1092, %r249, 0, %p251;
	or.b32  	%r1093, %r1092, 2146435072;
	setp.lt.s32	%p256, %r251, 0;
	selp.b32	%r1094, %r1093, %r1092, %p256;
	mov.b64 	%fd882, {%r1080, %r1094};
	bra.uni 	BB44_216;

BB44_196:
	setp.lt.s32	%p226, %r249, 0;
	setp.lt.s32	%p227, %r1834, 30;
	setp.eq.s32	%p228, %r1011, 31;
	and.pred  	%p229, %p228, %p227;
	selp.b32	%r1036, 1, %r1011, %p229;
	selp.u32	%r1037, 1, 0, %p229;
	sub.s32 	%r1038, %r1008, %r1835;
	sub.s32 	%r1039, %r1010, %r1833;
	add.s32 	%r1040, %r1039, %r1037;
	mul.lo.s32 	%r1041, %r1040, 30;
	min.s32 	%r1043, %r497, %r1036;
	mad.lo.s32 	%r1044, %r1038, 360, %r1041;
	mov.u32 	%r1045, 0;
	max.s32 	%r1046, %r1045, %r189;
	add.s32 	%r1047, %r1044, %r1046;
	add.s32 	%r1048, %r1047, %r1043;
	add.s32 	%r1049, %r1048, -30;
	cvt.rn.f64.s32	%fd574, %r1049;
	div.rn.f64 	%fd575, %fd574, 0d4076800000000000;
	add.f64 	%fd171, %fd575, %fd575;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r250}, %fd171;
	}
	bfe.u32 	%r1050, %r250, 20, 11;
	add.s32 	%r1051, %r1050, -1012;
	mov.b64 	 %rd798, %fd171;
	shl.b64 	%rd17, %rd798, %r1051;
	setp.eq.s64	%p230, %rd17, -9223372036854775808;
	// Callseq Start 162
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd170;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd171;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd876, [retval0+0];
	
	//{
	}// Callseq End 162
	and.pred  	%p7, %p226, %p230;
	@!%p7 bra 	BB44_198;
	bra.uni 	BB44_197;

BB44_197:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1052}, %fd876;
	}
	xor.b32  	%r1053, %r1052, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1054, %temp}, %fd876;
	}
	mov.b64 	%fd876, {%r1054, %r1053};

BB44_198:
	mov.f64 	%fd875, %fd876;
	setp.eq.f64	%p231, %fd164, 0d0000000000000000;
	@%p231 bra 	BB44_201;
	bra.uni 	BB44_199;

BB44_201:
	selp.b32	%r1055, %r249, 0, %p230;
	or.b32  	%r1056, %r1055, 2146435072;
	setp.lt.s32	%p235, %r250, 0;
	selp.b32	%r1057, %r1056, %r1055, %p235;
	mov.b64 	%fd875, {%r1045, %r1057};
	bra.uni 	BB44_202;

BB44_213:
	setp.gt.s32	%p253, %r249, -1;
	@%p253 bra 	BB44_216;

	cvt.rzi.f64.f64	%fd579, %fd184;
	setp.neu.f64	%p254, %fd579, %fd184;
	selp.f64	%fd882, 0dFFF8000000000000, %fd882, %p254;

BB44_216:
	mov.f64 	%fd190, %fd882;
	add.f64 	%fd191, %fd164, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1096}, %fd191;
	}
	and.b32  	%r1097, %r1096, 2146435072;
	setp.ne.s32	%p257, %r1097, 2146435072;
	mov.f64 	%fd881, %fd190;
	@%p257 bra 	BB44_223;

	setp.gtu.f64	%p258, %fd170, 0d7FF0000000000000;
	mov.f64 	%fd881, %fd191;
	@%p258 bra 	BB44_223;

	abs.f64 	%fd192, %fd184;
	setp.gtu.f64	%p259, %fd192, 0d7FF0000000000000;
	mov.f64 	%fd880, %fd191;
	mov.f64 	%fd881, %fd880;
	@%p259 bra 	BB44_223;

	setp.eq.f64	%p260, %fd192, 0d7FF0000000000000;
	@%p260 bra 	BB44_222;
	bra.uni 	BB44_220;

BB44_222:
	setp.eq.f64	%p262, %fd164, 0dBFF0000000000000;
	setp.gt.f64	%p263, %fd170, 0d3FF0000000000000;
	selp.b32	%r1104, 2146435072, 0, %p263;
	xor.b32  	%r1105, %r1104, 2146435072;
	setp.lt.s32	%p264, %r251, 0;
	selp.b32	%r1106, %r1105, %r1104, %p264;
	selp.b32	%r1107, 1072693248, %r1106, %p262;
	mov.b64 	%fd881, {%r1080, %r1107};
	bra.uni 	BB44_223;

BB44_199:
	setp.gt.s32	%p232, %r249, -1;
	@%p232 bra 	BB44_202;

	cvt.rzi.f64.f64	%fd576, %fd171;
	setp.neu.f64	%p233, %fd576, %fd171;
	selp.f64	%fd875, 0dFFF8000000000000, %fd875, %p233;

BB44_202:
	mov.f64 	%fd177, %fd875;
	add.f64 	%fd178, %fd164, %fd171;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1059}, %fd178;
	}
	and.b32  	%r1060, %r1059, 2146435072;
	setp.ne.s32	%p236, %r1060, 2146435072;
	mov.f64 	%fd874, %fd177;
	@%p236 bra 	BB44_209;

	setp.gtu.f64	%p237, %fd170, 0d7FF0000000000000;
	mov.f64 	%fd874, %fd178;
	@%p237 bra 	BB44_209;

	abs.f64 	%fd179, %fd171;
	setp.gtu.f64	%p238, %fd179, 0d7FF0000000000000;
	mov.f64 	%fd873, %fd178;
	mov.f64 	%fd874, %fd873;
	@%p238 bra 	BB44_209;

	setp.eq.f64	%p239, %fd179, 0d7FF0000000000000;
	@%p239 bra 	BB44_208;
	bra.uni 	BB44_206;

BB44_208:
	setp.eq.f64	%p241, %fd164, 0dBFF0000000000000;
	setp.gt.f64	%p242, %fd170, 0d3FF0000000000000;
	selp.b32	%r1067, 2146435072, 0, %p242;
	xor.b32  	%r1068, %r1067, 2146435072;
	setp.lt.s32	%p243, %r250, 0;
	selp.b32	%r1069, %r1068, %r1067, %p243;
	selp.b32	%r1070, 1072693248, %r1069, %p241;
	mov.b64 	%fd874, {%r1045, %r1070};
	bra.uni 	BB44_209;

BB44_220:
	setp.neu.f64	%p261, %fd170, 0d7FF0000000000000;
	mov.f64 	%fd881, %fd190;
	@%p261 bra 	BB44_223;

	shr.s32 	%r1098, %r251, 31;
	and.b32  	%r1099, %r1098, -2146435072;
	add.s32 	%r1100, %r1099, 2146435072;
	or.b32  	%r1101, %r1100, -2147483648;
	selp.b32	%r1102, %r1101, %r1100, %p8;
	mov.b64 	%fd881, {%r1080, %r1102};

BB44_223:
	setp.eq.f64	%p265, %fd184, 0d0000000000000000;
	setp.eq.f64	%p266, %fd164, 0d3FF0000000000000;
	or.pred  	%p267, %p266, %p265;
	selp.f64	%fd884, 0d3FF0000000000000, %fd881, %p267;
	bra.uni 	BB44_224;

BB44_206:
	setp.neu.f64	%p240, %fd170, 0d7FF0000000000000;
	mov.f64 	%fd874, %fd177;
	@%p240 bra 	BB44_209;

	shr.s32 	%r1061, %r250, 31;
	and.b32  	%r1062, %r1061, -2146435072;
	add.s32 	%r1063, %r1062, 2146435072;
	or.b32  	%r1064, %r1063, -2147483648;
	selp.b32	%r1065, %r1064, %r1063, %p7;
	mov.b64 	%fd874, {%r1045, %r1065};

BB44_209:
	setp.eq.f64	%p244, %fd171, 0d0000000000000000;
	setp.eq.f64	%p245, %fd164, 0d3FF0000000000000;
	or.pred  	%p246, %p245, %p244;
	selp.f64	%fd884, 0d3FF0000000000000, %fd874, %p246;

BB44_224:
	rcp.rn.f64 	%fd580, %fd884;
	mul.f64 	%fd868, %fd868, %fd580;
	fma.rn.f64 	%fd866, %fd869, %fd868, %fd866;
	mov.u16 	%rs68, 0;
	mov.u32 	%r1892, %r242;
	mov.u32 	%r1902, %r243;
	mov.u32 	%r1912, %r244;

BB44_225:
	mov.u32 	%r1911, %r1912;
	mov.u32 	%r1901, %r1902;
	mov.u32 	%r1891, %r1892;
	mov.f64 	%fd865, %fd866;
	add.s32 	%r1884, %r1884, 1;
	setp.lt.s32	%p268, %r1884, %r1790;
	mov.f64 	%fd851, %fd865;
	mov.f64 	%fd864, %fd851;
	mov.u32 	%r1893, %r1891;
	mov.u32 	%r1903, %r1901;
	mov.u32 	%r1913, %r1911;
	@%p268 bra 	BB44_192;

BB44_226:
	mov.u32 	%r1914, %r1913;
	mov.u32 	%r1904, %r1903;
	mov.u32 	%r1894, %r1893;
	mov.f64 	%fd202, %fd864;
	sub.f64 	%fd867, %fd9, %fd202;
	mov.f64 	%fd893, %fd567;
	mov.f64 	%fd861, %fd567;
	@%p50 bra 	BB44_246;

	fma.rn.f64 	%fd204, %fd981, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd862, 0d0000000000000000;
	mov.f64 	%fd893, %fd862;
	mov.u32 	%r1915, 0;

BB44_228:
	mov.f64 	%fd846, %fd862;
	mov.f64 	%fd863, %fd846;
	mul.wide.s32 	%rd800, %r1915, 56;
	add.s64 	%rd801, %rd1, %rd800;
	add.s64 	%rd19, %rd801, 12;
	ld.local.u32 	%r1110, [%rd801+12];
	setp.gt.s32	%p270, %r1836, %r1110;
	@%p270 bra 	BB44_245;

	setp.lt.s32	%p271, %r1834, 30;
	ld.local.v2.u32 	{%r1111, %r1112}, [%rd19+-12];
	ld.local.u32 	%r1114, [%rd19+-4];
	setp.eq.s32	%p272, %r1112, 31;
	and.pred  	%p273, %p272, %p271;
	selp.b32	%r1116, 1, %r1112, %p273;
	selp.u32	%r1117, 1, 0, %p273;
	sub.s32 	%r1118, %r1114, %r1835;
	sub.s32 	%r1119, %r1111, %r1833;
	add.s32 	%r1120, %r1119, %r1117;
	min.s32 	%r1122, %r497, %r1116;
	mov.u32 	%r1123, 0;
	max.s32 	%r1124, %r1123, %r189;
	add.s32 	%r1125, %r1124, %r1122;
	add.s32 	%r1126, %r1125, -30;
	mad.lo.s32 	%r1127, %r1118, 360, %r1126;
	mad.lo.s32 	%r1128, %r1120, 30, %r1127;
	cvt.rn.f64.s32	%fd585, %r1128;
	div.rn.f64 	%fd207, %fd585, 0d4076800000000000;
	ld.local.f64 	%fd885, [%rd19+36];
	setp.neu.f64	%p274, %fd885, 0dBFF0000000000000;
	@%p274 bra 	BB44_231;

	ld.local.v2.u32 	{%r1129, %r1130}, [%rd19+20];
	ld.local.u32 	%r1132, [%rd19+28];
	setp.eq.s32	%p275, %r1130, 31;
	ld.local.v2.u32 	{%r1134, %r1135}, [%rd19+4];
	ld.local.u32 	%r1137, [%rd19+12];
	setp.lt.s32	%p276, %r1135, 30;
	and.pred  	%p277, %p275, %p276;
	selp.b32	%r1139, 1, %r1130, %p277;
	selp.u32	%r1140, 1, 0, %p277;
	sub.s32 	%r1141, %r1132, %r1137;
	sub.s32 	%r1142, %r1129, %r1134;
	add.s32 	%r1143, %r1142, %r1140;
	sub.s32 	%r1145, %r497, %r1135;
	max.s32 	%r1147, %r1123, %r1145;
	min.s32 	%r1148, %r497, %r1139;
	add.s32 	%r1149, %r1147, %r1148;
	add.s32 	%r1150, %r1149, -30;
	mad.lo.s32 	%r1151, %r1141, 360, %r1150;
	mad.lo.s32 	%r1152, %r1143, 30, %r1151;
	cvt.rn.f64.s32	%fd586, %r1152;
	div.rn.f64 	%fd587, %fd586, 0d4076800000000000;
	fma.rn.f64 	%fd588, %fd1, %fd587, 0d3FF0000000000000;
	add.f64 	%fd589, %fd588, 0dBFF0000000000000;
	mul.f64 	%fd885, %fd589, 0d4059000000000000;

BB44_231:
	add.f64 	%fd211, %fd207, %fd207;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r262}, %fd211;
	}
	bfe.u32 	%r1153, %r262, 20, 11;
	add.s32 	%r1154, %r1153, -1012;
	mov.b64 	 %rd802, %fd211;
	shl.b64 	%rd20, %rd802, %r1154;
	setp.eq.s64	%p278, %rd20, -9223372036854775808;
	abs.f64 	%fd212, %fd204;
	// Callseq Start 164
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd212;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd211;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd892, [retval0+0];
	
	//{
	}// Callseq End 164
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r263}, %fd204;
	}
	setp.lt.s32	%p279, %r263, 0;
	and.pred  	%p9, %p279, %p278;
	@!%p9 bra 	BB44_233;
	bra.uni 	BB44_232;

BB44_232:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1155}, %fd892;
	}
	xor.b32  	%r1156, %r1155, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1157, %temp}, %fd892;
	}
	mov.b64 	%fd892, {%r1157, %r1156};

BB44_233:
	mov.f64 	%fd891, %fd892;
	setp.eq.f64	%p280, %fd204, 0d0000000000000000;
	@%p280 bra 	BB44_236;
	bra.uni 	BB44_234;

BB44_236:
	selp.b32	%r1158, %r263, 0, %p278;
	or.b32  	%r1159, %r1158, 2146435072;
	setp.lt.s32	%p284, %r262, 0;
	selp.b32	%r1160, %r1159, %r1158, %p284;
	mov.b64 	%fd891, {%r1123, %r1160};
	bra.uni 	BB44_237;

BB44_234:
	setp.gt.s32	%p281, %r263, -1;
	@%p281 bra 	BB44_237;

	cvt.rzi.f64.f64	%fd590, %fd211;
	setp.neu.f64	%p282, %fd590, %fd211;
	selp.f64	%fd891, 0dFFF8000000000000, %fd891, %p282;

BB44_237:
	mov.f64 	%fd218, %fd891;
	add.f64 	%fd219, %fd204, %fd211;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1162}, %fd219;
	}
	and.b32  	%r1163, %r1162, 2146435072;
	setp.ne.s32	%p285, %r1163, 2146435072;
	mov.f64 	%fd890, %fd218;
	@%p285 bra 	BB44_244;

	setp.gtu.f64	%p286, %fd212, 0d7FF0000000000000;
	mov.f64 	%fd890, %fd219;
	@%p286 bra 	BB44_244;

	abs.f64 	%fd220, %fd211;
	setp.gtu.f64	%p287, %fd220, 0d7FF0000000000000;
	mov.f64 	%fd889, %fd219;
	mov.f64 	%fd890, %fd889;
	@%p287 bra 	BB44_244;

	setp.eq.f64	%p288, %fd220, 0d7FF0000000000000;
	@%p288 bra 	BB44_243;
	bra.uni 	BB44_241;

BB44_243:
	setp.eq.f64	%p290, %fd204, 0dBFF0000000000000;
	setp.gt.f64	%p291, %fd212, 0d3FF0000000000000;
	selp.b32	%r1170, 2146435072, 0, %p291;
	xor.b32  	%r1171, %r1170, 2146435072;
	setp.lt.s32	%p292, %r262, 0;
	selp.b32	%r1172, %r1171, %r1170, %p292;
	selp.b32	%r1173, 1072693248, %r1172, %p290;
	mov.b64 	%fd890, {%r1123, %r1173};
	bra.uni 	BB44_244;

BB44_241:
	setp.neu.f64	%p289, %fd212, 0d7FF0000000000000;
	mov.f64 	%fd890, %fd218;
	@%p289 bra 	BB44_244;

	shr.s32 	%r1164, %r262, 31;
	and.b32  	%r1165, %r1164, -2146435072;
	add.s32 	%r1166, %r1165, 2146435072;
	or.b32  	%r1167, %r1166, -2147483648;
	selp.b32	%r1168, %r1167, %r1166, %p9;
	mov.b64 	%fd890, {%r1123, %r1168};

BB44_244:
	setp.eq.f64	%p293, %fd211, 0d0000000000000000;
	setp.eq.f64	%p294, %fd204, 0d3FF0000000000000;
	or.pred  	%p295, %p294, %p293;
	rcp.rn.f64 	%fd591, %fd890;
	selp.f64	%fd592, 0d3FF0000000000000, %fd591, %p295;
	fma.rn.f64 	%fd863, %fd885, %fd592, %fd863;
	mul.f64 	%fd593, %fd207, %fd885;
	mul.f64 	%fd594, %fd593, %fd592;
	div.rn.f64 	%fd595, %fd594, %fd204;
	sub.f64 	%fd893, %fd893, %fd595;

BB44_245:
	mov.f64 	%fd862, %fd863;
	add.s32 	%r1915, %r1915, 1;
	setp.lt.s32	%p296, %r1915, %r1790;
	mov.f64 	%fd861, %fd862;
	@%p296 bra 	BB44_228;

BB44_246:
	setp.eq.f64	%p297, %fd861, 0d0000000000000000;
	mov.f64 	%fd853, %fd567;
	@%p297 bra 	BB44_248;

	neg.f64 	%fd597, %fd893;
	div.rn.f64 	%fd853, %fd597, %fd861;

BB44_248:
	mov.f64 	%fd852, %fd853;
	setp.lt.f64	%p298, %fd867, 0d0000000000000000;
	selp.f64	%fd827, %fd827, %fd981, %p298;
	selp.f64	%fd826, %fd981, %fd826, %p298;
	add.s32 	%r2118, %r232, 1;
	setp.gt.s32	%p299, %r232, 98;
	mov.f64 	%fd980, %fd981;
	@%p299 bra 	BB44_404;
	bra.uni 	BB44_185;

BB44_404:
	ld.param.u64 	%rd846, [_Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_0];
	ld.param.u64 	%rd845, [_Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_1+24];
	cvta.to.global.u64 	%rd819, %rd845;
	add.s64 	%rd821, %rd819, %rd769;
	st.global.f64 	[%rd821], %fd980;
	cvta.to.global.u64 	%rd822, %rd846;
	mul.wide.s32 	%rd823, %r1, 88;
	add.s64 	%rd33, %rd822, %rd823;
	st.global.f64 	[%rd33], %fd980;
	ld.global.u32 	%r2120, [%rd4];
	ld.global.u32 	%r2121, [%rd4+4];
	ld.global.u32 	%r2122, [%rd4+8];
	ld.global.u32 	%r2123, [%rd4+12];
	ld.global.u32 	%r1593, [%rd57+12];
	setp.ge.s32	%p505, %r2123, %r1593;
	@%p505 bra 	BB44_406;

	ld.global.u32 	%r2120, [%rd57];
	ld.global.u32 	%r2121, [%rd57+4];
	ld.global.u32 	%r2122, [%rd57+8];
	ld.global.u32 	%r2123, [%rd57+12];

BB44_406:
	ld.global.u32 	%r404, [%rd33+80];
	ld.global.f64 	%fd411, [%rd33+16];
	ld.global.f64 	%fd410, [%rd33+8];
	ld.global.f64 	%fd409, [%rd33];
	ld.global.v2.u32 	{%r1602, %r1603}, [%rd33+56];
	ld.global.v2.u32 	{%r1604, %r1605}, [%rd33+48];
	mov.f64 	%fd996, 0d0000000000000000;
	@%p50 bra 	BB44_437;

	sub.s32 	%r409, %r497, %r1605;
	div.rn.f64 	%fd661, %fd409, %fd411;
	add.f64 	%fd412, %fd661, 0d3FF0000000000000;
	mov.u32 	%r2124, 0;
	mov.f64 	%fd996, 0d0000000000000000;
	mov.u64 	%rd850, %rd1;

BB44_408:
	mov.u64 	%rd34, %rd850;
	ld.local.u32 	%r1610, [%rd34+12];
	setp.gt.s32	%p507, %r2123, %r1610;
	@%p507 bra 	BB44_436;

	ld.local.f64 	%fd987, [%rd34+48];
	setp.neu.f64	%p508, %fd987, 0dBFF0000000000000;
	@%p508 bra 	BB44_411;

	ld.local.v2.u32 	{%r1611, %r1612}, [%rd34+32];
	ld.local.u32 	%r1614, [%rd34+40];
	setp.eq.s32	%p509, %r1612, 31;
	ld.local.v2.u32 	{%r1616, %r1617}, [%rd34+16];
	ld.local.u32 	%r1619, [%rd34+24];
	setp.lt.s32	%p510, %r1617, 30;
	and.pred  	%p511, %p509, %p510;
	selp.b32	%r1621, 1, %r1612, %p511;
	selp.u32	%r1622, 1, 0, %p511;
	sub.s32 	%r1623, %r1614, %r1619;
	sub.s32 	%r1624, %r1611, %r1616;
	add.s32 	%r1625, %r1624, %r1622;
	sub.s32 	%r1627, %r497, %r1617;
	mov.u32 	%r1628, 0;
	max.s32 	%r1629, %r1628, %r1627;
	min.s32 	%r1630, %r497, %r1621;
	add.s32 	%r1631, %r1629, %r1630;
	add.s32 	%r1632, %r1631, -30;
	mad.lo.s32 	%r1633, %r1623, 360, %r1632;
	mad.lo.s32 	%r1634, %r1625, 30, %r1633;
	cvt.rn.f64.s32	%fd662, %r1634;
	div.rn.f64 	%fd663, %fd662, 0d4076800000000000;
	fma.rn.f64 	%fd664, %fd1, %fd663, 0d3FF0000000000000;
	add.f64 	%fd665, %fd664, 0dBFF0000000000000;
	mul.f64 	%fd987, %fd665, 0d4059000000000000;

BB44_411:
	cvt.rzi.s32.f64	%r412, %fd410;
	ld.local.v2.u32 	{%r1635, %r1636}, [%rd34+8];
	ld.local.v2.u32 	{%r1637, %r1638}, [%rd34];
	setp.eq.s32	%p512, %r404, 0;
	@%p512 bra 	BB44_413;
	bra.uni 	BB44_412;

BB44_413:
	setp.lt.s32	%p513, %r1605, 30;
	setp.eq.s32	%p514, %r1638, 31;
	and.pred  	%p515, %p514, %p513;
	selp.b32	%r1639, 1, %r1638, %p515;
	selp.u32	%r1640, 1, 0, %p515;
	sub.s32 	%r1641, %r1635, %r1602;
	sub.s32 	%r1642, %r1637, %r1604;
	add.s32 	%r1643, %r1642, %r1640;
	mul.lo.s32 	%r1644, %r1643, 30;
	min.s32 	%r1646, %r497, %r1639;
	mad.lo.s32 	%r1647, %r1641, 360, %r1644;
	mov.u32 	%r1648, 0;
	max.s32 	%r1649, %r1648, %r409;
	add.s32 	%r1650, %r1647, %r1649;
	add.s32 	%r1651, %r1650, %r1646;
	add.s32 	%r2125, %r1651, -30;
	bra.uni 	BB44_414;

BB44_412:
	sub.s32 	%r2125, %r1636, %r1603;

BB44_414:
	cvt.rn.f64.s32	%fd666, %r2125;
	div.rn.f64 	%fd417, %fd666, 0d4076800000000000;
	setp.eq.s32	%p516, %r412, 0;
	@%p516 bra 	BB44_434;
	bra.uni 	BB44_415;

BB44_434:
	fma.rn.f64 	%fd995, %fd409, %fd417, 0d3FF0000000000000;
	bra.uni 	BB44_435;

BB44_415:
	setp.eq.s32	%p517, %r412, 1;
	@%p517 bra 	BB44_420;
	bra.uni 	BB44_416;

BB44_420:
	mul.f64 	%fd422, %fd411, %fd417;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r423}, %fd422;
	}
	bfe.u32 	%r1664, %r423, 20, 11;
	add.s32 	%r1665, %r1664, -1012;
	mov.b64 	 %rd830, %fd422;
	shl.b64 	%rd35, %rd830, %r1665;
	setp.eq.s64	%p522, %rd35, -9223372036854775808;
	abs.f64 	%fd423, %fd412;
	// Callseq Start 173
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd423;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd422;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd994, [retval0+0];
	
	//{
	}// Callseq End 173
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r424}, %fd412;
	}
	setp.lt.s32	%p523, %r424, 0;
	and.pred  	%p18, %p523, %p522;
	@!%p18 bra 	BB44_422;
	bra.uni 	BB44_421;

BB44_421:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1666}, %fd994;
	}
	xor.b32  	%r1667, %r1666, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1668, %temp}, %fd994;
	}
	mov.b64 	%fd994, {%r1668, %r1667};

BB44_422:
	mov.f64 	%fd993, %fd994;
	setp.eq.f64	%p524, %fd412, 0d0000000000000000;
	@%p524 bra 	BB44_425;
	bra.uni 	BB44_423;

BB44_425:
	selp.b32	%r1669, %r424, 0, %p522;
	or.b32  	%r1670, %r1669, 2146435072;
	setp.lt.s32	%p528, %r423, 0;
	selp.b32	%r1671, %r1670, %r1669, %p528;
	mov.u32 	%r1672, 0;
	mov.b64 	%fd993, {%r1672, %r1671};
	bra.uni 	BB44_426;

BB44_416:
	mov.f64 	%fd995, 0d0000000000000000;
	setp.ne.s32	%p518, %r412, 2;
	@%p518 bra 	BB44_435;

	mul.f64 	%fd418, %fd409, %fd417;
	mov.f64 	%fd668, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd669, %fd418, %fd668;
	mov.f64 	%fd670, 0d4338000000000000;
	add.rn.f64 	%fd671, %fd669, %fd670;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r420, %temp}, %fd671;
	}
	mov.f64 	%fd672, 0dC338000000000000;
	add.rn.f64 	%fd673, %fd671, %fd672;
	mov.f64 	%fd674, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd675, %fd673, %fd674, %fd418;
	mov.f64 	%fd676, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd677, %fd673, %fd676, %fd675;
	mov.f64 	%fd678, 0d3E928AF3FCA213EA;
	mov.f64 	%fd679, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd680, %fd679, %fd677, %fd678;
	mov.f64 	%fd681, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd682, %fd680, %fd677, %fd681;
	mov.f64 	%fd683, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd684, %fd682, %fd677, %fd683;
	mov.f64 	%fd685, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd686, %fd684, %fd677, %fd685;
	mov.f64 	%fd687, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd688, %fd686, %fd677, %fd687;
	mov.f64 	%fd689, 0d3F81111111122322;
	fma.rn.f64 	%fd690, %fd688, %fd677, %fd689;
	mov.f64 	%fd691, 0d3FA55555555502A1;
	fma.rn.f64 	%fd692, %fd690, %fd677, %fd691;
	mov.f64 	%fd693, 0d3FC5555555555511;
	fma.rn.f64 	%fd694, %fd692, %fd677, %fd693;
	mov.f64 	%fd695, 0d3FE000000000000B;
	fma.rn.f64 	%fd696, %fd694, %fd677, %fd695;
	mov.f64 	%fd697, 0d3FF0000000000000;
	fma.rn.f64 	%fd698, %fd696, %fd677, %fd697;
	fma.rn.f64 	%fd699, %fd698, %fd677, %fd697;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r421, %temp}, %fd699;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r422}, %fd699;
	}
	shl.b32 	%r1652, %r420, 20;
	add.s32 	%r1653, %r422, %r1652;
	mov.b64 	%fd995, {%r421, %r1653};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1654}, %fd418;
	}
	mov.b32 	 %f4, %r1654;
	abs.f32 	%f1, %f4;
	setp.lt.f32	%p519, %f1, 0f4086232B;
	@%p519 bra 	BB44_435;

	setp.lt.f64	%p520, %fd418, 0d0000000000000000;
	add.f64 	%fd700, %fd418, 0d7FF0000000000000;
	selp.f64	%fd995, 0d0000000000000000, %fd700, %p520;
	setp.geu.f32	%p521, %f1, 0f40874800;
	@%p521 bra 	BB44_435;

	shr.u32 	%r1655, %r420, 31;
	add.s32 	%r1656, %r420, %r1655;
	shr.s32 	%r1657, %r1656, 1;
	shl.b32 	%r1658, %r1657, 20;
	add.s32 	%r1659, %r1658, %r422;
	mov.b64 	%fd701, {%r421, %r1659};
	sub.s32 	%r1660, %r420, %r1657;
	shl.b32 	%r1661, %r1660, 20;
	add.s32 	%r1662, %r1661, 1072693248;
	mov.u32 	%r1663, 0;
	mov.b64 	%fd702, {%r1663, %r1662};
	mul.f64 	%fd995, %fd701, %fd702;
	bra.uni 	BB44_435;

BB44_423:
	setp.gt.s32	%p525, %r424, -1;
	@%p525 bra 	BB44_426;

	cvt.rzi.f64.f64	%fd703, %fd422;
	setp.neu.f64	%p526, %fd703, %fd422;
	selp.f64	%fd993, 0dFFF8000000000000, %fd993, %p526;

BB44_426:
	mov.f64 	%fd429, %fd993;
	add.f64 	%fd430, %fd422, %fd412;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1673}, %fd430;
	}
	and.b32  	%r1674, %r1673, 2146435072;
	setp.ne.s32	%p529, %r1674, 2146435072;
	mov.f64 	%fd992, %fd429;
	@%p529 bra 	BB44_433;

	setp.gtu.f64	%p530, %fd423, 0d7FF0000000000000;
	mov.f64 	%fd992, %fd430;
	@%p530 bra 	BB44_433;

	abs.f64 	%fd431, %fd422;
	setp.gtu.f64	%p531, %fd431, 0d7FF0000000000000;
	mov.f64 	%fd991, %fd430;
	mov.f64 	%fd992, %fd991;
	@%p531 bra 	BB44_433;

	setp.eq.f64	%p532, %fd431, 0d7FF0000000000000;
	@%p532 bra 	BB44_432;
	bra.uni 	BB44_430;

BB44_432:
	setp.eq.f64	%p534, %fd412, 0dBFF0000000000000;
	setp.gt.f64	%p535, %fd423, 0d3FF0000000000000;
	selp.b32	%r1681, 2146435072, 0, %p535;
	xor.b32  	%r1682, %r1681, 2146435072;
	setp.lt.s32	%p536, %r423, 0;
	selp.b32	%r1683, %r1682, %r1681, %p536;
	selp.b32	%r1684, 1072693248, %r1683, %p534;
	mov.u32 	%r1685, 0;
	mov.b64 	%fd992, {%r1685, %r1684};
	bra.uni 	BB44_433;

BB44_430:
	setp.neu.f64	%p533, %fd423, 0d7FF0000000000000;
	mov.f64 	%fd992, %fd429;
	@%p533 bra 	BB44_433;

	shr.s32 	%r1675, %r423, 31;
	and.b32  	%r1676, %r1675, -2146435072;
	add.s32 	%r1677, %r1676, 2146435072;
	or.b32  	%r1678, %r1677, -2147483648;
	selp.b32	%r1679, %r1678, %r1677, %p18;
	mov.u32 	%r1680, 0;
	mov.b64 	%fd992, {%r1680, %r1679};

BB44_433:
	setp.eq.f64	%p537, %fd422, 0d0000000000000000;
	setp.eq.f64	%p538, %fd412, 0d3FF0000000000000;
	or.pred  	%p539, %p538, %p537;
	selp.f64	%fd995, 0d3FF0000000000000, %fd992, %p539;

BB44_435:
	rcp.rn.f64 	%fd704, %fd995;
	fma.rn.f64 	%fd996, %fd987, %fd704, %fd996;

BB44_436:
	add.s64 	%rd36, %rd34, 56;
	add.s32 	%r2124, %r2124, 1;
	setp.lt.s32	%p540, %r2124, %r1790;
	mov.u64 	%rd850, %rd36;
	@%p540 bra 	BB44_408;

BB44_437:
	cvt.rzi.s32.f64	%r426, %fd410;
	setp.eq.s32	%p541, %r404, 0;
	@%p541 bra 	BB44_439;

	sub.s32 	%r2126, %r2123, %r1603;
	bra.uni 	BB44_440;

BB44_439:
	setp.lt.s32	%p542, %r1605, 30;
	setp.eq.s32	%p543, %r2121, 31;
	and.pred  	%p544, %p543, %p542;
	selp.b32	%r1686, 1, %r2121, %p544;
	selp.u32	%r1687, 1, 0, %p544;
	sub.s32 	%r1688, %r2122, %r1602;
	sub.s32 	%r1689, %r2120, %r1604;
	add.s32 	%r1690, %r1689, %r1687;
	mul.lo.s32 	%r1691, %r1690, 30;
	sub.s32 	%r1693, %r497, %r1605;
	mov.u32 	%r1694, 0;
	max.s32 	%r1695, %r1694, %r1693;
	min.s32 	%r1696, %r497, %r1686;
	mad.lo.s32 	%r1697, %r1688, 360, %r1691;
	add.s32 	%r1698, %r1697, %r1695;
	add.s32 	%r1699, %r1698, %r1696;
	add.s32 	%r2126, %r1699, -30;

BB44_440:
	cvt.rn.f64.s32	%fd705, %r2126;
	div.rn.f64 	%fd441, %fd705, 0d4076800000000000;
	setp.eq.s32	%p545, %r426, 0;
	@%p545 bra 	BB44_460;

	setp.eq.s32	%p546, %r426, 1;
	@%p546 bra 	BB44_446;
	bra.uni 	BB44_442;

BB44_446:
	div.rn.f64 	%fd742, %fd409, %fd411;
	add.f64 	%fd446, %fd742, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r433}, %fd446;
	}
	mul.f64 	%fd447, %fd411, %fd441;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r434}, %fd447;
	}
	bfe.u32 	%r1712, %r434, 20, 11;
	add.s32 	%r1713, %r1712, -1012;
	mov.b64 	 %rd831, %fd447;
	shl.b64 	%rd37, %rd831, %r1713;
	setp.eq.s64	%p551, %rd37, -9223372036854775808;
	abs.f64 	%fd448, %fd446;
	// Callseq Start 174
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd448;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd447;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1003, [retval0+0];
	
	//{
	}// Callseq End 174
	setp.lt.s32	%p552, %r433, 0;
	and.pred  	%p19, %p552, %p551;
	@!%p19 bra 	BB44_448;
	bra.uni 	BB44_447;

BB44_447:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1714}, %fd1003;
	}
	xor.b32  	%r1715, %r1714, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1716, %temp}, %fd1003;
	}
	mov.b64 	%fd1003, {%r1716, %r1715};

BB44_448:
	mov.f64 	%fd1002, %fd1003;
	setp.eq.f64	%p553, %fd446, 0d0000000000000000;
	@%p553 bra 	BB44_451;
	bra.uni 	BB44_449;

BB44_451:
	selp.b32	%r1717, %r433, 0, %p551;
	or.b32  	%r1718, %r1717, 2146435072;
	setp.lt.s32	%p557, %r434, 0;
	selp.b32	%r1719, %r1718, %r1717, %p557;
	mov.u32 	%r1720, 0;
	mov.b64 	%fd1002, {%r1720, %r1719};
	bra.uni 	BB44_452;

BB44_460:
	fma.rn.f64 	%fd1004, %fd409, %fd441, 0d3FF0000000000000;
	bra.uni 	BB44_461;

BB44_442:
	mov.f64 	%fd1004, 0d0000000000000000;
	setp.ne.s32	%p547, %r426, 2;
	@%p547 bra 	BB44_461;

	mul.f64 	%fd442, %fd409, %fd441;
	mov.f64 	%fd707, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd708, %fd442, %fd707;
	mov.f64 	%fd709, 0d4338000000000000;
	add.rn.f64 	%fd710, %fd708, %fd709;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r430, %temp}, %fd710;
	}
	mov.f64 	%fd711, 0dC338000000000000;
	add.rn.f64 	%fd712, %fd710, %fd711;
	mov.f64 	%fd713, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd714, %fd712, %fd713, %fd442;
	mov.f64 	%fd715, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd716, %fd712, %fd715, %fd714;
	mov.f64 	%fd717, 0d3E928AF3FCA213EA;
	mov.f64 	%fd718, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd719, %fd718, %fd716, %fd717;
	mov.f64 	%fd720, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd721, %fd719, %fd716, %fd720;
	mov.f64 	%fd722, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd723, %fd721, %fd716, %fd722;
	mov.f64 	%fd724, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd725, %fd723, %fd716, %fd724;
	mov.f64 	%fd726, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd727, %fd725, %fd716, %fd726;
	mov.f64 	%fd728, 0d3F81111111122322;
	fma.rn.f64 	%fd729, %fd727, %fd716, %fd728;
	mov.f64 	%fd730, 0d3FA55555555502A1;
	fma.rn.f64 	%fd731, %fd729, %fd716, %fd730;
	mov.f64 	%fd732, 0d3FC5555555555511;
	fma.rn.f64 	%fd733, %fd731, %fd716, %fd732;
	mov.f64 	%fd734, 0d3FE000000000000B;
	fma.rn.f64 	%fd735, %fd733, %fd716, %fd734;
	mov.f64 	%fd736, 0d3FF0000000000000;
	fma.rn.f64 	%fd737, %fd735, %fd716, %fd736;
	fma.rn.f64 	%fd738, %fd737, %fd716, %fd736;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r431, %temp}, %fd738;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r432}, %fd738;
	}
	shl.b32 	%r1700, %r430, 20;
	add.s32 	%r1701, %r432, %r1700;
	mov.b64 	%fd1004, {%r431, %r1701};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1702}, %fd442;
	}
	mov.b32 	 %f5, %r1702;
	abs.f32 	%f2, %f5;
	setp.lt.f32	%p548, %f2, 0f4086232B;
	@%p548 bra 	BB44_461;

	setp.lt.f64	%p549, %fd442, 0d0000000000000000;
	add.f64 	%fd739, %fd442, 0d7FF0000000000000;
	selp.f64	%fd1004, 0d0000000000000000, %fd739, %p549;
	setp.geu.f32	%p550, %f2, 0f40874800;
	@%p550 bra 	BB44_461;

	shr.u32 	%r1703, %r430, 31;
	add.s32 	%r1704, %r430, %r1703;
	shr.s32 	%r1705, %r1704, 1;
	shl.b32 	%r1706, %r1705, 20;
	add.s32 	%r1707, %r1706, %r432;
	mov.b64 	%fd740, {%r431, %r1707};
	sub.s32 	%r1708, %r430, %r1705;
	shl.b32 	%r1709, %r1708, 20;
	add.s32 	%r1710, %r1709, 1072693248;
	mov.u32 	%r1711, 0;
	mov.b64 	%fd741, {%r1711, %r1710};
	mul.f64 	%fd1004, %fd740, %fd741;
	bra.uni 	BB44_461;

BB44_449:
	setp.gt.s32	%p554, %r433, -1;
	@%p554 bra 	BB44_452;

	cvt.rzi.f64.f64	%fd743, %fd447;
	setp.neu.f64	%p555, %fd743, %fd447;
	selp.f64	%fd1002, 0dFFF8000000000000, %fd1002, %p555;

BB44_452:
	mov.f64 	%fd454, %fd1002;
	add.f64 	%fd455, %fd447, %fd446;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1721}, %fd455;
	}
	and.b32  	%r1722, %r1721, 2146435072;
	setp.ne.s32	%p558, %r1722, 2146435072;
	mov.f64 	%fd1001, %fd454;
	@%p558 bra 	BB44_459;

	setp.gtu.f64	%p559, %fd448, 0d7FF0000000000000;
	mov.f64 	%fd1001, %fd455;
	@%p559 bra 	BB44_459;

	abs.f64 	%fd456, %fd447;
	setp.gtu.f64	%p560, %fd456, 0d7FF0000000000000;
	mov.f64 	%fd1000, %fd455;
	mov.f64 	%fd1001, %fd1000;
	@%p560 bra 	BB44_459;

	setp.eq.f64	%p561, %fd456, 0d7FF0000000000000;
	@%p561 bra 	BB44_458;
	bra.uni 	BB44_456;

BB44_458:
	setp.gt.f64	%p563, %fd448, 0d3FF0000000000000;
	selp.b32	%r1729, 2146435072, 0, %p563;
	xor.b32  	%r1730, %r1729, 2146435072;
	setp.lt.s32	%p564, %r434, 0;
	selp.b32	%r1731, %r1730, %r1729, %p564;
	setp.eq.f64	%p565, %fd446, 0dBFF0000000000000;
	selp.b32	%r1732, 1072693248, %r1731, %p565;
	mov.u32 	%r1733, 0;
	mov.b64 	%fd1001, {%r1733, %r1732};
	bra.uni 	BB44_459;

BB44_456:
	setp.neu.f64	%p562, %fd448, 0d7FF0000000000000;
	mov.f64 	%fd1001, %fd454;
	@%p562 bra 	BB44_459;

	shr.s32 	%r1723, %r434, 31;
	and.b32  	%r1724, %r1723, -2146435072;
	add.s32 	%r1725, %r1724, 2146435072;
	or.b32  	%r1726, %r1725, -2147483648;
	selp.b32	%r1727, %r1726, %r1725, %p19;
	mov.u32 	%r1728, 0;
	mov.b64 	%fd1001, {%r1728, %r1727};

BB44_459:
	setp.eq.f64	%p566, %fd447, 0d0000000000000000;
	setp.eq.f64	%p567, %fd446, 0d3FF0000000000000;
	or.pred  	%p568, %p567, %p566;
	selp.f64	%fd1004, 0d3FF0000000000000, %fd1001, %p568;

BB44_461:
	ld.param.u64 	%rd847, [_Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_1];
	rcp.rn.f64 	%fd744, %fd1004;
	div.rn.f64 	%fd745, %fd996, %fd744;
	mul.f64 	%fd746, %fd745, 0d4059000000000000;
	div.rn.f64 	%fd747, %fd746, 0d4059000000000000;
	cvta.to.global.u64 	%rd832, %rd847;
	add.s64 	%rd38, %rd832, %rd769;
	st.global.f64 	[%rd38], %fd747;
	ld.global.u32 	%r438, [%rd4+12];
	ld.global.u32 	%r437, [%rd4+8];
	ld.global.u32 	%r436, [%rd4+4];
	ld.global.u32 	%r435, [%rd4];
	add.s32 	%r439, %r1790, -1;
	mov.u32 	%r2131, %r439;
	@%p50 bra 	BB44_465;

	mov.u32 	%r2132, 0;

BB44_463:
	mov.u32 	%r441, %r2132;
	mul.wide.s32 	%rd834, %r441, 56;
	add.s64 	%rd835, %rd1, %rd834;
	ld.local.u32 	%r1739, [%rd835+12];
	add.s32 	%r2132, %r441, 1;
	setp.le.s32	%p570, %r438, %r1739;
	mov.u32 	%r2131, %r441;
	@%p570 bra 	BB44_465;

	setp.lt.s32	%p571, %r2132, %r1790;
	mov.u32 	%r2128, %r439;
	mov.u32 	%r2131, %r2128;
	@%p571 bra 	BB44_463;

BB44_465:
	mov.u32 	%r2130, %r2131;
	mov.f64 	%fd1009, 0d0000000000000000;
	setp.ge.s32	%p572, %r2130, %r1790;
	@%p572 bra 	BB44_472;

	mul.wide.s32 	%rd836, %r2130, 56;
	add.s64 	%rd851, %rd1, %rd836;
	mov.f64 	%fd749, 0d0000000000000000;
	mov.f64 	%fd1008, %fd749;

BB44_467:
	add.s64 	%rd41, %rd851, 28;
	ld.local.u32 	%r1740, [%rd851+28];
	setp.le.s32	%p573, %r438, %r1740;
	mov.f64 	%fd1007, %fd749;
	@%p573 bra 	BB44_470;

	ld.global.u32 	%r1741, [%rd5];
	setp.gt.s32	%p574, %r438, %r1741;
	mov.f64 	%fd1006, %fd749;
	mov.f64 	%fd1007, %fd1006;
	@%p574 bra 	BB44_470;

	ld.local.v2.u32 	{%r1742, %r1743}, [%rd41+12];
	setp.lt.s32	%p575, %r438, %r1743;
	ld.local.v2.u32 	{%r1746, %r1747}, [%rd41+4];
	selp.b32	%r1750, %r435, %r1746, %p575;
	selp.b32	%r1751, %r437, %r1742, %p575;
	selp.b32	%r1752, %r436, %r1747, %p575;
	setp.eq.s32	%p576, %r1752, 31;
	ld.local.v2.u32 	{%r1753, %r1754}, [%rd41+-12];
	ld.local.u32 	%r1756, [%rd41+-4];
	setp.lt.s32	%p577, %r1754, 30;
	and.pred  	%p578, %p576, %p577;
	selp.b32	%r1758, 1, %r1752, %p578;
	selp.u32	%r1759, 1, 0, %p578;
	sub.s32 	%r1760, %r1751, %r1756;
	sub.s32 	%r1761, %r1750, %r1753;
	add.s32 	%r1762, %r1761, %r1759;
	sub.s32 	%r1764, %r497, %r1754;
	mov.u32 	%r1765, 0;
	max.s32 	%r1766, %r1765, %r1764;
	min.s32 	%r1767, %r497, %r1758;
	add.s32 	%r1768, %r1766, %r1767;
	add.s32 	%r1769, %r1768, -30;
	mad.lo.s32 	%r1770, %r1760, 360, %r1769;
	mad.lo.s32 	%r1771, %r1762, 30, %r1770;
	cvt.rn.f64.s32	%fd752, %r1771;
	div.rn.f64 	%fd753, %fd752, 0d4076800000000000;
	fma.rn.f64 	%fd754, %fd1, %fd753, 0d3FF0000000000000;
	add.f64 	%fd755, %fd754, 0dBFF0000000000000;
	mul.f64 	%fd464, %fd755, 0d4059000000000000;
	mov.f64 	%fd1007, %fd464;

BB44_470:
	mov.f64 	%fd465, %fd1007;
	add.f64 	%fd1008, %fd1008, %fd465;
	add.s64 	%rd851, %rd851, 56;
	add.s32 	%r2130, %r2130, 1;
	setp.lt.s32	%p579, %r2130, %r1790;
	@%p579 bra 	BB44_467;

	mul.f64 	%fd1009, %fd1008, 0d4059000000000000;

BB44_472:
	ld.param.u64 	%rd849, [_Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_1+16];
	ld.param.u64 	%rd848, [_Z18getBondsResultsGpu12inArgsStruct13resultsStructi_param_1+8];
	cvta.to.global.u64 	%rd837, %rd848;
	add.s64 	%rd839, %rd837, %rd769;
	div.rn.f64 	%fd756, %fd1009, 0d4059000000000000;
	st.global.f64 	[%rd839], %fd756;
	ld.global.f64 	%fd757, [%rd38];
	sub.f64 	%fd758, %fd757, %fd756;
	cvta.to.global.u64 	%rd840, %rd849;
	add.s64 	%rd841, %rd840, %rd769;
	st.global.f64 	[%rd841], %fd758;

BB44_473:
	ret;
}

.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<49>;
	.reg .f64 	%fd<136>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	ld.param.f64 	%fd13, [__internal_accurate_pow_param_1];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r45, %temp}, %fd12;
	}
	shr.u32 	%r47, %r46, 20;
	setp.ne.s32	%p1, %r47, 0;
	@%p1 bra 	BB45_2;

	mul.f64 	%fd14, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r45, %temp}, %fd14;
	}
	shr.u32 	%r16, %r46, 20;
	add.s32 	%r47, %r16, -54;

BB45_2:
	add.s32 	%r48, %r47, -1023;
	and.b32  	%r17, %r46, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd134, {%r45, %r18};
	setp.lt.u32	%p2, %r18, 1073127583;
	@%p2 bra 	BB45_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd134;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd134;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd134, {%r19, %r21};
	add.s32 	%r48, %r47, -1022;

BB45_4:
	add.f64 	%fd16, %fd134, 0d3FF0000000000000;
	// inline asm
	rcp.approx.ftz.f64 %fd15,%fd16;
	// inline asm
	neg.f64 	%fd17, %fd16;
	mov.f64 	%fd18, 0d3FF0000000000000;
	fma.rn.f64 	%fd19, %fd17, %fd15, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd19, %fd19;
	fma.rn.f64 	%fd21, %fd20, %fd15, %fd15;
	add.f64 	%fd22, %fd134, 0dBFF0000000000000;
	mul.f64 	%fd23, %fd22, %fd21;
	fma.rn.f64 	%fd24, %fd22, %fd21, %fd23;
	mul.f64 	%fd25, %fd24, %fd24;
	mov.f64 	%fd26, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd27, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd28, %fd27, %fd25, %fd26;
	mov.f64 	%fd29, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd30, %fd28, %fd25, %fd29;
	mov.f64 	%fd31, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd32, %fd30, %fd25, %fd31;
	mov.f64 	%fd33, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd34, %fd32, %fd25, %fd33;
	mov.f64 	%fd35, 0d3F6249249242B910;
	fma.rn.f64 	%fd36, %fd34, %fd25, %fd35;
	mov.f64 	%fd37, 0d3F89999999999DFB;
	fma.rn.f64 	%fd38, %fd36, %fd25, %fd37;
	sub.f64 	%fd39, %fd22, %fd24;
	add.f64 	%fd40, %fd39, %fd39;
	neg.f64 	%fd41, %fd24;
	fma.rn.f64 	%fd42, %fd41, %fd22, %fd40;
	mul.f64 	%fd43, %fd21, %fd42;
	fma.rn.f64 	%fd44, %fd25, %fd38, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd25, %fd38, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd24, %fd24;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd24, %fd24, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd24, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd24;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd24, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd24, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd24, %fd68;
	sub.f64 	%fd72, %fd24, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r48, -2147483648;
	mov.u32 	%r26, 1127219200;
	mov.b64 	%fd79, {%r25, %r26};
	mov.u32 	%r27, -2147483648;
	mov.b64 	%fd80, {%r27, %r26};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd13;
	}
	add.s32 	%r29, %r28, %r28;
	setp.gt.u32	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd13;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd100, %fd4, %fd99;
	mov.f64 	%fd101, 0d4338000000000000;
	add.rn.f64 	%fd102, %fd100, %fd101;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd102;
	}
	mov.f64 	%fd103, 0dC338000000000000;
	add.rn.f64 	%fd104, %fd102, %fd103;
	mov.f64 	%fd105, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd106, %fd104, %fd105, %fd4;
	mov.f64 	%fd107, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd108, %fd104, %fd107, %fd106;
	mov.f64 	%fd109, 0d3E928AF3FCA213EA;
	mov.f64 	%fd110, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd111, %fd110, %fd108, %fd109;
	mov.f64 	%fd112, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd113, %fd111, %fd108, %fd112;
	mov.f64 	%fd114, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd115, %fd113, %fd108, %fd114;
	mov.f64 	%fd116, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd117, %fd115, %fd108, %fd116;
	mov.f64 	%fd118, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd119, %fd117, %fd108, %fd118;
	mov.f64 	%fd120, 0d3F81111111122322;
	fma.rn.f64 	%fd121, %fd119, %fd108, %fd120;
	mov.f64 	%fd122, 0d3FA55555555502A1;
	fma.rn.f64 	%fd123, %fd121, %fd108, %fd122;
	mov.f64 	%fd124, 0d3FC5555555555511;
	fma.rn.f64 	%fd125, %fd123, %fd108, %fd124;
	mov.f64 	%fd126, 0d3FE000000000000B;
	fma.rn.f64 	%fd127, %fd125, %fd108, %fd126;
	fma.rn.f64 	%fd128, %fd127, %fd108, %fd18;
	fma.rn.f64 	%fd129, %fd128, %fd108, %fd18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd129;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd129;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd135, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	 %f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p4, %f1, 0f4086232B;
	@%p4 bra 	BB45_7;

	setp.lt.f64	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd130, %fd4, 0d7FF0000000000000;
	selp.f64	%fd135, 0d0000000000000000, %fd130, %p5;
	setp.geu.f32	%p6, %f1, 0f40874800;
	@%p6 bra 	BB45_7;

	shr.u32 	%r36, %r13, 31;
	add.s32 	%r37, %r13, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r39, %r15;
	mov.b64 	%fd131, {%r14, %r40};
	sub.s32 	%r41, %r13, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd132, {%r44, %r43};
	mul.f64 	%fd135, %fd131, %fd132;

BB45_7:
	abs.f64 	%fd133, %fd135;
	setp.eq.f64	%p7, %fd133, 0d7FF0000000000000;
	@%p7 bra 	BB45_9;

	fma.rn.f64 	%fd135, %fd135, %fd5, %fd135;

BB45_9:
	st.param.f64	[func_retval0+0], %fd135;
	ret;
}


