INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiang/ee2026_Project/project_shit/sim_vga_simple/sim_vga_simple.srcs/sources_1/ip/blk_mem_gen_font/sim/blk_mem_gen_font.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_font
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_mode_module
WARNING: [VRFC 10-756] identifier is_border is used before its declaration [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:126]
WARNING: [VRFC 10-756] identifier in_text_box is used before its declaration [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiang/ee2026_Project/project_vivado/features/parser/data_parser_accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_parser_accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_vga_simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_rendering
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiang/ee2026_Project/project_shit/sim_vga_simple/sim_vga_simple.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
