---
title: "Make: Introduction and basics"
permalink: /notes/en/make-intro-en
key: make-en
modify_date: 2025-07-01
date: 2025-06-30
lang: en-US 
---

## What is Make?

Make is a build automation tool that has been around since 1976, making it one of the oldest and most widely used tools in software development. At its core, Make helps you automate repetitive tasks by defining relationships between files and the commands needed to create or update them.

Think of Make as a smart assistant that knows how to build your project. Instead of manually running multiple commands every time you want to compile code, run tests, or deploy your application, Make can do it all with a single command.

## Why Use Make?

Before diving into the technical details, let's understand why Make is still relevant in modern development:

- **Automation**: Eliminates the need to remember and type complex command sequences repeatedly.

- **Dependency Management**: Automatically determines which files need to be rebuilt based on what has changed.

- **Efficiency**: Only rebuilds what's necessary, saving time on large projects.

- **Consistency**: Ensures builds are reproducible across different environments and team members.

- **Simplicity**: Uses a straightforward syntax that's easy to learn and maintain.



## The Makefile: Your Build Recipe

Make reads instructions from a file called `Makefile` (or `makefile`). This file contains rules that define how to build your project. Each rule follows this basic structure:

```makefile
target: dependencies
	command
```

Let's break this down:
- **target**: The file you want to create or the task you want to perform
- **dependencies**: Files that the target depends on
- **command**: The shell command to execute (must be indented with a tab, not spaces)


## Basic Example

Here's a simple Makefile for a C program:

```makefile
hello: hello.c
	gcc -o hello hello.c

clean:
	rm -f hello
```

This Makefile defines two rules:
1. `hello`: Creates an executable from `hello.c`
2. `clean`: Removes the compiled executable

To use it, you simply run:
```bash
make hello    # Compiles the program
make clean    # Removes the executable
```

## Understanding Dependencies

One of Make's most powerful features is its dependency tracking. When you run `make hello`, Make checks:

1. Does the `hello` executable exist?
2. If it exists, is `hello.c` newer than the executable?
3. If `hello.c` is newer (or the executable doesn't exist), run the compilation command

This intelligent behavior means Make only rebuilds what's actually changed, making it incredibly efficient for large projects.

## Variables in Make

Make supports variables to avoid repetition and make maintenance easier:

```makefile
CC = gcc
CFLAGS = -Wall -Wextra -std=c99
TARGET = hello
SOURCE = hello.c

$(TARGET): $(SOURCE)
	$(CC) $(CFLAGS) -o $(TARGET) $(SOURCE)

clean:
	rm -f $(TARGET)
```

Variables are defined with `=` and referenced with `$(VARIABLE_NAME)`.

## Common Patterns and Targets

Most Makefiles include these standard targets:

```makefile
# Build everything
all: program1 program2 program3

# Install the software
install: all
	cp program1 /usr/local/bin/
	cp program2 /usr/local/bin/

# Run tests
test: all
	./run_tests.sh

# Clean build artifacts
clean:
	rm -f *.o program1 program2 program3

# Remove everything, including installed files
distclean: clean
	rm -f /usr/local/bin/program1
	rm -f /usr/local/bin/program2

# Declare phony targets (targets that don't create files)
.PHONY: all install test clean distclean
```
## Advanced Features

### Pattern Rules
Instead of writing individual rules for each file, you can use patterns:

```makefile
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@
```

This rule tells Make how to create any `.o` file from its corresponding `.c` file.

### Automatic Variables
Make provides several automatic variables:
- `$@`: The target name
- `$<`: The first dependency
- `$^`: All dependencies
- `$?`: Dependencies newer than the target

### Conditional Logic
Make supports conditional statements:

```makefile
ifeq ($(DEBUG), 1)
    CFLAGS += -g -DDEBUG
else
    CFLAGS += -O2
endif
```

## Best Practices

1. **Use .PHONY**: Declare targets that don't create files as phony to avoid conflicts with files of the same name.

2. **Indent with tabs**: Make requires tabs, not spaces, for command indentation.

3. **Use variables**: Define common values as variables for easier maintenance.

4. **Add help target**: Include a help target that explains available commands:
   ```makefile
   help:
   	@echo "Available targets:"
   	@echo "  all     - Build everything"
   	@echo "  clean   - Remove build files"
   	@echo "  test    - Run tests"
   ```

5. **Order dependencies correctly**: List dependencies in the order they should be built.

## Common Pitfalls

- **Spaces vs. Tabs**: Commands must be indented with tabs, not spaces.
- **Missing dependencies**: Forgetting to list all dependencies can lead to incomplete builds.
- **Recursive Make**: Avoid calling Make from within Make rules when possible.
- **Shell differences**: Remember that each command line runs in a separate shell.

