Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb  6 10:25:07 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file EQ_27_band_wrapper_methodology_drc_routed.rpt -pb EQ_27_band_wrapper_methodology_drc_routed.pb -rpx EQ_27_band_wrapper_methodology_drc_routed.rpx
| Design       : EQ_27_band_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 713
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 2          |
| TIMING-7  | Warning  | No common node between related clocks          | 2          |
| TIMING-16 | Warning  | Large setup violation                          | 701        |
| TIMING-18 | Warning  | Missing input or output delay                  | 8          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_fpga_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_2]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_fpga_2 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_2] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_fpga_2 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_2]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_fpga_2 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_2] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -10.037 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[20]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -10.055 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[19]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -10.075 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[21]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -10.102 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[21]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -10.210 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[22]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -10.314 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[23]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -10.378 ns between EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/C (clocked by clk_fpga_0) and LRCLK (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -10.415 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[22]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -10.435 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[24]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -10.511 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[25]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -10.514 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[24]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -10.519 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[23]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -10.579 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[25]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -10.597 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[26]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -10.617 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[28]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -10.688 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[26]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -10.693 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -10.701 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[27]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -10.708 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[28]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -10.714 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -10.784 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[29]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -10.792 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[27]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -10.804 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -10.818 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -10.908 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -5.147 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -5.233 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[14]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -5.255 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -5.291 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[14]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -5.353 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -5.366 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -5.385 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -5.404 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -5.418 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -5.599 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -5.687 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -5.688 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -5.694 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -5.697 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -5.827 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -5.971 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -5.981 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -5.983 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -6.313 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -6.337 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_18/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -6.396 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -6.412 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -6.417 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_18/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -6.418 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_19/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -6.429 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -6.453 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -6.490 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -6.509 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -6.509 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_19/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -6.528 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -6.530 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -6.534 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -6.546 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -6.570 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -6.603 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -6.622 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -6.623 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -6.644 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -6.645 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -6.651 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -6.663 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -6.687 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -6.717 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -6.736 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -6.737 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -6.758 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -6.762 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -6.768 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -6.780 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -6.804 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -6.831 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -6.850 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -6.851 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -6.872 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -6.879 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -6.885 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__3_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -6.945 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -6.964 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__3_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -7.086 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -7.090 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -7.173 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -7.206 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -7.436 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[15]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -7.505 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[15]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -7.611 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -7.662 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -7.670 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -7.679 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -7.696 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -7.723 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -7.732 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -7.752 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -7.765 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -7.768 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -7.832 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -7.842 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -7.852 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -7.860 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -7.873 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -7.875 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -7.886 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -7.893 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -7.893 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -7.905 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -7.908 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -7.928 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -7.930 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -7.931 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -7.976 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -7.976 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -7.980 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -7.988 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -7.994 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -7.997 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -8.007 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -8.015 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -8.023 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -8.029 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -8.047 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -8.049 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -8.050 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -8.054 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -8.057 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -8.062 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -8.066 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -8.075 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -8.095 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -8.096 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -8.100 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -8.101 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -8.103 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -8.105 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -8.109 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -8.109 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -8.115 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -8.116 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -8.135 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -8.139 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -8.153 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -8.156 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -8.160 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -8.163 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -8.165 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -8.172 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -8.172 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -8.173 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -8.174 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -8.175 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -8.194 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -8.196 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -8.201 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -8.204 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -8.206 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -8.222 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -8.225 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -8.225 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -8.231 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -8.238 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -8.239 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -8.252 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_18/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -8.253 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -8.256 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -8.257 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -8.259 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -8.260 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -8.285 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -8.287 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -8.290 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -8.292 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -8.292 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -8.292 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -8.294 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -8.295 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -8.297 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -8.299 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -8.304 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -8.315 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -8.316 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -8.317 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -8.328 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -8.334 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -8.345 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -8.346 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -8.346 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -8.351 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -8.356 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -8.364 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -8.371 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -8.375 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -8.375 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -8.377 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -8.379 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -8.380 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -8.384 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -8.386 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -8.393 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -8.397 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -8.400 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -8.401 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -8.404 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -8.413 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -8.415 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -8.415 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -8.416 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -8.418 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -8.422 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -8.424 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_18/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -8.424 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -8.431 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -8.432 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -8.436 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -8.445 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -8.446 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -8.449 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -8.454 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -8.455 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -8.458 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -8.458 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_18/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -8.463 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -8.466 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -8.466 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -8.467 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -8.473 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -8.473 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -8.474 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -8.476 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -8.476 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -8.478 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -8.478 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -8.479 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -8.480 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -8.484 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -8.487 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -8.489 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -8.494 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -8.495 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -8.495 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -8.497 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -8.498 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -8.499 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -8.499 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_19/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -8.500 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -8.503 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -8.503 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -8.507 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -8.511 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -8.512 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -8.515 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -8.515 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -8.515 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -8.518 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -8.519 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -8.528 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -8.532 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -8.533 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -8.537 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__6_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -8.538 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -8.540 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__5_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -8.548 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -8.549 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -8.549 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -8.551 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -8.555 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -8.557 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -8.562 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -8.563 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_19/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -8.564 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -8.564 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -8.566 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -8.569 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -8.584 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -8.589 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_19/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -8.593 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -8.602 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -8.606 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -8.607 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -8.607 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -8.610 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -8.610 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -8.612 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -8.613 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -8.614 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -8.614 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -8.615 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -8.616 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -8.618 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -8.619 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -8.619 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -8.620 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -8.629 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -8.630 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -8.631 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -8.636 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -8.641 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -8.642 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -8.648 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -8.649 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -8.650 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -8.650 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -8.651 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -8.653 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -8.656 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -8.659 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -8.660 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -8.661 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -8.675 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -8.677 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__6_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -8.677 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -8.678 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -8.689 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -8.698 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -8.701 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -8.703 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -8.708 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -8.709 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -8.715 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -8.716 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -8.717 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -8.718 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -8.722 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -8.728 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_18/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -8.730 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -8.731 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -8.734 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -8.737 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -8.740 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -8.741 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -8.742 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -8.742 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -8.745 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Lz13__4_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -8.750 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -8.751 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -8.755 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -8.758 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_13/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -8.763 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_18/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -8.764 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__4_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -8.764 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -8.764 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -8.771 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__5_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -8.777 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__6_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -8.789 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -8.789 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__5_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -8.792 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -8.792 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -8.795 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -8.797 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -8.797 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -8.799 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_14/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -8.799 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -8.804 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -8.805 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -8.805 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_L_out4__3_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -8.814 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -8.816 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -8.823 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -8.824 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -8.828 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -8.837 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -8.837 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -8.839 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_4/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -8.841 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_16/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -8.843 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -8.848 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -8.856 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -8.857 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -8.860 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_18/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -8.860 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -8.873 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -8.875 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -8.876 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -8.877 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -8.879 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -8.881 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -8.882 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -8.883 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -8.886 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -8.898 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_12/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -8.900 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -8.901 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -8.907 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -8.908 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -8.913 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -8.921 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -8.929 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -8.934 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -8.937 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_15/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -8.937 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -8.941 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -8.943 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -8.948 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -8.949 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -8.951 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_19/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -8.965 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -8.966 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -8.968 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_19/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -8.970 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/Rz13__4_i_19/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -8.971 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -8.971 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -8.973 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -8.974 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -8.974 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -8.978 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_7/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -8.986 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -8.987 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_10/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -8.990 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -8.996 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[16]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -9.001 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -9.003 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_6/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -9.005 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -9.007 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -9.013 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -9.017 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__2/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -9.018 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -9.018 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -9.020 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -9.021 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -9.030 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_3/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -9.034 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -9.035 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -9.038 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -9.041 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_11/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -9.041 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__4_i_17/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -9.047 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -9.051 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__5_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -9.051 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -9.052 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -9.055 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__6_i_1/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -9.060 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -9.061 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -9.062 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -9.075 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_8/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -9.075 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__1/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -9.078 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -9.080 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -9.082 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -9.089 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -9.090 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -9.095 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -9.096 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -9.098 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -9.101 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -9.102 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -9.102 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -9.103 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -9.103 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -9.111 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -9.112 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -9.113 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -9.113 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -9.114 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_2/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -9.114 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -9.115 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -9.116 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -9.118 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -9.119 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_5/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -9.119 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -9.121 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -9.127 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -9.128 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -9.129 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -9.130 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -9.136 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -9.137 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -9.138 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[18] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -9.138 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[19] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -9.142 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[25] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -9.142 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[26] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -9.142 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[27] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -9.151 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -9.151 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[28] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -9.152 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -9.153 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -9.162 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[23] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -9.167 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[16]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -9.167 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -9.168 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -9.168 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -9.171 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -9.174 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -9.174 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -9.175 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[21] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -9.175 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -9.176 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -9.177 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -9.178 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[23] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -9.181 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -9.189 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[22] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -9.191 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -9.192 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -9.195 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -9.195 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -9.195 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -9.196 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -9.196 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -9.197 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -9.197 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -9.200 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__1/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -9.201 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[24] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -9.201 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[25] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -9.213 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[22] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -9.215 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -9.219 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -9.220 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -9.222 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -9.222 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -9.222 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -9.222 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -9.223 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -9.223 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -9.223 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -9.223 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -9.225 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -9.226 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -9.226 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -9.227 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/data_R_out4__3_i_9/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -9.227 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[29] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -9.227 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -9.228 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[22] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -9.228 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[23] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -9.231 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__2/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -9.234 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -9.235 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -9.235 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -9.236 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -9.236 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -9.236 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -9.239 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -9.240 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -9.241 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__1/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -9.246 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -9.246 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -9.247 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -9.248 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -9.250 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -9.256 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -9.263 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -9.264 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -9.264 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -9.266 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -9.267 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -9.277 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -9.278 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -9.282 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[20] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -9.283 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -9.292 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[23] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -9.297 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -9.298 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -9.299 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[18] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -9.299 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[19] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -9.299 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -9.299 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -9.300 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -9.300 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[28] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -9.300 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[29] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -9.300 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -9.303 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -9.303 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[28] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -9.307 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[17] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -9.307 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[18] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -9.307 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[19] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -9.311 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[29] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -9.312 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -9.313 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -9.313 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -9.316 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -9.316 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[17] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -9.316 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -9.317 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -9.317 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[20] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -9.317 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[21] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -9.319 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[24] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -9.320 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[20] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -9.320 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[22] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -9.320 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[27] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -9.320 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[26] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -9.320 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[27] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -9.321 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[25] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -9.321 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[26] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -9.321 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[27] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -9.321 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[17]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -9.324 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -9.325 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[19] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -9.329 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[19] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -9.330 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[26] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -9.330 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -9.334 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -9.335 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -9.336 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -9.336 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[25] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -9.337 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -9.337 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[21] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -9.338 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[20] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -9.341 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13__0/A[29] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -9.342 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[17] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -9.344 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[20] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -9.344 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[21] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -9.345 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[20] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -9.345 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[21] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -9.348 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -9.349 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -9.352 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[28] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -9.353 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__2/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -9.364 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[24] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -9.364 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[25] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -9.364 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[26] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -9.364 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[27] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -9.366 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -9.366 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[28] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -9.367 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[18] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -9.369 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -9.369 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[18] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -9.369 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[21] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -9.370 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -9.370 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -9.371 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -9.373 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -9.374 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -9.374 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -9.375 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[17] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -9.379 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -9.380 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -9.381 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -9.382 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -9.382 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[24] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -9.388 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[17] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -9.391 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[26] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -9.391 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[27] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -9.393 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4__0/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -9.400 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out4/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -9.408 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -9.409 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -9.410 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -9.411 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz13/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -9.414 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -9.421 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -9.422 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[17] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -9.425 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[29] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -9.425 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -9.426 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -9.428 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[29] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -9.437 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -9.442 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -9.450 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[22] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -9.454 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -9.460 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -9.471 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -9.473 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[23] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -9.483 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -9.488 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -9.489 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -9.491 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -9.493 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -9.493 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[28] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -9.493 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[24] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -9.494 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -9.502 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[24] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -9.502 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[25] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -9.502 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[26] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -9.502 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[28] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -9.502 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[29] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -9.502 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -9.502 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[18] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -9.502 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[19] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -9.504 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[29] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -9.520 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[17] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -9.537 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[17] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -9.559 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[22] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -9.559 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[23] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -9.560 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[24] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -9.560 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4/A[25] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -9.577 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[21] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -9.579 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[22] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -9.579 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__0/A[23] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -9.587 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[20] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -9.587 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[21] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -9.598 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[22] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -9.600 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -9.612 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[17]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -9.615 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[27] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -9.616 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[24] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -9.616 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[25] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -9.616 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[26] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -9.643 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[23] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -9.644 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[20] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -9.651 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[27] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -9.655 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[18] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -9.655 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[19] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -9.660 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[18]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -9.662 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[16] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -9.691 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -9.693 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13__0/A[28] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -9.728 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[18] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -9.728 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz13/A[19] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -9.764 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[19]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -9.951 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[18]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -9.971 ns between EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (clocked by clk_fpga_0) and EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[20]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[7] relative to clock(s) clk_fpga_0
Related violations: <none>


