Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 22:52:23 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     696         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               43          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (894)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1731)
5. checking no_input_delay (7)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (894)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: P15 (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: P17 (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: P5 (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: button_touch_length_checker_1/whether_long_touch_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: button_touch_length_checker_1/whether_short_touch_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce_2/button_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce_4/button_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/left_right_signal_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/process_begin_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/scan_seg_1/clkout_reg/Q (HIGH)

 There are 148 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/standard_clock_generator_edit_1/standard_clock_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[9]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: standard_clock_generator_60_1/nolabel_line31/standard_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1731)
---------------------------------------------------
 There are 1731 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1769          inf        0.000                      0                 1769           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1769 Endpoints
Min Delay          1769 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.960ns  (logic 10.714ns (35.761%)  route 19.246ns (64.239%))
  Logic Levels:           36  (CARRY4=21 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[1]/C
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[1]/Q
                         net (fo=45, routed)          4.693     5.211    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_764_0[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39/O
                         net (fo=1, routed)           0.000     5.335    main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.885 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.885    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.999    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.113 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.113    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.227 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000     6.227    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.341 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.341    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.563 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_971/O[0]
                         net (fo=23, routed)          1.888     8.451    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[20]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.299     8.750 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955/O
                         net (fo=2, routed)           0.817     9.567    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.691 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959/O
                         net (fo=1, routed)           0.000     9.691    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.071 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    10.071    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.394 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590/O[1]
                         net (fo=3, routed)           1.117    11.511    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590_n_6
    SLICE_X39Y45         LUT3 (Prop_lut3_I2_O)        0.306    11.817 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577/O
                         net (fo=1, routed)           0.630    12.447    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.832 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    12.832    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261/O[1]
                         net (fo=3, routed)           0.832    13.998    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261_n_6
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.303    14.301 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405/O
                         net (fo=1, routed)           0.000    14.301    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.881 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260/O[2]
                         net (fo=1, routed)           0.826    15.707    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260_n_5
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.302    16.009 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129/O
                         net (fo=1, routed)           0.000    16.009    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.410 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.410    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.632 f  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255/O[0]
                         net (fo=1, routed)           0.720    17.352    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255_n_7
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.299    17.651 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127/O
                         net (fo=1, routed)           0.000    17.651    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.015 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55/CO[0]
                         net (fo=44, routed)          1.527    19.542    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55_n_3
    SLICE_X44Y46         LUT4 (Prop_lut4_I1_O)        0.373    19.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123/O
                         net (fo=1, routed)           0.000    19.915    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.465 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.465    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.579    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.913 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26/O[1]
                         net (fo=8, routed)           0.967    21.880    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26_n_6
    SLICE_X45Y47         LUT1 (Prop_lut1_I0_O)        0.303    22.183 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108/O
                         net (fo=1, routed)           0.000    22.183    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.581 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.581    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32/O[1]
                         net (fo=3, routed)           0.966    23.881    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32_n_6
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.303    24.184 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67/O
                         net (fo=1, routed)           0.612    24.796    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.316 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.316    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.570 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22/CO[0]
                         net (fo=3, routed)           0.504    26.074    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22_n_3
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.367    26.441 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_28/O
                         net (fo=5, routed)           1.408    27.849    main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_28_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124    27.973 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_6/O
                         net (fo=3, routed)           0.918    28.891    main_state_switcher_1/second_time_switcher_for_level_3/level_3_minute_0[0]
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124    29.015 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_5/O
                         net (fo=1, routed)           0.821    29.836    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_3
    SLICE_X55Y45         LUT6 (Prop_lut6_I5_O)        0.124    29.960 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_1/O
                         net (fo=1, routed)           0.000    29.960    main_state_switcher_1/second_time_switcher_for_clock_n_32
    SLICE_X55Y45         FDRE                                         r  main_state_switcher_1/content_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.864ns  (logic 10.714ns (35.876%)  route 19.150ns (64.124%))
  Logic Levels:           36  (CARRY4=21 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[1]/C
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[1]/Q
                         net (fo=45, routed)          4.693     5.211    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_764_0[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39/O
                         net (fo=1, routed)           0.000     5.335    main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.885 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.885    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.999    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.113 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.113    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.227 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000     6.227    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.341 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.341    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.563 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_971/O[0]
                         net (fo=23, routed)          1.888     8.451    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[20]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.299     8.750 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955/O
                         net (fo=2, routed)           0.817     9.567    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.691 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959/O
                         net (fo=1, routed)           0.000     9.691    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.071 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    10.071    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.394 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590/O[1]
                         net (fo=3, routed)           1.117    11.511    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590_n_6
    SLICE_X39Y45         LUT3 (Prop_lut3_I2_O)        0.306    11.817 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577/O
                         net (fo=1, routed)           0.630    12.447    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.832 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    12.832    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261/O[1]
                         net (fo=3, routed)           0.832    13.998    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261_n_6
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.303    14.301 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405/O
                         net (fo=1, routed)           0.000    14.301    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.881 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260/O[2]
                         net (fo=1, routed)           0.826    15.707    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260_n_5
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.302    16.009 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129/O
                         net (fo=1, routed)           0.000    16.009    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.410 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.410    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.632 f  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255/O[0]
                         net (fo=1, routed)           0.720    17.352    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255_n_7
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.299    17.651 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127/O
                         net (fo=1, routed)           0.000    17.651    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.015 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55/CO[0]
                         net (fo=44, routed)          1.527    19.542    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55_n_3
    SLICE_X44Y46         LUT4 (Prop_lut4_I1_O)        0.373    19.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123/O
                         net (fo=1, routed)           0.000    19.915    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.465 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.465    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.579    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.913 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26/O[1]
                         net (fo=8, routed)           0.967    21.880    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26_n_6
    SLICE_X45Y47         LUT1 (Prop_lut1_I0_O)        0.303    22.183 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108/O
                         net (fo=1, routed)           0.000    22.183    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.581 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.581    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32/O[1]
                         net (fo=3, routed)           0.966    23.881    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32_n_6
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.303    24.184 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67/O
                         net (fo=1, routed)           0.612    24.796    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.316 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.316    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.570 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22/CO[0]
                         net (fo=3, routed)           0.504    26.074    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22_n_3
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.367    26.441 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_28/O
                         net (fo=5, routed)           1.408    27.849    main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_28_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124    27.973 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_6/O
                         net (fo=3, routed)           0.746    28.719    main_state_switcher_1/second_time_switcher_for_level_3/level_3_minute_0[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124    28.843 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_3/O
                         net (fo=1, routed)           0.897    29.740    main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.124    29.864 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[0]_i_1/O
                         net (fo=1, routed)           0.000    29.864    main_state_switcher_1/second_time_switcher_for_clock_n_12
    SLICE_X52Y45         FDSE                                         r  main_state_switcher_1/content_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.579ns  (logic 10.714ns (36.222%)  route 18.865ns (63.778%))
  Logic Levels:           36  (CARRY4=21 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[1]/C
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[1]/Q
                         net (fo=45, routed)          4.693     5.211    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_764_0[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39/O
                         net (fo=1, routed)           0.000     5.335    main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.885 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.885    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.999    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.113 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.113    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.227 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000     6.227    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.341 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.341    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.563 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_971/O[0]
                         net (fo=23, routed)          1.888     8.451    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[20]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.299     8.750 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955/O
                         net (fo=2, routed)           0.817     9.567    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.691 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959/O
                         net (fo=1, routed)           0.000     9.691    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.071 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    10.071    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.394 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590/O[1]
                         net (fo=3, routed)           1.117    11.511    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590_n_6
    SLICE_X39Y45         LUT3 (Prop_lut3_I2_O)        0.306    11.817 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577/O
                         net (fo=1, routed)           0.630    12.447    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.832 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    12.832    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261/O[1]
                         net (fo=3, routed)           0.832    13.998    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261_n_6
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.303    14.301 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405/O
                         net (fo=1, routed)           0.000    14.301    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.881 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260/O[2]
                         net (fo=1, routed)           0.826    15.707    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260_n_5
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.302    16.009 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129/O
                         net (fo=1, routed)           0.000    16.009    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.410 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.410    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.632 f  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255/O[0]
                         net (fo=1, routed)           0.720    17.352    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255_n_7
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.299    17.651 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127/O
                         net (fo=1, routed)           0.000    17.651    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.015 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55/CO[0]
                         net (fo=44, routed)          1.527    19.542    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55_n_3
    SLICE_X44Y46         LUT4 (Prop_lut4_I1_O)        0.373    19.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123/O
                         net (fo=1, routed)           0.000    19.915    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.465 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.465    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.579    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.913 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26/O[1]
                         net (fo=8, routed)           0.967    21.880    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26_n_6
    SLICE_X45Y47         LUT1 (Prop_lut1_I0_O)        0.303    22.183 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108/O
                         net (fo=1, routed)           0.000    22.183    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.581 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.581    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32/O[1]
                         net (fo=3, routed)           0.966    23.881    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32_n_6
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.303    24.184 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67/O
                         net (fo=1, routed)           0.612    24.796    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.316 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.316    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.570 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22/CO[0]
                         net (fo=3, routed)           0.504    26.074    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22_n_3
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.367    26.441 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_28/O
                         net (fo=5, routed)           1.046    27.487    main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_28_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.611 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_12/O
                         net (fo=1, routed)           0.761    28.372    main_state_switcher_1/second_time_switcher_for_level_3/level_3_minute_1[3]
    SLICE_X52Y45         LUT4 (Prop_lut4_I1_O)        0.124    28.496 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_5/O
                         net (fo=1, routed)           0.959    29.455    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[3]_4
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.124    29.579 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[3]_i_1/O
                         net (fo=1, routed)           0.000    29.579    main_state_switcher_1/second_time_switcher_for_clock_n_33
    SLICE_X54Y45         FDRE                                         r  main_state_switcher_1/content_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.476ns  (logic 10.714ns (36.348%)  route 18.762ns (63.652%))
  Logic Levels:           36  (CARRY4=21 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[1]/C
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[1]/Q
                         net (fo=45, routed)          4.693     5.211    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_764_0[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39/O
                         net (fo=1, routed)           0.000     5.335    main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.885 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.885    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.999    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.113 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.113    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.227 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000     6.227    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.341 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.341    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.563 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_971/O[0]
                         net (fo=23, routed)          1.888     8.451    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[20]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.299     8.750 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955/O
                         net (fo=2, routed)           0.817     9.567    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.691 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959/O
                         net (fo=1, routed)           0.000     9.691    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.071 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    10.071    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.394 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590/O[1]
                         net (fo=3, routed)           1.117    11.511    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590_n_6
    SLICE_X39Y45         LUT3 (Prop_lut3_I2_O)        0.306    11.817 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577/O
                         net (fo=1, routed)           0.630    12.447    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.832 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    12.832    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261/O[1]
                         net (fo=3, routed)           0.832    13.998    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261_n_6
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.303    14.301 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405/O
                         net (fo=1, routed)           0.000    14.301    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.881 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260/O[2]
                         net (fo=1, routed)           0.826    15.707    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260_n_5
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.302    16.009 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129/O
                         net (fo=1, routed)           0.000    16.009    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.410 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.410    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.632 f  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255/O[0]
                         net (fo=1, routed)           0.720    17.352    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255_n_7
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.299    17.651 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127/O
                         net (fo=1, routed)           0.000    17.651    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.015 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55/CO[0]
                         net (fo=44, routed)          1.527    19.542    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55_n_3
    SLICE_X44Y46         LUT4 (Prop_lut4_I1_O)        0.373    19.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123/O
                         net (fo=1, routed)           0.000    19.915    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.465 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.465    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.579    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.913 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26/O[1]
                         net (fo=8, routed)           0.967    21.880    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26_n_6
    SLICE_X45Y47         LUT1 (Prop_lut1_I0_O)        0.303    22.183 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108/O
                         net (fo=1, routed)           0.000    22.183    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.581 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.581    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32/O[1]
                         net (fo=3, routed)           0.966    23.881    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32_n_6
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.303    24.184 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67/O
                         net (fo=1, routed)           0.612    24.796    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.316 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.316    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.570 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22/CO[0]
                         net (fo=3, routed)           0.504    26.074    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22_n_3
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.367    26.441 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_28/O
                         net (fo=5, routed)           1.411    27.852    main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_28_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.976 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_15/O
                         net (fo=1, routed)           0.798    28.774    main_state_switcher_1/second_time_switcher_for_level_3/level_3_minute_0[1]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.124    28.898 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_6/O
                         net (fo=1, routed)           0.455    29.352    main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[1]_2
    SLICE_X54Y45         LUT6 (Prop_lut6_I5_O)        0.124    29.476 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[1]_i_1/O
                         net (fo=1, routed)           0.000    29.476    main_state_switcher_1/second_time_switcher_for_clock_n_34
    SLICE_X54Y45         FDRE                                         r  main_state_switcher_1/content_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.322ns  (logic 10.714ns (36.539%)  route 18.608ns (63.461%))
  Logic Levels:           36  (CARRY4=21 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[1]/C
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[1]/Q
                         net (fo=45, routed)          4.693     5.211    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_764_0[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39/O
                         net (fo=1, routed)           0.000     5.335    main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.885 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.885    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.999    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.113 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.113    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.227 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000     6.227    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.341 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.341    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.563 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_971/O[0]
                         net (fo=23, routed)          1.888     8.451    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[20]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.299     8.750 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955/O
                         net (fo=2, routed)           0.817     9.567    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.691 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959/O
                         net (fo=1, routed)           0.000     9.691    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.071 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    10.071    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.394 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590/O[1]
                         net (fo=3, routed)           1.117    11.511    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590_n_6
    SLICE_X39Y45         LUT3 (Prop_lut3_I2_O)        0.306    11.817 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577/O
                         net (fo=1, routed)           0.630    12.447    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.832 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    12.832    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261/O[1]
                         net (fo=3, routed)           0.832    13.998    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261_n_6
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.303    14.301 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405/O
                         net (fo=1, routed)           0.000    14.301    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.881 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260/O[2]
                         net (fo=1, routed)           0.826    15.707    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260_n_5
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.302    16.009 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129/O
                         net (fo=1, routed)           0.000    16.009    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.410 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.410    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.632 f  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255/O[0]
                         net (fo=1, routed)           0.720    17.352    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255_n_7
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.299    17.651 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127/O
                         net (fo=1, routed)           0.000    17.651    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.015 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55/CO[0]
                         net (fo=44, routed)          1.527    19.542    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55_n_3
    SLICE_X44Y46         LUT4 (Prop_lut4_I1_O)        0.373    19.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123/O
                         net (fo=1, routed)           0.000    19.915    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.465 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.465    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.579    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.913 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26/O[1]
                         net (fo=8, routed)           0.967    21.880    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26_n_6
    SLICE_X45Y47         LUT1 (Prop_lut1_I0_O)        0.303    22.183 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108/O
                         net (fo=1, routed)           0.000    22.183    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.581 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.581    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32/O[1]
                         net (fo=3, routed)           0.966    23.881    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32_n_6
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.303    24.184 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67/O
                         net (fo=1, routed)           0.612    24.796    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.316 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.316    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.570 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22/CO[0]
                         net (fo=3, routed)           0.504    26.074    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22_n_3
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.367    26.441 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_28/O
                         net (fo=5, routed)           0.545    26.987    main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_28_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.124    27.111 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[2]_i_12/O
                         net (fo=1, routed)           1.109    28.220    main_state_switcher_1/second_time_switcher_for_level_3/level_3_minute_0[2]
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.124    28.344 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[2]_i_5/O
                         net (fo=1, routed)           0.854    29.198    main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]
    SLICE_X53Y43         LUT6 (Prop_lut6_I3_O)        0.124    29.322 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_2/O
                         net (fo=1, routed)           0.000    29.322    main_state_switcher_1/second_time_switcher_for_clock_n_13
    SLICE_X53Y43         FDSE                                         r  main_state_switcher_1/content_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.237ns  (logic 10.714ns (36.645%)  route 18.523ns (63.355%))
  Logic Levels:           36  (CARRY4=21 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[1]/C
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[1]/Q
                         net (fo=45, routed)          4.693     5.211    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_764_0[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39/O
                         net (fo=1, routed)           0.000     5.335    main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.885 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.885    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.999    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.113 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.113    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.227 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000     6.227    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.341 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.341    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.563 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_971/O[0]
                         net (fo=23, routed)          1.888     8.451    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[20]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.299     8.750 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955/O
                         net (fo=2, routed)           0.817     9.567    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.691 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959/O
                         net (fo=1, routed)           0.000     9.691    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.071 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    10.071    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.394 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590/O[1]
                         net (fo=3, routed)           1.117    11.511    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590_n_6
    SLICE_X39Y45         LUT3 (Prop_lut3_I2_O)        0.306    11.817 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577/O
                         net (fo=1, routed)           0.630    12.447    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.832 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    12.832    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261/O[1]
                         net (fo=3, routed)           0.832    13.998    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261_n_6
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.303    14.301 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405/O
                         net (fo=1, routed)           0.000    14.301    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.881 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260/O[2]
                         net (fo=1, routed)           0.826    15.707    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260_n_5
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.302    16.009 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129/O
                         net (fo=1, routed)           0.000    16.009    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.410 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.410    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.632 f  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255/O[0]
                         net (fo=1, routed)           0.720    17.352    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255_n_7
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.299    17.651 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127/O
                         net (fo=1, routed)           0.000    17.651    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.015 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55/CO[0]
                         net (fo=44, routed)          1.527    19.542    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55_n_3
    SLICE_X44Y46         LUT4 (Prop_lut4_I1_O)        0.373    19.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123/O
                         net (fo=1, routed)           0.000    19.915    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.465 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.465    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.579    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.913 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26/O[1]
                         net (fo=8, routed)           0.967    21.880    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26_n_6
    SLICE_X45Y47         LUT1 (Prop_lut1_I0_O)        0.303    22.183 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108/O
                         net (fo=1, routed)           0.000    22.183    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.581 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.581    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32/O[1]
                         net (fo=3, routed)           0.966    23.881    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32_n_6
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.303    24.184 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67/O
                         net (fo=1, routed)           0.612    24.796    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.316 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.316    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.570 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22/CO[0]
                         net (fo=3, routed)           0.504    26.074    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22_n_3
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.367    26.441 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_28/O
                         net (fo=5, routed)           1.053    27.494    main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_28_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124    27.618 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[2]_i_6/O
                         net (fo=1, routed)           0.962    28.581    main_state_switcher_1/second_time_switcher_for_level_3/content_4[2]_i_6_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I2_O)        0.124    28.705 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[2]_i_3/O
                         net (fo=1, routed)           0.409    29.113    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[2]_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I3_O)        0.124    29.237 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[2]_i_1/O
                         net (fo=1, routed)           0.000    29.237    main_state_switcher_1/second_time_switcher_for_clock_n_10
    SLICE_X53Y43         FDSE                                         r  main_state_switcher_1/content_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.378ns  (logic 10.590ns (37.318%)  route 17.788ns (62.682%))
  Logic Levels:           35  (CARRY4=21 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[1]/C
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[1]/Q
                         net (fo=45, routed)          4.693     5.211    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_764_0[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39/O
                         net (fo=1, routed)           0.000     5.335    main_state_switcher_1/second_time_switcher_for_level_3/content_7[1]_i_39_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.885 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.885    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[1]_i_23_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.999    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[1]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.113 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.113    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_128_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.227 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585/CO[3]
                         net (fo=1, routed)           0.000     6.227    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_585_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.341 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000     6.341    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_587_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.563 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_971/O[0]
                         net (fo=23, routed)          1.888     8.451    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[20]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.299     8.750 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955/O
                         net (fo=2, routed)           0.817     9.567    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_955_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.691 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959/O
                         net (fo=1, routed)           0.000     9.691    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_959_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.071 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    10.071    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_745_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.394 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590/O[1]
                         net (fo=3, routed)           1.117    11.511    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_590_n_6
    SLICE_X39Y45         LUT3 (Prop_lut3_I2_O)        0.306    11.817 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577/O
                         net (fo=1, routed)           0.630    12.447    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_577_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.832 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    12.832    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_399_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261/O[1]
                         net (fo=3, routed)           0.832    13.998    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_261_n_6
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.303    14.301 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405/O
                         net (fo=1, routed)           0.000    14.301    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_405_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.881 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260/O[2]
                         net (fo=1, routed)           0.826    15.707    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_260_n_5
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.302    16.009 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129/O
                         net (fo=1, routed)           0.000    16.009    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_129_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.410 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.410    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.632 f  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255/O[0]
                         net (fo=1, routed)           0.720    17.352    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_255_n_7
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.299    17.651 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127/O
                         net (fo=1, routed)           0.000    17.651    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_127_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.015 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55/CO[0]
                         net (fo=44, routed)          1.527    19.542    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_55_n_3
    SLICE_X44Y46         LUT4 (Prop_lut4_I1_O)        0.373    19.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123/O
                         net (fo=1, routed)           0.000    19.915    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_123_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.465 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.465    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.579    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_13_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.913 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26/O[1]
                         net (fo=8, routed)           0.967    21.880    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_26_n_6
    SLICE_X45Y47         LUT1 (Prop_lut1_I0_O)        0.303    22.183 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108/O
                         net (fo=1, routed)           0.000    22.183    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_108_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.581 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.581    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_59_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.915 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32/O[1]
                         net (fo=3, routed)           0.966    23.881    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_32_n_6
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.303    24.184 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67/O
                         net (fo=1, routed)           0.612    24.796    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_67_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.316 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.316    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_35_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.570 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22/CO[0]
                         net (fo=3, routed)           0.493    26.063    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_22_n_3
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.367    26.430 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_14/O
                         net (fo=1, routed)           0.893    27.323    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_14_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    27.447 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_3/O
                         net (fo=1, routed)           0.806    28.254    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I2_O)        0.124    28.378 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_1/O
                         net (fo=1, routed)           0.000    28.378    main_state_switcher_1/second_time_switcher_for_clock_n_2
    SLICE_X51Y45         FDSE                                         r  main_state_switcher_1/content_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_7_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.122ns  (logic 9.957ns (38.118%)  route 16.165ns (61.882%))
  Logic Levels:           30  (CARRY4=17 FDPE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDPE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[15]/C
    SLICE_X38Y16         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  main_state_switcher_1/total_working_time_standard_reg[15]/Q
                         net (fo=49, routed)          3.856     4.374    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3_reg[1]_i_169_0[14]
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.498 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[0]_i_825/O
                         net (fo=2, routed)           0.624     5.122    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[0]_i_825_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.642 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_515/CO[3]
                         net (fo=1, routed)           0.000     5.642    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_515_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.759 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_473/CO[3]
                         net (fo=1, routed)           0.000     5.759    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_473_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.876 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_424/CO[3]
                         net (fo=1, routed)           0.000     5.876    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_424_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.199 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_157/O[1]
                         net (fo=3, routed)           0.935     7.135    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_157_n_6
    SLICE_X45Y24         LUT3 (Prop_lut3_I2_O)        0.306     7.441 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_330/O
                         net (fo=1, routed)           0.472     7.913    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_330_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.298 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.298    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_217_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.632 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_88/O[1]
                         net (fo=3, routed)           0.675     9.306    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_88_n_6
    SLICE_X46Y23         LUT2 (Prop_lut2_I0_O)        0.303     9.609 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_112/O
                         net (fo=1, routed)           0.000     9.609    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_112_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.861 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_87/O[0]
                         net (fo=1, routed)           0.690    10.552    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_87_n_7
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.295    10.847 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_71/O
                         net (fo=1, routed)           0.000    10.847    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_71_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.427 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_51/O[2]
                         net (fo=7, routed)           1.242    12.669    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_51_n_5
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    13.351 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.351    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.605 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_52/CO[0]
                         net (fo=44, routed)          0.985    14.590    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_52_n_3
    SLICE_X47Y28         LUT3 (Prop_lut3_I1_O)        0.367    14.957 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_129/O
                         net (fo=1, routed)           0.000    14.957    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_129_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.507 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.507    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_82_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.621 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.621    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_60_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.843 f  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_35/O[0]
                         net (fo=9, routed)           1.310    17.152    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_35_n_7
    SLICE_X50Y24         LUT1 (Prop_lut1_I0_O)        0.299    17.451 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_220/O
                         net (fo=1, routed)           0.000    17.451    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_220_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.984 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.009    17.993    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_138_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.316 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_93/O[1]
                         net (fo=3, routed)           0.985    19.301    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_93_n_6
    SLICE_X45Y25         LUT4 (Prop_lut4_I0_O)        0.306    19.607 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_146/O
                         net (fo=1, routed)           0.788    20.395    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_146_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.902 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    20.902    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_96_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.173 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_69/CO[0]
                         net (fo=3, routed)           0.876    22.049    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_69_n_3
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.397    22.446 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_24/O
                         net (fo=1, routed)           0.663    23.109    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_24_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.328    23.437 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_21/O
                         net (fo=1, routed)           0.000    23.437    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_21_n_0
    SLICE_X46Y30         MUXF7 (Prop_muxf7_I0_O)      0.209    23.646 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_11/O
                         net (fo=1, routed)           1.445    25.090    main_state_switcher_1/second_time_switcher_for_strong_standby/content_7_reg[0]
    SLICE_X50Y42         LUT6 (Prop_lut6_I2_O)        0.297    25.387 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_7[0]_i_4/O
                         net (fo=1, routed)           0.611    25.998    main_state_switcher_1/second_time_switcher_for_clock/content_7_reg[0]_0
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.124    26.122 r  main_state_switcher_1/second_time_switcher_for_clock/content_7[0]_i_1/O
                         net (fo=1, routed)           0.000    26.122    main_state_switcher_1/second_time_switcher_for_clock_n_30
    SLICE_X51Y43         FDSE                                         r  main_state_switcher_1/content_7_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_6_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.653ns  (logic 9.471ns (36.919%)  route 16.182ns (63.080%))
  Logic Levels:           30  (CARRY4=17 FDPE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDPE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[15]/C
    SLICE_X38Y16         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  main_state_switcher_1/total_working_time_standard_reg[15]/Q
                         net (fo=49, routed)          3.856     4.374    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3_reg[1]_i_169_0[14]
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.498 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[0]_i_825/O
                         net (fo=2, routed)           0.624     5.122    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[0]_i_825_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.642 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_515/CO[3]
                         net (fo=1, routed)           0.000     5.642    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_515_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.759 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_473/CO[3]
                         net (fo=1, routed)           0.000     5.759    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_473_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.876 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_424/CO[3]
                         net (fo=1, routed)           0.000     5.876    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_424_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.199 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_157/O[1]
                         net (fo=3, routed)           0.935     7.135    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_157_n_6
    SLICE_X45Y24         LUT3 (Prop_lut3_I2_O)        0.306     7.441 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_330/O
                         net (fo=1, routed)           0.472     7.913    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_330_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.298 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.298    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_217_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.632 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_88/O[1]
                         net (fo=3, routed)           0.675     9.306    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_88_n_6
    SLICE_X46Y23         LUT2 (Prop_lut2_I0_O)        0.303     9.609 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_112/O
                         net (fo=1, routed)           0.000     9.609    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_112_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.861 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_87/O[0]
                         net (fo=1, routed)           0.690    10.552    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_87_n_7
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.295    10.847 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_71/O
                         net (fo=1, routed)           0.000    10.847    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_71_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.427 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_51/O[2]
                         net (fo=7, routed)           1.242    12.669    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_51_n_5
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    13.351 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.351    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.605 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_52/CO[0]
                         net (fo=44, routed)          0.985    14.590    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_52_n_3
    SLICE_X47Y28         LUT3 (Prop_lut3_I1_O)        0.367    14.957 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_129/O
                         net (fo=1, routed)           0.000    14.957    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_129_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.507 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.507    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_82_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.621 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.621    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_60_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.843 f  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_35/O[0]
                         net (fo=9, routed)           1.310    17.152    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_35_n_7
    SLICE_X50Y24         LUT1 (Prop_lut1_I0_O)        0.299    17.451 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_220/O
                         net (fo=1, routed)           0.000    17.451    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_220_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.984 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.009    17.993    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_138_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.316 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_93/O[1]
                         net (fo=3, routed)           0.985    19.301    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_93_n_6
    SLICE_X45Y25         LUT4 (Prop_lut4_I0_O)        0.306    19.607 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_146/O
                         net (fo=1, routed)           0.788    20.395    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_146_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.902 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    20.902    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_96_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.173 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_69/CO[0]
                         net (fo=3, routed)           0.614    21.787    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_69_n_3
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.373    22.160 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_25/O
                         net (fo=5, routed)           1.065    23.225    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_25_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I4_O)        0.124    23.349 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[0]_i_13/O
                         net (fo=1, routed)           0.658    24.007    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/total_working_standard_edit_minute_0[0]
    SLICE_X52Y35         LUT5 (Prop_lut5_I0_O)        0.124    24.131 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[0]_i_9/O
                         net (fo=1, routed)           0.497    24.629    main_state_switcher_1/second_time_switcher_for_strong_standby/content_6_reg[0]_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I4_O)        0.124    24.753 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_6[0]_i_4/O
                         net (fo=1, routed)           0.776    25.529    main_state_switcher_1/second_time_switcher_for_clock/content_6_reg[0]
    SLICE_X51Y42         LUT6 (Prop_lut6_I3_O)        0.124    25.653 r  main_state_switcher_1/second_time_switcher_for_clock/content_6[0]_i_1/O
                         net (fo=1, routed)           0.000    25.653    main_state_switcher_1/second_time_switcher_for_clock_n_25
    SLICE_X51Y42         FDSE                                         r  main_state_switcher_1/content_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_7_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.637ns  (logic 9.471ns (36.943%)  route 16.166ns (63.057%))
  Logic Levels:           30  (CARRY4=17 FDPE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDPE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[15]/C
    SLICE_X38Y16         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  main_state_switcher_1/total_working_time_standard_reg[15]/Q
                         net (fo=49, routed)          3.856     4.374    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3_reg[1]_i_169_0[14]
    SLICE_X49Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.498 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[0]_i_825/O
                         net (fo=2, routed)           0.624     5.122    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[0]_i_825_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.642 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_515/CO[3]
                         net (fo=1, routed)           0.000     5.642    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_515_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.759 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_473/CO[3]
                         net (fo=1, routed)           0.000     5.759    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_473_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.876 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_424/CO[3]
                         net (fo=1, routed)           0.000     5.876    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_424_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.199 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_157/O[1]
                         net (fo=3, routed)           0.935     7.135    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_157_n_6
    SLICE_X45Y24         LUT3 (Prop_lut3_I2_O)        0.306     7.441 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_330/O
                         net (fo=1, routed)           0.472     7.913    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_330_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.298 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.298    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_217_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.632 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_88/O[1]
                         net (fo=3, routed)           0.675     9.306    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_88_n_6
    SLICE_X46Y23         LUT2 (Prop_lut2_I0_O)        0.303     9.609 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_112/O
                         net (fo=1, routed)           0.000     9.609    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_112_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.861 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_87/O[0]
                         net (fo=1, routed)           0.690    10.552    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_87_n_7
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.295    10.847 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_71/O
                         net (fo=1, routed)           0.000    10.847    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_71_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.427 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_51/O[2]
                         net (fo=7, routed)           1.242    12.669    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_51_n_5
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    13.351 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.351    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_53_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.605 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_52/CO[0]
                         net (fo=44, routed)          0.985    14.590    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_52_n_3
    SLICE_X47Y28         LUT3 (Prop_lut3_I1_O)        0.367    14.957 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_129/O
                         net (fo=1, routed)           0.000    14.957    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_129_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.507 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.507    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_82_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.621 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000    15.621    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_60_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.843 f  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_35/O[0]
                         net (fo=9, routed)           1.310    17.152    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_35_n_7
    SLICE_X50Y24         LUT1 (Prop_lut1_I0_O)        0.299    17.451 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_220/O
                         net (fo=1, routed)           0.000    17.451    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_220_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.984 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.009    17.993    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_138_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.316 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_93/O[1]
                         net (fo=3, routed)           0.985    19.301    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_93_n_6
    SLICE_X45Y25         LUT4 (Prop_lut4_I0_O)        0.306    19.607 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_146/O
                         net (fo=1, routed)           0.788    20.395    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[2]_i_146_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.902 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000    20.902    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_96_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.173 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_69/CO[0]
                         net (fo=3, routed)           0.614    21.787    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[2]_i_69_n_3
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.373    22.160 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_25/O
                         net (fo=5, routed)           1.274    23.434    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_25_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    23.558 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[3]_i_16/O
                         net (fo=1, routed)           0.785    24.343    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/total_working_standard_edit_minute_1[3]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.124    24.467 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[3]_i_7/O
                         net (fo=1, routed)           0.607    25.074    main_state_switcher_1/second_time_switcher_for_clock/content_7_reg[3]_2
    SLICE_X53Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.198 f  main_state_switcher_1/second_time_switcher_for_clock/content_7[3]_i_2/O
                         net (fo=1, routed)           0.314    25.513    main_state_switcher_1/second_time_switcher_for_clock/content_7[3]_i_2_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.637 r  main_state_switcher_1/second_time_switcher_for_clock/content_7[3]_i_1/O
                         net (fo=1, routed)           0.000    25.637    main_state_switcher_1/second_time_switcher_for_clock_n_35
    SLICE_X55Y43         FDRE                                         r  main_state_switcher_1/content_7_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_next_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_next_reg[10]/C
    SLICE_X59Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/self_clean_timer_standard_next_reg[10]/Q
                         net (fo=2, routed)           0.109     0.250    main_state_switcher_1/self_clean_timer_standard_next_reg_n_0_[10]
    SLICE_X58Y12         FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_next_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.175%)  route 0.110ns (43.825%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDPE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_next_reg[2]/C
    SLICE_X59Y10         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  main_state_switcher_1/self_clean_timer_standard_next_reg[2]/Q
                         net (fo=2, routed)           0.110     0.251    main_state_switcher_1/self_clean_timer_standard_next_reg_n_0_[2]
    SLICE_X58Y10         FDPE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_next_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_next_reg[17]/C
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/self_clean_timer_standard_next_reg[17]/Q
                         net (fo=2, routed)           0.112     0.253    main_state_switcher_1/self_clean_timer_standard_next_reg_n_0_[17]
    SLICE_X64Y14         FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_next_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_next_reg[27]/C
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/total_working_time_standard_next_reg[27]/Q
                         net (fo=2, routed)           0.112     0.253    main_state_switcher_1/total_working_time_standard_next_reg_n_0_[27]
    SLICE_X39Y15         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_next_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDPE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_next_reg[7]/C
    SLICE_X63Y13         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  main_state_switcher_1/self_clean_timer_standard_next_reg[7]/Q
                         net (fo=2, routed)           0.113     0.254    main_state_switcher_1/self_clean_timer_standard_next_reg_n_0_[7]
    SLICE_X64Y13         FDPE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_next_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_next_reg[13]/C
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  main_state_switcher_1/self_clean_timer_standard_next_reg[13]/Q
                         net (fo=2, routed)           0.094     0.258    main_state_switcher_1/self_clean_timer_standard_next_reg_n_0_[13]
    SLICE_X61Y14         FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_next_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.492%)  route 0.094ns (36.508%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_next_reg[20]/C
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  main_state_switcher_1/self_clean_timer_standard_next_reg[20]/Q
                         net (fo=2, routed)           0.094     0.258    main_state_switcher_1/self_clean_timer_standard_next_reg_n_0_[20]
    SLICE_X61Y15         FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_next_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.164ns (62.722%)  route 0.097ns (37.278%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_next_reg[11]/C
    SLICE_X30Y10         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  main_state_switcher_1/level_3_timer_standard_next_reg[11]/Q
                         net (fo=2, routed)           0.097     0.261    main_state_switcher_1/level_3_timer_standard_next_reg_n_0_[11]
    SLICE_X31Y10         FDCE                                         r  main_state_switcher_1/level_3_timer_standard_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_next_reg[0]/C
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/level_3_timer_standard_next_reg[0]/Q
                         net (fo=2, routed)           0.121     0.262    main_state_switcher_1/level_3_timer_standard_next_reg_n_0_[0]
    SLICE_X35Y13         FDCE                                         r  main_state_switcher_1/level_3_timer_standard_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_next_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.267%)  route 0.124ns (46.733%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_next_reg[16]/C
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/total_working_time_standard_next_reg[16]/Q
                         net (fo=2, routed)           0.124     0.265    main_state_switcher_1/total_working_time_standard_next_reg_n_0_[16]
    SLICE_X40Y15         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[16]/D
  -------------------------------------------------------------------    -------------------





