m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/simulation/modelsim
vADD_SUB_N
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1596755529
!i10b 1
!s100 5BM==]0maNEhhf;]Q?X<K0
I[AV4AolL_fd<R=L9Y6^1e3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 ADD_SUB_N_sv_unit
S1
R0
w1588469622
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ADD_SUB_N.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ADD_SUB_N.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1596755529.000000
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ADD_SUB_N.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ADD_SUB_N.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)
Z8 tCvgOpt 0
n@a@d@d_@s@u@b_@n
vALU_COND_En
R1
Z9 !s110 1596755530
!i10b 1
!s100 kPla;Zbna<67L54KoLCXH2
IAWhEO_HHJ7HF_O]=BFGzn1
R3
!s105 ALU_COND_En_sv_unit
S1
R0
w1596699307
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_COND_En.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_COND_En.sv
L0 1
R4
r1
!s85 0
31
Z10 !s108 1596755530.000000
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_COND_En.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_COND_En.sv|
!i113 1
R6
R7
R8
n@a@l@u_@c@o@n@d_@en
vALU_N_Bits
R1
R2
!i10b 1
!s100 V]3:8>3_d8acImcN]X^X=1
ILIEhIBSb;LLB=m;XOkRP:1
R3
!s105 ALU_N_Bits_sv_unit
S1
R0
w1596722394
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv|
!i113 1
R6
R7
R8
n@a@l@u_@n_@bits
vALUMux
R1
R9
!i10b 1
!s100 CPJ3Z=dUUJDQanQS@TN:a2
IVLWL`ZS=hoE5Td5931?P`0
R3
!s105 ALUMux_sv_unit
S1
R0
w1596684137
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALUMux.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALUMux.sv
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALUMux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALUMux.sv|
!i113 1
R6
R7
R8
n@a@l@u@mux
vASR_ASL_N
R1
R2
!i10b 1
!s100 6ljNcC42A6PG@3>Xn@=SO3
Iekfni8JY3PaUaV^P5aQ_@3
R3
!s105 ASR_ASL_N_sv_unit
S1
R0
w1589918713
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ASR_ASL_N.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ASR_ASL_N.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ASR_ASL_N.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ASR_ASL_N.sv|
!i113 1
R6
R7
R8
n@a@s@r_@a@s@l_@n
vchipSelect
R1
R9
!i10b 1
!s100 59G`4jo9=P@=0B[i_eekh2
IiU`RSCTKGB48hM<NVf:]W0
R3
!s105 chipSelect_sv_unit
S1
R0
w1596615101
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/chipSelect.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/chipSelect.sv
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/chipSelect.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/chipSelect.sv|
!i113 1
R6
R7
R8
nchip@select
vcirc_rot
R1
R2
!i10b 1
!s100 _C3Gj^3aQlB`>NFglMCCO1
I>EioSbFb;N=]eX5NNW]Pi2
R3
!s105 circ_rot_sv_unit
S1
R0
w1596571949
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot.sv|
!i113 1
R6
R7
R8
vcirc_rot_ALU
R1
Z11 !s110 1596755526
!i10b 1
!s100 EO4>OLBc[PgJh=NiLUOcF0
I4N60U9E3ZfhG4[L589F3P1
R3
!s105 circ_rot_ALU_sv_unit
S1
R0
w1596729903
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot_ALU.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot_ALU.sv
L0 1
R4
r1
!s85 0
31
Z12 !s108 1596755526.000000
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot_ALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot_ALU.sv|
!i113 1
R6
R7
R8
ncirc_rot_@a@l@u
vcirc_rotmod
R1
R2
!i10b 1
!s100 J[Y8lREaz2SQ0Ilcjn07S1
IzbI;7^_oVdLhYCVGU4eij1
R3
!s105 circ_rotmod_sv_unit
S1
R0
w1596331997
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rotmod.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rotmod.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rotmod.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rotmod.sv|
!i113 1
R6
R7
R8
vcircmssg
R11
!i10b 1
!s100 hD;1I18UzWf:UUXOG`3[`2
IlaNiY0ClV]=HLnB5D7bbH0
R3
R0
w1596725896
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circmssg.v
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circmssg.v
Z13 L0 40
R4
r1
!s85 0
31
R12
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circmssg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circmssg.v|
!i113 1
Z14 o-vlog01compat -work work
Z15 !s92 -vlog01compat -work work +incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)
R8
vControlUnit
R1
R2
!i10b 1
!s100 NQ9[cOz0Vhe_Fbel_e1]50
I92XQLdc>5D[TVbaczlZYM2
R3
!s105 ControlUnit_sv_unit
S1
R0
w1596729517
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv|
!i113 1
R6
R7
R8
n@control@unit
vdataMemory
R11
!i10b 1
!s100 2`UzGE1iaRB7?ceO<X]Z]2
I5<O?c2A]l:dj`>O4KkCJZ3
R3
R0
w1596609714
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/dataMemory.v
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/dataMemory.v
R13
R4
r1
!s85 0
31
R12
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/dataMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/dataMemory.v|
!i113 1
R14
R15
R8
ndata@memory
vdeco4_16
R1
Z16 !s110 1596755528
!i10b 1
!s100 994D46nEKcz@1C<NUi;083
IkjH[G3FHcNR?RnjR7^KdL0
R3
!s105 deco4_16_sv_unit
S1
R0
w1596343893
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/deco4_16.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/deco4_16.sv
L0 1
R4
r1
!s85 0
31
Z17 !s108 1596755528.000000
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/deco4_16.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/deco4_16.sv|
!i113 1
R6
R7
R8
vdeco4_4
R1
R16
!i10b 1
!s100 8YB2ni@W:d_d9B=:m6o171
IhE@k5bQ@4imJ:]B_lgJCP3
R3
!s105 deco4_4_sv_unit
S1
R0
w1596719194
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/deco4_4.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/deco4_4.sv
L0 1
R4
r1
!s85 0
31
R17
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/deco4_4.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/deco4_4.sv|
!i113 1
R6
R7
R8
vextend
R1
R16
!i10b 1
!s100 ll6NnT:NHE>8m`001h`I>0
I4O08F_YCMGYkSdA;InR]L2
R3
!s105 extend_sv_unit
S1
R0
w1596560214
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/extend.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/extend.sv
L0 1
R4
r1
!s85 0
31
R17
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/extend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/extend.sv|
!i113 1
R6
R7
R8
vFlagControl
R1
R2
!i10b 1
!s100 RnVQ=Y<PUe6V<zXSAfYCb3
ILzK6nbY@LJbMez?eBd]J[2
R3
!s105 FlagControl_sv_unit
S1
R0
w1596698662
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/FlagControl.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/FlagControl.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/FlagControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/FlagControl.sv|
!i113 1
R6
R7
R8
n@flag@control
vFlags
R1
R16
!i10b 1
!s100 @IK[S3cBY1bO=Q[3Me6>03
Ia:`NINk?NB^VZGF7jDmng1
R3
!s105 Flags_sv_unit
S1
R0
w1589918672
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/Flags.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/Flags.sv
L0 1
R4
r1
!s85 0
31
R17
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/Flags.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/Flags.sv|
!i113 1
R6
R7
R8
n@flags
vfull1BitAdder
R1
R16
!i10b 1
!s100 @^mOdfAMSUKEl7eIB<TPe2
IQSPKQ1WLfQ0Y9:DcT4NKc0
R3
!s105 full1BitAdder_sv_unit
S1
R0
w1585450402
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/full1BitAdder.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/full1BitAdder.sv
L0 1
R4
r1
!s85 0
31
R17
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/full1BitAdder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/full1BitAdder.sv|
!i113 1
R6
R7
R8
nfull1@bit@adder
vinsmem
R1
R9
!i10b 1
!s100 78?EI[Ll7Q41LR<8B5fQG3
IS>ke<dlmke<=ezj=I2@ho0
R3
!s105 insmem_sv_unit
S1
R0
w1596728221
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv|
!i113 1
R6
R7
R8
vLSR_LSL_N
R1
R16
!i10b 1
!s100 f:M>PC6@H@YVASAZ@lTFo3
IjkPzBdnFg`=JEo^E5=lnN1
R3
!s105 LSR_LSL_N_sv_unit
S1
R0
w1585537688
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/LSR_LSL_N.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/LSR_LSL_N.sv
L0 1
R4
r1
!s85 0
31
R17
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/LSR_LSL_N.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/LSR_LSL_N.sv|
!i113 1
R6
R7
R8
n@l@s@r_@l@s@l_@n
vmicroprocessor
R1
R16
!i10b 1
!s100 ABnKk0j:zAN@Dcia?B>ba1
Izh>na>iV8o_5EiAg6:oJ:1
R3
!s105 microprocessor_sv_unit
S1
R0
w1596755511
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv
L0 1
R4
r1
!s85 0
31
R17
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv|
!i113 1
R6
R7
R8
vmux2_1
R1
Z18 !s110 1596755527
!i10b 1
!s100 OI6:JiP>^EZTAP>c;?Y7^2
IK1Nz=^<O943QWCZMLTQh^0
R3
!s105 mux2_1_sv_unit
S1
R0
w1596427897
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux2_1.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux2_1.sv
L0 1
R4
r1
!s85 0
31
Z19 !s108 1596755527.000000
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux2_1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux2_1.sv|
!i113 1
R6
R7
R8
vmux4_31
R1
R18
!i10b 1
!s100 4[2h2?0:<_90Gm;gZDGU^1
IS::KV803FJLQnX2iL82:D2
R3
!s105 mux4_31_sv_unit
S1
R0
w1596428991
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux4_31.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux4_31.sv
L0 1
R4
r1
!s85 0
31
R19
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux4_31.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux4_31.sv|
!i113 1
R6
R7
R8
vmux4_31_3i
R1
R18
!i10b 1
!s100 B?jMVcGAVn4VQeMJS=3an3
I1?<2]CfHl9PMC@^V9X26R3
R3
!s105 mux4_31_3i_sv_unit
S1
R0
w1596565284
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux4_31_3i.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux4_31_3i.sv
L0 1
R4
r1
!s85 0
31
R19
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux4_31_3i.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux4_31_3i.sv|
!i113 1
R6
R7
R8
vMUX_4_1
R1
R16
!i10b 1
!s100 7Dh@^fg^32_mgMAb543:K3
ISB018hS0h]2Q670BWU^S_0
R3
!s105 MUX_4_1_sv_unit
S1
R0
w1585616730
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_1.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_1.sv
L0 1
R4
r1
!s85 0
31
R19
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_1.sv|
!i113 1
R6
R7
R8
n@m@u@x_4_1
vMUX_4_N
R1
R18
!i10b 1
!s100 `hhDn=HZdO@jLoCZRXSIR1
Id5iIjYO5@;>]`kmJLWDlZ3
R3
!s105 MUX_4_N_sv_unit
S1
R0
w1585524642
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_N.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_N.sv
L0 1
R4
r1
!s85 0
31
R19
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_N.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_N.sv|
!i113 1
R6
R7
R8
n@m@u@x_4_@n
vNOT_N
R1
R18
!i10b 1
!s100 Le:f^Fd^1O=i_SMz^oXSC2
IfA4ALC7_TFVQMVFgOCaQz2
R3
!s105 NOT_N_sv_unit
S1
R0
w1585619695
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/NOT_N.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/NOT_N.sv
L0 1
R4
r1
!s85 0
31
R19
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/NOT_N.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/NOT_N.sv|
!i113 1
R6
R7
R8
n@n@o@t_@n
vOR_N
R1
R18
!i10b 1
!s100 MB0mnb61PRiFccOofN8[:2
I>;CMdlcl`UodQPXiRJ_oW1
R3
!s105 OR_N_sv_unit
S1
R0
w1585526498
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/OR_N.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/OR_N.sv
L0 1
R4
r1
!s85 0
31
R19
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/OR_N.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/OR_N.sv|
!i113 1
R6
R7
R8
n@o@r_@n
vPCreg
R1
R18
!i10b 1
!s100 iz5Tn_76_aIQi^c^fP?e@2
I42D[kXil[;DKRbO8CdCcl1
R3
!s105 PCreg_sv_unit
S1
R0
w1596685074
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/PCreg.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/PCreg.sv
L0 1
R4
r1
!s85 0
31
R19
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/PCreg.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/PCreg.sv|
!i113 1
R6
R7
R8
n@p@creg
vplus4
R1
R18
!i10b 1
!s100 zDhUPEc0zhM[WC8ic=NU?1
IVlg3edOl[G1N8lzXgZPHU2
R3
!s105 plus4_sv_unit
S1
R0
w1596526447
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/plus4.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/plus4.sv
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/plus4.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/plus4.sv|
!i113 1
R6
R7
R8
vprocessor_tb
R1
R11
!i10b 1
!s100 EA1=IEcVR49LTD@0dBXXk1
I_K<]bIJn8FEL=D4kfQQQh3
R3
!s105 processor_tb_sv_unit
S1
R0
w1596755517
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/processor_tb.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/processor_tb.sv
L0 2
R4
r1
!s85 0
31
R12
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/processor_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/processor_tb.sv|
!i113 1
R6
R7
R8
vreg_32bit
R1
R11
!i10b 1
!s100 ZFURIO6oSF^DfO4mf5c0@0
I;e1?m1j95;`LSF425<k:[2
R3
!s105 reg_32bit_sv_unit
S1
R0
w1596662320
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_32bit.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_32bit.sv
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_32bit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_32bit.sv|
!i113 1
R6
R7
R8
vreg_4bit
R1
R2
!i10b 1
!s100 Pl=kH[C?oZ5Tc4cKdPMZ]3
IN5>4P?=Lf:Oo]FVg8eXHX3
R3
!s105 reg_4bit_sv_unit
S1
R0
w1596726064
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_4bit.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_4bit.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_4bit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_4bit.sv|
!i113 1
R6
R7
R8
vreg_file
R1
R11
!i10b 1
!s100 o_jKJoPTWEUKL?MXJAMS:0
IIQg?6[i;AkMGemYNAHXX43
R3
!s105 reg_file_sv_unit
S1
R0
w1596520210
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_file.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_file.sv
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_file.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_file.sv|
!i113 1
R6
R7
R8
vXOR_N
R1
R11
!i10b 1
!s100 [aTHf[3X2Xd7mPn@LQ<m82
Iz>eCRPlPLkC10PRhk^jJ]1
R3
!s105 XOR_N_sv_unit
S1
R0
w1585526614
8C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/XOR_N.sv
FC:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/XOR_N.sv
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/XOR_N.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)|C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/XOR_N.sv|
!i113 1
R6
R7
R8
n@x@o@r_@n
