

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_412] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   32.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
2716f3bbe289a988e8b7d34f956a7f70  /home/gpuser/Documents/gpgpu-sim_UVM_pcie4.0/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_pcie4.0/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_pcie4.0/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_ycAdY7
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_xa3ZLS"
Running: cat _ptx_xa3ZLS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6p9NzD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6p9NzD --output-file  /dev/null 2> _ptx_xa3ZLSinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_xa3ZLS _ptx2_6p9NzD _ptx_xa3ZLSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 164801
gpu_sim_insn = 30888000
gpu_ipc =     187.4260
gpu_tot_sim_cycle = 386951
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      79.8241
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 51
gpu_stall_icnt2sh    = 63235
partiton_reqs_in_parallel = 3625571
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9997
partiton_level_parallism_total  =       9.3696
partiton_reqs_in_parallel_util = 3625571
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 164801
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9997
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =      31.4936 GB/Sec
L2_BW_total  =      13.4130 GB/Sec
gpu_total_sim_rate=88000

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
902, 716, 777, 716, 842, 717, 783, 719, 900, 714, 775, 714, 842, 710, 783, 716, 902, 717, 777, 715, 844, 709, 784, 717, 901, 712, 776, 713, 842, 716, 782, 721, 904, 716, 780, 717, 843, 716, 782, 718, 903, 715, 778, 716, 843, 715, 785, 721, 901, 714, 774, 714, 841, 716, 783, 721, 900, 716, 776, 714, 844, 715, 782, 720, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 49795
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37617
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7292
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55161	W0_Idle:268171	W0_Scoreboard:7841328	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 449 
maxdqlatency = 0 
maxmflatency = 67107 
averagemflatency = 6778 
max_icnt2mem_latency = 66864 
max_icnt2sh_latency = 386950 
mrq_lat_table:5692 	363 	743 	2106 	2127 	2067 	2097 	1281 	1601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25221 	11907 	1 	663 	1450 	2140 	5751 	5709 	1433 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7966 	15904 	1481 	17 	11235 	694 	0 	0 	727 	1600 	1926 	5751 	5709 	1433 	315 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5798 	13633 	7252 	895 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	6120 	20880 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	15 	1 	4 	0 	6 	6 	6 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       102       102        96       104        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:       102       102       120       104        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:       102       102       112       103        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       102       102       101        87        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       102       102        87       110        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       102       102        82        87        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:       102       102       104       103        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        94        94        94        80        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:       102        94       108        89        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        86        85        87        95        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        85        85        87        95        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     67734     68047     67437     67480     68155     68156     71801     71771     57361     57360     57358     57358     32377     32368     63231     63176 
dram[1]:     67995     68094     67456     65253     68163     68100     71770     71746     57362     57362     57355     57372     32343     32329     63281     63233 
dram[2]:     68042     68046     65247     65171     68103     68102     71753     71754     57358     57359     57373     57371     32311     32310     63195     63175 
dram[3]:     67802     67799     65115     65165     68042     68044     71754     71752     57360     57362     57367     57377     32231     32265     63187     63188 
dram[4]:     67655     67512     65075     65024     68044     68083     71744     71740     57362     57359     57381     57381     32096     32152     63277     63271 
dram[5]:     67745     67386     65228     65128     68082     68097     71735     71738     57361     57362     57359     57356     32150     32075     63268     63270 
dram[6]:     67812     67708     64897     64980     68103     68056     71779     71778     57363     57363     57364     57364     32120     31976     63222     63268 
dram[7]:     67726     67651     64912     65015     68055     68060     71786     71784     57361     57360     57367     57374     32126     32088     63269     63264 
dram[8]:     67641     67504     64807     64893     68061     68062     71729     71736     57359     57363     57373     57375     31972     31904     63223     63216 
dram[9]:     67517     67631     64889     64833     68059     68074     71732     71769     57364     57367     57364     57357     31936     31893     63214     63213 
dram[10]:     67586     67588     65156     64837     68077     68071     71770     71766     57361     57362     57360     57360     31888     31841     63222     63229 
average row accesses per activate:
dram[0]: 41.285713 41.142857 32.333332 33.666668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667  7.857143  7.857143 
dram[1]: 44.571430 45.428570 36.333332 33.666668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667 11.000000 11.000000 
dram[2]: 41.714287 40.000000 35.000000 35.000000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  7.857143  7.857143 
dram[3]: 38.000000 37.714287 36.000000 33.666668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  7.857143  7.857143 
dram[4]: 39.714287 42.285713 33.666668 37.500000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.333333  9.333333 
dram[5]: 41.142857 44.000000 32.833332 33.666668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.333333  9.333333 
dram[6]: 41.142857 40.571430 35.166668 33.500000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.333333  9.333333 
dram[7]: 41.142857 37.714287 32.000000 28.333334 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667  8.000000 11.000000 10.800000 
dram[8]: 41.142857 44.571430 34.333332 34.000000 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000 10.800000 10.800000 
dram[9]: 44.571430 39.571430 30.833334 32.166668 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000 10.800000 10.800000 
dram[10]: 39.142857 39.142857 30.833334 32.166668 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000 10.800000 10.800000 
average row locality = 18077/890 = 20.311235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        80        74        74        64        64        51        51        48        48        50        50        64        64        55        55 
dram[1]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[2]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[3]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[4]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[5]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[6]:        80        80        74        73        64        64        51        51        48        48        51        51        64        64        56        56 
dram[7]:        80        80        73        73        64        64        51        51        48        48        51        51        64        64        55        54 
dram[8]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[9]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[10]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
total reads: 10697
bank skew: 81/48 = 1.69
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:       208       208       120       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       232       238       144       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       212       200       136       136         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       186       184       142       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       198       216       128       151         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       208       228       123       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       208       204       137       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       208       184       119        97         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       208       232       133       131         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       232       197       112       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       194       194       112       120         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 7380
min_bank_accesses = 0!
chip skew: 742/608 = 1.22
average mf latency per bank:
dram[0]:      13951     14025      5672      5454     13054     13112     21624     21335     32407     32500     27462     27490     28388     28448     88293     88334
dram[1]:      12909     12420      4862      5238     13037     13106     20518     20361     32408     32524     27514     27692     28431     28651     87674     88802
dram[2]:      13524     14104      5156      5190     13051     13269     20370     20581     33068     33168     28011     27694     27303     26995     88189     88281
dram[3]:      14848     14872      5347      5592     13223     13116     20801     20906     32410     32494     27614     27673     26906     26880     88121     87121
dram[4]:      13808     12621      5495      5044     13055     13065     20892     20325     32400     32497     27523     28574     27204     27217    105721    105833
dram[5]:      12962     12324      5760      5604     13002     13320     20667     21042     32428     32496     28244     27655     27049     27171    105767    105840
dram[6]:      13205     13387      5194      5318     13313     13118     20995     21040     32398     32492     28594     28172     26880     26951    105643    106030
dram[7]:      13170     14147      5544      6128     13063     13093     21443     21493     32401     32916     28511     28308     27345     27594     97061     88722
dram[8]:      13108     12123      5276      5402     13082     13151     22523     22962     32814     32516     28257     28287     27103     26940     88635     88647
dram[9]:      12161     13699      5894      5468     13098     13149     22601     21853     32405     32506     28133     28569     26865     26862     92063     91603
dram[10]:      13531     13558      5703      5505     13098     13175     22171     22231     32414     33163     28597     28680     27564     27635     92677     92217
maximum mf latency per bank:
dram[0]:      62058     62108     30030     30041     16115     16151     32067     32088     31930     32004     31787     31835     31677     31764     67107     66964
dram[1]:      62073     62100     30017     30046     16093     16170     32072     32084     31936     32063     31764     31841     31659     31734     67009     66940
dram[2]:      62067     62122     30023     30018     16151     16208     32050     32068     31931     32059     31762     31833     31701     31773     66886     66938
dram[3]:      62061     62110     30026     30061     16121     16177     32062     32059     31988     32086     31732     31879     31638     31733     66899     66826
dram[4]:      62046     62089     30047     30051     16123     16148     32056     32065     31950     32086     31734     31814     31611     31694     66859     66899
dram[5]:      62008     62033     29291     29334     16143     16146     32054     32082     31989     32079     31767     31830     31618     31701     66876     66754
dram[6]:      62067     62091     29270     29275     16098     16142     32040     32058     31992     32055     31776     31830     31630     31659     66725     66724
dram[7]:      62044     62083     29305     29309     16112     16142     32052     32076     31996     32095     31805     31910     31620     31696     66656     63506
dram[8]:      62026     62121     29254     29338     16130     16149     32073     32076     32017     32127     31795     31835     31609     31736     63439     63424
dram[9]:      62060     62092     29283     29275     16097     16153     32059     32080     32028     32047     31722     31827     31635     31655     67057     66970
dram[10]:      62074     62099     29283     29283     16131     16223     32060     32080     31997     32018     31721     31849     31645     31759     66934     66997
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306010 n_nop=301304 n_act=83 n_pre=67 n_req=1637 n_rd=3892 n_write=664 bw_util=0.02978
n_activity=12494 dram_eff=0.7293
bk0: 324a 302883i bk1: 320a 302404i bk2: 296a 303532i bk3: 296a 303180i bk4: 256a 304267i bk5: 256a 303904i bk6: 204a 304587i bk7: 204a 304203i bk8: 192a 305247i bk9: 192a 304919i bk10: 200a 304830i bk11: 200a 304553i bk12: 256a 304763i bk13: 256a 304416i bk14: 220a 304392i bk15: 220a 304029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.612774
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306010 n_nop=301232 n_act=78 n_pre=62 n_req=1716 n_rd=3896 n_write=742 bw_util=0.03031
n_activity=12620 dram_eff=0.735
bk0: 320a 302968i bk1: 320a 302354i bk2: 296a 303596i bk3: 296a 303228i bk4: 256a 304303i bk5: 256a 304015i bk6: 204a 304427i bk7: 204a 304143i bk8: 192a 305291i bk9: 192a 304956i bk10: 204a 304862i bk11: 204a 304533i bk12: 256a 304746i bk13: 256a 304378i bk14: 220a 304472i bk15: 220a 304121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.621653
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306010 n_nop=301282 n_act=82 n_pre=66 n_req=1658 n_rd=3896 n_write=684 bw_util=0.02993
n_activity=12540 dram_eff=0.7305
bk0: 320a 302843i bk1: 320a 302294i bk2: 296a 303616i bk3: 296a 303206i bk4: 256a 304322i bk5: 256a 303889i bk6: 204a 304469i bk7: 204a 304182i bk8: 192a 305331i bk9: 192a 304943i bk10: 204a 304815i bk11: 204a 304528i bk12: 256a 304708i bk13: 256a 304360i bk14: 220a 304363i bk15: 220a 303989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.620081
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306010 n_nop=301326 n_act=82 n_pre=66 n_req=1614 n_rd=3896 n_write=640 bw_util=0.02965
n_activity=12358 dram_eff=0.7341
bk0: 320a 302996i bk1: 320a 302496i bk2: 296a 303540i bk3: 296a 302987i bk4: 256a 304205i bk5: 256a 303783i bk6: 204a 304512i bk7: 204a 304222i bk8: 192a 305313i bk9: 192a 304956i bk10: 204a 304866i bk11: 204a 304556i bk12: 256a 304798i bk13: 256a 304395i bk14: 220a 304409i bk15: 220a 304030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.620914
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306010 n_nop=301269 n_act=80 n_pre=64 n_req=1669 n_rd=3904 n_write=693 bw_util=0.03004
n_activity=12543 dram_eff=0.733
bk0: 320a 303042i bk1: 320a 302497i bk2: 296a 303495i bk3: 296a 302976i bk4: 256a 304250i bk5: 256a 303885i bk6: 204a 304505i bk7: 204a 304249i bk8: 192a 305293i bk9: 192a 304962i bk10: 204a 304879i bk11: 204a 304561i bk12: 256a 304731i bk13: 256a 304446i bk14: 224a 304461i bk15: 224a 304081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.611117
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306010 n_nop=301275 n_act=80 n_pre=64 n_req=1663 n_rd=3904 n_write=687 bw_util=0.03001
n_activity=12588 dram_eff=0.7294
bk0: 320a 303006i bk1: 320a 302358i bk2: 296a 303560i bk3: 296a 303107i bk4: 256a 304141i bk5: 256a 303813i bk6: 204a 304574i bk7: 204a 304238i bk8: 192a 305279i bk9: 192a 304930i bk10: 204a 304812i bk11: 204a 304500i bk12: 256a 304824i bk13: 256a 304416i bk14: 224a 304316i bk15: 224a 304010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.615532
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306010 n_nop=301289 n_act=80 n_pre=64 n_req=1652 n_rd=3900 n_write=677 bw_util=0.02991
n_activity=12692 dram_eff=0.7212
bk0: 320a 303014i bk1: 320a 302498i bk2: 296a 303451i bk3: 292a 303068i bk4: 256a 304220i bk5: 256a 303744i bk6: 204a 304617i bk7: 204a 304250i bk8: 192a 305328i bk9: 192a 304951i bk10: 204a 304857i bk11: 204a 304546i bk12: 256a 304762i bk13: 256a 304386i bk14: 224a 304455i bk15: 224a 304083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.610379
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306010 n_nop=301374 n_act=80 n_pre=64 n_req=1579 n_rd=3884 n_write=608 bw_util=0.02936
n_activity=12139 dram_eff=0.7401
bk0: 320a 302933i bk1: 320a 302313i bk2: 292a 303543i bk3: 292a 303090i bk4: 256a 304083i bk5: 256a 303737i bk6: 204a 304486i bk7: 204a 304203i bk8: 192a 305272i bk9: 192a 304945i bk10: 204a 304852i bk11: 204a 304525i bk12: 256a 304783i bk13: 256a 304385i bk14: 220a 304493i bk15: 216a 304016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.600752
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306010 n_nop=301286 n_act=82 n_pre=66 n_req=1672 n_rd=3872 n_write=704 bw_util=0.02991
n_activity=12395 dram_eff=0.7384
bk0: 320a 302962i bk1: 320a 302065i bk2: 292a 303620i bk3: 292a 303136i bk4: 256a 304052i bk5: 256a 303675i bk6: 200a 304375i bk7: 200a 304216i bk8: 192a 305310i bk9: 192a 304974i bk10: 204a 304853i bk11: 204a 304545i bk12: 256a 304723i bk13: 256a 304437i bk14: 216a 304483i bk15: 216a 304091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.616169
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306010 n_nop=301329 n_act=82 n_pre=66 n_req=1629 n_rd=3872 n_write=661 bw_util=0.02963
n_activity=12341 dram_eff=0.7346
bk0: 320a 302839i bk1: 320a 302299i bk2: 292a 303613i bk3: 292a 303132i bk4: 256a 304109i bk5: 256a 303786i bk6: 200a 304511i bk7: 200a 304247i bk8: 192a 305269i bk9: 192a 304877i bk10: 204a 304760i bk11: 204a 304483i bk12: 256a 304721i bk13: 256a 304343i bk14: 216a 304298i bk15: 216a 304061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.599536
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306010 n_nop=301370 n_act=82 n_pre=66 n_req=1588 n_rd=3872 n_write=620 bw_util=0.02936
n_activity=12128 dram_eff=0.7408
bk0: 320a 302972i bk1: 320a 302334i bk2: 292a 303645i bk3: 292a 303237i bk4: 256a 304210i bk5: 256a 303757i bk6: 200a 304510i bk7: 200a 304199i bk8: 192a 305237i bk9: 192a 304907i bk10: 204a 304823i bk11: 204a 304454i bk12: 256a 304644i bk13: 256a 304261i bk14: 216a 304374i bk15: 216a 304033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.608137

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1071, Reservation_fails = 0
L2_cache_bank[1]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1036, Reservation_fails = 0
L2_cache_bank[2]: Access = 2493, Miss = 487, Miss_rate = 0.195, Pending_hits = 1117, Reservation_fails = 0
L2_cache_bank[3]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1069, Reservation_fails = 0
L2_cache_bank[4]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1047, Reservation_fails = 0
L2_cache_bank[5]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1048, Reservation_fails = 0
L2_cache_bank[6]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1036, Reservation_fails = 0
L2_cache_bank[7]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1027, Reservation_fails = 0
L2_cache_bank[8]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1051, Reservation_fails = 0
L2_cache_bank[9]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1119, Reservation_fails = 0
L2_cache_bank[10]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1067, Reservation_fails = 0
L2_cache_bank[11]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1110, Reservation_fails = 0
L2_cache_bank[12]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1075, Reservation_fails = 0
L2_cache_bank[13]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1088, Reservation_fails = 0
L2_cache_bank[14]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 1019, Reservation_fails = 0
L2_cache_bank[15]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 1001, Reservation_fails = 0
L2_cache_bank[16]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1056, Reservation_fails = 0
L2_cache_bank[17]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1096, Reservation_fails = 0
L2_cache_bank[18]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1041, Reservation_fails = 0
L2_cache_bank[19]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 1019, Reservation_fails = 0
L2_cache_bank[20]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1023, Reservation_fails = 0
L2_cache_bank[21]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1033, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 23249
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16273
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19620
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6817
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.8385
	minimum = 6
	maximum = 180
Network latency average = 14.4256
	minimum = 6
	maximum = 130
Slowest packet = 27
Flit latency average = 13.6483
	minimum = 6
	maximum = 126
Slowest flit = 66048
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00664539
	minimum = 0.00562803 (at node 8)
	maximum = 0.00765777 (at node 36)
Accepted packet rate average = 0.00664539
	minimum = 0.00562803 (at node 8)
	maximum = 0.00765777 (at node 36)
Injected flit rate average = 0.0139938
	minimum = 0.0116535 (at node 8)
	maximum = 0.0165686 (at node 37)
Accepted flit rate average= 0.0139938
	minimum = 0.0120479 (at node 8)
	maximum = 0.0157555 (at node 37)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8385 (1 samples)
	minimum = 6 (1 samples)
	maximum = 180 (1 samples)
Network latency average = 14.4256 (1 samples)
	minimum = 6 (1 samples)
	maximum = 130 (1 samples)
Flit latency average = 13.6483 (1 samples)
	minimum = 6 (1 samples)
	maximum = 126 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00664539 (1 samples)
	minimum = 0.00562803 (1 samples)
	maximum = 0.00765777 (1 samples)
Accepted packet rate average = 0.00664539 (1 samples)
	minimum = 0.00562803 (1 samples)
	maximum = 0.00765777 (1 samples)
Injected flit rate average = 0.0139938 (1 samples)
	minimum = 0.0116535 (1 samples)
	maximum = 0.0165686 (1 samples)
Accepted flit rate average = 0.0139938 (1 samples)
	minimum = 0.0120479 (1 samples)
	maximum = 0.0157555 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 51 sec (351 sec)
gpgpu_simulation_rate = 88000 (inst/sec)
gpgpu_simulation_rate = 1102 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 319295
gpu_sim_insn = 15552352
gpu_ipc =      48.7084
gpu_tot_sim_cycle = 1012730
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      45.8566
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 93423
gpu_stall_icnt2sh    = 185307
partiton_reqs_in_parallel = 6931118
partiton_reqs_in_parallel_total    = 3625571
partiton_level_parallism =      21.7076
partiton_level_parallism_total  =      10.4240
partiton_reqs_in_parallel_util = 6931118
partiton_reqs_in_parallel_util_total    = 3625571
gpu_sim_cycle_parition_util = 318910
gpu_tot_sim_cycle_parition_util    = 164801
partiton_level_parallism_util =      21.7338
partiton_level_parallism_util_total  =      21.8244
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =      37.7729 GB/Sec
L2_BW_total  =      17.0340 GB/Sec
gpu_total_sim_rate=53441

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6818
	L1I_total_cache_miss_rate = 0.0076
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61322
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887568
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6818
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61322
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1202, 1015, 1076, 1016, 1144, 1017, 1083, 1020, 1199, 1015, 1074, 1014, 1140, 1013, 1081, 1017, 1200, 1014, 1074, 1012, 1141, 1009, 1083, 1017, 1199, 1009, 1074, 1011, 1142, 1014, 1081, 1019, 1202, 1015, 1078, 1014, 1142, 1013, 1082, 1018, 1199, 1015, 1074, 1014, 1138, 1014, 1081, 1019, 1198, 1015, 1072, 1014, 1138, 1014, 1080, 1018, 1198, 1016, 1072, 1016, 1142, 1018, 1081, 1025, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 2228726
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2049108
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 174732
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3387943	W0_Idle:402083	W0_Scoreboard:21786052	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 913 
maxdqlatency = 0 
maxmflatency = 67107 
averagemflatency = 6426 
max_icnt2mem_latency = 66864 
max_icnt2sh_latency = 1012729 
mrq_lat_table:12848 	706 	1204 	2994 	4372 	4262 	5297 	5481 	6567 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	79314 	19360 	29602 	6623 	3134 	5060 	8608 	23171 	6534 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15356 	33229 	14865 	16101 	17918 	1497 	16732 	14371 	5517 	3040 	5222 	11570 	19735 	6534 	315 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	49433 	42596 	23880 	2783 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	6120 	20880 	36002 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	100 	75 	12 	6 	19 	17 	18 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       102       102        96       104        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:       102       102       120       104        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:       102       102       112       103        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       102       102       101        87        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       102       102        87       110        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       102       102        82        87        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:       102       102       104       103        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        94        94        94        80        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:       102        94       108        89        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        86        85        87        95        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        85        85        87        95        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     86550     87666     77007     76977     68155     68780     76403     76397     58503     58503     60548     60563     62010     64341     64333     64328 
dram[1]:     87041     87056     75904     75897     68163     68100     76394     76393     58501     58504     60555     60513     61846     63789     65554     68345 
dram[2]:     87374     87070     75666     75844     68103     68102     76394     76390     63563     58509     60527     60524     61846     62562     68040     66717 
dram[3]:     87067     87059     75846     75339     68042     68044     76384     76382     58509     58508     60541     60539     63087     63776     63187     68882 
dram[4]:     87073     87093     75816     75818     68044     68083     76392     76397     58508     58479     60567     60526     63199     61928     66634     66639 
dram[5]:     87170     87099     71119     75276     68082     68371     76415     76416     58480     58488     60537     60530     61928     67203     66648     63270 
dram[6]:     87113     87111     77013     76961     68103     68056     76411     76405     58489     60309     60519     60526     63807     66642     67276     67246 
dram[7]:     87097     87033     76385     70584     68055     68060     76410     76398     58493     58488     60526     60525     66584     66581     65533     65533 
dram[8]:     87061     87110     77533     77533     68061     68062     76398     76393     62672     58508     60525     60518     65481     65481     63223     65491 
dram[9]:     87659     87056     76979     76458     68059     68074     76399     76397     58506     58496     60520     60528     65456     62016     65467     64984 
dram[10]:     87111     87105     76362     76392     68077     68071     76398     76402     58501     64031     60521     60526     64368     61859     64981     64334 
average row accesses per activate:
dram[0]:  8.563637  9.791667  8.204545  7.645833  4.234043  4.627907  4.325582  4.536585  5.677419  5.333333  3.500000  3.568627  7.888889  8.192307  6.411765  6.606061 
dram[1]: 10.229167 10.142858  7.509804  7.196078  4.061224  3.901961  3.957447  4.428571  5.028572  5.677419  3.833333  3.755102  7.344828  7.607143  6.411765  7.266667 
dram[2]:  7.770492  8.574074  7.056604  7.352941  3.754717  4.326087  3.916667  4.428571  5.500000  5.176471  3.607843  3.755102  7.607143  7.888889  7.517241  7.032258 
dram[3]:  8.053572  7.877193  7.775510  7.666667  4.522727  4.853659  4.894737  4.536585  5.028572  4.888889  3.627451  3.833333  8.192307  7.888889  6.606061  6.606061 
dram[4]:  7.700000  8.517858  8.340909  8.840909  4.422222  4.627907  4.043478  4.536585  4.888889  5.028572  3.775510  4.021739  7.888889  7.888889  6.843750  6.441176 
dram[5]:  8.263158  8.561403  6.666667  7.176471  4.853659  4.627907  4.428571  4.536585  5.176471  4.756757  3.914894  3.914894  7.888889  8.192307  6.843750  5.763158 
dram[6]:  8.545455  8.980769  8.454545  7.702127  4.145833  4.234043  4.227273  4.133333  5.176471  4.400000  3.893617  3.588235  7.344828  7.607143  7.300000  7.064516 
dram[7]:  9.215686  8.980000  7.265306  6.185185  4.061224  3.980000  3.957447  4.111111  4.631579  5.028572  4.044445  4.255814  7.607143  7.607143  6.470588  6.441176 
dram[8]: 10.217391  9.264151  7.829787  8.738095  4.444445  4.255319  4.842105  4.600000  5.333333  5.028572  3.893617  3.978261  7.714286  9.000000  6.812500  7.032258 
dram[9]: 10.229167  8.381818  8.093023  8.452381  4.255319  4.347826  4.181818  4.088889  5.176471  5.176471  3.893617  3.978261  8.307693  8.640000  6.606061  7.200000 
dram[10]:  7.633333  8.035088  7.565217  8.232558  3.703704  4.255319  3.680000  4.600000  5.028572  6.518518  3.734694  3.893617  9.000000  8.000000  7.448276  8.000000 
average row locality = 44247/7312 = 6.051286
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       209       208       194       194       160       160       147       147       144       144       146       146       174       174       183       183 
dram[1]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[2]:       208       208       194       194       160       160       148       147       144       144       147       147       174       174       183       183 
dram[3]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[4]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       184       184 
dram[5]:       208       208       192       192       160       160       147       147       144       144       147       147       174       174       184       184 
dram[6]:       208       208       192       191       160       160       147       147       144       144       147       147       174       174       184       184 
dram[7]:       208       208       191       191       160       160       147       147       144       144       147       147       174       174       184       183 
dram[8]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       183 
dram[9]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       182 
dram[10]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       182       182 
total reads: 29831
bank skew: 209/144 = 1.45
chip skew: 2716/2708 = 1.00
number of total write accesses:
dram[0]:       262       262       167       173        39        39        39        39        32        32        36        36        39        39        35        35 
dram[1]:       283       289       189       173        39        39        39        39        32        32        37        37        39        39        35        35 
dram[2]:       266       255       180       181        39        39        40        39        32        32        37        37        39        39        35        35 
dram[3]:       243       241       187       174        39        39        39        39        32        32        38        37        39        39        35        35 
dram[4]:       254       269       173       195        39        39        39        39        32        32        38        38        39        39        35        35 
dram[5]:       263       280       168       174        39        39        39        39        32        32        37        37        39        39        35        35 
dram[6]:       262       259       180       171        39        39        39        39        32        32        36        36        39        39        35        35 
dram[7]:       262       241       165       143        39        39        39        38        32        32        35        36        39        39        36        36 
dram[8]:       262       283       177       176        40        40        38        38        32        32        36        36        40        40        35        35 
dram[9]:       283       253       157       164        40        40        38        38        32        32        36        36        40        40        35        34 
dram[10]:       250       250       157       163        40        40        38        38        32        32        36        36        40        40        34        34 
total reads: 14416
bank skew: 289/32 = 9.03
chip skew: 1376/1251 = 1.10
average mf latency per bank:
dram[0]:      19799     19780     15270     14734     18119     18115     22870     22729     24799     24885     26516     26139     41299     41853     51358     51435
dram[1]:      18893     18538     14321     14939     18049     18125     22577     22508     24998     25180     26596     26989     41828     41303     51041     51491
dram[2]:      19717     19972     15141     14874     19055     18499    142735     22645     25531     25024     27782     27200     42330     41029     52121     51435
dram[3]:      20444     20482     14371     14803     18209     17963     22511     22375     24982     24818     26576     27130     40972     41128     51841     51251
dram[4]:      19690     18854     14809     14063     18234     18586     22549     22416     24980     24978     27180     27196     40814     40860     55804     55829
dram[5]:      19149     18866     14887     14293     18488     18574     22202     22425     24966     25009     27232     26505     40856     40848     55715     55862
dram[6]:      19538     19436     13895     14177     18508     18076     22361     22571     24815     25093     27773     27987     41167     41024     55545     55636
dram[7]:      19281     20073     14762     15744     18140     18201     22934     23057     24968     25056     28187     27943     40905     40947     52634     50361
dram[8]:      19286     18512     14375     14386     18372     18328     22935     23070     24944     24879     27914     27980     40397     40479     50332     50380
dram[9]:      18445     19656     14764     14760     17959     18022     23057     22933     24935     25291     27520     27636     40910     41026     51354     51509
dram[10]:      19570     19619     15059     14803     18446     18793     22929     23060     25389     25200     28026     28140     40568     40574     51914     51748
maximum mf latency per bank:
dram[0]:      62058     62108     61915     61943     32486     31679     32067     32088     31930     32004     61798     61800     62221     62268     67107     66964
dram[1]:      62073     62100     61860     61914     32200     32266     32120     32135     31936     32063     61789     61790     61863     61881     67009     66940
dram[2]:      62376     62380     61988     61993     32490     32512     32346     32068     31931     32059     61799     61797     61772     61838     66886     66938
dram[3]:      62061     62423     61871     61908     32484     31706     32062     32059     31988     32086     61801     61801     62372     62332     66899     66826
dram[4]:      62420     62373     61949     61927     32535     31670     32056     32065     31950     32086     61809     61798     62370     62316     66859     66899
dram[5]:      62312     62387     61852     61890     32483     31685     32054     32082     31989     32079     61803     61802     62369     62297     66876     66754
dram[6]:      62193     62265     62034     62070     32497     32031     32040     32058     31992     32055     62217     61866     62171     62123     66725     66724
dram[7]:      62185     62100     61936     61938     32374     32085     32052     32076     31996     32095     61559     61560     62021     61987     66656     63506
dram[8]:      62318     62412     61940     62023     32555     31657     32073     32076     32017     32127     61797     61799     62414     62406     63439     63424
dram[9]:      62322     62378     61863     61927     31635     31684     32059     32080     32028     32047     61780     62301     62344     62353     67057     66970
dram[10]:      62222     62302     61783     61793     31646     31676     32060     32080     31997     32018     61781     61789     62417     62504     66934     66997
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898893 n_nop=883519 n_act=657 n_pre=641 n_req=4017 n_rd=10852 n_write=3224 bw_util=0.03132
n_activity=37910 dram_eff=0.7426
bk0: 836a 887636i bk1: 832a 887091i bk2: 776a 887734i bk3: 776a 887070i bk4: 640a 891693i bk5: 640a 890814i bk6: 588a 890594i bk7: 588a 890030i bk8: 576a 893015i bk9: 576a 892035i bk10: 584a 891758i bk11: 584a 890754i bk12: 696a 890579i bk13: 696a 889694i bk14: 732a 889420i bk15: 732a 888468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.82961
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898893 n_nop=883431 n_act=672 n_pre=656 n_req=4090 n_rd=10856 n_write=3278 bw_util=0.03145
n_activity=37733 dram_eff=0.7492
bk0: 832a 888178i bk1: 832a 886534i bk2: 776a 887988i bk3: 776a 887518i bk4: 640a 892154i bk5: 640a 890975i bk6: 588a 890659i bk7: 588a 889988i bk8: 576a 893033i bk9: 576a 892406i bk10: 588a 892559i bk11: 588a 890966i bk12: 696a 890373i bk13: 696a 889746i bk14: 732a 889526i bk15: 732a 888570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.824892
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898893 n_nop=883423 n_act=689 n_pre=673 n_req=4040 n_rd=10860 n_write=3248 bw_util=0.03139
n_activity=43425 dram_eff=0.6498
bk0: 832a 888341i bk1: 832a 887318i bk2: 776a 888340i bk3: 776a 887572i bk4: 640a 892378i bk5: 640a 890995i bk6: 592a 891201i bk7: 588a 890833i bk8: 576a 893416i bk9: 576a 892438i bk10: 588a 892012i bk11: 588a 890998i bk12: 696a 892269i bk13: 696a 891118i bk14: 732a 889560i bk15: 732a 888544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.819033
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898893 n_nop=883495 n_act=663 n_pre=647 n_req=4002 n_rd=10856 n_write=3232 bw_util=0.03135
n_activity=37587 dram_eff=0.7496
bk0: 832a 887815i bk1: 832a 886702i bk2: 776a 887538i bk3: 776a 886974i bk4: 640a 891544i bk5: 640a 890925i bk6: 588a 891099i bk7: 588a 889995i bk8: 576a 892930i bk9: 576a 892106i bk10: 588a 891552i bk11: 588a 890668i bk12: 696a 891433i bk13: 696a 890486i bk14: 732a 888751i bk15: 732a 888324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.835093
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898893 n_nop=883454 n_act=665 n_pre=649 n_req=4051 n_rd=10864 n_write=3261 bw_util=0.03143
n_activity=37899 dram_eff=0.7454
bk0: 832a 887590i bk1: 832a 886656i bk2: 776a 888212i bk3: 776a 887677i bk4: 640a 891653i bk5: 640a 891172i bk6: 588a 891156i bk7: 588a 890302i bk8: 576a 892335i bk9: 576a 891794i bk10: 588a 891376i bk11: 588a 890394i bk12: 696a 891437i bk13: 696a 890357i bk14: 736a 889468i bk15: 736a 888301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.826726
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898893 n_nop=883466 n_act=674 n_pre=658 n_req=4039 n_rd=10848 n_write=3247 bw_util=0.03136
n_activity=37589 dram_eff=0.75
bk0: 832a 887341i bk1: 832a 886350i bk2: 768a 888318i bk3: 768a 887468i bk4: 640a 891624i bk5: 640a 890647i bk6: 588a 891110i bk7: 588a 890076i bk8: 576a 893062i bk9: 576a 891841i bk10: 588a 892094i bk11: 588a 891009i bk12: 696a 891590i bk13: 696a 890249i bk14: 736a 889422i bk15: 736a 887909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.831298
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898893 n_nop=883504 n_act=672 n_pre=656 n_req=4023 n_rd=10844 n_write=3217 bw_util=0.03129
n_activity=37906 dram_eff=0.7419
bk0: 832a 887499i bk1: 832a 886603i bk2: 768a 888888i bk3: 764a 888142i bk4: 640a 890853i bk5: 640a 890177i bk6: 588a 890777i bk7: 588a 889677i bk8: 576a 892814i bk9: 576a 891465i bk10: 588a 890507i bk11: 588a 889898i bk12: 696a 890833i bk13: 696a 889811i bk14: 736a 889626i bk15: 736a 888257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.819923
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898893 n_nop=883533 n_act=680 n_pre=664 n_req=3960 n_rd=10836 n_write=3180 bw_util=0.03119
n_activity=37215 dram_eff=0.7532
bk0: 832a 887464i bk1: 832a 886374i bk2: 764a 889133i bk3: 764a 887607i bk4: 640a 892372i bk5: 640a 891292i bk6: 588a 890941i bk7: 588a 889992i bk8: 576a 892469i bk9: 576a 891497i bk10: 588a 891037i bk11: 588a 890010i bk12: 696a 890957i bk13: 696a 889969i bk14: 736a 888997i bk15: 732a 887748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.823345
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898893 n_nop=883553 n_act=634 n_pre=618 n_req=4050 n_rd=10840 n_write=3248 bw_util=0.03135
n_activity=37182 dram_eff=0.7578
bk0: 832a 888000i bk1: 832a 886278i bk2: 764a 888102i bk3: 764a 887551i bk4: 640a 891050i bk5: 640a 890029i bk6: 584a 890646i bk7: 584a 889762i bk8: 576a 893274i bk9: 576a 892143i bk10: 588a 892007i bk11: 588a 891664i bk12: 704a 891072i bk13: 704a 890458i bk14: 732a 889470i bk15: 732a 888683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.830515
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898893 n_nop=883574 n_act=645 n_pre=629 n_req=4007 n_rd=10836 n_write=3209 bw_util=0.03125
n_activity=37543 dram_eff=0.7482
bk0: 832a 887771i bk1: 832a 886209i bk2: 764a 888397i bk3: 764a 887551i bk4: 640a 891650i bk5: 640a 890809i bk6: 584a 890905i bk7: 584a 890206i bk8: 576a 892749i bk9: 576a 892102i bk10: 588a 892078i bk11: 588a 889788i bk12: 704a 891176i bk13: 704a 889470i bk14: 732a 889392i bk15: 728a 889078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.821983
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=898893 n_nop=883573 n_act=662 n_pre=646 n_req=3968 n_rd=10832 n_write=3180 bw_util=0.03118
n_activity=37074 dram_eff=0.7559
bk0: 832a 887474i bk1: 832a 886375i bk2: 764a 888398i bk3: 764a 887652i bk4: 640a 891513i bk5: 640a 890550i bk6: 584a 890360i bk7: 584a 889935i bk8: 576a 892624i bk9: 576a 891705i bk10: 588a 891403i bk11: 588a 890455i bk12: 704a 890761i bk13: 704a 889617i bk14: 728a 889751i bk15: 728a 888639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.82031

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1652, Reservation_fails = 0
L2_cache_bank[1]: Access = 7419, Miss = 1356, Miss_rate = 0.183, Pending_hits = 1614, Reservation_fails = 0
L2_cache_bank[2]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1699, Reservation_fails = 0
L2_cache_bank[3]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1649, Reservation_fails = 0
L2_cache_bank[4]: Access = 25477, Miss = 1358, Miss_rate = 0.053, Pending_hits = 1756, Reservation_fails = 0
L2_cache_bank[5]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1636, Reservation_fails = 0
L2_cache_bank[6]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1624, Reservation_fails = 0
L2_cache_bank[7]: Access = 7473, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1613, Reservation_fails = 0
L2_cache_bank[8]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1636, Reservation_fails = 0
L2_cache_bank[9]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1706, Reservation_fails = 0
L2_cache_bank[10]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1655, Reservation_fails = 0
L2_cache_bank[11]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1697, Reservation_fails = 0
L2_cache_bank[12]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1658, Reservation_fails = 0
L2_cache_bank[13]: Access = 7472, Miss = 1355, Miss_rate = 0.181, Pending_hits = 1662, Reservation_fails = 0
L2_cache_bank[14]: Access = 7451, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1624, Reservation_fails = 0
L2_cache_bank[15]: Access = 7424, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1606, Reservation_fails = 0
L2_cache_bank[16]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1641, Reservation_fails = 0
L2_cache_bank[17]: Access = 7405, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1679, Reservation_fails = 0
L2_cache_bank[18]: Access = 7427, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1618, Reservation_fails = 0
L2_cache_bank[19]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1599, Reservation_fails = 0
L2_cache_bank[20]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1607, Reservation_fails = 0
L2_cache_bank[21]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1617, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 36248
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55622
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6817
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 207.704
	minimum = 6
	maximum = 5474
Network latency average = 118.773
	minimum = 6
	maximum = 3039
Slowest packet = 109977
Flit latency average = 76.6118
	minimum = 6
	maximum = 3039
Slowest flit = 231191
Fragmentation average = 0.127314
	minimum = 0
	maximum = 1206
Injected packet rate average = 0.00797033
	minimum = 0.00673987 (at node 9)
	maximum = 0.0359872 (at node 32)
Accepted packet rate average = 0.00797033
	minimum = 0.00673987 (at node 9)
	maximum = 0.0359872 (at node 32)
Injected flit rate average = 0.0187669
	minimum = 0.0119952 (at node 9)
	maximum = 0.161115 (at node 32)
Accepted flit rate average= 0.0187669
	minimum = 0.0147889 (at node 29)
	maximum = 0.0430371 (at node 32)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 113.771 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2827 (2 samples)
Network latency average = 66.5993 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1584.5 (2 samples)
Flit latency average = 45.13 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1582.5 (2 samples)
Fragmentation average = 0.0636572 (2 samples)
	minimum = 0 (2 samples)
	maximum = 603 (2 samples)
Injected packet rate average = 0.00730786 (2 samples)
	minimum = 0.00618395 (2 samples)
	maximum = 0.0218225 (2 samples)
Accepted packet rate average = 0.00730786 (2 samples)
	minimum = 0.00618395 (2 samples)
	maximum = 0.0218225 (2 samples)
Injected flit rate average = 0.0163803 (2 samples)
	minimum = 0.0118244 (2 samples)
	maximum = 0.0888417 (2 samples)
Accepted flit rate average = 0.0163803 (2 samples)
	minimum = 0.0134184 (2 samples)
	maximum = 0.0293963 (2 samples)
Injected packet size average = 2.24147 (2 samples)
Accepted packet size average = 2.24147 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 29 sec (869 sec)
gpgpu_simulation_rate = 53441 (inst/sec)
gpgpu_simulation_rate = 1165 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6451 Tlb_hit: 4203 Tlb_miss: 2248 Tlb_hit_rate: 0.651527
Shader1: Tlb_access: 6575 Tlb_hit: 4348 Tlb_miss: 2227 Tlb_hit_rate: 0.661293
Shader2: Tlb_access: 6564 Tlb_hit: 4335 Tlb_miss: 2229 Tlb_hit_rate: 0.660420
Shader3: Tlb_access: 6681 Tlb_hit: 4380 Tlb_miss: 2301 Tlb_hit_rate: 0.655590
Shader4: Tlb_access: 6341 Tlb_hit: 4168 Tlb_miss: 2173 Tlb_hit_rate: 0.657310
Shader5: Tlb_access: 6576 Tlb_hit: 4304 Tlb_miss: 2272 Tlb_hit_rate: 0.654501
Shader6: Tlb_access: 6498 Tlb_hit: 4279 Tlb_miss: 2219 Tlb_hit_rate: 0.658510
Shader7: Tlb_access: 6534 Tlb_hit: 4342 Tlb_miss: 2192 Tlb_hit_rate: 0.664524
Shader8: Tlb_access: 6592 Tlb_hit: 4280 Tlb_miss: 2312 Tlb_hit_rate: 0.649272
Shader9: Tlb_access: 6232 Tlb_hit: 4076 Tlb_miss: 2156 Tlb_hit_rate: 0.654044
Shader10: Tlb_access: 6511 Tlb_hit: 4299 Tlb_miss: 2212 Tlb_hit_rate: 0.660267
Shader11: Tlb_access: 6292 Tlb_hit: 4091 Tlb_miss: 2201 Tlb_hit_rate: 0.650191
Shader12: Tlb_access: 6293 Tlb_hit: 4147 Tlb_miss: 2146 Tlb_hit_rate: 0.658986
Shader13: Tlb_access: 6398 Tlb_hit: 4242 Tlb_miss: 2156 Tlb_hit_rate: 0.663020
Shader14: Tlb_access: 6621 Tlb_hit: 4415 Tlb_miss: 2206 Tlb_hit_rate: 0.666818
Shader15: Tlb_access: 6354 Tlb_hit: 4134 Tlb_miss: 2220 Tlb_hit_rate: 0.650614
Shader16: Tlb_access: 6507 Tlb_hit: 4301 Tlb_miss: 2206 Tlb_hit_rate: 0.660980
Shader17: Tlb_access: 6238 Tlb_hit: 4101 Tlb_miss: 2137 Tlb_hit_rate: 0.657422
Shader18: Tlb_access: 6611 Tlb_hit: 4329 Tlb_miss: 2282 Tlb_hit_rate: 0.654818
Shader19: Tlb_access: 6508 Tlb_hit: 4331 Tlb_miss: 2177 Tlb_hit_rate: 0.665489
Shader20: Tlb_access: 6460 Tlb_hit: 4288 Tlb_miss: 2172 Tlb_hit_rate: 0.663777
Shader21: Tlb_access: 6310 Tlb_hit: 4153 Tlb_miss: 2157 Tlb_hit_rate: 0.658162
Shader22: Tlb_access: 6462 Tlb_hit: 4243 Tlb_miss: 2219 Tlb_hit_rate: 0.656608
Shader23: Tlb_access: 6235 Tlb_hit: 4080 Tlb_miss: 2155 Tlb_hit_rate: 0.654370
Shader24: Tlb_access: 6697 Tlb_hit: 4455 Tlb_miss: 2242 Tlb_hit_rate: 0.665223
Shader25: Tlb_access: 6567 Tlb_hit: 4366 Tlb_miss: 2201 Tlb_hit_rate: 0.664839
Shader26: Tlb_access: 6740 Tlb_hit: 4462 Tlb_miss: 2278 Tlb_hit_rate: 0.662018
Shader27: Tlb_access: 6845 Tlb_hit: 4512 Tlb_miss: 2333 Tlb_hit_rate: 0.659167
Tlb_tot_access: 181693 Tlb_tot_hit: 119664, Tlb_tot_miss: 62029, Tlb_tot_hit_rate: 0.658605
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 186 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader1: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader2: Tlb_validate: 202 Tlb_invalidate: 183 Tlb_evict: 0 Tlb_page_evict: 183
Shader3: Tlb_validate: 181 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader4: Tlb_validate: 173 Tlb_invalidate: 154 Tlb_evict: 0 Tlb_page_evict: 154
Shader5: Tlb_validate: 186 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader6: Tlb_validate: 179 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader7: Tlb_validate: 179 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader8: Tlb_validate: 187 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader9: Tlb_validate: 171 Tlb_invalidate: 152 Tlb_evict: 0 Tlb_page_evict: 152
Shader10: Tlb_validate: 186 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader11: Tlb_validate: 175 Tlb_invalidate: 156 Tlb_evict: 0 Tlb_page_evict: 156
Shader12: Tlb_validate: 176 Tlb_invalidate: 157 Tlb_evict: 0 Tlb_page_evict: 157
Shader13: Tlb_validate: 186 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader14: Tlb_validate: 184 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader15: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader16: Tlb_validate: 179 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader17: Tlb_validate: 187 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader18: Tlb_validate: 193 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader19: Tlb_validate: 177 Tlb_invalidate: 158 Tlb_evict: 0 Tlb_page_evict: 158
Shader20: Tlb_validate: 173 Tlb_invalidate: 154 Tlb_evict: 0 Tlb_page_evict: 154
Shader21: Tlb_validate: 182 Tlb_invalidate: 163 Tlb_evict: 0 Tlb_page_evict: 163
Shader22: Tlb_validate: 182 Tlb_invalidate: 163 Tlb_evict: 0 Tlb_page_evict: 163
Shader23: Tlb_validate: 180 Tlb_invalidate: 161 Tlb_evict: 0 Tlb_page_evict: 161
Shader24: Tlb_validate: 182 Tlb_invalidate: 163 Tlb_evict: 0 Tlb_page_evict: 163
Shader25: Tlb_validate: 184 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader26: Tlb_validate: 193 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader27: Tlb_validate: 196 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Tlb_tot_valiate: 5125 Tlb_invalidate: 4593, Tlb_tot_evict: 0, Tlb_tot_evict page: 4593
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2248 Page_hit: 590 Page_miss: 1658 Page_hit_rate: 0.262456 Page_fault: 0 Page_pending: 1657
Shader1: Page_table_access:2227 Page_hit: 597 Page_miss: 1630 Page_hit_rate: 0.268074 Page_fault: 3 Page_pending: 1627
Shader2: Page_table_access:2229 Page_hit: 564 Page_miss: 1665 Page_hit_rate: 0.253028 Page_fault: 1 Page_pending: 1663
Shader3: Page_table_access:2301 Page_hit: 587 Page_miss: 1714 Page_hit_rate: 0.255106 Page_fault: 0 Page_pending: 1714
Shader4: Page_table_access:2173 Page_hit: 595 Page_miss: 1578 Page_hit_rate: 0.273815 Page_fault: 1 Page_pending: 1576
Shader5: Page_table_access:2272 Page_hit: 635 Page_miss: 1637 Page_hit_rate: 0.279489 Page_fault: 1 Page_pending: 1635
Shader6: Page_table_access:2219 Page_hit: 527 Page_miss: 1692 Page_hit_rate: 0.237494 Page_fault: 1 Page_pending: 1690
Shader7: Page_table_access:2192 Page_hit: 579 Page_miss: 1613 Page_hit_rate: 0.264142 Page_fault: 0 Page_pending: 1613
Shader8: Page_table_access:2312 Page_hit: 650 Page_miss: 1662 Page_hit_rate: 0.281142 Page_fault: 1 Page_pending: 1662
Shader9: Page_table_access:2156 Page_hit: 539 Page_miss: 1617 Page_hit_rate: 0.250000 Page_fault: 0 Page_pending: 1617
Shader10: Page_table_access:2212 Page_hit: 506 Page_miss: 1706 Page_hit_rate: 0.228752 Page_fault: 0 Page_pending: 1706
Shader11: Page_table_access:2201 Page_hit: 582 Page_miss: 1619 Page_hit_rate: 0.264425 Page_fault: 0 Page_pending: 1619
Shader12: Page_table_access:2146 Page_hit: 488 Page_miss: 1658 Page_hit_rate: 0.227400 Page_fault: 0 Page_pending: 1658
Shader13: Page_table_access:2156 Page_hit: 554 Page_miss: 1602 Page_hit_rate: 0.256957 Page_fault: 0 Page_pending: 1602
Shader14: Page_table_access:2206 Page_hit: 557 Page_miss: 1649 Page_hit_rate: 0.252493 Page_fault: 0 Page_pending: 1648
Shader15: Page_table_access:2220 Page_hit: 602 Page_miss: 1618 Page_hit_rate: 0.271171 Page_fault: 0 Page_pending: 1617
Shader16: Page_table_access:2206 Page_hit: 492 Page_miss: 1714 Page_hit_rate: 0.223028 Page_fault: 0 Page_pending: 1714
Shader17: Page_table_access:2137 Page_hit: 537 Page_miss: 1600 Page_hit_rate: 0.251287 Page_fault: 2 Page_pending: 1598
Shader18: Page_table_access:2282 Page_hit: 561 Page_miss: 1721 Page_hit_rate: 0.245837 Page_fault: 3 Page_pending: 1719
Shader19: Page_table_access:2177 Page_hit: 527 Page_miss: 1650 Page_hit_rate: 0.242076 Page_fault: 3 Page_pending: 1648
Shader20: Page_table_access:2172 Page_hit: 560 Page_miss: 1612 Page_hit_rate: 0.257827 Page_fault: 1 Page_pending: 1612
Shader21: Page_table_access:2157 Page_hit: 578 Page_miss: 1579 Page_hit_rate: 0.267965 Page_fault: 0 Page_pending: 1579
Shader22: Page_table_access:2219 Page_hit: 567 Page_miss: 1652 Page_hit_rate: 0.255520 Page_fault: 0 Page_pending: 1652
Shader23: Page_table_access:2155 Page_hit: 553 Page_miss: 1602 Page_hit_rate: 0.256613 Page_fault: 1 Page_pending: 1602
Shader24: Page_table_access:2242 Page_hit: 577 Page_miss: 1665 Page_hit_rate: 0.257360 Page_fault: 0 Page_pending: 1665
Shader25: Page_table_access:2201 Page_hit: 560 Page_miss: 1641 Page_hit_rate: 0.254430 Page_fault: 3 Page_pending: 1640
Shader26: Page_table_access:2278 Page_hit: 579 Page_miss: 1699 Page_hit_rate: 0.254170 Page_fault: 2 Page_pending: 1697
Shader27: Page_table_access:2333 Page_hit: 590 Page_miss: 1743 Page_hit_rate: 0.252893 Page_fault: 0 Page_pending: 1743
Page_talbe_tot_access: 62029 Page_tot_hit: 15833, Page_tot_miss 46196, Page_tot_hit_rate: 0.255252 Page_tot_fault: 23 Page_tot_pending: 46173
Total_memory_access_page_fault: 23, Average_latency 554223.812500
========================================Page threshing statistics==============================
Page_validate: 1616 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.685257
[0-25]: 0.059350, [26-50]: 0.015748, [51-75]: 0.924902, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   386951 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(111.276840)
F:   223063----T:   224365 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   224365----T:   228485 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   228485----T:   230391 	 St: c0070000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(1.286968)
F:   230391----T:   233597 	 St: c0075000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(2.164753)
F:   233597----T:   234899 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   234899----T:   239019 	 St: c0081000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   239019----T:   240562 	 St: c0090000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(1.041864)
F:   240562----T:   247941 	 St: c0093000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(4.982444)
F:   247941----T:   249243 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   249243----T:   253363 	 St: c06a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   253363----T:   255078 	 St: c00b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(1.158001)
F:   255078----T:   269734 	 St: c00b4000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(9.896016)
F:   273604----T:   274906 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   274906----T:   305324 	 St: c00f1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(20.538826)
F:   313950----T:   315252 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   315252----T:   375796 	 St: c0171000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(40.880486)
F:   375796----T:   377098 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   377098----T:   381218 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   381218----T:   382520 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   382520----T:   386640 	 St: c06b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   386951----T:   388253 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:   386951----T:   391071 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F:   392373----T:   393675 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:   392373----T:   396493 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F:   397795----T:   399097 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:   397795----T:   405642 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(5.298447)
F:   406944----T:   408246 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:   406944----T:   422305 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(10.372046)
F:   423607----T:   424909 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:   423607----T:   454025 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(20.538826)
F:   455327----T:   456629 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:   455327----T:   469983 	 St: 0 Sz: 245760 	 Sm: 0 	 T: device_sync(9.896016)
F:   693435----T:  1012730 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(215.594193)
F:   694209----T:   695511 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   695511----T:   699631 	 St: c0041000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   703934----T:   705334 	 St: c0480000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.945307)
F:   705334----T:   709224 	 St: c0482000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(2.626604)
F:   709224----T:   710526 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   710526----T:   714646 	 St: c0491000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   714646----T:   715948 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   715948----T:   723795 	 St: c04a1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(5.298447)
F:   723795----T:   725097 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   725097----T:   729217 	 St: c0271000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   729217----T:   730519 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   730519----T:   734639 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   734639----T:   735941 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   735941----T:   743788 	 St: c0291000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(5.298447)
F:   743788----T:   745090 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   745090----T:   760451 	 St: c04c1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(10.372046)
F:   760451----T:   761753 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   761753----T:   777114 	 St: c02b1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(10.372046)
F:   788514----T:   789816 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   789816----T:   820234 	 St: c0501000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(20.538826)
F:   820234----T:   821536 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   821536----T:   851954 	 St: c02f1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(20.538826)
F:   880656----T:   881958 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   881958----T:   942502 	 St: c0581000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(40.880486)
F:   942502----T:   943804 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   943804----T:  1004348 	 St: c0371000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(40.880486)
F:  1012730----T:  1014032 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  1012730----T:  1016850 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F:  1018152----T:  1019454 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  1018152----T:  1022272 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F:  1023574----T:  1024876 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  1023574----T:  1031421 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(5.298447)
F:  1032723----T:  1034025 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  1032723----T:  1048084 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(10.372046)
F:  1049386----T:  1050688 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  1049386----T:  1079804 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(20.538826)
F:  1081106----T:  1082408 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  1081106----T:  1141650 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(40.880486)
F:  1142952----T:  1144254 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  1142952----T:  1147072 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F:  1148374----T:  1149676 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  1148374----T:  1152494 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F:  1153796----T:  1155098 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  1153796----T:  1161643 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(5.298447)
F:  1162945----T:  1164247 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  1162945----T:  1168456 	 St: 0 Sz: 86016 	 Sm: 0 	 T: device_sync(3.721134)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 484096(cycle), 326.871033(us)
Tot_kernel_exec_time_and_fault_time: 2016931(cycle), 1361.871094(us)
Tot_memcpy_h2d_time: 416815(cycle), 281.441589(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 416815(cycle), 281.441589(us)
Tot_devicesync_time: 241362(cycle), 162.972321(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 241362(cycle), 162.972321(us)
GPGPU-Sim: *** exit detected ***
