Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: LS5000_001_PCIE_Card.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LS5000_001_PCIE_Card.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LS5000_001_PCIE_Card"
Output Format                      : NGC
Target Device                      : xc6vlx240t-2-ff1156

---- Source Options
Top Module Name                    : LS5000_001_PCIE_Card
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"DDR3_files/user_ddr_data_interface/CORES" "debugCore" "GTX_files/CmdAddrData_FIFO" "ipcore_dir" "PCIE20_prj/ipcore_dir" "rtl/ipcore"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" into library work
Parsing module <clk_v6>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\round_robin_arb.v" into library work
Parsing module <round_robin_arb>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\rd_bitslip.v" into library work
Parsing module <rd_bitslip>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\circ_buffer.v" into library work
Parsing module <circ_buffer>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" into library work
Parsing module <bank_state>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_queue.v" into library work
Parsing module <bank_queue>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_compare.v" into library work
Parsing module <bank_compare>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\arb_select.v" into library work
Parsing module <arb_select>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\arb_row_col.v" into library work
Parsing module <arb_row_col>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\sync_fifo.v" into library work
Parsing module <sync_fifo>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\sync_fifo.v" Line 97. parameter declaration becomes local in sync_fifo with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\multiplier_size.v" into library work
Parsing module <multiplier_size>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\rank_common.v" into library work
Parsing module <rank_common>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\rank_cntrl.v" into library work
Parsing module <rank_cntrl>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rddata_sync.v" into library work
Parsing module <phy_rddata_sync>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdctrl_sync.v" into library work
Parsing module <phy_rdctrl_sync>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdclk_gen.v" into library work
Parsing module <phy_rdclk_gen>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_pd.v" into library work
Parsing module <phy_pd>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dq_iob.v" into library work
Parsing module <phy_dq_iob>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dqs_iob.v" into library work
Parsing module <phy_dqs_iob>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dm_iob.v" into library work
Parsing module <phy_dm_iob>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_ck_iob.v" into library work
Parsing module <phy_ck_iob>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_common.v" into library work
Parsing module <bank_common>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_cntrl.v" into library work
Parsing module <bank_cntrl>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\arb_mux.v" into library work
Parsing module <arb_mux>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\Rev_RAM.v" into library work
Parsing module <Rev_RAM>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_tx_128.v" into library work
Parsing module <trn_tx_128>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_tx_128.v" Line 113. parameter declaration becomes local in trn_tx_128 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_tx_128.v" Line 114. parameter declaration becomes local in trn_tx_128 with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_rx_128.v" into library work
Parsing module <trn_rx_128>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_bram_v6.v" into library work
Parsing module <pcie_bram_v6>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_tx_sync_rate_v6.v" into library work
Parsing module <GTX_TX_SYNC_RATE_V6>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" into library work
Parsing module <GTX_RX_VALID_FILTER_V6>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 85. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 87. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 88. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 89. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 90. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 91. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 93. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 94. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 95. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 96. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 107. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 108. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 109. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v" Line 110. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" into library work
Parsing module <GTX_DRP_CHANALIGN_FIX_3752_V6>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 90. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 91. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 92. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 93. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 94. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 95. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 96. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 97. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 98. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 99. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 100. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\DMA_Buffer_FWFT.v" into library work
Parsing module <DMA_Buffer_FWFT>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\DMA_128_Buffer.v" into library work
Parsing module <DMA_128_Buffer>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_INTR_CTRL.v" into library work
Parsing module <BMD_INTR_CTRL>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP_MEM.v" into library work
Parsing verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\/BMD_PCIE_20.v" included at line 26.
Parsing module <BMD_EP_MEM>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\rank_mach.v" into library work
Parsing module <rank_mach>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_wrlvl.v" into library work
Parsing module <phy_wrlvl>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_write.v" into library work
Parsing module <phy_write>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_read.v" into library work
Parsing module <phy_read>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" into library work
Parsing module <phy_rdlvl>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_pd_top.v" into library work
Parsing module <phy_pd_top>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" into library work
Parsing module <phy_init>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dly_ctrl.v" into library work
Parsing module <phy_dly_ctrl>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" into library work
Parsing module <phy_data_io>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_control_io.v" into library work
Parsing module <phy_control_io>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_clock_io.v" into library work
Parsing module <phy_clock_io>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ecc_merge_enc.v" into library work
Parsing module <ecc_merge_enc>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ecc_gen.v" into library work
Parsing module <ecc_gen>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ecc_dec_fix.v" into library work
Parsing module <ecc_dec_fix>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ecc_buf.v" into library work
Parsing module <ecc_buf>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\col_mach.v" into library work
Parsing module <col_mach>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_mach.v" into library work
Parsing module <bank_mach>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\crc_32b.v" into library work
Parsing module <crc_32b>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_trn_128.v" into library work
Parsing module <pcie_trn_128>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_pipe_misc_v6.v" into library work
Parsing module <pcie_pipe_misc_v6>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_pipe_misc_v6.v" Line 90. parameter declaration becomes local in pcie_pipe_misc_v6 with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_pipe_lane_v6.v" into library work
Parsing module <pcie_pipe_lane_v6>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_pipe_lane_v6.v" Line 103. parameter declaration becomes local in pcie_pipe_lane_v6 with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_cfg_128.v" into library work
Parsing module <pcie_cfg_128>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_brams_v6.v" into library work
Parsing module <pcie_brams_v6>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_brams_v6.v" Line 120. parameter declaration becomes local in pcie_brams_v6 with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" into library work
Parsing module <gtx_wrapper_v6>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_RD_THROTTLE.v" into library work
Parsing module <BMD_RD_THROTTLE>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_GEN2.v" into library work
Parsing module <BMD_GEN2>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP_MEM_ACCESS.v" into library work
Parsing verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\/BMD_PCIE_20.v" included at line 32.
Parsing module <BMD_EP_MEM_ACCESS>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" into library work
Parsing module <BMD_TX_ENGINE>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" Line 341. parameter declaration becomes local in BMD_TX_ENGINE with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" Line 342. parameter declaration becomes local in BMD_TX_ENGINE with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" Line 343. parameter declaration becomes local in BMD_TX_ENGINE with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" Line 344. parameter declaration becomes local in BMD_TX_ENGINE with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" into library work
Parsing module <BMD_RX_ENGINE>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 317. parameter declaration becomes local in BMD_RX_ENGINE with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 318. parameter declaration becomes local in BMD_RX_ENGINE with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 319. parameter declaration becomes local in BMD_RX_ENGINE with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 320. parameter declaration becomes local in BMD_RX_ENGINE with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 321. parameter declaration becomes local in BMD_RX_ENGINE with formal parameter declaration list
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 322. parameter declaration becomes local in BMD_RX_ENGINE with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ui_wr_data.v" into library work
Parsing module <ui_wr_data>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ui_rd_data.v" into library work
Parsing module <ui_rd_data>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ui_cmd.v" into library work
Parsing module <ui_cmd>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_top.v" into library work
Parsing module <phy_top>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\mc.v" into library work
Parsing module <mc>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\mc.v" Line 200. parameter declaration becomes local in mc with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2_gtx.v" into library work
Parsing module <rocketiox2_gtx>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_upconfig_fix_3451_v6.v" into library work
Parsing module <pcie_upconfig_fix_3451_v6>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_upconfig_fix_3451_v6.v" Line 85. parameter declaration becomes local in pcie_upconfig_fix_3451_v6 with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_pipe_v6.v" into library work
Parsing module <pcie_pipe_v6>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_pipe_v6.v" Line 325. parameter declaration becomes local in pcie_pipe_v6 with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_gtx_v6.v" into library work
Parsing module <pcie_gtx_v6>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_gtx_v6.v" Line 216. parameter declaration becomes local in pcie_gtx_v6 with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_bram_top_v6.v" into library work
Parsing module <pcie_bram_top_v6>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_128_if.v" into library work
Parsing module <pcie_128_if>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_TO_CTRL.v" into library work
Parsing module <BMD_TO_CTRL>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" into library work
Parsing verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\/BMD_PCIE_20.v" included at line 26.
Parsing module <BMD_EP>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_CFG_CTRL.v" into library work
Parsing module <BMD_CFG_CTRL>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ui_top.v" into library work
Parsing module <ui_top>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\mem_intfc.v" into library work
Parsing module <mem_intfc>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_protocol\flashboard_protocol.v" into library work
Parsing module <flashboard_protocol>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2.v" into library work
Parsing module <rocketiox2>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_reset_delay_v6.v" into library work
Parsing module <pcie_reset_delay_v6>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_reset_delay_v6.v" Line 76. parameter declaration becomes local in pcie_reset_delay_v6 with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_clocking_v6.v" into library work
Parsing module <pcie_clocking_v6>.
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_clocking_v6.v" Line 86. parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" into library work
Parsing module <pcie_2_0_v6>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD.v" into library work
Parsing verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\/BMD_PCIE_20.v" included at line 28.
Parsing module <BMD>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\gtp_selfreset\gtx_reset.v" into library work
Parsing module <gtx_reset1>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\gtp_selfreset\gtx_detect.v" into library work
Parsing module <gtx_detect1>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\CmdAddrData_FIFO\flashboard_feedback_ctrl_fifo_16x32.v" into library work
Parsing module <flashboard_feedback_ctrl_fifo_16x32>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\CmdAddrData_FIFO\flashboard_data_fifo_32x16.v" into library work
Parsing module <flashboard_data_fifo_32x16>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\CmdAddrData_FIFO\flashboard_data_fifo_16x32.v" into library work
Parsing module <flashboard_data_fifo_16x32>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\CmdAddrData_FIFO\flashboard_ctrl_fifo_32x16.v" into library work
Parsing module <flashboard_ctrl_fifo_32x16>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\CORES\ddr2_fifo_64to128_16KB_TH.v" into library work
Parsing module <ddr2_fifo_64to128_16KB_TH>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\CORES\ddr2_fifo_128to64_16KB.v" into library work
Parsing module <ddr2_fifo_128to64_16KB>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" into library work
Parsing module <memc_ui_top>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\iodelay_ctrl.v" into library work
Parsing module <iodelay_ctrl>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\infrastructure.v" into library work
Parsing module <infrastructure>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_ctrl.v" into library work
Parsing module <ddr3_ctrl>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\data_cnt.v" into library work
Parsing module <data_cnt>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ben_addr_ctrl.v" into library work
Parsing module <ben_addr_ctrl>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" into library work
Parsing module <flashboard_subtop>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\FIFO_64to32.v" into library work
Parsing module <FIFO_64to32>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\FIFO_64t128.v" into library work
Parsing module <FIFO_64t128>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\FIFO_32to64.v" into library work
Parsing module <FIFO_32to64>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\FIFO_128to64.v" into library work
Parsing module <FIFO_128to64>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" into library work
Parsing module <pcie_module>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" into library work
Parsing verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\/BMD_PCIE_20.v" included at line 53.
Parsing module <pcie_app_v6>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ipcore_dir\FIFO_128to64_T.v" into library work
Parsing module <FIFO_128to64_T>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" into library work
Parsing module <rocketiox2_top>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\gtp_selfreset\gtx_lane_reset.v" into library work
Parsing module <gtx_lane_reset1>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\usr_data_buf_64b.v" into library work
Parsing module <usr_data_buf_64b>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" into library work
Parsing module <ddr3_case>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\crc_64b.v" into library work
Parsing module <crc_64b>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\crc_128b.v" into library work
Parsing module <crc_128b>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" into library work
Parsing module <PCIE_GTP_Interface>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" into library work
Parsing module <xilinx_pcie_2_0_ep_v6>.
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 71: Redeclaration of ansi port utrn_clk is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 72: Redeclaration of ansi port ureg_addr is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 73: Redeclaration of ansi port ureg_wren is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 74: Redeclaration of ansi port ureg_wr_data is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 75: Redeclaration of ansi port ureg_rden is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 76: Redeclaration of ansi port ureg_rd_data is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 78: Redeclaration of ansi port uDMA_wrclk is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 79: Redeclaration of ansi port uDMA_almost_full is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 80: Redeclaration of ansi port uDMA_wren is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 81: Redeclaration of ansi port uDMA_data is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 82: Redeclaration of ansi port txbuffer_clr is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 84: Redeclaration of ansi port uDMA_rdclk is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 85: Redeclaration of ansi port uDMA_empty is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 86: Redeclaration of ansi port uDMA_almost_empty is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 87: Redeclaration of ansi port uDMA_rden is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 88: Redeclaration of ansi port uDMA_q is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 89: Redeclaration of ansi port rxbuffer_clr is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 91: Redeclaration of ansi port debug_tx is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 92: Redeclaration of ansi port debug_rx is not allowed
WARNING:HDLCompiler:751 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 210: Redeclaration of ansi port sys_reset_n_c is not allowed
INFO:HDLCompiler:693 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 69. parameter declaration becomes local in xilinx_pcie_2_0_ep_v6 with formal parameter declaration list
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ipcore_dir\myvio.v" into library work
Parsing module <myvio>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\flashboard\flashboard_nand.v" into library work
Parsing module <flashboard_nand>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\fiber_config.v" into library work
Parsing module <fiber_config>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\debugCore\myila.v" into library work
Parsing module <myila>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\debugCore\myicon.v" into library work
Parsing module <myicon>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\debugCore\ila512.v" into library work
Parsing module <ila512>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\DDR3_Ctrl_top.v" into library work
Parsing module <DDR3_Ctrl_Top>.
Analyzing Verilog file "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" into library work
Parsing module <LS5000_001_PCIE_Card>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:327 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 803: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 809: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <LS5000_001_PCIE_Card>.

Elaborating module <clk_v6>.

Elaborating module <IBUFGDS>.

Elaborating module <MMCM_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",CLOCK_HOLD="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=5,CLKFBOUT_MULT_F=32.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=8.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=5,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=5,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKIN1_PERIOD=8.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 140: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 142: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 144: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 146: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 147: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 148: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 149: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 150: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 151: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 163: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 164: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 170: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 173: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v" Line 174: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 374: Assignment to CLK_100MHz ignored, since the identifier is never used

Elaborating module <fiber_config>.
WARNING:HDLCompiler:1016 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 418: Port trn_tcfg_req_n is not connected to this instance

Elaborating module <xilinx_pcie_2_0_ep_v6>.

Elaborating module <IBUFDS_GTXE1>.

Elaborating module <IBUF>.

Elaborating module <FDCP(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 244: Assignment to trn_lnk_up_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 258: Assignment to trn_reset_n ignored, since the identifier is never used

Elaborating module <pcie_module>.

Elaborating module <FDCP(INIT=1'b0)>.

Elaborating module <pcie_reset_delay_v6(PL_FAST_TRAIN="FALSE",REF_CLK_FREQ=0)>.

Elaborating module <pcie_clocking_v6(CAP_LINK_WIDTH=6'b01000,CAP_LINK_SPEED=4'b010,REF_CLK_FREQ=0,USER_CLK_FREQ=4)>.

Elaborating module <SRL16E(INIT=0)>.

Elaborating module <BUFGMUX>.

Elaborating module <MMCM_ADV(CLKFBOUT_MULT_F=10,DIVCLK_DIVIDE=1,CLKFBOUT_PHASE=0,CLKIN1_PERIOD=10,CLKIN2_PERIOD=10,CLKOUT0_DIVIDE_F=4,CLKOUT0_PHASE=0,CLKOUT1_DIVIDE=8,CLKOUT1_PHASE=0,CLKOUT2_DIVIDE=2,CLKOUT2_PHASE=0,CLKOUT3_DIVIDE=2,CLKOUT3_PHASE=0)>.

Elaborating module
<pcie_2_0_v6(REF_CLK_FREQ=0,PIPE_PIPELINE_STAGES=1,AER_BASE_PTR=12'b0100101000,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=16'b01,AER_CAP_INT_MSG_NUM_MSI=5'b01010,AER_CAP_INT_MSG_NUM_MSIX=5'b10101,AER_CAP_NEXTPTR=12'b0101100000,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=4'b01,ALLOW_X8_GEN2="TRUE",BAR0=32'b11111111111000000000000000000000,BAR1=32'b0,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CAPABILITIES_PTR=8'b01000000,CARDBUS_CIS_POINTER=32'b0,CLASS_CODE=24'b01010000000000000000,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=4'b0111,CRM_MODULE_RSTS=7'b0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=3,DEV_CAP_ENDPOINT_L1_LATENCY=6,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=1,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV
_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=16'b0110000000011000,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="TRUE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=8'b0,DSN_BASE_PTR=12'b0100000000,DSN_CAP_ID=16'b011,DSN_CAP_NEXTPTR=12'b0100001100,DSN_CAP_ON="TRUE",DSN_CAP_VERSION=4'b01,ENABLE_MSG_ROUTE=11'b0,ENABLE_RX_TD_ECRC_TRIM="FALSE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=6'b111111,EXT_CFG_XP_CAP_PTR=10'b1111111111,HEADER_TYPE=8'b0,INFER_EI=5'b01100,INTERRUPT_PIN=8'b01,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=10'b1111111111,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_G
EN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=4'b010,LINK_CAP_MAX_LINK_WIDTH=6'b01000,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=4'b010,LINK_STATUS_SLOT_CLOCK_CONFIG="TRUE",LL_ACK_TIMEOUT=15'b0,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=15'b0100110,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=6'b01000,MSI_BASE_PTR=8'b01001000,MSI_CAP_ID=8'b0101,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=8'b01100000,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=8'b10011100,MSIX_CAP_ID=8'b010001,MSIX_CAP_NEXTPTR=8'b0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=29'b0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=29'b0,MSIX_CAP_TABLE_SIZE=11'b0,N_FT
S_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=8'b01100000,PCIE_CAP_CAPABILITY_ID=8'b010000,PCIE_CAP_CAPABILITY_VERSION=4'b010,PCIE_CAP_DEVICE_PORT_TYPE=4'b0,PCIE_CAP_INT_MSG_NUM=5'b01,PCIE_CAP_NEXTPTR=8'b0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=8'b01000000,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=8'b01,PM_CAP_NEXTPTR=8'b01001000,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=5'b01111,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=8'b0,PM_DATA4=8'b0
,PM_DATA5=8'b0,PM_DATA6=8'b0,PM_DATA7=8'b0,RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=8'b0,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=13'b0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=8'b0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=8'b0,SPARE_BYTE1=8'b0,SPARE_BYTE2=8'b0,SPARE_BYTE3=8'b0,SPARE_WORD0=32'b0,SPARE_WORD1=32'b0,SPARE_WORD2=32'b0,SPARE_WORD3=32'b0,SUBSYSTEM_ID=16'b0111,SUBSYSTEM_VENDOR_ID=16'b01000011101110,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=1,TL_RX_RAM_RDATA_LATENCY=3,TL_RX_RAM_WRITE_LATENCY=1,TL_TFC_DIS
ABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=1,TL_TX_RAM_RDATA_LATENCY=3,TL_TX_RAM_WRITE_LATENCY=1,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=4,VC_BASE_PTR=12'b0100001100,VC_CAP_ID=16'b010,VC_CAP_NEXTPTR=12'b0,VC_CAP_ON="TRUE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=4'b01,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=13'b01111111111,VC0_TOTAL_CREDITS_CD=154,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=154,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=28,VENDOR_ID=16'b01000011101110,VSEC_BASE_PTR=12'b0,VSEC_CAP_HDR_ID=16'b01001000110100,VSEC_CAP_HDR_LENGTH=12'b011000,VSEC_CAP_HDR_REVISION=4'b01,VSEC_CAP_ID=16'b01011,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=12'b0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=4'b01>.

Elaborating module <pcie_128_if(TCQ=1)>.

Elaborating module <pcie_trn_128(TCQ=1)>.

Elaborating module <trn_tx_128(TCQ=1)>.

Elaborating module <trn_rx_128(TCQ=1)>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_rx_128.v" Line 268: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_rx_128.v" Line 301: Assignment to trn_rsrc_rdy_n_o_spry ignored, since the identifier is never used

Elaborating module <sync_fifo(WIDTH=142,DEPTH=8,STYLE="REG")>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\sync_fifo.v" Line 181: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\sync_fifo.v" Line 182: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\sync_fifo.v" Line 188: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\sync_fifo.v" Line 189: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_rx_128.v" Line 339: Assignment to data_count_under_limit_n_250_d2 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_rx_128.v" Line 499: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <pcie_cfg_128(TCQ=1)>.

Elaborating module
<PCIE_2_0(AER_BASE_PTR=12'b0100101000,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=16'b01,AER_CAP_INT_MSG_NUM_MSI=5'b01010,AER_CAP_INT_MSG_NUM_MSIX=5'b10101,AER_CAP_NEXTPTR=12'b0101100000,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=4'b01,ALLOW_X8_GEN2="TRUE",BAR0=32'b11111111111000000000000000000000,BAR1=32'b0,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CAPABILITIES_PTR=8'b01000000,CARDBUS_CIS_POINTER=32'b0,CLASS_CODE=24'b01010000000000000000,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=4'b0111,CRM_MODULE_RSTS=7'b0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=3,DEV_CAP_ENDPOINT_L1_LATENCY=6,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=1,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DE
V_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=16'b0110000000011000,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="TRUE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=8'b0,DSN_BASE_PTR=12'b0100000000,DSN_CAP_ID=16'b011,DSN_CAP_NEXTPTR=12'b0100001100,DSN_CAP_ON="TRUE",DSN_CAP_VERSION=4'b01,ENABLE_MSG_ROUTE=11'b0,ENABLE_RX_TD_ECRC_TRIM="FALSE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=6'b111111,EXT_CFG_XP_CAP_PTR=10'b1111111111,HEADER_TYPE=8'b0,INFER_EI=5'b01100,INTERRUPT_PIN=8'b01,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=10'b1111111111,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN
2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=4'b010,LINK_CAP_MAX_LINK_WIDTH=6'b01000,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=4'b010,LINK_STATUS_SLOT_CLOCK_CONFIG="TRUE",LL_ACK_TIMEOUT=15'b0,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=15'b0100110,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=6'b01000,MSI_BASE_PTR=8'b01001000,MSI_CAP_ID=8'b0101,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=8'b01100000,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=8'b10011100,MSIX_CAP_ID=8'b010001,MSIX_CAP_NEXTPTR=8'b0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=29'b0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=29'b0,MSIX_CAP_TABLE_SIZE=11'b0,N_FTS_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N
_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=8'b01100000,PCIE_CAP_CAPABILITY_ID=8'b010000,PCIE_CAP_CAPABILITY_VERSION=4'b010,PCIE_CAP_DEVICE_PORT_TYPE=4'b0,PCIE_CAP_INT_MSG_NUM=5'b01,PCIE_CAP_NEXTPTR=8'b0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=8'b01000000,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=8'b01,PM_CAP_NEXTPTR=8'b01001000,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=5'b01111,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=8'b0,PM_DATA4=8'b0,PM_DATA5=8'b0,PM_DATA6=8'b0,PM_DATA7=8'b
0,RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=8'b0,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=13'b0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=8'b0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=8'b0,SPARE_BYTE1=8'b0,SPARE_BYTE2=8'b0,SPARE_BYTE3=8'b0,SPARE_WORD0=32'b0,SPARE_WORD1=32'b0,SPARE_WORD2=32'b0,SPARE_WORD3=32'b0,SUBSYSTEM_ID=16'b0111,SUBSYSTEM_VENDOR_ID=16'b01000011101110,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=1,TL_RX_RAM_RDATA_LATENCY=3,TL_RX_RAM_WRITE_LATENCY=1,TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE"
,TL_TX_RAM_RADDR_LATENCY=1,TL_TX_RAM_RDATA_LATENCY=3,TL_TX_RAM_WRITE_LATENCY=1,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=4,VC_BASE_PTR=12'b0100001100,VC_CAP_ID=16'b010,VC_CAP_NEXTPTR=12'b0,VC_CAP_ON="TRUE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=4'b01,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=13'b01111111111,VC0_TOTAL_CREDITS_CD=154,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=154,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=28,VENDOR_ID=16'b01000011101110,VSEC_BASE_PTR=12'b0,VSEC_CAP_HDR_ID=16'b01001000110100,VSEC_CAP_HDR_LENGTH=12'b011000,VSEC_CAP_HDR_REVISION=4'b01,VSEC_CAP_ID=16'b01011,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=12'b0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=4'b01>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1536: Assignment to LL2BADDLLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1537: Assignment to LL2BADTLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1538: Assignment to LL2PROTOCOLERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1539: Assignment to LL2REPLAYROERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1540: Assignment to LL2REPLAYTOERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1541: Assignment to LL2SUSPENDOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1542: Assignment to LL2TFCINIT1SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1543: Assignment to LL2TFCINIT2SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1622: Assignment to PL2LINKUPN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1623: Assignment to PL2RECEIVERERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1624: Assignment to PL2RECOVERYN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1625: Assignment to PL2RXELECIDLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1626: Assignment to PL2SUSPENDOK ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1629: Assignment to TL2ASPMSUSPENDCREDITCHECKOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1630: Assignment to TL2ASPMSUSPENDREQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1631: Assignment to TL2PPMSUSPENDOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 1643: Assignment to TRNRDLLPSRCRDYN ignored, since the identifier is never used

Elaborating module <pcie_pipe_v6(NO_OF_LANES=6'b01000,LINK_CAP_MAX_LINK_SPEED=4'b010,PIPE_PIPELINE_STAGES=1)>.

Elaborating module <pcie_pipe_misc_v6(PIPE_PIPELINE_STAGES=1)>.

Elaborating module <pcie_pipe_lane_v6(PIPE_PIPELINE_STAGES=1)>.

Elaborating module <pcie_gtx_v6(NO_OF_LANES=6'b01000,LINK_CAP_MAX_LINK_SPEED=4'b010,REF_CLK_FREQ=0,PL_FAST_TRAIN="FALSE")>.

Elaborating module <gtx_wrapper_v6(NO_OF_LANES=6'b01000,REF_CLK_FREQ=0,PL_FAST_TRAIN="FALSE")>.

Elaborating module <GTX_DRP_CHANALIGN_FIX_3752_V6(C_SIMULATION=0)>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 180: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v" Line 229: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <GTX_RX_VALID_FILTER_V6(CLK_COR_MIN_LAT=28)>.

Elaborating module <GTX_TX_SYNC_RATE_V6(C_SIMULATION=0)>.

Elaborating module
<GTXE1(TX_DRIVE_MODE="PIPE",TX_DEEMPH_1=5'b10010,TX_MARGIN_FULL_0=7'b1001101,TX_CLK_SOURCE="RXPLL",POWER_SAVE=10'b0110100,CM_TRIM=2'b01,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,RCV_TERM_GND="TRUE",RCV_TERM_VTTRX="FALSE",RX_DLYALIGN_EDGESET=5'b010,RX_DLYALIGN_LPFINC=4'b0110,RX_DLYALIGN_OVRDSETTING=8'b10000000,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_OVRDSETTING=8'b10000000,TXPLL_CP_CFG=8'b0101,OOBDETECT_THRESHOLD=3'b011,RXPLL_CP_CFG=8'b0101,TX_TDCC_CFG=2'b11,BIAS_CFG=17'b0,AC_CAP_DIS="FALSE",DFE_CFG=8'b011011,SIM_TX_ELEC_IDLE_LEVEL="1",SIM_RECEIVER_DETECT_PASS="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,CHAN_BOND_SEQ_2_CFG=5'b11111,CHAN_BOND_KEEP_ALIGN="TRUE",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_EN_IDLE_RESET_BUF="TRUE",TX_DATA_WIDTH=20,RX_DATA_WIDTH=20,ALIGN_COMMA_WORD=1,CHAN_BOND_1_MAX_SKEW=7,CHAN_BOND_2_MAX_SKEW=1,CHAN
_BOND_SEQ_1_1=10'b01000101,CHAN_BOND_SEQ_1_2=10'b01000101,CHAN_BOND_SEQ_1_3=10'b01000101,CHAN_BOND_SEQ_1_4=10'b0110111100,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0100111100,CHAN_BOND_SEQ_2_2=10'b0100111100,CHAN_BOND_SEQ_2_3=10'b0110111100,CHAN_BOND_SEQ_2_4=10'b0100111100,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="TRUE",CHAN_BOND_SEQ_LEN=4,RX_CLK25_DIVIDER=4,TX_CLK25_DIVIDER=4,CLK_COR_ADJ_LEN=1,CLK_COR_DET_LEN=1,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=30,CLK_COR_MIN_LAT=28,CLK_COR_PRECEDENCE="TRUE",CLK_CORRECT_USE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0100011100,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",COMMA_10B_ENABLE=10'b1111111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="TRUE",MCOMMA_10B_VALUE=10
'b1010000011,MCOMMA_DETECT="TRUE",PCI_EXPRESS_MODE="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RXPLL_DIVSEL_FB=5,TXPLL_DIVSEL_FB=5,RXPLL_DIVSEL_REF=1,TXPLL_DIVSEL_REF=1,RXPLL_DIVSEL_OUT=2,TXPLL_DIVSEL_OUT=2,RXPLL_DIVSEL45_FB=5,TXPLL_DIVSEL45_FB=5,RX_BUFFER_USE="TRUE",RX_DECODE_SEQ_MATCH="TRUE",RX_LOS_INVALID_INCR=8,RX_LOSS_OF_SYNC_FSM="FALSE",RX_LOS_THRESHOLD=128,RX_SLIDE_MODE="OFF",RX_XCLK_SEL="RXREC",TX_BUFFER_USE="FALSE",TX_XCLK_SEL="TXUSR",TXPLL_LKDET_CFG=3'b101,RX_EYE_SCANMODE=2'b0,RX_EYE_OFFSET=8'b01001100,PMA_RX_CFG=25'b010111001110000000001000,TRANS_TIME_NON_P2=8'b010,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_TO_P2=10'b01100100,TRANS_TIME_RATE=8'b11010111,SHOW_REALIGN_COMMA="FALSE",TX_PMADATA_OPT=1'b1,PMA_TX_CFG=20'b10000000000010000010,TXOUTCLK_CTRL="TXPLLREFCLK_DIV1")>.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pcie_bram_top_v6(DEV_CAP_MAX_PAYLOAD_SUPPORTED=1,VC0_TX_LASTPACKET=28,TL_TX_RAM_RADDR_LATENCY=1,TL_TX_RAM_RDATA_LATENCY=3,TL_TX_RAM_WRITE_LATENCY=1,VC0_RX_LIMIT=13'b01111111111,TL_RX_RAM_RADDR_LATENCY=1,TL_RX_RAM_RDATA_LATENCY=3,TL_RX_RAM_WRITE_LATENCY=1)>.
"D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_bram_top_v6.v" Line 126. $display [ $time ] pcie_bram_top_v6 ROWS_TX 1 COLS_TX 2
"D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_bram_top_v6.v" Line 127. $display [ $time ] pcie_bram_top_v6 ROWS_RX 1 COLS_RX 2

Elaborating module <pcie_brams_v6(NUM_BRAMS=2,RAM_RADDR_LATENCY=1,RAM_RDATA_LATENCY=3,RAM_WRITE_LATENCY=1)>.
WARNING:HDLCompiler:1016 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_bram_v6.v" Line 257: Port DOPB is not connected to this instance

Elaborating module <pcie_bram_v6(DOB_REG=1,WIDTH=7'b0100100)>.

Elaborating module <RAMB36(DOA_REG=0,DOB_REG=1,READ_WIDTH_A=0,READ_WIDTH_B=7'b0100100,WRITE_WIDTH_A=7'b0100100,WRITE_WIDTH_B=0,WRITE_MODE_A="NO_CHANGE")>.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 2256: Size mismatch in connection of port <mim_tx_rdata>. Formal port size is 72-bit while actual signal size is 69-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" Line 2264: Size mismatch in connection of port <mim_rx_rdata>. Formal port size is 72-bit while actual signal size is 68-bit.

Elaborating module <pcie_upconfig_fix_3451_v6(UPSTREAM_FACING="TRUE",PL_FAST_TRAIN="FALSE",LINK_CAP_MAX_LINK_WIDTH=6'b01000)>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" Line 983: Assignment to rx_func_level_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 305: Size mismatch in connection of port <trn_td>. Formal port size is 128-bit while actual signal size is 129-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 315: Size mismatch in connection of port <trn_rd>. Formal port size is 128-bit while actual signal size is 129-bit.
WARNING:HDLCompiler:1016 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" Line 234: Port trn_rnp_ok_n is not connected to this instance

Elaborating module <pcie_app_v6>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" Line 198: Assignment to trn_tecrc_gen_n ignored, since the identifier is never used

Elaborating module <BMD(INTERFACE_WIDTH=128,INTERFACE_TYPE=4'b011,FPGA_FAMILY=8'b010100)>.
WARNING:HDLCompiler:1016 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" Line 623: Port cur_wr_count_o is not connected to this instance

Elaborating module <BMD_EP(INTERFACE_WIDTH=128,INTERFACE_TYPE=4'b011,FPGA_FAMILY=8'b010100)>.

Elaborating module <BMD_EP_MEM_ACCESS(INTERFACE_TYPE=4'b011,FPGA_FAMILY=8'b010100)>.

Elaborating module <BMD_EP_MEM(INTERFACE_TYPE=4'b011,FPGA_FAMILY=8'b010100)>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP_MEM.v" Line 340: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP_MEM.v" Line 410: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP_MEM.v" Line 696: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <multiplier_size>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" Line 445: Assignment to mrd_phant_func_dis1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" Line 460: Assignment to mwr_phant_func_dis1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" Line 497: Assignment to rd_metering ignored, since the identifier is never used

Elaborating module <BMD_GEN2>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_GEN2.v" Line 87: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <BMD_RX_ENGINE(M=4,LEN=3)>.
WARNING:HDLCompiler:97 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 251: addr_o was previously declared with a different range
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 544: Result of 30-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 609: Result of 30-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 733: Result of 30-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 810: Result of 30-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 1759: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <Rev_RAM>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\Rev_RAM.v" Line 39: Empty module <Rev_RAM> remains a black box.

Elaborating module <DMA_128_Buffer>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\DMA_128_Buffer.v" Line 39: Empty module <DMA_128_Buffer> remains a black box.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 1954: Assignment to full ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 1958: Size mismatch in connection of port <rd_data_count>. Formal port size is 9-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 1958: Assignment to rd_data_count ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 1959: Size mismatch in connection of port <wr_data_count>. Formal port size is 9-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" Line 1959: Assignment to wr_data_count ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" Line 561: Size mismatch in connection of port <trn_rrem_n>. Formal port size is 2-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" Line 575: Size mismatch in connection of port <addr_o>. Formal port size is 11-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" Line 605: Size mismatch in connection of port <mrd_len_i>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1016 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" Line 1016: Port check is not connected to this instance

Elaborating module <BMD_TX_ENGINE(M=4)>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" Line 366: Result of 9-bit expression is truncated to fit in 7-bit target.

Elaborating module <BMD_INTR_CTRL>.
WARNING:HDLCompiler:1308 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_INTR_CTRL.v" Line 106: Found full_case directive in module BMD_INTR_CTRL. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:91 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_INTR_CTRL.v" Line 220: Signal <cfg_interrupt_legacyclr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1308 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_INTR_CTRL.v" Line 178: Found full_case directive in module BMD_INTR_CTRL. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_INTR_CTRL.v" Line 255: Found full_case directive in module BMD_INTR_CTRL. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <DMA_Buffer_FWFT>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\DMA_Buffer_FWFT.v" Line 39: Empty module <DMA_Buffer_FWFT> remains a black box.

Elaborating module <crc_32b>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" Line 1094: Assignment to rx_flow_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" Line 1128: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" Line 1134: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" Line 634: Size mismatch in connection of port <trn_trem_n>. Formal port size is 2-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" Line 660: Assignment to rd_addr ignored, since the identifier is never used

Elaborating module <BMD_RD_THROTTLE>.

Elaborating module <BMD_TO_CTRL>.

Elaborating module <BMD_CFG_CTRL>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_CFG_CTRL.v" Line 84: Assignment to cfg_msi_control ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" Line 246: Size mismatch in connection of port <trn_trem_n>. Formal port size is 16-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" Line 256: Size mismatch in connection of port <trn_rrem_n>. Formal port size is 16-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:552 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" Line 240: Input port cfg_phant_func_en is not connected on this instance
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 437: Size mismatch in connection of port <trn_td>. Formal port size is 128-bit while actual signal size is 129-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 447: Size mismatch in connection of port <trn_rd>. Formal port size is 128-bit while actual signal size is 129-bit.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 556: Assignment to debug_access ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" Line 418: Input port trn_tcfg_req_n is not connected on this instance
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 484: Size mismatch in connection of port <debug_tx>. Formal port size is 512-bit while actual signal size is 256-bit.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 484: Assignment to debug_tx ignored, since the identifier is never used

Elaborating module <DDR3_Ctrl_Top>.

Elaborating module <ddr3_case(CH_NUM=2)>.

Elaborating module <IBUFGDS(DIFF_TERM="TRUE",IBUF_LOW_PWR="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 472: Assignment to clk_ref_ibufg ignored, since the identifier is never used

Elaborating module <iodelay_ctrl(TCQ=100,IODELAY_GRP="IODELAY_MIG",INPUT_CLK_TYPE="DIFFERENTIAL",RST_ACT_LOW=0)>.

Elaborating module <MMCM_BASE(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT_F=5.0,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=5.0,CLKOUT0_DIVIDE_F=2.5,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT6_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=0.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT6_PHASE=0.0,CLKOUT1_DIVIDE=5,CLKOUT2_DIVIDE=5,CLKOUT3_DIVIDE=5,CLKOUT4_DIVIDE=5,CLKOUT5_DIVIDE=5,CLKOUT6_DIVIDE=5,CLKOUT4_CASCADE="FALSE",CLOCK_HOLD="FALSE",DIVCLK_DIVIDE=1,REF_JITTER1=0.0,STARTUP_WAIT="FALSE")>.

Elaborating module <IDELAYCTRL>.

Elaborating module <infrastructure(TCQ=100,CLK_PERIOD=5000,nCK_PER_CLK=2,MMCM_ADV_BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT_F=6,DIVCLK_DIVIDE=2,CLKOUT_DIVIDE=3,RST_ACT_LOW=0)>.

Elaborating module <MMCM_ADV(BANDWIDTH="OPTIMIZED",CLOCK_HOLD="FALSE",COMPENSATION="INTERNAL",REF_JITTER1=0.005,REF_JITTER2=0.005,STARTUP_WAIT="FALSE",CLKIN1_PERIOD=2.5,CLKIN2_PERIOD=10.0,CLKFBOUT_MULT_F=6,DIVCLK_DIVIDE=2,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=3,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=6,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=3,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=0.0,CLKOUT2_USE_FINE_PS="TRUE",CLKOUT3_DIVIDE=24,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=0.0,CLKOUT3_USE_FINE_PS="FALSE",CLKOUT4_CASCADE="FALSE",CLKOUT4_DIVIDE=1,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT4_USE_FINE_PS="FALSE",CLKOUT5_DIVIDE=1,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLKOUT5_USE_FINE_PS="FALSE",CLKOUT6_DIVIDE=1,CLKOUT6_DUTY_CYCLE=0.5,CLKOUT6_PHASE=0.0,CLKOUT6_USE_FINE_PS="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 510: Assignment to uclk ignored, since the identifier is never used

Elaborating module <memc_ui_top(ADDR_CMD_MODE="1T",BANK_WIDTH=3,CK_WIDTH=1,CKE_WIDTH=1,nCK_PER_CLK=2,COL_WIDTH=10,CS_WIDTH=1,DM_WIDTH=8,nCS_PER_RANK=1,DEBUG_PORT="OFF",IODELAY_GRP="IODELAY_MIG",DQ_WIDTH=64,DQS_WIDTH=8,DQS_CNT_WIDTH=3,ORDERING="NORM",OUTPUT_DRV="HIGH",PHASE_DETECT="ON",RANK_WIDTH=1,REFCLK_FREQ=200,REG_CTRL="OFF",ROW_WIDTH=15,RTT_NOM="60",RTT_WR="OFF",SIM_CAL_OPTION="NONE",SIM_INIT_OPTION="NONE",SIM_BYPASS_INIT_CAL="OFF",WRLVL="ON",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,tPRDI=1000000,tREFI=7800000,tZQI=128000000,BURST_MODE="8",BM_CNT_WIDTH=2,tCK=2500,ADDR_WIDTH=29,TCQ=100,ECC_TEST="OFF",PAYLOAD_WIDTH=64)>.

Elaborating module
<mem_intfc(TCQ=100,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",BURST_TYPE="SEQ",CK_WIDTH=1,CKE_WIDTH=1,CL=6,COL_WIDTH=10,CS_WIDTH=1,CWL=5,DATA_WIDTH=64,DATA_BUF_ADDR_WIDTH=8,DATA_BUF_OFFSET_WIDTH=1,DM_WIDTH=8,USE_DM_PORT=1,DQ_CNT_WIDTH=6,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",PAYLOAD_WIDTH=64,ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=29,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCS_PER_RANK=1,ORDERING="NORM",PHASE_DETECT="ON",IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="OFF",STARVE_LIMIT=2,tCK=2500,tFAW=50000,tPRDI=1000000,tRAS=37500,tRCD=13130,tREFI=7800000,tRFC=260000,tRP=13130,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,WRLVL="ON",DEBUG_PORT="OFF",CAL_WIDTH="HALF",RANK_WIDTH=1,RANKS=1,ROW_WIDTH=15,SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,SIM_BYPASS_INIT_CAL="OFF",SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE",REFCLK_FREQ=200,nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC
_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\mem_intfc.v" Line 383: Assignment to dfi_odt_nom0_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\mem_intfc.v" Line 429: Signal <slot_1_present> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <mc(TCQ=100,PAYLOAD_WIDTH=64,MC_ERR_ADDR_WIDTH=29,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,DATA_WIDTH=64,DATA_BUF_ADDR_WIDTH=8,DATA_BUF_OFFSET_WIDTH=1,DRAM_TYPE="DDR3",DQS_WIDTH=8,DQ_WIDTH=64,ECC="OFF",ECC_WIDTH=0,nBANK_MACHS=4,nCK_PER_CLK=2,nSLOTS=1,CL=6,nCS_PER_RANK=1,CWL=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,PHASE_DETECT="ON",ROW_WIDTH=15,RTT_NOM="60",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,tCK=2500,tFAW=50000,tPRDI=1000000,tRAS=37500,tRCD=13130,tREFI=7800000,tRFC=260000,tRP=13130,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64)>.

Elaborating module <rank_mach(BURST_MODE="8",CS_WIDTH=1,DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=32'sb0101000,nBANK_MACHS=4,nCK_PER_CLK=2,CL=6,nFAW=32'sb010100,nREFRESH_BANK=8,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,PHASE_DETECT="ON",REFRESH_TIMER_DIV=32'sb0100111,ZQ_TIMER_DIV=32'sb010011100010000000000)>.

Elaborating module <rank_cntrl(BURST_MODE="8",ID=0,nBANK_MACHS=4,nCK_PER_CLK=2,CL=6,nFAW=32'sb010100,nREFRESH_BANK=8,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,PHASE_DETECT="ON",REFRESH_TIMER_DIV=32'sb0100111)>.

Elaborating module <SRLC32E(INIT=32'b0)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\rank_cntrl.v" Line 146: Net <add_rrd_inhbt> does not have a driver.

Elaborating module <rank_common(DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=32'sb0101000,nBANK_MACHS=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=32'sb0100111,ZQ_TIMER_DIV=32'sb010011100010000000000)>.

Elaborating module <round_robin_arb(WIDTH=2)>.

Elaborating module <round_robin_arb(WIDTH=1)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\round_robin_arb.v" Line 153: Net <channel[0].inh_group[0]> does not have a driver.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\mc.v" Line 443: Result of 64-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\mc.v" Line 444: Result of 64-bit expression is truncated to fit in 8-bit target.

Elaborating module <bank_mach(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nCS_PER_RANK=1,nOP_WAIT=0,nRAS=32'sb01111,nRCD=32'sb0110,nRFC=32'sb01101000,nRTP=4,nRP=32'sb0110,nSLOTS=1,nWR=32'sb0110,ORDERING="NORM",RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,ROW_WIDTH=15,RTT_NOM="60",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,tZQCS=64)>.

Elaborating module <bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=15,STARVE_LIMIT=2)>.

Elaborating module <bank_compare(BANK_WIDTH=3,TCQ=100,BURST_MODE="8",COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=8,ECC="OFF",RANK_WIDTH=1,RANKS=1,ROW_WIDTH=15)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_compare.v" Line 168: Net <req_rank_r_lcl[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_compare.v" Line 169: Net <req_rank_ns[0]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_compare.v" Line 201: Net <req_col_r[14]> does not have a driver.

Elaborating module <bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=0)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=15,STARVE_LIMIT=2)>.

Elaborating module <bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=1)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=15,STARVE_LIMIT=2)>.

Elaborating module <bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=2)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=15,STARVE_LIMIT=2)>.

Elaborating module <bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=3)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_common(TCQ=100,BM_CNT_WIDTH=2,LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=2,nOP_WAIT=0,nRFC=32'sb01101000,RANK_WIDTH=1,RANKS=1,CWL=5,tZQCS=64)>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_common.v" Line 426: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <arb_mux(TCQ=100,ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,DATA_BUF_ADDR_VECT_INDX=31,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=2,nCS_PER_RANK=1,nCNFG2WR=2,nSLOTS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=59,ROW_WIDTH=15,RTT_NOM="60",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0)>.

Elaborating module <arb_row_col(TCQ=100,ADDR_CMD_MODE="1T",EARLY_WR_DATA_ADDR="OFF",nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2WR=2)>.

Elaborating module <round_robin_arb(WIDTH=4)>.

Elaborating module <arb_select(TCQ=100,ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,DATA_BUF_ADDR_VECT_INDX=31,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=2,nCS_PER_RANK=1,nSLOTS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=59,ROW_WIDTH=15,RTT_NOM="60",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\arb_select.v" Line 140: Net <row_mux.row_cmd_r[21]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\arb_select.v" Line 198: Net <col_mux.col_cmd_r[21]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\arb_select.v" Line 204: Net <col_mux.col_row_r[14]> does not have a driver.

Elaborating module <col_mach(TCQ=100,BANK_WIDTH=3,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,DATA_BUF_ADDR_WIDTH=8,DATA_BUF_OFFSET_WIDTH=1,DELAY_WR_DATA_CNTRL=0,DQS_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",MC_ERR_ADDR_WIDTH=29,nCK_PER_CLK=2,nPHY_WRLAT=0,nRD_EN2CNFG_WR=7,nWR_EN2CNFG_RD=4,nWR_EN2CNFG_WR=4,RANK_WIDTH=1,ROW_WIDTH=15)>.

Elaborating module <RAM32M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\col_mach.v" Line 151: Net <offset_r[1]> does not have a driver.

Elaborating module <phy_top(TCQ=100,REFCLK_FREQ=200,nCS_PER_RANK=1,CAL_WIDTH="HALF",CS_WIDTH=1,nCK_PER_CLK=2,CKE_WIDTH=1,DRAM_TYPE="DDR3",SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,CLK_PERIOD=5000,BANK_WIDTH=3,CK_WIDTH=1,COL_WIDTH=10,DM_WIDTH=8,DQ_CNT_WIDTH=6,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,DRAM_WIDTH=8,ROW_WIDTH=15,RANK_WIDTH=1,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nAL=0,nCL=6,nCWL=5,tRFC=260000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="OFF",WRLVL="ON",PHASE_DETECT="ON",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,USE_DM_PORT=1,DEBUG_PORT="OFF")>.

Elaborating module <phy_init(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DRAM_TYPE="DDR3",BANK_WIDTH=3,COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=64,ROW_WIDTH=15,CS_WIDTH=1,CKE_WIDTH=1,CALIB_ROW_ADD=16'b0,CALIB_COL_ADD=12'b0,CALIB_BA_ADD=3'b0,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nAL=0,nCL=6,nCWL=5,tRFC=260000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="OFF",WRLVL="ON",PHASE_DETECT="ON",nSLOTS=1,SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE")>.

Elaborating module <FDRSE>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 764: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 854: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 879: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 888: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 935: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 950: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 966: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 987: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 1038: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 1051: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:91 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 1211: Signal <auto_cnt_r> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1308 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 1083: Found full_case directive in module phy_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 1565: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 1577: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 1661: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 1739: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v" Line 1749: Found full_case directive in module phy_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <phy_control_io(TCQ=100,BANK_WIDTH=3,RANK_WIDTH=1,nCS_PER_RANK=1,CS_WIDTH=1,CKE_WIDTH=1,ROW_WIDTH=15,WRLVL="ON",nCWL=5,DRAM_TYPE="DDR3",REG_CTRL="OFF",REFCLK_FREQ=200,IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b1,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <phy_clock_io(TCQ=100,CK_WIDTH=1,WRLVL="ON",DRAM_TYPE="DDR3",REFCLK_FREQ=200,IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <phy_ck_iob(TCQ=100,WRLVL="ON",DRAM_TYPE="DDR3",REFCLK_FREQ=200,IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <OBUFDS>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="BUF",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=1)>.

Elaborating module <phy_data_io(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DRAM_TYPE="DDR3",DRAM_WIDTH=8,DM_WIDTH=8,DQ_WIDTH=64,DQS_WIDTH=8,nCWL=5,WRLVL="ON",REFCLK_FREQ=200,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,USE_DM_PORT=1)>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" Line 232: Assignment to rst_r ignored, since the identifier is never used

Elaborating module <phy_dqs_iob(DRAM_TYPE="DDR3",REFCLK_FREQ=200,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <IOBUFDS_DIFF_OUT(IBUF_LOW_PWR="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dqs_iob.v" Line 152: Assignment to dqs_ibuf_n ignored, since the identifier is never used

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="IO",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOADABLE",ODELAY_TYPE="VAR_LOADABLE",IDELAY_VALUE=0,ODELAY_VALUE=0,REFCLK_FREQUENCY=200)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b1,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b1,INIT_TQ=1'b1,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dqs_iob.v" Line 288: Assignment to dqs_n_tfb ignored, since the identifier is never used

Elaborating module <ISERDESE1(DATA_RATE="DDR",DATA_WIDTH=4,DYN_CLKDIV_INV_EN="TRUE",DYN_CLK_INV_EN="FALSE",INIT_Q1=1'b0,INIT_Q2=1'b0,INIT_Q3=1'b0,INIT_Q4=1'b0,INTERFACE_TYPE="MEMORY_DDR3",NUM_CE=2,IOBDELAY="IFD",OFB_USED="FALSE",SERDES_MODE="MASTER",SRVAL_Q1=1'b0,SRVAL_Q2=1'b0,SRVAL_Q3=1'b0,SRVAL_Q4=1'b0)>.

Elaborating module <rd_bitslip(TCQ=100)>.

Elaborating module <phy_dm_iob(TCQ=100,nCWL=5,DRAM_TYPE="DDR3",WRLVL="ON",REFCLK_FREQ=200,IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG")>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dm_iob.v" Line 147: Assignment to mask_data_rise0_r4 ignored, since the identifier is never used

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VAR_LOADABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="DATA")>.

Elaborating module <OBUF>.

Elaborating module <phy_dq_iob(TCQ=100,nCWL=5,DRAM_TYPE="DDR3",WRLVL="ON",REFCLK_FREQ=200,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <IOBUF(IBUF_LOW_PWR="FALSE")>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="IO",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOADABLE",IDELAY_VALUE=0,ODELAY_TYPE="VAR_LOADABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="DATA")>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dq_iob.v" Line 239: Assignment to wr_data_rise0_r4 ignored, since the identifier is never used

Elaborating module <phy_dly_ctrl(TCQ=100,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,RANK_WIDTH=1,nCWL=5,WRLVL="ON",PHASE_DETECT="ON",DRAM_TYPE="DDR3",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,DEBUG_PORT="OFF")>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dly_ctrl.v" Line 198: Assignment to dqs_oe_r ignored, since the identifier is never used

Elaborating module <phy_write(TCQ=100,WRLVL="ON",DQ_WIDTH=64,DQS_WIDTH=8,DRAM_TYPE="DDR3",RANK_WIDTH=1,nCWL=5,REG_CTRL="OFF")>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_write.v" Line 269: Assignment to wrdata_en_r7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_write.v" Line 1549: Assignment to wrlvl_done_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_write.v" Line 1634: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_write.v" Line 1758: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_write.v" Line 1761: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_write.v" Line 1764: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_write.v" Line 1767: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <phy_wrlvl(TCQ=100,DQS_CNT_WIDTH=3,DQ_WIDTH=64,DQS_WIDTH=8,DRAM_WIDTH=8,CS_WIDTH=1,CAL_WIDTH="HALF",DQS_TAP_CNT_INDEX=39,SHIFT_TBY4_TAP=32'sb01000,SIM_CAL_OPTION="NONE")>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_wrlvl.v" Line 284: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_wrlvl.v" Line 298: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_wrlvl.v" Line 523: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_wrlvl.v" Line 540: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_wrlvl.v" Line 453: Assignment to wl_state_r1 ignored, since the identifier is never used

Elaborating module <phy_read(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,REFCLK_FREQ=200,DQS_WIDTH=8,DQ_WIDTH=64,DRAM_WIDTH=8,IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.

Elaborating module <phy_rdclk_gen(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DQS_WIDTH=8,REFCLK_FREQ=200,IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0)>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdclk_gen.v" Line 310: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdclk_gen.v" Line 324: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdclk_gen.v" Line 331: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdclk_gen.v" Line 339: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdclk_gen.v" Line 301: Found full_case directive in module phy_rdclk_gen. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="MEMORY_DDR3",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VARIABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="CLOCK")>.

Elaborating module <BUFIO>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VARIABLE",ODELAY_VALUE=16,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="CLOCK")>.

Elaborating module <BUFR(BUFR_DIVIDE="2",SIM_DEVICE="VIRTEX6")>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdclk_gen.v" Line 173: Net <ocbextend_rsync[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdclk_gen.v" Line 180: Net <rsync_bufr[3]> does not have a driver.

Elaborating module <phy_rdctrl_sync(TCQ=100)>.

Elaborating module <SRLC32E>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdctrl_sync.v" Line 163: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <phy_rddata_sync(TCQ=100,DQ_WIDTH=64,DQS_WIDTH=8,DRAM_WIDTH=8,nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.

Elaborating module <circ_buffer(TCQ=100,DATA_WIDTH=108,BUF_DEPTH=6)>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\circ_buffer.v" Line 143: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\circ_buffer.v" Line 170: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <RAM64X1D(INIT=64'b0)>.

Elaborating module <circ_buffer(TCQ=100,DATA_WIDTH=180,BUF_DEPTH=6)>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\circ_buffer.v" Line 143: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\circ_buffer.v" Line 170: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <phy_rdlvl(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,REFCLK_FREQ=200,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,DRAM_WIDTH=8,nCL=6,PD_TAP_REQ=0,SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF")>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 565: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 646: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 706: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 877: Assignment to prev_found_edge_valid_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 917: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 945: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1024: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1045: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1047: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1166: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1178: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1282: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1291: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1295: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1316: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1342: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1355: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1356: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1371: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1394: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1404: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1412: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1478: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1480: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1482: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1496: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1524: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1072: Assignment to found_two_edge_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1540: Result of 31-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1649: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1783: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1808: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1879: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1973: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1983: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 1994: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 2036: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v" Line 2090: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <phy_pd_top(TCQ=100,DQS_CNT_WIDTH=3,DQS_WIDTH=8,PD_LHC_WIDTH=16,PD_CALIB_MODE="PARALLEL",PD_MSB_SEL=8,PD_DQS0_ONLY="ON",SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF")>.

Elaborating module <phy_pd(TCQ=100,SIM_CAL_OPTION="NONE",PD_LHC_WIDTH=16)>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_pd.v" Line 199: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_pd.v" Line 229: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_pd.v" Line 416: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_pd.v" Line 417: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_pd.v" Line 593: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_top.v" Line 968: Net <out_oserdes_wc> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" Line 579: Assignment to ecc_single ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" Line 581: Assignment to ecc_err_addr ignored, since the identifier is never used

Elaborating module <ui_top(TCQ=100,APP_DATA_WIDTH=256,APP_MASK_WIDTH=32'sb0100000,BANK_WIDTH=3,COL_WIDTH=10,CWL=5,ECC="OFF",ECC_TEST="OFF",ORDERING="NORM",RANKS=1,RANK_WIDTH=1,ROW_WIDTH=15)>.

Elaborating module <ui_cmd(TCQ=100,ADDR_WIDTH=29,BANK_WIDTH=3,COL_WIDTH=10,RANK_WIDTH=1,ROW_WIDTH=15,RANKS=1)>.

Elaborating module <ui_wr_data(TCQ=100,APP_DATA_WIDTH=256,APP_MASK_WIDTH=32'sb0100000,ECC="OFF",ECC_TEST="OFF",CWL=5)>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ui_wr_data.v" Line 232: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <ui_rd_data(TCQ=100,APP_DATA_WIDTH=256,ECC="OFF",ORDERING="NORM")>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ui_rd_data.v" Line 199: Net <app_ecc_multiple_err_r[3]> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" Line 630: Assignment to hi_priority ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" Line 386: Net <app_raw_not_ecc[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" Line 387: Net <app_correct_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" Line 405: Net <data_buf_addr[7]> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 585: Assignment to ddr3_parity ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 594: Assignment to bank_mach_next ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 595: Assignment to app_ecc_multiple_err_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 597: Assignment to app_rd_data_end ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 614: Assignment to dbg_wrlvl_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 615: Assignment to dbg_wrlvl_done ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 616: Assignment to dbg_wrlvl_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 617: Assignment to dbg_wl_dqs_inverted ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 618: Assignment to dbg_wr_calib_clk_delay ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 619: Assignment to dbg_wl_odelay_dqs_tap_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 620: Assignment to dbg_wl_odelay_dq_tap_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 621: Assignment to dbg_rdlvl_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 622: Assignment to dbg_rdlvl_done ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 623: Assignment to dbg_rdlvl_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 624: Assignment to dbg_cpt_tap_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 625: Assignment to dbg_cpt_first_edge_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 626: Assignment to dbg_cpt_second_edge_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 627: Assignment to dbg_rd_bitslip_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 628: Assignment to dbg_rd_clkdly_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 629: Assignment to dbg_rd_active_dly ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 640: Assignment to dbg_dqs_tap_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 641: Assignment to dbg_dq_tap_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 642: Assignment to dbg_rddata ignored, since the identifier is never used

Elaborating module <ddr3_ctrl(BANK_WIDTH=3,COL_WIDTH=10,DM_WIDTH=8,DQ_WIDTH=64,ROW_WIDTH=15,BURST_LEN=8,APPDATA_WIDTH=256,CS_WIDTH=1,ADDR_WIDTH=29,CH_NUM=2,STATE_CNT=16,STATE_CNT_WIDTH=4,DATA_CNT_WIDTH=5)>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_ctrl.v" Line 339: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_ctrl.v" Line 341: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_ctrl.v" Line 408: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_ctrl.v" Line 420: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_ctrl.v" Line 441: Assignment to sof ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_ctrl.v" Line 442: Assignment to eof ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_ctrl.v" Line 461: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_ctrl.v" Line 117: Net <wr_data_en> does not have a driver.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 676: Size mismatch in connection of port <app_af_addr>. Formal port size is 31-bit while actual signal size is 29-bit.

Elaborating module <ben_addr_ctrl(CH_NUM=2,ADDR_WIDTH=29,ADDR_PER_DMA_WIDTH=7)>.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 745: Result of 256-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 752: Result of 256-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 337: Net <clk_ref> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" Line 441: Net <error> does not have a driver.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\DDR3_Ctrl_top.v" Line 280: Size mismatch in connection of port <wr_data_valid>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\DDR3_Ctrl_top.v" Line 285: Size mismatch in connection of port <rd_data_valid>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\DDR3_Ctrl_top.v" Line 306: Size mismatch in connection of port <ASYNC_OUT>. Formal port size is 8-bit while actual signal size is 10-bit.

Elaborating module <usr_data_buf_64b>.

Elaborating module <ddr2_fifo_128to64_16KB>.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\usr_data_buf_64b.v" Line 120: Size mismatch in connection of port <rd_data_count>. Formal port size is 11-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\usr_data_buf_64b.v" Line 130: Result of 128-bit expression is truncated to fit in 64-bit target.

Elaborating module <ddr2_fifo_64to128_16KB_TH>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\CORES\ddr2_fifo_64to128_16KB_TH.v" Line 39: Empty module <ddr2_fifo_64to128_16KB_TH> remains a black box.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\usr_data_buf_64b.v" Line 182: Size mismatch in connection of port <wr_data_count>. Formal port size is 11-bit while actual signal size is 10-bit.

Elaborating module <data_cnt>.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\DDR3_Ctrl_top.v" Line 371: Size mismatch in connection of port <debug>. Formal port size is 256-bit while actual signal size is 255-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\DDR3_Ctrl_top.v" Line 372: Size mismatch in connection of port <user_debug>. Formal port size is 256-bit while actual signal size is 255-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 509: Size mismatch in connection of port <usr_tx_clk>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 513: Assignment to usr_tx_fifo_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 514: Assignment to usr_tx_fifo_underflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 515: Assignment to ddr2_outgress_almostempty ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 518: Size mismatch in connection of port <usr_rx_clk>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 522: Assignment to usr_rx_fifo_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 523: Assignment to usr_rx_fifo_underflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 524: Assignment to ddr2_ingress_almostfull ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 547: Assignment to TRIG ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 549: Size mismatch in connection of port <ddr3_addr_dbg>. Formal port size is 256-bit while actual signal size is 512-bit.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 549: Assignment to ddr3_addr_dbg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 550: Assignment to TRIG_USR ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 551: Assignment to TRIG_DDR ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 553: Assignment to u_cnt_debug ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 621: Port check is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 695: Port check is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 767: Port check is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 830: Port check is not connected to this instance

Elaborating module <PCIE_GTP_Interface(APPDATA_WIDTH=128)>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 350: Assignment to Import_Channel_A ignored, since the identifier is never used

Elaborating module <FIFO_32to64>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\FIFO_32to64.v" Line 39: Empty module <FIFO_32to64> remains a black box.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 481: Assignment to Tx_Comm_Fifo_Full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 482: Assignment to Tx_Comm_Fifo_Overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 488: Assignment to Tx_Comm_Fifo_Underflow ignored, since the identifier is never used

Elaborating module <FIFO_64to32>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\FIFO_64to32.v" Line 39: Empty module <FIFO_64to32> remains a black box.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 525: Size mismatch in connection of port <din>. Formal port size is 32-bit while actual signal size is 64-bit.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 526: Assignment to Rx_Command_Fifo_Full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 527: Assignment to Rx_Command_Fifo_Overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 532: Assignment to Rx_Command_Fifo_Empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 533: Assignment to Rx_Command_Fifo_Underflow ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 535: Size mismatch in connection of port <rd_data_count>. Formal port size is 10-bit while actual signal size is 11-bit.

Elaborating module <crc_64b>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 629: Assignment to gtx_rx_err ignored, since the identifier is never used

Elaborating module <FIFO_64t128>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\FIFO_64t128.v" Line 39: Empty module <FIFO_64t128> remains a black box.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 641: Assignment to Rx_Data_Fifo_Full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 642: Assignment to Rx_Data_Fifo_Overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 648: Assignment to Rx_Data_Fifo_Underflow ignored, since the identifier is never used

Elaborating module <crc_128b>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 703: Assignment to ddr_wr_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 775: Assignment to ddr_rd_err ignored, since the identifier is never used

Elaborating module <FIFO_128to64>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\FIFO_128to64.v" Line 39: Empty module <FIFO_128to64> remains a black box.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 786: Assignment to From_DDR2_Fifo_Full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 787: Assignment to From_DDR2_Fifo_Overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 793: Assignment to From_DDR2_Fifo_Underflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 838: Assignment to dma_wr_err ignored, since the identifier is never used

Elaborating module <FIFO_128to64_T>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ipcore_dir\FIFO_128to64_T.v" Line 39: Empty module <FIFO_128to64_T> remains a black box.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 850: Assignment to DDR3_TO_GTX_FIFO_Full ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 1100: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 1101: Result of 65-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" Line 278: Net <transfer_error_cnt[31]> does not have a driver.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 618: Size mismatch in connection of port <regu_wr_addr>. Formal port size is 32-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 622: Size mismatch in connection of port <regu_rd_addr>. Formal port size is 32-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:25 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\flashboard\flashboard_nand.v" Line 180: Module <rocketiox2_top> does not have a port named <rst_clk>.

Elaborating module <flashboard_nand>.

Elaborating module <gtx_lane_reset1(rst_clk_freq=100000000,gtx_clk_freq=250000000)>.

Elaborating module <gtx_detect1(clk_freq=250000000,timer=1,req_num=30)>.

Elaborating module <gtx_detect1(clk_freq=250000000,timer=30,req_num=30)>.

Elaborating module <gtx_reset1(clk_freq=100000000,delay_timer=1)>.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\flashboard\flashboard_nand.v" Line 171: Size mismatch in connection of port <rst_debug>. Formal port size is 10-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\flashboard\flashboard_nand.v" Line 171: Assignment to rst_debug ignored, since the identifier is never used

Elaborating module <rocketiox2_top>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" Line 347: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" Line 348: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2.v" Line 192: Port RXCLKCORCNT_OUT is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2.v" Line 255: Port RXCLKCORCNT_OUT is not connected to this instance

Elaborating module <rocketiox2(WRAPPER_SIM_GTXRESET_SPEEDUP=1)>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2.v" Line 179: Assignment to tied_to_ground_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2.v" Line 180: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2.v" Line 181: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module <rocketiox2_gtx(GTX_SIM_GTXRESET_SPEEDUP=1,GTX_TX_CLK_SOURCE="RXPLL",GTX_POWER_SAVE=10'b0110100)>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2_gtx.v" Line 161: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module
<GTXE1(SIM_RECEIVER_DETECT_PASS="TRUE",SIM_TX_ELEC_IDLE_LEVEL="X",SIM_GTXRESET_SPEEDUP=1,SIM_VERSION="2.0",SIM_TXREFCLK_SOURCE=3'b0,SIM_RXREFCLK_SOURCE=3'b0,TX_CLK_SOURCE="RXPLL",TX_OVERSAMPLE_MODE="FALSE",TXPLL_COM_CFG=24'b01000010110100000001010,TXPLL_CP_CFG=8'b01101,TXPLL_DIVSEL_FB=4,TXPLL_DIVSEL_OUT=1,TXPLL_DIVSEL_REF=1,TXPLL_DIVSEL45_FB=5,TXPLL_LKDET_CFG=3'b111,TX_CLK25_DIVIDER=5,TXPLL_SATA=2'b0,TX_TDCC_CFG=2'b11,PMA_CAS_CLK_EN="FALSE",POWER_SAVE=10'b0110100,GEN_TXUSRCLK="TRUE",TX_DATA_WIDTH=20,TX_USRCLK_CFG=6'b0,TXOUTCLK_CTRL="TXOUTCLKPMA_DIV2",TXOUTCLK_DLY=10'b0,TX_PMADATA_OPT=1'b0,PMA_TX_CFG=20'b10000000000010000010,TX_BUFFER_USE="TRUE",TX_BYTECLK_CFG=6'b0,TX_EN_RATE_RESET_BUF="TRUE",TX_XCLK_SEL="TXOUT",TX_DLYALIGN_CTRINC=4'b0100,TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_MONSEL=3'b0,TX_DLYALIGN_OVRDSETTING=8'b10000000,GEARBOX_ENDEC=3'b0,TXGEARBOX_USE="FALSE",TX_DRIVE_MODE="DIRECT",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,TXDRIVE_LOOPBACK_HIZ="FALSE",TXDRIVE_LOOPBACK_PD="FALSE",COM_BURST_
VAL=4'b1111,TX_DEEMPH_0=5'b11010,TX_DEEMPH_1=5'b10000,TX_MARGIN_FULL_0=7'b1001110,TX_MARGIN_FULL_1=7'b1001001,TX_MARGIN_FULL_2=7'b1000101,TX_MARGIN_FULL_3=7'b1000010,TX_MARGIN_FULL_4=7'b1000000,TX_MARGIN_LOW_0=7'b1000110,TX_MARGIN_LOW_1=7'b1000100,TX_MARGIN_LOW_2=7'b1000010,TX_MARGIN_LOW_3=7'b1000000,TX_MARGIN_LOW_4=7'b1000000,RX_OVERSAMPLE_MODE="FALSE",RXPLL_COM_CFG=24'b01000010110100000001010,RXPLL_CP_CFG=8'b01101,RXPLL_DIVSEL_FB=4,RXPLL_DIVSEL_OUT=1,RXPLL_DIVSEL_REF=1,RXPLL_DIVSEL45_FB=5,RXPLL_LKDET_CFG=3'b111,RX_CLK25_DIVIDER=5,GEN_RXUSRCLK="TRUE",RX_DATA_WIDTH=20,RXRECCLK_CTRL="RXRECCLKPMA_DIV2",RXRECCLK_DLY=10'b0,RXUSRCLK_DLY=16'b0,AC_CAP_DIS="TRUE",CDR_PH_ADJ_TIME=5'b10100,OOBDETECT_THRESHOLD=3'b011,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_RX_CFG=25'b010111001110000000001000,RCV_TERM_GND="FALSE",RCV_TERM_VTTRX="TRUE",RX_EN_IDLE_HOLD_CDR="FALSE",RX_EN_IDLE_RESET_FR="FALSE",RX_EN_IDLE_RESET_PH="FALSE",TX_DETECT_RX_CFG=14'b01100000110010,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",CM_TRIM=2'b01
,PMA_RXSYNC_CFG=7'b0,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,BGTEST_CFG=2'b0,BIAS_CFG=17'b0,DFE_CAL_TIME=5'b01100,DFE_CFG=8'b011011,RX_EN_IDLE_HOLD_DFE="TRUE",RX_EYE_OFFSET=8'b01001100,RX_EYE_SCANMODE=2'b0,RXPRBSERR_LOOPBACK=1'b0,ALIGN_COMMA_WORD=2,COMMA_10B_ENABLE=10'b1111111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="FALSE",DEC_PCOMMA_DETECT="FALSE",DEC_VALID_COMMA_ONLY="FALSE",MCOMMA_10B_VALUE=10'b1010000011,MCOMMA_DETECT="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RX_DECODE_SEQ_MATCH="TRUE",RX_SLIDE_AUTO_WAIT=5,RX_SLIDE_MODE="OFF",SHOW_REALIGN_COMMA="TRUE",RX_LOS_INVALID_INCR=8,RX_LOS_THRESHOLD=128,RX_LOSS_OF_SYNC_FSM="FALSE",RXGEARBOX_USE="FALSE",RX_BUFFER_USE="TRUE",RX_EN_IDLE_RESET_BUF="FALSE",RX_EN_MODE_RESET_BUF="TRUE",RX_EN_RATE_RESET_BUF="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",RX_EN_REALIGN_RESET_BUF2="FALSE",RX_FIFO_ADDR_MODE="FULL",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_XCLK_SEL="RXREC",RX_DLYALIGN_CTRINC=4'b1110,RX_DLYALIGN_EDGESET=5
'b010,RX_DLYALIGN_LPFINC=4'b1110,RX_DLYALIGN_MONSEL=3'b0,RX_DLYALIGN_OVRDSETTING=8'b10000000,CLK_COR_ADJ_LEN=2,CLK_COR_DET_LEN=2,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=18,CLK_COR_MIN_LAT=14,CLK_COR_PRECEDENCE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0111111110,CLK_COR_SEQ_1_2=10'b0111111110,CLK_COR_SEQ_1_3=10'b0100000000,CLK_COR_SEQ_1_4=10'b0100000000,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0100000000,CLK_COR_SEQ_2_2=10'b0100000000,CLK_COR_SEQ_2_3=10'b0100000000,CLK_COR_SEQ_2_4=10'b0100000000,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",CLK_CORRECT_USE="TRUE",CHAN_BOND_1_MAX_SKEW=1,CHAN_BOND_2_MAX_SKEW=1,CHAN_BOND_KEEP_ALIGN="FALSE",CHAN_BOND_SEQ_1_1=10'b0,CHAN_BOND_SEQ_1_2=10'b0,CHAN_BOND_SEQ_1_3=10'b0,CHAN_BOND_SEQ_1_4=10'b0,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0,CHAN_BOND_SEQ_2_2=10'b0,CHAN_BOND_SEQ_2_3=10'b0,CHAN_BOND_SEQ_2_4=10'b0,CHAN_BOND_SEQ_2_CFG=5'b0,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="FALSE",CHAN_BOND_SEQ
_LEN=1,PCI_EXPRESS_MODE="FALSE",SAS_MAX_COMSAS=52,SAS_MIN_COMSAS=40,SATA_BURST_VAL=3'b100,SATA_IDLE_VAL=3'b100,SATA_MAX_BURST=7,SATA_MAX_INIT=22,SATA_MAX_WAKE=7,SATA_MIN_BURST=4,SATA_MIN_INIT=12,SATA_MIN_WAKE=4,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_NON_P2=8'b011001,TRANS_TIME_RATE=8'b11111111,TRANS_TIME_TO_P2=10'b01100100>.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2_gtx.v" Line 419: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2_gtx.v" Line 421: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2_gtx.v" Line 422: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" Line 403: Assignment to gtx0_rxcommadet_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" Line 451: Assignment to gtx1_rxcommadet_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" Line 495: Assignment to gtx0_loopback_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" Line 496: Assignment to gtx0_txdiffctrl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" Line 501: Assignment to gtx1_loopback_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" Line 502: Assignment to gtx1_txdiffctrl_i ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" Line 524: Result of 136-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\flashboard\flashboard_nand.v" Line 224: Size mismatch in connection of port <charisk_rx>. Formal port size is 4-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\flashboard\flashboard_nand.v" Line 226: Size mismatch in connection of port <charisk_tx>. Formal port size is 4-bit while actual signal size is 8-bit.

Elaborating module <flashboard_subtop(RD_DATA_FIFO_EMPTY_VALUE=12'b0111)>.

Elaborating module <flashboard_ctrl_fifo_32x16>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\CmdAddrData_FIFO\flashboard_ctrl_fifo_32x16.v" Line 39: Empty module <flashboard_ctrl_fifo_32x16> remains a black box.

Elaborating module <flashboard_data_fifo_32x16>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\CmdAddrData_FIFO\flashboard_data_fifo_32x16.v" Line 39: Empty module <flashboard_data_fifo_32x16> remains a black box.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" Line 169: Size mismatch in connection of port <prog_empty_thresh>. Formal port size is 14-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" Line 175: Assignment to almost_empty ignored, since the identifier is never used

Elaborating module <flashboard_feedback_ctrl_fifo_16x32>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\CmdAddrData_FIFO\flashboard_feedback_ctrl_fifo_16x32.v" Line 39: Empty module <flashboard_feedback_ctrl_fifo_16x32> remains a black box.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" Line 215: Assignment to almost_empty ignored, since the identifier is never used

Elaborating module <flashboard_data_fifo_16x32>.
WARNING:HDLCompiler:1499 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\CmdAddrData_FIFO\flashboard_data_fifo_16x32.v" Line 39: Empty module <flashboard_data_fifo_16x32> remains a black box.

Elaborating module <flashboard_protocol>.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\flashboard\flashboard_nand.v" Line 108: Net <charisk_gtx_tx[7]> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 748: Assignment to debug_subtop0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 749: Assignment to debug_pro0 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 750: Size mismatch in connection of port <dbg_dat_cnt>. Formal port size is 128-bit while actual signal size is 256-bit.
WARNING:HDLCompiler:1127 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 750: Assignment to dbg_dat_cnt ignored, since the identifier is never used

Elaborating module <myicon>.

Elaborating module <ila512>.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 772: Size mismatch in connection of port <TRIG0>. Formal port size is 256-bit while actual signal size is 240-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 773: Size mismatch in connection of port <TRIG1>. Formal port size is 256-bit while actual signal size is 129-bit.

Elaborating module <myila>.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 803: Size mismatch in connection of port <TRIG0>. Formal port size is 256-bit while actual signal size is 134-bit.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 809: Size mismatch in connection of port <TRIG0>. Formal port size is 256-bit while actual signal size is 98-bit.

Elaborating module <myvio>.
WARNING:HDLCompiler:189 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 820: Size mismatch in connection of port <ASYNC_OUT>. Formal port size is 8-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 283: Net <ddr2_outgress_rdy[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 348: Net <gtx_err1> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 803: Net <gtx_err0> does not have a driver.
WARNING:HDLCompiler:634 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 809: Net <gtx_err> does not have a driver.
WARNING:HDLCompiler:552 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 495: Input port ASYNC_OUT[11] is not connected on this instance
WARNING:HDLCompiler:552 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" Line 564: Input port wr_cmd_fullwarning is not connected on this instance
WARNING:Xst:2972 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 621. All outputs of instance <crc_64b_gtx_rx> of block <crc_64b> are unconnected in block <PCIE_GTP_Interface>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 695. All outputs of instance <crc_128b_ddr_wr> of block <crc_128b> are unconnected in block <PCIE_GTP_Interface>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 767. All outputs of instance <crc_128b_ddr_rd> of block <crc_128b> are unconnected in block <PCIE_GTP_Interface>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 830. All outputs of instance <crc_128b_dma_wr> of block <crc_128b> are unconnected in block <PCIE_GTP_Interface>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LS5000_001_PCIE_Card>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v".
        APPDATA_WIDTH = 128
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        REFCLK_FREQ = 200
        IODELAY_GRP = "IODELAY_MIG"
        MMCM_ADV_BANDWIDTH = "OPTIMIZED"
        CLKFBOUT_MULT_F = 6
        DIVCLK_DIVIDE = 2
        CLKOUT_DIVIDE = 3
        nCK_PER_CLK = 2
        tCK = 2500
        DEBUG_PORT = "OFF"
        SIM_BYPASS_INIT_CAL = "OFF"
        nCS_PER_RANK = 1
        DQS_CNT_WIDTH = 3
        RANK_WIDTH = 1
        BANK_WIDTH = 3
        CK_WIDTH = 1
        CKE_WIDTH = 1
        COL_WIDTH = 10
        CS_WIDTH = 1
        DM_WIDTH = 8
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        ROW_WIDTH = 15
        BURST_MODE = "8"
        BM_CNT_WIDTH = 2
        ADDR_CMD_MODE = "1T"
        ORDERING = "NORM"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        tPRDI = 1000000
        tREFI = 7800000
        tZQI = 128000000
        ADDR_WIDTH = 29
        ECC = "OFF"
        ECC_TEST = "OFF"
        TCQ = 100
        DATA_WIDTH = 64
        PAYLOAD_WIDTH = 64
        STARVE_LIMIT = 2
        RST_ACT_LOW = 0
        INPUT_CLK_TYPE = "SINGLE_ENDED"
        BURST_LEN = 8
        CH_NUM = 2
        STATE_CNT = 16
        STATE_CNT_WIDTH = 4
        DATA_CNT_WIDTH = 5
WARNING:Xst:2898 - Port 'ASYNC_OUT', unconnected in block instance 'DDR3_Ctrl_Top_inst', is tied to GND.
WARNING:Xst:2898 - Port 'rd_cmd_dout', unconnected in block instance 'Pcie_Gtp_Interface_inst', is tied to GND.
WARNING:Xst:2898 - Port 'wr_cmd_fullwarning', unconnected in block instance 'Pcie_Gtp_Interface_inst', is tied to GND.
WARNING:Xst:2898 - Port 'wr_cmd_overflow', unconnected in block instance 'Pcie_Gtp_Interface_inst', is tied to GND.
WARNING:Xst:2898 - Port 'wr_cmd_underflow', unconnected in block instance 'Pcie_Gtp_Interface_inst', is tied to GND.
WARNING:Xst:2898 - Port 'rd_cmd_empty', unconnected in block instance 'Pcie_Gtp_Interface_inst', is tied to GND.
WARNING:Xst:2898 - Port 'rd_cmd_overflow', unconnected in block instance 'Pcie_Gtp_Interface_inst', is tied to GND.
WARNING:Xst:2898 - Port 'rd_cmd_underflow', unconnected in block instance 'Pcie_Gtp_Interface_inst', is tied to GND.
WARNING:Xst:647 - Input <rx_gtx1_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rx_gtx1_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GTX1_125M_refclk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GTX1_125M_refclk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 367: Output port <CLK_OUT2> of the instance <DMA_USER_CLK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 453: Output port <debug_tx> of the instance <pcie_2_0_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 453: Output port <debug_rx> of the instance <pcie_2_0_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 495: Output port <usr_tx_fifo_overflow> of the instance <DDR3_Ctrl_Top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 495: Output port <usr_tx_fifo_underflow> of the instance <DDR3_Ctrl_Top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 495: Output port <outgress_almostempty> of the instance <DDR3_Ctrl_Top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 495: Output port <usr_rx_fifo_overflow> of the instance <DDR3_Ctrl_Top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 495: Output port <usr_rx_fifo_underflow> of the instance <DDR3_Ctrl_Top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 495: Output port <ingress_almostfull> of the instance <DDR3_Ctrl_Top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 495: Output port <TRIG> of the instance <DDR3_Ctrl_Top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 495: Output port <ddr3_addr_dbg> of the instance <DDR3_Ctrl_Top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 495: Output port <TRIG_DDR> of the instance <DDR3_Ctrl_Top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 495: Output port <TRIG_USR> of the instance <DDR3_Ctrl_Top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 495: Output port <debug> of the instance <DDR3_Ctrl_Top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 495: Output port <user_debug> of the instance <DDR3_Ctrl_Top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 564: Output port <wr_cmd_din> of the instance <Pcie_Gtp_Interface_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 564: Output port <wr_cmd_wrreq> of the instance <Pcie_Gtp_Interface_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 564: Output port <rd_cmd_rdreq> of the instance <Pcie_Gtp_Interface_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <rd_cmd_dout> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <rd_addr_dout> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <debug_subtop> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <debug_pro> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <dbg_dat_cnt> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <wr_cmd_fullwarning> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <wr_addr_fullwarning> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <wr_cmd_overflow> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <wr_cmd_underflow> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <wr_addr_overflow> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <wr_addr_underflow> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <rd_cmd_empty> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <rd_addr_empty> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <rd_cmd_overflow> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <rd_cmd_underflow> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <rd_addr_overflow> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <rd_addr_underflow> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <rst_done_gtx> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <rxdisperr_gtx> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <rxlossofsync_gtx> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\LS5000-001_PCIE_Card.v" line 675: Output port <rxnotintable_gtx> of the instance <flashboard_nand_inst0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ddr2_outgress_rdy<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx_err1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx_err0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 27-bit register for signal <up_wait_cnt>.
    Found 1-bit register for signal <up_rst>.
    Found 27-bit adder for signal <up_wait_cnt[26]_GND_1_o_add_2_OUT> created at line 400.
    Found 27-bit comparator greater for signal <up_wait_cnt[26]_PWR_1_o_LessThan_2_o> created at line 398
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <LS5000_001_PCIE_Card> synthesized.

Synthesizing Unit <clk_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\ipcore\clk_v6.v".
    Summary:
	no macro.
Unit <clk_v6> synthesized.

Synthesizing Unit <fiber_config>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\fiber_config.v".
    Found 2-bit register for signal <mpo_rst_n>.
    Found 2-bit register for signal <mpo_txdis>.
    Found 2-bit register for signal <mpo_tx_en>.
    Found 8-bit register for signal <cnt>.
    Found 8-bit adder for signal <cnt[7]_GND_6_o_add_2_OUT> created at line 35.
    Found 8-bit comparator greater for signal <n0000> created at line 34
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <fiber_config> synthesized.

Synthesizing Unit <xilinx_pcie_2_0_ep_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v".
        PL_FAST_TRAIN = "FALSE"
WARNING:Xst:2898 - Port 'trn_tcfg_req_n', unconnected in block instance 'app', is tied to GND.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" line 273: Output port <cfg_pmcsr_powerstate> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" line 273: Output port <cfg_pmcsr_pme_en> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" line 273: Output port <cfg_pmcsr_pme_status> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" line 418: Output port <debug_access> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Pcie2DMA_ngc\xilinx_pcie_2_0_ep_v6.v" line 418: Output port <trn_tcfg_gnt_n> of the instance <app> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xilinx_pcie_2_0_ep_v6> synthesized.

Synthesizing Unit <pcie_module>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v".
        ALLOW_X8_GEN2 = "TRUE"
        BAR0 = 32'b11111111111000000000000000000000
        BAR1 = 32'b00000000000000000000000000000000
        BAR2 = 32'b00000000000000000000000000000000
        BAR3 = 32'b00000000000000000000000000000000
        BAR4 = 32'b00000000000000000000000000000000
        BAR5 = 32'b00000000000000000000000000000000
        CARDBUS_CIS_POINTER = 32'b00000000000000000000000000000000
        CLASS_CODE = 24'b000001010000000000000000
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 4'b0111
        DEV_CAP_ENDPOINT_L0S_LATENCY = 3
        DEV_CAP_ENDPOINT_L1_LATENCY = 6
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 1
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEVICE_ID = 16'b0110000000011000
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_SCRAMBLING = "FALSE"
        DSN_BASE_PTR = 12'b000100000000
        DSN_CAP_NEXTPTR = 12'b000100001100
        DSN_CAP_ON = "TRUE"
        ENABLE_MSG_ROUTE = 11'b00000000000
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        EXPANSION_ROM = 32'b00000000000000000000000000000000
        EXT_CFG_CAP_PTR = 6'b111111
        EXT_CFG_XP_CAP_PTR = 10'b1111111111
        HEADER_TYPE = 8'b00000000
        INTERRUPT_PIN = 8'b00000001
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = 4'b0010
        LINK_CAP_MAX_LINK_WIDTH = 6'b001000
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 4'b0010
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = 15'b000000000000000
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 15'b000000000100110
        LL_REPLAY_TIMEOUT_EN = "TRUE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = 6'b001000
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_SIZE = 11'b00000000000
        PCIE_CAP_DEVICE_PORT_TYPE = 4'b0000
        PCIE_CAP_INT_MSG_NUM = 5'b00001
        PCIE_CAP_NEXTPTR = 8'b00000000
        PCIE_DRP_ENABLE = "FALSE"
        PIPE_PIPELINE_STAGES = 1
        PM_CAP_DSI = "FALSE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_NEXTPTR = 8'b01001000
        PM_CAP_PMESUPPORT = 5'b01111
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA_SCALE0 = 2'b00
        PM_DATA_SCALE1 = 2'b00
        PM_DATA_SCALE2 = 2'b00
        PM_DATA_SCALE3 = 2'b00
        PM_DATA_SCALE4 = 2'b00
        PM_DATA_SCALE5 = 2'b00
        PM_DATA_SCALE6 = 2'b00
        PM_DATA_SCALE7 = 2'b00
        PM_DATA0 = 8'b00000000
        PM_DATA1 = 8'b00000000
        PM_DATA2 = 8'b00000000
        PM_DATA3 = 8'b00000000
        PM_DATA4 = 8'b00000000
        PM_DATA5 = 8'b00000000
        PM_DATA6 = 8'b00000000
        PM_DATA7 = 8'b00000000
        REF_CLK_FREQ = 0
        REVISION_ID = 8'b00000000
        SPARE_BIT0 = 0
        SUBSYSTEM_ID = 16'b0000000000000111
        SUBSYSTEM_VENDOR_ID = 16'b0001000011101110
        TL_RX_RAM_RADDR_LATENCY = 1
        TL_RX_RAM_RDATA_LATENCY = 3
        TL_RX_RAM_WRITE_LATENCY = 1
        TL_TX_RAM_RADDR_LATENCY = 1
        TL_TX_RAM_RDATA_LATENCY = 3
        TL_TX_RAM_WRITE_LATENCY = 1
        UPCONFIG_CAPABLE = "TRUE"
        USER_CLK_FREQ = 4
        VC_BASE_PTR = 12'b000100001100
        VC_CAP_NEXTPTR = 12'b000000000000
        VC_CAP_ON = "TRUE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 13'b0001111111111
        VC0_TOTAL_CREDITS_CD = 154
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 154
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 28
        VENDOR_ID = 16'b0001000011101110
        VSEC_BASE_PTR = 12'b000000000000
        VSEC_CAP_NEXTPTR = 12'b000000000000
        VSEC_CAP_ON = "FALSE"
        AER_BASE_PTR = 12'b000100101000
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 16'b0000000000000001
        AER_CAP_INT_MSG_NUM_MSI = 5'b01010
        AER_CAP_INT_MSG_NUM_MSIX = 5'b10101
        AER_CAP_NEXTPTR = 12'b000101100000
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 4'b0001
        CAPABILITIES_PTR = 8'b01000000
        CRM_MODULE_RSTS = 7'b0000000
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DNSTREAM_LINK_NUM = 8'b00000000
        DSN_CAP_ID = 16'b0000000000000011
        DSN_CAP_VERSION = 4'b0001
        ENTER_RVRY_EI_L0 = "TRUE"
        INFER_EI = 5'b01100
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 10'b1111111111
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_RSVD_23_22 = 0
        LINK_CONTROL_RCB = 0
        MSI_BASE_PTR = 8'b01001000
        MSI_CAP_ID = 8'b00000101
        MSI_CAP_NEXTPTR = 8'b01100000
        MSIX_BASE_PTR = 8'b10011100
        MSIX_CAP_ID = 8'b00010001
        MSIX_CAP_NEXTPTR = 8'b00000000
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 8'b01100000
        PCIE_CAP_CAPABILITY_ID = 8'b00010000
        PCIE_CAP_CAPABILITY_VERSION = 4'b0010
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 8'b01000000
        PM_CAP_AUXCURRENT = 0
        PM_CAP_ID = 8'b00000001
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 13'b0000000000000
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 8'b00000000
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 8'b00000000
        SPARE_BYTE1 = 8'b00000000
        SPARE_BYTE2 = 8'b00000000
        SPARE_BYTE3 = 8'b00000000
        SPARE_WORD0 = 32'b00000000000000000000000000000000
        SPARE_WORD1 = 32'b00000000000000000000000000000000
        SPARE_WORD2 = 32'b00000000000000000000000000000000
        SPARE_WORD3 = 32'b00000000000000000000000000000000
        TL_RBYPASS = "FALSE"
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_INV_REQ = "TRUE"
        VC_CAP_ID = 16'b0000000000000010
        VC_CAP_VERSION = 4'b0001
        VSEC_CAP_HDR_ID = 16'b0001001000110100
        VSEC_CAP_HDR_LENGTH = 12'b000000011000
        VSEC_CAP_HDR_REVISION = 4'b0001
        VSEC_CAP_ID = 16'b0000000000001011
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_VERSION = 4'b0001
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGTRANSACTIONADDR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGVCTCVCMAP> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <PLRXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <PLTXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGVECA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGVECB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGVECC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <PLDBGVEC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <PCIEDRPDO> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <RECEIVEDFUNCLVLRSTN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <LNKCLKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <TRNRECRCERRN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <TRNTDLLPDSTRDYN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGAERECRCCHECKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGAERECRCGENEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGERRAERHEADERLOGSETN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDDEASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDDEASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDDEASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDDEASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDERRCOR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDERRFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDERRNONFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDPMASNAK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDPMETOACK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDPMPME> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDSETSLOTPOWERLIMIT> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGMSGRECEIVEDUNLOCK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGPMRCVASREQL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGPMRCVENTERL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGPMRCVENTERL23N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGPMRCVREQACKN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGSLOTCONTROLELECTROMECHILCTLPULSE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGTRANSACTION> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <CFGTRANSACTIONTYPE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <PLPHYLNKUPN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGSCLRA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGSCLRB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGSCLRC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGSCLRD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGSCLRE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGSCLRF> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGSCLRG> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGSCLRH> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGSCLRI> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGSCLRJ> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <DBGSCLRK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_module.v" line 967: Output port <PCIEDRPDRDY> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <cfg_device_number_d>.
    Found 3-bit register for signal <cfg_function_number_d>.
    Found 8-bit register for signal <cfg_bus_number_d>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <pcie_module> synthesized.

Synthesizing Unit <pcie_reset_delay_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_reset_delay_v6.v".
        PL_FAST_TRAIN = "FALSE"
        REF_CLK_FREQ = 0
    Found 8-bit register for signal <reg_count_15_8>.
    Found 8-bit register for signal <reg_count_23_16>.
    Found 8-bit register for signal <reg_count_7_0>.
    Found 8-bit adder for signal <reg_count_7_0[7]_GND_13_o_add_2_OUT> created at line 99.
    Found 8-bit adder for signal <reg_count_15_8[7]_GND_13_o_add_4_OUT> created at line 100.
    Found 8-bit adder for signal <reg_count_23_16[7]_GND_13_o_add_8_OUT> created at line 101.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <pcie_reset_delay_v6> synthesized.

Synthesizing Unit <pcie_clocking_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_clocking_v6.v".
        IS_ENDPOINT = "TRUE"
        CAP_LINK_WIDTH = 6'b001000
        CAP_LINK_SPEED = 4'b0010
        REF_CLK_FREQ = 0
        USER_CLK_FREQ = 4
WARNING:Xst:647 - Input <sel_lnk_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <reg_clock_locked>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pcie_clocking_v6> synthesized.

Synthesizing Unit <pcie_2_0_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v".
        TCQ = 1
        REF_CLK_FREQ = 0
        PIPE_PIPELINE_STAGES = 1
        AER_BASE_PTR = 12'b000100101000
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 16'b0000000000000001
        AER_CAP_INT_MSG_NUM_MSI = 5'b01010
        AER_CAP_INT_MSG_NUM_MSIX = 5'b10101
        AER_CAP_NEXTPTR = 12'b000101100000
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 4'b0001
        ALLOW_X8_GEN2 = "TRUE"
        BAR0 = 32'b11111111111000000000000000000000
        BAR1 = 32'b00000000000000000000000000000000
        BAR2 = 32'b00000000000000000000000000000000
        BAR3 = 32'b00000000000000000000000000000000
        BAR4 = 32'b00000000000000000000000000000000
        BAR5 = 32'b00000000000000000000000000000000
        CAPABILITIES_PTR = 8'b01000000
        CARDBUS_CIS_POINTER = 32'b00000000000000000000000000000000
        CLASS_CODE = 24'b000001010000000000000000
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 4'b0111
        CRM_MODULE_RSTS = 7'b0000000
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 3
        DEV_CAP_ENDPOINT_L1_LATENCY = 6
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 1
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DEVICE_ID = 16'b0110000000011000
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DNSTREAM_LINK_NUM = 8'b00000000
        DSN_BASE_PTR = 12'b000100000000
        DSN_CAP_ID = 16'b0000000000000011
        DSN_CAP_NEXTPTR = 12'b000100001100
        DSN_CAP_ON = "TRUE"
        DSN_CAP_VERSION = 4'b0001
        ENABLE_MSG_ROUTE = 11'b00000000000
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        ENTER_RVRY_EI_L0 = "TRUE"
        EXPANSION_ROM = 32'b00000000000000000000000000000000
        EXT_CFG_CAP_PTR = 6'b111111
        EXT_CFG_XP_CAP_PTR = 10'b1111111111
        HEADER_TYPE = 8'b00000000
        INFER_EI = 5'b01100
        INTERRUPT_PIN = 8'b00000001
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 10'b1111111111
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_MAX_LINK_SPEED = 4'b0010
        LINK_CAP_MAX_LINK_WIDTH = 6'b001000
        LINK_CAP_RSVD_23_22 = 0
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CONTROL_RCB = 0
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 4'b0010
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = 15'b000000000000000
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 15'b000000000100110
        LL_REPLAY_TIMEOUT_EN = "TRUE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = 6'b001000
        MSI_BASE_PTR = 8'b01001000
        MSI_CAP_ID = 8'b00000101
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_NEXTPTR = 8'b01100000
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_BASE_PTR = 8'b10011100
        MSIX_CAP_ID = 8'b00010001
        MSIX_CAP_NEXTPTR = 8'b00000000
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_SIZE = 11'b00000000000
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 8'b01100000
        PCIE_CAP_CAPABILITY_ID = 8'b00010000
        PCIE_CAP_CAPABILITY_VERSION = 4'b0010
        PCIE_CAP_DEVICE_PORT_TYPE = 4'b0000
        PCIE_CAP_INT_MSG_NUM = 5'b00001
        PCIE_CAP_NEXTPTR = 8'b00000000
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 8'b01000000
        PM_CAP_AUXCURRENT = 0
        PM_CAP_DSI = "FALSE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_ID = 8'b00000001
        PM_CAP_NEXTPTR = 8'b01001000
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_PMESUPPORT = 5'b01111
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA_SCALE0 = 2'b00
        PM_DATA_SCALE1 = 2'b00
        PM_DATA_SCALE2 = 2'b00
        PM_DATA_SCALE3 = 2'b00
        PM_DATA_SCALE4 = 2'b00
        PM_DATA_SCALE5 = 2'b00
        PM_DATA_SCALE6 = 2'b00
        PM_DATA_SCALE7 = 2'b00
        PM_DATA0 = 8'b00000000
        PM_DATA1 = 8'b00000000
        PM_DATA2 = 8'b00000000
        PM_DATA3 = 8'b00000000
        PM_DATA4 = 8'b00000000
        PM_DATA5 = 8'b00000000
        PM_DATA6 = 8'b00000000
        PM_DATA7 = 8'b00000000
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        REVISION_ID = 8'b00000000
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 13'b0000000000000
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 8'b00000000
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 8'b00000000
        SPARE_BYTE1 = 8'b00000000
        SPARE_BYTE2 = 8'b00000000
        SPARE_BYTE3 = 8'b00000000
        SPARE_WORD0 = 32'b00000000000000000000000000000000
        SPARE_WORD1 = 32'b00000000000000000000000000000000
        SPARE_WORD2 = 32'b00000000000000000000000000000000
        SPARE_WORD3 = 32'b00000000000000000000000000000000
        SUBSYSTEM_ID = 16'b0000000000000111
        SUBSYSTEM_VENDOR_ID = 16'b0001000011101110
        TL_RBYPASS = "FALSE"
        TL_RX_RAM_RADDR_LATENCY = 1
        TL_RX_RAM_RDATA_LATENCY = 3
        TL_RX_RAM_WRITE_LATENCY = 1
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        TL_TX_RAM_RADDR_LATENCY = 1
        TL_TX_RAM_RDATA_LATENCY = 3
        TL_TX_RAM_WRITE_LATENCY = 1
        UPCONFIG_CAPABLE = "TRUE"
        UPSTREAM_FACING = "TRUE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UR_INV_REQ = "TRUE"
        USER_CLK_FREQ = 4
        VC_BASE_PTR = 12'b000100001100
        VC_CAP_ID = 16'b0000000000000010
        VC_CAP_NEXTPTR = 12'b000000000000
        VC_CAP_ON = "TRUE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC_CAP_VERSION = 4'b0001
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 13'b0001111111111
        VC0_TOTAL_CREDITS_CD = 154
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 154
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 28
        VENDOR_ID = 16'b0001000011101110
        VSEC_BASE_PTR = 12'b000000000000
        VSEC_CAP_HDR_ID = 16'b0001001000110100
        VSEC_CAP_HDR_LENGTH = 12'b000000011000
        VSEC_CAP_HDR_REVISION = 4'b0001
        VSEC_CAP_ID = 16'b0000000000001011
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_NEXTPTR = 12'b000000000000
        VSEC_CAP_ON = "FALSE"
        VSEC_CAP_VERSION = 4'b0001
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" line 1809: Output port <pipe_tx_reset_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_2_0_v6.v" line 1809: Output port <pipe_tx_swing_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
    Summary:
	inferred   8 Multiplexer(s).
Unit <pcie_2_0_v6> synthesized.

Synthesizing Unit <pcie_128_if>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_128_if.v".
        TCQ = 1
    Summary:
	no macro.
Unit <pcie_128_if> synthesized.

Synthesizing Unit <pcie_trn_128>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_trn_128.v".
        TCQ = 1
    Found 12-bit register for signal <TRNFCCPLD_i_250>.
    Found 8-bit register for signal <TRNFCCPLH_i_250>.
    Found 12-bit register for signal <TRNFCNPD_i_250>.
    Found 8-bit register for signal <TRNFCNPH_i_250>.
    Found 12-bit register for signal <TRNFCPD_i_250>.
    Found 8-bit register for signal <TRNFCPH_i_250>.
    Found 3-bit register for signal <trn_fc_sel_i_250>.
    Found 3-bit register for signal <trn_fc_sel_i_250_500>.
    Summary:
	inferred  66 D-type flip-flop(s).
Unit <pcie_trn_128> synthesized.

Synthesizing Unit <trn_tx_128>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_tx_128.v".
        TCQ = 1
    Found 1-bit register for signal <trn_tsof_n_i_reg>.
    Found 1-bit register for signal <trn_teof_n_i_reg>.
    Found 1-bit register for signal <trn_tsrc_dsc_n_i_reg>.
    Found 1-bit register for signal <trn_tsrc_rdy_n_i_reg>.
    Found 2-bit register for signal <trn_trem_n_i_reg>.
    Found 1-bit register for signal <trn_tstr_n_i_reg>.
    Found 1-bit register for signal <trn_terr_fwd_n_i_reg>.
    Found 6-bit register for signal <TRNTBUFAV_i_reg>.
    Found 1-bit register for signal <TRNTCFGREQN_i_reg>.
    Found 1-bit register for signal <TRNTDSTRDYN_i_reg>.
    Found 1-bit register for signal <in_a_multi_pkt_reg_250>.
    Found 1-bit register for signal <trn_tdst_rdy_n_int_reg>.
    Found 1-bit register for signal <TRNTERRDROPN_i_reg_d>.
    Found 128-bit register for signal <trn_td_i_reg_500>.
    Found 1-bit register for signal <trn_tsof_n_i_reg_500>.
    Found 1-bit register for signal <trn_teof_n_i_reg_500>.
    Found 1-bit register for signal <trn_tsrc_dsc_n_i_reg_500>.
    Found 1-bit register for signal <trn_tsrc_rdy_n_i_reg_500>.
    Found 2-bit register for signal <trn_trem_n_i_reg_500>.
    Found 1-bit register for signal <trn_tstr_n_i_reg_500>.
    Found 1-bit register for signal <trn_terr_fwd_n_i_reg_500>.
    Found 1-bit register for signal <trn_tdst_rdy_n_int_reg_500>.
    Found 1-bit register for signal <in_a_multi_pkt_reg_500>.
    Found 1-bit register for signal <in_a_multi_pkt_reg_500_d>.
    Found 1-bit register for signal <TRNTCFGGNTN_o_reg>.
    Found 1-bit register for signal <TRNTCFGGNTN_o_reg_d>.
    Found 1-bit register for signal <TRNTERRDROPN_i_reg>.
    Found 1-bit register for signal <in_a_pkt_500>.
    Found 1-bit register for signal <conditions_met_reg>.
    Found 1-bit register for signal <conditions_met_reg_d>.
    Found 1-bit register for signal <one_cycle_pkt>.
    Found 1-bit register for signal <in_a_multi_pkt>.
    Found 1-bit register for signal <in_a_pkt>.
    Found 2-bit register for signal <reg_state>.
    Found 1-bit register for signal <TRNTCFGGNTN_int>.
    Found 1-bit register for signal <trn_tdst_rdy_n_int>.
    Found 1-bit register for signal <GNT_set>.
    Found 1-bit register for signal <toggle>.
    Found 1-bit register for signal <toggle_500>.
    Found 73-bit register for signal <shift<0>>.
    Found 128-bit register for signal <trn_td_i_reg>.
    Found finite state machine <FSM_0> for signal <reg_state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 7                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | user_clk (rising_edge)                         |
    | Reset              | rst_n_250_INV_24_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit comparator greater for signal <GND_22_o_TRNTBUFAV_i_reg[5]_LessThan_15_o> created at line 342
    Found 6-bit comparator greater for signal <GND_22_o_TRNTBUFAV_i[5]_LessThan_18_o> created at line 355
    WARNING:Xst:2404 -  FFs/Latches <trn_tecrc_gen_n_i_reg<0:0>> (without init value) have a constant value of 1 in block <trn_tx_128>.
    WARNING:Xst:2404 -  FFs/Latches <trn_tecrc_gen_n_i_reg_500<0:0>> (without init value) have a constant value of 1 in block <trn_tx_128>.
    Summary:
	inferred 373 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <trn_tx_128> synthesized.

Synthesizing Unit <trn_rx_128>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_rx_128.v".
        TCQ = 1
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_rx_128.v" line 319: Output port <full> of the instance <sync_fifo_128> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_rx_128.v" line 319: Output port <afull> of the instance <sync_fifo_128> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\trn_rx_128.v" line 319: Output port <aempty> of the instance <sync_fifo_128> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <data_count_under_limit_n_500_d>.
    Found 7-bit register for signal <trn_rbar_hit_n_o_reg>.
    Found 1-bit register for signal <trn_recrc_err_n_o_reg>.
    Found 1-bit register for signal <trn_rerrfwd_n_o_reg>.
    Found 64-bit register for signal <trn_rd_o_reg>.
    Found 1-bit register for signal <trn_rsof_n_o_reg>.
    Found 1-bit register for signal <trn_reof_n_o_reg>.
    Found 1-bit register for signal <trn_rrem_n_o_reg>.
    Found 1-bit register for signal <trn_rsrc_rdy_n_o_reg>.
    Found 1-bit register for signal <trn_rsrc_dsc_n_o_reg>.
    Found 7-bit register for signal <trn_rbar_hit_n_o_reg_d>.
    Found 1-bit register for signal <trn_recrc_err_n_o_reg_d>.
    Found 1-bit register for signal <trn_rerrfwd_n_o_reg_d>.
    Found 64-bit register for signal <trn_rd_o_reg_d>.
    Found 1-bit register for signal <trn_rsof_n_o_reg_d>.
    Found 1-bit register for signal <trn_reof_n_o_reg_d>.
    Found 1-bit register for signal <trn_rrem_n_o_reg_d>.
    Found 1-bit register for signal <trn_rsrc_rdy_n_o_reg_d>.
    Found 1-bit register for signal <trn_rsrc_dsc_n_o_reg_d>.
    Found 1-bit register for signal <in_a_pkt>.
    Found 1-bit register for signal <data_count_under_limit_n_250>.
    Found 1-bit register for signal <empty_plus_rdst_rdy_n_250>.
    Found 1-bit register for signal <data_count_under_limit_n_250_d>.
    Found 1-bit register for signal <write_en>.
    Found 1-bit register for signal <trn_rsof_n_o_reg_250>.
    Found 1-bit register for signal <trn_rsof_n_o_reg_d_250>.
    Found 1-bit register for signal <trn_reof_n_o_reg_250>.
    Found 1-bit register for signal <trn_reof_n_o_reg_d_250>.
    Found 1-bit register for signal <trn_rsrc_dsc_n_o_reg_250>.
    Found 1-bit register for signal <trn_rsrc_dsc_n_o_reg_d_250>.
    Found 1-bit register for signal <trn_recrc_err_n_o_reg_250>.
    Found 1-bit register for signal <trn_recrc_err_n_o_reg_d_250>.
    Found 1-bit register for signal <trn_rerrfwd_n_o_reg_250>.
    Found 1-bit register for signal <trn_rerrfwd_n_o_reg_d_250>.
    Found 64-bit register for signal <trn_rd_o_reg_d_250>.
    Found 64-bit register for signal <trn_rd_o_reg_250>.
    Found 7-bit register for signal <trn_rbar_hit_n_o_reg_250>.
    Found 7-bit register for signal <trn_rbar_hit_n_o_reg_d_250>.
    Found 1-bit register for signal <trn_rrem_n_o_reg_250>.
    Found 1-bit register for signal <trn_rrem_n_o_reg_d_250>.
    Found 1-bit register for signal <trn_rnp_ok_n_250>.
    Found 1-bit register for signal <TRNRNPOKN_500>.
    Found 3-bit register for signal <u_cnt>.
    Found 1-bit register for signal <NP_b_detect>.
    Found 3-bit register for signal <b_cnt>.
    Found 1-bit register for signal <data_count_under_limit_n_500>.
    Found 3-bit adder for signal <b_cnt[2]_GND_23_o_add_38_OUT> created at line 471.
    Found 3-bit adder for signal <u_cnt[2]_GND_23_o_add_49_OUT> created at line 499.
    Found 4-bit comparator lessequal for signal <data_count[3]_GND_23_o_LessThan_25_o> created at line 377
    Found 3-bit comparator equal for signal <u_cnt[2]_b_cnt[2]_equal_40_o> created at line 471
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 326 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <trn_rx_128> synthesized.

Synthesizing Unit <sync_fifo>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\sync_fifo.v".
        WIDTH = 142
        DEPTH = 8
        STYLE = "REG"
        AFASSERT = 7
        AEASSERT = 1
        ADDRW = 3
    Found 1-bit register for signal <empty_int>.
    Found 1-bit register for signal <aempty_int>.
    Found 3-bit register for signal <data_count_m1>.
    Found 142-bit register for signal <reg_style_fifo.dout_reg>.
    Found 4-bit register for signal <data_count_int>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <afull>.
    Found 1136-bit register for signal <n0055[1135:0]>.
    Found 4-bit adder for signal <data_count_int[3]_GND_24_o_add_11_OUT> created at line 188.
    Found 3-bit adder for signal <data_count_m1[2]_GND_24_o_add_12_OUT> created at line 189.
    Found 4-bit subtractor for signal <GND_24_o_GND_24_o_sub_9_OUT<3:0>> created at line 181.
    Found 3-bit subtractor for signal <GND_24_o_GND_24_o_sub_10_OUT<2:0>> created at line 182.
    Found 142-bit 8-to-1 multiplexer for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT> created at line 163.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 1289 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sync_fifo> synthesized.

Synthesizing Unit <pcie_cfg_128>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_cfg_128.v".
        TCQ = 1
    Found 189-bit register for signal <user_250_d_500<188:0>>.
    Found 1-bit register for signal <ignore_rdwr>.
    Found 1-bit register for signal <ignore_rdwr_d>.
    Found 1-bit register for signal <ignore_rdwr_d2>.
    Found 1-bit register for signal <ignore_rdwr_d3>.
    Found 1-bit register for signal <ignore_rdwr_d4>.
    Found 1-bit register for signal <ignore_rdwr_d5>.
    Found 1-bit register for signal <ignore_int>.
    Found 1-bit register for signal <ignore_int_d>.
    Found 1-bit register for signal <ignore_int_d2>.
    Found 1-bit register for signal <ignore_int_d3>.
    Found 1-bit register for signal <ignore_int_d4>.
    Found 1-bit register for signal <ignore_int_d5>.
    Found 50-bit register for signal <block_500_d>.
    Found 50-bit register for signal <block_500_d_250>.
    Found 7-bit register for signal <user_250_sp_d>.
    Found 7-bit register for signal <user_250_sp_d_toggle>.
    Found 38-bit register for signal <block_500_sp_d>.
    Found 70-bit register for signal <block_500_sp_d_held>.
    Found 17-bit register for signal <block_500_msg_d>.
    Found 17-bit register for signal <block_500_msg_d_held>.
    Found 189-bit register for signal <user_250_d<188:0>>.
    WARNING:Xst:2404 -  FFs/Latches <user_250_d<189:189>> (without init value) have a constant value of 0 in block <pcie_cfg_128>.
    Summary:
	inferred 646 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pcie_cfg_128> synthesized.

Synthesizing Unit <pcie_pipe_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_pipe_v6.v".
        NO_OF_LANES = 6'b001000
        LINK_CAP_MAX_LINK_SPEED = 4'b0010
        PIPE_PIPELINE_STAGES = 1
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_v6> synthesized.

Synthesizing Unit <pcie_pipe_misc_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_pipe_misc_v6.v".
        PIPE_PIPELINE_STAGES = 1
    Found 1-bit register for signal <pipe_tx_reset_q>.
    Found 1-bit register for signal <pipe_tx_rate_q>.
    Found 1-bit register for signal <pipe_tx_deemph_q>.
    Found 3-bit register for signal <pipe_tx_margin_q>.
    Found 1-bit register for signal <pipe_tx_rcvr_det_q>.
    WARNING:Xst:2404 -  FFs/Latches <pipe_tx_swing_q<0:0>> (without init value) have a constant value of 0 in block <pcie_pipe_misc_v6>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <pcie_pipe_misc_v6> synthesized.

Synthesizing Unit <pcie_pipe_lane_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_pipe_lane_v6.v".
        PIPE_PIPELINE_STAGES = 1
    Found 16-bit register for signal <pipe_rx_data_q>.
    Found 1-bit register for signal <pipe_rx_valid_q>.
    Found 1-bit register for signal <pipe_rx_chanisaligned_q>.
    Found 3-bit register for signal <pipe_rx_status_q>.
    Found 1-bit register for signal <pipe_rx_phy_status_q>.
    Found 1-bit register for signal <pipe_rx_elec_idle_q>.
    Found 1-bit register for signal <pipe_rx_polarity_q>.
    Found 1-bit register for signal <pipe_tx_compliance_q>.
    Found 2-bit register for signal <pipe_tx_char_is_k_q>.
    Found 16-bit register for signal <pipe_tx_data_q>.
    Found 1-bit register for signal <pipe_tx_elec_idle_q>.
    Found 2-bit register for signal <pipe_tx_powerdown_q>.
    Found 2-bit register for signal <pipe_rx_char_is_k_q>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <pcie_pipe_lane_v6> synthesized.

Synthesizing Unit <pcie_gtx_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_gtx_v6.v".
        NO_OF_LANES = 6'b001000
        LINK_CAP_MAX_LINK_SPEED = 4'b0010
        REF_CLK_FREQ = 0
        PL_FAST_TRAIN = "FALSE"
WARNING:Xst:647 - Input <pipe_tx_margin<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_gtx_v6.v" line 254: Output port <GTRefClkout> of the instance <gtx_v6_i> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <cnt_local_pcs_reset>.
    Found 5-bit register for signal <phy_rdy_pre_cnt>.
    Found 1-bit register for signal <local_pcs_reset>.
    Found 1-bit register for signal <local_pcs_reset_done>.
    Found 6-bit register for signal <pl_ltssm_state_q>.
    Found 1-bit register for signal <phy_rdy_n>.
    Found 4-bit subtractor for signal <cnt_local_pcs_reset[3]_GND_31_o_sub_50_OUT> created at line 484.
    Found 5-bit adder for signal <phy_rdy_pre_cnt[4]_GND_31_o_add_42_OUT> created at line 464.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pcie_gtx_v6> synthesized.

Synthesizing Unit <gtx_wrapper_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v".
        NO_OF_LANES = 6'b001000
        REF_CLK_FREQ = 0
        PL_FAST_TRAIN = "FALSE"
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[0].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[1].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[2].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[3].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[4].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[5].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[6].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[7].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <GTRefClkout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <TXRESETDONE_q>.
    Found 8-bit register for signal <GTX_RxResetDone_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <gtx_wrapper_v6> synthesized.

Synthesizing Unit <GTX_DRP_CHANALIGN_FIX_3752_V6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_drp_chanalign_fix_3752_v6.v".
        C_SIMULATION = 0
WARNING:Xst:647 - Input <dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <drpstate>.
    Found 1-bit register for signal <write_ts1_gated>.
    Found 1-bit register for signal <write_fts_gated>.
    Found 8-bit register for signal <daddr>.
    Found finite state machine <FSM_1> for signal <drpstate>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | drp_clk (rising_edge)                          |
    | Reset              | Reset_n_INV_208_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | 0011                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <daddr[7]_GND_33_o_add_14_OUT> created at line 180.
    Found 16x32-bit Read Only RAM for signal <_n0098>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_DRP_CHANALIGN_FIX_3752_V6> synthesized.

Synthesizing Unit <GTX_RX_VALID_FILTER_V6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_rx_valid_filter_v6.v".
        CLK_COR_MIN_LAT = 28
    Found 5-bit register for signal <reg_state_eios_det>.
    Found 1-bit register for signal <reg_symbol_after_eios>.
    Found 2-bit register for signal <gt_rxcharisk_q>.
    Found 16-bit register for signal <gt_rxdata_q>.
    Found 1-bit register for signal <gt_rxvalid_q>.
    Found 1-bit register for signal <gt_rxelecidle_q>.
    Found 1-bit register for signal <gt_rxelecidle_qq>.
    Found 3-bit register for signal <gt_rx_status_q>.
    Found 1-bit register for signal <gt_rx_phy_status_q>.
    Found 1-bit register for signal <gt_rx_is_skp0_q>.
    Found 1-bit register for signal <gt_rx_is_skp1_q>.
    Found 4-bit register for signal <reg_state_rxvld_ei>.
    Found 5-bit register for signal <reg_rxvld_count>.
    Found 4-bit register for signal <reg_rxvld_fallback>.
    Found 1-bit register for signal <awake_see_com_q>.
    Found 1-bit register for signal <awake_in_progress_q>.
    Found 4-bit register for signal <awake_com_count_q>.
    Found 1-bit register for signal <reg_eios_detected>.
    Found finite state machine <FSM_2> for signal <reg_state_eios_det>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <reg_state_rxvld_ei>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <reg_rxvld_count[4]_GND_34_o_add_55_OUT> created at line 308.
    Found 4-bit adder for signal <reg_rxvld_fallback[3]_GND_34_o_add_62_OUT> created at line 328.
    Found 4-bit adder for signal <awake_com_count_inced> created at line 360.
    Found 5-bit comparator greater for signal <PWR_34_o_rxvld_count[4]_LessThan_43_o> created at line 283
    Found 4-bit comparator lessequal for signal <n0093> created at line 356
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <GTX_RX_VALID_FILTER_V6> synthesized.

Synthesizing Unit <GTX_TX_SYNC_RATE_V6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\gtx_tx_sync_rate_v6.v".
        TCQ = 1
        C_SIMULATION = 0
WARNING:Xst:647 - Input <RATEDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <waitcounter2>.
    Found 8-bit register for signal <waitcounter>.
    Found 1-bit register for signal <USER_PHYSTATUS>.
    Found 1-bit register for signal <SYNC_DONE>.
    Found 1-bit register for signal <ENPMAPHASEALIGN>.
    Found 1-bit register for signal <PMASETPHASE>.
    Found 1-bit register for signal <OUT_DIV_RESET>.
    Found 1-bit register for signal <PCS_RESET>.
    Found 1-bit register for signal <DELAYALIGNRESET>.
    Found 1-bit register for signal <TXALIGNDISABLE>.
    Found 1-bit register for signal <ratedone_r>.
    Found 1-bit register for signal <ratedone_r2>.
    Found 1-bit register for signal <gt_phystatus_q>.
    Found 25-bit register for signal <state>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 40                                             |
    | Inputs             | 10                                             |
    | Outputs            | 21                                             |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000100000000000                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <waitcounter[7]_GND_35_o_add_7_OUT> created at line 179.
    Found 8-bit adder for signal <waitcounter2[7]_GND_35_o_add_9_OUT> created at line 180.
    Found 1-bit comparator equal for signal <n0102> created at line 534
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_TX_SYNC_RATE_V6> synthesized.

Synthesizing Unit <pcie_bram_top_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_bram_top_v6.v".
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 1
        VC0_TX_LASTPACKET = 28
        TLM_TX_OVERHEAD = 24
        TL_TX_RAM_RADDR_LATENCY = 1
        TL_TX_RAM_RDATA_LATENCY = 3
        TL_TX_RAM_WRITE_LATENCY = 1
        VC0_RX_LIMIT = 13'b0001111111111
        TL_RX_RAM_RADDR_LATENCY = 1
        TL_RX_RAM_RDATA_LATENCY = 3
        TL_RX_RAM_WRITE_LATENCY = 1
    Summary:
	no macro.
Unit <pcie_bram_top_v6> synthesized.

Synthesizing Unit <pcie_brams_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_brams_v6.v".
        NUM_BRAMS = 2
        RAM_RADDR_LATENCY = 1
        RAM_RDATA_LATENCY = 3
        RAM_WRITE_LATENCY = 1
    Found 13-bit register for signal <wr_lat_2.waddr_dly>.
    Found 72-bit register for signal <wr_lat_2.wdata_dly>.
    Found 1-bit register for signal <raddr_lat_2.ren_dly>.
    Found 13-bit register for signal <raddr_lat_2.raddr_dly>.
    Found 72-bit register for signal <rdata_lat_3.rdata_dly>.
    Found 1-bit register for signal <wr_lat_2.wen_dly>.
    Summary:
	inferred 172 D-type flip-flop(s).
Unit <pcie_brams_v6> synthesized.

Synthesizing Unit <pcie_bram_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_bram_v6.v".
        DOB_REG = 1
        WIDTH = 7'b0100100
WARNING:Xst:647 - Input <waddr_i<12:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr_i<12:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_bram_v6> synthesized.

Synthesizing Unit <pcie_upconfig_fix_3451_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\ipcore_dir\pcie_module\source\pcie_upconfig_fix_3451_v6.v".
        UPSTREAM_FACING = "TRUE"
        PL_FAST_TRAIN = "FALSE"
        LINK_CAP_MAX_LINK_WIDTH = 6'b001000
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_directed_link_change> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_link_status_negotiated_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_char_isk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_phy_lnkup_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_upconfig_fix_3451_v6> synthesized.

Synthesizing Unit <pcie_app_v6>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v".
        INTERFACE_WIDTH = 128
        INTERFACE_TYPE = 4'b0011
        FPGA_FAMILY = 8'b00010100
WARNING:Xst:2898 - Port 'cfg_phant_func_supported', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'cfg_phant_func_en', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:647 - Input <trn_fc_cpld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_cplh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_npd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_nph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_pd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_ph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_command<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_command<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dstatus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<11:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lstatus<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lstatus<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lcommand<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lcommand<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_pcie_link_state_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_tcfg_req_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_terr_drop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rerrfwd_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_err_cpl_rdy_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msixenable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msixfm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_received_hot_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" line 240: Output port <cpld_data_size_hwm> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" line 240: Output port <cur_rd_count_hwm> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" line 240: Output port <cpld_size> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" line 240: Output port <cur_mrd_count> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" line 240: Output port <trn_rnp_ok_n> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" line 240: Output port <trn_rcpl_streaming_n> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\v6_pci_exp_128b_app.v" line 240: Output port <trn_tstr_n> of the instance <BMD> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pcie_app_v6> synthesized.

Synthesizing Unit <BMD>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD.v".
        INTERFACE_WIDTH = 128
        INTERFACE_TYPE = 4'b0011
        FPGA_FAMILY = 8'b00010100
    Set property "syn_hier = hard".
    Summary:
	no macro.
Unit <BMD> synthesized.

Synthesizing Unit <BMD_EP>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v".
        INTERFACE_WIDTH = 128
        INTERFACE_TYPE = 4'b0011
        FPGA_FAMILY = 8'b00010100
        M = 4
        LEN = 3
WARNING:Xst:647 - Input <trn_rrem_n<15:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" line 409: Output port <mrd_phant_func_dis1_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" line 409: Output port <mwr_phant_func_dis1_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" line 409: Output port <rd_metering_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" line 626: Output port <rd_addr_o> of the instance <EP_TX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP.v" line 626: Output port <cur_wr_count_o> of the instance <EP_TX> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <pl_sel_link_width_user>.
    Found 1-bit register for signal <pl_sel_link_rate_user>.
    Found 1-bit register for signal <pl_link_gen2_capable_user>.
    Found 1-bit register for signal <pl_link_partner_gen2_supported_user>.
    Found 3-bit register for signal <pl_initial_link_width_user>.
    Found 1-bit register for signal <pl_link_upcfg_capable_user>.
    Found 2-bit register for signal <pl_lane_reversal_mode_user>.
    Found 6-bit register for signal <pl_ltssm_state_user>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <BMD_EP> synthesized.

Synthesizing Unit <BMD_EP_MEM_ACCESS>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP_MEM_ACCESS.v".
        INTERFACE_TYPE = 4'b0011
        FPGA_FAMILY = 8'b00010100
WARNING:Xst:647 - Input <wr_be_i<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mem_write_en>.
    Found 32-bit register for signal <mem_wr_data>.
    Found 4-bit register for signal <wr_mem_state>.
    Found 32-bit register for signal <pre_wr_data>.
    Found finite state machine <FSM_5> for signal <wr_mem_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n_INV_296_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_EP_MEM_ACCESS> synthesized.

Synthesizing Unit <BMD_EP_MEM>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_EP_MEM.v".
        INTERFACE_TYPE = 4'b0011
        FPGA_FAMILY = 8'b00010100
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:653 - Signal <debug_access<255:212>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <mrd_start_o>.
    Found 1-bit register for signal <mrd_int_dis_o>.
    Found 32-bit register for signal <mrd_addr_o>.
    Found 32-bit register for signal <mrd_len_o>.
    Found 32-bit register for signal <mrd_count_o>.
    Found 3-bit register for signal <mrd_tlp_tc_o>.
    Found 1-bit register for signal <mrd_64b_en_o>.
    Found 8-bit register for signal <mrd_up_addr_o>.
    Found 1-bit register for signal <mrd_relaxed_order_o>.
    Found 1-bit register for signal <mrd_nosnoop_o>.
    Found 1-bit register for signal <mrd_phant_func_dis1_o>.
    Found 1-bit register for signal <mwr_phant_func_dis1_o>.
    Found 1-bit register for signal <mwr_start_o>.
    Found 1-bit register for signal <mwr_int_dis_o>.
    Found 32-bit register for signal <mwr_addr_o>.
    Found 32-bit register for signal <mwr_len_o>.
    Found 32-bit register for signal <mwr_count_o>.
    Found 32-bit register for signal <mwr_data_o>.
    Found 3-bit register for signal <mwr_tlp_tc_o>.
    Found 1-bit register for signal <mwr_64b_en_o>.
    Found 8-bit register for signal <mwr_up_addr_o>.
    Found 1-bit register for signal <mwr_relaxed_order_o>.
    Found 1-bit register for signal <mwr_nosnoop_o>.
    Found 32-bit register for signal <cpld_data_o>.
    Found 1-bit register for signal <cpl_streaming_o>.
    Found 1-bit register for signal <rd_metering_o>.
    Found 1-bit register for signal <trn_rnp_ok_n_o>.
    Found 1-bit register for signal <trn_tstr_n_o>.
    Found 8-bit register for signal <mwr_wrr_cnt_o>.
    Found 8-bit register for signal <mrd_wrr_cnt_o>.
    Found 1-bit register for signal <clr_pl_width_change_err>.
    Found 1-bit register for signal <clr_pl_speed_change_err>.
    Found 2-bit register for signal <pl_directed_link_change>.
    Found 2-bit register for signal <pl_directed_link_width>.
    Found 2-bit register for signal <pl_directed_link_speed_binary>.
    Found 1-bit register for signal <pl_directed_link_auton>.
    Found 1-bit register for signal <pl_upstream_preemph_src>.
    Found 1-bit register for signal <pl_width_change_err>.
    Found 1-bit register for signal <pl_speed_change_err>.
    Found 8-bit register for signal <INTDI>.
    Found 1-bit register for signal <LEGACYCLR>.
    Found 32-bit register for signal <a_i[18]_dff_132_OUT>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2277>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2278>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2279>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2280>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2281>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2282>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2283>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2284>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2285>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2286>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2287>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2288>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2289>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2290>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2291>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2292>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2293>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2294>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2295>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2296>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2297>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2298>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2299>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2300>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2301>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2302>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2303>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2304>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2305>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2306>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2307>.
    Found 1-bit register for signal <a_i[18]_clk_DFF_2308>.
    Found 32-bit register for signal <mwr_perf>.
    Found 32-bit register for signal <mrd_perf>.
    Found 32-bit register for signal <mrd_perf_post>.
    Found 32-bit register for signal <mwr_perf_post>.
    Found 4-bit register for signal <clk_ps_cnt>.
    Found 21-bit register for signal <expect_size_r1>.
    Found 21-bit register for signal <expect_size_r2>.
    Found 21-bit register for signal <expect_cpld_data_size>.
    Found 21-bit register for signal <cpld_data_size>.
    Found 1-bit register for signal <cpld_done>.
    Found 1-bit register for signal <mrd_done_o>.
    Found 1-bit register for signal <init_rst_o>.
    Found 32-bit adder for signal <mwr_perf[31]_GND_48_o_add_168_OUT> created at line 754.
    Found 32-bit adder for signal <mrd_perf[31]_GND_48_o_add_174_OUT> created at line 775.
    Found 4-bit adder for signal <clk_ps_cnt[3]_GND_48_o_add_188_OUT> created at line 805.
    Found 32-bit 20-to-1 multiplexer for signal <_n0634> created at line 346.
    Found 1-bit tristate buffer for signal <rd_d_o<31>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<30>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<29>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<28>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<27>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<26>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<25>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<24>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<23>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<22>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<21>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<20>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<19>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<18>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<17>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<16>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<15>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<14>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<13>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<12>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<11>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<10>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<9>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<8>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<7>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<6>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<5>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<4>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<3>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<2>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<1>> created at line 346
    Found 1-bit tristate buffer for signal <rd_d_o<0>> created at line 346
    Found 19-bit comparator greater for signal <a_i[18]_GND_48_o_LessThan_166_o> created at line 737
    Found 21-bit comparator equal for signal <expect_cpld_data_size[20]_cpld_data_size[20]_equal_198_o> created at line 848
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 614 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <BMD_EP_MEM> synthesized.

Synthesizing Unit <BMD_GEN2>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_GEN2.v".
WARNING:Xst:647 - Input <pl_directed_link_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_directed_link_speed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_directed_link_auton> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pl_sel_link_rate_save>.
    Found 1-bit register for signal <pl_speed_change_err>.
    Found 1-bit register for signal <pl_width_change_err>.
    Found 1-bit register for signal <polling_start>.
    Found 3-bit register for signal <bmd_gen2_fsm>.
    Found 8-bit register for signal <poll_cntr_7_0>.
    Found 8-bit register for signal <poll_cntr_15_8>.
    Found 4-bit register for signal <poll_cntr_20_16>.
    Found 1-bit register for signal <clear_directed_WSC>.
    Found 2-bit register for signal <pl_sel_link_width_save>.
    Found finite state machine <FSM_6> for signal <bmd_gen2_fsm>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 12                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <poll_cntr_7_0[7]_GND_114_o_add_3_OUT> created at line 109.
    Found 8-bit adder for signal <poll_cntr_15_8[7]_GND_114_o_add_5_OUT> created at line 110.
    Found 4-bit adder for signal <poll_cntr_20_16[3]_GND_114_o_add_9_OUT> created at line 111.
    Found 1-bit comparator equal for signal <n0033> created at line 164
    Found 2-bit comparator equal for signal <n0060> created at line 213
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  29 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_GEN2> synthesized.
WARNING:Xst:2144 - The value of attribute <SAFE_RECOVERY_STATE> (<recovery_state_value>) does not match fsm state <state> size (6).

Synthesizing Unit <BMD_RX_ENGINE>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v".
        M = 4
        LEN = 3
    Set property "FSM_ENCODING = ONE-HOT" for signal <state>.
    Set property "SAFE_IMPLEMENTATION = YES" for signal <state>.
    Set property "SAFE_RECOVERY_STATE = <recovery_state_value>" for signal <state>.
WARNING:Xst:647 - Input <trn_rbar_hit_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpld_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mrd_len_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rsrc_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" line 1800: Output port <douta> of the instance <Rev_RAM_order> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" line 1946: Output port <rd_data_count> of the instance <FIFO128_512> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" line 1946: Output port <wr_data_count> of the instance <FIFO128_512> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" line 1946: Output port <full> of the instance <FIFO128_512> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" line 1946: Output port <almost_full> of the instance <FIFO128_512> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_RX_ENGINE.v" line 1946: Output port <almost_empty> of the instance <FIFO128_512> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <debug<511:510>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug<319:291>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug<269:268>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <prev_bmd_128_rx_state>.
    Found 8-bit register for signal <strad_bmd_128_rx_state>.
    Found 1-bit register for signal <trn_rdst_rdy_n>.
    Found 1-bit register for signal <req_compl_o>.
    Found 3-bit register for signal <req_tc_o>.
    Found 1-bit register for signal <req_td_o>.
    Found 1-bit register for signal <req_ep_o>.
    Found 2-bit register for signal <req_attr_o>.
    Found 10-bit register for signal <req_len_o>.
    Found 16-bit register for signal <req_rid_o>.
    Found 8-bit register for signal <req_tag_o>.
    Found 8-bit register for signal <req_be_o>.
    Found 11-bit register for signal <addr_o>.
    Found 8-bit register for signal <wr_be_o>.
    Found 32-bit register for signal <wr_data_o>.
    Found 1-bit register for signal <wr_en_o>.
    Found 1-bit register for signal <rd_en_o>.
    Found 8-bit register for signal <cpl_ur_found_o>.
    Found 8-bit register for signal <cpl_ur_tag_o>.
    Found 32-bit register for signal <cpld_found_o>.
    Found 32-bit register for signal <cpld_data_size_o>.
    Found 1-bit register for signal <cpld_malformed_o>.
    Found 7-bit register for signal <cpld_real_size>.
    Found 7-bit register for signal <cpld_tlp_size>.
    Found 8-bit register for signal <bmd_128_rx_state_q>.
    Found 128-bit register for signal <trn_rd_q>.
    Found 2-bit register for signal <trn_rrem_n_q>.
    Found 1-bit register for signal <trn_reof_n_q>.
    Found 1-bit register for signal <trn_rsrc_rdy_n_q>.
    Found 1-bit register for signal <trn_rdst_rdy_n_q>.
    Found 16-bit register for signal <cpld_tlp_tag>.
    Found 1-bit register for signal <cpld_tlp_tag_flash>.
    Found 12-bit register for signal <byte_count>.
    Found 1-bit register for signal <trn_rsof_n_q>.
    Found 1-bit register for signal <cpld_data_en>.
    Found 4-bit register for signal <cpld_data_mask>.
    Found 128-bit register for signal <cpld_data>.
    Found 1-bit register for signal <cpld_data_wr>.
    Found 128-bit register for signal <cpld_data_din>.
    Found 4-bit register for signal <pre_mask>.
    Found 128-bit register for signal <pre_cpld_data>.
    Found 1-bit register for signal <cpld_data_wr_r>.
    Found 16-bit register for signal <count>.
    Found 1-bit register for signal <count_plus>.
    Found 1-bit register for signal <count_plus1>.
    Found 1-bit register for signal <count_plus2>.
    Found 1-bit register for signal <count_plus3>.
    Found 8-bit register for signal <tag_addra>.
    Found 1-bit register for signal <cpld_tlp_tag_flash_r>.
    Found 1-bit register for signal <cpld_tlp_tag_flash_rr>.
    Found 1-bit register for signal <cpld_tlp_wr_first>.
    Found 8-bit register for signal <tlp_tag_addra>.
    Found 8-bit register for signal <tlp_byte_count>.
    Found 32-bit register for signal <count_rx>.
    Found 128-bit register for signal <cpld_data_order>.
    Found 1-bit register for signal <cpld_data_wr_r1>.
    Found 1-bit register for signal <RAML_rx_cpl>.
    Found 1-bit register for signal <RAMH_rx_cpl>.
    Found 6-bit register for signal <state>.
    Found 10-bit register for signal <addrb>.
    Found 1-bit register for signal <fifo_wr>.
    Found 1-bit register for signal <fifo_wr1>.
    Found 1-bit register for signal <fifo_wr2>.
    Found 128-bit register for signal <fifo_din>.
    Found 8-bit register for signal <bmd_128_rx_state>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Recovery State     | 000001                                         |
    | Encoding           | ONE-HOT                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_115_o_GND_115_o_sub_1004_OUT> created at line 1651.
    Found 8-bit subtractor for signal <tlp_byte_count[7]_GND_115_o_sub_1022_OUT> created at line 1754.
    Found 32-bit adder for signal <cpld_data_size_o[31]_GND_115_o_add_75_OUT> created at line 558.
    Found 8-bit adder for signal <cpl_ur_found_o[7]_GND_115_o_add_136_OUT> created at line 690.
    Found 32-bit adder for signal <cpld_data_size_o[31]_GND_115_o_add_139_OUT> created at line 700.
    Found 32-bit adder for signal <cpld_found_o[31]_GND_115_o_add_140_OUT> created at line 702.
    Found 7-bit adder for signal <cpld_real_size[6]_GND_115_o_add_461_OUT> created at line 1082.
    Found 7-bit adder for signal <cpld_real_size[6]_GND_115_o_add_465_OUT> created at line 1088.
    Found 7-bit adder for signal <cpld_real_size[6]_GND_115_o_add_509_OUT> created at line 1166.
    Found 7-bit adder for signal <cpld_real_size[6]_GND_115_o_add_676_OUT> created at line 1368.
    Found 2-bit adder for signal <n1743[1:0]> created at line 1530.
    Found 3-bit adder for signal <n1746[2:0]> created at line 1530.
    Found 16-bit adder for signal <count[15]_GND_115_o_add_1005_OUT> created at line 1655.
    Found 32-bit adder for signal <n1168> created at line 1759.
    Found 32-bit adder for signal <count_rx[31]_GND_115_o_add_1032_OUT> created at line 1768.
    Found 10-bit adder for signal <addrb[9]_GND_115_o_add_1084_OUT> created at line 1925.
    Found 4-bit adder for signal <_n1818> created at line 1529.
    Found 4-bit adder for signal <_n1819> created at line 1529.
    Found 4-bit adder for signal <_n1820> created at line 1529.
    Found 4-bit adder for signal <_n1821> created at line 1529.
    Found 4-bit adder for signal <swap_mask> created at line 1529.
    Found 4x4-bit Read Only RAM for signal <_n1849>
    Found 8-bit 4-to-1 multiplexer for signal <_n1841> created at line 837.
    Found 7-bit 4-to-1 multiplexer for signal <cpld_real_size[6]_cpld_real_size[6]_mux_469_OUT> created at line 1079.
    Found 1-bit 4-to-1 multiplexer for signal <cpld_malformed_o_cpld_malformed_o_MUX_2300_o> created at line 1079.
    Found 4-bit 4-to-1 multiplexer for signal <_n1852> created at line 1601.
    Found 1-bit 4-to-1 multiplexer for signal <_n1855> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1858> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1861> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1864> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1867> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1870> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1873> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1876> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1879> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1882> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1885> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1888> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1891> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1894> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1897> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1900> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1903> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1906> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1909> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1912> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1915> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1918> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1921> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1924> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1927> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1930> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1933> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1936> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1939> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1942> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1945> created at line 1606.
    Found 1-bit 4-to-1 multiplexer for signal <_n1948> created at line 1606.
    Found 7-bit comparator not equal for signal <n0347> created at line 1082
    Found 7-bit comparator not equal for signal <n0351> created at line 1088
    Found 7-bit comparator not equal for signal <n0364> created at line 1166
    Found 7-bit comparator not equal for signal <n0453> created at line 1368
    Found 4-bit comparator greater for signal <n0708> created at line 1551
    Found 32-bit comparator equal for signal <GND_115_o_GND_115_o_equal_1005_o> created at line 1651
    Found 16-bit comparator equal for signal <count[15]_GND_115_o_equal_1013_o> created at line 1667
    WARNING:Xst:2404 -  FFs/Latches <cpld_data_err_o<0:0>> (without init value) have a constant value of 0 in block <BMD_RX_ENGINE>.
    Summary:
	inferred   1 RAM(s).
	inferred  21 Adder/Subtractor(s).
	inferred 1140 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 628 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_RX_ENGINE> synthesized.
WARNING:Xst:2144 - The value of attribute <SAFE_RECOVERY_STATE> (<recovery_state_value>) does not match fsm state <state> size (4).

Synthesizing Unit <BMD_TX_ENGINE>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v".
        M = 4
    Set property "FSM_ENCODING = ONE-HOT" for signal <state>.
    Set property "SAFE_IMPLEMENTATION = YES" for signal <state>.
    Set property "SAFE_RECOVERY_STATE = <recovery_state_value>" for signal <state>.
WARNING:Xst:647 - Input <trn_tbuf_av> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_be_i<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_addr_i<29:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_tag_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_count_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mrd_len_i<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mrd_tag_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mrd_count_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 932: Output port <full> of the instance <FIFO18_36_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 932: Output port <almost_full> of the instance <FIFO18_36_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 948: Output port <rd_data_count> of the instance <FIFO18_36_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 948: Output port <wr_data_count> of the instance <FIFO18_36_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 948: Output port <full> of the instance <FIFO18_36_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 948: Output port <almost_full> of the instance <FIFO18_36_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 948: Output port <empty> of the instance <FIFO18_36_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 948: Output port <almost_empty> of the instance <FIFO18_36_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 965: Output port <rd_data_count> of the instance <FIFO18_36_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 965: Output port <wr_data_count> of the instance <FIFO18_36_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 965: Output port <full> of the instance <FIFO18_36_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 965: Output port <almost_full> of the instance <FIFO18_36_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 965: Output port <empty> of the instance <FIFO18_36_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 965: Output port <almost_empty> of the instance <FIFO18_36_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 981: Output port <rd_data_count> of the instance <FIFO18_36_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 981: Output port <wr_data_count> of the instance <FIFO18_36_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 981: Output port <full> of the instance <FIFO18_36_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 981: Output port <almost_full> of the instance <FIFO18_36_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 981: Output port <empty> of the instance <FIFO18_36_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 981: Output port <almost_empty> of the instance <FIFO18_36_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_128_TX_ENGINE.v" line 1016: Output port <check> of the instance <crc_32b_dma_tx> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <debug<511:384>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug<254:252>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <trn_tsof_n>.
    Found 1-bit register for signal <trn_teof_n>.
    Found 1-bit register for signal <trn_tsrc_rdy_n>.
    Found 128-bit register for signal <trn_td>.
    Found 2-bit register for signal <trn_trem_n>.
    Found 10-bit register for signal <cur_mwr_dw_count>.
    Found 1-bit register for signal <compl_done_o>.
    Found 1-bit register for signal <mwr_done_o>.
    Found 1-bit register for signal <mrd_done>.
    Found 16-bit register for signal <cur_wr_count>.
    Found 16-bit register for signal <cur_rd_count>.
    Found 13-bit register for signal <mwr_len_byte>.
    Found 13-bit register for signal <mrd_len_byte>.
    Found 32-bit register for signal <pmwr_addr>.
    Found 32-bit register for signal <pmrd_addr>.
    Found 16-bit register for signal <rmwr_count>.
    Found 16-bit register for signal <rmrd_count>.
    Found 1-bit register for signal <serv_mwr>.
    Found 1-bit register for signal <serv_mrd>.
    Found 8-bit register for signal <tmwr_wrr_cnt>.
    Found 8-bit register for signal <tmrd_wrr_cnt>.
    Found 1-bit register for signal <plus>.
    Found 3-bit register for signal <bmd_128_tx_state>.
    Found 9-bit register for signal <FRAME_RDCOUNT_sh>.
    Found 1-bit register for signal <data_frame_valid>.
    Found 16-bit register for signal <req_tlp_plus_cnt>.
    Found 16-bit register for signal <rx_tlp_plus_cnt>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <req_compl_q>.
    Found finite state machine <FSM_8> for signal <bmd_128_tx_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 32                                             |
    | Inputs             | 17                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n_init_rst_i_OR_683_o (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Power Up State     | 0001                                           |
    | Recovery State     | 0001                                           |
    | Encoding           | ONE-HOT                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <rmwr_count[15]_GND_137_o_sub_68_OUT> created at line 669.
    Found 10-bit subtractor for signal <mwr_len_i[9]_GND_137_o_sub_71_OUT> created at line 674.
    Found 10-bit subtractor for signal <cur_mwr_dw_count[9]_GND_137_o_sub_129_OUT> created at line 850.
    Found 10-bit subtractor for signal <cur_mwr_dw_count[9]_GND_137_o_sub_133_OUT> created at line 865.
    Found 10-bit subtractor for signal <cur_mwr_dw_count[9]_GND_137_o_sub_137_OUT> created at line 880.
    Found 10-bit subtractor for signal <cur_mwr_dw_count[9]_GND_137_o_sub_145_OUT> created at line 910.
    Found 32-bit adder for signal <pmwr_addr[31]_GND_137_o_add_59_OUT> created at line 633.
    Found 16-bit adder for signal <cur_wr_count[15]_GND_137_o_add_64_OUT> created at line 662.
    Found 8-bit adder for signal <tmwr_wrr_cnt[7]_GND_137_o_add_80_OUT> created at line 685.
    Found 24-bit adder for signal <pmrd_addr[23]_GND_137_o_add_83_OUT> created at line 711.
    Found 16-bit adder for signal <cur_rd_count[15]_GND_137_o_add_93_OUT> created at line 768.
    Found 8-bit adder for signal <tmrd_wrr_cnt[7]_GND_137_o_add_96_OUT> created at line 777.
    Found 16-bit adder for signal <req_tlp_plus_cnt[15]_GND_137_o_add_232_OUT> created at line 1039.
    Found 16-bit adder for signal <rx_tlp_plus_cnt[15]_GND_137_o_add_238_OUT> created at line 1051.
    Found 4x2-bit Read Only RAM for signal <_n1047>
    Found 128-bit 7-to-1 multiplexer for signal <_n1032> created at line 860.
    Found 10-bit 4-to-1 multiplexer for signal <_n1050> created at line 860.
    Found 16-bit comparator equal for signal <cur_wr_count[15]_rmwr_count[15]_equal_69_o> created at line 669
    Found 8-bit comparator not equal for signal <n0161> created at line 682
    Found 16-bit comparator equal for signal <cur_rd_count[15]_rmrd_count[15]_equal_93_o> created at line 763
    Found 8-bit comparator not equal for signal <n0250> created at line 774
    Found 16-bit comparator equal for signal <cur_wr_count[15]_rmwr_count[15]_equal_142_o> created at line 898
    Found 9-bit comparator lessequal for signal <n0461> created at line 1006
    Found 32-bit comparator lessequal for signal <n0463> created at line 1010
    Found 32-bit comparator lessequal for signal <n0465> created at line 1010
    Summary:
	inferred   1 RAM(s).
	inferred  12 Adder/Subtractor(s).
	inferred 362 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred 246 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <BMD_TX_ENGINE> synthesized.

Synthesizing Unit <BMD_INTR_CTRL>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_INTR_CTRL.v".
        Tcq = 1
    Found 4-bit register for signal <wr_intr_state>.
    Found 3-bit register for signal <intr_state>.
    Found 4-bit register for signal <rd_intr_state>.
    Found finite state machine <FSM_10> for signal <wr_intr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <intr_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <rd_intr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   3 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <BMD_INTR_CTRL> synthesized.

Synthesizing Unit <crc_32b>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\crc_32b.v".
    Found 32-bit register for signal <check>.
    Found 1-bit register for signal <err>.
    Found 32-bit adder for signal <usr_rx[31]_GND_140_o_add_0_OUT> created at line 42.
    Found 32-bit comparator not equal for signal <usr_rx[31]_check[31]_equal_2_o> created at line 43
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <crc_32b> synthesized.

Synthesizing Unit <BMD_RD_THROTTLE>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_RD_THROTTLE.v".
        Tcq = 1
WARNING:Xst:647 - Input <mrd_len_i<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpld_found_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_metering_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <cpld_data_size_hwm>.
    Found 16-bit register for signal <cur_rd_count_hwm>.
    Found 1-bit register for signal <cpld_found>.
    Found 16-bit adder for signal <cur_rd_count_hwm[15]_GND_156_o_add_32_OUT> created at line 210.
    Found 32-bit adder for signal <cpld_data_size_hwm[31]_GND_156_o_add_33_OUT> created at line 211.
    Found 16-bit comparator equal for signal <mrd_cur_rd_count_i[15]_cur_rd_count_hwm[15]_equal_3_o> created at line 97
    Found 32-bit comparator lessequal for signal <n0001> created at line 98
    Found 11-bit comparator greater for signal <n0010> created at line 137
    Found 11-bit comparator greater for signal <GND_156_o_mrd_len_i[10]_LessThan_21_o> created at line 174
    Found 11-bit comparator greater for signal <n0021> created at line 175
    Found 11-bit comparator greater for signal <n0025> created at line 181
    Found 11-bit comparator lessequal for signal <n0029> created at line 187
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <BMD_RD_THROTTLE> synthesized.

Synthesizing Unit <BMD_TO_CTRL>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_TO_CTRL.v".
    Found 1-bit register for signal <cfg_turnoff_ok_n>.
    Found 1-bit register for signal <trn_pending>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <BMD_TO_CTRL> synthesized.

Synthesizing Unit <BMD_CFG_CTRL>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\PCIE20_prj\Dma_ctrl_source\BMD_CFG_CTRL.v".
WARNING:Xst:647 - Input <cfg_do<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_do<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cfg_rd_en_n>.
    Found 6-bit register for signal <cfg_cap_max_lnk_width>.
    Found 3-bit register for signal <cfg_cap_max_payload_size>.
    Found 5-bit register for signal <cfg_intf_state>.
    Found 1-bit register for signal <cfg_bme_state>.
    Found 10-bit register for signal <cfg_dwaddr>.
    Found finite state machine <FSM_13> for signal <cfg_intf_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit comparator equal for signal <n0015> created at line 146
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_CFG_CTRL> synthesized.

Synthesizing Unit <DDR3_Ctrl_Top>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\DDR3_Ctrl_top.v".
        APPDATA_WIDTH = 256
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        REFCLK_FREQ = 200
        IODELAY_GRP = "IODELAY_MIG"
        MMCM_ADV_BANDWIDTH = "OPTIMIZED"
        CLKFBOUT_MULT_F = 6
        DIVCLK_DIVIDE = 2
        CLKOUT_DIVIDE = 3
        nCK_PER_CLK = 2
        tCK = 2500
        DEBUG_PORT = "OFF"
        SIM_BYPASS_INIT_CAL = "OFF"
        nCS_PER_RANK = 1
        DQS_CNT_WIDTH = 3
        RANK_WIDTH = 1
        BANK_WIDTH = 3
        CK_WIDTH = 1
        CKE_WIDTH = 1
        COL_WIDTH = 10
        CS_WIDTH = 1
        DM_WIDTH = 8
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        ROW_WIDTH = 15
        BURST_MODE = "8"
        BM_CNT_WIDTH = 2
        ADDR_CMD_MODE = "1T"
        ORDERING = "NORM"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        tPRDI = 1000000
        tREFI = 7800000
        tZQI = 128000000
        ADDR_WIDTH = 29
        ECC = "OFF"
        ECC_TEST = "OFF"
        TCQ = 100
        DATA_WIDTH = 64
        PAYLOAD_WIDTH = 64
        STARVE_LIMIT = 2
        RST_ACT_LOW = 0
        INPUT_CLK_TYPE = "SINGLE_ENDED"
        BURST_LEN = 8
        CH_NUM = 2
        STATE_CNT = 16
        STATE_CNT_WIDTH = 4
        DATA_CNT_WIDTH = 5
WARNING:Xst:647 - Input <ASYNC_OUT<11:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <TRIG_DDR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_USR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug<511>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_debug<511>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 512-bit register for signal <ddr2_tx>.
    Found 2-bit register for signal <ddr2_tx_valid>.
    Found 1-bit tristate buffer for signal <wr_data<255>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<254>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<253>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<252>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<251>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<250>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<249>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<248>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<247>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<246>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<245>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<244>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<243>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<242>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<241>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<240>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<239>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<238>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<237>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<236>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<235>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<234>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<233>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<232>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<231>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<230>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<229>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<228>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<227>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<226>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<225>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<224>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<223>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<222>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<221>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<220>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<219>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<218>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<217>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<216>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<215>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<214>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<213>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<212>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<211>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<210>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<209>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<208>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<207>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<206>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<205>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<204>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<203>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<202>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<201>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<200>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<199>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<198>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<197>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<196>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<195>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<194>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<193>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<192>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<191>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<190>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<189>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<188>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<187>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<186>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<185>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<184>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<183>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<182>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<181>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<180>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<179>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<178>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<177>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<176>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<175>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<174>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<173>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<172>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<171>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<170>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<169>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<168>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<167>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<166>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<165>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<164>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<163>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<162>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<161>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<160>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<159>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<158>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<157>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<156>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<155>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<154>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<153>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<152>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<151>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<150>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<149>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<148>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<147>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<146>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<145>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<144>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<143>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<142>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<141>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<140>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<139>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<138>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<137>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<136>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<135>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<134>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<133>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<132>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<131>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<130>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<129>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<128>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<127>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<126>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<125>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<124>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<123>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<122>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<121>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<120>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<119>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<118>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<117>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<116>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<115>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<114>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<113>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<112>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<111>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<110>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<109>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<108>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<107>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<106>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<105>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<104>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<103>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<102>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<101>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<100>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<99>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<98>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<97>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<96>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<95>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<94>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<93>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<92>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<91>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<90>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<89>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<88>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<87>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<86>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<85>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<84>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<83>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<82>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<81>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<80>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<79>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<78>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<77>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<76>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<75>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<74>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<73>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<72>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<71>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<70>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<69>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<68>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<67>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<66>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<65>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<64>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<63>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<62>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<61>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<60>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<59>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<58>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<57>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<56>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<55>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<54>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<53>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<52>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<51>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<50>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<49>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<48>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<47>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<46>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<45>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<44>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<43>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<42>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<41>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<40>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<39>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<38>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<37>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<36>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<35>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<34>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<33>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<32>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<31>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<30>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<29>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<28>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<27>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<26>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<25>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<24>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<23>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<22>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<21>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<20>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<19>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<18>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<17>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<16>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<15>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<14>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<13>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<12>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<11>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<10>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<9>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<8>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<7>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<6>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<5>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<4>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<3>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<2>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<1>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<0>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<255>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<254>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<253>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<252>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<251>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<250>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<249>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<248>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<247>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<246>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<245>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<244>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<243>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<242>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<241>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<240>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<239>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<238>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<237>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<236>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<235>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<234>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<233>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<232>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<231>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<230>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<229>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<228>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<227>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<226>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<225>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<224>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<223>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<222>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<221>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<220>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<219>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<218>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<217>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<216>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<215>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<214>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<213>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<212>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<211>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<210>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<209>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<208>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<207>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<206>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<205>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<204>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<203>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<202>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<201>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<200>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<199>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<198>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<197>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<196>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<195>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<194>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<193>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<192>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<191>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<190>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<189>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<188>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<187>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<186>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<185>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<184>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<183>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<182>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<181>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<180>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<179>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<178>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<177>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<176>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<175>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<174>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<173>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<172>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<171>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<170>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<169>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<168>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<167>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<166>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<165>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<164>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<163>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<162>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<161>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<160>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<159>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<158>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<157>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<156>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<155>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<154>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<153>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<152>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<151>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<150>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<149>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<148>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<147>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<146>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<145>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<144>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<143>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<142>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<141>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<140>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<139>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<138>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<137>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<136>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<135>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<134>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<133>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<132>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<131>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<130>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<129>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<128>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<127>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<126>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<125>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<124>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<123>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<122>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<121>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<120>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<119>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<118>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<117>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<116>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<115>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<114>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<113>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<112>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<111>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<110>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<109>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<108>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<107>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<106>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<105>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<104>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<103>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<102>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<101>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<100>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<99>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<98>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<97>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<96>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<95>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<94>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<93>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<92>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<91>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<90>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<89>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<88>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<87>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<86>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<85>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<84>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<83>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<82>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<81>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<80>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<79>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<78>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<77>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<76>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<75>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<74>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<73>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<72>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<71>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<70>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<69>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<68>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<67>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<66>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<65>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<64>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<63>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<62>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<61>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<60>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<59>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<58>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<57>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<56>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<55>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<54>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<53>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<52>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<51>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<50>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<49>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<48>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<47>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<46>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<45>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<44>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<43>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<42>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<41>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<40>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<39>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<38>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<37>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<36>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<35>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<34>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<33>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<32>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<31>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<30>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<29>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<28>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<27>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<26>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<25>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<24>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<23>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<22>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<21>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<20>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<19>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<18>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<17>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<16>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<15>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<14>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<13>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<12>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<11>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<10>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<9>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<8>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<7>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<6>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<5>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<4>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<3>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<2>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<1>> created at line 330
    Found 1-bit tristate buffer for signal <wr_data<0>> created at line 330
    Summary:
	inferred 514 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred 512 Tristate(s).
Unit <DDR3_Ctrl_Top> synthesized.

Synthesizing Unit <ddr3_case>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v".
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        REFCLK_FREQ = 200
        IODELAY_GRP = "IODELAY_MIG"
        MMCM_ADV_BANDWIDTH = "OPTIMIZED"
        CLKFBOUT_MULT_F = 6
        DIVCLK_DIVIDE = 2
        CLKOUT_DIVIDE = 3
        nCK_PER_CLK = 2
        tCK = 2500
        DEBUG_PORT = "OFF"
        SIM_BYPASS_INIT_CAL = "OFF"
        nCS_PER_RANK = 1
        DQS_CNT_WIDTH = 3
        RANK_WIDTH = 1
        BANK_WIDTH = 3
        CK_WIDTH = 1
        CKE_WIDTH = 1
        COL_WIDTH = 10
        CS_WIDTH = 1
        DM_WIDTH = 8
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        ROW_WIDTH = 15
        BURST_MODE = "8"
        BM_CNT_WIDTH = 2
        ADDR_CMD_MODE = "1T"
        ORDERING = "NORM"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        tPRDI = 1000000
        tREFI = 7800000
        tZQI = 128000000
        ADDR_WIDTH = 29
        ECC = "OFF"
        ECC_TEST = "OFF"
        TCQ = 100
        DATA_WIDTH = 64
        PAYLOAD_WIDTH = 64
        STARVE_LIMIT = 2
        RST_ACT_LOW = 0
        INPUT_CLK_TYPE = "DIFFERENTIAL"
        BURST_LEN = 8
        CH_NUM = 2
        STATE_CNT = 16
        STATE_CNT_WIDTH = 4
        DATA_CNT_WIDTH = 5
        APPDATA_WIDTH = 256
        ADDR_PER_DMA_WIDTH = 7
WARNING:Xst:647 - Input <ASYNC_OUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 505: Output port <uclk> of the instance <u_infrastructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <bank_mach_next> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <app_ecc_multiple_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_wl_dqs_inverted> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_wr_calib_clk_delay> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_wl_odelay_dqs_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_wl_odelay_dq_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_rdlvl_start> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_rdlvl_done> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_rdlvl_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_cpt_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_cpt_first_edge_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_cpt_second_edge_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_rd_bitslip_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_rd_clkdly_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_rd_active_dly> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_dqs_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_dq_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_rddata> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <ddr_parity> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <app_rd_data_end> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_wrlvl_start> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_wrlvl_done> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_case.v" line 568: Output port <dbg_wrlvl_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <TRIG<511:488>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG<484:477>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <clk_ref> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ddr3_case> synthesized.

Synthesizing Unit <iodelay_ctrl>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\iodelay_ctrl.v".
        TCQ = 100
        IODELAY_GRP = "IODELAY_MIG"
        INPUT_CLK_TYPE = "DIFFERENTIAL"
        RST_ACT_LOW = 0
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_idelayctrl>.
    Set property "syn_maxfan = 10" for signal <rst_ref_sync_r>.
WARNING:Xst:647 - Input <clk_ref> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit register for signal <rst_ref_sync_r>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <iodelay_ctrl> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\infrastructure.v".
        TCQ = 100
        CLK_PERIOD = 5000
        nCK_PER_CLK = 2
        INPUT_CLK_TYPE = "DIFFERENTIAL"
        MMCM_ADV_BANDWIDTH = "OPTIMIZED"
        CLKFBOUT_MULT_F = 6
        DIVCLK_DIVIDE = 2
        CLKOUT_DIVIDE = 3
        RST_ACT_LOW = 0
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
    Set property "syn_maxfan = 10" for signal <pll_lock>.
    Found 8-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <memc_ui_top>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v".
        REFCLK_FREQ = 200
        SIM_BYPASS_INIT_CAL = "OFF"
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        IODELAY_GRP = "IODELAY_MIG"
        nCK_PER_CLK = 2
        DRAM_TYPE = "DDR3"
        nCS_PER_RANK = 1
        DQ_CNT_WIDTH = 6
        DQS_CNT_WIDTH = 3
        RANK_WIDTH = 1
        BANK_WIDTH = 3
        CK_WIDTH = 1
        CKE_WIDTH = 1
        COL_WIDTH = 10
        CS_WIDTH = 1
        DM_WIDTH = 8
        USE_DM_PORT = 1
        DQ_WIDTH = 64
        DRAM_WIDTH = 8
        DQS_WIDTH = 8
        ROW_WIDTH = 15
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        nAL = 0
        CL = 6
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DATA_BUF_OFFSET_WIDTH = 1
        BM_CNT_WIDTH = 2
        ADDR_CMD_MODE = "1T"
        nBANK_MACHS = 4
        ORDERING = "NORM"
        RANKS = 1
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        CAL_WIDTH = "HALF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        tCK = 2500
        tFAW = 50000
        tPRDI = 1000000
        tRRD = 7500
        tRAS = 37500
        tRCD = 13130
        tREFI = 7800000
        tRFC = 260000
        tRP = 13130
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        DEBUG_PORT = "OFF"
        ADDR_WIDTH = 29
        STARVE_LIMIT = 2
        TCQ = 100
        ECC = "OFF"
        DATA_WIDTH = 64
        ECC_TEST = "OFF"
        PAYLOAD_WIDTH = 64
        APP_DATA_WIDTH = 256
        APP_MASK_WIDTH = 32
WARNING:Xst:647 - Input <dbg_dec_rd_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" line 491: Output port <ecc_single> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" line 491: Output port <ecc_err_addr> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" line 491: Output port <dbg_tap_cnt_during_wrlvl> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" line 491: Output port <dbg_rd_data_edge_detect> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" line 491: Output port <dbg_rsync_tap_cnt> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" line 491: Output port <dbg_phy_pd> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" line 491: Output port <dbg_phy_read> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" line 491: Output port <dbg_phy_rdlvl> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" line 491: Output port <dbg_phy_top> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" line 491: Output port <dbg_wl_edge_detect_valid> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\memc_ui_top.v" line 622: Output port <hi_priority> of the instance <u_ui_top> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <app_raw_not_ecc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_buf_addr<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <app_correct_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <memc_ui_top> synthesized.

Synthesizing Unit <mem_intfc>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\mem_intfc.v".
        TCQ = 100
        PAYLOAD_WIDTH = 64
        ADDR_CMD_MODE = "1T"
        AL = "0"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        CK_WIDTH = 1
        CL = 6
        COL_WIDTH = 10
        CMD_PIPE_PLUS1 = "ON"
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CWL = 5
        DATA_WIDTH = 64
        DATA_BUF_ADDR_WIDTH = 8
        DATA_BUF_OFFSET_WIDTH = 1
        DM_WIDTH = 8
        DQ_CNT_WIDTH = 6
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        DRAM_WIDTH = 8
        ECC = "OFF"
        ECC_WIDTH = 0
        MC_ERR_ADDR_WIDTH = 29
        nAL = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        ORDERING = "NORM"
        PHASE_DETECT = "ON"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        tCK = 2500
        tFAW = 50000
        tPRDI = 1000000
        tRAS = 37500
        tRCD = 13130
        tREFI = 7800000
        tRFC = 260000
        tRP = 13130
        tRRD = 7500
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        WRLVL = "ON"
        DEBUG_PORT = "OFF"
        CAL_WIDTH = "HALF"
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 15
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        SIM_BYPASS_INIT_CAL = "OFF"
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        REFCLK_FREQ = 200
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_DM_PORT = 1
    Summary:
	no macro.
Unit <mem_intfc> synthesized.

Synthesizing Unit <mc>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\mc.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CL = 6
        COL_WIDTH = 10
        CMD_PIPE_PLUS1 = "ON"
        CS_WIDTH = 1
        CWL = 5
        DATA_WIDTH = 64
        DATA_BUF_ADDR_WIDTH = 8
        DATA_BUF_OFFSET_WIDTH = 1
        nREFRESH_BANK = 8
        DRAM_TYPE = "DDR3"
        DQS_WIDTH = 8
        DQ_WIDTH = 64
        ECC = "OFF"
        ECC_WIDTH = 0
        MC_ERR_ADDR_WIDTH = 29
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        nSLOTS = 1
        ORDERING = "NORM"
        PAYLOAD_WIDTH = 64
        RANK_WIDTH = 1
        RANKS = 1
        PHASE_DETECT = "ON"
        ROW_WIDTH = 15
        RTT_NOM = "60"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
        tCK = 2500
        tFAW = 50000
        tPRDI = 1000000
        tRAS = 37500
        tRCD = 13130
        tREFI = 7800000
        tRFC = 260000
        tRP = 13130
        tRRD = 7500
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
    Set property "MAX_FANOUT = 10" for signal <rst_final>.
WARNING:Xst:647 - Input <raw_not_ecc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <correct_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\mc.v" line 628: Output port <ecc_status_valid> of the instance <col_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\mc.v" line 628: Output port <wr_ecc_buf> of the instance <col_mach0> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'dfi_dram_clk_disable', unconnected in block 'mc', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dfi_reset_n', unconnected in block 'mc', is tied to its initial value (1).
    Found 1-bit register for signal <rst_final>.
    Found 1-bit register for signal <dfi_we_n1>.
    Found 1-bit register for signal <dfi_we_n0>.
    Found 1-bit register for signal <dfi_ras_n1>.
    Found 1-bit register for signal <dfi_ras_n0>.
    Found 1-bit register for signal <dfi_odt_wr1>.
    Found 1-bit register for signal <dfi_odt_wr0>.
    Found 1-bit register for signal <dfi_odt_nom1>.
    Found 1-bit register for signal <dfi_odt_nom0>.
    Found 1-bit register for signal <dfi_cs_n1>.
    Found 1-bit register for signal <dfi_cs_n0>.
    Found 1-bit register for signal <dfi_cas_n1>.
    Found 1-bit register for signal <dfi_cas_n0>.
    Found 3-bit register for signal <dfi_bank1>.
    Found 3-bit register for signal <dfi_bank0>.
    Found 15-bit register for signal <dfi_address1>.
    Found 15-bit register for signal <dfi_address0>.
    Found 2-bit register for signal <io_config>.
    Found 1-bit register for signal <io_config_strobe>.
    Found 8-bit register for signal <dfi_wrdata_en>.
    Found 8-bit register for signal <dfi_rddata_en>.
    Found 1-bit register for signal <wr_data_en>.
    Found 8-bit register for signal <wr_data_addr>.
    Found 1-bit register for signal <wr_data_offset>.
    Found 10-bit register for signal <rst_reg>.
    Summary:
	inferred  88 D-type flip-flop(s).
Unit <mc> synthesized.

Synthesizing Unit <rank_mach>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\rank_mach.v".
        BURST_MODE = "8"
        CS_WIDTH = 1
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 40
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        CL = 6
        nFAW = 20
        nREFRESH_BANK = 8
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 39
        PHASE_DETECT = "ON"
        ZQ_TIMER_DIV = 640000
    Summary:
	no macro.
Unit <rank_mach> synthesized.

Synthesizing Unit <rank_cntrl>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\rank_cntrl.v".
        TCQ = 100
        BURST_MODE = "8"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        CL = 6
        nFAW = 20
        nREFRESH_BANK = 8
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        PHASE_DETECT = "ON"
        REFRESH_TIMER_DIV = 39
WARNING:Xst:2935 - Signal 'add_rrd_inhbt', unconnected in block 'rank_cntrl', is tied to its initial value (0).
    Found 1-bit register for signal <inhbt_act_faw_r>.
    Found 3-bit register for signal <wtr_timer.wtr_cnt_r>.
    Found 1-bit register for signal <inhbt_rd_r>.
    Found 1-bit register for signal <wtr_inhbt_config_r>.
    Found 4-bit register for signal <refresh_generation.refresh_bank_r>.
    Found 3-bit register for signal <periodic_rd_generation.periodic_rd_timer_r>.
    Found 1-bit register for signal <periodic_rd_generation.periodic_rd_request_r>.
    Found 3-bit register for signal <inhbt_act_faw.faw_cnt_r>.
    Found 3-bit subtractor for signal <inhbt_act_faw.faw_cnt_r[2]_GND_174_o_sub_5_OUT> created at line 206.
    Found 3-bit subtractor for signal <wtr_timer.wtr_cnt_r[2]_GND_174_o_sub_14_OUT> created at line 267.
    Found 4-bit subtractor for signal <refresh_generation.refresh_bank_r[3]_GND_174_o_sub_27_OUT> created at line 326.
    Found 3-bit subtractor for signal <periodic_rd_generation.periodic_rd_timer_r[2]_GND_174_o_sub_38_OUT> created at line 385.
    Found 3-bit adder for signal <inhbt_act_faw.faw_cnt_r[2]_GND_174_o_add_2_OUT> created at line 205.
    Found 4-bit adder for signal <refresh_generation.refresh_bank_r[3]_GND_174_o_add_28_OUT> created at line 329.
    Found 3-bit comparator lessequal for signal <n0030> created at line 271
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <rank_cntrl> synthesized.

Synthesizing Unit <rank_common>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\rank_common.v".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 40
        nBANK_MACHS = 4
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 39
        ZQ_TIMER_DIV = 640000
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\rank_common.v" line 236: Output port <grant_ns> of the instance <maintenance_request.maint_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\rank_common.v" line 321: Output port <grant_r> of the instance <periodic_read_request.periodic_rd_arb0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <maint_prescaler_tick_r_lcl>.
    Found 6-bit register for signal <refresh_timer.refresh_timer_r>.
    Found 20-bit register for signal <zq_cntrl.zq_timer.zq_timer_r>.
    Found 1-bit register for signal <zq_cntrl.zq_request_logic.zq_request_r>.
    Found 1-bit register for signal <maintenance_request.upd_last_master_r>.
    Found 1-bit register for signal <maintenance_request.new_maint_rank_r>.
    Found 1-bit register for signal <maint_req_r_lcl>.
    Found 1-bit register for signal <maint_rank_r_lcl>.
    Found 1-bit register for signal <maint_zq_r_lcl>.
    Found 1-bit register for signal <periodic_read_request.upd_last_master_r>.
    Found 1-bit register for signal <periodic_rd_r_lcl>.
    Found 1-bit register for signal <periodic_read_request.periodic_rd_grant_r>.
    Found 1-bit register for signal <periodic_rd_rank_r_lcl>.
    Found 6-bit register for signal <maint_prescaler.maint_prescaler_r>.
    Found 6-bit subtractor for signal <maint_prescaler.maint_prescaler_r[5]_GND_176_o_sub_3_OUT> created at line 122.
    Found 6-bit subtractor for signal <refresh_timer.refresh_timer_r[5]_GND_176_o_sub_10_OUT> created at line 147.
    Found 20-bit subtractor for signal <zq_cntrl.zq_timer.zq_timer_r[19]_GND_176_o_sub_17_OUT> created at line 175.
    Found 1-bit adder for signal <n0137> created at line 267.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_142_o_add_30_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_142_o_add_31_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_142_o_add_32_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_142_o_add_33_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_142_o_add_34_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_142_o_add_35_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_142_o_add_36_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_142_o_add_37_OUT<0>> created at line 270.
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <rank_common> synthesized.

Synthesizing Unit <round_robin_arb_1>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\round_robin_arb.v".
        TCQ = 100
        WIDTH = 2
    Found 2-bit register for signal <last_master_r>.
    Found 2-bit register for signal <grant_r>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <round_robin_arb_1> synthesized.

Synthesizing Unit <round_robin_arb_2>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\round_robin_arb.v".
        TCQ = 100
        WIDTH = 1
WARNING:Xst:647 - Input <current_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <upd_last_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <channel[0].inh_group> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <grant_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <round_robin_arb_2> synthesized.

Synthesizing Unit <bank_mach>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_mach.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CS_WIDTH = 1
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        LOW_IDLE_CNT = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nCS_PER_RANK = 1
        nOP_WAIT = 0
        nRAS = 15
        nRCD = 6
        nRFC = 104
        nRTP = 4
        nRP = 6
        nSLOTS = 1
        nWR = 6
        ORDERING = "NORM"
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 15
        RTT_NOM = "60"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
        tZQCS = 64
    Summary:
	no macro.
Unit <bank_mach> synthesized.

Synthesizing Unit <bank_cntrl_1>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 15
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_1> synthesized.

Synthesizing Unit <bank_compare>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_compare.v".
        BANK_WIDTH = 3
        TCQ = 100
        BURST_MODE = "8"
        COL_WIDTH = 10
        DATA_BUF_ADDR_WIDTH = 8
        ECC = "OFF"
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 15
WARNING:Xst:647 - Input <size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'req_rank_r_lcl', unconnected in block 'bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_rank_ns', unconnected in block 'bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_col_r<14>', unconnected in block 'bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_col_r<11:10>', unconnected in block 'bank_compare', is tied to its initial value (00).
    Found 1-bit register for signal <req_periodic_rd_r_lcl>.
    Found 3-bit register for signal <req_cmd_r>.
    Found 1-bit register for signal <rd_wr_r_lcl>.
    Found 3-bit register for signal <req_bank_r_lcl>.
    Found 15-bit register for signal <req_row_r_lcl>.
    Found 1-bit register for signal <req_col_r<9>>.
    Found 1-bit register for signal <req_col_r<8>>.
    Found 1-bit register for signal <req_col_r<7>>.
    Found 1-bit register for signal <req_col_r<6>>.
    Found 1-bit register for signal <req_col_r<5>>.
    Found 1-bit register for signal <req_col_r<4>>.
    Found 1-bit register for signal <req_col_r<3>>.
    Found 1-bit register for signal <req_col_r<2>>.
    Found 1-bit register for signal <req_col_r<1>>.
    Found 1-bit register for signal <req_col_r<0>>.
    Found 1-bit register for signal <req_wr_r_lcl>.
    Found 1-bit register for signal <req_priority_r>.
    Found 1-bit register for signal <rb_hit_busy_r>.
    Found 1-bit register for signal <row_hit_r>.
    Found 1-bit register for signal <rank_busy_r>.
    Found 8-bit register for signal <req_data_buf_addr_r>.
    Found 1-bit shifter logical left for signal <PWR_149_o_req_rank_ns[0]_shift_left_30_OUT<0>> created at line 280
    Found 3-bit comparator equal for signal <bank_hit> created at line 221
    Found 15-bit comparator equal for signal <row_hit_ns> created at line 230
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <bank_compare> synthesized.

Synthesizing Unit <bank_state_1>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_1', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <rcd_active_r>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_183_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_183_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_183_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_183_o_add_36_OUT<0>> created at line 488.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_183_o_add_41_OUT> created at line 563.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_183_o_add_54_OUT> created at line 646.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 736
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <bank_state_1> synthesized.

Synthesizing Unit <bank_queue_1>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 0
WARNING:Xst:647 - Input <bm_end_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:4>', unconnected in block 'bank_queue_1', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<0>', unconnected in block 'bank_queue_1', is tied to its initial value (0).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<1>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_184_o_sub_10_OUT> created at line 268.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_184_o_sub_17_OUT> created at line 283.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_184_o_sub_19_OUT> created at line 286.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_184_o_sub_22_OUT> created at line 288.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_184_o_sub_35_OUT> created at line 461.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_184_o_sub_39_OUT> created at line 463.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <bank_queue_1> synthesized.

Synthesizing Unit <bank_cntrl_2>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 1
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 15
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_2> synthesized.

Synthesizing Unit <bank_state_2>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 1
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_2', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <rcd_active_r>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_186_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_186_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_186_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_186_o_add_36_OUT<0>> created at line 488.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_186_o_add_41_OUT> created at line 563.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_186_o_add_54_OUT> created at line 646.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 736
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <bank_state_2> synthesized.

Synthesizing Unit <bank_queue_2>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 1
WARNING:Xst:647 - Input <bm_end_in<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:5>', unconnected in block 'bank_queue_2', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<1:0>', unconnected in block 'bank_queue_2', is tied to its initial value (00).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_187_o_sub_10_OUT> created at line 268.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_187_o_sub_17_OUT> created at line 283.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_187_o_sub_19_OUT> created at line 286.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_187_o_sub_22_OUT> created at line 288.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_187_o_sub_35_OUT> created at line 461.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_187_o_sub_39_OUT> created at line 463.
    Found 2-bit adder for signal <idle_cnt[1]_idlers_below[1]_add_8_OUT> created at line 267.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <bank_queue_2> synthesized.

Synthesizing Unit <bank_cntrl_3>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 2
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 15
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_3> synthesized.

Synthesizing Unit <bank_state_3>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 2
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_3', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <rcd_active_r>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_189_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_189_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_189_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_189_o_add_36_OUT<0>> created at line 488.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_189_o_add_41_OUT> created at line 563.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_189_o_add_54_OUT> created at line 646.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 736
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <bank_state_3> synthesized.

Synthesizing Unit <bank_queue_3>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 2
WARNING:Xst:647 - Input <bm_end_in<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:6>', unconnected in block 'bank_queue_3', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<2:0>', unconnected in block 'bank_queue_3', is tied to its initial value (000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_190_o_sub_10_OUT> created at line 268.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_190_o_sub_17_OUT> created at line 283.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_190_o_sub_19_OUT> created at line 286.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_190_o_sub_22_OUT> created at line 288.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_190_o_sub_35_OUT> created at line 461.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_190_o_sub_39_OUT> created at line 463.
    Found 2-bit adder for signal <n0203> created at line 229.
    Found 2-bit adder for signal <idle_cnt[1]_idlers_below[1]_add_8_OUT> created at line 267.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <bank_queue_3> synthesized.

Synthesizing Unit <bank_cntrl_4>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 3
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 15
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_4> synthesized.

Synthesizing Unit <bank_state_4>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 3
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 8
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_4', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <rcd_active_r>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_192_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_192_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_192_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_192_o_add_36_OUT<0>> created at line 488.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_192_o_add_41_OUT> created at line 563.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_192_o_add_54_OUT> created at line 646.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 736
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <bank_state_4> synthesized.

Synthesizing Unit <bank_queue_4>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 3
WARNING:Xst:647 - Input <bm_end_in<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7>', unconnected in block 'bank_queue_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<3:0>', unconnected in block 'bank_queue_4', is tied to its initial value (0000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<6>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_193_o_sub_11_OUT> created at line 268.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_193_o_sub_18_OUT> created at line 283.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_193_o_sub_20_OUT> created at line 286.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_193_o_sub_23_OUT> created at line 288.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_193_o_sub_36_OUT> created at line 461.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_193_o_sub_40_OUT> created at line 463.
    Found 2-bit adder for signal <n0204> created at line 229.
    Found 2-bit adder for signal <idlers_below> created at line 229.
    Found 2-bit adder for signal <idle_cnt[1]_idlers_below[1]_add_9_OUT> created at line 267.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <bank_queue_4> synthesized.

Synthesizing Unit <bank_common>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\bank_common.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        LOW_IDLE_CNT = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nOP_WAIT = 0
        nRFC = 104
        RANK_WIDTH = 1
        RANKS = 1
        CWL = 5
        tZQCS = 64
WARNING:Xst:647 - Input <end_rtp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_pre_wait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_config<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'low_idle_cnt_r', unconnected in block 'bank_common', is tied to its initial value (0).
    Found 1-bit register for signal <accept_r>.
    Found 1-bit register for signal <periodic_rd_ack_r_lcl>.
    Found 1-bit register for signal <was_wr>.
    Found 1-bit register for signal <maint_wip_r_lcl>.
    Found 4-bit register for signal <maint_controller.maint_hit_busies_r>.
    Found 1-bit register for signal <maint_controller.io_config_rd_r>.
    Found 1-bit register for signal <maint_controller.force_io_config_rd_r_lcl>.
    Found 1-bit register for signal <maint_controller.maint_rdy_r1>.
    Found 2-bit register for signal <generate_maint_cmds.send_cnt_r>.
    Found 1-bit register for signal <insert_maint_r_lcl>.
    Found 6-bit register for signal <rfc_zq_timer.rfc_zq_timer_r>.
    Found 1-bit register for signal <accept_internal_r>.
    Found 2-bit subtractor for signal <generate_maint_cmds.send_cnt_r[1]_GND_194_o_sub_64_OUT> created at line 393.
    Found 6-bit subtractor for signal <rfc_zq_timer.rfc_zq_timer_r[5]_GND_194_o_sub_73_OUT> created at line 430.
    Found 2-bit adder for signal <GND_194_o_GND_194_o_add_5_OUT> created at line 170.
    Found 2-bit adder for signal <GND_194_o_GND_194_o_add_7_OUT> created at line 170.
    Found 2-bit adder for signal <GND_194_o_GND_194_o_add_9_OUT> created at line 170.
    Found 2-bit adder for signal <GND_194_o_GND_194_o_add_13_OUT> created at line 179.
    Found 2-bit adder for signal <GND_194_o_GND_194_o_add_15_OUT> created at line 179.
    Found 2-bit adder for signal <GND_194_o_GND_194_o_add_17_OUT> created at line 179.
    Found 2-bit adder for signal <GND_194_o_GND_194_o_add_21_OUT> created at line 188.
    Found 2-bit adder for signal <GND_194_o_GND_194_o_add_23_OUT> created at line 188.
    Found 2-bit adder for signal <GND_194_o_GND_194_o_add_25_OUT> created at line 188.
    Found 2-bit adder for signal <n0214> created at line 378.
    Found 2-bit adder for signal <n0217> created at line 378.
    Found 2-bit adder for signal <n0220> created at line 378.
    Found 2-bit adder for signal <n0223> created at line 378.
    Found 2-bit adder for signal <n0226> created at line 378.
    Found 2-bit adder for signal <n0229> created at line 378.
    Found 2-bit adder for signal <generate_maint_cmds.present_count> created at line 378.
    WARNING:Xst:2404 -  FFs/Latches <was_priority<0:0>> (without init value) have a constant value of 0 in block <bank_common>.
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <bank_common> synthesized.

Synthesizing Unit <arb_mux>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\arb_mux.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_VECT_INDX = 11
        BANK_WIDTH = 3
        BURST_MODE = "8"
        CS_WIDTH = 1
        DATA_BUF_ADDR_VECT_INDX = 31
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        nCNFG2WR = 2
        nSLOTS = 1
        RANK_VECT_INDX = 3
        RANK_WIDTH = 1
        ROW_VECT_INDX = 59
        ROW_WIDTH = 15
        RTT_NOM = "60"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
    Summary:
	no macro.
Unit <arb_mux> synthesized.

Synthesizing Unit <arb_row_col>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\arb_row_col.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        EARLY_WR_DATA_ADDR = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2WR = 2
WARNING:Xst:647 - Input <col_rdy_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\arb_row_col.v" line 159: Output port <grant_ns> of the instance <row_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\arb_row_col.v" line 185: Output port <grant_ns> of the instance <config_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\arb_row_col.v" line 235: Output port <grant_ns> of the instance <col_arb0> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'send_cmd0_col', unconnected in block 'arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'send_cmd1_row', unconnected in block 'arb_row_col', is tied to its initial value (0).
    Found 1-bit register for signal <io_config_strobe_r>.
    Found 1-bit register for signal <force_io_config_rd_r1_lcl>.
    Found 1-bit register for signal <io_config_valid_r_lcl>.
    Found 1-bit register for signal <sent_col_lcl>.
    Found 1-bit register for signal <insert_maint_r1_lcl>.
    Found 1-bit register for signal <sent_row_lcl>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <arb_row_col> synthesized.

Synthesizing Unit <round_robin_arb_3>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\round_robin_arb.v".
        TCQ = 100
        WIDTH = 4
    Found 4-bit register for signal <last_master_r>.
    Found 4-bit register for signal <grant_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <round_robin_arb_3> synthesized.

Synthesizing Unit <arb_select>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\arb_select.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_VECT_INDX = 11
        BANK_WIDTH = 3
        BURST_MODE = "8"
        CS_WIDTH = 1
        DATA_BUF_ADDR_VECT_INDX = 31
        DATA_BUF_ADDR_WIDTH = 8
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        nSLOTS = 1
        RANK_VECT_INDX = 3
        RANK_WIDTH = 1
        ROW_VECT_INDX = 59
        ROW_WIDTH = 15
        RTT_NOM = "60"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
WARNING:Xst:647 - Input <grant_col_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'row_mux.row_cmd_r', unconnected in block 'arb_select', is tied to its initial value (0000000000000000000000).
WARNING:Xst:2935 - Signal 'col_mux.col_cmd_r', unconnected in block 'arb_select', is tied to its initial value (0000000000000000000000).
WARNING:Xst:653 - Signal <col_mux.col_row_r> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <col_mux.col_rmw_r>.
    Found 1-bit register for signal <col_mux.col_size_r>.
    Found 8-bit register for signal <col_mux.col_data_buf_addr_r>.
    Found 2-bit register for signal <io_config_r>.
    Found 1-bit register for signal <col_mux.col_periodic_rd_r>.
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra0[0]_shift_left_36_OUT<0>> created at line 349
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra1[0]_shift_left_37_OUT<0>> created at line 351
    Found 1-bit shifter logical left for signal <io_config_one_hot> created at line 390
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <arb_select> synthesized.

Synthesizing Unit <col_mach>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\col_mach.v".
        TCQ = 100
        BANK_WIDTH = 3
        BURST_MODE = "8"
        COL_WIDTH = 10
        CS_WIDTH = 1
        DATA_BUF_ADDR_WIDTH = 8
        DATA_BUF_OFFSET_WIDTH = 1
        DELAY_WR_DATA_CNTRL = 0
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        MC_ERR_ADDR_WIDTH = 29
        nCK_PER_CLK = 2
        nPHY_WRLAT = 0
        nRD_EN2CNFG_WR = 7
        nWR_EN2CNFG_RD = 4
        nWR_EN2CNFG_WR = 4
        RANK_WIDTH = 1
        ROW_WIDTH = 15
WARNING:Xst:647 - Input <io_config<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_ra> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_ba> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_row> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'offset_r<1>', unconnected in block 'col_mach', is tied to its initial value (0).
    Found 3-bit register for signal <cnfg_wr_wait_r>.
    Found 2-bit register for signal <cnfg_rd_wait_r>.
    Found 1-bit register for signal <inhbt_wr_config_r>.
    Found 1-bit register for signal <inhbt_rd_config_r>.
    Found 5-bit register for signal <read_fifo.head_r>.
    Found 5-bit register for signal <read_fifo.head_r1>.
    Found 5-bit register for signal <read_fifo.tail_r>.
    Found 11-bit register for signal <read_fifo.fifo_out_data_r<10:0>>.
    Found 1-bit register for signal <offset_r<0>>.
    Found 11-bit register for signal <read_fifo.fifo_in_data_r>.
    Found 3-bit subtractor for signal <cnfg_wr_wait_r[2]_GND_199_o_sub_10_OUT> created at line 260.
    Found 2-bit subtractor for signal <cnfg_rd_wait_r[1]_GND_199_o_sub_18_OUT> created at line 280.
    Found 5-bit adder for signal <read_fifo.head_r[4]_GND_199_o_add_34_OUT> created at line 377.
    Found 5-bit adder for signal <read_fifo.tail_r[4]_GND_199_o_add_41_OUT> created at line 386.
    WARNING:Xst:2404 -  FFs/Latches <read_fifo.fifo_in_data_r<11:11>> (without init value) have a constant value of 0 in block <col_mach>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <col_mach> synthesized.

Synthesizing Unit <phy_top>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_top.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DRAM_TYPE = "DDR3"
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        BANK_WIDTH = 3
        CK_WIDTH = 1
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_CNT_WIDTH = 6
        DQ_WIDTH = 64
        DM_WIDTH = 8
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        ROW_WIDTH = 15
        RANK_WIDTH = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CAL_WIDTH = "HALF"
        CALIB_ROW_ADD = 16'b0000000000000000
        CALIB_COL_ADD = 12'b000000000000
        CALIB_BA_ADD = 3'b000
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 6
        nCWL = 5
        tRFC = 260000
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        PD_TAP_REQ = 0
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_DM_PORT = 1
        SIM_BYPASS_INIT_CAL = "OFF"
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <dbg_wr_dqs_tap_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_dq_tap_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_dram_clk_disable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_PSDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_tap_set_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_top.v" line 946: Output port <dq_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_top.v" line 946: Output port <dqs_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_top.v" line 1011: Output port <dbg_rd_data_inv_edge_detect> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_top.v" line 1011: Output port <dbg_dqs_count> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_top.v" line 1011: Output port <dbg_wl_state> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_top.v" line 1011: Output port <wrcal_err> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_top.v" line 1121: Output port <dbg_rd_clkdiv_inv> of the instance <u_phy_rdlvl> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <out_oserdes_wc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <chip_cnt_r1>.
    Found 3-bit register for signal <calib_width>.
    Found 1-bit register for signal <dqs_oe>.
    Found 2-bit register for signal <chip_cnt_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <phy_top> synthesized.

Synthesizing Unit <phy_init>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_init.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        BANK_WIDTH = 3
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_WIDTH = 64
        ROW_WIDTH = 15
        CS_WIDTH = 1
        CKE_WIDTH = 1
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        CALIB_ROW_ADD = 16'b0000000000000000
        CALIB_COL_ADD = 12'b000000000000
        CALIB_BA_ADD = 3'b000
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 6
        nCWL = 5
        tRFC = 260000
        OUTPUT_DRV = "HIGH"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        DDR2_DQSN_ENABLE = "YES"
        nSLOTS = 1
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "0" of property "syn_replicate" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:647 - Input <slot_0_present<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <init_complete_r1>.
    Found 1-bit register for signal <init_complete_r2>.
    Found 1-bit register for signal <dfi_init_complete>.
    Found 16-bit register for signal <rdlvl_start_dly0_r>.
    Found 16-bit register for signal <rdlvl_start_dly1_r>.
    Found 16-bit register for signal <rdlvl_start_dly_clkdiv_r>.
    Found 16-bit register for signal <pd_cal_start_dly_r>.
    Found 16-bit register for signal <prech_done_dly_r>.
    Found 1-bit register for signal <prech_done>.
    Found 1-bit register for signal <rdlvl_start<1>>.
    Found 1-bit register for signal <rdlvl_start<0>>.
    Found 1-bit register for signal <rdlvl_clkdiv_start>.
    Found 1-bit register for signal <pd_cal_start>.
    Found 5-bit register for signal <enable_wrlvl_cnt>.
    Found 1-bit register for signal <wrlvl_active>.
    Found 1-bit register for signal <wrlvl_odt>.
    Found 1-bit register for signal <wrlvl_done_r>.
    Found 1-bit register for signal <wrlvl_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r2>.
    Found 1-bit register for signal <wrlvl_rank_done_r3>.
    Found 1-bit register for signal <prech_req_r>.
    Found 1-bit register for signal <prech_req_posedge_r>.
    Found 1-bit register for signal <prech_pending_r>.
    Found 7-bit register for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_cmd_done_r>.
    Found 10-bit register for signal <cnt_pwron_ce_r>.
    Found 1-bit register for signal <pwron_ce_r>.
    Found 9-bit register for signal <cnt_pwron_r>.
    Found 1-bit register for signal <cnt_pwron_reset_done_r>.
    Found 1-bit register for signal <cnt_pwron_cke_done_r>.
    Found 1-bit register for signal <phy_reset_n>.
    Found 1-bit register for signal <phy_cke0>.
    Found 1-bit register for signal <phy_cke1>.
    Found 8-bit register for signal <cnt_txpr_r>.
    Found 1-bit register for signal <cnt_txpr_done_r>.
    Found 8-bit register for signal <cnt_dllk_zqinit_r>.
    Found 1-bit register for signal <cnt_dllk_zqinit_done_r>.
    Found 2-bit register for signal <cnt_init_mr_r>.
    Found 1-bit register for signal <cnt_init_mr_done_r>.
    Found 1-bit register for signal <ddr2_pre_flag_r>.
    Found 1-bit register for signal <ddr2_refresh_flag_r>.
    Found 2-bit register for signal <cnt_init_af_r>.
    Found 1-bit register for signal <cnt_init_af_done_r>.
    Found 3-bit register for signal <reg_ctrl_cnt_r>.
    Found 6-bit register for signal <init_state_r>.
    Found 6-bit register for signal <init_state_r1>.
    Found 1-bit register for signal <mem_init_done_r>.
    Found 1-bit register for signal <mem_init_done_r1>.
    Found 1-bit register for signal <ddr3_lm_done_r>.
    Found 2-bit register for signal <chip_cnt_r>.
    Found 2-bit register for signal <auto_cnt_r>.
    Found 1-bit register for signal <phy_cs_n0>.
    Found 1-bit register for signal <phy_cs_n1>.
    Found 2-bit register for signal <burst_addr_r>.
    Found 1-bit register for signal <new_burst_r>.
    Found 1-bit register for signal <phy_wrdata_en>.
    Found 1-bit register for signal <phy_ioconfig_en>.
    Found 1-bit register for signal <phy_ioconfig>.
    Found 1-bit register for signal <phy_rddata_en>.
    Found 4-bit register for signal <cnt_init_data_r>.
    Found 256-bit register for signal <phy_wrdata>.
    Found 1-bit register for signal <phy_ras_n1>.
    Found 1-bit register for signal <phy_ras_n0>.
    Found 1-bit register for signal <phy_cas_n1>.
    Found 1-bit register for signal <phy_cas_n0>.
    Found 1-bit register for signal <phy_we_n1>.
    Found 1-bit register for signal <phy_we_n0>.
    Found 1-bit register for signal <mr1_r<0><0>>.
    Found 1-bit register for signal <phy_tmp_cs1_r>.
    Found 1-bit register for signal <phy_odt0>.
    Found 1-bit register for signal <phy_odt1>.
    Found 3-bit register for signal <phy_bank0>.
    Found 15-bit register for signal <phy_address0>.
    Found 3-bit register for signal <phy_bank1>.
    Found 15-bit register for signal <phy_address1>.
    Found 1-bit register for signal <init_complete_r>.
INFO:Xst:1799 - State 011110 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100101 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100111 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011101 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_14> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 42                                             |
    | Transitions        | 86                                             |
    | Inputs             | 30                                             |
    | Outputs            | 41                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_202_o_GND_202_o_sub_227_OUT> created at line 1564.
    Found 7-bit adder for signal <cnt_cmd_r[6]_GND_202_o_add_52_OUT> created at line 854.
    Found 10-bit adder for signal <cnt_pwron_ce_r[9]_GND_202_o_add_74_OUT> created at line 879.
    Found 9-bit adder for signal <cnt_pwron_r[8]_GND_202_o_add_79_OUT> created at line 888.
    Found 8-bit adder for signal <cnt_txpr_r[7]_GND_202_o_add_88_OUT> created at line 935.
    Found 8-bit adder for signal <cnt_dllk_zqinit_r[7]_GND_202_o_add_99_OUT> created at line 966.
    Found 2-bit adder for signal <cnt_init_mr_r[1]_GND_202_o_add_107_OUT> created at line 987.
    Found 2-bit adder for signal <cnt_init_af_r[1]_GND_202_o_add_123_OUT> created at line 1038.
    Found 3-bit adder for signal <reg_ctrl_cnt_r[2]_GND_202_o_add_131_OUT> created at line 1051.
    Found 2-bit adder for signal <chip_cnt_r[1]_GND_202_o_add_228_OUT> created at line 1565.
    Found 2-bit adder for signal <auto_cnt_r[1]_GND_202_o_add_238_OUT> created at line 1577.
    Found 2-bit adder for signal <burst_addr_r[1]_GND_202_o_add_272_OUT> created at line 1661.
    Found 4-bit adder for signal <cnt_init_data_r[3]_GND_202_o_add_284_OUT> created at line 1739.
    Found 5-bit subtractor for signal <GND_202_o_GND_202_o_sub_36_OUT<4:0>> created at line 764.
    Found 16x256-bit Read Only RAM for signal <cnt_init_data_r[3]_X_160_o_wide_mux_295_OUT>
    Found 4x3-bit Read Only RAM for signal <cnt_init_mr_r[1]_GND_202_o_wide_mux_372_OUT>
    Found 2-bit comparator greater for signal <auto_cnt_r[1]_GND_202_o_LessThan_156_o> created at line 1211
    Found 32-bit comparator not equal for signal <n0275> created at line 1564
    Found 2-bit comparator greater for signal <n0292> created at line 1601
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr2_r<3><7:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><1:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><2:2>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><2:10>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt0_r<0><0:0>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt1_r<0><0:0>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<0><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<0><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<0><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<1><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<2><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<3><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<0><1><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<1><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<2><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<3><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    Summary:
	inferred   2 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 493 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_init> synthesized.

Synthesizing Unit <phy_control_io>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_control_io.v".
        TCQ = 100
        BANK_WIDTH = 3
        RANK_WIDTH = 1
        nCS_PER_RANK = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        ROW_WIDTH = 15
        WRLVL = "ON"
        nCWL = 5
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        REFCLK_FREQ = 200
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_keep = 1" for signal <oce_hack_r5>.
    Found 4-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <rst_r>.
    WARNING:Xst:2404 -  FFs/Latches <parity0<0:0>> (without init value) have a constant value of 0 in block <phy_control_io>.
    WARNING:Xst:2404 -  FFs/Latches <parity1<0:0>> (without init value) have a constant value of 0 in block <phy_control_io>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <phy_control_io> synthesized.

Synthesizing Unit <phy_clock_io>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_clock_io.v".
        TCQ = 100
        CK_WIDTH = 1
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200
        IODELAY_GRP = "IODELAY_MIG"
    Summary:
	no macro.
Unit <phy_clock_io> synthesized.

Synthesizing Unit <phy_ck_iob>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_ck_iob.v".
        TCQ = 100
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200
        IODELAY_GRP = "IODELAY_MIG"
    Summary:
	no macro.
Unit <phy_ck_iob> synthesized.

Synthesizing Unit <phy_data_io>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        DRAM_WIDTH = 8
        DM_WIDTH = 8
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        nCWL = 5
        WRLVL = "ON"
        REFCLK_FREQ = 200
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_DM_PORT = 1
    Set property "syn_maxfan = 1" for signal <rst_r>.
    Set property "MAX_FANOUT = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[4].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[4].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[4].rst_dqs_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[5].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[5].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[5].rst_dqs_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[6].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[6].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[6].rst_dqs_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[7].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[7].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[7].rst_dqs_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[0].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[0].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[0].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[1].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[1].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[1].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[2].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[2].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[2].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[3].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[3].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[3].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[4].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[4].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[4].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[5].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[5].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[5].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[6].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[6].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[6].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[7].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[7].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[7].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[8].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[8].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[8].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[9].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[9].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[9].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[10].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[10].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[10].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[11].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[11].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[11].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[12].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[12].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[12].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[13].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[13].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[13].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[14].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[14].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[14].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[15].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[15].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[15].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[16].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[16].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[16].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[17].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[17].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[17].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[18].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[18].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[18].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[19].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[19].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[19].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[20].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[20].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[20].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[21].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[21].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[21].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[22].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[22].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[22].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[23].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[23].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[23].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[24].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[24].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[24].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[25].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[25].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[25].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[26].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[26].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[26].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[27].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[27].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[27].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[28].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[28].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[28].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[29].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[29].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[29].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[30].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[30].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[30].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[31].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[31].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[31].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[32].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[32].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[32].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[33].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[33].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[33].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[34].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[34].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[34].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[35].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[35].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[35].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[36].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[36].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[36].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[37].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[37].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[37].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[38].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[38].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[38].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[39].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[39].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[39].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[40].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[40].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[40].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[41].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[41].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[41].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[42].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[42].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[42].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[43].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[43].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[43].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[44].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[44].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[44].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[45].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[45].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[45].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[46].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[46].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[46].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[47].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[47].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[47].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[48].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[48].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[48].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[49].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[49].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[49].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[50].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[50].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[50].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[51].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[51].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[51].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[52].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[52].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[52].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[53].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[53].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[53].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[54].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[54].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[54].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[55].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[55].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[55].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[56].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[56].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[56].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[57].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[57].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[57].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[58].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[58].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[58].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[59].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[59].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[59].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[60].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[60].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[60].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[61].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[61].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[61].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[62].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[62].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[62].rst_dq_r>.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[63].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[63].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[63].rst_dq_r>.
WARNING:Xst:647 - Input <clk_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[1].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[2].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[3].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[4].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[5].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[6].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[7].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[9].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[10].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[11].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[12].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[13].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[14].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[15].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[17].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[18].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[19].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[20].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[21].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[22].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[23].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[25].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[26].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[27].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[28].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[29].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[30].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[31].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[33].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[34].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[35].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[36].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[37].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[38].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[39].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[41].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[42].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[43].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[44].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[45].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[46].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[47].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[49].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[50].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[51].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[52].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[53].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[54].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[55].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[57].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[58].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[59].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[60].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[61].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[62].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_data_io.v" line 364: Output port <dq_tap_cnt> of the instance <gen_dq[63].u_iob_dq> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <gen_dqs[0].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[1].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[2].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[3].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[4].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[5].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[6].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[7].rst_dqs_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
    Found 1-bit register for signal <gen_dq[0].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[1].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[2].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[3].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[4].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[5].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[6].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[7].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[8].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[9].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[10].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[11].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[12].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[13].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[14].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[15].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[16].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[17].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[18].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[19].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[20].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[21].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[22].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[23].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[24].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[25].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[26].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[27].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[28].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[29].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[30].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[31].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[32].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[33].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[34].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[35].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[36].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[37].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[38].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[39].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[40].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[41].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[42].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[43].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[44].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[45].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[46].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[47].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[48].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[49].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[50].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[51].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[52].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[53].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[54].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[55].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[56].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[57].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[58].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[59].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[60].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[61].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[62].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[63].rst_dq_r>.
    Summary:
	inferred  80 D-type flip-flop(s).
Unit <phy_data_io> synthesized.

Synthesizing Unit <phy_dqs_iob>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dqs_iob.v".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_iodelay_dqs_p>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <phy_dqs_iob> synthesized.

Synthesizing Unit <rd_bitslip>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\rd_bitslip.v".
        TCQ = 100
    Found 4-bit register for signal <slip_out_r>.
    Found 4-bit register for signal <slip_out_r2>.
    Found 4-bit register for signal <slip_out_r3>.
    Found 4-bit register for signal <qout>.
    Found 1-bit register for signal <din2_r>.
    Found 4-bit 4-to-1 multiplexer for signal <slip_out> created at line 109.
    Found 4-bit 4-to-1 multiplexer for signal <clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT> created at line 133.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rd_bitslip> synthesized.

Synthesizing Unit <phy_dm_iob>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dm_iob.v".
        TCQ = 100
        nCWL = 5
        DRAM_TYPE = "DDR3"
        WRLVL = "ON"
        REFCLK_FREQ = 200
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_odelay_dm>.
    Found 1-bit register for signal <mask_data_fall0_r1>.
    Found 1-bit register for signal <mask_data_rise1_r1>.
    Found 1-bit register for signal <mask_data_fall1_r1>.
    Found 1-bit register for signal <mask_data_rise0_r2>.
    Found 1-bit register for signal <mask_data_fall0_r2>.
    Found 1-bit register for signal <mask_data_rise1_r2>.
    Found 1-bit register for signal <mask_data_fall1_r2>.
    Found 1-bit register for signal <mask_data_rise1_r3>.
    Found 1-bit register for signal <mask_data_fall1_r3>.
    Found 1-bit register for signal <out_d1>.
    Found 1-bit register for signal <out_d2>.
    Found 1-bit register for signal <out_d3>.
    Found 1-bit register for signal <out_d4>.
    Found 1-bit register for signal <mask_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_rise1_r3_Mux_2_o> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_fall1_r3_Mux_3_o> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_rise0_r2_Mux_4_o> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o> created at line 189.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <phy_dm_iob> synthesized.

Synthesizing Unit <phy_dq_iob>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dq_iob.v".
        TCQ = 100
        nCWL = 5
        DRAM_TYPE = "DDR3"
        WRLVL = "ON"
        REFCLK_FREQ = 200
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_iodelay_dq>.
    Found 1-bit register for signal <wr_data_fall0_r1>.
    Found 1-bit register for signal <wr_data_rise1_r1>.
    Found 1-bit register for signal <wr_data_fall1_r1>.
    Found 1-bit register for signal <wr_data_rise0_r2>.
    Found 1-bit register for signal <wr_data_fall0_r2>.
    Found 1-bit register for signal <wr_data_rise1_r2>.
    Found 1-bit register for signal <wr_data_fall1_r2>.
    Found 1-bit register for signal <wr_data_rise1_r3>.
    Found 1-bit register for signal <wr_data_fall1_r3>.
    Found 1-bit register for signal <ocb_d1>.
    Found 1-bit register for signal <ocb_d2>.
    Found 1-bit register for signal <ocb_d3>.
    Found 1-bit register for signal <ocb_d4>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 1-bit register for signal <wr_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_fall1_r3_Mux_3_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_rise0_r2_Mux_4_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o> created at line 274.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <phy_dq_iob> synthesized.

Synthesizing Unit <phy_dly_ctrl>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_dly_ctrl.v".
        TCQ = 100
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        RANK_WIDTH = 1
        nCWL = 5
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        DRAM_TYPE = "DDR3"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <clk_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdlvl_done<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_cal_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mux_rd_wr_last_r>.
    Found 1-bit register for signal <rd_wr_r>.
    Found 1-bit register for signal <rd_wr_rsync_r<0>>.
    Found 1-bit register for signal <rd_wr_rsync_r<1>>.
    Found 8-bit register for signal <dlyce_cpt_mux>.
    Found 8-bit register for signal <dlyinc_cpt_mux>.
    Found 4-bit register for signal <dlyce_rsync_mux>.
    Found 4-bit register for signal <dlyinc_rsync_mux>.
    Found 1-bit register for signal <dlyval_dqs<4>>.
    Found 1-bit register for signal <dlyval_dqs<3>>.
    Found 1-bit register for signal <dlyval_dqs<2>>.
    Found 1-bit register for signal <dlyval_dqs<1>>.
    Found 1-bit register for signal <dlyval_dqs<0>>.
    Found 1-bit register for signal <dlyval_dq<4>>.
    Found 1-bit register for signal <dlyval_dq<3>>.
    Found 1-bit register for signal <dlyval_dq<2>>.
    Found 1-bit register for signal <dlyval_dq<1>>.
    Found 1-bit register for signal <dlyval_dq<0>>.
    Found 1-bit register for signal <dlyval_dqs<9>>.
    Found 1-bit register for signal <dlyval_dqs<8>>.
    Found 1-bit register for signal <dlyval_dqs<7>>.
    Found 1-bit register for signal <dlyval_dqs<6>>.
    Found 1-bit register for signal <dlyval_dqs<5>>.
    Found 1-bit register for signal <dlyval_dq<9>>.
    Found 1-bit register for signal <dlyval_dq<8>>.
    Found 1-bit register for signal <dlyval_dq<7>>.
    Found 1-bit register for signal <dlyval_dq<6>>.
    Found 1-bit register for signal <dlyval_dq<5>>.
    Found 1-bit register for signal <dlyval_dqs<14>>.
    Found 1-bit register for signal <dlyval_dqs<13>>.
    Found 1-bit register for signal <dlyval_dqs<12>>.
    Found 1-bit register for signal <dlyval_dqs<11>>.
    Found 1-bit register for signal <dlyval_dqs<10>>.
    Found 1-bit register for signal <dlyval_dq<14>>.
    Found 1-bit register for signal <dlyval_dq<13>>.
    Found 1-bit register for signal <dlyval_dq<12>>.
    Found 1-bit register for signal <dlyval_dq<11>>.
    Found 1-bit register for signal <dlyval_dq<10>>.
    Found 1-bit register for signal <dlyval_dqs<19>>.
    Found 1-bit register for signal <dlyval_dqs<18>>.
    Found 1-bit register for signal <dlyval_dqs<17>>.
    Found 1-bit register for signal <dlyval_dqs<16>>.
    Found 1-bit register for signal <dlyval_dqs<15>>.
    Found 1-bit register for signal <dlyval_dq<19>>.
    Found 1-bit register for signal <dlyval_dq<18>>.
    Found 1-bit register for signal <dlyval_dq<17>>.
    Found 1-bit register for signal <dlyval_dq<16>>.
    Found 1-bit register for signal <dlyval_dq<15>>.
    Found 1-bit register for signal <dlyval_dqs<24>>.
    Found 1-bit register for signal <dlyval_dqs<23>>.
    Found 1-bit register for signal <dlyval_dqs<22>>.
    Found 1-bit register for signal <dlyval_dqs<21>>.
    Found 1-bit register for signal <dlyval_dqs<20>>.
    Found 1-bit register for signal <dlyval_dq<24>>.
    Found 1-bit register for signal <dlyval_dq<23>>.
    Found 1-bit register for signal <dlyval_dq<22>>.
    Found 1-bit register for signal <dlyval_dq<21>>.
    Found 1-bit register for signal <dlyval_dq<20>>.
    Found 1-bit register for signal <dlyval_dqs<29>>.
    Found 1-bit register for signal <dlyval_dqs<28>>.
    Found 1-bit register for signal <dlyval_dqs<27>>.
    Found 1-bit register for signal <dlyval_dqs<26>>.
    Found 1-bit register for signal <dlyval_dqs<25>>.
    Found 1-bit register for signal <dlyval_dq<29>>.
    Found 1-bit register for signal <dlyval_dq<28>>.
    Found 1-bit register for signal <dlyval_dq<27>>.
    Found 1-bit register for signal <dlyval_dq<26>>.
    Found 1-bit register for signal <dlyval_dq<25>>.
    Found 1-bit register for signal <dlyval_dqs<34>>.
    Found 1-bit register for signal <dlyval_dqs<33>>.
    Found 1-bit register for signal <dlyval_dqs<32>>.
    Found 1-bit register for signal <dlyval_dqs<31>>.
    Found 1-bit register for signal <dlyval_dqs<30>>.
    Found 1-bit register for signal <dlyval_dq<34>>.
    Found 1-bit register for signal <dlyval_dq<33>>.
    Found 1-bit register for signal <dlyval_dq<32>>.
    Found 1-bit register for signal <dlyval_dq<31>>.
    Found 1-bit register for signal <dlyval_dq<30>>.
    Found 1-bit register for signal <dlyval_dqs<39>>.
    Found 1-bit register for signal <dlyval_dqs<38>>.
    Found 1-bit register for signal <dlyval_dqs<37>>.
    Found 1-bit register for signal <dlyval_dqs<36>>.
    Found 1-bit register for signal <dlyval_dqs<35>>.
    Found 1-bit register for signal <dlyval_dq<39>>.
    Found 1-bit register for signal <dlyval_dq<38>>.
    Found 1-bit register for signal <dlyval_dq<37>>.
    Found 1-bit register for signal <dlyval_dq<36>>.
    Found 1-bit register for signal <dlyval_dq<35>>.
    Summary:
	inferred 108 D-type flip-flop(s).
	inferred 124 Multiplexer(s).
Unit <phy_dly_ctrl> synthesized.

Synthesizing Unit <phy_write>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_write.v".
        TCQ = 100
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        nCWL = 5
        REG_CTRL = "OFF"
        RANK_WIDTH = 1
        CLKPERF_DLY_USED = "OFF"
WARNING:Xst:647 - Input <mc_ioconfig> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <wl_sm_start>.
    Found 1-bit register for signal <wrdata_en_r1>.
    Found 1-bit register for signal <wrdata_en_r2>.
    Found 1-bit register for signal <wrdata_en_r3>.
    Found 1-bit register for signal <wrdata_en_r4>.
    Found 1-bit register for signal <wrdata_en_r5>.
    Found 1-bit register for signal <wrdata_en_r6>.
    Found 1-bit register for signal <ocb_d1<0>>.
    Found 1-bit register for signal <ocb_d2<0>>.
    Found 1-bit register for signal <ocb_d3<0>>.
    Found 1-bit register for signal <ocb_d4<0>>.
    Found 1-bit register for signal <ocb_dq1<0>>.
    Found 1-bit register for signal <ocb_dq2<0>>.
    Found 1-bit register for signal <ocb_dq3<0>>.
    Found 1-bit register for signal <ocb_dq4<0>>.
    Found 1-bit register for signal <dm_ce_0<0>>.
    Found 1-bit register for signal <ocb_d1<1>>.
    Found 1-bit register for signal <ocb_d2<1>>.
    Found 1-bit register for signal <ocb_d3<1>>.
    Found 1-bit register for signal <ocb_d4<1>>.
    Found 1-bit register for signal <ocb_dq1<1>>.
    Found 1-bit register for signal <ocb_dq2<1>>.
    Found 1-bit register for signal <ocb_dq3<1>>.
    Found 1-bit register for signal <ocb_dq4<1>>.
    Found 1-bit register for signal <dm_ce_0<1>>.
    Found 1-bit register for signal <ocb_d1<2>>.
    Found 1-bit register for signal <ocb_d2<2>>.
    Found 1-bit register for signal <ocb_d3<2>>.
    Found 1-bit register for signal <ocb_d4<2>>.
    Found 1-bit register for signal <ocb_dq1<2>>.
    Found 1-bit register for signal <ocb_dq2<2>>.
    Found 1-bit register for signal <ocb_dq3<2>>.
    Found 1-bit register for signal <ocb_dq4<2>>.
    Found 1-bit register for signal <dm_ce_0<2>>.
    Found 1-bit register for signal <ocb_d1<3>>.
    Found 1-bit register for signal <ocb_d2<3>>.
    Found 1-bit register for signal <ocb_d3<3>>.
    Found 1-bit register for signal <ocb_d4<3>>.
    Found 1-bit register for signal <ocb_dq1<3>>.
    Found 1-bit register for signal <ocb_dq2<3>>.
    Found 1-bit register for signal <ocb_dq3<3>>.
    Found 1-bit register for signal <ocb_dq4<3>>.
    Found 1-bit register for signal <dm_ce_0<3>>.
    Found 1-bit register for signal <ocb_d1<4>>.
    Found 1-bit register for signal <ocb_d2<4>>.
    Found 1-bit register for signal <ocb_d3<4>>.
    Found 1-bit register for signal <ocb_d4<4>>.
    Found 1-bit register for signal <ocb_dq1<4>>.
    Found 1-bit register for signal <ocb_dq2<4>>.
    Found 1-bit register for signal <ocb_dq3<4>>.
    Found 1-bit register for signal <ocb_dq4<4>>.
    Found 1-bit register for signal <dm_ce_0<4>>.
    Found 1-bit register for signal <ocb_d1<5>>.
    Found 1-bit register for signal <ocb_d2<5>>.
    Found 1-bit register for signal <ocb_d3<5>>.
    Found 1-bit register for signal <ocb_d4<5>>.
    Found 1-bit register for signal <ocb_dq1<5>>.
    Found 1-bit register for signal <ocb_dq2<5>>.
    Found 1-bit register for signal <ocb_dq3<5>>.
    Found 1-bit register for signal <ocb_dq4<5>>.
    Found 1-bit register for signal <dm_ce_0<5>>.
    Found 1-bit register for signal <ocb_d1<6>>.
    Found 1-bit register for signal <ocb_d2<6>>.
    Found 1-bit register for signal <ocb_d3<6>>.
    Found 1-bit register for signal <ocb_d4<6>>.
    Found 1-bit register for signal <ocb_dq1<6>>.
    Found 1-bit register for signal <ocb_dq2<6>>.
    Found 1-bit register for signal <ocb_dq3<6>>.
    Found 1-bit register for signal <ocb_dq4<6>>.
    Found 1-bit register for signal <dm_ce_0<6>>.
    Found 1-bit register for signal <ocb_d1<7>>.
    Found 1-bit register for signal <ocb_d2<7>>.
    Found 1-bit register for signal <ocb_d3<7>>.
    Found 1-bit register for signal <ocb_d4<7>>.
    Found 1-bit register for signal <ocb_dq1<7>>.
    Found 1-bit register for signal <ocb_dq2<7>>.
    Found 1-bit register for signal <ocb_dq3<7>>.
    Found 1-bit register for signal <ocb_dq4<7>>.
    Found 1-bit register for signal <dm_ce_0<7>>.
    Found 1-bit register for signal <wrlvl_active_r1>.
    Found 1-bit register for signal <wr_level_dqs_asrt_r>.
    Found 2-bit register for signal <dqs_asrt_cnt>.
    Found 1-bit register for signal <wr_lvl_start>.
    Found 20-bit register for signal <wr_level_dqs_stg_r>.
    Found 1-bit register for signal <dqs_rst<3>>.
    Found 1-bit register for signal <dqs_rst<2>>.
    Found 1-bit register for signal <dqs_rst<1>>.
    Found 1-bit register for signal <dqs_rst<0>>.
    Found 1-bit register for signal <dqs_rst<7>>.
    Found 1-bit register for signal <dqs_rst<6>>.
    Found 1-bit register for signal <dqs_rst<5>>.
    Found 1-bit register for signal <dqs_rst<4>>.
    Found 1-bit register for signal <dqs_rst<11>>.
    Found 1-bit register for signal <dqs_rst<10>>.
    Found 1-bit register for signal <dqs_rst<9>>.
    Found 1-bit register for signal <dqs_rst<8>>.
    Found 1-bit register for signal <dqs_rst<15>>.
    Found 1-bit register for signal <dqs_rst<14>>.
    Found 1-bit register for signal <dqs_rst<13>>.
    Found 1-bit register for signal <dqs_rst<12>>.
    Found 1-bit register for signal <dqs_rst<19>>.
    Found 1-bit register for signal <dqs_rst<18>>.
    Found 1-bit register for signal <dqs_rst<17>>.
    Found 1-bit register for signal <dqs_rst<16>>.
    Found 1-bit register for signal <dqs_rst<23>>.
    Found 1-bit register for signal <dqs_rst<22>>.
    Found 1-bit register for signal <dqs_rst<21>>.
    Found 1-bit register for signal <dqs_rst<20>>.
    Found 1-bit register for signal <dqs_rst<27>>.
    Found 1-bit register for signal <dqs_rst<26>>.
    Found 1-bit register for signal <dqs_rst<25>>.
    Found 1-bit register for signal <dqs_rst<24>>.
    Found 1-bit register for signal <dqs_rst<31>>.
    Found 1-bit register for signal <dqs_rst<30>>.
    Found 1-bit register for signal <dqs_rst<29>>.
    Found 1-bit register for signal <dqs_rst<28>>.
    Found 2-bit adder for signal <dqs_asrt_cnt[1]_GND_227_o_add_82_OUT> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 144 D-type flip-flop(s).
	inferred 146 Multiplexer(s).
Unit <phy_write> synthesized.

Synthesizing Unit <phy_wrlvl>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_wrlvl.v".
        TCQ = 100
        DQS_CNT_WIDTH = 3
        DQ_WIDTH = 64
        SHIFT_TBY4_TAP = 8
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        CS_WIDTH = 1
        CAL_WIDTH = "HALF"
        DQS_TAP_CNT_INDEX = 39
        SIM_CAL_OPTION = "NONE"
WARNING:Xst:647 - Input <rdlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 40-bit register for signal <dlyval_wr_dqs_r<0>>.
    Found 16-bit register for signal <wr_calib_dly_r1<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<1>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<2>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<3>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<4>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<5>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<6>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<7>>.
    Found 8-bit register for signal <rd_data_previous_r>.
    Found 8-bit register for signal <rd_data_inv_dqs_previous_r>.
    Found 2-bit register for signal <stable_cnt>.
    Found 2-bit register for signal <inv_stable_cnt>.
    Found 8-bit register for signal <rd_data_inv_edge_detect_r>.
    Found 8-bit register for signal <rd_data_edge_detect_r>.
    Found 40-bit register for signal <n0753[39:0]>.
    Found 1-bit register for signal <wr_level_start_r>.
    Found 8-bit register for signal <inv_dqs_r<0>>.
    Found 40-bit register for signal <wl_dqs_tap_count_r<0>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><4>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><3>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><2>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><1>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><0>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><9>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><8>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><7>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><6>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><5>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><14>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><13>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><12>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><11>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><10>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><19>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><18>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><17>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><16>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><15>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><24>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><23>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><22>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><21>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><20>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><29>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><28>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><27>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><26>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><25>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><34>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><33>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><32>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><31>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><30>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><39>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><38>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><37>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><36>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><35>>.
    Found 40-bit register for signal <n0752[39:0]>.
    Found 1-bit register for signal <wrlvl_err>.
    Found 1-bit register for signal <wr_level_done_r>.
    Found 1-bit register for signal <wrlvl_rank_done_r>.
    Found 1-bit register for signal <inv_dqs_wl<7>>.
    Found 1-bit register for signal <inv_dqs_wl<6>>.
    Found 1-bit register for signal <inv_dqs_wl<5>>.
    Found 1-bit register for signal <inv_dqs_wl<4>>.
    Found 1-bit register for signal <inv_dqs_wl<3>>.
    Found 1-bit register for signal <inv_dqs_wl<2>>.
    Found 1-bit register for signal <inv_dqs_wl<1>>.
    Found 1-bit register for signal <inv_dqs_wl<0>>.
    Found 4-bit register for signal <dqs_count_r>.
    Found 4-bit register for signal <dqs_count_rep1>.
    Found 4-bit register for signal <dqs_count_rep2>.
    Found 1-bit register for signal <dq_cnt_inc>.
    Found 2-bit register for signal <rank_cnt_r>.
    Found 4-bit register for signal <wl_state_r>.
    Found 1-bit register for signal <wl_edge_detect_valid_r>.
    Found 5-bit register for signal <wl_tap_count_r>.
    Found 3-bit register for signal <rdlvl_err_byte_r>.
    Found 1-bit register for signal <rdlvl_error_r>.
    Found 1-bit register for signal <rdlvl_error_r1>.
    Found 1-bit register for signal <rdlvl_resume>.
    Found 1-bit register for signal <rdlvl_resume_r>.
    Found 1-bit register for signal <rdlvl_resume_r1>.
    Found 1-bit register for signal <rdlvl_resume_r2>.
    Found 1-bit register for signal <wrcal_err>.
    Found 16-bit register for signal <wr_calib_dly_r>.
    Found 1-bit register for signal <set_one_flag<0>>.
    Found 1-bit register for signal <set_one_flag<1>>.
    Found 1-bit register for signal <set_one_flag<2>>.
    Found 1-bit register for signal <set_one_flag<3>>.
    Found 1-bit register for signal <set_one_flag<4>>.
    Found 1-bit register for signal <set_one_flag<5>>.
    Found 1-bit register for signal <set_one_flag<6>>.
    Found 1-bit register for signal <set_one_flag<7>>.
    Found 1-bit register for signal <set_two_flag<0>>.
    Found 1-bit register for signal <set_two_flag<1>>.
    Found 1-bit register for signal <set_two_flag<2>>.
    Found 1-bit register for signal <set_two_flag<3>>.
    Found 1-bit register for signal <set_two_flag<4>>.
    Found 1-bit register for signal <set_two_flag<5>>.
    Found 1-bit register for signal <set_two_flag<6>>.
    Found 1-bit register for signal <set_two_flag<7>>.
    Found 8-bit register for signal <inv_dqs_wl_r<0>>.
    Found finite state machine <FSM_15> for signal <wl_state_r>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_229_o_GND_229_o_sub_331_OUT> created at line 541.
    Found 4-bit subtractor for signal <GND_229_o_GND_229_o_sub_368_OUT> created at line 581.
    Found 2-bit adder for signal <stable_cnt[1]_GND_229_o_add_56_OUT> created at line 284.
    Found 2-bit adder for signal <inv_stable_cnt[1]_GND_229_o_add_74_OUT> created at line 298.
    Found 5-bit adder for signal <wl_tap_count_r[4]_GND_229_o_add_282_OUT> created at line 492.
    Found 4-bit adder for signal <dqs_count_r[3]_GND_229_o_add_360_OUT> created at line 566.
    Found 4-bit adder for signal <dqs_count_rep1[3]_GND_229_o_add_361_OUT> created at line 567.
    Found 4-bit adder for signal <dqs_count_rep2[3]_GND_229_o_add_362_OUT> created at line 568.
    Found 2-bit adder for signal <rank_cnt_r[1]_GND_229_o_add_369_OUT> created at line 586.
    Found 5-bit adder for signal <n1015> created at line 641.
    Found 3x4-bit multiplier for signal <n0800> created at line 408.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep2[2]_PWR_197_o_equal_358_o> created at line 264.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_previous_r[7]_Mux_57_o> created at line 285.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_rise_wl_r[7]_Mux_58_o> created at line 285.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_inv_dqs_previous_r[7]_Mux_75_o> created at line 299.
    Found 5-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT> created at line 341.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_rd_data_edge_detect_r[7]_Mux_286_o> created at line 512.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_rd_data_inv_edge_detect_r[7]_Mux_314_o> created at line 529.
    Found 1-bit 16-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_PWR_197_o_equal_415_o> created at line 640.
    Found 1-bit 16-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_PWR_197_o_equal_418_o> created at line 641.
    Found 1-bit 8-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_set_two_flag[7]_Mux_422_o> created at line 665.
    Found 1-bit 8-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_set_one_flag[7]_Mux_427_o> created at line 668.
    Found 2-bit comparator lessequal for signal <n0014> created at line 230
    Found 5-bit comparator greater for signal <GND_229_o_wl_tap_count_r[4]_LessThan_51_o> created at line 280
    Found 1-bit comparator equal for signal <dqs_count_rep1[2]_dqs_count_rep1[2]_equal_55_o> created at line 282
    Found 2-bit comparator greater for signal <stable_cnt[1]_PWR_197_o_LessThan_56_o> created at line 283
    Found 1-bit comparator equal for signal <dqs_count_rep1[2]_dqs_count_rep1[2]_equal_73_o> created at line 295
    Found 2-bit comparator greater for signal <inv_stable_cnt[1]_PWR_197_o_LessThan_74_o> created at line 297
    Found 4-bit comparator lessequal for signal <n0101> created at line 341
    Found 2-bit comparator lessequal for signal <n0133> created at line 341
    Found 5-bit comparator greater for signal <n0336> created at line 530
    Found 5-bit comparator greater for signal <PWR_197_o_wl_tap_count_r[4]_LessThan_343_o> created at line 543
    Found 4-bit comparator lessequal for signal <n0383> created at line 549
    Found 32-bit comparator equal for signal <GND_229_o_GND_229_o_equal_369_o> created at line 581
    Found 5-bit comparator lessequal for signal <n0569> created at line 673
    Summary:
	inferred   1 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred 351 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred 163 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_wrlvl> synthesized.

Synthesizing Unit <phy_read>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_read.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DQS_WIDTH = 8
        DQ_WIDTH = 64
        DRAM_WIDTH = 8
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
    Summary:
	no macro.
Unit <phy_read> synthesized.

Synthesizing Unit <phy_rdclk_gen>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdclk_gen.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DQS_WIDTH = 8
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[0].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[1].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[2].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[3].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[4].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[5].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[6].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[7].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_loop_col0.u_odelay_rsync>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_loop_col1.u_odelay_rsync>.
    Set property "shreg_extract = no" for signal <dlyrst_cpt_r>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_cpt_r>.
    Set property "shreg_extract = no" for signal <dlyrst_rsync_r<3:2>>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_rsync_r<3:2>>.
    Set property "shreg_extract = no" for signal <dlyrst_rsync_r<1:0>>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_rsync_r<1:0>>.
    Set property "shreg_extract = no" for signal <rst_oserdes_cpt_r>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_cpt_r>.
    Set property "shreg_extract = no" for signal <rst_oserdes_rsync_r<3:2>>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_rsync_r<3:2>>.
    Set property "shreg_extract = no" for signal <rst_oserdes_rsync_r<1:0>>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_rsync_r<1:0>>.
WARNING:Xst:647 - Input <dlyce_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dlyinc_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_rsync_tap_cnt<19:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ocbextend_rsync<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rsync_bufr<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <en_clk_off_cnt_r>.
    Found 4-bit register for signal <en_clk_on_cnt_r>.
    Found 8-bit register for signal <en_clk_cpt_even_r>.
    Found 8-bit register for signal <en_clk_cpt_odd_r>.
    Found 2-bit register for signal <en_clk_rsync_even_r<1:0>>.
    Found 2-bit register for signal <en_clk_rsync_odd_r<1:0>>.
    Found 4-bit register for signal <rst_off_cnt_r>.
    Found 1-bit register for signal <rst_rsync_pre_r>.
    Found 3-bit register for signal <reset_state_r>.
    Found 4-bit register for signal <wc_oserdes_cnt_r>.
    Found 1-bit register for signal <wc_oserdes_r>.
    Found 8-bit register for signal <dlyrst_cpt_r>.
    Found 2-bit register for signal <dlyrst_rsync_r<1:0>>.
    Found 8-bit register for signal <rst_oserdes_cpt_r>.
    Found 2-bit register for signal <rst_oserdes_rsync_r<1:0>>.
    Found 4-bit register for signal <rst_rsync>.
    Found 8-bit register for signal <ocbextend_cpt_r>.
    Found 9-bit register for signal <rst_oserdes_sync_r>.
    Found 2-bit register for signal <ocbextend_rsync_r>.
    Found finite state machine <FSM_16> for signal <reset_state_r>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 27                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_oserdes (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <wc_oserdes_cnt_r[3]_GND_232_o_add_4_OUT> created at line 310.
    Found 4-bit adder for signal <en_clk_on_cnt_r[3]_GND_232_o_add_7_OUT> created at line 324.
    Found 4-bit adder for signal <en_clk_off_cnt_r[3]_GND_232_o_add_10_OUT> created at line 331.
    Found 4-bit adder for signal <rst_off_cnt_r[3]_GND_232_o_add_13_OUT> created at line 339.
    WARNING:Xst:2404 -  FFs/Latches <ocbextend_rsync_r<3:2>> (without init value) have a constant value of 0 in block <phy_rdclk_gen>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_rdclk_gen> synthesized.

Synthesizing Unit <phy_rdctrl_sync>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdctrl_sync.v".
        TCQ = 100
    Found 1-bit register for signal <rdpath_rdy_dly_r<9>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<7>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<5>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<3>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<1>>.
    Found 1-bit register for signal <dfi_rddata_valid_phy>.
    Found 1-bit register for signal <rdpath_rdy>.
    Found 1-bit register for signal <dfi_rddata_valid>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <phy_rdctrl_sync> synthesized.

Synthesizing Unit <phy_rddata_sync>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rddata_sync.v".
        TCQ = 100
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
WARNING:Xst:647 - Input <clk_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <dfi_rd_dqs>.
    Found 256-bit register for signal <dfi_rddata>.
    Summary:
	inferred 288 D-type flip-flop(s).
Unit <phy_rddata_sync> synthesized.

Synthesizing Unit <circ_buffer_1>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\circ_buffer.v".
        TCQ = 100
        BUF_DEPTH = 6
        DATA_WIDTH = 108
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_242_o_add_1_OUT> created at line 143.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_242_o_add_7_OUT> created at line 170.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <circ_buffer_1> synthesized.

Synthesizing Unit <circ_buffer_2>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\circ_buffer.v".
        TCQ = 100
        BUF_DEPTH = 6
        DATA_WIDTH = 180
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_245_o_add_1_OUT> created at line 143.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_245_o_add_7_OUT> created at line 170.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <circ_buffer_2> synthesized.

Synthesizing Unit <phy_rdlvl>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_rdlvl.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        PD_TAP_REQ = 0
        nCL = 6
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <dbg_sel_idel_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><0>>.
    Found 5-bit register for signal <dbg_rd_active_dly>.
    Found 16-bit register for signal <dbg_rd_clkdly_cnt>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<1>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<0>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<4>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<3>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<7>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<6>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<10>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<9>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<13>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<12>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<16>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<15>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<19>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<18>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<22>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<21>>.
    Found 3-bit register for signal <rd_mux_sel_r>.
    Found 1-bit register for signal <mux_rd_rise0_r<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r<7>>.
    Found 8-bit register for signal <dlyce_cpt>.
    Found 1-bit register for signal <dlyinc_cpt>.
    Found 4-bit register for signal <dlyce_rsync>.
    Found 1-bit register for signal <dlyinc_rsync>.
    Found 1-bit register for signal <dlyval_dq_reg_r<39>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<38>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<37>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<36>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<35>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<34>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<33>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<32>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<31>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<30>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<29>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<28>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<27>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<26>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<25>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<24>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<23>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<22>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<21>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<20>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<19>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<18>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<17>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<16>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<15>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<14>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<13>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<12>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<11>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<10>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<9>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<8>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<7>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<6>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<5>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0>>.
    Found 40-bit register for signal <dlyval_dq>.
    Found 40-bit register for signal <dlyval_dqs>.
    Found 4-bit register for signal <cnt_pipe_wait_r>.
    Found 1-bit register for signal <rdlvl_prech_req>.
    Found 1-bit register for signal <sr_rise0_r<0><1>>.
    Found 1-bit register for signal <sr_rise0_r<0><0>>.
    Found 1-bit register for signal <sr_fall0_r<0><1>>.
    Found 1-bit register for signal <sr_fall0_r<0><0>>.
    Found 1-bit register for signal <sr_rise1_r<0><1>>.
    Found 1-bit register for signal <sr_rise1_r<0><0>>.
    Found 1-bit register for signal <sr_fall1_r<0><1>>.
    Found 1-bit register for signal <sr_fall1_r<0><0>>.
    Found 1-bit register for signal <sr_rise0_r<1><1>>.
    Found 1-bit register for signal <sr_rise0_r<1><0>>.
    Found 1-bit register for signal <sr_fall0_r<1><1>>.
    Found 1-bit register for signal <sr_fall0_r<1><0>>.
    Found 1-bit register for signal <sr_rise1_r<1><1>>.
    Found 1-bit register for signal <sr_rise1_r<1><0>>.
    Found 1-bit register for signal <sr_fall1_r<1><1>>.
    Found 1-bit register for signal <sr_fall1_r<1><0>>.
    Found 1-bit register for signal <sr_rise0_r<2><1>>.
    Found 1-bit register for signal <sr_rise0_r<2><0>>.
    Found 1-bit register for signal <sr_fall0_r<2><1>>.
    Found 1-bit register for signal <sr_fall0_r<2><0>>.
    Found 1-bit register for signal <sr_rise1_r<2><1>>.
    Found 1-bit register for signal <sr_rise1_r<2><0>>.
    Found 1-bit register for signal <sr_fall1_r<2><1>>.
    Found 1-bit register for signal <sr_fall1_r<2><0>>.
    Found 1-bit register for signal <sr_rise0_r<3><1>>.
    Found 1-bit register for signal <sr_rise0_r<3><0>>.
    Found 1-bit register for signal <sr_fall0_r<3><1>>.
    Found 1-bit register for signal <sr_fall0_r<3><0>>.
    Found 1-bit register for signal <sr_rise1_r<3><1>>.
    Found 1-bit register for signal <sr_rise1_r<3><0>>.
    Found 1-bit register for signal <sr_fall1_r<3><1>>.
    Found 1-bit register for signal <sr_fall1_r<3><0>>.
    Found 1-bit register for signal <sr_rise0_r<4><1>>.
    Found 1-bit register for signal <sr_rise0_r<4><0>>.
    Found 1-bit register for signal <sr_fall0_r<4><1>>.
    Found 1-bit register for signal <sr_fall0_r<4><0>>.
    Found 1-bit register for signal <sr_rise1_r<4><1>>.
    Found 1-bit register for signal <sr_rise1_r<4><0>>.
    Found 1-bit register for signal <sr_fall1_r<4><1>>.
    Found 1-bit register for signal <sr_fall1_r<4><0>>.
    Found 1-bit register for signal <sr_rise0_r<5><1>>.
    Found 1-bit register for signal <sr_rise0_r<5><0>>.
    Found 1-bit register for signal <sr_fall0_r<5><1>>.
    Found 1-bit register for signal <sr_fall0_r<5><0>>.
    Found 1-bit register for signal <sr_rise1_r<5><1>>.
    Found 1-bit register for signal <sr_rise1_r<5><0>>.
    Found 1-bit register for signal <sr_fall1_r<5><1>>.
    Found 1-bit register for signal <sr_fall1_r<5><0>>.
    Found 1-bit register for signal <sr_rise0_r<6><1>>.
    Found 1-bit register for signal <sr_rise0_r<6><0>>.
    Found 1-bit register for signal <sr_fall0_r<6><1>>.
    Found 1-bit register for signal <sr_fall0_r<6><0>>.
    Found 1-bit register for signal <sr_rise1_r<6><1>>.
    Found 1-bit register for signal <sr_rise1_r<6><0>>.
    Found 1-bit register for signal <sr_fall1_r<6><1>>.
    Found 1-bit register for signal <sr_fall1_r<6><0>>.
    Found 1-bit register for signal <sr_rise0_r<7><1>>.
    Found 1-bit register for signal <sr_rise0_r<7><0>>.
    Found 1-bit register for signal <sr_fall0_r<7><1>>.
    Found 1-bit register for signal <sr_fall0_r<7><0>>.
    Found 1-bit register for signal <sr_rise1_r<7><1>>.
    Found 1-bit register for signal <sr_rise1_r<7><0>>.
    Found 1-bit register for signal <sr_fall1_r<7><1>>.
    Found 1-bit register for signal <sr_fall1_r<7><0>>.
    Found 4-bit register for signal <cnt_shift_r>.
    Found 1-bit register for signal <sr_valid_r>.
    Found 1-bit register for signal <store_sr_done_r>.
    Found 1-bit register for signal <store_sr_r>.
    Found 1-bit register for signal <sr_match_valid_r>.
    Found 1-bit register for signal <sr_match_valid_r1>.
    Found 1-bit register for signal <old_sr_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r1>.
    Found 1-bit register for signal <prev_sr_rise0_r<0><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<0><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<0><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<0><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<0><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<0><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<0><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<0><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<0><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<0><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<1><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<1><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<1><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<1><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<1><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<1><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<1><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<1><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<2><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<2><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<2><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<2><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<2><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<2><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<2><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<2><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<3><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<3><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<3><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<3><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<3><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<3><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<3><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<3><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<4><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<4><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<4><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<4><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<4><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<4><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<4><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<4><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<5><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<5><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<5><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<5><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<5><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<5><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<5><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<5><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<6><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<6><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<6><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<6><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<6><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<6><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<6><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<6><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<7><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<7><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<7><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<7><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<7><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<7><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<7><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<7><0>>.
    Found 1-bit register for signal <sr_match_rise0_r<0>>.
    Found 1-bit register for signal <sr_match_fall0_r<0>>.
    Found 1-bit register for signal <sr_match_rise1_r<0>>.
    Found 1-bit register for signal <sr_match_fall1_r<0>>.
    Found 1-bit register for signal <prev_match_rise0_r<0>>.
    Found 1-bit register for signal <prev_match_fall0_r<0>>.
    Found 1-bit register for signal <prev_match_rise1_r<0>>.
    Found 1-bit register for signal <prev_match_fall1_r<0>>.
    Found 1-bit register for signal <sr_match_rise0_r<1>>.
    Found 1-bit register for signal <sr_match_fall0_r<1>>.
    Found 1-bit register for signal <sr_match_rise1_r<1>>.
    Found 1-bit register for signal <sr_match_fall1_r<1>>.
    Found 1-bit register for signal <prev_match_rise0_r<1>>.
    Found 1-bit register for signal <prev_match_fall0_r<1>>.
    Found 1-bit register for signal <prev_match_rise1_r<1>>.
    Found 1-bit register for signal <prev_match_fall1_r<1>>.
    Found 1-bit register for signal <sr_match_rise0_r<2>>.
    Found 1-bit register for signal <sr_match_fall0_r<2>>.
    Found 1-bit register for signal <sr_match_rise1_r<2>>.
    Found 1-bit register for signal <sr_match_fall1_r<2>>.
    Found 1-bit register for signal <prev_match_rise0_r<2>>.
    Found 1-bit register for signal <prev_match_fall0_r<2>>.
    Found 1-bit register for signal <prev_match_rise1_r<2>>.
    Found 1-bit register for signal <prev_match_fall1_r<2>>.
    Found 1-bit register for signal <sr_match_rise0_r<3>>.
    Found 1-bit register for signal <sr_match_fall0_r<3>>.
    Found 1-bit register for signal <sr_match_rise1_r<3>>.
    Found 1-bit register for signal <sr_match_fall1_r<3>>.
    Found 1-bit register for signal <prev_match_rise0_r<3>>.
    Found 1-bit register for signal <prev_match_fall0_r<3>>.
    Found 1-bit register for signal <prev_match_rise1_r<3>>.
    Found 1-bit register for signal <prev_match_fall1_r<3>>.
    Found 1-bit register for signal <sr_match_rise0_r<4>>.
    Found 1-bit register for signal <sr_match_fall0_r<4>>.
    Found 1-bit register for signal <sr_match_rise1_r<4>>.
    Found 1-bit register for signal <sr_match_fall1_r<4>>.
    Found 1-bit register for signal <prev_match_rise0_r<4>>.
    Found 1-bit register for signal <prev_match_fall0_r<4>>.
    Found 1-bit register for signal <prev_match_rise1_r<4>>.
    Found 1-bit register for signal <prev_match_fall1_r<4>>.
    Found 1-bit register for signal <sr_match_rise0_r<5>>.
    Found 1-bit register for signal <sr_match_fall0_r<5>>.
    Found 1-bit register for signal <sr_match_rise1_r<5>>.
    Found 1-bit register for signal <sr_match_fall1_r<5>>.
    Found 1-bit register for signal <prev_match_rise0_r<5>>.
    Found 1-bit register for signal <prev_match_fall0_r<5>>.
    Found 1-bit register for signal <prev_match_rise1_r<5>>.
    Found 1-bit register for signal <prev_match_fall1_r<5>>.
    Found 1-bit register for signal <sr_match_rise0_r<6>>.
    Found 1-bit register for signal <sr_match_fall0_r<6>>.
    Found 1-bit register for signal <sr_match_rise1_r<6>>.
    Found 1-bit register for signal <sr_match_fall1_r<6>>.
    Found 1-bit register for signal <prev_match_rise0_r<6>>.
    Found 1-bit register for signal <prev_match_fall0_r<6>>.
    Found 1-bit register for signal <prev_match_rise1_r<6>>.
    Found 1-bit register for signal <prev_match_fall1_r<6>>.
    Found 1-bit register for signal <sr_match_rise0_r<7>>.
    Found 1-bit register for signal <sr_match_fall0_r<7>>.
    Found 1-bit register for signal <sr_match_rise1_r<7>>.
    Found 1-bit register for signal <sr_match_fall1_r<7>>.
    Found 1-bit register for signal <prev_match_rise0_r<7>>.
    Found 1-bit register for signal <prev_match_fall0_r<7>>.
    Found 1-bit register for signal <prev_match_rise1_r<7>>.
    Found 1-bit register for signal <prev_match_fall1_r<7>>.
    Found 1-bit register for signal <sr_match_rise0_and_r>.
    Found 1-bit register for signal <sr_match_fall0_and_r>.
    Found 1-bit register for signal <sr_match_rise1_and_r>.
    Found 1-bit register for signal <sr_match_fall1_and_r>.
    Found 1-bit register for signal <prev_match_rise0_and_r>.
    Found 1-bit register for signal <prev_match_fall0_and_r>.
    Found 1-bit register for signal <prev_match_rise1_and_r>.
    Found 1-bit register for signal <prev_match_fall1_and_r>.
    Found 1-bit register for signal <found_edge_r>.
    Found 1-bit register for signal <found_edge_valid_r>.
    Found 1-bit register for signal <prev_found_edge_r>.
    Found 12-bit register for signal <detect_edge_cnt0_r>.
    Found 1-bit register for signal <detect_edge_cnt1_en_r>.
    Found 12-bit register for signal <detect_edge_cnt1_r>.
    Found 1-bit register for signal <detect_edge_done_r>.
    Found 3-bit register for signal <cnt_eye_size_r>.
    Found 1-bit register for signal <found_stable_eye_r>.
    Found 1-bit register for signal <last_tap_jitter_r>.
    Found 1-bit register for signal <found_edge_latched_r>.
    Found 1-bit register for signal <found_jitter_latched_r>.
    Found 5-bit register for signal <idel_tap_cnt_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_dq_r>.
    Found 3-bit register for signal <cal1_cnt_cpt_r>.
    Found 1-bit register for signal <cal1_dlyce_cpt_r>.
    Found 1-bit register for signal <cal1_dlyinc_cpt_r>.
    Found 5-bit register for signal <cal1_dq_tap_cnt_r>.
    Found 1-bit register for signal <cal1_dq_taps_inc_r>.
    Found 1-bit register for signal <cal1_prech_req_r>.
    Found 1-bit register for signal <cal1_store_sr_req_r>.
    Found 5-bit register for signal <cal1_state_r>.
    Found 6-bit register for signal <cnt_idel_dec_cpt_r>.
    Found 5-bit register for signal <cnt_idel_inc_cpt_r>.
    Found 5-bit register for signal <cnt_idel_skip_idel_r>.
    Found 1-bit register for signal <detect_edge_start_r>.
    Found 1-bit register for signal <found_dq_edge_r>.
    Found 1-bit register for signal <found_first_edge_r>.
    Found 1-bit register for signal <found_second_edge_r>.
    Found 5-bit register for signal <first_edge_taps_r>.
    Found 1-bit register for signal <new_cnt_cpt_r>.
    Found 1-bit register for signal <rdlvl_done<0>>.
    Found 1-bit register for signal <rdlvl_err<0>>.
    Found 5-bit register for signal <right_edge_taps_r>.
    Found 5-bit register for signal <second_edge_taps_r>.
    Found 5-bit register for signal <second_edge_dq_taps_r>.
    Found 6-bit register for signal <tby4_r>.
    Found 1-bit register for signal <rd_active_r>.
    Found 1-bit register for signal <rd_active_posedge_r>.
    Found 1-bit register for signal <pat_match_rise0_r<0>>.
    Found 1-bit register for signal <pat_match_fall0_r<0>>.
    Found 1-bit register for signal <pat_match_rise1_r<0>>.
    Found 1-bit register for signal <pat_match_fall1_r<0>>.
    Found 1-bit register for signal <pat_match_rise0_r<1>>.
    Found 1-bit register for signal <pat_match_fall0_r<1>>.
    Found 1-bit register for signal <pat_match_rise1_r<1>>.
    Found 1-bit register for signal <pat_match_fall1_r<1>>.
    Found 1-bit register for signal <pat_match_rise0_r<2>>.
    Found 1-bit register for signal <pat_match_fall0_r<2>>.
    Found 1-bit register for signal <pat_match_rise1_r<2>>.
    Found 1-bit register for signal <pat_match_fall1_r<2>>.
    Found 1-bit register for signal <pat_match_rise0_r<3>>.
    Found 1-bit register for signal <pat_match_fall0_r<3>>.
    Found 1-bit register for signal <pat_match_rise1_r<3>>.
    Found 1-bit register for signal <pat_match_fall1_r<3>>.
    Found 1-bit register for signal <pat_match_rise0_r<4>>.
    Found 1-bit register for signal <pat_match_fall0_r<4>>.
    Found 1-bit register for signal <pat_match_rise1_r<4>>.
    Found 1-bit register for signal <pat_match_fall1_r<4>>.
    Found 1-bit register for signal <pat_match_rise0_r<5>>.
    Found 1-bit register for signal <pat_match_fall0_r<5>>.
    Found 1-bit register for signal <pat_match_rise1_r<5>>.
    Found 1-bit register for signal <pat_match_fall1_r<5>>.
    Found 1-bit register for signal <pat_match_rise0_r<6>>.
    Found 1-bit register for signal <pat_match_fall0_r<6>>.
    Found 1-bit register for signal <pat_match_rise1_r<6>>.
    Found 1-bit register for signal <pat_match_fall1_r<6>>.
    Found 1-bit register for signal <pat_match_rise0_r<7>>.
    Found 1-bit register for signal <pat_match_fall0_r<7>>.
    Found 1-bit register for signal <pat_match_rise1_r<7>>.
    Found 1-bit register for signal <pat_match_fall1_r<7>>.
    Found 1-bit register for signal <pat_match_rise0_and_r>.
    Found 1-bit register for signal <pat_match_fall0_and_r>.
    Found 1-bit register for signal <pat_match_rise1_and_r>.
    Found 1-bit register for signal <pat_match_fall1_and_r>.
    Found 1-bit register for signal <pat_data_match_r>.
    Found 1-bit register for signal <rden_wait_r>.
    Found 3-bit register for signal <cnt_rden_wait_r>.
    Found 16-bit register for signal <rd_bitslip_cnt>.
    Found 5-bit register for signal <rd_active_dly>.
    Found 1-bit register for signal <cal_clkdiv_clkdiv_inv_r>.
    Found 3-bit register for signal <cal_clkdiv_cnt_clkdiv_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyce_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyinc_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_idel_rsync_inc_r>.
    Found 1-bit register for signal <cal_clkdiv_prech_req_r>.
    Found 4-bit register for signal <cal_clkdiv_state_r>.
    Found 1-bit register for signal <cal_clkdiv_store_sr_req_r>.
    Found 8-bit register for signal <clkdiv_inv_r>.
    Found 5-bit register for signal <idel_tap_delta_rsync_r>.
    Found 5-bit register for signal <min_rsync_marg_r>.
    Found 1-bit register for signal <new_cnt_clkdiv_r>.
    Found 1-bit register for signal <pol_min_rsync_marg_r>.
    Found 1-bit register for signal <rdlvl_clkdiv_done>.
    Found 2-bit register for signal <cal2_cnt_bitslip_r>.
    Found 5-bit register for signal <cal2_cnt_rd_dly_r>.
    Found 3-bit register for signal <cal2_cnt_rden_r>.
    Found 1-bit register for signal <cal2_done_r>.
    Found 1-bit register for signal <cal2_en_dqs_skew_r>.
    Found 5-bit register for signal <cal2_max_cnt_rd_dly_r>.
    Found 1-bit register for signal <cal2_prech_req_r>.
    Found 16-bit register for signal <cal2_rd_bitslip_cnt_r>.
    Found 3-bit register for signal <cal2_state_r>.
    Found 1-bit register for signal <rdlvl_pat_err>.
    Found 1-bit register for signal <cal2_dly_cnt_r<39>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<38>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<37>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<36>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<35>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<34>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<33>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<32>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<31>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<30>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<29>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<28>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<27>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<26>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<25>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<24>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<23>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<22>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<21>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<20>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<19>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<18>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<17>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<16>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<15>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<14>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<13>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<12>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<11>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<10>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<9>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<8>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<7>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<6>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<5>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<4>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<3>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<2>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<1>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<0>>.
    Found 5-bit register for signal <cal2_rd_active_dly_r>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<1>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<0>>.
    Found 1-bit register for signal <cal2_deskew_err_r<0>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<3>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<2>>.
    Found 1-bit register for signal <cal2_deskew_err_r<1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<5>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<4>>.
    Found 1-bit register for signal <cal2_deskew_err_r<2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<7>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<6>>.
    Found 1-bit register for signal <cal2_deskew_err_r<3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<9>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<8>>.
    Found 1-bit register for signal <cal2_deskew_err_r<4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<11>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<10>>.
    Found 1-bit register for signal <cal2_deskew_err_r<5>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<13>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<12>>.
    Found 1-bit register for signal <cal2_deskew_err_r<6>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<15>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<14>>.
    Found 1-bit register for signal <cal2_deskew_err_r<7>>.
    Found 16-bit register for signal <rd_clkdly_cnt>.
    Found 1-bit register for signal <rdlvl_err<1>>.
    Found 1-bit register for signal <cal2_done_r1>.
    Found 1-bit register for signal <cal2_done_r2>.
    Found 1-bit register for signal <cal2_done_r3>.
    Found 1-bit register for signal <rdlvl_done<1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><4>>.
    Found finite state machine <FSM_17> for signal <cal1_state_r>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 42                                             |
    | Inputs             | 18                                             |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <cal_clkdiv_state_r>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <cal2_state_r>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <n2250> created at line 1283.
    Found 6-bit subtractor for signal <GND_247_o_GND_247_o_sub_413_OUT> created at line 1296.
    Found 6-bit subtractor for signal <n2273[5:0]> created at line 1394.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[4]_sub_782_OUT> created at line 2099.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[9]_sub_791_OUT> created at line 2099.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[14]_sub_800_OUT> created at line 2099.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[19]_sub_809_OUT> created at line 2099.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[24]_sub_818_OUT> created at line 2099.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[29]_sub_827_OUT> created at line 2099.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[34]_sub_836_OUT> created at line 2099.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[39]_sub_845_OUT> created at line 2099.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_247_o_add_100_OUT> created at line 504.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_247_o_add_109_OUT> created at line 504.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_247_o_add_118_OUT> created at line 504.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_247_o_add_127_OUT> created at line 504.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_247_o_add_136_OUT> created at line 504.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_247_o_add_145_OUT> created at line 504.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_247_o_add_154_OUT> created at line 504.
    Found 4-bit adder for signal <cnt_pipe_wait_r[3]_GND_247_o_add_218_OUT> created at line 646.
    Found 4-bit adder for signal <cnt_shift_r[3]_GND_247_o_add_234_OUT> created at line 706.
    Found 12-bit adder for signal <detect_edge_cnt0_r[11]_GND_247_o_add_332_OUT> created at line 917.
    Found 12-bit adder for signal <detect_edge_cnt1_r[11]_GND_247_o_add_341_OUT> created at line 945.
    Found 3-bit adder for signal <cnt_eye_size_r[2]_GND_247_o_add_355_OUT> created at line 1024.
    Found 5-bit adder for signal <idel_tap_cnt_cpt_r[4]_GND_247_o_add_364_OUT> created at line 1045.
    Found 31-bit adder for signal <n2251> created at line 1283.
    Found 6-bit adder for signal <n2706> created at line 1289.
    Found 32-bit adder for signal <n2255> created at line 1296.
    Found 3-bit adder for signal <cal1_cnt_cpt_r[2]_GND_247_o_add_421_OUT> created at line 1342.
    Found 5-bit adder for signal <cal1_dq_tap_cnt_r[4]_GND_247_o_add_445_OUT> created at line 1412.
    Found 7-bit adder for signal <n2715> created at line 1479.
    Found 32-bit adder for signal <n2315> created at line 1540.
    Found 6-bit adder for signal <n2964> created at line 1542.
    Found 3-bit adder for signal <cnt_rden_wait_r[2]_GND_247_o_add_577_OUT> created at line 1649.
    Found 5-bit adder for signal <idel_tap_delta_rsync_r[4]_GND_247_o_add_602_OUT> created at line 1783.
    Found 3-bit adder for signal <cal_clkdiv_cnt_clkdiv_r[2]_GND_247_o_add_617_OUT> created at line 1879.
    Found 5-bit adder for signal <cal2_cnt_rd_dly_r[4]_GND_247_o_add_650_OUT> created at line 1973.
    Found 2-bit adder for signal <cal2_cnt_bitslip_r[1]_GND_247_o_add_653_OUT> created at line 1983.
    Found 3-bit adder for signal <n2767> created at line 1995.
    Found 3-bit adder for signal <cal2_cnt_rden_r[2]_GND_247_o_add_725_OUT> created at line 2036.
    Found 5-bit subtractor for signal <GND_247_o_GND_247_o_sub_366_OUT<4:0>> created at line 1047.
    Found 6-bit subtractor for signal <GND_247_o_GND_247_o_sub_412_OUT<5:0>> created at line 1292.
    Found 6-bit subtractor for signal <GND_247_o_GND_247_o_sub_432_OUT<5:0>> created at line 1371.
    Found 5-bit subtractor for signal <tby4_r[5]_GND_247_o_sub_449_OUT<4:0>> created at line 1478.
    Found 5-bit subtractor for signal <tby4_r[5]_GND_247_o_sub_453_OUT<4:0>> created at line 1482.
    Found 5-bit subtractor for signal <GND_247_o_GND_247_o_sub_459_OUT<4:0>> created at line 1496.
    Found 5-bit subtractor for signal <GND_247_o_GND_247_o_sub_462_OUT<4:0>> created at line 1524.
    Found 5-bit subtractor for signal <GND_247_o_GND_247_o_sub_606_OUT<4:0>> created at line 1808.
    Found 5-bit subtractor for signal <GND_247_o_GND_247_o_sub_778_OUT<4:0>> created at line 2090.
    Found 3x3-bit multiplier for signal <PWR_214_o_cal1_cnt_cpt_r[2]_MuLt_170_OUT> created at line 598.
    Found 30-bit shifter logical right for signal <n2363> created at line 1995
    Found 3x3-bit multiplier for signal <PWR_214_o_cal2_cnt_rden_r[2]_MuLt_683_OUT> created at line 2020.
    Found 3-bit 3-to-1 multiplexer for signal <rdlvl_clkdiv_done_cal2_cnt_rden_r[2]_wide_mux_92_OUT> created at line 489.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_95_o> created at line 504.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_96_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_97_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_98_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_101_o> created at line 504.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_103_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_105_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_107_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_110_o> created at line 504.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_112_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_114_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_116_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_119_o> created at line 504.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_121_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_123_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_125_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_128_o> created at line 504.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_130_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_132_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_134_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_137_o> created at line 504.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_139_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_141_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_143_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_146_o> created at line 504.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_148_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_150_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_152_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_155_o> created at line 504.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_157_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_159_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_161_o> created at line 510.
    Found 2-bit comparator equal for signal <sr_rise0_r[0][1]_old_sr_rise0_r[0][1]_equal_251_o> created at line 815
    Found 2-bit comparator equal for signal <sr_fall0_r[0][1]_old_sr_fall0_r[0][1]_equal_252_o> created at line 820
    Found 2-bit comparator equal for signal <sr_rise1_r[0][1]_old_sr_rise1_r[0][1]_equal_253_o> created at line 825
    Found 2-bit comparator equal for signal <sr_fall1_r[0][1]_old_sr_fall1_r[0][1]_equal_254_o> created at line 830
    Found 2-bit comparator equal for signal <sr_rise0_r[0][1]_prev_sr_rise0_r[0][1]_equal_255_o> created at line 836
    Found 2-bit comparator equal for signal <sr_fall0_r[0][1]_prev_sr_fall0_r[0][1]_equal_256_o> created at line 841
    Found 2-bit comparator equal for signal <sr_rise1_r[0][1]_prev_sr_rise1_r[0][1]_equal_257_o> created at line 846
    Found 2-bit comparator equal for signal <sr_fall1_r[0][1]_prev_sr_fall1_r[0][1]_equal_258_o> created at line 851
    Found 2-bit comparator equal for signal <sr_rise0_r[1][1]_old_sr_rise0_r[1][1]_equal_260_o> created at line 815
    Found 2-bit comparator equal for signal <sr_fall0_r[1][1]_old_sr_fall0_r[1][1]_equal_261_o> created at line 820
    Found 2-bit comparator equal for signal <sr_rise1_r[1][1]_old_sr_rise1_r[1][1]_equal_262_o> created at line 825
    Found 2-bit comparator equal for signal <sr_fall1_r[1][1]_old_sr_fall1_r[1][1]_equal_263_o> created at line 830
    Found 2-bit comparator equal for signal <sr_rise0_r[1][1]_prev_sr_rise0_r[1][1]_equal_264_o> created at line 836
    Found 2-bit comparator equal for signal <sr_fall0_r[1][1]_prev_sr_fall0_r[1][1]_equal_265_o> created at line 841
    Found 2-bit comparator equal for signal <sr_rise1_r[1][1]_prev_sr_rise1_r[1][1]_equal_266_o> created at line 846
    Found 2-bit comparator equal for signal <sr_fall1_r[1][1]_prev_sr_fall1_r[1][1]_equal_267_o> created at line 851
    Found 2-bit comparator equal for signal <sr_rise0_r[2][1]_old_sr_rise0_r[2][1]_equal_269_o> created at line 815
    Found 2-bit comparator equal for signal <sr_fall0_r[2][1]_old_sr_fall0_r[2][1]_equal_270_o> created at line 820
    Found 2-bit comparator equal for signal <sr_rise1_r[2][1]_old_sr_rise1_r[2][1]_equal_271_o> created at line 825
    Found 2-bit comparator equal for signal <sr_fall1_r[2][1]_old_sr_fall1_r[2][1]_equal_272_o> created at line 830
    Found 2-bit comparator equal for signal <sr_rise0_r[2][1]_prev_sr_rise0_r[2][1]_equal_273_o> created at line 836
    Found 2-bit comparator equal for signal <sr_fall0_r[2][1]_prev_sr_fall0_r[2][1]_equal_274_o> created at line 841
    Found 2-bit comparator equal for signal <sr_rise1_r[2][1]_prev_sr_rise1_r[2][1]_equal_275_o> created at line 846
    Found 2-bit comparator equal for signal <sr_fall1_r[2][1]_prev_sr_fall1_r[2][1]_equal_276_o> created at line 851
    Found 2-bit comparator equal for signal <sr_rise0_r[3][1]_old_sr_rise0_r[3][1]_equal_278_o> created at line 815
    Found 2-bit comparator equal for signal <sr_fall0_r[3][1]_old_sr_fall0_r[3][1]_equal_279_o> created at line 820
    Found 2-bit comparator equal for signal <sr_rise1_r[3][1]_old_sr_rise1_r[3][1]_equal_280_o> created at line 825
    Found 2-bit comparator equal for signal <sr_fall1_r[3][1]_old_sr_fall1_r[3][1]_equal_281_o> created at line 830
    Found 2-bit comparator equal for signal <sr_rise0_r[3][1]_prev_sr_rise0_r[3][1]_equal_282_o> created at line 836
    Found 2-bit comparator equal for signal <sr_fall0_r[3][1]_prev_sr_fall0_r[3][1]_equal_283_o> created at line 841
    Found 2-bit comparator equal for signal <sr_rise1_r[3][1]_prev_sr_rise1_r[3][1]_equal_284_o> created at line 846
    Found 2-bit comparator equal for signal <sr_fall1_r[3][1]_prev_sr_fall1_r[3][1]_equal_285_o> created at line 851
    Found 2-bit comparator equal for signal <sr_rise0_r[4][1]_old_sr_rise0_r[4][1]_equal_287_o> created at line 815
    Found 2-bit comparator equal for signal <sr_fall0_r[4][1]_old_sr_fall0_r[4][1]_equal_288_o> created at line 820
    Found 2-bit comparator equal for signal <sr_rise1_r[4][1]_old_sr_rise1_r[4][1]_equal_289_o> created at line 825
    Found 2-bit comparator equal for signal <sr_fall1_r[4][1]_old_sr_fall1_r[4][1]_equal_290_o> created at line 830
    Found 2-bit comparator equal for signal <sr_rise0_r[4][1]_prev_sr_rise0_r[4][1]_equal_291_o> created at line 836
    Found 2-bit comparator equal for signal <sr_fall0_r[4][1]_prev_sr_fall0_r[4][1]_equal_292_o> created at line 841
    Found 2-bit comparator equal for signal <sr_rise1_r[4][1]_prev_sr_rise1_r[4][1]_equal_293_o> created at line 846
    Found 2-bit comparator equal for signal <sr_fall1_r[4][1]_prev_sr_fall1_r[4][1]_equal_294_o> created at line 851
    Found 2-bit comparator equal for signal <sr_rise0_r[5][1]_old_sr_rise0_r[5][1]_equal_296_o> created at line 815
    Found 2-bit comparator equal for signal <sr_fall0_r[5][1]_old_sr_fall0_r[5][1]_equal_297_o> created at line 820
    Found 2-bit comparator equal for signal <sr_rise1_r[5][1]_old_sr_rise1_r[5][1]_equal_298_o> created at line 825
    Found 2-bit comparator equal for signal <sr_fall1_r[5][1]_old_sr_fall1_r[5][1]_equal_299_o> created at line 830
    Found 2-bit comparator equal for signal <sr_rise0_r[5][1]_prev_sr_rise0_r[5][1]_equal_300_o> created at line 836
    Found 2-bit comparator equal for signal <sr_fall0_r[5][1]_prev_sr_fall0_r[5][1]_equal_301_o> created at line 841
    Found 2-bit comparator equal for signal <sr_rise1_r[5][1]_prev_sr_rise1_r[5][1]_equal_302_o> created at line 846
    Found 2-bit comparator equal for signal <sr_fall1_r[5][1]_prev_sr_fall1_r[5][1]_equal_303_o> created at line 851
    Found 2-bit comparator equal for signal <sr_rise0_r[6][1]_old_sr_rise0_r[6][1]_equal_305_o> created at line 815
    Found 2-bit comparator equal for signal <sr_fall0_r[6][1]_old_sr_fall0_r[6][1]_equal_306_o> created at line 820
    Found 2-bit comparator equal for signal <sr_rise1_r[6][1]_old_sr_rise1_r[6][1]_equal_307_o> created at line 825
    Found 2-bit comparator equal for signal <sr_fall1_r[6][1]_old_sr_fall1_r[6][1]_equal_308_o> created at line 830
    Found 2-bit comparator equal for signal <sr_rise0_r[6][1]_prev_sr_rise0_r[6][1]_equal_309_o> created at line 836
    Found 2-bit comparator equal for signal <sr_fall0_r[6][1]_prev_sr_fall0_r[6][1]_equal_310_o> created at line 841
    Found 2-bit comparator equal for signal <sr_rise1_r[6][1]_prev_sr_rise1_r[6][1]_equal_311_o> created at line 846
    Found 2-bit comparator equal for signal <sr_fall1_r[6][1]_prev_sr_fall1_r[6][1]_equal_312_o> created at line 851
    Found 2-bit comparator equal for signal <sr_rise0_r[7][1]_old_sr_rise0_r[7][1]_equal_314_o> created at line 815
    Found 2-bit comparator equal for signal <sr_fall0_r[7][1]_old_sr_fall0_r[7][1]_equal_315_o> created at line 820
    Found 2-bit comparator equal for signal <sr_rise1_r[7][1]_old_sr_rise1_r[7][1]_equal_316_o> created at line 825
    Found 2-bit comparator equal for signal <sr_fall1_r[7][1]_old_sr_fall1_r[7][1]_equal_317_o> created at line 830
    Found 2-bit comparator equal for signal <sr_rise0_r[7][1]_prev_sr_rise0_r[7][1]_equal_318_o> created at line 836
    Found 2-bit comparator equal for signal <sr_fall0_r[7][1]_prev_sr_fall0_r[7][1]_equal_319_o> created at line 841
    Found 2-bit comparator equal for signal <sr_rise1_r[7][1]_prev_sr_rise1_r[7][1]_equal_320_o> created at line 846
    Found 2-bit comparator equal for signal <sr_fall1_r[7][1]_prev_sr_fall1_r[7][1]_equal_321_o> created at line 851
    Found 5-bit comparator lessequal for signal <n1303> created at line 1288
    Found 6-bit comparator greater for signal <BUS_0036_GND_247_o_LessThan_410_o> created at line 1289
    Found 3-bit comparator greater for signal <PWR_214_o_INV_1655_o> created at line 1335
    Found 6-bit comparator greater for signal <GND_247_o_tby4_r[5]_LessThan_436_o> created at line 1382
    Found 6-bit comparator lessequal for signal <n1354> created at line 1477
    Found 7-bit comparator lessequal for signal <n1358> created at line 1479
    Found 5-bit comparator lessequal for signal <idel_tap_delta_rsync_r[4]_min_rsync_marg_r[4]_LessThan_593_o> created at line 1755
    Found 3-bit comparator greater for signal <PWR_214_o_INV_1674_o> created at line 1871
    Found 5-bit comparator lessequal for signal <cal2_max_cnt_rd_dly_r[4]_cal2_cnt_rd_dly_r[4]_LessThan_682_o> created at line 2012
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<2><0:0>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<5><2:2>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<8><5:5>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<11><8:8>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<14><11:11>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<17><14:14>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<20><17:17>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<23><20:20>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    Summary:
	inferred   2 Multiplier(s).
	inferred  44 Adder/Subtractor(s).
	inferred 931 D-type flip-flop(s).
	inferred  73 Comparator(s).
	inferred 232 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   3 Finite State Machine(s).
Unit <phy_rdlvl> synthesized.

Synthesizing Unit <phy_pd_top>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_pd_top.v".
        TCQ = 100
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <dlyval_rdlvl_dqs<39:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_rise0<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_fall0<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_rise1<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_fall1<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_msb_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_byte_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prech_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_maintain_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_maintain_0_only> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_inc_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_dec_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_inc_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_dec_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_disab_hyst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_disab_hyst_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_inc_rd_fps> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_dec_rd_fps> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pd_PSEN>.
    Found 1-bit register for signal <pd_PSINCDEC>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <phy_pd_top> synthesized.

Synthesizing Unit <phy_pd>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\phy_pd.v".
        TCQ = 100
        SIM_CAL_OPTION = "NONE"
        PD_LHC_WIDTH = 16
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <high_done>.
    Found 1-bit register for signal <low_nearly_done_r>.
    Found 1-bit register for signal <high_nearly_done_r>.
    Found 1-bit register for signal <pd_incdec_tp>.
    Found 1-bit register for signal <gen_rvpls.read_valid_shftr>.
    Found 1-bit register for signal <pd_en>.
    Found 1-bit register for signal <first_calib_sample>.
    Found 1-bit register for signal <rev_direction>.
    Found 1-bit register for signal <pd_en_maintain>.
    Found 1-bit register for signal <pd_incdec_maintain>.
    Found 5-bit register for signal <dqs_dly_val_r>.
    Found 3-bit register for signal <pd_state_r>.
    Found 6-bit register for signal <calib_done_cntr>.
    Found 2-bit register for signal <l_addend>.
    Found 2-bit register for signal <h_addend>.
    Found 16-bit register for signal <low>.
    Found 16-bit register for signal <high>.
    Found 3-bit register for signal <samples_done_pl>.
    Found 4-bit register for signal <pd_done_state_r>.
    Found 1-bit register for signal <pd_incdec_done>.
    Found 1-bit register for signal <low_done>.
    Found finite state machine <FSM_20> for signal <pd_state_r>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <dqs_dly_val_r[4]_GND_250_o_add_26_OUT> created at line 416.
    Found 6-bit adder for signal <calib_done_cntr[5]_GND_250_o_add_47_OUT> created at line 502.
    Found 16-bit adder for signal <low_d> created at line 536.
    Found 16-bit adder for signal <high_d> created at line 546.
    Found 4-bit adder for signal <pd_done_state_r[3]_GND_250_o_add_72_OUT> created at line 593.
    Found 5-bit subtractor for signal <GND_250_o_GND_250_o_sub_28_OUT<4:0>> created at line 417.
    Found 1-bit 16-to-1 multiplexer for signal <low_mux> created at line 203.
    Found 1-bit 16-to-1 multiplexer for signal <high_mux> created at line 205.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_pd> synthesized.

Synthesizing Unit <ui_top>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ui_top.v".
        TCQ = 100
        APP_DATA_WIDTH = 256
        APP_MASK_WIDTH = 32
        BANK_WIDTH = 3
        COL_WIDTH = 10
        CWL = 5
        ECC = "OFF"
        ECC_TEST = "OFF"
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        ROW_WIDTH = 15
    Set property "MAX_FANOUT = 10" for signal <rst_final>.
WARNING:Xst:647 - Input <app_addr<28:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <accept> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rst_final>.
    Found 10-bit register for signal <rst_reg>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <ui_top> synthesized.

Synthesizing Unit <ui_cmd>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ui_cmd.v".
        TCQ = 100
        ADDR_WIDTH = 29
        BANK_WIDTH = 3
        COL_WIDTH = 10
        RANK_WIDTH = 1
        ROW_WIDTH = 15
        RANKS = 1
    Found 1-bit register for signal <app_rdy_inv_r>.
    Found 29-bit register for signal <app_addr_r1>.
    Found 29-bit register for signal <app_addr_r2>.
    Found 3-bit register for signal <app_cmd_r1>.
    Found 3-bit register for signal <app_cmd_r2>.
    Found 1-bit register for signal <app_sz_r1>.
    Found 1-bit register for signal <app_sz_r2>.
    Found 1-bit register for signal <app_hi_pri_r1>.
    Found 1-bit register for signal <app_hi_pri_r2>.
    Found 1-bit register for signal <app_en_r1>.
    Found 1-bit register for signal <app_en_r2>.
    Found 1-bit register for signal <app_rdy_r>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ui_cmd> synthesized.

Synthesizing Unit <ui_wr_data>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ui_wr_data.v".
        TCQ = 100
        APP_DATA_WIDTH = 256
        APP_MASK_WIDTH = 32
        ECC = "OFF"
        ECC_TEST = "OFF"
        CWL = 5
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy1>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy2>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy3>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy4>.
WARNING:Xst:647 - Input <app_raw_not_ecc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <app_wdf_mask_r1>.
    Found 1-bit register for signal <app_wdf_wren_r1>.
    Found 1-bit register for signal <app_wdf_end_r1>.
    Found 4-bit register for signal <rd_data_indx_r>.
    Found 1-bit register for signal <rd_data_upd_indx_r>.
    Found 4-bit register for signal <data_buf_addr_cnt_r>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy1>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy2>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy3>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy4>.
    Found 4-bit register for signal <wr_data_indx_r>.
    Found 4-bit register for signal <write_data_control.wb_wr_data_addr_r>.
    Found 1-bit register for signal <write_data_control.wb_wr_data_addr0_r>.
    Found 16-bit register for signal <occupied_counter.occ_cnt>.
    Found 1-bit register for signal <app_wdf_rdy_r>.
    Found 5-bit register for signal <wr_req_counter.wr_req_cnt_r>.
    Found 5-bit register for signal <write_buffer.rd_addr_r>.
    Found 256-bit register for signal <app_wdf_data_r1>.
    Found 5-bit subtractor for signal <wr_req_counter.wr_req_cnt_r[4]_GND_255_o_sub_38_OUT> created at line 376.
    Found 4-bit adder for signal <rd_data_indx_r[3]_GND_255_o_add_6_OUT> created at line 232.
    Found 4-bit adder for signal <data_buf_addr_cnt_r[3]_GND_255_o_add_12_OUT> created at line 252.
    Found 4-bit adder for signal <wr_data_indx_r[3]_GND_255_o_add_18_OUT> created at line 283.
    Found 5-bit adder for signal <wr_req_counter.wr_req_cnt_r[4]_GND_255_o_add_38_OUT> created at line 377.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 339 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <ui_wr_data> synthesized.

Synthesizing Unit <ui_rd_data>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\ui_rd_data.v".
        TCQ = 100
        APP_DATA_WIDTH = 256
        ECC = "OFF"
        ORDERING = "NORM"
    Set property "equivalent_register_removal = no" for signal <not_strict_mode.rd_buf.rd_buf_indx_copy_r>.
    Set property "equivalent_register_removal = no" for signal <not_strict_mode.app_rd_data_valid_copy>.
WARNING:Xst:647 - Input <ecc_multiple> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'app_ecc_multiple_err_r', unconnected in block 'ui_rd_data', is tied to its initial value (0000).
    Found 6-bit register for signal <rd_buf_indx_r>.
    Found 5-bit register for signal <not_strict_mode.status_ram.status_ram_wr_addr_r>.
    Found 1-bit register for signal <not_strict_mode.status_ram.wr_status_r1>.
    Found 2-bit register for signal <not_strict_mode.status_ram.status_ram_wr_data_r>.
    Found 1-bit register for signal <not_strict_mode.status_ram.rd_buf_we_r1>.
    Found 5-bit register for signal <not_strict_mode.rd_buf.rd_buf_indx_copy_r>.
    Found 1-bit register for signal <app_rd_data_valid>.
    Found 1-bit register for signal <app_rd_data_end>.
    Found 256-bit register for signal <app_rd_data>.
    Found 1-bit register for signal <not_strict_mode.app_rd_data_valid_copy>.
    Found 5-bit register for signal <not_strict_mode.occ_cnt_r>.
    Found 4-bit register for signal <not_strict_mode.rd_data_buf_addr_r_lcl>.
    Found 1-bit register for signal <ram_init_done_r_lcl>.
    Found 5-bit subtractor for signal <not_strict_mode.occ_minus_one> created at line 376.
    Found 6-bit adder for signal <n0226> created at line 183.
    Found 6-bit adder for signal <rd_buf_indx_r[5]_GND_256_o_add_3_OUT> created at line 183.
    Found 5-bit adder for signal <not_strict_mode.occ_plus_one> created at line 377.
    Found 4-bit adder for signal <not_strict_mode.rd_data_buf_addr_r_lcl[3]_GND_256_o_add_40_OUT> created at line 413.
    Found 1-bit comparator equal for signal <not_strict_mode.rd_data_rdy> created at line 341
    Found 5-bit comparator equal for signal <not_strict_mode.rd_buf_wr_addr[4]_rd_buf_indx_r[4]_equal_24_o> created at line 342
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 289 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <ui_rd_data> synthesized.

Synthesizing Unit <ddr3_ctrl>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ddr3_ctrl.v".
        BANK_WIDTH = 3
        COL_WIDTH = 10
        DM_WIDTH = 8
        DQ_WIDTH = 64
        ROW_WIDTH = 15
        APPDATA_WIDTH = 256
        ECC_ENABLE = 0
        BURST_LEN = 8
        CS_WIDTH = 1
        ADDR_WIDTH = 29
        CH_NUM = 2
        STATE_CNT = 16
        STATE_CNT_WIDTH = 4
        DATA_CNT_WIDTH = 5
WARNING:Xst:647 - Input <wr_addr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_addr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <ddr3_ctrl_debug<511:431>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_data_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_r1>.
    Found 1-bit register for signal <phy_init_done_tb_r>.
    Found 1-bit register for signal <wr_busy_r_n>.
    Found 2-bit register for signal <wr_ch_sel_r>.
    Found 2-bit register for signal <wr_ch_sel_o>.
    Found 2-bit register for signal <rd_ch_sel_r>.
    Found 2-bit register for signal <rd_ch_sel_d>.
    Found 1-bit register for signal <rd_cmd1_f_n>.
    Found 1-bit register for signal <rd_cmd2_f_n>.
    Found 1-bit register for signal <rd_busy_r_n>.
    Found 9-bit register for signal <state>.
    Found 6-bit register for signal <state_wait_read_cnt>.
    Found 5-bit register for signal <state_cnt>.
    Found 3-bit register for signal <app_af_cmd>.
    Found 1-bit register for signal <wr_addr_en>.
    Found 1-bit register for signal <rd_addr_en>.
    Found 1-bit register for signal <data_valid_WRITE>.
    Found 1-bit register for signal <data_valid_READ>.
    Found 1-bit register for signal <wr_addr_r<28>>.
    Found 1-bit register for signal <wr_addr_r<27>>.
    Found 1-bit register for signal <wr_addr_r<26>>.
    Found 1-bit register for signal <wr_addr_r<25>>.
    Found 1-bit register for signal <wr_addr_r<24>>.
    Found 1-bit register for signal <wr_addr_r<23>>.
    Found 1-bit register for signal <wr_addr_r<22>>.
    Found 1-bit register for signal <wr_addr_r<21>>.
    Found 1-bit register for signal <wr_addr_r<20>>.
    Found 1-bit register for signal <wr_addr_r<19>>.
    Found 1-bit register for signal <wr_addr_r<18>>.
    Found 1-bit register for signal <wr_addr_r<17>>.
    Found 1-bit register for signal <wr_addr_r<16>>.
    Found 1-bit register for signal <wr_addr_r<15>>.
    Found 1-bit register for signal <wr_addr_r<14>>.
    Found 1-bit register for signal <wr_addr_r<13>>.
    Found 1-bit register for signal <wr_addr_r<12>>.
    Found 1-bit register for signal <wr_addr_r<11>>.
    Found 1-bit register for signal <wr_addr_r<10>>.
    Found 1-bit register for signal <wr_addr_r<9>>.
    Found 1-bit register for signal <wr_addr_r<8>>.
    Found 1-bit register for signal <wr_addr_r<7>>.
    Found 1-bit register for signal <wr_addr_r<6>>.
    Found 1-bit register for signal <wr_addr_r<5>>.
    Found 1-bit register for signal <wr_addr_r<4>>.
    Found 1-bit register for signal <wr_addr_r<3>>.
    Found 1-bit register for signal <wr_addr_r<2>>.
    Found 1-bit register for signal <wr_addr_r<1>>.
    Found 1-bit register for signal <wr_addr_r<0>>.
    Found 1-bit register for signal <rd_addr_r<28>>.
    Found 1-bit register for signal <rd_addr_r<27>>.
    Found 1-bit register for signal <rd_addr_r<26>>.
    Found 1-bit register for signal <rd_addr_r<25>>.
    Found 1-bit register for signal <rd_addr_r<24>>.
    Found 1-bit register for signal <rd_addr_r<23>>.
    Found 1-bit register for signal <rd_addr_r<22>>.
    Found 1-bit register for signal <rd_addr_r<21>>.
    Found 1-bit register for signal <rd_addr_r<20>>.
    Found 1-bit register for signal <rd_addr_r<19>>.
    Found 1-bit register for signal <rd_addr_r<18>>.
    Found 1-bit register for signal <rd_addr_r<17>>.
    Found 1-bit register for signal <rd_addr_r<16>>.
    Found 1-bit register for signal <rd_addr_r<15>>.
    Found 1-bit register for signal <rd_addr_r<14>>.
    Found 1-bit register for signal <rd_addr_r<13>>.
    Found 1-bit register for signal <rd_addr_r<12>>.
    Found 1-bit register for signal <rd_addr_r<11>>.
    Found 1-bit register for signal <rd_addr_r<10>>.
    Found 1-bit register for signal <rd_addr_r<9>>.
    Found 1-bit register for signal <rd_addr_r<8>>.
    Found 1-bit register for signal <rd_addr_r<7>>.
    Found 1-bit register for signal <rd_addr_r<6>>.
    Found 1-bit register for signal <rd_addr_r<5>>.
    Found 1-bit register for signal <rd_addr_r<4>>.
    Found 1-bit register for signal <rd_addr_r<3>>.
    Found 1-bit register for signal <rd_addr_r<2>>.
    Found 1-bit register for signal <rd_addr_r<1>>.
    Found 1-bit register for signal <rd_addr_r<0>>.
    Found 31-bit register for signal <app_af_addr>.
    Found 1-bit register for signal <data_en>.
    Found 8-bit register for signal <d_cnt>.
    Found 1-bit register for signal <app_rd_data_valid_r>.
    Found 256-bit register for signal <app_rd_data_r>.
    Found 5-bit register for signal <rd_data_cnt>.
    Found 1-bit register for signal <rd_data_valid>.
    Found 256-bit register for signal <rd_data>.
    Found 2-bit register for signal <rd_ch_sel_o>.
    Found 29-bit register for signal <ddr2_buffer>.
    Found 1-bit register for signal <rst_r>.
    Found finite state machine <FSM_21> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 19                                             |
    | Inputs             | 7                                              |
    | Outputs            | 18                                             |
    | Clock              | clk0 (rising_edge)                             |
    | Reset              | rst_r1_phy_init_done_tb_r_OR_3047_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000001                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 29-bit subtractor for signal <wr_addr_r[28]_rd_addr_r[28]_sub_137_OUT> created at line 502.
    Found 29-bit subtractor for signal <n0476> created at line 504.
    Found 6-bit adder for signal <state_wait_read_cnt[5]_GND_257_o_add_57_OUT> created at line 319.
    Found 5-bit adder for signal <state_cnt[4]_GND_257_o_add_66_OUT> created at line 341.
    Found 26-bit adder for signal <wr_addr_r[28]_GND_257_o_add_92_OUT> created at line 408.
    Found 26-bit adder for signal <rd_addr_r[28]_GND_257_o_add_96_OUT> created at line 420.
    Found 8-bit adder for signal <d_cnt[7]_GND_257_o_add_116_OUT> created at line 461.
    Found 5-bit adder for signal <rd_data_cnt[4]_GND_257_o_add_123_OUT> created at line 476.
    Found 29-bit adder for signal <wr_addr_r[28]_len_addr[28]_add_138_OUT> created at line 504.
    Found 29-bit comparator lessequal for signal <n0317> created at line 501
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 681 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  54 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ddr3_ctrl> synthesized.

Synthesizing Unit <ben_addr_ctrl>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\ben_addr_ctrl.v".
        CH_NUM = 2
        ADDR_WIDTH = 29
        ADDR_PER_DMA_WIDTH = 7
WARNING:Xst:653 - Signal <ddr3_addr_dbg<255:204>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 29-bit register for signal <wr_addr>.
    Found 29-bit register for signal <rd_addr>.
    Found 3-bit register for signal <wr_ddr2_rdy>.
    Found 3-bit register for signal <rd_ddr2_rdy>.
    Found 4-bit register for signal <wr_wait>.
    Found 4-bit register for signal <rd_wait>.
    Found 2-bit register for signal <wr_sel>.
    Found 2-bit register for signal <rd_ch_sel_i>.
    Found 2-bit register for signal <rd_sel>.
    Found 2-bit register for signal <wr_ch_sel_i>.
    Found 4-bit register for signal <rd_state>.
    Found 4-bit register for signal <wr_state>.
    Found 1-bit register for signal <wr_addr_valid>.
    Found 1-bit register for signal <wr_addr_cur<28>>.
    Found 1-bit register for signal <wr_addr_cur<27>>.
    Found 1-bit register for signal <wr_addr_cur<26>>.
    Found 1-bit register for signal <wr_addr_cur<25>>.
    Found 1-bit register for signal <wr_addr_cur<24>>.
    Found 1-bit register for signal <wr_addr_cur<23>>.
    Found 1-bit register for signal <wr_addr_cur<22>>.
    Found 1-bit register for signal <wr_addr_cur<21>>.
    Found 1-bit register for signal <wr_addr_cur<20>>.
    Found 1-bit register for signal <wr_addr_cur<19>>.
    Found 1-bit register for signal <wr_addr_cur<18>>.
    Found 1-bit register for signal <wr_addr_cur<17>>.
    Found 1-bit register for signal <wr_addr_cur<16>>.
    Found 1-bit register for signal <wr_addr_cur<15>>.
    Found 1-bit register for signal <wr_addr_cur<14>>.
    Found 1-bit register for signal <wr_addr_cur<13>>.
    Found 1-bit register for signal <wr_addr_cur<12>>.
    Found 1-bit register for signal <wr_addr_cur<11>>.
    Found 1-bit register for signal <wr_addr_cur<10>>.
    Found 1-bit register for signal <wr_addr_cur<9>>.
    Found 1-bit register for signal <wr_addr_cur<8>>.
    Found 1-bit register for signal <wr_addr_cur<7>>.
    Found 1-bit register for signal <wr_addr_cur<6>>.
    Found 1-bit register for signal <wr_addr_cur<5>>.
    Found 1-bit register for signal <wr_addr_cur<4>>.
    Found 1-bit register for signal <wr_addr_cur<3>>.
    Found 1-bit register for signal <wr_addr_cur<2>>.
    Found 1-bit register for signal <wr_addr_cur<1>>.
    Found 1-bit register for signal <wr_addr_cur<0>>.
    Found 1-bit register for signal <wr_addr_cur<57>>.
    Found 1-bit register for signal <wr_addr_cur<56>>.
    Found 1-bit register for signal <wr_addr_cur<55>>.
    Found 1-bit register for signal <wr_addr_cur<54>>.
    Found 1-bit register for signal <wr_addr_cur<53>>.
    Found 1-bit register for signal <wr_addr_cur<52>>.
    Found 1-bit register for signal <wr_addr_cur<51>>.
    Found 1-bit register for signal <wr_addr_cur<50>>.
    Found 1-bit register for signal <wr_addr_cur<49>>.
    Found 1-bit register for signal <wr_addr_cur<48>>.
    Found 1-bit register for signal <wr_addr_cur<47>>.
    Found 1-bit register for signal <wr_addr_cur<46>>.
    Found 1-bit register for signal <wr_addr_cur<45>>.
    Found 1-bit register for signal <wr_addr_cur<44>>.
    Found 1-bit register for signal <wr_addr_cur<43>>.
    Found 1-bit register for signal <wr_addr_cur<42>>.
    Found 1-bit register for signal <wr_addr_cur<41>>.
    Found 1-bit register for signal <wr_addr_cur<40>>.
    Found 1-bit register for signal <wr_addr_cur<39>>.
    Found 1-bit register for signal <wr_addr_cur<38>>.
    Found 1-bit register for signal <wr_addr_cur<37>>.
    Found 1-bit register for signal <wr_addr_cur<36>>.
    Found 1-bit register for signal <wr_addr_cur<35>>.
    Found 1-bit register for signal <wr_addr_cur<34>>.
    Found 1-bit register for signal <wr_addr_cur<33>>.
    Found 1-bit register for signal <wr_addr_cur<32>>.
    Found 1-bit register for signal <wr_addr_cur<31>>.
    Found 1-bit register for signal <wr_addr_cur<30>>.
    Found 1-bit register for signal <wr_addr_cur<29>>.
    Found 1-bit register for signal <wr_ready<0>>.
    Found 1-bit register for signal <wr_addr_ready<0>>.
    Found 1-bit register for signal <wr_ready<1>>.
    Found 1-bit register for signal <wr_addr_ready<1>>.
    Found 1-bit register for signal <rd_addr_valid>.
    Found 1-bit register for signal <rd_addr_cur<28>>.
    Found 1-bit register for signal <rd_addr_cur<27>>.
    Found 1-bit register for signal <rd_addr_cur<26>>.
    Found 1-bit register for signal <rd_addr_cur<25>>.
    Found 1-bit register for signal <rd_addr_cur<24>>.
    Found 1-bit register for signal <rd_addr_cur<23>>.
    Found 1-bit register for signal <rd_addr_cur<22>>.
    Found 1-bit register for signal <rd_addr_cur<21>>.
    Found 1-bit register for signal <rd_addr_cur<20>>.
    Found 1-bit register for signal <rd_addr_cur<19>>.
    Found 1-bit register for signal <rd_addr_cur<18>>.
    Found 1-bit register for signal <rd_addr_cur<17>>.
    Found 1-bit register for signal <rd_addr_cur<16>>.
    Found 1-bit register for signal <rd_addr_cur<15>>.
    Found 1-bit register for signal <rd_addr_cur<14>>.
    Found 1-bit register for signal <rd_addr_cur<13>>.
    Found 1-bit register for signal <rd_addr_cur<12>>.
    Found 1-bit register for signal <rd_addr_cur<11>>.
    Found 1-bit register for signal <rd_addr_cur<10>>.
    Found 1-bit register for signal <rd_addr_cur<9>>.
    Found 1-bit register for signal <rd_addr_cur<8>>.
    Found 1-bit register for signal <rd_addr_cur<7>>.
    Found 1-bit register for signal <rd_addr_cur<6>>.
    Found 1-bit register for signal <rd_addr_cur<5>>.
    Found 1-bit register for signal <rd_addr_cur<4>>.
    Found 1-bit register for signal <rd_addr_cur<3>>.
    Found 1-bit register for signal <rd_addr_cur<2>>.
    Found 1-bit register for signal <rd_addr_cur<1>>.
    Found 1-bit register for signal <rd_addr_cur<0>>.
    Found 1-bit register for signal <rd_addr_cur<57>>.
    Found 1-bit register for signal <rd_addr_cur<56>>.
    Found 1-bit register for signal <rd_addr_cur<55>>.
    Found 1-bit register for signal <rd_addr_cur<54>>.
    Found 1-bit register for signal <rd_addr_cur<53>>.
    Found 1-bit register for signal <rd_addr_cur<52>>.
    Found 1-bit register for signal <rd_addr_cur<51>>.
    Found 1-bit register for signal <rd_addr_cur<50>>.
    Found 1-bit register for signal <rd_addr_cur<49>>.
    Found 1-bit register for signal <rd_addr_cur<48>>.
    Found 1-bit register for signal <rd_addr_cur<47>>.
    Found 1-bit register for signal <rd_addr_cur<46>>.
    Found 1-bit register for signal <rd_addr_cur<45>>.
    Found 1-bit register for signal <rd_addr_cur<44>>.
    Found 1-bit register for signal <rd_addr_cur<43>>.
    Found 1-bit register for signal <rd_addr_cur<42>>.
    Found 1-bit register for signal <rd_addr_cur<41>>.
    Found 1-bit register for signal <rd_addr_cur<40>>.
    Found 1-bit register for signal <rd_addr_cur<39>>.
    Found 1-bit register for signal <rd_addr_cur<38>>.
    Found 1-bit register for signal <rd_addr_cur<37>>.
    Found 1-bit register for signal <rd_addr_cur<36>>.
    Found 1-bit register for signal <rd_addr_cur<35>>.
    Found 1-bit register for signal <rd_addr_cur<34>>.
    Found 1-bit register for signal <rd_addr_cur<33>>.
    Found 1-bit register for signal <rd_addr_cur<32>>.
    Found 1-bit register for signal <rd_addr_cur<31>>.
    Found 1-bit register for signal <rd_addr_cur<30>>.
    Found 1-bit register for signal <rd_addr_cur<29>>.
    Found 1-bit register for signal <rd_ready<0>>.
    Found 1-bit register for signal <rd_addr_ready<0>>.
    Found 1-bit register for signal <rd_ready<1>>.
    Found 1-bit register for signal <rd_addr_ready<1>>.
    Found finite state machine <FSM_22> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 29-bit adder for signal <wr_addr_cur[57]_addr_base[57]_add_11_OUT> created at line 122.
    Found 3-bit adder for signal <wr_ddr2_rdy[2]_GND_258_o_add_14_OUT> created at line 134.
    Found 4-bit adder for signal <wr_wait[3]_GND_258_o_add_19_OUT> created at line 142.
    Found 22-bit adder for signal <wr_addr_cur[28]_GND_258_o_add_27_OUT> created at line 162.
    Found 22-bit adder for signal <wr_addr_cur[57]_GND_258_o_add_31_OUT> created at line 162.
    Found 29-bit adder for signal <rd_addr_cur[57]_addr_base[57]_add_68_OUT> created at line 300.
    Found 3-bit adder for signal <rd_ddr2_rdy[2]_GND_258_o_add_71_OUT> created at line 312.
    Found 4-bit adder for signal <rd_wait[3]_GND_258_o_add_76_OUT> created at line 320.
    Found 22-bit adder for signal <rd_addr_cur[28]_GND_258_o_add_84_OUT> created at line 340.
    Found 22-bit adder for signal <rd_addr_cur[57]_GND_258_o_add_88_OUT> created at line 340.
    Found 1-bit tristate buffer for signal <wr_addr_w<28>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<27>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<26>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<25>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<24>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<23>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<22>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<21>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<20>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<19>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<18>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<17>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<16>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<15>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<14>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<13>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<12>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<11>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<10>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<9>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<8>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<7>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<6>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<5>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<4>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<3>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<2>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<1>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<0>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<28>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<27>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<26>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<25>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<24>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<23>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<22>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<21>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<20>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<19>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<18>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<17>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<16>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<15>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<14>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<13>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<12>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<11>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<10>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<9>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<8>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<7>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<6>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<5>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<4>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<3>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<2>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<1>> created at line 122
    Found 1-bit tristate buffer for signal <wr_addr_w<0>> created at line 122
    Found 1-bit tristate buffer for signal <rd_addr_w<28>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<27>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<26>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<25>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<24>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<23>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<22>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<21>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<20>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<19>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<18>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<17>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<16>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<15>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<14>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<13>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<12>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<11>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<10>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<9>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<8>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<7>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<6>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<5>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<4>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<3>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<2>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<1>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<0>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<28>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<27>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<26>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<25>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<24>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<23>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<22>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<21>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<20>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<19>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<18>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<17>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<16>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<15>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<14>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<13>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<12>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<11>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<10>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<9>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<8>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<7>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<6>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<5>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<4>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<3>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<2>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<1>> created at line 300
    Found 1-bit tristate buffer for signal <rd_addr_w<0>> created at line 300
    Found 22-bit comparator not equal for signal <wr_addr_cur[28]_rd_addr_cur[28]_equal_37_o> created at line 188
    Found 22-bit comparator not equal for signal <wr_addr_cur[57]_rd_addr_cur[57]_equal_42_o> created at line 188
    Found 22-bit comparator not equal for signal <rd_addr_cur[28]_wr_addr_cur[28]_equal_90_o> created at line 359
    Found 22-bit comparator not equal for signal <rd_addr_cur[57]_wr_addr_cur[57]_equal_91_o> created at line 359
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 178 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred 100 Multiplexer(s).
	inferred 116 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <ben_addr_ctrl> synthesized.

Synthesizing Unit <usr_data_buf_64b>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\usr_data_buf_64b.v".
        USR_TX_FIFO_PROGRAM_FULL_THRESH = 10'b1000100000
        USR_TX_FIFO_PROGRAM_EMPTY_THRESH = 11'b00000000111
        USR_RX_FIFO_PROGRAM_FULL_THRESH = 11'b10111111111
        USR_RX_FIFO_PROGRAM_EMPTY_THRESH = 10'b0000011111
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\usr_data_buf_64b.v" line 103: Output port <wr_data_count> of the instance <ddr2_fifo_128to64_16KB_u> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\usr_data_buf_64b.v" line 103: Output port <full> of the instance <ddr2_fifo_128to64_16KB_u> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\usr_data_buf_64b.v" line 165: Output port <rd_data_count> of the instance <ddr2_fifo_64to128_16KB_u> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\usr_data_buf_64b.v" line 165: Output port <wr_data_count> of the instance <ddr2_fifo_64to128_16KB_u> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\usr_data_buf_64b.v" line 165: Output port <full> of the instance <ddr2_fifo_64to128_16KB_u> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\DDR3_files\user_ddr_data_interface\usr_data_buf_64b.v" line 165: Output port <empty> of the instance <ddr2_fifo_64to128_16KB_u> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <debug<255:192>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_debug<255:195>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <rx_prog_empty_r>.
    Found 3-bit register for signal <tx_wait>.
    Found 128-bit register for signal <usr_tx>.
    Found 1-bit register for signal <usr_tx_valid_r>.
    Found 1-bit register for signal <usr_tx_valid>.
    Found 1-bit register for signal <usr_tx_valid_w>.
    Found 256-bit register for signal <ddr2_tx_r>.
    Found 1-bit register for signal <ddr2_tx_valid_r>.
    Found 3-bit adder for signal <tx_wait[2]_GND_890_o_add_6_OUT> created at line 156.
    Found 10-bit comparator lessequal for signal <GND_890_o_outgress_rd_count[9]_LessThan_13_o> created at line 220
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 399 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <usr_data_buf_64b> synthesized.

Synthesizing Unit <data_cnt>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\data_cnt.v".
    Found 48-bit register for signal <cnt>.
    Found 48-bit adder for signal <cnt[47]_GND_893_o_add_1_OUT> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
Unit <data_cnt> synthesized.

Synthesizing Unit <PCIE_GTP_Interface>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v".
        APPDATA_WIDTH = 128
WARNING:Xst:647 - Input <regu_wr_addr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regu_rd_addr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_cmd_dout<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_cmd_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_cmd_underflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_data_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_data_underflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_cmd_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_cmd_underflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_data_overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_data_underflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 474: Output port <full> of the instance <Tx_Command_Fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 474: Output port <overflow> of the instance <Tx_Command_Fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 474: Output port <underflow> of the instance <Tx_Command_Fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 519: Output port <full> of the instance <Rx_Command_Fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 519: Output port <overflow> of the instance <Rx_Command_Fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 519: Output port <empty> of the instance <Rx_Command_Fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 519: Output port <underflow> of the instance <Rx_Command_Fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 621: Output port <check> of the instance <crc_64b_gtx_rx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 621: Output port <err> of the instance <crc_64b_gtx_rx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 634: Output port <full> of the instance <Rx_Data_Fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 634: Output port <overflow> of the instance <Rx_Data_Fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 634: Output port <underflow> of the instance <Rx_Data_Fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 695: Output port <check> of the instance <crc_128b_ddr_wr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 695: Output port <err> of the instance <crc_128b_ddr_wr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 767: Output port <check> of the instance <crc_128b_ddr_rd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 767: Output port <err> of the instance <crc_128b_ddr_rd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 780: Output port <full> of the instance <From_DDR2_Fifo_Inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 780: Output port <overflow> of the instance <From_DDR2_Fifo_Inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 780: Output port <underflow> of the instance <From_DDR2_Fifo_Inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 830: Output port <check> of the instance <crc_128b_dma_wr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 830: Output port <err> of the instance <crc_128b_dma_wr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 844: Output port <full> of the instance <DDR3_TO_GTX_FIFO_Inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 844: Output port <overflow> of the instance <DDR3_TO_GTX_FIFO_Inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\PCIE_GTP_Inteface.v" line 844: Output port <underflow> of the instance <DDR3_TO_GTX_FIFO_Inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <GTX2DDR_dbg<255:197>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DDRIO_dbg<511:261>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <PCIE_REG_dbg<255:82>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <transfer_error_cnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <WorkModeReg>.
    Found 64-bit register for signal <Transfer_Task_Val>.
    Found 1-bit register for signal <srst>.
    Found 1-bit register for signal <Tx_Comm_Fifo_Wr_En>.
    Found 32-bit register for signal <Tx_Comm_Fifo_Din>.
    Found 1-bit register for signal <Transfer_Flag>.
    Found 1-bit register for signal <Import_Flag>.
    Found 1-bit register for signal <Transfer_Check_Flag>.
    Found 1-bit register for signal <ZhuanFa_Check_Flag>.
    Found 1-bit register for signal <Transfer_Flag_r0>.
    Found 1-bit register for signal <Transfer_Flag_r1>.
    Found 1-bit register for signal <Transfer_Flag_r2>.
    Found 1-bit register for signal <Transfer_Flag_r>.
    Found 1-bit register for signal <Import_Flag_r0>.
    Found 1-bit register for signal <Import_Flag_r1>.
    Found 1-bit register for signal <Import_Flag_r2>.
    Found 1-bit register for signal <Import_Flag_r>.
    Found 1-bit register for signal <Transfer_Check_Flag_r0>.
    Found 1-bit register for signal <Transfer_Check_Flag_r1>.
    Found 1-bit register for signal <Transfer_Check_Flag_r>.
    Found 64-bit register for signal <Transfer_Task_Val_r0>.
    Found 64-bit register for signal <Transfer_Task_Val_r1>.
    Found 64-bit register for signal <Transfer_Task_Val_r>.
    Found 1-bit register for signal <ZhuanFa_Check_Flag_r0>.
    Found 1-bit register for signal <ZhuanFa_Check_Flag_r1>.
    Found 1-bit register for signal <ZhuanFa_Check_Flag_r>.
    Found 32-bit register for signal <regu_data_out>.
    Found 1-bit register for signal <Tx_Comm_Fifo_Rd_En>.
    Found 1-bit register for signal <Tx_Comm_Fifo_Rd_En_r>.
    Found 1-bit register for signal <Tx_Comm_Fifo_Rd_Valid>.
    Found 1-bit register for signal <wr_cmd_wrreq>.
    Found 64-bit register for signal <wr_cmd_din>.
    Found 4-bit register for signal <Tx_Comm_Fifo_Rd_Cnt>.
    Found 1-bit register for signal <Rx_Command_Fifo_Wr_En>.
    Found 1-bit register for signal <rd_cmd_rdreq>.
    Found 1-bit register for signal <rd_cmd_rdreq_r>.
    Found 4-bit register for signal <rd_cmd_rdreq_cnt>.
    Found 1-bit register for signal <regu_rden_r0>.
    Found 1-bit register for signal <regu_rden_r1>.
    Found 1-bit register for signal <regu_rden_r2>.
    Found 1-bit register for signal <regu_rden_r3>.
    Found 1-bit register for signal <regu_rden_r>.
    Found 1-bit register for signal <rd_data_rdreq>.
    Found 1-bit register for signal <rd_data_rdreq_r>.
    Found 1-bit register for signal <rd_data_rdreq_valid>.
    Found 4-bit register for signal <rd_data_rdreq_cnt>.
    Found 1-bit register for signal <Rx_Data_Fifo_Wr_En>.
    Found 64-bit register for signal <Rx_Data_Fifo_Din>.
    Found 1-bit register for signal <Rx_Data_Fifo_Rd_En>.
    Found 1-bit register for signal <Rx_Data_Fifo_Rd_En_r>.
    Found 1-bit register for signal <Rx_Data_Fifo_Rd_En_Valid>.
    Found 4-bit register for signal <Rx_Data_Fifo_Rd_Cnt>.
    Found 1-bit register for signal <ddr2_ingress_wr>.
    Found 128-bit register for signal <ddr2_ingress_data>.
    Found 1-bit register for signal <user_rden>.
    Found 1-bit register for signal <user_rd_valid>.
    Found 1-bit register for signal <DMA_TO_DDR3_FIFO_Rd_En_Valid>.
    Found 128-bit register for signal <DMA_TO_DDR3_FIFO_Dout>.
    Found 1-bit register for signal <ddr2_outgress_rdy>.
    Found 1-bit register for signal <From_DDR2_Fifo_Wr_En>.
    Found 128-bit register for signal <From_DDR2_Fifo_Din>.
    Found 1-bit register for signal <From_DDR2_Fifo_Rd_En_r>.
    Found 1-bit register for signal <From_DDR2_Fifo_Rd_En>.
    Found 1-bit register for signal <From_DDR2_Fifo_Rd_En_Valid>.
    Found 4-bit register for signal <From_DDR2_Fifo_Rd_En_Cnt>.
    Found 1-bit register for signal <user_wren>.
    Found 128-bit register for signal <user_din>.
    Found 1-bit register for signal <DDR3_TO_GTX_FIFO_Wr_En>.
    Found 128-bit register for signal <DDR3_TO_GTX_FIFO_Din>.
    Found 1-bit register for signal <DDR3_TO_GTX_FIFO_Rd_En_r>.
    Found 1-bit register for signal <DDR3_TO_GTX_FIFO_Rd_En>.
    Found 1-bit register for signal <DDR3_TO_GTX_FIFO_Rd_En_Valid>.
    Found 4-bit register for signal <DDR3_TO_GTX_FIFO_Rd_En_Cnt>.
    Found 1-bit register for signal <wr_data_wrreq>.
    Found 64-bit register for signal <wr_data_din>.
    Found 1-bit register for signal <Transfer_Check_Start>.
    Found 64-bit register for signal <Transfer_Task_Cnt>.
    Found 64-bit register for signal <ZhuanFa_Cnt>.
    Found 64-bit register for signal <Transfer_Task_Cnt_r0>.
    Found 64-bit register for signal <Transfer_Task_Cnt_r1>.
    Found 64-bit register for signal <Transfer_Task_Cnt_r>.
    Found 10-bit subtractor for signal <Tx_Command_Fifo_Left> created at line 494.
    Found 4-bit adder for signal <Tx_Comm_Fifo_Rd_Cnt[3]_GND_895_o_add_39_OUT> created at line 514.
    Found 4-bit adder for signal <rd_cmd_rdreq_cnt[3]_GND_895_o_add_44_OUT> created at line 554.
    Found 4-bit adder for signal <rd_data_rdreq_cnt[3]_GND_895_o_add_51_OUT> created at line 598.
    Found 4-bit adder for signal <Rx_Data_Fifo_Rd_Cnt[3]_GND_895_o_add_58_OUT> created at line 668.
    Found 4-bit adder for signal <From_DDR2_Fifo_Rd_En_Cnt[3]_GND_895_o_add_71_OUT> created at line 813.
    Found 4-bit adder for signal <DDR3_TO_GTX_FIFO_Rd_En_Cnt[3]_GND_895_o_add_79_OUT> created at line 894.
    Found 64-bit adder for signal <Transfer_Task_Cnt[63]_GND_895_o_add_102_OUT> created at line 1019.
    Found 64-bit adder for signal <ZhuanFa_Cnt[63]_GND_895_o_add_107_OUT> created at line 1034.
    Found 9-bit comparator greater for signal <n0061> created at line 507
    Found 10-bit comparator greater for signal <Rx_Command_Fifo_Wr_Count[9]_GND_895_o_LessThan_43_o> created at line 550
    Found 11-bit comparator greater for signal <Rx_Data_Fifo_Wr_Count[10]_PWR_230_o_LessThan_50_o> created at line 594
    Found 10-bit comparator greater for signal <n0112> created at line 663
    Found 10-bit comparator lessequal for signal <n0140> created at line 740
    Found 10-bit comparator lessequal for signal <n0142> created at line 740
    Found 10-bit comparator greater for signal <n0151> created at line 808
    Found 11-bit comparator greater for signal <n0173> created at line 890
    Found 64-bit comparator greater for signal <n0201> created at line 997
    WARNING:Xst:2404 -  FFs/Latches <TWR<0:0>> (without init value) have a constant value of 0 in block <PCIE_GTP_Interface>.
    WARNING:Xst:2404 -  FFs/Latches <Rx_Command_Fifo_Din<31:0>> (without init value) have a constant value of 0 in block <PCIE_GTP_Interface>.
    WARNING:Xst:2404 -  FFs/Latches <transfer_error_cnt_r0<63:32>> (without init value) have a constant value of 0 in block <PCIE_GTP_Interface>.
    WARNING:Xst:2404 -  FFs/Latches <transfer_error_cnt_r1<31:0>> (without init value) have a constant value of 0 in block <PCIE_GTP_Interface>.
    WARNING:Xst:2404 -  FFs/Latches <transfer_error_cnt_r<31:0>> (without init value) have a constant value of 0 in block <PCIE_GTP_Interface>.
    WARNING:Xst:2404 -  FFs/Latches <TDATA<63:0>> (without init value) have a constant value of 0 in block <PCIE_GTP_Interface>.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 1555 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <PCIE_GTP_Interface> synthesized.

Synthesizing Unit <flashboard_nand>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\flashboard\flashboard_nand.v".
        DEBUG = 1'b1
        RD_DATA_FIFO_EMPTY_VALUE = 12'b000000000111
        CHANGE_WORD_ORDER = 1'b0
        rst_clk_freq = 100000000
        gtx_clk_freq = 250000000
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\flashboard\flashboard_nand.v" line 160: Output port <rst_debug> of the instance <gtx_lane_reset_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\flashboard\flashboard_nand.v" line 210: Output port <clk_gtx> of the instance <unchange.rocketiox2_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\flashboard\flashboard_nand.v" line 210: Output port <rst_out> of the instance <unchange.rocketiox2_top_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <debug_o<255:96>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_subtop<255:109>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_subtop<67>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_pro<255:168>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <charisk_gtx_tx<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred  12 Multiplexer(s).
Unit <flashboard_nand> synthesized.

Synthesizing Unit <gtx_lane_reset1>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\gtp_selfreset\gtx_lane_reset.v".
        rst_clk_freq = 100000000
        gtx_clk_freq = 250000000
    Summary:
	no macro.
Unit <gtx_lane_reset1> synthesized.

Synthesizing Unit <gtx_detect1_1>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\gtp_selfreset\gtx_detect.v".
        clk_freq = 250000000
        timer = 1
        req_num = 30
    Found 10-bit register for signal <err_cnt>.
    Found 35-bit register for signal <cnt>.
    Found 1-bit register for signal <request>.
    Found 35-bit adder for signal <cnt[34]_GND_908_o_add_1_OUT> created at line 33.
    Found 10-bit adder for signal <err_cnt[9]_GND_908_o_add_3_OUT> created at line 35.
    Found 35-bit comparator greater for signal <cnt[34]_GND_908_o_LessThan_1_o> created at line 32
    Found 10-bit comparator greater for signal <err_cnt[9]_GND_908_o_LessThan_3_o> created at line 34
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <gtx_detect1_1> synthesized.

Synthesizing Unit <gtx_detect1_2>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\gtp_selfreset\gtx_detect.v".
        clk_freq = 250000000
        timer = 30
        req_num = 30
    Found 10-bit register for signal <err_cnt>.
    Found 35-bit register for signal <cnt>.
    Found 1-bit register for signal <request>.
    Found 35-bit adder for signal <cnt[34]_GND_909_o_add_1_OUT> created at line 33.
    Found 10-bit adder for signal <err_cnt[9]_GND_909_o_add_3_OUT> created at line 35.
    Found 35-bit comparator greater for signal <cnt[34]_GND_909_o_LessThan_1_o> created at line 32
    Found 10-bit comparator greater for signal <err_cnt[9]_GND_909_o_LessThan_3_o> created at line 34
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <gtx_detect1_2> synthesized.

Synthesizing Unit <gtx_reset1>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\gtp_selfreset\gtx_reset.v".
        clk_freq = 100000000
        delay_timer = 1
    Found 1-bit register for signal <rst_out>.
    Found 32-bit register for signal <rst_cnt>.
    Found 32-bit register for signal <delay_cnt>.
    Found 1-bit register for signal <request_r>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <request_r1>.
    Found 32-bit adder for signal <rst_cnt[31]_GND_910_o_add_1_OUT> created at line 45.
    Found 32-bit adder for signal <delay_cnt[31]_GND_910_o_add_6_OUT> created at line 66.
    Found 32-bit comparator greater for signal <rst_cnt[31]_GND_910_o_LessThan_1_o> created at line 42
    Found 32-bit comparator lessequal for signal <delay_cnt[31]_GND_910_o_LessThan_6_o> created at line 64
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <gtx_reset1> synthesized.

Synthesizing Unit <rocketiox2_top>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v".
        DEBUG = 1'b1
        EXAMPLE_CONFIG_INDEPENDENT_LANES = 1
        EXAMPLE_LANE_WITH_START_CHAR = 0
        EXAMPLE_WORDS_IN_BRAM = 512
        EXAMPLE_SIM_GTXRESET_SPEEDUP = 1
        EXAMPLE_USE_CHIPSCOPE = 0
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" line 389: Output port <GTX0_RXCOMMADET_OUT> of the instance <rocketio_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" line 389: Output port <GTX0_TXRESETDONE_OUT> of the instance <rocketio_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" line 389: Output port <GTX1_RXCOMMADET_OUT> of the instance <rocketio_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" line 389: Output port <GTX1_TXOUTCLK_OUT> of the instance <rocketio_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\GTX_files\GTX_TESTV6_2.5Gb\ipcore_dir\rocketio\rocketio_top_to_pcie.v" line 389: Output port <GTX1_TXRESETDONE_OUT> of the instance <rocketio_i> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <link_ok_cnt>.
    Found 4-bit register for signal <rxdisperr_temp>.
    Found 1-bit register for signal <rxdisperr_o>.
    Found 4-bit register for signal <encommaalign_r>.
    Found 1-bit register for signal <encommaalign>.
    Found 32-bit register for signal <data_rx_r>.
    Found 4-bit register for signal <charisk_rx_r>.
    Found 32-bit register for signal <data_rx>.
    Found 4-bit register for signal <charisk_rx>.
    Found 1-bit register for signal <change_order<1>>.
    Found 1-bit register for signal <change_order<0>>.
    Found 64-bit register for signal <tx_cnt>.
    Found 64-bit register for signal <rx_cnt>.
    Found 89-bit register for signal <debug_o>.
    Found 8-bit adder for signal <link_ok_cnt[7]_GND_912_o_add_9_OUT> created at line 273.
    Found 64-bit adder for signal <tx_cnt[63]_GND_912_o_add_46_OUT> created at line 515.
    Found 64-bit adder for signal <rx_cnt[63]_GND_912_o_add_52_OUT> created at line 521.
    WARNING:Xst:2404 -  FFs/Latches <debug_o<95:89>> (without init value) have a constant value of 0 in block <rocketiox2_top>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 309 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <rocketiox2_top> synthesized.

Synthesizing Unit <rocketiox2>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2.v".
        WRAPPER_SIM_GTXRESET_SPEEDUP = 1
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2.v" line 202: Output port <RXCLKCORCNT_OUT> of the instance <gtx0_rocketiox2_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2.v" line 202: Output port <TXPLLLKDET_OUT> of the instance <gtx0_rocketiox2_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2.v" line 265: Output port <RXCLKCORCNT_OUT> of the instance <gtx1_rocketiox2_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2.v" line 265: Output port <TXPLLLKDET_OUT> of the instance <gtx1_rocketiox2_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rocketiox2> synthesized.

Synthesizing Unit <rocketiox2_gtx>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rocketiox2_gtx.v".
        GTX_SIM_GTXRESET_SPEEDUP = 1
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = 10'b0000110100
WARNING:Xst:647 - Input <PLLRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLLTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <rocketiox2_gtx> synthesized.

Synthesizing Unit <flashboard_subtop>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v".
        WR_DATA_FIFO_EMPTY_VALUE = 13'b0000011111111
        RD_DATA_FIFO_EMPTY_VALUE = 12'b000000000111
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 89: Output port <rd_data_count> of the instance <wr_cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 89: Output port <wr_data_count> of the instance <wr_cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 89: Output port <full> of the instance <wr_cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 89: Output port <almost_full> of the instance <wr_cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 89: Output port <almost_empty> of the instance <wr_cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 89: Output port <prog_empty> of the instance <wr_cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 126: Output port <rd_data_count> of the instance <wr_addr_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 126: Output port <wr_data_count> of the instance <wr_addr_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 126: Output port <full> of the instance <wr_addr_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 126: Output port <almost_full> of the instance <wr_addr_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 126: Output port <almost_empty> of the instance <wr_addr_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 126: Output port <prog_empty> of the instance <wr_addr_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 162: Output port <rd_data_count> of the instance <wr_data_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 162: Output port <wr_data_count> of the instance <wr_data_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 162: Output port <full> of the instance <wr_data_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 162: Output port <almost_full> of the instance <wr_data_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 162: Output port <empty> of the instance <wr_data_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 162: Output port <almost_empty> of the instance <wr_data_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 203: Output port <rd_data_count> of the instance <rd_cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 203: Output port <wr_data_count> of the instance <rd_cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 203: Output port <full> of the instance <rd_cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 203: Output port <almost_full> of the instance <rd_cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 203: Output port <almost_empty> of the instance <rd_cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 254: Output port <rd_data_count> of the instance <rd_addr_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 254: Output port <wr_data_count> of the instance <rd_addr_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 254: Output port <full> of the instance <rd_addr_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 254: Output port <almost_full> of the instance <rd_addr_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 254: Output port <almost_empty> of the instance <rd_addr_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 289: Output port <rd_data_count> of the instance <rd_data_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 289: Output port <wr_data_count> of the instance <rd_data_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 289: Output port <full> of the instance <rd_data_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_subtop.v" line 289: Output port <almost_empty> of the instance <rd_data_fifo> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <flashboard_subtop> synthesized.
WARNING:Xst:2144 - The value of attribute <SAFE_RECOVERY_STATE> (TX_HEAD1) does not match fsm state <state_tx> size (7).
WARNING:Xst:2144 - The value of attribute <SAFE_RECOVERY_STATE> (RX_HEAD) does not match fsm state <state_rx> size (5).

Synthesizing Unit <flashboard_protocol>.
    Related source file is "D:\work_content\second_fiber_card\SencondPCIEfibercard_PCIE20_V5_oldclk\rtl\Ver101_2.5G_GTP\flashboard\flashboard_protocol\flashboard_protocol.v".
        FRAME_CMD_LEN = 1
        FRAME_ADDR_LEN = 1
        FRAME_DATA_LEN = 256
        TX_CNT_WIDTH = 9
        WAIT_CNT_WIDTH = 11
        FRAME_HEAD_WORD = 16'b1011110011011100
        FRAME_CMD_WORD = 16'b0101110001011100
        FRAME_ADDR_WORD = 16'b0011110000111100
        FRAME_DATA_WORD = 16'b0001110000011100
        FRAME_IDLE_WORD = 16'b1111111011111110
        FRAME_PERMIT_BYTE = 8'b01111100
        FRAME_FORBID_BYTE = 8'b10011100
        FRAME_START_WORD = 16'b1111111011111110
    Set property "FSM_ENCODING = ONE-HOT" for signal <state_tx>.
    Set property "SAFE_IMPLEMENTATION = YES" for signal <state_tx>.
    Set property "SAFE_RECOVERY_STATE = TX_HEAD1" for signal <state_tx>.
    Set property "FSM_ENCODING = ONE-HOT" for signal <state_rx>.
    Set property "SAFE_IMPLEMENTATION = YES" for signal <state_rx>.
    Set property "SAFE_RECOVERY_STATE = RX_HEAD" for signal <state_rx>.
    Found 1-bit register for signal <rst_tx>.
    Found 1-bit register for signal <rst_rx_r>.
    Found 1-bit register for signal <rst_rx>.
    Found 1-bit register for signal <cmd_tx_permit>.
    Found 1-bit register for signal <cmd_tx_permit_r>.
    Found 1-bit register for signal <addr_tx_permit>.
    Found 1-bit register for signal <addr_tx_permit_r>.
    Found 1-bit register for signal <data_tx_permit>.
    Found 1-bit register for signal <data_tx_permit_r>.
    Found 1-bit register for signal <cmd_rx_fullwarning_r>.
    Found 1-bit register for signal <cmd_rx_fullwarning_r1>.
    Found 1-bit register for signal <addr_rx_fullwarning_r>.
    Found 1-bit register for signal <addr_rx_fullwarning_r1>.
    Found 1-bit register for signal <data_rx_fullwarning_r>.
    Found 1-bit register for signal <data_rx_fullwarning_r1>.
    Found 16-bit register for signal <data_gtx_tx_r1>.
    Found 16-bit register for signal <data_gtx_tx>.
    Found 2-bit register for signal <charisk_gtx_tx_r1>.
    Found 2-bit register for signal <charisk_gtx_tx>.
    Found 11-bit register for signal <tx_wait_cnt>.
    Found 1-bit register for signal <cmd_tx_rdreq>.
    Found 1-bit register for signal <addr_tx_rdreq>.
    Found 1-bit register for signal <data_tx_rdreq>.
    Found 16-bit register for signal <data_gtx_tx_r>.
    Found 2-bit register for signal <charisk_gtx_tx_r>.
    Found 9-bit register for signal <tx_cnt>.
    Found 2-bit register for signal <type_tx>.
    Found 7-bit register for signal <state_tx>.
    Found 16-bit register for signal <cmd_rx>.
    Found 1-bit register for signal <cmd_rx_wrreq>.
    Found 16-bit register for signal <addr_rx>.
    Found 1-bit register for signal <addr_rx_wrreq>.
    Found 16-bit register for signal <data_rx>.
    Found 1-bit register for signal <data_rx_wrreq>.
    Found 16-bit register for signal <data_gtx_rx_r>.
    Found 2-bit register for signal <charisk_gtx_rx_r>.
    Found 1-bit register for signal <addr_tx_permit_s>.
    Found 1-bit register for signal <data_tx_permit_s>.
    Found 1-bit register for signal <cmd_rx_wrreq_r>.
    Found 1-bit register for signal <addr_rx_wrreq_r>.
    Found 1-bit register for signal <data_rx_wrreq_r>.
    Found 2-bit register for signal <type_rx>.
    Found 5-bit register for signal <state_rx>.
    Found 16-bit register for signal <data_rx_r>.
    Found 16-bit register for signal <addr_rx_r>.
    Found 16-bit register for signal <cmd_rx_r>.
    Found 1-bit register for signal <rst_tx_r>.
    Found finite state machine <FSM_24> for signal <state_tx>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_tx (rising_edge)                           |
    | Reset              | rst_tx (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000001                                        |
    | Power Up State     | 0000001                                        |
    | Recovery State     | 0000001                                        |
    | Encoding           | ONE-HOT                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <state_rx>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 24                                             |
    | Inputs             | 19                                             |
    | Outputs            | 10                                             |
    | Clock              | clk_rx (rising_edge)                           |
    | Reset              | rst_rx (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Recovery State     | 00001                                          |
    | Encoding           | ONE-HOT                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <tx_wait_cnt[10]_GND_925_o_add_17_OUT> created at line 203.
    Found 9-bit adder for signal <tx_cnt[8]_GND_925_o_add_36_OUT> created at line 341.
    Found 4x3-bit Read Only RAM for signal <_n0433>
    Found 4x21-bit Read Only RAM for signal <_n0439>
    Found 9-bit 4-to-1 multiplexer for signal <type_tx[1]_tx_cnt[8]_wide_mux_65_OUT> created at line 357.
    Found 16-bit 4-to-1 multiplexer for signal <type_tx[1]_data_tx[15]_wide_mux_66_OUT> created at line 357.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 219 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <flashboard_protocol> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 16x256-bit single-port Read Only RAM                  : 1
 16x32-bit single-port Read Only RAM                   : 8
 4x2-bit single-port Read Only RAM                     : 1
 4x21-bit single-port Read Only RAM                    : 2
 4x3-bit single-port Read Only RAM                     : 3
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 3
 3x3-bit multiplier                                    : 2
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 336
 1-bit adder                                           : 17
 10-bit adder                                          : 6
 10-bit subtractor                                     : 4
 11-bit adder                                          : 2
 12-bit adder                                          : 2
 16-bit adder                                          : 8
 16-bit subtractor                                     : 1
 2-bit adder                                           : 37
 2-bit subtractor                                      : 26
 20-bit subtractor                                     : 1
 22-bit adder                                          : 4
 24-bit adder                                          : 1
 26-bit adder                                          : 2
 27-bit adder                                          : 1
 29-bit adder                                          : 2
 29-bit addsub                                         : 1
 29-bit subtractor                                     : 1
 3-bit adder                                           : 23
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 8
 31-bit adder                                          : 1
 32-bit adder                                          : 14
 35-bit adder                                          : 4
 4-bit adder                                           : 46
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 3
 48-bit adder                                          : 8
 5-bit adder                                           : 18
 5-bit addsub                                          : 4
 5-bit subtractor                                      : 15
 6-bit adder                                           : 13
 6-bit subtractor                                      : 8
 64-bit adder                                          : 4
 7-bit adder                                           : 6
 8-bit adder                                           : 37
 8-bit subtractor                                      : 1
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 3830
 1-bit register                                        : 2627
 10-bit register                                       : 11
 11-bit register                                       : 5
 1136-bit register                                     : 1
 12-bit register                                       : 6
 128-bit register                                      : 16
 13-bit register                                       : 6
 142-bit register                                      : 1
 15-bit register                                       : 9
 16-bit register                                       : 69
 17-bit register                                       : 2
 189-bit register                                      : 2
 2-bit register                                        : 209
 20-bit register                                       : 2
 21-bit register                                       : 4
 256-bit register                                      : 8
 26-bit register                                       : 2
 27-bit register                                       : 1
 29-bit register                                       : 5
 3-bit register                                        : 79
 31-bit register                                       : 1
 32-bit register                                       : 31
 35-bit register                                       : 4
 38-bit register                                       : 1
 4-bit register                                        : 352
 40-bit register                                       : 7
 48-bit register                                       : 8
 5-bit register                                        : 61
 50-bit register                                       : 2
 512-bit register                                      : 1
 6-bit register                                        : 157
 64-bit register                                       : 18
 7-bit register                                        : 9
 70-bit register                                       : 1
 72-bit register                                       : 4
 73-bit register                                       : 1
 8-bit register                                        : 101
 89-bit register                                       : 1
 9-bit register                                        : 5
# Comparators                                          : 192
 1-bit comparator equal                                : 13
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 6
 11-bit comparator lessequal                           : 1
 15-bit comparator equal                               : 4
 16-bit comparator equal                               : 5
 19-bit comparator greater                             : 1
 2-bit comparator equal                                : 69
 2-bit comparator greater                              : 4
 2-bit comparator lessequal                            : 2
 21-bit comparator equal                               : 1
 22-bit comparator not equal                           : 4
 27-bit comparator greater                             : 1
 29-bit comparator lessequal                           : 1
 3-bit comparator equal                                : 5
 3-bit comparator greater                              : 2
 3-bit comparator lessequal                            : 5
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 4
 32-bit comparator not equal                           : 2
 35-bit comparator greater                             : 4
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 11
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 11
 5-bit comparator lessequal                            : 4
 6-bit comparator greater                              : 4
 6-bit comparator lessequal                            : 1
 64-bit comparator greater                             : 1
 7-bit comparator lessequal                            : 1
 7-bit comparator not equal                            : 4
 8-bit comparator greater                              : 1
 8-bit comparator not equal                            : 2
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 3009
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 2-to-1 multiplexer                              : 1267
 1-bit 4-to-1 multiplexer                              : 33
 1-bit 64-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 296
 10-bit 2-to-1 multiplexer                             : 45
 11-bit 2-to-1 multiplexer                             : 11
 12-bit 2-to-1 multiplexer                             : 16
 128-bit 2-to-1 multiplexer                            : 39
 128-bit 7-to-1 multiplexer                            : 1
 142-bit 8-to-1 multiplexer                            : 1
 15-bit 2-to-1 multiplexer                             : 13
 16-bit 2-to-1 multiplexer                             : 88
 16-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 125
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 2
 22-bit 2-to-1 multiplexer                             : 12
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 112
 3-bit 3-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 73
 32-bit 20-to-1 multiplexer                            : 1
 35-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 55
 4-bit 4-to-1 multiplexer                              : 145
 40-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 139
 5-bit 8-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 88
 64-bit 2-to-1 multiplexer                             : 12
 7-bit 2-to-1 multiplexer                              : 38
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 334
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 6
 9-bit 4-to-1 multiplexer                              : 2
 96-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 8
 1-bit shifter logical left                            : 7
 30-bit shifter logical right                          : 1
# Tristates                                            : 660
 1-bit tristate buffer                                 : 660
# FSMs                                                 : 56
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <debugCore/myila.ngc>.
Reading core <debugCore/ila512.ngc>.
Reading core <debugCore/myicon.ngc>.
Reading core <debugCore/myvio.ngc>.
Reading core <ipcore_dir/DMA_Buffer_FWFT.ngc>.
Reading core <PCIE20_prj/ipcore_dir/Rev_RAM.ngc>.
Reading core <PCIE20_prj/ipcore_dir/DMA_128_Buffer.ngc>.
Reading core <PCIE20_prj/ipcore_dir/multiplier_size.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <GTX_files/CmdAddrData_FIFO/flashboard_ctrl_fifo_32x16.ngc>.
Reading core <GTX_files/CmdAddrData_FIFO/flashboard_data_fifo_32x16.ngc>.
Reading core <GTX_files/CmdAddrData_FIFO/flashboard_feedback_ctrl_fifo_16x32.ngc>.
Reading core <GTX_files/CmdAddrData_FIFO/flashboard_data_fifo_16x32.ngc>.
Reading core <DDR3_files/user_ddr_data_interface/CORES/ddr2_fifo_64to128_16KB_TH.ngc>.
Reading core <DDR3_files/user_ddr_data_interface/CORES/ddr2_fifo_128to64_16KB.ngc>.
Reading core <rtl/ipcore/FIFO_32to64.ngc>.
Reading core <rtl/ipcore/FIFO_64to32.ngc>.
Reading core <rtl/ipcore/FIFO_64t128.ngc>.
Reading core <rtl/ipcore/FIFO_128to64.ngc>.
Reading core <ipcore_dir/FIFO_128to64_T.ngc>.
Loading core <myila> for timing and area information for instance <gtxcore>.
Loading core <ila512> for timing and area information for instance <pcierx>.
Loading core <ila512> for timing and area information for instance <DDR2PCI_GTX>.
Loading core <ila512> for timing and area information for instance <DDRIO>.
Loading core <ila512> for timing and area information for instance <ddr>.
Loading core <myila> for timing and area information for instance <dmatx>.
Loading core <ila512> for timing and area information for instance <ddr_cnt>.
Loading core <myicon> for timing and area information for instance <Inst>.
Loading core <myvio> for timing and area information for instance <vio_inst>.
Loading core <DMA_Buffer_FWFT> for timing and area information for instance <FIFO18_36_0>.
Loading core <DMA_Buffer_FWFT> for timing and area information for instance <FIFO18_36_1>.
Loading core <DMA_Buffer_FWFT> for timing and area information for instance <FIFO18_36_2>.
Loading core <DMA_Buffer_FWFT> for timing and area information for instance <FIFO18_36_3>.
Loading core <Rev_RAM> for timing and area information for instance <Rev_RAM_order>.
Loading core <DMA_128_Buffer> for timing and area information for instance <FIFO128_512>.
Loading core <multiplier_size> for timing and area information for instance <multiplier_size_inst>.
Loading core <flashboard_ctrl_fifo_32x16> for timing and area information for instance <wr_cmd_fifo>.
Loading core <flashboard_ctrl_fifo_32x16> for timing and area information for instance <wr_addr_fifo>.
Loading core <flashboard_data_fifo_32x16> for timing and area information for instance <wr_data_fifo>.
Loading core <flashboard_feedback_ctrl_fifo_16x32> for timing and area information for instance <rd_cmd_fifo>.
Loading core <flashboard_feedback_ctrl_fifo_16x32> for timing and area information for instance <rd_addr_fifo>.
Loading core <flashboard_data_fifo_16x32> for timing and area information for instance <rd_data_fifo>.
Loading core <ddr2_fifo_64to128_16KB_TH> for timing and area information for instance <ddr2_fifo_64to128_16KB_u>.
Loading core <ddr2_fifo_128to64_16KB> for timing and area information for instance <ddr2_fifo_128to64_16KB_u>.
Loading core <FIFO_32to64> for timing and area information for instance <Tx_Command_Fifo>.
Loading core <FIFO_64to32> for timing and area information for instance <Rx_Command_Fifo>.
Loading core <FIFO_64t128> for timing and area information for instance <Rx_Data_Fifo>.
Loading core <FIFO_128to64> for timing and area information for instance <From_DDR2_Fifo_Inst>.
Loading core <FIFO_128to64_T> for timing and area information for instance <DDR3_TO_GTX_FIFO_Inst>.
INFO:Xst:1901 - Instance U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP in unit U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP of type RAMB18SDP has been replaced by RAMB18E1
INFO:Xst:1901 - Instance U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP in unit U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP in unit U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP in unit U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP of type RAMB18SDP has been replaced by RAMB18E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
WARNING:Xst:1290 - Hierarchical block <crc_32b_dma_tx> is unconnected in block <EP_TX>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rx_out_cnt_inst> is unconnected in block <usr_data_buf_gen[0].usr_data_buf_u>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <tx_in_cnt_inst> is unconnected in block <usr_data_buf_gen[0].usr_data_buf_u>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rx_in_cnt_inst> is unconnected in block <usr_data_buf_gen[0].usr_data_buf_u>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <tx_out_cnt_inst> is unconnected in block <usr_data_buf_gen[0].usr_data_buf_u>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rx_out_cnt_inst> is unconnected in block <usr_data_buf_gen[1].usr_data_buf_u>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <tx_in_cnt_inst> is unconnected in block <usr_data_buf_gen[1].usr_data_buf_u>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rx_in_cnt_inst> is unconnected in block <usr_data_buf_gen[1].usr_data_buf_u>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <tx_out_cnt_inst> is unconnected in block <usr_data_buf_gen[1].usr_data_buf_u>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <user_250_d_2> in Unit <pcie_cfg_128_i> is equivalent to the following 6 FFs/Latches, which will be removed : <user_250_d_3> <user_250_d_6> <user_250_d_7> <user_250_d_8> <user_250_d_9> <user_250_d_12> 
INFO:Xst:2261 - The FF/Latch <user_250_d_17> in Unit <pcie_cfg_128_i> is equivalent to the following 7 FFs/Latches, which will be removed : <user_250_d_18> <user_250_d_19> <user_250_d_20> <user_250_d_21> <user_250_d_22> <user_250_d_23> <user_250_d_24> 
INFO:Xst:2261 - The FF/Latch <user_250_d_500_17> in Unit <pcie_cfg_128_i> is equivalent to the following 7 FFs/Latches, which will be removed : <user_250_d_500_18> <user_250_d_500_19> <user_250_d_500_20> <user_250_d_500_21> <user_250_d_500_22> <user_250_d_500_23> <user_250_d_500_24> 
INFO:Xst:2261 - The FF/Latch <user_250_d_500_2> in Unit <pcie_cfg_128_i> is equivalent to the following 6 FFs/Latches, which will be removed : <user_250_d_500_3> <user_250_d_500_6> <user_250_d_500_7> <user_250_d_500_8> <user_250_d_500_9> <user_250_d_500_12> 
INFO:Xst:2261 - The FF/Latch <mwr_len_byte_0> in Unit <EP_TX> is equivalent to the following 3 FFs/Latches, which will be removed : <mwr_len_byte_1> <mrd_len_byte_0> <mrd_len_byte_1> 
INFO:Xst:2261 - The FF/Latch <a_i[18]_clk_DFF_2277> in Unit <EP_MEM> is equivalent to the following 31 FFs/Latches, which will be removed : <a_i[18]_clk_DFF_2278> <a_i[18]_clk_DFF_2279> <a_i[18]_clk_DFF_2280> <a_i[18]_clk_DFF_2281> <a_i[18]_clk_DFF_2284> <a_i[18]_clk_DFF_2282> <a_i[18]_clk_DFF_2283> <a_i[18]_clk_DFF_2285> <a_i[18]_clk_DFF_2286> <a_i[18]_clk_DFF_2287> <a_i[18]_clk_DFF_2288> <a_i[18]_clk_DFF_2289> <a_i[18]_clk_DFF_2290> <a_i[18]_clk_DFF_2293> <a_i[18]_clk_DFF_2291> <a_i[18]_clk_DFF_2292> <a_i[18]_clk_DFF_2294> <a_i[18]_clk_DFF_2295> <a_i[18]_clk_DFF_2296> <a_i[18]_clk_DFF_2297> <a_i[18]_clk_DFF_2298> <a_i[18]_clk_DFF_2299> <a_i[18]_clk_DFF_2302> <a_i[18]_clk_DFF_2300> <a_i[18]_clk_DFF_2301> <a_i[18]_clk_DFF_2303> <a_i[18]_clk_DFF_2304> <a_i[18]_clk_DFF_2305> <a_i[18]_clk_DFF_2306> <a_i[18]_clk_DFF_2307> <a_i[18]_clk_DFF_2308> 
INFO:Xst:2261 - The FF/Latch <mrd_perf_post_0> in Unit <EP_MEM> is equivalent to the following FF/Latch, which will be removed : <mwr_perf_post_0> 
INFO:Xst:2261 - The FF/Latch <mwr_len_o_16> in Unit <EP_MEM> is equivalent to the following 15 FFs/Latches, which will be removed : <mwr_len_o_17> <mwr_len_o_18> <mwr_len_o_19> <mwr_len_o_20> <mwr_len_o_21> <mwr_len_o_22> <mwr_len_o_23> <mwr_len_o_24> <mwr_len_o_25> <mwr_len_o_26> <mwr_len_o_27> <mwr_len_o_28> <mwr_len_o_29> <mwr_len_o_30> <mwr_len_o_31> 
INFO:Xst:2261 - The FF/Latch <mrd_len_o_16> in Unit <EP_MEM> is equivalent to the following 15 FFs/Latches, which will be removed : <mrd_len_o_17> <mrd_len_o_18> <mrd_len_o_19> <mrd_len_o_20> <mrd_len_o_21> <mrd_len_o_22> <mrd_len_o_23> <mrd_len_o_24> <mrd_len_o_25> <mrd_len_o_26> <mrd_len_o_27> <mrd_len_o_28> <mrd_len_o_29> <mrd_len_o_30> <mrd_len_o_31> 
INFO:Xst:2261 - The FF/Latch <rxdisperr_temp_0> in Unit <unchange.rocketiox2_top_inst> is equivalent to the following FF/Latch, which will be removed : <debug_o_73> 
INFO:Xst:2261 - The FF/Latch <rxdisperr_temp_1> in Unit <unchange.rocketiox2_top_inst> is equivalent to the following FF/Latch, which will be removed : <debug_o_74> 
INFO:Xst:2261 - The FF/Latch <rxdisperr_temp_2> in Unit <unchange.rocketiox2_top_inst> is equivalent to the following FF/Latch, which will be removed : <debug_o_75> 
INFO:Xst:2261 - The FF/Latch <rxdisperr_temp_3> in Unit <unchange.rocketiox2_top_inst> is equivalent to the following FF/Latch, which will be removed : <debug_o_76> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state0> is equivalent to the following 2 FFs/Latches, which will be removed : <rcd_active_r> <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state0> is equivalent to the following 2 FFs/Latches, which will be removed : <rcd_active_r> <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state0> is equivalent to the following 2 FFs/Latches, which will be removed : <rcd_active_r> <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state0> is equivalent to the following 2 FFs/Latches, which will be removed : <rcd_active_r> <end_rcd> 
INFO:Xst:2261 - The FF/Latch <dm_ce_0_0> in Unit <u_phy_write> is equivalent to the following 7 FFs/Latches, which will be removed : <dm_ce_0_1> <dm_ce_0_2> <dm_ce_0_3> <dm_ce_0_4> <dm_ce_0_5> <dm_ce_0_6> <dm_ce_0_7> 
INFO:Xst:2261 - The FF/Latch <dlyinc_rsync_mux_0> in Unit <u_phy_dly_ctrl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyinc_rsync_mux_1> <dlyinc_rsync_mux_2> <dlyinc_rsync_mux_3> 
INFO:Xst:2261 - The FF/Latch <rst_rsync_0> in Unit <u_phy_rdclk_gen> is equivalent to the following 3 FFs/Latches, which will be removed : <rst_rsync_1> <rst_rsync_2> <rst_rsync_3> 
INFO:Xst:2261 - The FF/Latch <phy_bank0_1> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_bank1_1> 
INFO:Xst:2261 - The FF/Latch <phy_bank0_2> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_bank1_2> 
INFO:Xst:2261 - The FF/Latch <phy_ras_n1> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_ras_n0> 
INFO:Xst:2261 - The FF/Latch <phy_address0_0> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_0> 
INFO:Xst:2261 - The FF/Latch <phy_address0_1> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_1> 
INFO:Xst:2261 - The FF/Latch <phy_address0_2> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_2> 
INFO:Xst:2261 - The FF/Latch <phy_cas_n1> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_cas_n0> 
INFO:Xst:2261 - The FF/Latch <phy_address0_3> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_3> 
INFO:Xst:2261 - The FF/Latch <phy_address0_4> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_4> 
INFO:Xst:2261 - The FF/Latch <phy_address0_5> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_5> 
INFO:Xst:2261 - The FF/Latch <phy_cke0_0> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_cke1_0> 
INFO:Xst:2261 - The FF/Latch <phy_address0_6> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_6> 
INFO:Xst:2261 - The FF/Latch <phy_address0_7> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_7> 
INFO:Xst:2261 - The FF/Latch <phy_address0_10> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_10> 
INFO:Xst:2261 - The FF/Latch <phy_address0_8> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_8> 
INFO:Xst:2261 - The FF/Latch <phy_address0_11> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_11> 
INFO:Xst:2261 - The FF/Latch <phy_address0_9> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_9> 
INFO:Xst:2261 - The FF/Latch <phy_address0_12> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_12> 
INFO:Xst:2261 - The FF/Latch <phy_address0_13> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_13> 
INFO:Xst:2261 - The FF/Latch <phy_address0_14> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_14> 
INFO:Xst:2261 - The FF/Latch <phy_we_n1> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_we_n0> 
INFO:Xst:2261 - The FF/Latch <phy_odt0_0> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_odt1_0> 
INFO:Xst:2261 - The FF/Latch <phy_bank0_0> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_bank1_0> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_0> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_0> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_10> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_10> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_1> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_1> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_11> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_11> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_2> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_2> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_12> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_12> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_3> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_3> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_13> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_13> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_4> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_4> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_14> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_14> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_5> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_5> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_15> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_15> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_20> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_20> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_6> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_6> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_16> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_16> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_21> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_21> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_7> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_7> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_17> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_17> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_22> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_22> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_8> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_8> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_18> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_18> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_23> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_23> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_9> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_9> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_19> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_19> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_24> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_24> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_25> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_25> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_30> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_30> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_26> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_26> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_31> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_31> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_27> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_27> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_32> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_32> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_28> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_28> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_33> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_33> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_34> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_34> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_29> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_29> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_35> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_35> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_36> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_36> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_37> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_37> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_38> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_38> 
INFO:Xst:2261 - The FF/Latch <dlyval_dq_39> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dqs_39> 
INFO:Xst:2261 - The FF/Latch <dlyce_rsync_0> in Unit <u_phy_rdlvl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyce_rsync_1> <dlyce_rsync_2> <dlyce_rsync_3> 
INFO:Xst:2261 - The FF/Latch <l_addend_0> in Unit <gen_pd[0].gen_pd_inst.u_phy_pd> is equivalent to the following FF/Latch, which will be removed : <h_addend_0> 
INFO:Xst:2261 - The FF/Latch <calib_width_1> in Unit <phy_top0> is equivalent to the following FF/Latch, which will be removed : <calib_width_2> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_44> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_300> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_255> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_511> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_39> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_295> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_154> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_410> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_204> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_460> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_149> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_405> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_72> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_328> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_67> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_323> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_103> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_359> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_182> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_438> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_232> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_488> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_227> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_483> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_177> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_433> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_21> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_277> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_16> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_272> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_5> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_261> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_131> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_387> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_126> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_382> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_90> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_346> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_85> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_341> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_34> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_290> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_250> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_506> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_245> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_501> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_195> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_451> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_29> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_285> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_144> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_400> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_139> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_395> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_62> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_318> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_57> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_313> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_172> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_428> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_222> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_478> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_217> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_473> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_167> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_423> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_11> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_267> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_0> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_256> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_121> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_377> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_116> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_372> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_80> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_336> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_75> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_331> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_190> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_446> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_240> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_496> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_235> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_491> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_185> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_441> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_24> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_280> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_19> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_275> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_8> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_264> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_98> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_354> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_134> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_390> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_129> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_385> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_52> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_308> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_47> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_303> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_162> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_418> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_212> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_468> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_207> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_463> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_157> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_413> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_111> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_367> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_106> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_362> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_65> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_321> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_70> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_326> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_180> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_436> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_230> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_486> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_225> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_481> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_175> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_431> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_14> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_270> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_3> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_259> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_93> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_349> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_88> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_344> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_124> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_380> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_119> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_375> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_42> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_298> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_253> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_509> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_248> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_504> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_198> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_454> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_37> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_293> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_152> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_408> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_202> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_458> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_147> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_403> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_101> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_357> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_55> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_311> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_60> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_316> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_170> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_426> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_220> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_476> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_215> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_471> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_165> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_421> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_83> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_339> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_78> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_334> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_114> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_370> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_109> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_365> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_188> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_444> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_243> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_499> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_238> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_494> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_193> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_449> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_32> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_288> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_27> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_283> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_142> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_398> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_137> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_393> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_160> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_416> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_210> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_466> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_205> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_461> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_155> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_411> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_73> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_329> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_68> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_324> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_104> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_360> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_183> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_439> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_233> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_489> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_228> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_484> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_178> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_434> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_22> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_278> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_17> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_273> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_6> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_262> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_96> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_352> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_132> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_388> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_127> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_383> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_50> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_306> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_45> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_301> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_196> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_452> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_251> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_507> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_246> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_502> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_150> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_406> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_200> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_456> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_145> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_401> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_58> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_314> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_63> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_319> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_12> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_268> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_223> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_479> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_218> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_474> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_173> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_429> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_168> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_424> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_1> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_257> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_91> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_347> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_86> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_342> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_122> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_378> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_117> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_373> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_40> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_296> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_35> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_291> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_186> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_442> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_241> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_497> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_236> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_492> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_191> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_447> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_9> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_265> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_99> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_355> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_140> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_396> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_135> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_391> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_48> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_304> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_53> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_309> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_163> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_419> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_213> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_469> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_208> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_464> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_158> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_414> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_81> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_337> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_76> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_332> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_112> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_368> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_107> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_363> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_30> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_286> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_25> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_281> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_176> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_432> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_231> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_487> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_226> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_482> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_181> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_437> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_94> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_350> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_89> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_345> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_4> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_260> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_130> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_386> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_125> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_381> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_43> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_299> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_254> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_510> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_249> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_505> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_199> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_455> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_38> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_294> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_153> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_409> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_203> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_459> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_148> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_404> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_71> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_327> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_66> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_322> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_102> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_358> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_20> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_276> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_15> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_271> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_166> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_422> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_221> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_477> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_216> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_472> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_171> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_427> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_84> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_340> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_79> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_335> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_120> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_376> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_115> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_371> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_189> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_445> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_244> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_500> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_239> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_495> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_194> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_450> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_33> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_289> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_28> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_284> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_143> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_399> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_138> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_394> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_61> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_317> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_56> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_312> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_10> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_266> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_156> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_412> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_211> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_467> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_206> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_462> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_161> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_417> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_74> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_330> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_69> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_325> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_110> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_366> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_105> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_361> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_184> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_440> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_234> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_490> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_229> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_485> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_179> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_435> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_23> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_279> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_18> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_274> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_7> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_263> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_97> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_353> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_133> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_389> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_128> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_384> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_51> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_307> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_46> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_302> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_59> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_315> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_64> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_320> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_174> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_430> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_224> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_480> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_219> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_475> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_169> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_425> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_13> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_269> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_2> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_258> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_92> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_348> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_87> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_343> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_123> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_379> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_118> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_374> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_41> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_297> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_252> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_508> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_247> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_503> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_197> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_453> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_36> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_292> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_151> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_407> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_201> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_457> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_146> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_402> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_100> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_356> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_49> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_305> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_54> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_310> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_164> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_420> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_214> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_470> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_209> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_465> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_159> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_415> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_82> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_338> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_77> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_333> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_113> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_369> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_108> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_364> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_192> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_448> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_242> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_498> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_237> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_493> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_187> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_443> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_31> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_287> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_26> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_282> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_141> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_397> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_136> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_392> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_95> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_351> 
WARNING:Xst:1710 - FF/Latch <user_250_d_179> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_180> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_181> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_182> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_183> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_184> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_185> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_186> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_187> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_188> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_toggle_0> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_toggle_1> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_toggle_2> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_toggle_3> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_toggle_4> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_toggle_5> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_addr_r_0> (without init value) has a constant value of 0 in block <u_ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_addr_r_2> (without init value) has a constant value of 0 in block <u_ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_addr_r_0> (without init value) has a constant value of 0 in block <u_ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_addr_r_1> (without init value) has a constant value of 0 in block <u_ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_addr_r_2> (without init value) has a constant value of 0 in block <u_ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_addr_r_1> (without init value) has a constant value of 0 in block <u_ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mrd_perf_post_0> (without init value) has a constant value of 0 in block <EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mwr_len_o_16> (without init value) has a constant value of 0 in block <EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mwr_len_byte_0> (without init value) has a constant value of 0 in block <EP_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_71> (without init value) has a constant value of 0 in block <pcie_brams_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_70> (without init value) has a constant value of 0 in block <pcie_brams_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_69> (without init value) has a constant value of 0 in block <pcie_brams_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_68> (without init value) has a constant value of 0 in block <pcie_brams_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_71> (without init value) has a constant value of 0 in block <pcie_brams_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_70> (without init value) has a constant value of 0 in block <pcie_brams_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_lat_2.wdata_dly_69> (without init value) has a constant value of 0 in block <pcie_brams_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_toggle_6> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_146> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_147> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_148> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_149> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_150> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_151> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_152> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_153> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_154> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_155> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_156> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_157> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_158> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_159> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_160> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_161> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_178> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_177> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_176> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_175> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_174> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_173> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_172> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_171> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_170> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_169> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_168> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_167> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_166> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_165> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_164> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_163> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_162> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_31> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <periodic_rd_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_4> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_5> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_6> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_7> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_priority_r> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_has_priority_r> (without init value) has a constant value of 0 in block <bank_queue0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_4> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_5> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_6> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_7> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_priority_r> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_has_priority_r> (without init value) has a constant value of 0 in block <bank_queue0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_4> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_5> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <calib_width_1> (without init value) has a constant value of 0 in block <phy_top0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <calib_width_0> (without init value) has a constant value of 1 in block <phy_top0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_2> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_1> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_0> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dfi_odt_wr1_0> (without init value) has a constant value of 0 in block <mc0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dfi_odt_wr0_0> (without init value) has a constant value of 0 in block <mc0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_has_priority_r> (without init value) has a constant value of 0 in block <bank_queue0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_priority_r> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_7> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_6> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_5> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_4> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_has_priority_r> (without init value) has a constant value of 0 in block <bank_queue0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_priority_r> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_7> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_data_buf_addr_r_6> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_af_cmd_1> (without init value) has a constant value of 0 in block <u_ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_af_cmd_2> (without init value) has a constant value of 0 in block <u_ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_0> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_1> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_2> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_3> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_4> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_5> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_6> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_7> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_8> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_9> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_10> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_11> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_12> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_13> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_30> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_29> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_28> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_27> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_26> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_25> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_24> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_23> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_22> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_21> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_20> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_19> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_18> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_17> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_16> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_15> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_14> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_66> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_65> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_64> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_63> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_62> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_61> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_60> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_59> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_58> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_57> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_56> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_55> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_54> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_53> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_52> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_51> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_50> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_49> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_95> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_94> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_93> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_82> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_81> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_80> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_79> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_78> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_77> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_76> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_75> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_74> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_73> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_72> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_71> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_70> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_69> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_68> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_67> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_13> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_11> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_4> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_2> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_0> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_6> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_5> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_4> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_3> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_2> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_1> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_0> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trn_fc_sel_i_250_2> (without init value) has a constant value of 0 in block <pcie_trn_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trn_fc_sel_i_250_1> (without init value) has a constant value of 0 in block <pcie_trn_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trn_fc_sel_i_250_0> (without init value) has a constant value of 0 in block <pcie_trn_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trn_rnp_ok_n_250> (without init value) has a constant value of 0 in block <trn_rx_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_0_1> (without init value) has a constant value of 1 in block <trn_tx_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trn_terr_fwd_n_i_reg> (without init value) has a constant value of 1 in block <trn_tx_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trn_tsrc_dsc_n_i_reg> (without init value) has a constant value of 1 in block <trn_tx_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_48> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_47> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_46> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_45> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_44> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_43> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_42> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_41> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_40> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_39> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_38> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_37> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_36> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_35> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_34> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_17> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_16> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_15> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_14> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_122> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_121> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_120> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_119> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_118> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_117> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_116> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_115> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_114> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_113> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_112> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_111> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_110> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_109> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_108> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_107> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_106> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_105> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_104> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_103> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_102> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_101> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_100> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_99> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_98> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_97> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_96> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_145> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_144> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_143> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_142> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_141> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_140> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_139> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_138> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_137> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_136> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_135> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_123> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_124> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_125> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_126> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_127> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_128> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_129> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_130> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_131> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_132> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_133> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_134> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_181> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_180> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_179> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_182> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_183> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_184> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_185> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_186> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_187> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_188> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_49> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_48> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_47> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_178> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_177> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_176> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_175> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_174> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_173> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_172> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_171> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_170> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_169> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_168> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_167> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_166> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_165> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trn_fc_sel_i_250_500_2> (without init value) has a constant value of 0 in block <pcie_trn_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trn_fc_sel_i_250_500_1> (without init value) has a constant value of 0 in block <pcie_trn_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trn_fc_sel_i_250_500_0> (without init value) has a constant value of 0 in block <pcie_trn_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trn_terr_fwd_n_i_reg_500> (without init value) has a constant value of 1 in block <trn_tx_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trn_tsrc_dsc_n_i_reg_500> (without init value) has a constant value of 1 in block <trn_tx_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_0> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_2> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_4> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_11> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_13> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_14> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_15> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_16> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_17> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_34> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_35> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_36> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_37> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_38> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_39> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_40> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_41> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_42> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_43> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_44> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_45> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_46> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_76> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_77> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_78> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_79> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_80> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_81> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_82> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_93> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_94> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_95> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_96> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_97> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_98> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_99> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_100> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_101> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_102> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_103> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_104> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_105> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_106> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_107> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_108> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_109> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_110> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_111> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_50> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_51> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_52> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_53> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_54> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_55> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_56> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_57> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_58> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_59> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_60> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_61> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_62> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_63> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_64> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_65> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_66> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_67> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_68> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_69> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_70> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_71> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_72> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_73> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_74> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_75> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_139> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_140> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_141> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_142> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_143> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_144> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_145> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_146> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_147> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_148> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_149> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_150> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_151> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_152> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_153> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_154> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_155> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_156> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_157> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_158> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_159> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_160> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_161> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_162> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_163> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_164> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_112> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_113> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_114> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_115> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_116> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_117> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_118> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_119> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_120> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_121> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_122> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_123> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_124> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_125> (without init value) has a constant value of 1 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_126> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_127> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_128> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_129> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_130> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_131> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_132> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_133> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_134> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_135> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_136> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_137> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_138> (without init value) has a constant value of 0 in block <pcie_cfg_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_0_5> (without init value) has a constant value of 1 in block <trn_tx_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_0_0> (without init value) has a constant value of 1 in block <trn_tx_128_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <shift_0_72> of sequential type is unconnected in block <trn_tx_128_i>.
WARNING:Xst:2677 - Node <reg_style_fifo.dout_reg_0> of sequential type is unconnected in block <sync_fifo_128>.
WARNING:Xst:2677 - Node <reg_style_fifo.dout_reg_3> of sequential type is unconnected in block <sync_fifo_128>.
WARNING:Xst:2677 - Node <reg_style_fifo.dout_reg_4> of sequential type is unconnected in block <sync_fifo_128>.
WARNING:Xst:2677 - Node <reg_style_fifo.dout_reg_5> of sequential type is unconnected in block <sync_fifo_128>.
WARNING:Xst:2677 - Node <reg_style_fifo.dout_reg_6> of sequential type is unconnected in block <sync_fifo_128>.
WARNING:Xst:2677 - Node <reg_style_fifo.dout_reg_7> of sequential type is unconnected in block <sync_fifo_128>.
WARNING:Xst:2677 - Node <reg_style_fifo.dout_reg_8> of sequential type is unconnected in block <sync_fifo_128>.
WARNING:Xst:2677 - Node <reg_style_fifo.dout_reg_9> of sequential type is unconnected in block <sync_fifo_128>.
WARNING:Xst:2677 - Node <reg_style_fifo.dout_reg_10> of sequential type is unconnected in block <sync_fifo_128>.
WARNING:Xst:2677 - Node <reg_style_fifo.dout_reg_11> of sequential type is unconnected in block <sync_fifo_128>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_2> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_3> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_5> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_6> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_7> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_8> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_9> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_10> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_11> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_12> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_13> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_14> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_15> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_16> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_17> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_18> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_19> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_20> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_21> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_37> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_44> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_45> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_46> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_47> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_48> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_49> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_50> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_51> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_52> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_53> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_54> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_55> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_56> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_57> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_58> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_59> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_60> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_61> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_62> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_63> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_64> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_65> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_68> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_held_69> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_0> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_1> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_6> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_7> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_8> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_9> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_10> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_11> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_12> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_13> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_14> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_15> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_16> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_17> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_18> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_19> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_20> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_21> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_22> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_23> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_24> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_25> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_26> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_27> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_28> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_29> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_30> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_31> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_32> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_33> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_34> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_41> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_43> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_44> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_45> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_46> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_47> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_48> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_2> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_3> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_5> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_6> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_7> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_8> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_9> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_10> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_11> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_12> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_13> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_14> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_15> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_16> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_17> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_18> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_19> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_20> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_21> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_36> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_sp_d_37> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_0> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_1> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_6> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_7> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_8> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_9> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_10> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_11> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_12> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_13> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_14> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_15> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_16> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_17> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_18> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_19> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_20> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_21> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_22> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_23> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_24> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_25> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_26> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_27> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_28> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_29> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_30> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_31> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_32> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_33> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_34> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_41> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_43> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_44> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_45> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_46> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_47> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <block_500_d_250_48> of sequential type is unconnected in block <pcie_cfg_128_i>.
WARNING:Xst:2677 - Node <pipe_tx_margin_q_0> of sequential type is unconnected in block <pipe_misc_i>.
WARNING:Xst:2677 - Node <pipe_tx_margin_q_1> of sequential type is unconnected in block <pipe_misc_i>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_10> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_11> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_12> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_10> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_11> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_12> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_69> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_70> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_71> of sequential type is unconnected in block <pcie_brams_tx>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_10> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_11> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_12> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_10> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_11> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_12> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_68> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_69> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_70> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <rdata_lat_3.rdata_dly_71> of sequential type is unconnected in block <pcie_brams_rx>.
WARNING:Xst:2677 - Node <tag_addra_5> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <tag_addra_6> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <tag_addra_7> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <tlp_tag_addra_5> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <tlp_tag_addra_6> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <tlp_tag_addra_7> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_96> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_97> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_98> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_99> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_100> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_101> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_102> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_103> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_104> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_105> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_106> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_107> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_108> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_109> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_110> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_111> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_112> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_113> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_114> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_115> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_116> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_117> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_118> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_119> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_120> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_121> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_122> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_123> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_124> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_125> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_126> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <pre_cpld_data_127> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <mrd_len_o_16> of sequential type is unconnected in block <EP_MEM>.
WARNING:Xst:2677 - Node <wr_addr_0> of sequential type is unconnected in block <ddr_addr_ctr_u>.
WARNING:Xst:2677 - Node <wr_addr_1> of sequential type is unconnected in block <ddr_addr_ctr_u>.
WARNING:Xst:2677 - Node <wr_addr_2> of sequential type is unconnected in block <ddr_addr_ctr_u>.
WARNING:Xst:2677 - Node <rd_addr_0> of sequential type is unconnected in block <ddr_addr_ctr_u>.
WARNING:Xst:2677 - Node <rd_addr_1> of sequential type is unconnected in block <ddr_addr_ctr_u>.
WARNING:Xst:2677 - Node <rd_addr_2> of sequential type is unconnected in block <ddr_addr_ctr_u>.
WARNING:Xst:2677 - Node <app_addr_r1_28> of sequential type is unconnected in block <ui_cmd0>.
WARNING:Xst:2677 - Node <app_addr_r2_28> of sequential type is unconnected in block <ui_cmd0>.
WARNING:Xst:2677 - Node <read_fifo.fifo_out_data_r_5> of sequential type is unconnected in block <col_mach0>.
WARNING:Xst:2677 - Node <read_fifo.fifo_out_data_r_6> of sequential type is unconnected in block <col_mach0>.
WARNING:Xst:2677 - Node <read_fifo.fifo_out_data_r_7> of sequential type is unconnected in block <col_mach0>.
WARNING:Xst:2677 - Node <read_fifo.fifo_out_data_r_8> of sequential type is unconnected in block <col_mach0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_1> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_2> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_3> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_4> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_5> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_6> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_7> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_1> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_2> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_3> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_4> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_5> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_6> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_7> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <wr_data_addr_4> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <wr_data_addr_5> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <wr_data_addr_6> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <wr_data_addr_7> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dlyce_rsync_mux_2> of sequential type is unconnected in block <u_phy_dly_ctrl>.
WARNING:Xst:2677 - Node <dlyce_rsync_mux_3> of sequential type is unconnected in block <u_phy_dly_ctrl>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_1> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_2> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_3> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_4> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_5> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_6> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_7> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_8> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_9> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_10> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_11> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_12> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_13> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_14> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_15> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_17> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_18> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_19> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_20> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_21> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_22> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_23> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_24> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_25> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_26> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_27> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_28> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_29> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_30> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_31> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:1710 - FF/Latch <app_cmd_r1_1> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_cmd_r1_2> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_cmd_r2_1> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_cmd_r2_2> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <mrd_len_o<31:16>> (without init value) have a constant value of 0 in block <BMD_EP_MEM>.
WARNING:Xst:2404 -  FFs/Latches <mwr_len_o<31:16>> (without init value) have a constant value of 0 in block <BMD_EP_MEM>.
WARNING:Xst:2404 -  FFs/Latches <calib_width<2:1>> (without init value) have a constant value of 0 in block <phy_top>.

Synthesizing (advanced) Unit <BMD_EP_MEM>.
The following registers are absorbed into counter <clk_ps_cnt>: 1 register on signal <clk_ps_cnt>.
The following registers are absorbed into counter <mwr_perf>: 1 register on signal <mwr_perf>.
The following registers are absorbed into counter <mrd_perf>: 1 register on signal <mrd_perf>.
Unit <BMD_EP_MEM> synthesized (advanced).

Synthesizing (advanced) Unit <BMD_GEN2>.
The following registers are absorbed into counter <poll_cntr_7_0>: 1 register on signal <poll_cntr_7_0>.
The following registers are absorbed into counter <poll_cntr_15_8>: 1 register on signal <poll_cntr_15_8>.
The following registers are absorbed into counter <poll_cntr_20_16>: 1 register on signal <poll_cntr_20_16>.
Unit <BMD_GEN2> synthesized (advanced).

Synthesizing (advanced) Unit <BMD_RX_ENGINE>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <tlp_byte_count>: 1 register on signal <tlp_byte_count>.
The following registers are absorbed into counter <count_rx>: 1 register on signal <count_rx>.
	The following adders/subtractors are grouped into adder tree <Madd_swap_mask_Madd1> :
 	<Madd__n1818> in block <BMD_RX_ENGINE>, 	<Madd__n1819> in block <BMD_RX_ENGINE>, 	<Madd__n1821_Madd> in block <BMD_RX_ENGINE>, 	<Madd_n1743[1:0]> in block <BMD_RX_ENGINE>, 	<Madd_swap_mask_Madd> in block <BMD_RX_ENGINE>.
INFO:Xst:3231 - The small RAM <Mram__n1849> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cpld_data_mask<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <BMD_RX_ENGINE> synthesized (advanced).

Synthesizing (advanced) Unit <BMD_TX_ENGINE>.
The following registers are absorbed into counter <req_tlp_plus_cnt>: 1 register on signal <req_tlp_plus_cnt>.
The following registers are absorbed into counter <rx_tlp_plus_cnt>: 1 register on signal <rx_tlp_plus_cnt>.
INFO:Xst:3231 - The small RAM <Mram__n1047> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cur_mwr_dw_count<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <BMD_TX_ENGINE> synthesized (advanced).

Synthesizing (advanced) Unit <GTX_DRP_CHANALIGN_FIX_3752_V6>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0098> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <daddr<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <GTX_DRP_CHANALIGN_FIX_3752_V6> synthesized (advanced).

Synthesizing (advanced) Unit <GTX_RX_VALID_FILTER_V6>.
The following registers are absorbed into counter <reg_rxvld_count>: 1 register on signal <reg_rxvld_count>.
The following registers are absorbed into counter <reg_rxvld_fallback>: 1 register on signal <reg_rxvld_fallback>.
The following registers are absorbed into counter <awake_com_count_q>: 1 register on signal <awake_com_count_q>.
Unit <GTX_RX_VALID_FILTER_V6> synthesized (advanced).

Synthesizing (advanced) Unit <LS5000_001_PCIE_Card>.
The following registers are absorbed into counter <up_wait_cnt>: 1 register on signal <up_wait_cnt>.
Unit <LS5000_001_PCIE_Card> synthesized (advanced).

Synthesizing (advanced) Unit <PCIE_GTP_Interface>.
The following registers are absorbed into counter <Tx_Comm_Fifo_Rd_Cnt>: 1 register on signal <Tx_Comm_Fifo_Rd_Cnt>.
The following registers are absorbed into counter <rd_cmd_rdreq_cnt>: 1 register on signal <rd_cmd_rdreq_cnt>.
The following registers are absorbed into counter <rd_data_rdreq_cnt>: 1 register on signal <rd_data_rdreq_cnt>.
The following registers are absorbed into counter <Rx_Data_Fifo_Rd_Cnt>: 1 register on signal <Rx_Data_Fifo_Rd_Cnt>.
The following registers are absorbed into counter <From_DDR2_Fifo_Rd_En_Cnt>: 1 register on signal <From_DDR2_Fifo_Rd_En_Cnt>.
The following registers are absorbed into counter <DDR3_TO_GTX_FIFO_Rd_En_Cnt>: 1 register on signal <DDR3_TO_GTX_FIFO_Rd_En_Cnt>.
Unit <PCIE_GTP_Interface> synthesized (advanced).

Synthesizing (advanced) Unit <bank_common>.
The following registers are absorbed into counter <rfc_zq_timer.rfc_zq_timer_r>: 1 register on signal <rfc_zq_timer.rfc_zq_timer_r>.
	The following adders/subtractors are grouped into adder tree <Madd_generate_maint_cmds.present_count_Madd1> :
 	<Madd_n0214> in block <bank_common>, 	<Madd_n0220_Madd> in block <bank_common>, 	<Madd_n0226_Madd> in block <bank_common>, 	<Madd_generate_maint_cmds.present_count_Madd> in block <bank_common>.
Unit <bank_common> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_1>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
Unit <bank_state_1> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_2>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
Unit <bank_state_2> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_3>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
Unit <bank_state_3> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_4>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
Unit <bank_state_4> synthesized (advanced).

Synthesizing (advanced) Unit <ben_addr_ctrl>.
The following registers are absorbed into counter <wr_ddr2_rdy>: 1 register on signal <wr_ddr2_rdy>.
The following registers are absorbed into counter <rd_ddr2_rdy>: 1 register on signal <rd_ddr2_rdy>.
The following registers are absorbed into counter <wr_wait>: 1 register on signal <wr_wait>.
The following registers are absorbed into counter <rd_wait>: 1 register on signal <rd_wait>.
Unit <ben_addr_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <circ_buffer_1>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <circ_buffer_1> synthesized (advanced).

Synthesizing (advanced) Unit <circ_buffer_2>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <circ_buffer_2> synthesized (advanced).

Synthesizing (advanced) Unit <col_mach>.
The following registers are absorbed into counter <read_fifo.head_r>: 1 register on signal <read_fifo.head_r>.
Unit <col_mach> synthesized (advanced).

Synthesizing (advanced) Unit <data_cnt>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <data_cnt> synthesized (advanced).

Synthesizing (advanced) Unit <ddr3_ctrl>.
The following registers are absorbed into counter <rd_data_cnt>: 1 register on signal <rd_data_cnt>.
The following registers are absorbed into counter <state_cnt>: 1 register on signal <state_cnt>.
The following registers are absorbed into counter <state_wait_read_cnt>: 1 register on signal <state_wait_read_cnt>.
The following registers are absorbed into counter <d_cnt>: 1 register on signal <d_cnt>.
Unit <ddr3_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <fiber_config>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <fiber_config> synthesized (advanced).

Synthesizing (advanced) Unit <flashboard_protocol>.
The following registers are absorbed into counter <tx_wait_cnt>: 1 register on signal <tx_wait_cnt>.
INFO:Xst:3231 - The small RAM <Mram__n0439> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 21-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <type_tx>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0433> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <type_rx>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <flashboard_protocol> synthesized (advanced).

Synthesizing (advanced) Unit <gtx_reset1>.
The following registers are absorbed into counter <rst_cnt>: 1 register on signal <rst_cnt>.
The following registers are absorbed into counter <delay_cnt>: 1 register on signal <delay_cnt>.
Unit <gtx_reset1> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_gtx_v6>.
The following registers are absorbed into counter <cnt_local_pcs_reset>: 1 register on signal <cnt_local_pcs_reset>.
The following registers are absorbed into counter <phy_rdy_pre_cnt>: 1 register on signal <phy_rdy_pre_cnt>.
Unit <pcie_gtx_v6> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_reset_delay_v6>.
The following registers are absorbed into counter <reg_count_23_16>: 1 register on signal <reg_count_23_16>.
The following registers are absorbed into counter <reg_count_15_8>: 1 register on signal <reg_count_15_8>.
The following registers are absorbed into counter <reg_count_7_0>: 1 register on signal <reg_count_7_0>.
Unit <pcie_reset_delay_v6> synthesized (advanced).

Synthesizing (advanced) Unit <phy_init>.
The following registers are absorbed into counter <cnt_cmd_r>: 1 register on signal <cnt_cmd_r>.
The following registers are absorbed into counter <cnt_pwron_ce_r>: 1 register on signal <cnt_pwron_ce_r>.
The following registers are absorbed into counter <cnt_txpr_r>: 1 register on signal <cnt_txpr_r>.
The following registers are absorbed into counter <cnt_dllk_zqinit_r>: 1 register on signal <cnt_dllk_zqinit_r>.
The following registers are absorbed into counter <burst_addr_r>: 1 register on signal <burst_addr_r>.
The following registers are absorbed into counter <enable_wrlvl_cnt>: 1 register on signal <enable_wrlvl_cnt>.
The following registers are absorbed into counter <cnt_pwron_r>: 1 register on signal <cnt_pwron_r>.
The following registers are absorbed into counter <cnt_init_mr_r>: 1 register on signal <cnt_init_mr_r>.
The following registers are absorbed into counter <reg_ctrl_cnt_r>: 1 register on signal <reg_ctrl_cnt_r>.
The following registers are absorbed into counter <cnt_init_af_r>: 1 register on signal <cnt_init_af_r>.
The following registers are absorbed into counter <auto_cnt_r>: 1 register on signal <auto_cnt_r>.
The following registers are absorbed into counter <cnt_init_data_r>: 1 register on signal <cnt_init_data_r>.
INFO:Xst:3231 - The small RAM <Mram_cnt_init_data_r[3]_X_160_o_wide_mux_295_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 256-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_data_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cnt_init_mr_r[1]_GND_202_o_wide_mux_372_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_mr_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <phy_init> synthesized (advanced).

Synthesizing (advanced) Unit <phy_pd>.
The following registers are absorbed into counter <dqs_dly_val_r>: 1 register on signal <dqs_dly_val_r>.
The following registers are absorbed into accumulator <low>: 1 register on signal <low>.
The following registers are absorbed into accumulator <high>: 1 register on signal <high>.
The following registers are absorbed into accumulator <calib_done_cntr>: 1 register on signal <calib_done_cntr>.
Unit <phy_pd> synthesized (advanced).

Synthesizing (advanced) Unit <phy_rdclk_gen>.
The following registers are absorbed into counter <en_clk_off_cnt_r>: 1 register on signal <en_clk_off_cnt_r>.
The following registers are absorbed into counter <en_clk_on_cnt_r>: 1 register on signal <en_clk_on_cnt_r>.
The following registers are absorbed into counter <wc_oserdes_cnt_r>: 1 register on signal <wc_oserdes_cnt_r>.
The following registers are absorbed into counter <rst_off_cnt_r>: 1 register on signal <rst_off_cnt_r>.
Unit <phy_rdclk_gen> synthesized (advanced).

Synthesizing (advanced) Unit <phy_rdlvl>.
The following registers are absorbed into counter <idel_tap_delta_rsync_r>: 1 register on signal <idel_tap_delta_rsync_r>.
The following registers are absorbed into counter <idel_tap_cnt_cpt_r>: 1 register on signal <idel_tap_cnt_cpt_r>.
The following registers are absorbed into counter <cnt_shift_r>: 1 register on signal <cnt_shift_r>.
The following registers are absorbed into counter <cnt_rden_wait_r>: 1 register on signal <cnt_rden_wait_r>.
The following registers are absorbed into counter <cnt_idel_skip_idel_r>: 1 register on signal <cnt_idel_skip_idel_r>.
The following registers are absorbed into counter <cal1_cnt_cpt_r>: 1 register on signal <cal1_cnt_cpt_r>.
The following registers are absorbed into counter <cnt_pipe_wait_r>: 1 register on signal <cnt_pipe_wait_r>.
The following registers are absorbed into counter <cal_clkdiv_cnt_clkdiv_r>: 1 register on signal <cal_clkdiv_cnt_clkdiv_r>.
The following registers are absorbed into counter <cal2_cnt_rd_dly_r>: 1 register on signal <cal2_cnt_rd_dly_r>.
The following registers are absorbed into counter <cal2_cnt_bitslip_r>: 1 register on signal <cal2_cnt_bitslip_r>.
The following registers are absorbed into counter <cal2_cnt_rden_r>: 1 register on signal <cal2_cnt_rden_r>.
The following registers are absorbed into counter <detect_edge_cnt0_r>: 1 register on signal <detect_edge_cnt0_r>.
The following registers are absorbed into counter <detect_edge_cnt1_r>: 1 register on signal <detect_edge_cnt1_r>.
The following registers are absorbed into counter <cnt_eye_size_r>: 1 register on signal <cnt_eye_size_r>.
Unit <phy_rdlvl> synthesized (advanced).

Synthesizing (advanced) Unit <phy_write>.
The following registers are absorbed into counter <dqs_asrt_cnt>: 1 register on signal <dqs_asrt_cnt>.
Unit <phy_write> synthesized (advanced).

Synthesizing (advanced) Unit <phy_wrlvl>.
The following registers are absorbed into counter <dqs_count_r>: 1 register on signal <dqs_count_r>.
The following registers are absorbed into counter <dqs_count_rep1>: 1 register on signal <dqs_count_rep1>.
The following registers are absorbed into counter <dqs_count_rep2>: 1 register on signal <dqs_count_rep2>.
The following registers are absorbed into counter <rank_cnt_r>: 1 register on signal <rank_cnt_r>.
The following registers are absorbed into counter <wl_tap_count_r>: 1 register on signal <wl_tap_count_r>.
The following registers are absorbed into counter <stable_cnt>: 1 register on signal <stable_cnt>.
The following registers are absorbed into counter <inv_stable_cnt>: 1 register on signal <inv_stable_cnt>.
Unit <phy_wrlvl> synthesized (advanced).

Synthesizing (advanced) Unit <rank_cntrl>.
The following registers are absorbed into counter <periodic_rd_generation.periodic_rd_timer_r>: 1 register on signal <periodic_rd_generation.periodic_rd_timer_r>.
The following registers are absorbed into counter <refresh_generation.refresh_bank_r>: 1 register on signal <refresh_generation.refresh_bank_r>.
Unit <rank_cntrl> synthesized (advanced).

Synthesizing (advanced) Unit <rank_common>.
The following registers are absorbed into counter <zq_cntrl.zq_timer.zq_timer_r>: 1 register on signal <zq_cntrl.zq_timer.zq_timer_r>.
The following registers are absorbed into counter <refresh_timer.refresh_timer_r>: 1 register on signal <refresh_timer.refresh_timer_r>.
The following registers are absorbed into counter <maint_prescaler.maint_prescaler_r>: 1 register on signal <maint_prescaler.maint_prescaler_r>.
Unit <rank_common> synthesized (advanced).

Synthesizing (advanced) Unit <rocketiox2_top>.
The following registers are absorbed into counter <link_ok_cnt>: 1 register on signal <link_ok_cnt>.
The following registers are absorbed into counter <tx_cnt>: 1 register on signal <tx_cnt>.
The following registers are absorbed into counter <rx_cnt>: 1 register on signal <rx_cnt>.
Unit <rocketiox2_top> synthesized (advanced).

Synthesizing (advanced) Unit <sync_fifo>.
The following registers are absorbed into counter <data_count_m1>: 1 register on signal <data_count_m1>.
The following registers are absorbed into counter <data_count_int>: 1 register on signal <data_count_int>.
Unit <sync_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <trn_rx_128>.
The following registers are absorbed into accumulator <b_cnt>: 1 register on signal <b_cnt>.
The following registers are absorbed into counter <u_cnt>: 1 register on signal <u_cnt>.
Unit <trn_rx_128> synthesized (advanced).

Synthesizing (advanced) Unit <ui_rd_data>.
The following registers are absorbed into counter <not_strict_mode.rd_data_buf_addr_r_lcl>: 1 register on signal <not_strict_mode.rd_data_buf_addr_r_lcl>.
Unit <ui_rd_data> synthesized (advanced).

Synthesizing (advanced) Unit <ui_wr_data>.
The following registers are absorbed into counter <data_buf_addr_cnt_r>: 1 register on signal <data_buf_addr_cnt_r>.
The following registers are absorbed into counter <rd_data_indx_r>: 1 register on signal <rd_data_indx_r>.
The following registers are absorbed into counter <wr_data_indx_r>: 1 register on signal <wr_data_indx_r>.
Unit <ui_wr_data> synthesized (advanced).

Synthesizing (advanced) Unit <usr_data_buf_64b>.
The following registers are absorbed into counter <tx_wait>: 1 register on signal <tx_wait>.
Unit <usr_data_buf_64b> synthesized (advanced).

Synthesizing (advanced) Unit <sync_fifo>.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<0>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<1>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<2>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<3>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<4>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<5>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<6>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<7>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<8>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<9>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<10>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<11>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<12>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<13>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<14>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<15>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<16>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<17>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<18>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<19>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<20>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<21>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<22>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<23>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<24>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<25>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<26>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<27>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<28>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<29>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<30>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<31>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<32>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<33>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<34>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<35>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<36>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<37>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<38>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<39>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<40>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<41>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<42>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<43>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<44>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<45>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<46>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<47>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<48>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<49>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<50>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<51>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<52>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<53>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<54>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<55>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<56>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<57>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<58>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<59>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<60>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<61>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<62>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<63>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<64>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<65>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<66>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<67>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<68>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<69>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<70>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<71>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<72>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<73>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<74>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<75>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<76>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<77>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<78>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<79>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<80>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<81>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<82>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<83>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<84>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<85>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<86>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<87>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<88>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<89>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<90>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<91>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<92>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<93>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<94>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<95>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<96>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<97>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<98>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<99>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<100>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<101>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<102>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<103>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<104>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<105>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<106>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<107>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<108>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<109>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<110>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<111>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<112>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<113>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<114>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<115>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<116>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<117>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<118>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<119>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<120>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<121>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<122>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<123>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<124>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<125>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<126>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<127>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<128>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<129>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<130>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<131>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<132>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<133>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<134>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<135>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<136>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<137>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<138>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<139>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<140>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:1317 - HDL ADVISOR - A dynamic shift register was found for signal <data_count_m1[2]_regBank[7][141]_wide_mux_4_OUT<141>> and currently occupies 8 logic cells (4 slices) for the flip-flop chain and additional logic cells for the multiplexer. Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <sync_fifo> synthesized (advanced).
WARNING:Xst:2677 - Node <shift_0_72> of sequential type is unconnected in block <trn_tx_128>.
WARNING:Xst:2677 - Node <tag_addra_5> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <tag_addra_6> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <tag_addra_7> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <tlp_tag_addra_5> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <tlp_tag_addra_6> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <tlp_tag_addra_7> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_96> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_97> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_98> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_99> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_100> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_101> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_102> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_103> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_104> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_105> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_106> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_107> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_108> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_109> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_110> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_111> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_112> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_113> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_114> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_115> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_116> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_117> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_118> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_119> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_120> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_121> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_122> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_123> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_124> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_125> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_126> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <pre_cpld_data_127> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <app_addr_r1_28> of sequential type is unconnected in block <ui_cmd>.
WARNING:Xst:2677 - Node <app_addr_r2_28> of sequential type is unconnected in block <ui_cmd>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 16x256-bit single-port distributed Read Only RAM      : 1
 16x32-bit single-port distributed Read Only RAM       : 8
 4x2-bit single-port distributed Read Only RAM         : 1
 4x21-bit single-port distributed Read Only RAM        : 2
 4x3-bit single-port distributed Read Only RAM         : 3
 4x4-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 3
 3x3-bit multiplier                                    : 2
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 171
 1-bit adder                                           : 13
 10-bit adder                                          : 5
 10-bit subtractor                                     : 4
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 2-bit adder                                           : 14
 2-bit adder carry in                                  : 1
 2-bit subtractor                                      : 22
 22-bit adder                                          : 4
 24-bit adder                                          : 1
 26-bit adder                                          : 2
 29-bit adder                                          : 2
 29-bit addsub                                         : 1
 29-bit subtractor                                     : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 7
 32-bit adder                                          : 6
 35-bit adder                                          : 4
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 5-bit adder                                           : 4
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 13
 6-bit adder                                           : 11
 6-bit adder carry in                                  : 1
 6-bit subtractor                                      : 5
 64-bit adder                                          : 2
 7-bit adder                                           : 6
 8-bit adder                                           : 28
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Adder Trees                                          : 2
 2-bit / 5-inputs adder tree                           : 1
 4-bit / 6-inputs adder tree                           : 1
# Counters                                             : 146
 1-bit up counter                                      : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 12-bit up counter                                     : 2
 16-bit up counter                                     : 3
 2-bit down counter                                    : 4
 2-bit up counter                                      : 13
 20-bit down counter                                   : 1
 27-bit up counter                                     : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 19
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 5
 4-bit down counter                                    : 1
 4-bit up counter                                      : 40
 4-bit updown counter                                  : 2
 48-bit up counter                                     : 8
 5-bit down counter                                    : 2
 5-bit up counter                                      : 14
 5-bit updown counter                                  : 3
 6-bit down counter                                    : 3
 6-bit up counter                                      : 1
 64-bit up counter                                     : 2
 7-bit up counter                                      : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 10
 9-bit up counter                                      : 1
# Accumulators                                         : 4
 16-bit up accumulator                                 : 2
 3-bit up accumulator                                  : 1
 6-bit up accumulator                                  : 1
# Registers                                            : 17267
 Flip-Flops                                            : 17267
# Comparators                                          : 192
 1-bit comparator equal                                : 13
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 6
 11-bit comparator lessequal                           : 1
 15-bit comparator equal                               : 4
 16-bit comparator equal                               : 5
 19-bit comparator greater                             : 1
 2-bit comparator equal                                : 69
 2-bit comparator greater                              : 4
 2-bit comparator lessequal                            : 2
 21-bit comparator equal                               : 1
 22-bit comparator not equal                           : 4
 27-bit comparator greater                             : 1
 29-bit comparator lessequal                           : 1
 3-bit comparator equal                                : 5
 3-bit comparator greater                              : 2
 3-bit comparator lessequal                            : 5
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 4
 32-bit comparator not equal                           : 2
 35-bit comparator greater                             : 4
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 11
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 11
 5-bit comparator lessequal                            : 4
 6-bit comparator greater                              : 4
 6-bit comparator lessequal                            : 1
 64-bit comparator greater                             : 1
 7-bit comparator lessequal                            : 1
 7-bit comparator not equal                            : 4
 8-bit comparator greater                              : 1
 8-bit comparator not equal                            : 2
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 3689
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 2-to-1 multiplexer                              : 1737
 1-bit 4-to-1 multiplexer                              : 321
 1-bit 64-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 438
 10-bit 2-to-1 multiplexer                             : 45
 11-bit 2-to-1 multiplexer                             : 11
 12-bit 2-to-1 multiplexer                             : 16
 128-bit 2-to-1 multiplexer                            : 39
 128-bit 7-to-1 multiplexer                            : 1
 15-bit 2-to-1 multiplexer                             : 13
 16-bit 2-to-1 multiplexer                             : 85
 16-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 113
 21-bit 2-to-1 multiplexer                             : 2
 22-bit 2-to-1 multiplexer                             : 12
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 102
 3-bit 3-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 69
 32-bit 20-to-1 multiplexer                            : 1
 35-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 35
 4-bit 4-to-1 multiplexer                              : 73
 40-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 57
 5-bit 8-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 85
 64-bit 2-to-1 multiplexer                             : 12
 7-bit 2-to-1 multiplexer                              : 37
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 323
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 6
 9-bit 4-to-1 multiplexer                              : 2
 96-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 8
 1-bit shifter logical left                            : 7
 30-bit shifter logical right                          : 1
# FSMs                                                 : 56
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <shift_0_1> (without init value) has a constant value of 1 in block <trn_tx_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_d_24> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_23> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_22> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_21> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_20> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_19> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_18> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_17> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_12> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_9> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_8> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_7> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_6> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_3> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_2> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_24> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_23> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_22> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_21> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_20> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_19> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_18> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_17> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_12> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_9> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_8> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_7> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_6> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_3> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_2> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mwr_len_byte_0> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_len_byte_1> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mrd_len_byte_0> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mrd_len_byte_1> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mrd_perf_post_0> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_perf_post_0> (without init value) has a constant value of 0 in block <BMD_EP_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_addr_r_1> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_addr_r_2> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_r_1> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_addr_r_0> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_r_2> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_addr_r_0> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <app_af_cmd_1> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <app_af_cmd_2> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <periodic_rd_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <calib_width> (without init value) has a constant value of 1 in block <phy_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdlvl_err_0> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <a_i[18]_clk_DFF_2277> in Unit <BMD_EP_MEM> is equivalent to the following 31 FFs/Latches, which will be removed : <a_i[18]_clk_DFF_2278> <a_i[18]_clk_DFF_2279> <a_i[18]_clk_DFF_2280> <a_i[18]_clk_DFF_2281> <a_i[18]_clk_DFF_2282> <a_i[18]_clk_DFF_2283> <a_i[18]_clk_DFF_2284> <a_i[18]_clk_DFF_2285> <a_i[18]_clk_DFF_2286> <a_i[18]_clk_DFF_2287> <a_i[18]_clk_DFF_2288> <a_i[18]_clk_DFF_2289> <a_i[18]_clk_DFF_2290> <a_i[18]_clk_DFF_2293> <a_i[18]_clk_DFF_2291> <a_i[18]_clk_DFF_2292> <a_i[18]_clk_DFF_2294> <a_i[18]_clk_DFF_2295> <a_i[18]_clk_DFF_2296> <a_i[18]_clk_DFF_2297> <a_i[18]_clk_DFF_2298> <a_i[18]_clk_DFF_2299> <a_i[18]_clk_DFF_2300> <a_i[18]_clk_DFF_2301> <a_i[18]_clk_DFF_2302> <a_i[18]_clk_DFF_2303> <a_i[18]_clk_DFF_2304> <a_i[18]_clk_DFF_2305> <a_i[18]_clk_DFF_2306> <a_i[18]_clk_DFF_2307> <a_i[18]_clk_DFF_2308> 
INFO:Xst:2261 - The FF/Latch <rxdisperr_temp_0> in Unit <rocketiox2_top> is equivalent to the following FF/Latch, which will be removed : <debug_o_73> 
INFO:Xst:2261 - The FF/Latch <rxdisperr_temp_1> in Unit <rocketiox2_top> is equivalent to the following FF/Latch, which will be removed : <debug_o_74> 
INFO:Xst:2261 - The FF/Latch <rxdisperr_temp_2> in Unit <rocketiox2_top> is equivalent to the following FF/Latch, which will be removed : <debug_o_75> 
INFO:Xst:2261 - The FF/Latch <rxdisperr_temp_3> in Unit <rocketiox2_top> is equivalent to the following FF/Latch, which will be removed : <debug_o_76> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_44> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_300> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_255> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_511> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_39> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_295> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_154> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_410> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_204> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_460> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_149> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_405> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_72> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_328> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_67> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_323> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_103> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_359> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_182> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_438> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_232> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_488> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_227> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_483> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_177> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_433> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_21> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_277> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_16> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_272> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_5> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_261> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_131> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_387> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_126> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_382> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_90> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_346> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_85> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_341> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_34> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_290> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_250> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_506> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_245> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_501> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_195> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_451> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_29> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_285> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_144> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_400> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_139> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_395> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_62> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_318> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_57> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_313> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_172> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_428> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_222> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_478> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_217> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_473> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_167> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_423> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_11> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_267> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_0> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_256> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_121> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_377> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_116> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_372> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_80> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_336> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_75> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_331> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_190> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_446> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_240> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_496> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_235> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_491> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_185> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_441> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_24> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_280> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_19> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_275> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_8> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_264> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_98> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_354> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_134> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_390> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_129> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_385> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_52> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_308> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_47> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_303> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_162> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_418> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_212> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_468> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_207> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_463> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_157> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_413> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_111> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_367> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_106> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_362> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_65> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_321> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_70> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_326> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_180> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_436> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_230> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_486> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_225> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_481> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_175> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_431> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_14> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_270> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_3> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_259> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_93> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_349> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_88> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_344> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_124> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_380> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_119> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_375> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_42> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_298> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_253> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_509> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_248> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_504> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_198> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_454> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_37> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_293> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_152> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_408> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_202> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_458> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_147> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_403> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_101> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_357> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_55> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_311> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_60> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_316> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_170> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_426> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_220> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_476> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_215> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_471> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_165> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_421> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_83> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_339> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_78> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_334> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_114> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_370> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_109> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_365> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_188> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_444> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_243> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_499> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_238> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_494> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_193> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_449> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_32> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_288> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_27> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_283> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_142> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_398> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_137> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_393> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_160> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_416> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_210> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_466> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_205> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_461> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_155> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_411> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_73> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_329> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_68> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_324> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_104> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_360> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_183> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_439> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_233> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_489> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_228> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_484> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_178> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_434> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_22> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_278> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_17> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_273> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_6> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_262> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_96> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_352> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_132> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_388> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_127> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_383> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_50> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_306> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_45> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_301> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_196> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_452> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_251> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_507> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_246> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_502> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_150> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_406> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_200> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_456> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_145> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_401> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_58> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_314> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_63> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_319> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_12> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_268> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_223> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_479> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_218> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_474> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_173> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_429> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_168> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_424> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_1> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_257> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_91> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_347> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_86> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_342> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_122> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_378> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_117> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_373> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_40> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_296> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_35> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_291> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_186> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_442> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_241> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_497> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_236> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_492> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_191> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_447> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_9> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_265> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_99> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_355> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_140> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_396> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_135> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_391> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_48> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_304> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_53> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_309> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_163> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_419> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_213> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_469> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_208> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_464> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_158> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_414> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_81> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_337> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_76> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_332> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_112> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_368> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_107> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_363> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_30> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_286> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_25> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_281> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_176> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_432> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_231> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_487> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_226> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_482> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_181> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_437> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_94> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_350> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_89> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_345> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_4> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_260> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_130> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_386> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_125> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_381> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_43> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_299> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_254> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_510> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_249> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_505> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_199> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_455> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_38> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_294> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_153> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_409> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_203> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_459> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_148> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_404> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_71> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_327> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_66> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_322> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_102> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_358> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_20> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_276> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_15> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_271> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_166> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_422> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_221> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_477> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_216> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_472> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_171> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_427> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_84> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_340> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_79> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_335> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_120> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_376> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_115> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_371> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_189> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_445> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_244> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_500> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_239> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_495> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_194> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_450> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_33> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_289> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_28> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_284> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_143> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_399> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_138> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_394> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_61> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_317> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_56> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_312> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_10> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_266> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_156> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_412> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_211> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_467> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_206> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_462> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_161> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_417> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_74> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_330> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_69> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_325> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_110> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_366> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_105> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_361> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_184> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_440> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_234> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_490> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_229> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_485> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_179> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_435> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_23> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_279> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_18> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_274> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_7> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_263> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_97> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_353> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_133> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_389> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_128> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_384> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_51> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_307> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_46> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_302> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_59> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_315> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_64> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_320> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_174> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_430> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_224> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_480> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_219> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_475> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_169> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_425> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_13> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_269> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_2> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_258> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_92> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_348> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_87> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_343> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_123> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_379> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_118> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_374> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_41> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_297> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_252> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_508> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_247> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_503> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_197> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_453> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_36> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_292> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_151> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_407> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_201> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_457> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_146> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_402> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_100> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_356> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_49> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_305> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_54> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_310> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_164> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_420> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_214> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_470> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_209> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_465> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_159> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_415> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_82> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_338> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_77> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_333> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_113> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_369> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_108> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_364> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_192> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_448> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_242> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_498> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_237> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_493> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_187> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_443> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_31> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_287> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_26> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_282> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_141> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_397> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_136> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_392> 
INFO:Xst:2261 - The FF/Latch <ddr2_tx_95> in Unit <DDR3_Ctrl_Top> is equivalent to the following FF/Latch, which will be removed : <ddr2_tx_351> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_1> is equivalent to the following 2 FFs/Latches, which will be removed : <rcd_active_r> <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_2> is equivalent to the following 2 FFs/Latches, which will be removed : <rcd_active_r> <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_3> is equivalent to the following 2 FFs/Latches, which will be removed : <rcd_active_r> <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_4> is equivalent to the following 2 FFs/Latches, which will be removed : <rcd_active_r> <end_rcd> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_22> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_20> 
INFO:Xst:2261 - The FF/Latch <dm_ce_0_0> in Unit <phy_write> is equivalent to the following 7 FFs/Latches, which will be removed : <dm_ce_0_1> <dm_ce_0_2> <dm_ce_0_3> <dm_ce_0_4> <dm_ce_0_5> <dm_ce_0_6> <dm_ce_0_7> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_15> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_13> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_14> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_12> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_11> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_9> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_10> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_8> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_3> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_1> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_27> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_25> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_26> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_24> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_7> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_5> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_6> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_4> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_19> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_17> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_18> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_16> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_31> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_29> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_30> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_28> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_2> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_0> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_23> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_21> 
INFO:Xst:2261 - The FF/Latch <dlyinc_rsync_mux_0> in Unit <phy_dly_ctrl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyinc_rsync_mux_1> <dlyinc_rsync_mux_2> <dlyinc_rsync_mux_3> 
INFO:Xst:2261 - The FF/Latch <rst_rsync_0> in Unit <phy_rdclk_gen> is equivalent to the following 3 FFs/Latches, which will be removed : <rst_rsync_1> <rst_rsync_2> <rst_rsync_3> 
INFO:Xst:2261 - The FF/Latch <phy_bank0_1> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_bank1_1> 
INFO:Xst:2261 - The FF/Latch <phy_bank0_2> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_bank1_2> 
INFO:Xst:2261 - The FF/Latch <phy_ras_n0> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_ras_n1> 
INFO:Xst:2261 - The FF/Latch <phy_address0_0> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_0> 
INFO:Xst:2261 - The FF/Latch <phy_address0_1> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_1> 
INFO:Xst:2261 - The FF/Latch <phy_address0_2> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_2> 
INFO:Xst:2261 - The FF/Latch <phy_address0_3> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_3> 
INFO:Xst:2261 - The FF/Latch <phy_address0_4> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_4> 
INFO:Xst:2261 - The FF/Latch <phy_address0_5> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_5> 
INFO:Xst:2261 - The FF/Latch <phy_cke0_0> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_cke1_0> 
INFO:Xst:2261 - The FF/Latch <phy_address0_6> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_6> 
INFO:Xst:2261 - The FF/Latch <phy_cas_n1> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_cas_n0> 
INFO:Xst:2261 - The FF/Latch <phy_address0_7> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_7> 
INFO:Xst:2261 - The FF/Latch <phy_address0_10> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_10> 
INFO:Xst:2261 - The FF/Latch <phy_address0_8> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_8> 
INFO:Xst:2261 - The FF/Latch <phy_address0_11> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_11> 
INFO:Xst:2261 - The FF/Latch <phy_address0_9> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_9> 
INFO:Xst:2261 - The FF/Latch <phy_address0_12> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_12> 
INFO:Xst:2261 - The FF/Latch <phy_address0_13> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_13> 
INFO:Xst:2261 - The FF/Latch <phy_address0_14> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address1_14> 
INFO:Xst:2261 - The FF/Latch <phy_we_n1> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_we_n0> 
INFO:Xst:2261 - The FF/Latch <phy_odt0_0> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_odt1_0> 
INFO:Xst:2261 - The FF/Latch <phy_bank0_0> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_bank1_0> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_active_dly_3> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_active_dly_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_active_dly_4> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_active_dly_4> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_10> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_10> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_11> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_11> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_12> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_12> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_13> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_13> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_14> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_14> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_15> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_15> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_0> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_1> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_1> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_3> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_2> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_4> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_6> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_4> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_7> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_5> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_9> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_6> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_10> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_7> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_12> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_8> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_13> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_9> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_0> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_0> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_1> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_1> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_2> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_2> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_3> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_4> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_4> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_5> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_5> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_6> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_6> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_7> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_7> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_8> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_8> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_clkdly_cnt_9> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_clkdly_cnt_9> 
INFO:Xst:2261 - The FF/Latch <dlyce_rsync_0> in Unit <phy_rdlvl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyce_rsync_1> <dlyce_rsync_2> <dlyce_rsync_3> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_10> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_10> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_11> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_11> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_12> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_12> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_13> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_13> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_14> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_14> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_20> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_20> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_15> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_15> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_21> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_21> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_16> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_16> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_22> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_22> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_17> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_17> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_18> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_18> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_23> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_23> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_19> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_19> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_24> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_24> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_30> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_30> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_25> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_25> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_31> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_31> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_26> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_26> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_32> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_32> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_27> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_27> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_33> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_33> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_28> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_28> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_29> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_29> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_34> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_34> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_35> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_35> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_36> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_36> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_37> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_37> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_38> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_38> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_39> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_39> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_15> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_10> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_16> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_11> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_18> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_12> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_19> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_13> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_21> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_14> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_22> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_15> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_0> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_0> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_1> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_1> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_2> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_2> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_3> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_3> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_4> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_4> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_5> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_5> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_6> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_6> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_active_dly_0> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_active_dly_0> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_7> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_7> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_8> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_8> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_active_dly_1> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_active_dly_1> 
INFO:Xst:2261 - The FF/Latch <dlyval_dqs_9> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <dlyval_dq_9> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_active_dly_2> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_active_dly_2> 
INFO:Xst:2261 - The FF/Latch <l_addend_0> in Unit <phy_pd> is equivalent to the following FF/Latch, which will be removed : <h_addend_0> 
INFO:Xst:2261 - The FF/Latch <trn_fc_sel_i_250_0> in Unit <pcie_trn_128> is equivalent to the following 2 FFs/Latches, which will be removed : <trn_fc_sel_i_250_1> <trn_fc_sel_i_250_2> 
INFO:Xst:2261 - The FF/Latch <user_250_sp_d_0> in Unit <pcie_cfg_128> is equivalent to the following 21 FFs/Latches, which will be removed : <user_250_sp_d_1> <user_250_sp_d_2> <user_250_sp_d_3> <user_250_sp_d_4> <user_250_sp_d_5> <user_250_sp_d_6> <user_250_d_0> <user_250_d_4> <user_250_d_11> <user_250_d_13> <user_250_d_14> <user_250_d_15> <user_250_d_16> <user_250_d_93> <user_250_d_95> <user_250_d_97> <user_250_d_98> <user_250_d_102> <user_250_d_104> <user_250_d_117> <user_250_d_125> 
INFO:Xst:2261 - The FF/Latch <user_250_d_34> in Unit <pcie_cfg_128> is equivalent to the following 136 FFs/Latches, which will be removed : <user_250_d_35> <user_250_d_36> <user_250_d_37> <user_250_d_38> <user_250_d_39> <user_250_d_40> <user_250_d_41> <user_250_d_42> <user_250_d_43> <user_250_d_44> <user_250_d_45> <user_250_d_46> <user_250_d_47> <user_250_d_48> <user_250_d_49> <user_250_d_50> <user_250_d_51> <user_250_d_52> <user_250_d_53> <user_250_d_54> <user_250_d_55> <user_250_d_56> <user_250_d_57> <user_250_d_58> <user_250_d_59> <user_250_d_60> <user_250_d_61> <user_250_d_62> <user_250_d_63> <user_250_d_64> <user_250_d_65> <user_250_d_66> <user_250_d_67> <user_250_d_68> <user_250_d_69> <user_250_d_70> <user_250_d_71> <user_250_d_72> <user_250_d_73> <user_250_d_74> <user_250_d_75> <user_250_d_76> <user_250_d_77> <user_250_d_78> <user_250_d_79> <user_250_d_80> <user_250_d_81> <user_250_d_82> <user_250_d_94> <user_250_d_96> <user_250_d_99> <user_250_d_100> <user_250_d_101> <user_250_d_103> <user_250_d_105>
   <user_250_d_106> <user_250_d_107> <user_250_d_108> <user_250_d_109> <user_250_d_110> <user_250_d_111> <user_250_d_112> <user_250_d_113> <user_250_d_114> <user_250_d_115> <user_250_d_116> <user_250_d_118> <user_250_d_119> <user_250_d_120> <user_250_d_121> <user_250_d_122> <user_250_d_123> <user_250_d_124> <user_250_d_126> <user_250_d_127> <user_250_d_128> <user_250_d_129> <user_250_d_130> <user_250_d_131> <user_250_d_132> <user_250_d_133> <user_250_d_134> <user_250_d_135> <user_250_d_136> <user_250_d_137> <user_250_d_138> <user_250_d_139> <user_250_d_140> <user_250_d_141> <user_250_d_142> <user_250_d_143> <user_250_d_144> <user_250_d_145> <user_250_d_146> <user_250_d_147> <user_250_d_148> <user_250_d_149> <user_250_d_150> <user_250_d_151> <user_250_d_152> <user_250_d_153> <user_250_d_154> <user_250_d_155> <user_250_d_156> <user_250_d_157> <user_250_d_158> <user_250_d_159> <user_250_d_160> <user_250_d_161> <user_250_d_162> <user_250_d_163> <user_250_d_164> <user_250_d_165> <user_250_d_166> <user_250_d_167>
   <user_250_d_168> <user_250_d_169> <user_250_d_170> <user_250_d_171> <user_250_d_172> <user_250_d_173> <user_250_d_174> <user_250_d_175> <user_250_d_176> <user_250_d_177> <user_250_d_178> <user_250_d_179> <user_250_d_180> <user_250_d_181> <user_250_d_182> <user_250_d_183> <user_250_d_184> <user_250_d_185> <user_250_d_186> <user_250_d_187> <user_250_d_188> 
INFO:Xst:2261 - The FF/Latch <app_wdf_mask_r1_0> in Unit <ui_wr_data> is equivalent to the following 31 FFs/Latches, which will be removed : <app_wdf_mask_r1_1> <app_wdf_mask_r1_2> <app_wdf_mask_r1_3> <app_wdf_mask_r1_4> <app_wdf_mask_r1_5> <app_wdf_mask_r1_6> <app_wdf_mask_r1_7> <app_wdf_mask_r1_8> <app_wdf_mask_r1_9> <app_wdf_mask_r1_10> <app_wdf_mask_r1_11> <app_wdf_mask_r1_12> <app_wdf_mask_r1_13> <app_wdf_mask_r1_14> <app_wdf_mask_r1_15> <app_wdf_mask_r1_16> <app_wdf_mask_r1_17> <app_wdf_mask_r1_18> <app_wdf_mask_r1_19> <app_wdf_mask_r1_20> <app_wdf_mask_r1_21> <app_wdf_mask_r1_22> <app_wdf_mask_r1_23> <app_wdf_mask_r1_24> <app_wdf_mask_r1_25> <app_wdf_mask_r1_26> <app_wdf_mask_r1_27> <app_wdf_mask_r1_28> <app_wdf_mask_r1_29> <app_wdf_mask_r1_30> <app_wdf_mask_r1_31> 
INFO:Xst:2261 - The FF/Latch <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_4> in Unit <mc> is equivalent to the following 3 FFs/Latches, which will be removed : <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_5> <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_6> <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_7> 
INFO:Xst:2261 - The FF/Latch <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_4> in Unit <mc> is equivalent to the following 3 FFs/Latches, which will be removed : <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_5> <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_6> <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_7> 
INFO:Xst:2261 - The FF/Latch <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_4> in Unit <mc> is equivalent to the following 3 FFs/Latches, which will be removed : <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_5> <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_6> <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_7> 
INFO:Xst:2261 - The FF/Latch <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_7> in Unit <mc> is equivalent to the following 3 FFs/Latches, which will be removed : <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_6> <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_5> <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_4> 
WARNING:Xst:1710 - FF/Latch <trn_fc_sel_i_250_0> (without init value) has a constant value of 0 in block <pcie_trn_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trn_fc_sel_i_250_500_0> (without init value) has a constant value of 0 in block <pcie_trn_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trn_fc_sel_i_250_500_1> (without init value) has a constant value of 0 in block <pcie_trn_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trn_fc_sel_i_250_500_2> (without init value) has a constant value of 0 in block <pcie_trn_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trn_terr_fwd_n_i_reg> (without init value) has a constant value of 1 in block <trn_tx_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trn_terr_fwd_n_i_reg_500> (without init value) has a constant value of 1 in block <trn_tx_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_0_0> (without init value) has a constant value of 1 in block <trn_tx_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trn_rnp_ok_n_250> (without init value) has a constant value of 0 in block <trn_rx_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_250_sp_d_0> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_34> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_sp_d_toggle_0> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_sp_d_toggle_1> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_sp_d_toggle_2> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_sp_d_toggle_3> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_sp_d_toggle_4> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_sp_d_toggle_5> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_sp_d_toggle_6> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_140> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_139> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_138> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_137> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_136> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_135> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_134> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_133> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_132> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_141> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_142> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_143> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_144> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_145> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_146> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_147> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_148> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_149> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_150> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_113> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_114> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_115> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_116> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_117> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_118> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_119> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_120> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_121> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_122> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_123> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_124> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_125> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_126> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_127> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_128> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_129> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_130> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_131> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_170> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_171> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_172> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_173> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_174> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_175> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_176> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_177> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_178> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_179> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_180> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_181> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_182> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_183> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_184> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_185> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_186> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_187> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_188> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_151> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_152> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_153> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_154> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_155> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_156> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_157> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_158> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_159> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_160> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_161> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_162> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_163> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_164> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_165> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_166> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_167> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_168> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_169> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_46> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_47> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_48> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_49> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_50> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_51> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_52> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_53> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_54> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_55> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_56> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_57> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_58> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_59> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_60> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_61> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_62> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_63> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_64> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_0> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_4> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_11> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_13> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_14> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_15> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_16> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_34> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_35> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_36> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_37> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_38> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_39> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_40> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_41> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_42> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_43> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_44> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_45> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_94> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_95> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_96> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_97> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_98> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_99> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_100> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_101> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_102> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_103> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_104> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_105> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_106> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_107> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_108> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_109> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_110> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_111> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_112> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_65> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_66> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_67> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_68> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_69> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_70> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_71> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_72> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_73> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_74> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_75> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_76> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_77> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_78> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_79> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_80> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_81> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_82> (without init value) has a constant value of 0 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <user_250_d_500_93> (without init value) has a constant value of 1 in block <pcie_cfg_128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_10> of sequential type is unconnected in block <pcie_brams_v6>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_11> of sequential type is unconnected in block <pcie_brams_v6>.
WARNING:Xst:2677 - Node <wr_lat_2.waddr_dly_12> of sequential type is unconnected in block <pcie_brams_v6>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_10> of sequential type is unconnected in block <pcie_brams_v6>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_11> of sequential type is unconnected in block <pcie_brams_v6>.
WARNING:Xst:2677 - Node <raddr_lat_2.raddr_dly_12> of sequential type is unconnected in block <pcie_brams_v6>.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_0> (without init value) has a constant value of 0 in block <ui_wr_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_hi_pri_r1> (without init value) has a constant value of 0 in block <ui_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_hi_pri_r2> (without init value) has a constant value of 0 in block <ui_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_priority_r> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_7> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_4> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_priority_r> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_4> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_priority_r> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_4> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_priority_r> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <periodic_read_request.periodic_rd_arb0/grant_r_0> of sequential type is unconnected in block <rank_common>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0011  | 000
 0110  | 001
 0111  | 011
 0001  | 010
 1000  | 110
 1001  | 111
 0010  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
----------------------------------------------------
 State                     | Encoding
----------------------------------------------------
 0000000000000100000000000 | 000000000000000000001
 0010000000000000000000000 | 000000000000000000010
 0000100000000000000000000 | 000000000000000000100
 0100000000000000000000000 | 000000000000000001000
 1000000000000000000000000 | 000000000000000010000
 0000000010000000000000000 | 000000000000000100000
 0000000100000000000000000 | 000000000000001000000
 0000000000000000000000010 | 000000000000010000000
 0000001000000000000000000 | 000000000000100000000
 0000000000000000000000001 | 000000000001000000000
 0000000000010000000000000 | 000000000010000000000
 0000000000000000010000000 | 000000000100000000000
 0000010000000000000000000 | 000000001000000000000
 0000000000000000000000100 | 000000010000000000000
 0000000000000000000001000 | 000000100000000000000
 0000000000000000001000000 | 000001000000000000000
 0000000000100000000000000 | 000010000000000000000
 0001000000000000000000000 | 000100000000000000000
 0000000000000000100000000 | 001000000000000000000
 0000000000000001000000000 | 010000000000000000000
 0000000000000010000000000 | 100000000000000000000
----------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_tx_128_i/FSM_0> on signal <reg_state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FSM_8> on signal <bmd_128_tx_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Optimizing FSM <pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FSM_9> on signal <state[1:4]> with ONE-HOT encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 0010  | 0010
 0100  | 0100
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/FSM_12> on signal <rd_intr_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 10
 1000  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/FSM_10> on signal <wr_intr_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 10
 1000  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/FSM_11> on signal <intr_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Optimizing FSM <pcie_2_0_inst/app/BMD/BMD_EP/EP_RX/FSM_7> on signal <state[1:6]> with ONE-HOT encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_2_0_inst/app/BMD/BMD_EP/EP_MEM/FSM_5> on signal <wr_mem_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0010  | 01
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_2_0_inst/app/BMD/BMD_EP/BMD_GEN2_I/FSM_6> on signal <bmd_gen2_fsm[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_2_0_inst/app/BMD/BMD_CF/FSM_13> on signal <cfg_intf_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------
Optimizing FSM <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/FSM_24> on signal <state_tx[1:7]> with ONE-HOT encoding.
Optimizing FSM <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/FSM_24> on signal <state_tx[1:7]> with ONE-HOT encoding.
---------------------
 State   | Encoding
---------------------
 0000001 | 0000001
 0000010 | 0000010
 0000100 | 0000100
 0001000 | 0001000
 0010000 | 0010000
 0100000 | 0100000
 1000000 | 1000000
---------------------
Optimizing FSM <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/FSM_25> on signal <state_rx[1:5]> with ONE-HOT encoding.
Optimizing FSM <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/FSM_25> on signal <state_rx[1:5]> with ONE-HOT encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 00010 | 00010
 00100 | 00100
 01000 | 01000
 10000 | 10000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_Ctrl_Top_inst/ddr3_case_inst/ddr_addr_ctr_u/FSM_22> on signal <rd_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_Ctrl_Top_inst/ddr3_case_inst/ddr_addr_ctr_u/FSM_23> on signal <wr_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_ddr3_ctrl/FSM_21> on signal <state[1:9]> with user encoding.
------------------------
 State     | Encoding
------------------------
 000000001 | 000000001
 000000010 | 000000010
 000000100 | 000000100
 000001000 | 000001000
 000010000 | 000010000
 010000000 | 010000000
 000100000 | 000100000
 001000000 | 001000000
 100000000 | 100000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/FSM_16> on signal <reset_state_r[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0001000
 100   | 0010000
 101   | 0100000
 110   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/FSM_14> on signal <init_state_r[1:37]> with one-hot encoding.
-------------------------------------------------
 State  | Encoding
-------------------------------------------------
 000000 | 0000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000010000
 010110 | 0000000000000000000000000000000100000
 000101 | 0000000000000000000000000000001000000
 000110 | 0000000000000000000000000000010000000
 000111 | 0000000000000000000000000000100000000
 001000 | 0000000000000000000000000001000000000
 001001 | 0000000000000000000000000010000000000
 001010 | 0000000000000000000000000100000000000
 001011 | 0000000000000000000000001000000000000
 001100 | 0000000000000000000000010000000000000
 001101 | 0000000000000000000000100000000000000
 010101 | 0000000000000000000001000000000000000
 011010 | 0000000000000000000010000000000000000
 011001 | 0000000000000000000100000000000000000
 001111 | 0000000000000000001000000000000000000
 010010 | 0000000000000000010000000000000000000
 010100 | 0000000000000000100000000000000000000
 010011 | 0000000000000001000000000000000000000
 010111 | 0000000000000010000000000000000000000
 011111 | 0000000000000100000000000000000000000
 011000 | 0000000000001000000000000000000000000
 011011 | 0000000000010000000000000000000000000
 011100 | 0000000000100000000000000000000000000
 010001 | 0000000001000000000000000000000000000
 101000 | 0000000010000000000000000000000000000
 001110 | 0000000100000000000000000000000000000
 100011 | 0000001000000000000000000000000000000
 101010 | 0000010000000000000000000000000000000
 010000 | 0000100000000000000000000000000000000
 011110 | unreached
 100000 | 0001000000000000000000000000000000000
 100001 | 0010000000000000000000000000000000000
 100010 | 0100000000000000000000000000000000000
 100101 | unreached
 100100 | unreached
 100111 | unreached
 011101 | unreached
 101001 | 1000000000000000000000000000000000000
-------------------------------------------------
INFO:Xst:2146 - In block <phy_wrlvl>, Counter <dqs_count_r> <dqs_count_rep2> <dqs_count_rep1> are equivalent, XST will keep only <dqs_count_r>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/FSM_15> on signal <wl_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0100  | 0100
 0011  | 0011
 1000  | 1000
 0111  | 0111
 0110  | 0110
 0101  | 0101
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_19> on signal <cal2_state_r[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 110   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_17> on signal <cal1_state_r[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 01100 | 01100
 01011 | 01011
 00100 | 00100
 00111 | 00111
 00101 | 00101
 01101 | 01101
 00110 | 00110
 01000 | 01000
 10010 | 10010
 01010 | 01010
 01111 | 01111
 01110 | 01110
 10000 | 10000
 01001 | 01001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_18> on signal <cal_clkdiv_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0101  | 0101
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/FSM_20> on signal <pd_state_r[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
INFO:Xst:2146 - In block <PCIE_GTP_Interface>, Counter <Tx_Comm_Fifo_Rd_Cnt> <Rx_Data_Fifo_Rd_Cnt> <rd_cmd_rdreq_cnt> <rd_data_rdreq_cnt> <From_DDR2_Fifo_Rd_En_Cnt> <DDR3_TO_GTX_FIFO_Rd_En_Cnt> are equivalent, XST will keep only <Tx_Comm_Fifo_Rd_Cnt>.
WARNING:Xst:1710 - FF/Latch <app_af_addr_0> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <app_af_addr_1> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <app_af_addr_2> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <app_af_addr_29> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <app_af_addr_30> (without init value) has a constant value of 0 in block <ddr3_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ddr2_pre_flag_r> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <ddr2_refresh_flag_r> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <reg_count_23_16_5> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <reg_count_23_16_6> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <reg_count_23_16_7> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <pmwr_addr_0> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <pmwr_addr_1> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <pmrd_addr_0> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <pmrd_addr_1> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <byte_count_0> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <byte_count_1> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <byte_count_2> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <byte_count_3> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <cpld_tlp_tag_0> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <cpld_tlp_tag_1> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <cpld_tlp_tag_2> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <cpld_tlp_tag_3> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <cpld_tlp_tag_4> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <cpld_tlp_tag_5> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <cpld_tlp_tag_6> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <cpld_tlp_tag_7> of sequential type is unconnected in block <BMD_RX_ENGINE>.
WARNING:Xst:2677 - Node <mrd_perf_31> of sequential type is unconnected in block <BMD_EP_MEM>.
WARNING:Xst:2677 - Node <mwr_perf_31> of sequential type is unconnected in block <BMD_EP_MEM>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:1710 - FF/Latch <maint_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_address0_0> (without init value) has a constant value of 0 in block <phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_address0_4> (without init value) has a constant value of 0 in block <phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_address0_6> (without init value) has a constant value of 0 in block <phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_address0_9> (without init value) has a constant value of 0 in block <phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_address0_11> (without init value) has a constant value of 0 in block <phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_address0_13> (without init value) has a constant value of 0 in block <phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_address0_14> (without init value) has a constant value of 0 in block <phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_bank0_2> (without init value) has a constant value of 0 in block <phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Transfer_Task_Cnt_0> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Transfer_Task_Cnt_1> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Transfer_Task_Cnt_2> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ZhuanFa_Cnt_0> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ZhuanFa_Cnt_1> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ZhuanFa_Cnt_2> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Transfer_Task_Cnt_r0_0> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Transfer_Task_Cnt_r0_1> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Transfer_Task_Cnt_r0_2> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Transfer_Task_Cnt_r1_0> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Transfer_Task_Cnt_r1_1> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Transfer_Task_Cnt_r1_2> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Transfer_Task_Cnt_r_0> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Transfer_Task_Cnt_r_1> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Transfer_Task_Cnt_r_2> (without init value) has a constant value of 0 in block <PCIE_GTP_Interface>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance brams[1].ram/use_ramb36.ramb36 in unit brams[1].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance brams[0].ram/use_ramb36.ramb36 in unit brams[0].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance GEN2_LINK.pipe_clk_bufgmux in unit pcie_clocking_v6 of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance MMCM_BASE_inst in unit iodelay_ctrl of type MMCM_BASE has been replaced by MMCM_ADV
INFO:Xst:1901 - Instance gen_ck_cpt[0].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[1].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[2].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[3].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[4].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[5].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[6].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[7].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:2261 - The FF/Latch <charisk_gtx_tx_r_0> in Unit <flashboard_protocol> is equivalent to the following FF/Latch, which will be removed : <charisk_gtx_tx_r_1> 
INFO:Xst:2261 - The FF/Latch <charisk_gtx_tx_r1_0> in Unit <flashboard_protocol> is equivalent to the following FF/Latch, which will be removed : <charisk_gtx_tx_r1_1> 
INFO:Xst:2261 - The FF/Latch <dlyinc_cpt_mux_1> in Unit <phy_dly_ctrl> is equivalent to the following 6 FFs/Latches, which will be removed : <dlyinc_cpt_mux_2> <dlyinc_cpt_mux_3> <dlyinc_cpt_mux_4> <dlyinc_cpt_mux_5> <dlyinc_cpt_mux_6> <dlyinc_cpt_mux_7> 
INFO:Xst:2261 - The FF/Latch <en_clk_cpt_odd_r_0> in Unit <phy_rdclk_gen> is equivalent to the following 9 FFs/Latches, which will be removed : <en_clk_cpt_odd_r_1> <en_clk_cpt_odd_r_2> <en_clk_cpt_odd_r_3> <en_clk_cpt_odd_r_4> <en_clk_cpt_odd_r_5> <en_clk_cpt_odd_r_6> <en_clk_cpt_odd_r_7> <en_clk_rsync_odd_r_0> <en_clk_rsync_odd_r_1> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_0> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_2> <phy_wrdata_4> <phy_wrdata_6> <phy_wrdata_8> <phy_wrdata_10> <phy_wrdata_12> <phy_wrdata_14> <phy_wrdata_16> <phy_wrdata_18> <phy_wrdata_20> <phy_wrdata_22> <phy_wrdata_24> <phy_wrdata_26> <phy_wrdata_28> <phy_wrdata_30> <phy_wrdata_32> <phy_wrdata_34> <phy_wrdata_36> <phy_wrdata_38> <phy_wrdata_40> <phy_wrdata_42> <phy_wrdata_44> <phy_wrdata_46> <phy_wrdata_48> <phy_wrdata_50> <phy_wrdata_52> <phy_wrdata_54> <phy_wrdata_56> <phy_wrdata_58> <phy_wrdata_60> <phy_wrdata_62> <phy_wrdata_131> <phy_wrdata_135> <phy_wrdata_139> <phy_wrdata_143> <phy_wrdata_147> <phy_wrdata_151> <phy_wrdata_155> <phy_wrdata_159> <phy_wrdata_163> <phy_wrdata_167> <phy_wrdata_171> <phy_wrdata_175> <phy_wrdata_179> <phy_wrdata_183> <phy_wrdata_187> <phy_wrdata_191> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_64> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_66> <phy_wrdata_68> <phy_wrdata_70> <phy_wrdata_72> <phy_wrdata_74> <phy_wrdata_76> <phy_wrdata_78> <phy_wrdata_80> <phy_wrdata_82> <phy_wrdata_84> <phy_wrdata_86> <phy_wrdata_88> <phy_wrdata_90> <phy_wrdata_92> <phy_wrdata_94> <phy_wrdata_96> <phy_wrdata_98> <phy_wrdata_100> <phy_wrdata_102> <phy_wrdata_104> <phy_wrdata_106> <phy_wrdata_108> <phy_wrdata_110> <phy_wrdata_112> <phy_wrdata_114> <phy_wrdata_116> <phy_wrdata_118> <phy_wrdata_120> <phy_wrdata_122> <phy_wrdata_124> <phy_wrdata_126> <phy_wrdata_195> <phy_wrdata_199> <phy_wrdata_203> <phy_wrdata_207> <phy_wrdata_211> <phy_wrdata_215> <phy_wrdata_219> <phy_wrdata_223> <phy_wrdata_227> <phy_wrdata_231> <phy_wrdata_235> <phy_wrdata_239> <phy_wrdata_243> <phy_wrdata_247> <phy_wrdata_251> <phy_wrdata_255> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_65> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_67> <phy_wrdata_69> <phy_wrdata_71> <phy_wrdata_73> <phy_wrdata_75> <phy_wrdata_77> <phy_wrdata_79> <phy_wrdata_81> <phy_wrdata_83> <phy_wrdata_85> <phy_wrdata_87> <phy_wrdata_89> <phy_wrdata_91> <phy_wrdata_93> <phy_wrdata_95> <phy_wrdata_97> <phy_wrdata_99> <phy_wrdata_101> <phy_wrdata_103> <phy_wrdata_105> <phy_wrdata_107> <phy_wrdata_109> <phy_wrdata_111> <phy_wrdata_113> <phy_wrdata_115> <phy_wrdata_117> <phy_wrdata_119> <phy_wrdata_121> <phy_wrdata_123> <phy_wrdata_125> <phy_wrdata_127> <phy_wrdata_193> <phy_wrdata_197> <phy_wrdata_201> <phy_wrdata_205> <phy_wrdata_209> <phy_wrdata_213> <phy_wrdata_217> <phy_wrdata_221> <phy_wrdata_225> <phy_wrdata_229> <phy_wrdata_233> <phy_wrdata_237> <phy_wrdata_241> <phy_wrdata_245> <phy_wrdata_249> <phy_wrdata_253> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_130> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_134> <phy_wrdata_138> <phy_wrdata_142> <phy_wrdata_146> <phy_wrdata_150> <phy_wrdata_154> <phy_wrdata_158> <phy_wrdata_162> <phy_wrdata_166> <phy_wrdata_170> <phy_wrdata_174> <phy_wrdata_178> <phy_wrdata_182> <phy_wrdata_186> <phy_wrdata_190> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_128> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_132> <phy_wrdata_136> <phy_wrdata_140> <phy_wrdata_144> <phy_wrdata_148> <phy_wrdata_152> <phy_wrdata_156> <phy_wrdata_160> <phy_wrdata_164> <phy_wrdata_168> <phy_wrdata_172> <phy_wrdata_176> <phy_wrdata_180> <phy_wrdata_184> <phy_wrdata_188> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_192> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_196> <phy_wrdata_200> <phy_wrdata_204> <phy_wrdata_208> <phy_wrdata_212> <phy_wrdata_216> <phy_wrdata_220> <phy_wrdata_224> <phy_wrdata_228> <phy_wrdata_232> <phy_wrdata_236> <phy_wrdata_240> <phy_wrdata_244> <phy_wrdata_248> <phy_wrdata_252> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_194> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_198> <phy_wrdata_202> <phy_wrdata_206> <phy_wrdata_210> <phy_wrdata_214> <phy_wrdata_218> <phy_wrdata_222> <phy_wrdata_226> <phy_wrdata_230> <phy_wrdata_234> <phy_wrdata_238> <phy_wrdata_242> <phy_wrdata_246> <phy_wrdata_250> <phy_wrdata_254> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_1> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_3> <phy_wrdata_5> <phy_wrdata_7> <phy_wrdata_9> <phy_wrdata_11> <phy_wrdata_13> <phy_wrdata_15> <phy_wrdata_17> <phy_wrdata_19> <phy_wrdata_21> <phy_wrdata_23> <phy_wrdata_25> <phy_wrdata_27> <phy_wrdata_29> <phy_wrdata_31> <phy_wrdata_33> <phy_wrdata_35> <phy_wrdata_37> <phy_wrdata_39> <phy_wrdata_41> <phy_wrdata_43> <phy_wrdata_45> <phy_wrdata_47> <phy_wrdata_49> <phy_wrdata_51> <phy_wrdata_53> <phy_wrdata_55> <phy_wrdata_57> <phy_wrdata_59> <phy_wrdata_61> <phy_wrdata_63> <phy_wrdata_129> <phy_wrdata_133> <phy_wrdata_137> <phy_wrdata_141> <phy_wrdata_145> <phy_wrdata_149> <phy_wrdata_153> <phy_wrdata_157> <phy_wrdata_161> <phy_wrdata_165> <phy_wrdata_169> <phy_wrdata_173> <phy_wrdata_177> <phy_wrdata_181> <phy_wrdata_185> <phy_wrdata_189> 
INFO:Xst:2261 - The FF/Latch <charisk_gtx_tx_0> in Unit <flashboard_protocol> is equivalent to the following FF/Latch, which will be removed : <charisk_gtx_tx_1> 
WARNING:Xst:2170 - Unit flashboard_nand : the following signal(s) form a combinatorial loop: wr_cmd_overflow, wr_cmd_overflow_w[1]_wr_cmd_overflow_OR_3312_o.
WARNING:Xst:2170 - Unit flashboard_nand : the following signal(s) form a combinatorial loop: wr_cmd_underflow, wr_cmd_underflow_w[1]_wr_cmd_underflow_OR_3315_o.
WARNING:Xst:2170 - Unit flashboard_nand : the following signal(s) form a combinatorial loop: wr_addr_overflow_w[1]_wr_addr_overflow_OR_3313_o, wr_addr_overflow.
WARNING:Xst:2170 - Unit flashboard_nand : the following signal(s) form a combinatorial loop: wr_addr_underflow_w[1]_wr_addr_underflow_OR_3316_o, wr_addr_underflow.
WARNING:Xst:2170 - Unit flashboard_nand : the following signal(s) form a combinatorial loop: wr_data_overflow, wr_data_overflow_w[1]_wr_data_overflow_OR_3314_o.
WARNING:Xst:2170 - Unit flashboard_nand : the following signal(s) form a combinatorial loop: wr_data_underflow, wr_data_underflow_w[1]_wr_data_underflow_OR_3317_o.
WARNING:Xst:2170 - Unit flashboard_nand : the following signal(s) form a combinatorial loop: rd_cmd_overflow, rd_cmd_overflow_w[1]_rd_cmd_overflow_OR_3318_o.
WARNING:Xst:2170 - Unit flashboard_nand : the following signal(s) form a combinatorial loop: rd_cmd_underflow, rd_cmd_underflow_w[1]_rd_cmd_underflow_OR_3321_o.
WARNING:Xst:2170 - Unit flashboard_nand : the following signal(s) form a combinatorial loop: rd_addr_overflow_w[1]_rd_addr_overflow_OR_3319_o, rd_addr_overflow.
WARNING:Xst:2170 - Unit flashboard_nand : the following signal(s) form a combinatorial loop: rd_addr_underflow_w[1]_rd_addr_underflow_OR_3322_o, rd_addr_underflow.
WARNING:Xst:2170 - Unit flashboard_nand : the following signal(s) form a combinatorial loop: rd_data_overflow, rd_data_overflow_w[1]_rd_data_overflow_OR_3320_o.
WARNING:Xst:2170 - Unit flashboard_nand : the following signal(s) form a combinatorial loop: rd_data_underflow, rd_data_underflow_w[1]_rd_data_underflow_OR_3323_o.
WARNING:Xst:2170 - Unit DDR3_Ctrl_Top : the following signal(s) form a combinatorial loop: usr_tx_fifo_overflow[1]_usr_tx_fifo_overflow_w[1]_OR_3104_o, usr_tx_fifo_overflow<1>.
WARNING:Xst:2170 - Unit DDR3_Ctrl_Top : the following signal(s) form a combinatorial loop: usr_tx_fifo_overflow<0>, usr_tx_fifo_overflow[0]_usr_tx_fifo_overflow_w[0]_OR_3095_o.
WARNING:Xst:2170 - Unit DDR3_Ctrl_Top : the following signal(s) form a combinatorial loop: usr_tx_fifo_underflow<1>, usr_tx_fifo_underflow[1]_usr_tx_fifo_underflow_w[1]_OR_3106_o.
WARNING:Xst:2170 - Unit DDR3_Ctrl_Top : the following signal(s) form a combinatorial loop: usr_tx_fifo_underflow[0]_usr_tx_fifo_underflow_w[0]_OR_3097_o, usr_tx_fifo_underflow<0>.
WARNING:Xst:2170 - Unit DDR3_Ctrl_Top : the following signal(s) form a combinatorial loop: usr_rx_fifo_overflow<1>, usr_rx_fifo_overflow[1]_usr_rx_fifo_overflow_w[1]_OR_3108_o.
WARNING:Xst:2170 - Unit DDR3_Ctrl_Top : the following signal(s) form a combinatorial loop: usr_rx_fifo_overflow[0]_usr_rx_fifo_overflow_w[0]_OR_3099_o, usr_rx_fifo_overflow<0>.
WARNING:Xst:2170 - Unit DDR3_Ctrl_Top : the following signal(s) form a combinatorial loop: usr_rx_fifo_underflow[1]_usr_rx_fifo_underflow_w[1]_OR_3110_o, usr_rx_fifo_underflow<1>.
WARNING:Xst:2170 - Unit DDR3_Ctrl_Top : the following signal(s) form a combinatorial loop: usr_rx_fifo_underflow<0>, usr_rx_fifo_underflow[0]_usr_rx_fifo_underflow_w[0]_OR_3101_o.
WARNING:Xst:2040 - Unit DDR3_Ctrl_Top: 256 multi-source signals are replaced by logic (pull-up yes): wr_data<0>, wr_data<100>, wr_data<101>, wr_data<102>, wr_data<103>, wr_data<104>, wr_data<105>, wr_data<106>, wr_data<107>, wr_data<108>, wr_data<109>, wr_data<10>, wr_data<110>, wr_data<111>, wr_data<112>, wr_data<113>, wr_data<114>, wr_data<115>, wr_data<116>, wr_data<117>, wr_data<118>, wr_data<119>, wr_data<11>, wr_data<120>, wr_data<121>, wr_data<122>, wr_data<123>, wr_data<124>, wr_data<125>, wr_data<126>, wr_data<127>, wr_data<128>, wr_data<129>, wr_data<12>, wr_data<130>, wr_data<131>, wr_data<132>, wr_data<133>, wr_data<134>, wr_data<135>, wr_data<136>, wr_data<137>, wr_data<138>, wr_data<139>, wr_data<13>, wr_data<140>, wr_data<141>, wr_data<142>, wr_data<143>, wr_data<144>, wr_data<145>, wr_data<146>, wr_data<147>, wr_data<148>, wr_data<149>, wr_data<14>, wr_data<150>, wr_data<151>, wr_data<152>, wr_data<153>, wr_data<154>, wr_data<155>, wr_data<156>, wr_data<157>, wr_data<158>, wr_data<159>, wr_data<15>, wr_data<160>, wr_data<161>, wr_data<162>, wr_data<163>, wr_data<164>, wr_data<165>, wr_data<166>, wr_data<167>, wr_data<168>, wr_data<169>, wr_data<16>, wr_data<170>, wr_data<171>, wr_data<172>, wr_data<173>, wr_data<174>, wr_data<175>, wr_data<176>, wr_data<177>, wr_data<178>, wr_data<179>, wr_data<17>, wr_data<180>, wr_data<181>, wr_data<182>, wr_data<183>, wr_data<184>, wr_data<185>, wr_data<186>, wr_data<187>, wr_data<188>, wr_data<189>, wr_data<18>, wr_data<190>, wr_data<191>, wr_data<192>, wr_data<193>, wr_data<194>, wr_data<195>, wr_data<196>, wr_data<197>, wr_data<198>, wr_data<199>, wr_data<19>, wr_data<1>, wr_data<200>, wr_data<201>, wr_data<202>, wr_data<203>, wr_data<204>, wr_data<205>, wr_data<206>, wr_data<207>, wr_data<208>, wr_data<209>, wr_data<20>, wr_data<210>, wr_data<211>, wr_data<212>, wr_data<213>, wr_data<214>, wr_data<215>, wr_data<216>, wr_data<217>, wr_data<218>, wr_data<219>, wr_data<21>, wr_data<220>, wr_data<221>, wr_data<222>, wr_data<223>, wr_data<224>, wr_data<225>, wr_data<226>, wr_data<227>, wr_data<228>, wr_data<229>, wr_data<22>, wr_data<230>, wr_data<231>, wr_data<232>, wr_data<233>, wr_data<234>, wr_data<235>, wr_data<236>, wr_data<237>, wr_data<238>, wr_data<239>, wr_data<23>, wr_data<240>, wr_data<241>, wr_data<242>, wr_data<243>, wr_data<244>, wr_data<245>, wr_data<246>, wr_data<247>, wr_data<248>, wr_data<249>, wr_data<24>, wr_data<250>, wr_data<251>, wr_data<252>, wr_data<253>, wr_data<254>, wr_data<255>, wr_data<25>, wr_data<26>, wr_data<27>, wr_data<28>, wr_data<29>, wr_data<2>, wr_data<30>, wr_data<31>, wr_data<32>, wr_data<33>, wr_data<34>, wr_data<35>, wr_data<36>, wr_data<37>, wr_data<38>, wr_data<39>, wr_data<3>, wr_data<40>, wr_data<41>, wr_data<42>, wr_data<43>, wr_data<44>, wr_data<45>, wr_data<46>, wr_data<47>, wr_data<48>, wr_data<49>, wr_data<4>, wr_data<50>, wr_data<51>, wr_data<52>, wr_data<53>, wr_data<54>, wr_data<55>, wr_data<56>, wr_data<57>, wr_data<58>, wr_data<59>, wr_data<5>, wr_data<60>, wr_data<61>, wr_data<62>, wr_data<63>, wr_data<64>, wr_data<65>, wr_data<66>, wr_data<67>, wr_data<68>, wr_data<69>, wr_data<6>, wr_data<70>, wr_data<71>, wr_data<72>, wr_data<73>, wr_data<74>, wr_data<75>, wr_data<76>, wr_data<77>, wr_data<78>, wr_data<79>, wr_data<7>, wr_data<80>, wr_data<81>, wr_data<82>, wr_data<83>, wr_data<84>, wr_data<85>, wr_data<86>, wr_data<87>, wr_data<88>, wr_data<89>, wr_data<8>, wr_data<90>, wr_data<91>, wr_data<92>, wr_data<93>, wr_data<94>, wr_data<95>, wr_data<96>, wr_data<97>, wr_data<98>, wr_data<99>, wr_data<9>.
WARNING:Xst:2040 - Unit ben_addr_ctrl: 58 multi-source signals are replaced by logic (pull-up yes): rd_addr_w<0>, rd_addr_w<10>, rd_addr_w<11>, rd_addr_w<12>, rd_addr_w<13>, rd_addr_w<14>, rd_addr_w<15>, rd_addr_w<16>, rd_addr_w<17>, rd_addr_w<18>, rd_addr_w<19>, rd_addr_w<1>, rd_addr_w<20>, rd_addr_w<21>, rd_addr_w<22>, rd_addr_w<23>, rd_addr_w<24>, rd_addr_w<25>, rd_addr_w<26>, rd_addr_w<27>, rd_addr_w<28>, rd_addr_w<2>, rd_addr_w<3>, rd_addr_w<4>, rd_addr_w<5>, rd_addr_w<6>, rd_addr_w<7>, rd_addr_w<8>, rd_addr_w<9>, wr_addr_w<0>, wr_addr_w<10>, wr_addr_w<11>, wr_addr_w<12>, wr_addr_w<13>, wr_addr_w<14>, wr_addr_w<15>, wr_addr_w<16>, wr_addr_w<17>, wr_addr_w<18>, wr_addr_w<19>, wr_addr_w<1>, wr_addr_w<20>, wr_addr_w<21>, wr_addr_w<22>, wr_addr_w<23>, wr_addr_w<24>, wr_addr_w<25>, wr_addr_w<26>, wr_addr_w<27>, wr_addr_w<28>, wr_addr_w<2>, wr_addr_w<3>, wr_addr_w<4>, wr_addr_w<5>, wr_addr_w<6>, wr_addr_w<7>, wr_addr_w<8>, wr_addr_w<9>.
WARNING:Xst:2042 - Unit BMD_EP_MEM: 32 internal tristates are replaced by logic (pull-up yes): rd_d_o<0>, rd_d_o<10>, rd_d_o<11>, rd_d_o<12>, rd_d_o<13>, rd_d_o<14>, rd_d_o<15>, rd_d_o<16>, rd_d_o<17>, rd_d_o<18>, rd_d_o<19>, rd_d_o<1>, rd_d_o<20>, rd_d_o<21>, rd_d_o<22>, rd_d_o<23>, rd_d_o<24>, rd_d_o<25>, rd_d_o<26>, rd_d_o<27>, rd_d_o<28>, rd_d_o<29>, rd_d_o<2>, rd_d_o<30>, rd_d_o<31>, rd_d_o<3>, rd_d_o<4>, rd_d_o<5>, rd_d_o<6>, rd_d_o<7>, rd_d_o<8>, rd_d_o<9>.

Optimizing unit <pcie_pipe_v6> ...

Optimizing unit <pcie_pipe_lane_v6> ...

Optimizing unit <pcie_brams_v6> ...

Optimizing unit <ui_top> ...

Optimizing unit <phy_data_io> ...

Optimizing unit <phy_rddata_sync> ...

Optimizing unit <LS5000_001_PCIE_Card> ...

Optimizing unit <pcie_module> ...

Optimizing unit <pcie_2_0_v6> ...

Optimizing unit <pcie_gtx_v6> ...

Optimizing unit <gtx_wrapper_v6> ...

Optimizing unit <GTX_RX_VALID_FILTER_V6> ...
INFO:Xst:2261 - The FF/Latch <reg_eios_detected> in Unit <GTX_RX_VALID_FILTER_V6> is equivalent to the following FF/Latch, which will be removed : <reg_state_eios_det_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <reg_eios_detected> in Unit <GTX_RX_VALID_FILTER_V6> is equivalent to the following FF/Latch, which will be removed : <reg_state_eios_det_FSM_FFd3> 

Optimizing unit <GTX_DRP_CHANALIGN_FIX_3752_V6> ...

Optimizing unit <GTX_TX_SYNC_RATE_V6> ...

Optimizing unit <pcie_trn_128> ...

Optimizing unit <trn_tx_128> ...

Optimizing unit <trn_rx_128> ...

Optimizing unit <sync_fifo> ...

Optimizing unit <pcie_cfg_128> ...

Optimizing unit <pcie_reset_delay_v6> ...

Optimizing unit <pcie_clocking_v6> ...

Optimizing unit <BMD> ...

Optimizing unit <BMD_EP> ...

Optimizing unit <BMD_TX_ENGINE> ...

Optimizing unit <BMD_INTR_CTRL> ...

Optimizing unit <crc_32b> ...

Optimizing unit <BMD_RX_ENGINE> ...
WARNING:Xst:1710 - FF/Latch <strad_bmd_128_rx_state_2> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <strad_bmd_128_rx_state_4> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <strad_bmd_128_rx_state_7> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prev_bmd_128_rx_state_2> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prev_bmd_128_rx_state_3> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prev_bmd_128_rx_state_4> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prev_bmd_128_rx_state_5> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prev_bmd_128_rx_state_6> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prev_bmd_128_rx_state_7> (without init value) has a constant value of 0 in block <BMD_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BMD_EP_MEM_ACCESS> ...

Optimizing unit <BMD_EP_MEM> ...

Optimizing unit <BMD_GEN2> ...

Optimizing unit <BMD_RD_THROTTLE> ...

Optimizing unit <BMD_CFG_CTRL> ...
WARNING:Xst:1710 - FF/Latch <cfg_dwaddr_5> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_6> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_7> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_8> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_9> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfg_dwaddr_5> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_6> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_7> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_8> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_9> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BMD_TO_CTRL> ...

Optimizing unit <flashboard_nand> ...

Optimizing unit <rocketiox2_top> ...

Optimizing unit <gtx_reset1> ...

Optimizing unit <gtx_detect1_1> ...

Optimizing unit <gtx_detect1_2> ...

Optimizing unit <flashboard_protocol> ...

Optimizing unit <DDR3_Ctrl_Top> ...

Optimizing unit <ben_addr_ctrl> ...
INFO:Xst:2261 - The FF/Latch <rd_addr_0> in Unit <ben_addr_ctrl> is equivalent to the following 6 FFs/Latches, which will be removed : <rd_addr_1> <rd_addr_2> <rd_addr_3> <rd_addr_4> <rd_addr_5> <rd_addr_6> 
INFO:Xst:2261 - The FF/Latch <wr_addr_0> in Unit <ben_addr_ctrl> is equivalent to the following 6 FFs/Latches, which will be removed : <wr_addr_1> <wr_addr_2> <wr_addr_3> <wr_addr_4> <wr_addr_5> <wr_addr_6> 

Optimizing unit <ddr3_ctrl> ...

Optimizing unit <iodelay_ctrl> ...

Optimizing unit <infrastructure> ...

Optimizing unit <ui_wr_data> ...

Optimizing unit <ui_rd_data> ...

Optimizing unit <ui_cmd> ...

Optimizing unit <mc> ...

Optimizing unit <rank_cntrl> ...

Optimizing unit <rank_common> ...

Optimizing unit <round_robin_arb_1> ...

Optimizing unit <bank_state_1> ...

Optimizing unit <bank_queue_1> ...

Optimizing unit <bank_state_2> ...

Optimizing unit <bank_queue_2> ...

Optimizing unit <bank_state_3> ...

Optimizing unit <bank_queue_3> ...

Optimizing unit <bank_state_4> ...

Optimizing unit <bank_queue_4> ...

Optimizing unit <bank_common> ...
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_1> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_0> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_0> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <generate_maint_cmds.send_cnt_r_1> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <arb_select> ...
WARNING:Xst:1710 - FF/Latch <io_config_r_0> (without init value) has a constant value of 0 in block <arb_select>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <arb_row_col> ...

Optimizing unit <round_robin_arb_3> ...

Optimizing unit <col_mach> ...

Optimizing unit <phy_top> ...

Optimizing unit <phy_control_io> ...

Optimizing unit <phy_write> ...

Optimizing unit <phy_dly_ctrl> ...

Optimizing unit <phy_dqs_iob> ...

Optimizing unit <phy_dm_iob> ...

Optimizing unit <phy_dq_iob> ...

Optimizing unit <phy_rdclk_gen> ...

Optimizing unit <phy_rdctrl_sync> ...

Optimizing unit <circ_buffer_1> ...

Optimizing unit <circ_buffer_2> ...

Optimizing unit <phy_init> ...

Optimizing unit <phy_wrlvl> ...

Optimizing unit <phy_rdlvl> ...
WARNING:Xst:1710 - FF/Latch <tby4_r_5> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <phy_pd> ...

Optimizing unit <usr_data_buf_64b> ...

Optimizing unit <PCIE_GTP_Interface> ...

Optimizing unit <fiber_config> ...
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly_68> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r2_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r1_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_2> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_14> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_13> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_11> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/io_config_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_cas_n1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_wr0_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_wr1_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_valid_r> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_tx_128_i/trn_tsrc_dsc_n_i_reg> (without init value) has a constant value of 1 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/user_250_d_92> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/user_250_d_91> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/user_250_d_90> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/user_250_d_89> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/user_250_d_88> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly_71> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly_70> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly_69> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly_71> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly_70> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly_69> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/user_250_d_500_88> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/user_250_d_500_89> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/user_250_d_500_90> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/user_250_d_500_91> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/user_250_d_500_92> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_tx_128_i/trn_tsrc_dsc_n_i_reg_500> (without init value) has a constant value of 1 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_tx_128_i/shift_0_5> (without init value) has a constant value of 1 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_RX_VALID_FILTER/gt_rx_phy_status_q> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_RX_VALID_FILTER/gt_rx_phy_status_q> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_RX_VALID_FILTER/gt_rx_phy_status_q> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/USER_PHYSTATUS> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_TX_SYNC/USER_PHYSTATUS> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_TX_SYNC/USER_PHYSTATUS> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPH_i_250_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPH_i_250_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPH_i_250_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPH_i_250_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPH_i_250_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPH_i_250_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPH_i_250_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPH_i_250_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPH_i_250_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPH_i_250_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPH_i_250_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPH_i_250_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPH_i_250_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPH_i_250_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPH_i_250_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPH_i_250_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPD_i_250_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPD_i_250_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPD_i_250_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPD_i_250_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPD_i_250_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPD_i_250_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPD_i_250_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPD_i_250_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPD_i_250_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPD_i_250_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPD_i_250_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCNPD_i_250_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPD_i_250_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPD_i_250_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPD_i_250_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPD_i_250_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPD_i_250_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPD_i_250_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPD_i_250_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPD_i_250_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPD_i_250_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPD_i_250_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPD_i_250_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCPD_i_250_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLH_i_250_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLH_i_250_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLH_i_250_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLH_i_250_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLH_i_250_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLH_i_250_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLH_i_250_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLH_i_250_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLD_i_250_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLD_i_250_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLD_i_250_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLD_i_250_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLD_i_250_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLD_i_250_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLD_i_250_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLD_i_250_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLD_i_250_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLD_i_250_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLD_i_250_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/TRNFCCPLD_i_250_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_tx_128_i/TRNTERRDROPN_i_reg> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_tx_128_i/TRNTERRDROPN_i_reg_d> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_tx_128_i/TRNTBUFAV_i_reg_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_250_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_250_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_250_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_250_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_250_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_250_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_250_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rerrfwd_n_o_reg_d_250> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_recrc_err_n_o_reg_d_250> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rsrc_dsc_n_o_reg_d_250> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rsrc_dsc_n_o_reg_d> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rerrfwd_n_o_reg_d> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_recrc_err_n_o_reg_d> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_d_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_250_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_250_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_250_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_250_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_250_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_250_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_250_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rerrfwd_n_o_reg_250> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rsrc_dsc_n_o_reg_250> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_recrc_err_n_o_reg_250> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rsrc_dsc_n_o_reg> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rerrfwd_n_o_reg> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_recrc_err_n_o_reg> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/trn_rbar_hit_n_o_reg_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/reg_style_fifo.dout_reg_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/reg_style_fifo.dout_reg_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/reg_style_fifo.dout_reg_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/reg_style_fifo.dout_reg_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/reg_style_fifo.dout_reg_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/reg_style_fifo.dout_reg_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/reg_style_fifo.dout_reg_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/reg_style_fifo.dout_reg_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/reg_style_fifo.dout_reg_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/reg_style_fifo.dout_reg_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_1005> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_1004> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_1003> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_1002> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_1001> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_1000> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_999> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_998> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_997> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_994> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_863> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_862> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_861> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_860> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_859> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_858> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_857> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_856> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_855> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_852> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_721> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_720> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_719> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_718> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_717> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_716> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_715> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_714> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_713> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_710> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_579> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_578> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_577> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_576> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_575> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_574> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_573> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_572> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_571> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_568> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_437> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_436> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_435> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_434> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_433> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_432> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_431> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_430> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_429> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_426> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_295> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_294> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_293> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_292> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_291> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_290> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_289> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_288> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_287> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_284> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_153> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_152> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_151> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_150> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_149> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_148> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_147> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_146> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_145> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_142> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/regBank_0_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/afull> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/aempty_int> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_48> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_47> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_46> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_45> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_44> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_43> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_41> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_34> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_33> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_32> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_31> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_30> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_29> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_28> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_27> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_26> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_25> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_24> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_23> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_22> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_21> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_20> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_19> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_18> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_17> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_16> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_15> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_14> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_13> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_12> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_250_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_37> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_36> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_21> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_20> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_19> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_18> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_17> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_16> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_15> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_14> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_13> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_12> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_48> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_47> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_46> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_45> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_44> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_43> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_41> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_34> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_33> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_32> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_31> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_30> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_29> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_28> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_27> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_26> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_25> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_24> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_23> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_22> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_21> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_20> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_19> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_18> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_17> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_16> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_15> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_14> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_13> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_12> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_d_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_69> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_68> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_65> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_64> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_63> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_62> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_61> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_60> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_59> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_58> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_57> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_56> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_55> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_54> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_53> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_52> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_51> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_50> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_49> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_48> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_47> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_46> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_45> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_44> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_37> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_21> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_20> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_19> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_18> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_17> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_16> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_15> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_14> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_13> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_12> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_pipe_i/pipe_misc_i/pipe_tx_reset_q> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_pipe_i/pipe_misc_i/pipe_tx_margin_q_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_pipe_i/pipe_misc_i/pipe_tx_margin_q_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/rdata_lat_3.rdata_dly_71> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/rdata_lat_3.rdata_dly_70> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/rdata_lat_3.rdata_dly_69> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/rdata_lat_3.rdata_dly_71> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/rdata_lat_3.rdata_dly_70> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/rdata_lat_3.rdata_dly_69> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/rdata_lat_3.rdata_dly_68> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/rx_tlp_plus_cnt_15> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/rx_tlp_plus_cnt_14> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/rx_tlp_plus_cnt_13> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/rx_tlp_plus_cnt_12> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/rx_tlp_plus_cnt_11> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/rx_tlp_plus_cnt_10> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/rx_tlp_plus_cnt_9> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/rx_tlp_plus_cnt_8> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/rx_tlp_plus_cnt_7> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/rx_tlp_plus_cnt_6> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/rx_tlp_plus_cnt_5> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/req_tlp_plus_cnt_15> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/req_tlp_plus_cnt_14> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/req_tlp_plus_cnt_13> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/req_tlp_plus_cnt_12> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/req_tlp_plus_cnt_11> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/req_tlp_plus_cnt_10> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/req_tlp_plus_cnt_9> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/req_tlp_plus_cnt_8> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/req_tlp_plus_cnt_7> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/req_tlp_plus_cnt_6> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/req_tlp_plus_cnt_5> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_31> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_30> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_29> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_28> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_27> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_26> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_25> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_24> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_23> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_22> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_21> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_20> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_19> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_18> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_17> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_16> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_15> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_14> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_13> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_12> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_11> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_10> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_9> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_8> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_7> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_6> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_5> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_4> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_3> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_2> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_1> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/check_0> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_TX/crc_32b_dma_tx/err> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_31> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_30> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_29> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_28> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_27> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_26> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_25> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_24> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_23> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_22> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_21> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_20> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_19> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_18> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_17> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_16> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_15> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_14> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_13> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_12> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_11> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_10> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_9> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_8> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_7> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/count_rx_6> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/tlp_byte_count_7> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/tlp_byte_count_6> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/tlp_byte_count_5> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/tlp_byte_count_4> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpld_tlp_tag_15> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpld_tlp_tag_14> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/cpld_tlp_tag_13> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/byte_count_11> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/byte_count_10> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/byte_count_9> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/byte_count_8> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/req_be_o_7> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/req_be_o_6> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/req_be_o_5> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/req_be_o_4> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/wr_be_o_7> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/wr_be_o_6> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/wr_be_o_5> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/wr_be_o_4> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_15> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_14> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_13> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_12> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_11> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_10> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_9> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_8> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_7> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_6> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_5> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_4> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_3> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_2> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_1> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_0> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_31> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_30> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_29> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_28> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_27> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_26> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_25> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_24> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_23> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_22> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_21> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_20> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_19> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_18> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_17> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_16> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_15> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_14> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_13> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_12> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_11> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_10> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_9> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_8> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_7> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_6> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_5> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_4> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_3> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_2> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_1> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_0> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_found> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_63> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_62> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_61> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_60> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_59> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_58> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_57> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_56> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_55> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_54> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_53> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_52> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_51> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_50> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_49> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_48> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_47> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_46> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_45> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_44> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_43> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_42> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_41> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_40> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_39> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_38> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_37> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_36> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_35> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_34> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_33> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_32> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_31> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_30> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_29> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_28> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_27> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_26> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_25> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_24> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_23> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_22> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_21> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_20> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_19> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_18> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_17> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_16> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_15> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_14> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_13> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_12> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/tx_cnt_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_63> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_62> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_61> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_60> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_59> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_58> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_57> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_56> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_55> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_54> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_53> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_52> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_51> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_50> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_49> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_48> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_47> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_46> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_45> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_44> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_43> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_42> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_41> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_40> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_39> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_38> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_37> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_36> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_35> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_34> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_33> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_32> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_31> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_30> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_29> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_28> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_27> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_26> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_25> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_24> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_23> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_22> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_21> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_20> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_19> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_18> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_17> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_16> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_15> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_14> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_13> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_12> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/rx_cnt_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/link_ok_cnt_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/link_ok_cnt_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/link_ok_cnt_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/link_ok_cnt_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/link_ok_cnt_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/link_ok_cnt_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/link_ok_cnt_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/unchange.rocketiox2_top_inst/link_ok_cnt_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_cmd0/app_sz_r1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r2_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_cmd0/app_sz_r2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r1_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_8> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_31> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_30> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_29> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_28> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_27> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_26> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_25> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_24> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_23> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_22> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_21> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_20> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_19> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_18> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_17> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_15> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_14> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_13> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_12> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_11> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_10> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_9> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_8> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wrlvl_err> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wrcal_err> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_dq_edge_r> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_deskew_err_r_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_err_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_tp> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_47> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_46> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_45> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_44> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_43> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_42> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_41> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_40> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_39> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_38> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_37> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_36> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_35> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_34> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_33> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_32> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_31> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_30> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_29> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_28> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_27> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_26> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_25> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_24> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_23> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_22> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_21> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_20> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_19> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_18> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_17> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_16> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_15> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_14> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_13> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_12> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_11> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_10> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_9> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_8> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_in_cnt_inst/cnt_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_47> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_46> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_45> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_44> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_43> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_42> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_41> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_40> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_39> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_38> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_37> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_36> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_35> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_34> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_33> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_32> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_31> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_30> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_29> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_28> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_27> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_26> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_25> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_24> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_23> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_22> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_21> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_20> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_19> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_18> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_17> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_16> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_15> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_14> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_13> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_12> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_11> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_10> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_9> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_8> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_in_cnt_inst/cnt_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_47> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_46> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_45> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_44> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_43> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_42> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_41> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_40> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_39> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_38> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_37> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_36> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_35> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_34> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_33> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_32> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_31> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_30> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_29> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_28> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_27> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_26> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_25> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_24> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_23> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_22> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_21> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_20> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_19> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_18> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_17> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_16> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_15> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_14> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_13> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_12> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_11> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_10> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_9> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_8> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/rx_out_cnt_inst/cnt_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_47> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_46> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_45> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_44> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_43> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_42> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_41> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_40> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_39> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_38> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_37> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_36> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_35> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_34> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_33> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_32> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_31> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_30> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_29> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_28> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_27> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_26> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_25> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_24> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_23> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_22> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_21> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_20> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_19> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_18> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_17> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_16> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_15> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_14> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_13> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_12> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_11> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_10> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_9> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_8> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_out_cnt_inst/cnt_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_valid> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_127> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_126> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_125> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_124> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_123> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_122> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_121> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_120> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_119> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_118> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_117> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_116> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_115> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_114> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_113> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_112> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_111> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_110> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_109> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_108> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_107> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_106> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_105> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_104> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_103> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_102> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_101> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_100> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_99> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_98> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_97> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_96> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_95> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_94> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_93> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_92> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_91> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_90> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_89> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_88> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_87> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_86> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_85> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_84> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_83> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_82> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_81> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_80> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_79> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_78> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_77> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_76> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_75> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_74> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_73> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_72> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_71> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_70> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_69> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_68> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_67> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_66> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_65> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_64> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_63> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_62> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_61> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_60> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_59> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_58> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_57> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_56> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_55> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_54> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_53> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_52> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_51> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_50> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_49> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_48> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_47> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_46> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_45> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_44> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_43> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_42> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_41> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_40> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_39> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_38> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_37> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_36> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_35> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_34> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_33> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_32> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_31> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_30> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_29> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_28> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_27> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_26> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_25> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_24> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_23> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_22> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_21> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_20> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_19> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_18> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_17> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_16> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_15> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_14> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_13> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_12> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_11> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_10> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_9> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_8> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/usr_tx_valid_w> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_47> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_46> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_45> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_44> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_43> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_42> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_41> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_40> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_39> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_38> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_37> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_36> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_35> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_34> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_33> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_32> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_31> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_30> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_29> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_28> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_27> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_26> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_25> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_24> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_23> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_22> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_21> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_20> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_19> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_18> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_17> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_16> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_15> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_14> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_13> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_12> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_11> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_10> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_9> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_8> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_in_cnt_inst/cnt_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_47> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_46> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_45> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_44> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_43> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_42> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_41> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_40> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_39> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_38> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_37> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_36> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_35> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_34> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_33> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_32> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_31> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_30> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_29> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_28> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_27> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_26> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_25> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_24> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_23> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_22> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_21> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_20> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_19> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_18> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_17> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_16> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_15> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_14> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_13> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_12> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_11> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_10> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_9> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_8> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_in_cnt_inst/cnt_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_47> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_46> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_45> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_44> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_43> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_42> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_41> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_40> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_39> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_38> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_37> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_36> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_35> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_34> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_33> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_32> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_31> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_30> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_29> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_28> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_27> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_26> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_25> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_24> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_23> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_22> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_21> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_20> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_19> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_18> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_17> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_16> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_15> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_14> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_13> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_12> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_11> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_10> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_9> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_8> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/rx_out_cnt_inst/cnt_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_47> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_46> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_45> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_44> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_43> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_42> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_41> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_40> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_39> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_38> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_37> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_36> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_35> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_34> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_33> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_32> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_31> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_30> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_29> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_28> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_27> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_26> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_25> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_24> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_23> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_22> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_21> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_20> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_19> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_18> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_17> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_16> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_15> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_14> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_13> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_12> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_11> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_10> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_9> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_8> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_7> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_6> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_5> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_4> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_3> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[0].usr_data_buf_u/tx_out_cnt_inst/cnt_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_63> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_62> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_61> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_60> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_59> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_58> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_57> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_56> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_55> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_54> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_53> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_52> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_51> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_50> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_49> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_48> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_47> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_46> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_45> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_44> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_43> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_42> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_41> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_40> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_39> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_38> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_37> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_36> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_35> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_34> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_33> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_32> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_31> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_30> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_29> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_28> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_27> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_26> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_25> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_24> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_23> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_22> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_21> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_20> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_19> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_18> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_17> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_16> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_15> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_14> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_13> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_12> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_din_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/wr_cmd_wrreq> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <Pcie_Gtp_Interface_inst/Tx_Comm_Fifo_Rd_Valid> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:638 - in unit LS5000_001_PCIE_Card Conflict on KEEP property on signal pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<71> and pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<70> pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<70> signal will be lost.
WARNING:Xst:638 - in unit LS5000_001_PCIE_Card Conflict on KEEP property on signal pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<70> and pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<69> pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<69> signal will be lost.
WARNING:Xst:638 - in unit LS5000_001_PCIE_Card Conflict on KEEP property on signal pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/wr_lat_2.wdata_dly<69> and pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<71> pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<71> signal will be lost.
WARNING:Xst:638 - in unit LS5000_001_PCIE_Card Conflict on KEEP property on signal pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<71> and pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<70> pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<70> signal will be lost.
WARNING:Xst:638 - in unit LS5000_001_PCIE_Card Conflict on KEEP property on signal pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<70> and pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<69> pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<69> signal will be lost.
WARNING:Xst:638 - in unit LS5000_001_PCIE_Card Conflict on KEEP property on signal pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<69> and pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<68> pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<68> signal will be lost.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_5> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_6> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_7> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_8> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_4> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_5> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_6> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_7> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_2> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_2> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_wait_2> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_wait_1> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:2677 - Node <usr_data_buf_gen[1].usr_data_buf_u/tx_wait_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/bmd_128_rx_state_q_5> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/bmd_128_rx_state_q_4> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/bmd_128_rx_state_q_3> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/bmd_128_rx_state_q_2> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/bmd_128_rx_state_q_1> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_9> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_8> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_7> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_6> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_5> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_4> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_3> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_2> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_1> (without init value) has a constant value of 0 in block <pcie_2_0_inst/app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_2> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_3> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_delta_rsync_r_4> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r_3> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rank_cnt_r_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rank_cnt_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/chip_cnt_r_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/chip_cnt_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/auto_cnt_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/ddr_addr_ctr_u/wr_addr_cur_28> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr3_case_inst/ddr_addr_ctr_u/rd_addr_cur_28> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r1_0> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r1_1> (without init value) has a constant value of 0 in block <DDR3_Ctrl_Top_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_5> is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_4> is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_3> is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_2> is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_1> is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_0> is unconnected in block <DDR3_Ctrl_Top_inst>.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/err_cnt_3> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/err_cnt_4> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/err_cnt_5> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/err_cnt_6> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/err_cnt_7> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/err_cnt_8> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/err_cnt_9> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_dissperr1/err_cnt_5> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_dissperr1/err_cnt_6> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_dissperr1/err_cnt_7> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_dissperr1/err_cnt_8> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_dissperr1/err_cnt_9> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/request> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/err_cnt_0> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/err_cnt_1> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/err_cnt_2> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/err_cnt_3> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/err_cnt_4> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/err_cnt_5> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/err_cnt_6> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/err_cnt_7> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/err_cnt_8> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/err_cnt_9> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_dissperr2/err_cnt_5> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_dissperr2/err_cnt_6> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_dissperr2/err_cnt_7> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_dissperr2/err_cnt_8> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_dissperr2/err_cnt_9> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/request> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/err_cnt_0> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/err_cnt_1> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/err_cnt_2> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <LS5000_001_PCIE_Card>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_34> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_33> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_32> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_31> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_30> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_29> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_28> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_27> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_26> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_25> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_24> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_23> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_22> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_21> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_20> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_19> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_18> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_17> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_16> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_15> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_14> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_13> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_12> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync1/cnt_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_34> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_33> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_32> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_31> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_30> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_29> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_28> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_27> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_26> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_25> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_24> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_23> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_22> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_21> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_20> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_19> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_18> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_17> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_16> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_15> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_14> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_13> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_12> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_11> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_10> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_9> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_8> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_7> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_6> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_5> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_4> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_3> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_2> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_1> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
WARNING:Xst:2677 - Node <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_lossofsync2/cnt_0> of sequential type is unconnected in block <LS5000_001_PCIE_Card>.
INFO:Xst:2261 - The FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_pipe_i/pipe_lane_5_i/pipe_rx_elec_idle_q> in Unit <LS5000_001_PCIE_Card> is equivalent to the following FF/Latch, which will be removed : <pcie_2_0_inst/core/pcie_2_0_i/pcie_pipe_i/pipe_lane_4_i/pipe_rx_elec_idle_q> 
INFO:Xst:2261 - The FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/ratedone_r2> in Unit <LS5000_001_PCIE_Card> is equivalent to the following 7 FFs/Latches, which will be removed : <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_TX_SYNC/ratedone_r2> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_TX_SYNC/ratedone_r2> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/ratedone_r2> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/ratedone_r2> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/ratedone_r2> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/ratedone_r2> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/ratedone_r2> 
INFO:Xst:2261 - The FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/state_FSM_FFd21> in Unit <LS5000_001_PCIE_Card> is equivalent to the following 7 FFs/Latches, which will be removed : <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_TX_SYNC/state_FSM_FFd21> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_TX_SYNC/state_FSM_FFd21> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/state_FSM_FFd21> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/state_FSM_FFd21> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/state_FSM_FFd21> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/state_FSM_FFd21> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/state_FSM_FFd21> 
INFO:Xst:2261 - The FF/Latch <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/cmd_tx_permit> in Unit <LS5000_001_PCIE_Card> is equivalent to the following FF/Latch, which will be removed : <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/cmd_tx_permit> 
INFO:Xst:2261 - The FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_pipe_i/pipe_lane_7_i/pipe_rx_phy_status_q> in Unit <LS5000_001_PCIE_Card> is equivalent to the following 3 FFs/Latches, which will be removed : <pcie_2_0_inst/core/pcie_2_0_i/pcie_pipe_i/pipe_lane_6_i/pipe_rx_phy_status_q> <pcie_2_0_inst/core/pcie_2_0_i/pcie_pipe_i/pipe_lane_5_i/pipe_rx_phy_status_q> <pcie_2_0_inst/core/pcie_2_0_i/pcie_pipe_i/pipe_lane_4_i/pipe_rx_phy_status_q> 
INFO:Xst:2261 - The FF/Latch <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/cmd_tx_permit_r> in Unit <LS5000_001_PCIE_Card> is equivalent to the following FF/Latch, which will be removed : <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/cmd_tx_permit_r> 
INFO:Xst:2261 - The FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> in Unit <LS5000_001_PCIE_Card> is equivalent to the following 7 FFs/Latches, which will be removed : <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> 
INFO:Xst:2261 - The FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> in Unit <LS5000_001_PCIE_Card> is equivalent to the following 7 FFs/Latches, which will be removed : <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> 
INFO:Xst:2261 - The FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/ratedone_r> in Unit <LS5000_001_PCIE_Card> is equivalent to the following 7 FFs/Latches, which will be removed : <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_TX_SYNC/ratedone_r> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_TX_SYNC/ratedone_r> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/ratedone_r> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/ratedone_r> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/ratedone_r> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/ratedone_r> <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/ratedone_r> 
INFO:Xst:2261 - The FF/Latch <flashboard_nand_inst0/unchange.rocketiox2_top_inst/debug_o_37> in Unit <LS5000_001_PCIE_Card> is equivalent to the following FF/Latch, which will be removed : <flashboard_nand_inst0/unchange.rocketiox2_top_inst/debug_o_36> 
INFO:Xst:2261 - The FF/Latch <flashboard_nand_inst0/unchange.rocketiox2_top_inst/debug_o_39> in Unit <LS5000_001_PCIE_Card> is equivalent to the following FF/Latch, which will be removed : <flashboard_nand_inst0/unchange.rocketiox2_top_inst/debug_o_38> 
INFO:Xst:2261 - The FF/Latch <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_dissperr2/cnt_32> in Unit <LS5000_001_PCIE_Card> is equivalent to the following FF/Latch, which will be removed : <flashboard_nand_inst0/gtx_lane_reset_i/gtx_detect_dissperr2/cnt_34> 
INFO:Xst:2261 - The FF/Latch <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/rst_rx> in Unit <LS5000_001_PCIE_Card> is equivalent to the following 3 FFs/Latches, which will be removed : <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/rst_tx> <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/rst_rx> <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/rst_tx> 
INFO:Xst:2261 - The FF/Latch <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/rst_tx_r> in Unit <LS5000_001_PCIE_Card> is equivalent to the following 3 FFs/Latches, which will be removed : <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/rst_rx_r> <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/rst_tx_r> <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/rst_rx_r> 
INFO:Xst:3203 - The FF/Latch <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/data_count_m1_0> in Unit <LS5000_001_PCIE_Card> is the opposite to the following FF/Latch, which will be removed : <pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_rx_128_i/sync_fifo_128/data_count_int_0> 
INFO:Xst:2261 - The FF/Latch <BMD_EP/EP_RX/bmd_128_rx_state_2> in Unit <pcie_2_0_inst/app/BMD> is equivalent to the following FF/Latch, which will be removed : <BMD_EP/EP_RX/req_compl_o> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_copy> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/app_rd_data_valid> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_0> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_0> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_1> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_1> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_2> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_2> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_3> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_3> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_4> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_4> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_5> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_5> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_6> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_6> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_7> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_7> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_8> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_8> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_9> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_9> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r_0> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_0> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_1> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_2> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_3> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_4> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_ui_top/ui_rd_data0/rd_buf_indx_r_4> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_0> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/reset> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/io_config_strobe> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 4 FFs/Latches, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/override_demand_r> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/override_demand_r> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/override_demand_r> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/override_demand_r> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_reg_0> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_0> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_0> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_reg_1> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_1> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_1> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_reg_2> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_2> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_2> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_reg_3> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_3> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_3> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_reg_4> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_4> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_reg_5> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_5> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_reg_6> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_6> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_reg_7> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_7> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_reg_8> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_8> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_reg_9> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rst_reg_9> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/io_config_1> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom0_0> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom1_0> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_0> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/low_0> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/wr_data_en> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_0> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/cnfg_rd_wait_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_12> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_ras_n1> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_10> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_10> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_11> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_11> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_12> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_12> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_13> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_13> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_14> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_14> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_20> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_20> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_15> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_15> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_21> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_21> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_16> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_16> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_22> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_22> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_17> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_17> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_23> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_23> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_18> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_18> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_24> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_24> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_19> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_19> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_30> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_30> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_25> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_25> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_31> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_31> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_26> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_26> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_32> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_32> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_27> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_27> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_33> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_33> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_28> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_28> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_34> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_34> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_29> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_29> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_40> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_40> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_35> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_35> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_41> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_41> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_36> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_36> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_42> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_42> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_37> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_37> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_43> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_43> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_38> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_38> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_44> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_44> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_39> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_39> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_50> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_50> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_45> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_45> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_51> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_51> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_46> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_46> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_52> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_52> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_47> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_47> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_53> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_53> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_48> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_48> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_54> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_54> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_49> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_49> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_60> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_60> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_55> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_55> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_61> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_61> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_56> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_56> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_62> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_62> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_57> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_57> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_63> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_63> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_58> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_58> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_64> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_64> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_59> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_59> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_70> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_70> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_65> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_65> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_71> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_71> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_66> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_66> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_72> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_72> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_67> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_67> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_73> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_73> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_68> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_68> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_74> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_74> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_69> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_69> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_80> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_80> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_75> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_75> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_81> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_81> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_76> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_76> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_82> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_82> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_77> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_77> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_83> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_83> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_78> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_78> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_84> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_84> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_79> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_79> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_90> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_90> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_85> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_85> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_91> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_91> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_86> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_86> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_92> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_92> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_87> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_87> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_93> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_93> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_88> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_88> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_94> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_94> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_89> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_89> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_95> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_95> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_96> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_96> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_97> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_97> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_98> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_98> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_99> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_99> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_100> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_100> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_1> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_0> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_101> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_101> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_102> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_102> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_103> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_103> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_104> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_104> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_105> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_105> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_110> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_110> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_106> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_106> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_111> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_111> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_107> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_107> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_112> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_112> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_108> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_108> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_113> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_113> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_109> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_109> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_114> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_114> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_115> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_115> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_120> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_120> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_116> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_116> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_121> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_121> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_117> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_117> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_122> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_122> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_123> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_123> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_118> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_118> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_119> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_119> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_124> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_124> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_125> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_125> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_130> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_130> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_126> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_126> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_131> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_131> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_132> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_132> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_127> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_127> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_128> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_128> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_133> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_133> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_134> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_134> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_129> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_129> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_140> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_140> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_135> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_135> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_141> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_141> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_136> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_136> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_142> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_142> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_137> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_137> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_143> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_143> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_138> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_138> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_144> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_144> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_139> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_139> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_200> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_200> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_150> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_150> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_145> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_145> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_201> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_201> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_151> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_151> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_146> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_146> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_202> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_202> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_152> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_152> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_147> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_147> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_203> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_203> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_153> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_153> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_148> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_148> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_204> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_204> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_154> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_154> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_149> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_149> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_205> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_205> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_160> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_160> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_155> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_155> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_210> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_210> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_206> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_206> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_161> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_161> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_156> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_156> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_211> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_211> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_212> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_212> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_207> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_207> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_162> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_162> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_157> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_157> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_213> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_213> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_208> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_208> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_163> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_163> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_158> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_158> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_periodic_rd_r> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_9> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_214> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_214> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_209> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_209> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_164> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_164> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_159> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_159> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_220> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_220> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_215> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_215> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_170> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_170> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_165> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_165> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_221> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_221> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_216> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_216> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_171> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_171> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_166> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_166> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_217> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_217> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_172> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_172> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_167> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_167> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_222> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_222> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_218> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_218> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_173> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_173> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_168> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_168> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_223> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_223> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_219> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_219> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_174> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_174> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_169> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_169> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_224> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_224> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_225> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_225> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_180> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_180> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_175> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_175> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_230> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_230> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_226> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_226> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_181> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_181> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_176> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_176> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_231> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_231> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_227> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_227> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_182> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_182> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_177> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_177> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_232> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_232> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_228> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_228> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_183> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_183> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_178> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_178> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_233> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_233> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_229> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_229> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_184> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_184> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_179> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_179> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_234> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_234> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_0> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_0> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_1> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_235> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_235> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_190> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_190> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_185> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_185> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_240> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_240> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_1> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_1> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_2> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_236> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_236> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_191> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_191> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_186> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_186> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_241> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_241> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_2> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_2> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_3> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_237> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_237> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_192> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_192> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_187> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_187> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_242> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_242> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_3> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_3> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_4> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_238> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_238> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_193> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_193> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_188> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_188> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_243> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_243> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_239> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_239> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_194> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_194> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_189> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_189> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_244> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_244> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_245> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_245> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_195> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_195> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_250> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_250> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_246> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_246> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_196> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_196> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_251> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_251> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_247> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_247> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_197> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_197> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_252> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_252> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_248> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_248> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_198> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_198> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_253> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_253> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_249> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_249> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_199> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_199> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_254> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_254> 
INFO:Xst:2261 - The FF/Latch <usr_data_buf_gen[1].usr_data_buf_u/ddr2_tx_r_255> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <usr_data_buf_gen[0].usr_data_buf_u/ddr2_tx_r_255> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_ddr3_ctrl/ddr2_buffer_2> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr3_case_inst/u_ddr3_ctrl/ddr2_buffer_1> <ddr3_case_inst/u_ddr3_ctrl/ddr2_buffer_0> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/wr_data_offset_0> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_0> 
INFO:Xst:3203 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_sync_r_0> in Unit <DDR3_Ctrl_Top_inst> is the opposite to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/mr1_r<0>_0> 
INFO:Xst:3203 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/burst_addr_r_0> in Unit <DDR3_Ctrl_Top_inst> is the opposite to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/new_burst_r> 
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c0.u_rddata_sync_c0/SyncResetRd> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following FF/Latch, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/SyncResetRd> 

Mapping all equations...
WARNING:Xst:2677 - Node <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/cnfg_rd_wait_r_0> of sequential type is unconnected in block <DDR3_Ctrl_Top_inst>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LS5000_001_PCIE_Card, actual ratio is 19.
In hierarchy level pcie_2_0_inst/app/BMD.
Forward register balancing over carry chain BMD_EP/EP_TX/Msub_rmwr_count[15]_GND_137_o_sub_68_OUT_cy<0>
Forward register balancing over carry chain pcie_2_0_inst/core/pcie_reset_delay_i/Mcount_reg_count_23_16_cy<0>
In hierarchy level pcie_2_0_inst/app/BMD.
Forward register balancing over carry chain BMD_EP/EP_MEM/EP_MEM/Mcompar_expect_cpld_data_size[20]_cpld_data_size[20]_equal_198_o_cy<0>
Forward register balancing over carry chain BMD_EP/EP_TX/Msub_rmwr_count[15]_GND_137_o_sub_68_OUT_cy<0>
In hierarchy level DDR3_Ctrl_Top_inst.
Forward register balancing over carry chain ddr3_case_inst/ddr_addr_ctr_u/Madd_wr_addr_cur[28]_GND_258_o_add_27_OUT_cy<0>
Forward register balancing over carry chain ddr3_case_inst/u_ddr3_ctrl/Madd_wr_addr_r[28]_GND_257_o_add_92_OUT_cy<0>
Forward register balancing over carry chain ddr3_case_inst/u_ddr3_ctrl/Madd_rd_addr_r[28]_GND_257_o_add_96_OUT_cy<0>
INFO:Xst:2261 - The FF/Latch <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_0> in Unit <DDR3_Ctrl_Top_inst> is equivalent to the following 3 FFs/Latches, which will be removed : <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_3_BRB3> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_2_BRB3> <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_1_BRB3> 
INFO:Xst:2260 - The FF/Latch <pcie_2_0_inst/core/trn_lnk_up_n_int_i> in Unit <LS5000_001_PCIE_Card> is equivalent to the following FF/Latch : <pcie_2_0_inst/core/pcie_2_0_i/TRNLNKUP_500_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BMD_EP/EP_RX/FIFO128_512> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <BMD_EP/EP_RX/FIFO128_512> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BMD_EP/EP_RX/FIFO128_512> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BMD_EP/EP_RX/FIFO128_512> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <Pcie_Gtp_Interface_inst/Tx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Pcie_Gtp_Interface_inst/Tx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <Pcie_Gtp_Interface_inst/Tx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Pcie_Gtp_Interface_inst/Tx_Command_Fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Pcie_Gtp_Interface_inst/Rx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Pcie_Gtp_Interface_inst/Rx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <Pcie_Gtp_Interface_inst/Rx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Pcie_Gtp_Interface_inst/Rx_Command_Fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Pcie_Gtp_Interface_inst/Rx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Pcie_Gtp_Interface_inst/Rx_Data_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Pcie_Gtp_Interface_inst/Rx_Data_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Pcie_Gtp_Interface_inst/Rx_Data_Fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Pcie_Gtp_Interface_inst/Rx_Data_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BMD_EP/EP_RX/FIFO128_512> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <BMD_EP/EP_RX/FIFO128_512> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BMD_EP/EP_RX/FIFO128_512> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BMD_EP/EP_RX/FIFO128_512> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BMD_EP/EP_TX/FIFO18_36_3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BMD_EP/EP_TX/FIFO18_36_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BMD_EP/EP_TX/FIFO18_36_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <BMD_EP/EP_TX/FIFO18_36_0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BMD_EP/EP_RX/FIFO128_512> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <BMD_EP/EP_RX/FIFO128_512> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BMD_EP/EP_RX/FIFO128_512> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BMD_EP/EP_RX/FIFO128_512> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_data_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_cmd_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_addr_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_data_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <Pcie_Gtp_Interface_inst/Tx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <Pcie_Gtp_Interface_inst/Tx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Pcie_Gtp_Interface_inst/Tx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Pcie_Gtp_Interface_inst/Tx_Command_Fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Pcie_Gtp_Interface_inst/Rx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Pcie_Gtp_Interface_inst/Rx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <Pcie_Gtp_Interface_inst/Rx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Pcie_Gtp_Interface_inst/Rx_Command_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Pcie_Gtp_Interface_inst/Rx_Command_Fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Pcie_Gtp_Interface_inst/Rx_Data_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Pcie_Gtp_Interface_inst/Rx_Data_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Pcie_Gtp_Interface_inst/Rx_Data_Fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Pcie_Gtp_Interface_inst/Rx_Data_Fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_20> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_19> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_18> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_17> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_16> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_15> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_14> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_13> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_12> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_11> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_10> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_9> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_8> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_7> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_6> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_5> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_4> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_3> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_2> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_1> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_0> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_20> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_19> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_18> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_17> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_16> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_15> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_14> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_13> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_12> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_11> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_10> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_9> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_8> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_7> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_6> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_5> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_4> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_3> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_2> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_1> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_MEM/EP_MEM/cpld_data_size_0> of sequential type is unconnected in block <pcie_2_0_inst/app/BMD>.

Pipelining and Register Balancing Report ...

Processing Unit <LS5000_001_PCIE_Card> :
	Register(s) Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Rd_En_r has(ve) been backward balanced into : Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Rd_En_r_BRB0 Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Rd_En_r_BRB1 Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Rd_En_r_BRB2 Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Rd_En_r_BRB3 Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Rd_En_r_BRB4 Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Rd_En_r_BRB5.
	Register(s) Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Rd_En_r has(ve) been backward balanced into : Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Rd_En_r_BRB0 Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Rd_En_r_BRB1 Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Rd_En_r_BRB2 Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Rd_En_r_BRB3 Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Rd_En_r_BRB5.
	Register(s) Pcie_Gtp_Interface_inst/Rx_Data_Fifo_Rd_En_r has(ve) been backward balanced into : Pcie_Gtp_Interface_inst/Rx_Data_Fifo_Rd_En_r_BRB0 Pcie_Gtp_Interface_inst/Rx_Data_Fifo_Rd_En_r_BRB1 Pcie_Gtp_Interface_inst/Rx_Data_Fifo_Rd_En_r_BRB2 Pcie_Gtp_Interface_inst/Rx_Data_Fifo_Rd_En_r_BRB3 Pcie_Gtp_Interface_inst/Rx_Data_Fifo_Rd_En_r_BRB5.
	Register(s) Pcie_Gtp_Interface_inst/Tx_Comm_Fifo_Rd_En_r has(ve) been backward balanced into : Pcie_Gtp_Interface_inst/Tx_Comm_Fifo_Rd_En_r_BRB0 Pcie_Gtp_Interface_inst/Tx_Comm_Fifo_Rd_En_r_BRB1 Pcie_Gtp_Interface_inst/Tx_Comm_Fifo_Rd_En_r_BRB2 Pcie_Gtp_Interface_inst/Tx_Comm_Fifo_Rd_En_r_BRB3 Pcie_Gtp_Interface_inst/Tx_Comm_Fifo_Rd_En_r_BRB4 .
	Register(s) Pcie_Gtp_Interface_inst/rd_cmd_rdreq has(ve) been backward balanced into : Pcie_Gtp_Interface_inst/rd_cmd_rdreq_BRB0 Pcie_Gtp_Interface_inst/rd_cmd_rdreq_BRB1 Pcie_Gtp_Interface_inst/rd_cmd_rdreq_BRB2 Pcie_Gtp_Interface_inst/rd_cmd_rdreq_BRB3 Pcie_Gtp_Interface_inst/rd_cmd_rdreq_BRB4 Pcie_Gtp_Interface_inst/rd_cmd_rdreq_BRB5.
	Register(s) Pcie_Gtp_Interface_inst/rd_cmd_rdreq_r has(ve) been backward balanced into : Pcie_Gtp_Interface_inst/rd_cmd_rdreq_r_BRB0 Pcie_Gtp_Interface_inst/rd_cmd_rdreq_r_BRB1 Pcie_Gtp_Interface_inst/rd_cmd_rdreq_r_BRB2 Pcie_Gtp_Interface_inst/rd_cmd_rdreq_r_BRB3 Pcie_Gtp_Interface_inst/rd_cmd_rdreq_r_BRB4 Pcie_Gtp_Interface_inst/rd_cmd_rdreq_r_BRB6 Pcie_Gtp_Interface_inst/rd_cmd_rdreq_r_BRB7.
	Register(s) Pcie_Gtp_Interface_inst/rd_data_rdreq_r has(ve) been backward balanced into : Pcie_Gtp_Interface_inst/rd_data_rdreq_r_BRB0 Pcie_Gtp_Interface_inst/rd_data_rdreq_r_BRB2 Pcie_Gtp_Interface_inst/rd_data_rdreq_r_BRB3 Pcie_Gtp_Interface_inst/rd_data_rdreq_r_BRB4 Pcie_Gtp_Interface_inst/rd_data_rdreq_r_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/addr_rx_wrreq_r has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/addr_rx_wrreq_r_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/addr_rx_wrreq_r_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0_BRB1 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0_BRB2 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0_BRB4 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0_BRB2 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0_BRB3 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0_BRB4 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0_BRB5 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/cmd_rx_wrreq_r has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/cmd_rx_wrreq_r_BRB0 .
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0_BRB3 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0_BRB4 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_1 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_1_BRB4.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_10 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_10_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_11 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_11_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_12 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_12_BRB1 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_12_BRB2 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_12_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_13 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_13_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_13_BRB1.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_14 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_14_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_14_BRB1.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_15 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_15_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_15_BRB1 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_15_BRB2.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_2 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_2_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_3 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_3_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_4 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_4_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_5 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_5_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_5_BRB2 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_5_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_6 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_6_BRB1 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_6_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_7 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_7_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_7_BRB1.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB3 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB4 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_9 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_9_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_9_BRB1 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_9_BRB3 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_9_BRB4.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_0 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_0_BRB3 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_0_BRB4 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_0_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_1 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_1_BRB3 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_1_BRB5 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_1_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_10 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_10_BRB2 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_10_BRB5 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_10_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_11 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_11_BRB2 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_11_BRB5 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_11_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_12 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_12_BRB1 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_12_BRB2 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_12_BRB5 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_12_BRB7 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_12_BRB8.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_13 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_13_BRB9 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_13_BRB11 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_13_BRB12.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_14 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_14_BRB6 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_14_BRB7 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_14_BRB10 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_14_BRB11 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_14_BRB12.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_15 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_15_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_15_BRB5 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_15_BRB7 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_15_BRB8 .
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_2 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_2_BRB2 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_2_BRB5 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_2_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_3 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_3_BRB2 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_3_BRB5 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_3_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_4 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_4_BRB2 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_4_BRB5 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_4_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_5 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_5_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_5_BRB2 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_5_BRB6 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_5_BRB7 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_5_BRB8.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_6 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_6_BRB1 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_6_BRB3 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_6_BRB6 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_6_BRB7.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_7 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_7_BRB9 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_7_BRB11 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_7_BRB12.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_8 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_8_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_8_BRB3 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_8_BRB4 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_8_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9_BRB1 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9_BRB3 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9_BRB7 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9_BRB8 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9_BRB9.
	Register(s) flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_rx_wrreq_r has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_rx_wrreq_r_BRB0 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_rx_wrreq_r_BRB1 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_rx_wrreq_r_BRB2 flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_rx_wrreq_r_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/addr_rx_wrreq_r has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/addr_rx_wrreq_r_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/addr_rx_wrreq_r_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0_BRB1 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0_BRB2 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0_BRB4 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0_BRB2 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0_BRB3 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0_BRB4 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0_BRB5 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r_0_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/cmd_rx_wrreq_r has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/cmd_rx_wrreq_r_BRB0 .
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0_BRB3 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0_BRB4 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_1 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_1_BRB4.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_10 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_10_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_11 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_11_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_12 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_12_BRB1 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_12_BRB2 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_12_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_13 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_13_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_13_BRB1.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_14 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_14_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_14_BRB1.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_15 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_15_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_15_BRB1 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_15_BRB2.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_2 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_2_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_3 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_3_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_4 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_4_BRB3.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_5 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_5_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_5_BRB2 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_5_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_6 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_6_BRB1 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_6_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_7 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_7_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_7_BRB1.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB3 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB4 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_9 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_9_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_9_BRB1 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_9_BRB3 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_9_BRB4.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_0 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_0_BRB3 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_0_BRB4 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_0_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_1 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_1_BRB3 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_1_BRB5 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_1_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_10 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_10_BRB2 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_10_BRB5 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_10_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_11 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_11_BRB2 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_11_BRB5 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_11_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_12 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_12_BRB1 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_12_BRB2 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_12_BRB5 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_12_BRB7 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_12_BRB8.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_13 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_13_BRB9 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_13_BRB11 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_13_BRB12.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_14 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_14_BRB6 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_14_BRB7 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_14_BRB10 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_14_BRB11 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_14_BRB12.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_15 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_15_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_15_BRB5 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_15_BRB7 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_15_BRB8 .
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_2 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_2_BRB2 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_2_BRB5 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_2_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_3 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_3_BRB2 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_3_BRB5 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_3_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_4 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_4_BRB2 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_4_BRB5 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_4_BRB6.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_5 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_5_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_5_BRB2 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_5_BRB6 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_5_BRB7 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_5_BRB8.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_6 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_6_BRB1 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_6_BRB3 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_6_BRB6 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_6_BRB7.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_7 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_7_BRB9 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_7_BRB11 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_7_BRB12.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_8 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_8_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_8_BRB3 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_8_BRB4 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_8_BRB5.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9 has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9_BRB1 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9_BRB3 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9_BRB7 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9_BRB8 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r_9_BRB9.
	Register(s) flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_rx_wrreq_r has(ve) been backward balanced into : flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_rx_wrreq_r_BRB0 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_rx_wrreq_r_BRB1 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_rx_wrreq_r_BRB2 flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_rx_wrreq_r_BRB3.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_1 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_1_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_1_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_10 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_10_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_10_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_11 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_11_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_11_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_12 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_12_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_12_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_13 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_13_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_13_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_14 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_14_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_14_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_15 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_15_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_15_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_16 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_16_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_16_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_16_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_2 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_2_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_2_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_3 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_3_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_3_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_4 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_4_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_4_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_5 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_5_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_5_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_6 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_6_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_6_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_7 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_7_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_7_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_8 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_8_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_8_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_9 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_9_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_msg_d_held_9_BRB2.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_66 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_66_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_66_BRB1.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_67 has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_67_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_cfg_128_i/block_500_sp_d_held_67_BRB1.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_phy_status_q has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB2 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB4 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB5.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/USER_PHYSTATUS has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/USER_PHYSTATUS_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/USER_PHYSTATUS_BRB2 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/USER_PHYSTATUS_BRB4 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/USER_PHYSTATUS_BRB5.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/gt_rx_phy_status_q has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB2 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB4 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB5.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/USER_PHYSTATUS has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/USER_PHYSTATUS_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/USER_PHYSTATUS_BRB2 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/USER_PHYSTATUS_BRB4 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/USER_PHYSTATUS_BRB5.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_phy_status_q has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB2 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB4 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB5.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/USER_PHYSTATUS has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/USER_PHYSTATUS_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/USER_PHYSTATUS_BRB2 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/USER_PHYSTATUS_BRB4 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/USER_PHYSTATUS_BRB5.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_phy_status_q has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB2 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB4 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB5.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/USER_PHYSTATUS has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/USER_PHYSTATUS_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/USER_PHYSTATUS_BRB2 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/USER_PHYSTATUS_BRB4 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/USER_PHYSTATUS_BRB5.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB2 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB3 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB4 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB5.
	Register(s) pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/USER_PHYSTATUS has(ve) been backward balanced into : pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/USER_PHYSTATUS_BRB0 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/USER_PHYSTATUS_BRB1 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/USER_PHYSTATUS_BRB2 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/USER_PHYSTATUS_BRB3 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/USER_PHYSTATUS_BRB4 pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/USER_PHYSTATUS_BRB5.
Unit <LS5000_001_PCIE_Card> processed.

Processing Unit <DDR3_Ctrl_Top_inst> :
	Register(s) ddr2_tx_valid_0 has(ve) been backward balanced into : ddr2_tx_valid_0_BRB0 ddr2_tx_valid_0_BRB1.
	Register(s) ddr2_tx_valid_1 has(ve) been backward balanced into : ddr2_tx_valid_1_BRB1.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_en_maintain has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_en_maintain_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_en_maintain_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_en_maintain_BRB2 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_en_maintain_BRB3 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_en_maintain_BRB4 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_en_maintain_BRB5.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_0_BRB2 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_1_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_1_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_1_BRB2 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_1_BRB3.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_10 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_10_BRB2 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11_BRB2 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_11_BRB3.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_12 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_12_BRB2 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_13 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_13_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_13_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_13_BRB2 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_13_BRB3.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_14 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_14_BRB2 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15_BRB2 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_15_BRB3.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_2_BRB2 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3_BRB2 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3_BRB3.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_4_BRB2 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_5 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_5_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_5_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_5_BRB2 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_5_BRB3.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_6 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_6_BRB2 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7_BRB2 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_7_BRB3.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_8 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_8_BRB2 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_9 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_9_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_9_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_9_BRB2 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_9_BRB3.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_0_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_0_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_0_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_1_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_1_BRB1.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_2_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_2_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_2_BRB4.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_3_BRB0 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_4_BRB0.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_0_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_0_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_1_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_1_BRB1.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_2_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_2_BRB1 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_3_BRB0 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_4_BRB0.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_0_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_0_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_1_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_1_BRB1.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_2_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_2_BRB1 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_3_BRB0 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<2>_4_BRB0.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_0_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_0_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_1_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_1_BRB1.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_2_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_2_BRB1 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_3_BRB0 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<3>_4_BRB0.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_0_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_0_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_1_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_1_BRB1.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_2_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_2_BRB1 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_3_BRB0 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<4>_4_BRB0.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_0_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_0_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_1_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_1_BRB1.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_2_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_2_BRB1 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_3_BRB0 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<5>_4_BRB0.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_0_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_0_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_1_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_1_BRB1.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_2_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_2_BRB1 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_3_BRB0 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<6>_4_BRB0.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_0_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_0_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_1_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_1_BRB1.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_2_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_2_BRB1 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_3_BRB0 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<7>_4_BRB0.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_0_BRB0.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_1_BRB0 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_2_BRB0 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_3_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_3_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_3_BRB3.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_4_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_4_BRB1 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_1_BRB0 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_2_BRB0 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_3_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_3_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_3_BRB2 .
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_0_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_0_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_1_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_1_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_2_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_2_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_3_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_3_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_4_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_4_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_5 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_5_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_5_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_6 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_6_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_6_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_7 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_7_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall0_r_7_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_0_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_0_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_1_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_1_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_2_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_2_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_3_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_3_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_4_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_4_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_5 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_5_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_5_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_6 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_6_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_6_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_7 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_7_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_fall1_r_7_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_0_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_0_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_1_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_1_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_2_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_2_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_3_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_3_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_4_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_4_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_5 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_5_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_5_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_6 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_6_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_6_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_7 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_7_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise0_r_7_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_0 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_0_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_0_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_1 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_1_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_1_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_2 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_2_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_2_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_3 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_3_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_3_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_4 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_4_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_4_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_5 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_5_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_5_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_6 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_6_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_6_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_7 has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_7_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_7_BRB1 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux_rd_rise1_r_7_BRB2.
	Register(s) ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r has(ve) been backward balanced into : ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r_BRB0 ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r_BRB1.
Unit <DDR3_Ctrl_Top_inst> processed.

Processing Unit <pcie_2_0_inst/app/BMD> :
	Register(s) BMD_EP/EP_MEM/EP_MEM/mrd_len_o_3 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_2 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_4 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_5 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_6 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_7 has(ve) been forward balanced into : BMD_EP/EP_RX/Msub_GND_115_o_GND_115_o_sub_1004_OUT_cy<5>11_FRB.
	Register(s) BMD_EP/EP_MEM/EP_MEM/mrd_len_o_5 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_3 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_4 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_2 has(ve) been forward balanced into : BMD_EP/EP_RX/Msub_GND_115_o_GND_115_o_sub_1004_OUT_xor<3>11_FRB.
	Register(s) BMD_EP/EP_MEM/EP_MEM/mrd_len_o_6 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_3 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_4 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_5 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_2 has(ve) been forward balanced into : BMD_EP/EP_RX/Msub_GND_115_o_GND_115_o_sub_1004_OUT_xor<4>11_FRB.
	Register(s) BMD_EP/EP_MEM/EP_MEM/mrd_len_o_7 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_3 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_4 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_5 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_6 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_2 has(ve) been forward balanced into : BMD_EP/EP_RX/Msub_GND_115_o_GND_115_o_sub_1004_OUT_xor<5>11_FRB.
	Register(s) BMD_EP/EP_RX/Msub_GND_115_o_GND_115_o_sub_1004_OUT_cy<5>11_FRB BMD_EP/EP_MEM/EP_MEM/mrd_len_o_9 BMD_EP/EP_MEM/EP_MEM/mrd_len_o_8 has(ve) been forward balanced into : BMD_EP/EP_RX/Mcompar_GND_115_o_GND_115_o_equal_1005_o_lut<3>_SW0_FRB.
	Register(s) BMD_EP/EP_RX/byte_count_4 has(ve) been backward balanced into : BMD_EP/EP_RX/byte_count_4_BRB0 BMD_EP/EP_RX/byte_count_4_BRB2 BMD_EP/EP_RX/byte_count_4_BRB5.
	Register(s) BMD_EP/EP_RX/byte_count_5 has(ve) been backward balanced into : BMD_EP/EP_RX/byte_count_5_BRB0 BMD_EP/EP_RX/byte_count_5_BRB2 BMD_EP/EP_RX/byte_count_5_BRB5.
	Register(s) BMD_EP/EP_RX/byte_count_6 has(ve) been backward balanced into : BMD_EP/EP_RX/byte_count_6_BRB0 BMD_EP/EP_RX/byte_count_6_BRB2 BMD_EP/EP_RX/byte_count_6_BRB5.
	Register(s) BMD_EP/EP_RX/byte_count_7 has(ve) been backward balanced into : BMD_EP/EP_RX/byte_count_7_BRB0 BMD_EP/EP_RX/byte_count_7_BRB1 BMD_EP/EP_RX/byte_count_7_BRB2 BMD_EP/EP_RX/byte_count_7_BRB4 BMD_EP/EP_RX/byte_count_7_BRB5 BMD_EP/EP_RX/byte_count_7_BRB9 BMD_EP/EP_RX/byte_count_7_BRB10 BMD_EP/EP_RX/byte_count_7_BRB11.
	Register(s) BMD_EP/EP_RX/cpl_ur_found_o_0 has(ve) been backward balanced into : BMD_EP/EP_RX/cpl_ur_found_o_0_BRB1 BMD_EP/EP_RX/cpl_ur_found_o_0_BRB2 BMD_EP/EP_RX/cpl_ur_found_o_0_BRB5.
	Register(s) BMD_EP/EP_RX/cpl_ur_found_o_1 has(ve) been backward balanced into : BMD_EP/EP_RX/cpl_ur_found_o_1_BRB0 BMD_EP/EP_RX/cpl_ur_found_o_1_BRB1 BMD_EP/EP_RX/cpl_ur_found_o_1_BRB6 BMD_EP/EP_RX/cpl_ur_found_o_1_BRB7.
	Register(s) BMD_EP/EP_RX/cpl_ur_found_o_2 has(ve) been backward balanced into : BMD_EP/EP_RX/cpl_ur_found_o_2_BRB0 BMD_EP/EP_RX/cpl_ur_found_o_2_BRB3 BMD_EP/EP_RX/cpl_ur_found_o_2_BRB5 .
	Register(s) BMD_EP/EP_RX/cpl_ur_found_o_3 has(ve) been backward balanced into : BMD_EP/EP_RX/cpl_ur_found_o_3_BRB0 BMD_EP/EP_RX/cpl_ur_found_o_3_BRB3 BMD_EP/EP_RX/cpl_ur_found_o_3_BRB4.
	Register(s) BMD_EP/EP_RX/cpl_ur_found_o_4 has(ve) been backward balanced into : BMD_EP/EP_RX/cpl_ur_found_o_4_BRB0 BMD_EP/EP_RX/cpl_ur_found_o_4_BRB3 BMD_EP/EP_RX/cpl_ur_found_o_4_BRB4.
	Register(s) BMD_EP/EP_RX/cpl_ur_found_o_5 has(ve) been backward balanced into : BMD_EP/EP_RX/cpl_ur_found_o_5_BRB0 BMD_EP/EP_RX/cpl_ur_found_o_5_BRB3 BMD_EP/EP_RX/cpl_ur_found_o_5_BRB4.
	Register(s) BMD_EP/EP_RX/cpl_ur_found_o_6 has(ve) been backward balanced into : BMD_EP/EP_RX/cpl_ur_found_o_6_BRB0 BMD_EP/EP_RX/cpl_ur_found_o_6_BRB1 BMD_EP/EP_RX/cpl_ur_found_o_6_BRB2 BMD_EP/EP_RX/cpl_ur_found_o_6_BRB3 BMD_EP/EP_RX/cpl_ur_found_o_6_BRB5.
	Register(s) BMD_EP/EP_RX/cpl_ur_found_o_7 has(ve) been backward balanced into : BMD_EP/EP_RX/cpl_ur_found_o_7_BRB0 BMD_EP/EP_RX/cpl_ur_found_o_7_BRB1 BMD_EP/EP_RX/cpl_ur_found_o_7_BRB2 BMD_EP/EP_RX/cpl_ur_found_o_7_BRB3 BMD_EP/EP_RX/cpl_ur_found_o_7_BRB4.
	Register(s) BMD_EP/EP_RX/cpl_ur_tag_o_0 has(ve) been backward balanced into : BMD_EP/EP_RX/cpl_ur_tag_o_0_BRB0 BMD_EP/EP_RX/cpl_ur_tag_o_0_BRB5.
	Register(s) BMD_EP/EP_RX/cpl_ur_tag_o_1 has(ve) been backward balanced into : BMD_EP/EP_RX/cpl_ur_tag_o_1_BRB0 BMD_EP/EP_RX/cpl_ur_tag_o_1_BRB3 BMD_EP/EP_RX/cpl_ur_tag_o_1_BRB4 BMD_EP/EP_RX/cpl_ur_tag_o_1_BRB5.
	Register(s) BMD_EP/EP_RX/cpld_data_0 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_0_BRB2 BMD_EP/EP_RX/cpld_data_0_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_1 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_1_BRB2 BMD_EP/EP_RX/cpld_data_1_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_10 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_10_BRB2 BMD_EP/EP_RX/cpld_data_10_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_100 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_100_BRB1 BMD_EP/EP_RX/cpld_data_100_BRB3 BMD_EP/EP_RX/cpld_data_100_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_101 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_101_BRB1 BMD_EP/EP_RX/cpld_data_101_BRB3 BMD_EP/EP_RX/cpld_data_101_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_102 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_102_BRB1 BMD_EP/EP_RX/cpld_data_102_BRB3 BMD_EP/EP_RX/cpld_data_102_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_103 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_103_BRB1 BMD_EP/EP_RX/cpld_data_103_BRB3 BMD_EP/EP_RX/cpld_data_103_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_104 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_104_BRB1 BMD_EP/EP_RX/cpld_data_104_BRB3 BMD_EP/EP_RX/cpld_data_104_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_105 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_105_BRB1 BMD_EP/EP_RX/cpld_data_105_BRB3 BMD_EP/EP_RX/cpld_data_105_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_106 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_106_BRB1 BMD_EP/EP_RX/cpld_data_106_BRB3 BMD_EP/EP_RX/cpld_data_106_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_107 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_107_BRB1 BMD_EP/EP_RX/cpld_data_107_BRB3 BMD_EP/EP_RX/cpld_data_107_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_108 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_108_BRB1 BMD_EP/EP_RX/cpld_data_108_BRB3 BMD_EP/EP_RX/cpld_data_108_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_109 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_109_BRB1 BMD_EP/EP_RX/cpld_data_109_BRB3 BMD_EP/EP_RX/cpld_data_109_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_11 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_11_BRB2 BMD_EP/EP_RX/cpld_data_11_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_110 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_110_BRB1 BMD_EP/EP_RX/cpld_data_110_BRB3 BMD_EP/EP_RX/cpld_data_110_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_111 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_111_BRB1 BMD_EP/EP_RX/cpld_data_111_BRB3 BMD_EP/EP_RX/cpld_data_111_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_112 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_112_BRB1 BMD_EP/EP_RX/cpld_data_112_BRB3 BMD_EP/EP_RX/cpld_data_112_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_113 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_113_BRB1 BMD_EP/EP_RX/cpld_data_113_BRB3 BMD_EP/EP_RX/cpld_data_113_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_114 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_114_BRB1 BMD_EP/EP_RX/cpld_data_114_BRB3 BMD_EP/EP_RX/cpld_data_114_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_115 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_115_BRB1 BMD_EP/EP_RX/cpld_data_115_BRB3 BMD_EP/EP_RX/cpld_data_115_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_116 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_116_BRB1 BMD_EP/EP_RX/cpld_data_116_BRB3 BMD_EP/EP_RX/cpld_data_116_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_117 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_117_BRB1 BMD_EP/EP_RX/cpld_data_117_BRB3 BMD_EP/EP_RX/cpld_data_117_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_118 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_118_BRB1 BMD_EP/EP_RX/cpld_data_118_BRB3 BMD_EP/EP_RX/cpld_data_118_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_119 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_119_BRB1 BMD_EP/EP_RX/cpld_data_119_BRB3 BMD_EP/EP_RX/cpld_data_119_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_12 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_12_BRB2 BMD_EP/EP_RX/cpld_data_12_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_120 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_120_BRB1 BMD_EP/EP_RX/cpld_data_120_BRB3 BMD_EP/EP_RX/cpld_data_120_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_121 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_121_BRB1 BMD_EP/EP_RX/cpld_data_121_BRB3 BMD_EP/EP_RX/cpld_data_121_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_122 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_122_BRB1 BMD_EP/EP_RX/cpld_data_122_BRB3 BMD_EP/EP_RX/cpld_data_122_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_123 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_123_BRB1 BMD_EP/EP_RX/cpld_data_123_BRB3 BMD_EP/EP_RX/cpld_data_123_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_124 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_124_BRB1 BMD_EP/EP_RX/cpld_data_124_BRB3 BMD_EP/EP_RX/cpld_data_124_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_125 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_125_BRB0 BMD_EP/EP_RX/cpld_data_125_BRB1 BMD_EP/EP_RX/cpld_data_125_BRB3 BMD_EP/EP_RX/cpld_data_125_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_126 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_126_BRB1 BMD_EP/EP_RX/cpld_data_126_BRB3 BMD_EP/EP_RX/cpld_data_126_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_127 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_127_BRB1 BMD_EP/EP_RX/cpld_data_127_BRB2 BMD_EP/EP_RX/cpld_data_127_BRB3 BMD_EP/EP_RX/cpld_data_127_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_13 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_13_BRB2 BMD_EP/EP_RX/cpld_data_13_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_14 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_14_BRB2 BMD_EP/EP_RX/cpld_data_14_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_15 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_15_BRB2 BMD_EP/EP_RX/cpld_data_15_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_16 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_16_BRB2 BMD_EP/EP_RX/cpld_data_16_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_17 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_17_BRB2 BMD_EP/EP_RX/cpld_data_17_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_18 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_18_BRB2 BMD_EP/EP_RX/cpld_data_18_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_19 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_19_BRB2 BMD_EP/EP_RX/cpld_data_19_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_2 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_2_BRB2 BMD_EP/EP_RX/cpld_data_2_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_20 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_20_BRB2 BMD_EP/EP_RX/cpld_data_20_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_21 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_21_BRB2 BMD_EP/EP_RX/cpld_data_21_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_22 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_22_BRB2 BMD_EP/EP_RX/cpld_data_22_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_23 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_23_BRB2 BMD_EP/EP_RX/cpld_data_23_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_24 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_24_BRB2 BMD_EP/EP_RX/cpld_data_24_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_25 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_25_BRB2 BMD_EP/EP_RX/cpld_data_25_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_26 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_26_BRB2 BMD_EP/EP_RX/cpld_data_26_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_27 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_27_BRB2 BMD_EP/EP_RX/cpld_data_27_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_28 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_28_BRB2 BMD_EP/EP_RX/cpld_data_28_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_29 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_29_BRB2 BMD_EP/EP_RX/cpld_data_29_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_3 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_3_BRB2 BMD_EP/EP_RX/cpld_data_3_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_30 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_30_BRB2 BMD_EP/EP_RX/cpld_data_30_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_31 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_31_BRB0 BMD_EP/EP_RX/cpld_data_31_BRB1 BMD_EP/EP_RX/cpld_data_31_BRB2 BMD_EP/EP_RX/cpld_data_31_BRB6 BMD_EP/EP_RX/cpld_data_31_BRB7 .
	Register(s) BMD_EP/EP_RX/cpld_data_32 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_32_BRB0 BMD_EP/EP_RX/cpld_data_32_BRB2 BMD_EP/EP_RX/cpld_data_32_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_33 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_33_BRB0 BMD_EP/EP_RX/cpld_data_33_BRB2 BMD_EP/EP_RX/cpld_data_33_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_34 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_34_BRB0 BMD_EP/EP_RX/cpld_data_34_BRB2 BMD_EP/EP_RX/cpld_data_34_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_35 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_35_BRB0 BMD_EP/EP_RX/cpld_data_35_BRB2 BMD_EP/EP_RX/cpld_data_35_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_36 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_36_BRB0 BMD_EP/EP_RX/cpld_data_36_BRB2 BMD_EP/EP_RX/cpld_data_36_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_37 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_37_BRB0 BMD_EP/EP_RX/cpld_data_37_BRB2 BMD_EP/EP_RX/cpld_data_37_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_38 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_38_BRB0 BMD_EP/EP_RX/cpld_data_38_BRB2 BMD_EP/EP_RX/cpld_data_38_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_39 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_39_BRB0 BMD_EP/EP_RX/cpld_data_39_BRB2 BMD_EP/EP_RX/cpld_data_39_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_4 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_4_BRB2 BMD_EP/EP_RX/cpld_data_4_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_40 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_40_BRB0 BMD_EP/EP_RX/cpld_data_40_BRB2 BMD_EP/EP_RX/cpld_data_40_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_41 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_41_BRB0 BMD_EP/EP_RX/cpld_data_41_BRB2 BMD_EP/EP_RX/cpld_data_41_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_42 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_42_BRB0 BMD_EP/EP_RX/cpld_data_42_BRB2 BMD_EP/EP_RX/cpld_data_42_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_43 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_43_BRB0 BMD_EP/EP_RX/cpld_data_43_BRB2 BMD_EP/EP_RX/cpld_data_43_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_44 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_44_BRB0 BMD_EP/EP_RX/cpld_data_44_BRB2 BMD_EP/EP_RX/cpld_data_44_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_45 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_45_BRB0 BMD_EP/EP_RX/cpld_data_45_BRB2 BMD_EP/EP_RX/cpld_data_45_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_46 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_46_BRB0 BMD_EP/EP_RX/cpld_data_46_BRB2 BMD_EP/EP_RX/cpld_data_46_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_47 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_47_BRB0 BMD_EP/EP_RX/cpld_data_47_BRB2 BMD_EP/EP_RX/cpld_data_47_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_48 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_48_BRB0 BMD_EP/EP_RX/cpld_data_48_BRB2 BMD_EP/EP_RX/cpld_data_48_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_49 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_49_BRB0 BMD_EP/EP_RX/cpld_data_49_BRB2 BMD_EP/EP_RX/cpld_data_49_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_5 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_5_BRB2 BMD_EP/EP_RX/cpld_data_5_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_50 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_50_BRB0 BMD_EP/EP_RX/cpld_data_50_BRB2 BMD_EP/EP_RX/cpld_data_50_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_51 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_51_BRB0 BMD_EP/EP_RX/cpld_data_51_BRB2 BMD_EP/EP_RX/cpld_data_51_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_52 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_52_BRB0 BMD_EP/EP_RX/cpld_data_52_BRB2 BMD_EP/EP_RX/cpld_data_52_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_53 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_53_BRB0 BMD_EP/EP_RX/cpld_data_53_BRB2 BMD_EP/EP_RX/cpld_data_53_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_54 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_54_BRB0 BMD_EP/EP_RX/cpld_data_54_BRB2 BMD_EP/EP_RX/cpld_data_54_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_55 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_55_BRB0 BMD_EP/EP_RX/cpld_data_55_BRB2 BMD_EP/EP_RX/cpld_data_55_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_56 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_56_BRB0 BMD_EP/EP_RX/cpld_data_56_BRB2 BMD_EP/EP_RX/cpld_data_56_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_57 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_57_BRB0 BMD_EP/EP_RX/cpld_data_57_BRB2 BMD_EP/EP_RX/cpld_data_57_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_58 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_58_BRB0 BMD_EP/EP_RX/cpld_data_58_BRB2 BMD_EP/EP_RX/cpld_data_58_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_59 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_59_BRB0 BMD_EP/EP_RX/cpld_data_59_BRB2 BMD_EP/EP_RX/cpld_data_59_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_6 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_6_BRB2 BMD_EP/EP_RX/cpld_data_6_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_60 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_60_BRB0 BMD_EP/EP_RX/cpld_data_60_BRB2 BMD_EP/EP_RX/cpld_data_60_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_61 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_61_BRB0 BMD_EP/EP_RX/cpld_data_61_BRB2 BMD_EP/EP_RX/cpld_data_61_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_62 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_62_BRB0 BMD_EP/EP_RX/cpld_data_62_BRB2 BMD_EP/EP_RX/cpld_data_62_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_63 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_63_BRB0 BMD_EP/EP_RX/cpld_data_63_BRB2 BMD_EP/EP_RX/cpld_data_63_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_64 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_64_BRB1 BMD_EP/EP_RX/cpld_data_64_BRB3 BMD_EP/EP_RX/cpld_data_64_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_65 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_65_BRB1 BMD_EP/EP_RX/cpld_data_65_BRB3 BMD_EP/EP_RX/cpld_data_65_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_66 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_66_BRB1 BMD_EP/EP_RX/cpld_data_66_BRB3 BMD_EP/EP_RX/cpld_data_66_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_67 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_67_BRB1 BMD_EP/EP_RX/cpld_data_67_BRB3 BMD_EP/EP_RX/cpld_data_67_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_68 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_68_BRB1 BMD_EP/EP_RX/cpld_data_68_BRB3 BMD_EP/EP_RX/cpld_data_68_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_69 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_69_BRB1 BMD_EP/EP_RX/cpld_data_69_BRB3 BMD_EP/EP_RX/cpld_data_69_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_7 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_7_BRB2 BMD_EP/EP_RX/cpld_data_7_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_70 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_70_BRB1 BMD_EP/EP_RX/cpld_data_70_BRB3 BMD_EP/EP_RX/cpld_data_70_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_71 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_71_BRB1 BMD_EP/EP_RX/cpld_data_71_BRB3 BMD_EP/EP_RX/cpld_data_71_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_72 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_72_BRB1 BMD_EP/EP_RX/cpld_data_72_BRB3 BMD_EP/EP_RX/cpld_data_72_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_73 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_73_BRB1 BMD_EP/EP_RX/cpld_data_73_BRB3 BMD_EP/EP_RX/cpld_data_73_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_74 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_74_BRB1 BMD_EP/EP_RX/cpld_data_74_BRB3 BMD_EP/EP_RX/cpld_data_74_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_75 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_75_BRB1 BMD_EP/EP_RX/cpld_data_75_BRB3 BMD_EP/EP_RX/cpld_data_75_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_76 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_76_BRB1 BMD_EP/EP_RX/cpld_data_76_BRB3 BMD_EP/EP_RX/cpld_data_76_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_77 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_77_BRB1 BMD_EP/EP_RX/cpld_data_77_BRB3 BMD_EP/EP_RX/cpld_data_77_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_78 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_78_BRB1 BMD_EP/EP_RX/cpld_data_78_BRB3 BMD_EP/EP_RX/cpld_data_78_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_79 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_79_BRB1 BMD_EP/EP_RX/cpld_data_79_BRB3 BMD_EP/EP_RX/cpld_data_79_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_8 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_8_BRB2 BMD_EP/EP_RX/cpld_data_8_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_80 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_80_BRB1 BMD_EP/EP_RX/cpld_data_80_BRB3 BMD_EP/EP_RX/cpld_data_80_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_81 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_81_BRB1 BMD_EP/EP_RX/cpld_data_81_BRB3 BMD_EP/EP_RX/cpld_data_81_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_82 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_82_BRB1 BMD_EP/EP_RX/cpld_data_82_BRB3 BMD_EP/EP_RX/cpld_data_82_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_83 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_83_BRB1 BMD_EP/EP_RX/cpld_data_83_BRB3 BMD_EP/EP_RX/cpld_data_83_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_84 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_84_BRB1 BMD_EP/EP_RX/cpld_data_84_BRB3 BMD_EP/EP_RX/cpld_data_84_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_85 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_85_BRB1 BMD_EP/EP_RX/cpld_data_85_BRB3 BMD_EP/EP_RX/cpld_data_85_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_86 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_86_BRB1 BMD_EP/EP_RX/cpld_data_86_BRB3 BMD_EP/EP_RX/cpld_data_86_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_87 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_87_BRB1 BMD_EP/EP_RX/cpld_data_87_BRB3 BMD_EP/EP_RX/cpld_data_87_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_88 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_88_BRB1 BMD_EP/EP_RX/cpld_data_88_BRB3 BMD_EP/EP_RX/cpld_data_88_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_89 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_89_BRB1 BMD_EP/EP_RX/cpld_data_89_BRB3 BMD_EP/EP_RX/cpld_data_89_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_9 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_9_BRB2 BMD_EP/EP_RX/cpld_data_9_BRB5 .
	Register(s) BMD_EP/EP_RX/cpld_data_90 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_90_BRB1 BMD_EP/EP_RX/cpld_data_90_BRB3 BMD_EP/EP_RX/cpld_data_90_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_91 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_91_BRB1 BMD_EP/EP_RX/cpld_data_91_BRB3 BMD_EP/EP_RX/cpld_data_91_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_92 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_92_BRB1 BMD_EP/EP_RX/cpld_data_92_BRB3 BMD_EP/EP_RX/cpld_data_92_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_93 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_93_BRB1 BMD_EP/EP_RX/cpld_data_93_BRB3 BMD_EP/EP_RX/cpld_data_93_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_94 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_94_BRB1 BMD_EP/EP_RX/cpld_data_94_BRB3 BMD_EP/EP_RX/cpld_data_94_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_95 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_95_BRB0 BMD_EP/EP_RX/cpld_data_95_BRB1 BMD_EP/EP_RX/cpld_data_95_BRB2 BMD_EP/EP_RX/cpld_data_95_BRB3 BMD_EP/EP_RX/cpld_data_95_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_96 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_96_BRB1 BMD_EP/EP_RX/cpld_data_96_BRB3 BMD_EP/EP_RX/cpld_data_96_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_97 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_97_BRB1 BMD_EP/EP_RX/cpld_data_97_BRB3 BMD_EP/EP_RX/cpld_data_97_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_98 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_98_BRB1 BMD_EP/EP_RX/cpld_data_98_BRB3 BMD_EP/EP_RX/cpld_data_98_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_99 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_99_BRB1 BMD_EP/EP_RX/cpld_data_99_BRB3 BMD_EP/EP_RX/cpld_data_99_BRB4.
	Register(s) BMD_EP/EP_RX/cpld_data_din_100 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_100_BRB3 BMD_EP/EP_RX/cpld_data_din_100_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_101 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_101_BRB3 BMD_EP/EP_RX/cpld_data_din_101_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_102 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_102_BRB3 BMD_EP/EP_RX/cpld_data_din_102_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_103 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_103_BRB3 BMD_EP/EP_RX/cpld_data_din_103_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_104 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_104_BRB3 BMD_EP/EP_RX/cpld_data_din_104_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_105 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_105_BRB3 BMD_EP/EP_RX/cpld_data_din_105_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_106 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_106_BRB3 BMD_EP/EP_RX/cpld_data_din_106_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_107 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_107_BRB3 BMD_EP/EP_RX/cpld_data_din_107_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_108 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_108_BRB3 BMD_EP/EP_RX/cpld_data_din_108_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_109 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_109_BRB3 BMD_EP/EP_RX/cpld_data_din_109_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_110 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_110_BRB3 BMD_EP/EP_RX/cpld_data_din_110_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_111 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_111_BRB3 BMD_EP/EP_RX/cpld_data_din_111_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_112 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_112_BRB3 BMD_EP/EP_RX/cpld_data_din_112_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_113 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_113_BRB3 BMD_EP/EP_RX/cpld_data_din_113_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_114 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_114_BRB3 BMD_EP/EP_RX/cpld_data_din_114_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_115 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_115_BRB3 BMD_EP/EP_RX/cpld_data_din_115_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_116 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_116_BRB3 BMD_EP/EP_RX/cpld_data_din_116_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_117 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_117_BRB3 BMD_EP/EP_RX/cpld_data_din_117_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_118 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_118_BRB3 BMD_EP/EP_RX/cpld_data_din_118_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_119 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_119_BRB3 BMD_EP/EP_RX/cpld_data_din_119_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_120 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_120_BRB3 BMD_EP/EP_RX/cpld_data_din_120_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_121 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_121_BRB3 BMD_EP/EP_RX/cpld_data_din_121_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_122 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_122_BRB3 BMD_EP/EP_RX/cpld_data_din_122_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_123 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_123_BRB3 BMD_EP/EP_RX/cpld_data_din_123_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_124 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_124_BRB3 BMD_EP/EP_RX/cpld_data_din_124_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_125 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_125_BRB3 BMD_EP/EP_RX/cpld_data_din_125_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_126 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_126_BRB3 BMD_EP/EP_RX/cpld_data_din_126_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_127 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_127_BRB0 BMD_EP/EP_RX/cpld_data_din_127_BRB1 BMD_EP/EP_RX/cpld_data_din_127_BRB2 BMD_EP/EP_RX/cpld_data_din_127_BRB3 BMD_EP/EP_RX/cpld_data_din_127_BRB4 BMD_EP/EP_RX/cpld_data_din_127_BRB6 BMD_EP/EP_RX/cpld_data_din_127_BRB8 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_64 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_64_BRB1 BMD_EP/EP_RX/cpld_data_din_64_BRB3 BMD_EP/EP_RX/cpld_data_din_64_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_65 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_65_BRB1 BMD_EP/EP_RX/cpld_data_din_65_BRB3 BMD_EP/EP_RX/cpld_data_din_65_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_66 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_66_BRB1 BMD_EP/EP_RX/cpld_data_din_66_BRB3 BMD_EP/EP_RX/cpld_data_din_66_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_67 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_67_BRB1 BMD_EP/EP_RX/cpld_data_din_67_BRB3 BMD_EP/EP_RX/cpld_data_din_67_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_68 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_68_BRB1 BMD_EP/EP_RX/cpld_data_din_68_BRB3 BMD_EP/EP_RX/cpld_data_din_68_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_69 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_69_BRB1 BMD_EP/EP_RX/cpld_data_din_69_BRB3 BMD_EP/EP_RX/cpld_data_din_69_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_70 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_70_BRB1 BMD_EP/EP_RX/cpld_data_din_70_BRB3 BMD_EP/EP_RX/cpld_data_din_70_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_71 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_71_BRB1 BMD_EP/EP_RX/cpld_data_din_71_BRB3 BMD_EP/EP_RX/cpld_data_din_71_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_72 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_72_BRB1 BMD_EP/EP_RX/cpld_data_din_72_BRB3 BMD_EP/EP_RX/cpld_data_din_72_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_73 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_73_BRB1 BMD_EP/EP_RX/cpld_data_din_73_BRB3 BMD_EP/EP_RX/cpld_data_din_73_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_74 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_74_BRB1 BMD_EP/EP_RX/cpld_data_din_74_BRB3 BMD_EP/EP_RX/cpld_data_din_74_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_75 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_75_BRB1 BMD_EP/EP_RX/cpld_data_din_75_BRB3 BMD_EP/EP_RX/cpld_data_din_75_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_76 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_76_BRB1 BMD_EP/EP_RX/cpld_data_din_76_BRB3 BMD_EP/EP_RX/cpld_data_din_76_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_77 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_77_BRB1 BMD_EP/EP_RX/cpld_data_din_77_BRB3 BMD_EP/EP_RX/cpld_data_din_77_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_78 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_78_BRB1 BMD_EP/EP_RX/cpld_data_din_78_BRB3 BMD_EP/EP_RX/cpld_data_din_78_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_79 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_79_BRB1 BMD_EP/EP_RX/cpld_data_din_79_BRB3 BMD_EP/EP_RX/cpld_data_din_79_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_80 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_80_BRB1 BMD_EP/EP_RX/cpld_data_din_80_BRB3 BMD_EP/EP_RX/cpld_data_din_80_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_81 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_81_BRB1 BMD_EP/EP_RX/cpld_data_din_81_BRB3 BMD_EP/EP_RX/cpld_data_din_81_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_82 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_82_BRB1 BMD_EP/EP_RX/cpld_data_din_82_BRB3 BMD_EP/EP_RX/cpld_data_din_82_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_83 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_83_BRB1 BMD_EP/EP_RX/cpld_data_din_83_BRB3 BMD_EP/EP_RX/cpld_data_din_83_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_84 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_84_BRB1 BMD_EP/EP_RX/cpld_data_din_84_BRB3 BMD_EP/EP_RX/cpld_data_din_84_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_85 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_85_BRB1 BMD_EP/EP_RX/cpld_data_din_85_BRB3 BMD_EP/EP_RX/cpld_data_din_85_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_86 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_86_BRB1 BMD_EP/EP_RX/cpld_data_din_86_BRB3 BMD_EP/EP_RX/cpld_data_din_86_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_87 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_87_BRB1 BMD_EP/EP_RX/cpld_data_din_87_BRB3 BMD_EP/EP_RX/cpld_data_din_87_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_88 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_88_BRB1 BMD_EP/EP_RX/cpld_data_din_88_BRB3 BMD_EP/EP_RX/cpld_data_din_88_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_89 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_89_BRB1 BMD_EP/EP_RX/cpld_data_din_89_BRB3 BMD_EP/EP_RX/cpld_data_din_89_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_90 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_90_BRB1 BMD_EP/EP_RX/cpld_data_din_90_BRB3 BMD_EP/EP_RX/cpld_data_din_90_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_91 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_91_BRB1 BMD_EP/EP_RX/cpld_data_din_91_BRB3 BMD_EP/EP_RX/cpld_data_din_91_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_92 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_92_BRB1 BMD_EP/EP_RX/cpld_data_din_92_BRB3 BMD_EP/EP_RX/cpld_data_din_92_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_93 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_93_BRB1 BMD_EP/EP_RX/cpld_data_din_93_BRB3 BMD_EP/EP_RX/cpld_data_din_93_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_94 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_94_BRB1 BMD_EP/EP_RX/cpld_data_din_94_BRB3 BMD_EP/EP_RX/cpld_data_din_94_BRB6 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_95 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_95_BRB0 BMD_EP/EP_RX/cpld_data_din_95_BRB1 BMD_EP/EP_RX/cpld_data_din_95_BRB2 BMD_EP/EP_RX/cpld_data_din_95_BRB3 BMD_EP/EP_RX/cpld_data_din_95_BRB4 BMD_EP/EP_RX/cpld_data_din_95_BRB6 BMD_EP/EP_RX/cpld_data_din_95_BRB7 BMD_EP/EP_RX/cpld_data_din_95_BRB8 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_96 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_96_BRB3 BMD_EP/EP_RX/cpld_data_din_96_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_97 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_97_BRB3 BMD_EP/EP_RX/cpld_data_din_97_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_98 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_98_BRB3 BMD_EP/EP_RX/cpld_data_din_98_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_data_din_99 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_data_din_99_BRB3 BMD_EP/EP_RX/cpld_data_din_99_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_0 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_0_BRB0 BMD_EP/EP_RX/cpld_found_o_0_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_1 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_1_BRB0 BMD_EP/EP_RX/cpld_found_o_1_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_11 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_11_BRB0 BMD_EP/EP_RX/cpld_found_o_11_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_12 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_12_BRB0 BMD_EP/EP_RX/cpld_found_o_12_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_14 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_14_BRB0 BMD_EP/EP_RX/cpld_found_o_14_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_15 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_15_BRB0 BMD_EP/EP_RX/cpld_found_o_15_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_16 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_16_BRB0 BMD_EP/EP_RX/cpld_found_o_16_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_17 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_17_BRB0 BMD_EP/EP_RX/cpld_found_o_17_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_18 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_18_BRB0 BMD_EP/EP_RX/cpld_found_o_18_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_19 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_19_BRB0 BMD_EP/EP_RX/cpld_found_o_19_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_2 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_2_BRB0 BMD_EP/EP_RX/cpld_found_o_2_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_20 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_20_BRB0 BMD_EP/EP_RX/cpld_found_o_20_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_21 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_21_BRB0 BMD_EP/EP_RX/cpld_found_o_21_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_22 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_22_BRB0 BMD_EP/EP_RX/cpld_found_o_22_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_23 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_23_BRB0 BMD_EP/EP_RX/cpld_found_o_23_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_24 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_24_BRB0 BMD_EP/EP_RX/cpld_found_o_24_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_25 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_25_BRB0 BMD_EP/EP_RX/cpld_found_o_25_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_26 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_26_BRB0 BMD_EP/EP_RX/cpld_found_o_26_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_27 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_27_BRB0 BMD_EP/EP_RX/cpld_found_o_27_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_29 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_29_BRB0 BMD_EP/EP_RX/cpld_found_o_29_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_3 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_3_BRB0 BMD_EP/EP_RX/cpld_found_o_3_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_30 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_30_BRB0 BMD_EP/EP_RX/cpld_found_o_30_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_31 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_31_BRB0 BMD_EP/EP_RX/cpld_found_o_31_BRB1 BMD_EP/EP_RX/cpld_found_o_31_BRB2 BMD_EP/EP_RX/cpld_found_o_31_BRB3 BMD_EP/EP_RX/cpld_found_o_31_BRB4 BMD_EP/EP_RX/cpld_found_o_31_BRB5.
	Register(s) BMD_EP/EP_RX/cpld_found_o_4 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_4_BRB0 BMD_EP/EP_RX/cpld_found_o_4_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_5 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_5_BRB0 BMD_EP/EP_RX/cpld_found_o_5_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_6 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_6_BRB0 BMD_EP/EP_RX/cpld_found_o_6_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_7 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_7_BRB0 BMD_EP/EP_RX/cpld_found_o_7_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_8 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_8_BRB0 BMD_EP/EP_RX/cpld_found_o_8_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_found_o_9 has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_found_o_9_BRB0 BMD_EP/EP_RX/cpld_found_o_9_BRB4 .
	Register(s) BMD_EP/EP_RX/cpld_malformed_o has(ve) been backward balanced into : BMD_EP/EP_RX/cpld_malformed_o_BRB0 BMD_EP/EP_RX/cpld_malformed_o_BRB1 BMD_EP/EP_RX/cpld_malformed_o_BRB2 BMD_EP/EP_RX/cpld_malformed_o_BRB3.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_0 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_0_BRB2 BMD_EP/EP_RX/pre_cpld_data_0_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_1 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_1_BRB2 BMD_EP/EP_RX/pre_cpld_data_1_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_10 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_10_BRB2 BMD_EP/EP_RX/pre_cpld_data_10_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_11 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_11_BRB2 BMD_EP/EP_RX/pre_cpld_data_11_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_12 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_12_BRB2 BMD_EP/EP_RX/pre_cpld_data_12_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_13 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_13_BRB2 BMD_EP/EP_RX/pre_cpld_data_13_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_14 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_14_BRB2 BMD_EP/EP_RX/pre_cpld_data_14_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_15 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_15_BRB2 BMD_EP/EP_RX/pre_cpld_data_15_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_16 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_16_BRB2 BMD_EP/EP_RX/pre_cpld_data_16_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_17 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_17_BRB2 BMD_EP/EP_RX/pre_cpld_data_17_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_18 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_18_BRB2 BMD_EP/EP_RX/pre_cpld_data_18_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_19 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_19_BRB2 BMD_EP/EP_RX/pre_cpld_data_19_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_2 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_2_BRB2 BMD_EP/EP_RX/pre_cpld_data_2_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_20 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_20_BRB2 BMD_EP/EP_RX/pre_cpld_data_20_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_21 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_21_BRB2 BMD_EP/EP_RX/pre_cpld_data_21_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_22 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_22_BRB2 BMD_EP/EP_RX/pre_cpld_data_22_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_23 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_23_BRB2 BMD_EP/EP_RX/pre_cpld_data_23_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_24 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_24_BRB2 BMD_EP/EP_RX/pre_cpld_data_24_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_25 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_25_BRB2 BMD_EP/EP_RX/pre_cpld_data_25_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_26 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_26_BRB2 BMD_EP/EP_RX/pre_cpld_data_26_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_27 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_27_BRB2 BMD_EP/EP_RX/pre_cpld_data_27_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_28 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_28_BRB2 BMD_EP/EP_RX/pre_cpld_data_28_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_29 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_29_BRB2 BMD_EP/EP_RX/pre_cpld_data_29_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_3 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_3_BRB2 BMD_EP/EP_RX/pre_cpld_data_3_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_30 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_30_BRB2 BMD_EP/EP_RX/pre_cpld_data_30_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_31 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_31_BRB0 BMD_EP/EP_RX/pre_cpld_data_31_BRB1 BMD_EP/EP_RX/pre_cpld_data_31_BRB2 BMD_EP/EP_RX/pre_cpld_data_31_BRB3 BMD_EP/EP_RX/pre_cpld_data_31_BRB5 BMD_EP/EP_RX/pre_cpld_data_31_BRB8 BMD_EP/EP_RX/pre_cpld_data_31_BRB9 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_32 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_32_BRB2 BMD_EP/EP_RX/pre_cpld_data_32_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_33 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_33_BRB2 BMD_EP/EP_RX/pre_cpld_data_33_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_34 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_34_BRB2 BMD_EP/EP_RX/pre_cpld_data_34_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_35 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_35_BRB2 BMD_EP/EP_RX/pre_cpld_data_35_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_36 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_36_BRB2 BMD_EP/EP_RX/pre_cpld_data_36_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_37 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_37_BRB2 BMD_EP/EP_RX/pre_cpld_data_37_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_38 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_38_BRB2 BMD_EP/EP_RX/pre_cpld_data_38_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_39 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_39_BRB2 BMD_EP/EP_RX/pre_cpld_data_39_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_4 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_4_BRB2 BMD_EP/EP_RX/pre_cpld_data_4_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_40 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_40_BRB2 BMD_EP/EP_RX/pre_cpld_data_40_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_41 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_41_BRB2 BMD_EP/EP_RX/pre_cpld_data_41_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_42 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_42_BRB2 BMD_EP/EP_RX/pre_cpld_data_42_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_43 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_43_BRB2 BMD_EP/EP_RX/pre_cpld_data_43_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_44 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_44_BRB2 BMD_EP/EP_RX/pre_cpld_data_44_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_45 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_45_BRB2 BMD_EP/EP_RX/pre_cpld_data_45_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_46 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_46_BRB2 BMD_EP/EP_RX/pre_cpld_data_46_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_47 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_47_BRB2 BMD_EP/EP_RX/pre_cpld_data_47_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_48 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_48_BRB2 BMD_EP/EP_RX/pre_cpld_data_48_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_49 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_49_BRB2 BMD_EP/EP_RX/pre_cpld_data_49_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_5 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_5_BRB2 BMD_EP/EP_RX/pre_cpld_data_5_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_50 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_50_BRB2 BMD_EP/EP_RX/pre_cpld_data_50_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_51 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_51_BRB2 BMD_EP/EP_RX/pre_cpld_data_51_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_52 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_52_BRB2 BMD_EP/EP_RX/pre_cpld_data_52_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_53 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_53_BRB2 BMD_EP/EP_RX/pre_cpld_data_53_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_54 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_54_BRB2 BMD_EP/EP_RX/pre_cpld_data_54_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_55 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_55_BRB2 BMD_EP/EP_RX/pre_cpld_data_55_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_56 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_56_BRB2 BMD_EP/EP_RX/pre_cpld_data_56_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_57 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_57_BRB2 BMD_EP/EP_RX/pre_cpld_data_57_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_58 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_58_BRB2 BMD_EP/EP_RX/pre_cpld_data_58_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_59 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_59_BRB2 BMD_EP/EP_RX/pre_cpld_data_59_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_6 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_6_BRB2 BMD_EP/EP_RX/pre_cpld_data_6_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_60 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_60_BRB2 BMD_EP/EP_RX/pre_cpld_data_60_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_61 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_61_BRB2 BMD_EP/EP_RX/pre_cpld_data_61_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_62 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_62_BRB2 BMD_EP/EP_RX/pre_cpld_data_62_BRB3 .
	Register(s) BMD_EP/EP_RX/pre_cpld_data_63 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_63_BRB0 BMD_EP/EP_RX/pre_cpld_data_63_BRB2 BMD_EP/EP_RX/pre_cpld_data_63_BRB3 BMD_EP/EP_RX/pre_cpld_data_63_BRB5 BMD_EP/EP_RX/pre_cpld_data_63_BRB7 BMD_EP/EP_RX/pre_cpld_data_63_BRB8 BMD_EP/EP_RX/pre_cpld_data_63_BRB9 BMD_EP/EP_RX/pre_cpld_data_63_BRB10 BMD_EP/EP_RX/pre_cpld_data_63_BRB11 BMD_EP/EP_RX/pre_cpld_data_63_BRB12 BMD_EP/EP_RX/pre_cpld_data_63_BRB14 BMD_EP/EP_RX/pre_cpld_data_63_BRB15.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_64 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_64_BRB1 BMD_EP/EP_RX/pre_cpld_data_64_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_65 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_65_BRB1 BMD_EP/EP_RX/pre_cpld_data_65_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_66 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_66_BRB1 BMD_EP/EP_RX/pre_cpld_data_66_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_67 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_67_BRB1 BMD_EP/EP_RX/pre_cpld_data_67_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_68 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_68_BRB1 BMD_EP/EP_RX/pre_cpld_data_68_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_69 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_69_BRB1 BMD_EP/EP_RX/pre_cpld_data_69_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_7 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_7_BRB2 BMD_EP/EP_RX/pre_cpld_data_7_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_70 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_70_BRB1 BMD_EP/EP_RX/pre_cpld_data_70_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_71 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_71_BRB1 BMD_EP/EP_RX/pre_cpld_data_71_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_72 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_72_BRB1 BMD_EP/EP_RX/pre_cpld_data_72_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_73 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_73_BRB1 BMD_EP/EP_RX/pre_cpld_data_73_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_74 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_74_BRB1 BMD_EP/EP_RX/pre_cpld_data_74_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_75 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_75_BRB1 BMD_EP/EP_RX/pre_cpld_data_75_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_76 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_76_BRB1 BMD_EP/EP_RX/pre_cpld_data_76_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_77 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_77_BRB1 BMD_EP/EP_RX/pre_cpld_data_77_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_78 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_78_BRB1 BMD_EP/EP_RX/pre_cpld_data_78_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_79 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_79_BRB1 BMD_EP/EP_RX/pre_cpld_data_79_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_8 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_8_BRB2 BMD_EP/EP_RX/pre_cpld_data_8_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_80 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_80_BRB1 BMD_EP/EP_RX/pre_cpld_data_80_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_81 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_81_BRB1 BMD_EP/EP_RX/pre_cpld_data_81_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_82 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_82_BRB1 BMD_EP/EP_RX/pre_cpld_data_82_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_83 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_83_BRB1 BMD_EP/EP_RX/pre_cpld_data_83_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_84 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_84_BRB1 BMD_EP/EP_RX/pre_cpld_data_84_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_85 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_85_BRB1 BMD_EP/EP_RX/pre_cpld_data_85_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_86 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_86_BRB1 BMD_EP/EP_RX/pre_cpld_data_86_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_87 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_87_BRB1 BMD_EP/EP_RX/pre_cpld_data_87_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_88 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_88_BRB1 BMD_EP/EP_RX/pre_cpld_data_88_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_89 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_89_BRB1 BMD_EP/EP_RX/pre_cpld_data_89_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_9 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_9_BRB2 BMD_EP/EP_RX/pre_cpld_data_9_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_90 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_90_BRB1 BMD_EP/EP_RX/pre_cpld_data_90_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_91 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_91_BRB1 BMD_EP/EP_RX/pre_cpld_data_91_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_92 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_92_BRB1 BMD_EP/EP_RX/pre_cpld_data_92_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_93 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_93_BRB1 BMD_EP/EP_RX/pre_cpld_data_93_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_94 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_94_BRB1 BMD_EP/EP_RX/pre_cpld_data_94_BRB5.
	Register(s) BMD_EP/EP_RX/pre_cpld_data_95 has(ve) been backward balanced into : BMD_EP/EP_RX/pre_cpld_data_95_BRB0 BMD_EP/EP_RX/pre_cpld_data_95_BRB1 BMD_EP/EP_RX/pre_cpld_data_95_BRB2 BMD_EP/EP_RX/pre_cpld_data_95_BRB5 BMD_EP/EP_RX/pre_cpld_data_95_BRB10.
	Register(s) BMD_EP/EP_RX/prev_bmd_128_rx_state_0 has(ve) been backward balanced into : BMD_EP/EP_RX/prev_bmd_128_rx_state_0_BRB2 BMD_EP/EP_RX/prev_bmd_128_rx_state_0_BRB4 BMD_EP/EP_RX/prev_bmd_128_rx_state_0_BRB5.
	Register(s) BMD_EP/EP_RX/prev_bmd_128_rx_state_1 has(ve) been backward balanced into : BMD_EP/EP_RX/prev_bmd_128_rx_state_1_BRB1 BMD_EP/EP_RX/prev_bmd_128_rx_state_1_BRB2 BMD_EP/EP_RX/prev_bmd_128_rx_state_1_BRB3 BMD_EP/EP_RX/prev_bmd_128_rx_state_1_BRB4 BMD_EP/EP_RX/prev_bmd_128_rx_state_1_BRB5.
	Register(s) BMD_EP/EP_RX/req_attr_o_0 has(ve) been backward balanced into : BMD_EP/EP_RX/req_attr_o_0_BRB1 BMD_EP/EP_RX/req_attr_o_0_BRB2 BMD_EP/EP_RX/req_attr_o_0_BRB5.
	Register(s) BMD_EP/EP_RX/req_attr_o_1 has(ve) been backward balanced into : BMD_EP/EP_RX/req_attr_o_1_BRB1 BMD_EP/EP_RX/req_attr_o_1_BRB2 BMD_EP/EP_RX/req_attr_o_1_BRB5.
	Register(s) BMD_EP/EP_RX/req_ep_o has(ve) been backward balanced into : BMD_EP/EP_RX/req_ep_o_BRB1 BMD_EP/EP_RX/req_ep_o_BRB2 BMD_EP/EP_RX/req_ep_o_BRB5.
	Register(s) BMD_EP/EP_RX/req_len_o_0 has(ve) been backward balanced into : BMD_EP/EP_RX/req_len_o_0_BRB1 BMD_EP/EP_RX/req_len_o_0_BRB2 BMD_EP/EP_RX/req_len_o_0_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_0 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_0_BRB1 BMD_EP/EP_RX/req_rid_o_0_BRB2 BMD_EP/EP_RX/req_rid_o_0_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_1 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_1_BRB1 BMD_EP/EP_RX/req_rid_o_1_BRB2 BMD_EP/EP_RX/req_rid_o_1_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_10 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_10_BRB1 BMD_EP/EP_RX/req_rid_o_10_BRB2 BMD_EP/EP_RX/req_rid_o_10_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_11 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_11_BRB1 BMD_EP/EP_RX/req_rid_o_11_BRB2 BMD_EP/EP_RX/req_rid_o_11_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_12 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_12_BRB1 BMD_EP/EP_RX/req_rid_o_12_BRB2 BMD_EP/EP_RX/req_rid_o_12_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_13 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_13_BRB1 BMD_EP/EP_RX/req_rid_o_13_BRB2 BMD_EP/EP_RX/req_rid_o_13_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_14 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_14_BRB1 BMD_EP/EP_RX/req_rid_o_14_BRB2 BMD_EP/EP_RX/req_rid_o_14_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_15 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_15_BRB0 BMD_EP/EP_RX/req_rid_o_15_BRB1 BMD_EP/EP_RX/req_rid_o_15_BRB2 BMD_EP/EP_RX/req_rid_o_15_BRB3 BMD_EP/EP_RX/req_rid_o_15_BRB4 BMD_EP/EP_RX/req_rid_o_15_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_2 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_2_BRB1 BMD_EP/EP_RX/req_rid_o_2_BRB2 BMD_EP/EP_RX/req_rid_o_2_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_3 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_3_BRB1 BMD_EP/EP_RX/req_rid_o_3_BRB2 BMD_EP/EP_RX/req_rid_o_3_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_4 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_4_BRB1 BMD_EP/EP_RX/req_rid_o_4_BRB2 BMD_EP/EP_RX/req_rid_o_4_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_5 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_5_BRB1 BMD_EP/EP_RX/req_rid_o_5_BRB2 BMD_EP/EP_RX/req_rid_o_5_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_6 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_6_BRB1 BMD_EP/EP_RX/req_rid_o_6_BRB2 BMD_EP/EP_RX/req_rid_o_6_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_7 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_7_BRB1 BMD_EP/EP_RX/req_rid_o_7_BRB2 BMD_EP/EP_RX/req_rid_o_7_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_8 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_8_BRB1 BMD_EP/EP_RX/req_rid_o_8_BRB2 BMD_EP/EP_RX/req_rid_o_8_BRB5.
	Register(s) BMD_EP/EP_RX/req_rid_o_9 has(ve) been backward balanced into : BMD_EP/EP_RX/req_rid_o_9_BRB1 BMD_EP/EP_RX/req_rid_o_9_BRB2 BMD_EP/EP_RX/req_rid_o_9_BRB5.
	Register(s) BMD_EP/EP_RX/req_tag_o_0 has(ve) been backward balanced into : BMD_EP/EP_RX/req_tag_o_0_BRB1 BMD_EP/EP_RX/req_tag_o_0_BRB2 BMD_EP/EP_RX/req_tag_o_0_BRB5.
	Register(s) BMD_EP/EP_RX/req_tag_o_1 has(ve) been backward balanced into : BMD_EP/EP_RX/req_tag_o_1_BRB1 BMD_EP/EP_RX/req_tag_o_1_BRB2 BMD_EP/EP_RX/req_tag_o_1_BRB5.
	Register(s) BMD_EP/EP_RX/req_tag_o_2 has(ve) been backward balanced into : BMD_EP/EP_RX/req_tag_o_2_BRB1 BMD_EP/EP_RX/req_tag_o_2_BRB2 BMD_EP/EP_RX/req_tag_o_2_BRB5.
	Register(s) BMD_EP/EP_RX/req_tag_o_3 has(ve) been backward balanced into : BMD_EP/EP_RX/req_tag_o_3_BRB1 BMD_EP/EP_RX/req_tag_o_3_BRB2 BMD_EP/EP_RX/req_tag_o_3_BRB5.
	Register(s) BMD_EP/EP_RX/req_tag_o_4 has(ve) been backward balanced into : BMD_EP/EP_RX/req_tag_o_4_BRB1 BMD_EP/EP_RX/req_tag_o_4_BRB2 BMD_EP/EP_RX/req_tag_o_4_BRB5.
	Register(s) BMD_EP/EP_RX/req_tag_o_5 has(ve) been backward balanced into : BMD_EP/EP_RX/req_tag_o_5_BRB1 BMD_EP/EP_RX/req_tag_o_5_BRB2 BMD_EP/EP_RX/req_tag_o_5_BRB5.
	Register(s) BMD_EP/EP_RX/req_tag_o_6 has(ve) been backward balanced into : BMD_EP/EP_RX/req_tag_o_6_BRB1 BMD_EP/EP_RX/req_tag_o_6_BRB2 BMD_EP/EP_RX/req_tag_o_6_BRB5.
	Register(s) BMD_EP/EP_RX/req_tag_o_7 has(ve) been backward balanced into : BMD_EP/EP_RX/req_tag_o_7_BRB1 BMD_EP/EP_RX/req_tag_o_7_BRB2 BMD_EP/EP_RX/req_tag_o_7_BRB5.
	Register(s) BMD_EP/EP_RX/req_tc_o_0 has(ve) been backward balanced into : BMD_EP/EP_RX/req_tc_o_0_BRB1 BMD_EP/EP_RX/req_tc_o_0_BRB2 BMD_EP/EP_RX/req_tc_o_0_BRB5.
	Register(s) BMD_EP/EP_RX/req_tc_o_1 has(ve) been backward balanced into : BMD_EP/EP_RX/req_tc_o_1_BRB1 BMD_EP/EP_RX/req_tc_o_1_BRB2 BMD_EP/EP_RX/req_tc_o_1_BRB5.
	Register(s) BMD_EP/EP_RX/req_tc_o_2 has(ve) been backward balanced into : BMD_EP/EP_RX/req_tc_o_2_BRB1 BMD_EP/EP_RX/req_tc_o_2_BRB2 BMD_EP/EP_RX/req_tc_o_2_BRB5.
	Register(s) BMD_EP/EP_RX/req_td_o has(ve) been backward balanced into : BMD_EP/EP_RX/req_td_o_BRB1 BMD_EP/EP_RX/req_td_o_BRB2 BMD_EP/EP_RX/req_td_o_BRB5.
	Register(s) BMD_EP/EP_RX/strad_bmd_128_rx_state_0 has(ve) been backward balanced into : BMD_EP/EP_RX/strad_bmd_128_rx_state_0_BRB0 BMD_EP/EP_RX/strad_bmd_128_rx_state_0_BRB2 BMD_EP/EP_RX/strad_bmd_128_rx_state_0_BRB3 BMD_EP/EP_RX/strad_bmd_128_rx_state_0_BRB4.
	Register(s) BMD_EP/EP_RX/strad_bmd_128_rx_state_1 has(ve) been backward balanced into : BMD_EP/EP_RX/strad_bmd_128_rx_state_1_BRB3 BMD_EP/EP_RX/strad_bmd_128_rx_state_1_BRB4 .
	Register(s) BMD_EP/EP_RX/strad_bmd_128_rx_state_3 has(ve) been backward balanced into : BMD_EP/EP_RX/strad_bmd_128_rx_state_3_BRB3 BMD_EP/EP_RX/strad_bmd_128_rx_state_3_BRB4 BMD_EP/EP_RX/strad_bmd_128_rx_state_3_BRB5.
	Register(s) BMD_EP/EP_RX/strad_bmd_128_rx_state_5 has(ve) been backward balanced into : BMD_EP/EP_RX/strad_bmd_128_rx_state_5_BRB1 BMD_EP/EP_RX/strad_bmd_128_rx_state_5_BRB5.
	Register(s) BMD_EP/EP_RX/strad_bmd_128_rx_state_6 has(ve) been backward balanced into : BMD_EP/EP_RX/strad_bmd_128_rx_state_6_BRB0 BMD_EP/EP_RX/strad_bmd_128_rx_state_6_BRB3 BMD_EP/EP_RX/strad_bmd_128_rx_state_6_BRB4 BMD_EP/EP_RX/strad_bmd_128_rx_state_6_BRB5 BMD_EP/EP_RX/strad_bmd_128_rx_state_6_BRB7 BMD_EP/EP_RX/strad_bmd_128_rx_state_6_BRB9 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_0 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_0_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_1 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_1_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_10 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_10_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_100 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_100_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_101 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_101_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_102 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_102_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_103 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_103_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_104 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_104_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_105 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_105_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_106 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_106_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_107 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_107_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_11 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_11_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_112 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_112_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_113 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_113_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_114 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_114_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_115 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_115_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_119 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_119_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_12 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_12_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_127 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_127_BRB0 BMD_EP/EP_RX/trn_rd_q_127_BRB1.
	Register(s) BMD_EP/EP_RX/trn_rd_q_13 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_13_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_14 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_14_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_15 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_15_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_16 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_16_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_17 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_17_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_18 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_18_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_19 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_19_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_2 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_2_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_20 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_20_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_21 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_21_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_22 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_22_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_23 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_23_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_24 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_24_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_25 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_25_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_26 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_26_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_27 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_27_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_28 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_28_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_29 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_29_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_3 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_3_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_30 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_30_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_31 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_31_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_32 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_32_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_33 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_33_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_34 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_34_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_35 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_35_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_36 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_36_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_37 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_37_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_38 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_38_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_39 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_39_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_4 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_4_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_40 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_40_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_41 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_41_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_42 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_42_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_43 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_43_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_44 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_44_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_45 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_45_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_46 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_46_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_47 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_47_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_48 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_48_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_49 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_49_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_5 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_5_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_50 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_50_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_51 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_51_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_52 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_52_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_53 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_53_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_54 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_54_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_55 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_55_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_56 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_56_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_57 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_57_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_58 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_58_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_59 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_59_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_6 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_6_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_60 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_60_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_61 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_61_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_62 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_62_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_63 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_63_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_64 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_64_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_65 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_65_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_66 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_66_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_67 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_67_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_68 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_68_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_69 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_69_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_7 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_7_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_70 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_70_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_71 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_71_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_8 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_8_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_9 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_9_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_97 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_97_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_98 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_98_BRB0 .
	Register(s) BMD_EP/EP_RX/trn_rd_q_99 has(ve) been backward balanced into : BMD_EP/EP_RX/trn_rd_q_99_BRB0 .
	Register(s) BMD_EP/EP_RX/wr_be_o_0 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_be_o_0_BRB1 BMD_EP/EP_RX/wr_be_o_0_BRB3 BMD_EP/EP_RX/wr_be_o_0_BRB5.
	Register(s) BMD_EP/EP_RX/wr_be_o_1 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_be_o_1_BRB1 BMD_EP/EP_RX/wr_be_o_1_BRB3 BMD_EP/EP_RX/wr_be_o_1_BRB5.
	Register(s) BMD_EP/EP_RX/wr_be_o_2 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_be_o_2_BRB1 BMD_EP/EP_RX/wr_be_o_2_BRB3 BMD_EP/EP_RX/wr_be_o_2_BRB5.
	Register(s) BMD_EP/EP_RX/wr_be_o_3 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_be_o_3_BRB1 BMD_EP/EP_RX/wr_be_o_3_BRB2 BMD_EP/EP_RX/wr_be_o_3_BRB3 BMD_EP/EP_RX/wr_be_o_3_BRB4 BMD_EP/EP_RX/wr_be_o_3_BRB5 BMD_EP/EP_RX/wr_be_o_3_BRB6 BMD_EP/EP_RX/wr_be_o_3_BRB7 BMD_EP/EP_RX/wr_be_o_3_BRB8 BMD_EP/EP_RX/wr_be_o_3_BRB9 BMD_EP/EP_RX/wr_be_o_3_BRB10.
	Register(s) BMD_EP/EP_RX/wr_data_o_0 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_0_BRB0 BMD_EP/EP_RX/wr_data_o_0_BRB3 BMD_EP/EP_RX/wr_data_o_0_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_1 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_1_BRB0 BMD_EP/EP_RX/wr_data_o_1_BRB3 BMD_EP/EP_RX/wr_data_o_1_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_10 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_10_BRB0 BMD_EP/EP_RX/wr_data_o_10_BRB3 BMD_EP/EP_RX/wr_data_o_10_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_11 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_11_BRB0 BMD_EP/EP_RX/wr_data_o_11_BRB3 BMD_EP/EP_RX/wr_data_o_11_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_12 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_12_BRB0 BMD_EP/EP_RX/wr_data_o_12_BRB3 BMD_EP/EP_RX/wr_data_o_12_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_13 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_13_BRB0 BMD_EP/EP_RX/wr_data_o_13_BRB3 BMD_EP/EP_RX/wr_data_o_13_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_14 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_14_BRB0 BMD_EP/EP_RX/wr_data_o_14_BRB3 BMD_EP/EP_RX/wr_data_o_14_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_15 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_15_BRB0 BMD_EP/EP_RX/wr_data_o_15_BRB3 BMD_EP/EP_RX/wr_data_o_15_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_16 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_16_BRB0 BMD_EP/EP_RX/wr_data_o_16_BRB3 BMD_EP/EP_RX/wr_data_o_16_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_17 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_17_BRB0 BMD_EP/EP_RX/wr_data_o_17_BRB3 BMD_EP/EP_RX/wr_data_o_17_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_18 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_18_BRB0 BMD_EP/EP_RX/wr_data_o_18_BRB3 BMD_EP/EP_RX/wr_data_o_18_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_19 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_19_BRB0 BMD_EP/EP_RX/wr_data_o_19_BRB3 BMD_EP/EP_RX/wr_data_o_19_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_2 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_2_BRB0 BMD_EP/EP_RX/wr_data_o_2_BRB3 BMD_EP/EP_RX/wr_data_o_2_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_20 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_20_BRB0 BMD_EP/EP_RX/wr_data_o_20_BRB3 BMD_EP/EP_RX/wr_data_o_20_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_21 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_21_BRB0 BMD_EP/EP_RX/wr_data_o_21_BRB3 BMD_EP/EP_RX/wr_data_o_21_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_22 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_22_BRB0 BMD_EP/EP_RX/wr_data_o_22_BRB3 BMD_EP/EP_RX/wr_data_o_22_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_23 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_23_BRB0 BMD_EP/EP_RX/wr_data_o_23_BRB3 BMD_EP/EP_RX/wr_data_o_23_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_24 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_24_BRB0 BMD_EP/EP_RX/wr_data_o_24_BRB3 BMD_EP/EP_RX/wr_data_o_24_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_25 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_25_BRB0 BMD_EP/EP_RX/wr_data_o_25_BRB3 BMD_EP/EP_RX/wr_data_o_25_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_26 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_26_BRB0 BMD_EP/EP_RX/wr_data_o_26_BRB3 BMD_EP/EP_RX/wr_data_o_26_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_27 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_27_BRB0 BMD_EP/EP_RX/wr_data_o_27_BRB3 BMD_EP/EP_RX/wr_data_o_27_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_28 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_28_BRB0 BMD_EP/EP_RX/wr_data_o_28_BRB3 BMD_EP/EP_RX/wr_data_o_28_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_29 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_29_BRB0 BMD_EP/EP_RX/wr_data_o_29_BRB3 BMD_EP/EP_RX/wr_data_o_29_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_3 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_3_BRB0 BMD_EP/EP_RX/wr_data_o_3_BRB3 BMD_EP/EP_RX/wr_data_o_3_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_30 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_30_BRB0 BMD_EP/EP_RX/wr_data_o_30_BRB3 BMD_EP/EP_RX/wr_data_o_30_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_31 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_31_BRB0 BMD_EP/EP_RX/wr_data_o_31_BRB1 BMD_EP/EP_RX/wr_data_o_31_BRB3 BMD_EP/EP_RX/wr_data_o_31_BRB4 BMD_EP/EP_RX/wr_data_o_31_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_4 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_4_BRB0 BMD_EP/EP_RX/wr_data_o_4_BRB3 BMD_EP/EP_RX/wr_data_o_4_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_5 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_5_BRB0 BMD_EP/EP_RX/wr_data_o_5_BRB3 BMD_EP/EP_RX/wr_data_o_5_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_6 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_6_BRB0 BMD_EP/EP_RX/wr_data_o_6_BRB3 BMD_EP/EP_RX/wr_data_o_6_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_7 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_7_BRB0 BMD_EP/EP_RX/wr_data_o_7_BRB3 BMD_EP/EP_RX/wr_data_o_7_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_8 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_8_BRB0 BMD_EP/EP_RX/wr_data_o_8_BRB3 BMD_EP/EP_RX/wr_data_o_8_BRB5.
	Register(s) BMD_EP/EP_RX/wr_data_o_9 has(ve) been backward balanced into : BMD_EP/EP_RX/wr_data_o_9_BRB0 BMD_EP/EP_RX/wr_data_o_9_BRB3 BMD_EP/EP_RX/wr_data_o_9_BRB5.
	Register(s) BMD_EP/EP_TX/pmwr_addr_26 has(ve) been backward balanced into : BMD_EP/EP_TX/pmwr_addr_26_BRB0 .
	Register(s) BMD_EP/EP_TX/pmwr_addr_27 has(ve) been backward balanced into : BMD_EP/EP_TX/pmwr_addr_27_BRB0 .
	Register(s) BMD_EP/EP_TX/pmwr_addr_28 has(ve) been backward balanced into : BMD_EP/EP_TX/pmwr_addr_28_BRB0 .
	Register(s) BMD_EP/EP_TX/pmwr_addr_29 has(ve) been backward balanced into : BMD_EP/EP_TX/pmwr_addr_29_BRB0 .
	Register(s) BMD_EP/EP_TX/pmwr_addr_30 has(ve) been backward balanced into : BMD_EP/EP_TX/pmwr_addr_30_BRB0 .
	Register(s) BMD_EP/EP_TX/pmwr_addr_31 has(ve) been backward balanced into : BMD_EP/EP_TX/pmwr_addr_31_BRB0 BMD_EP/EP_TX/pmwr_addr_31_BRB1.
Unit <pcie_2_0_inst/app/BMD> processed.
Replicating register fiber_config_inst/mpo_rst_n_1 to handle IOB=TRUE attribute
Replicating register fiber_config_inst/mpo_rst_n_0 to handle IOB=TRUE attribute
Replicating register fiber_config_inst/mpo_txdis_1 to handle IOB=TRUE attribute
Replicating register fiber_config_inst/mpo_txdis_0 to handle IOB=TRUE attribute
Replicating register fiber_config_inst/mpo_tx_en_1 to handle IOB=TRUE attribute
Replicating register fiber_config_inst/mpo_tx_en_0 to handle IOB=TRUE attribute

FlipFlop DDR3_Ctrl_Top_inst/ddr3_case_inst/u_infrastructure/rstdiv0_sync_r_6 has been replicated 6 time(s)
FlipFlop DDR3_Ctrl_Top_inst/ddr3_case_inst/u_infrastructure/rstdiv0_sync_r_7 has been replicated 61 time(s)
FlipFlop DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/rst_final has been replicated 15 time(s)
FlipFlop DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_final has been replicated 6 time(s)

Final Macro Processing ...

Processing Unit <DDR3_Ctrl_Top_inst> :
	Found 2-bit shift register for signal <ddr3_case_inst/u_ddr3_ctrl/rst_r1>.
	Found 6-bit shift register for signal <ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_reg_9>.
	Found 4-bit shift register for signal <ddr3_case_inst/u_memc_ui_top/u_ui_top/rst_reg_3>.
	Found 19-bit shift register for signal <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_18>.
	Found 16-bit shift register for signal <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/pd_cal_start_dly_r_15>.
	Found 3-bit shift register for signal <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_rank_done_r3>.
	Found 16-bit shift register for signal <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/prech_done>.
	Found 16-bit shift register for signal <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly_clkdiv_r_15>.
	Found 16-bit shift register for signal <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly1_r_15>.
	Found 16-bit shift register for signal <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly0_r_15>.
	Found 4-bit shift register for signal <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1>.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <ddr3_case_inst/u_iodelay_ctrl/rst_ref_sync_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy_dly_r_9> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <DDR3_Ctrl_Top_inst> processed.

Processing Unit <LS5000_001_PCIE_Card> :
	Found 4-bit shift register for signal <flashboard_nand_inst0/unchange.rocketiox2_top_inst/encommaalign>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/rst_rx>.
	Found 4-bit shift register for signal <Pcie_Gtp_Interface_inst/Import_Flag_r>.
	Found 4-bit shift register for signal <Pcie_Gtp_Interface_inst/Transfer_Flag_r>.
	Found 5-bit shift register for signal <Pcie_Gtp_Interface_inst/regu_rden_r>.
	Found 2-bit shift register for signal <Pcie_Gtp_Interface_inst/rd_cmd_rdreq_BRB1>.
	Found 2-bit shift register for signal <Pcie_Gtp_Interface_inst/rd_cmd_rdreq_BRB2>.
	Found 2-bit shift register for signal <Pcie_Gtp_Interface_inst/rd_cmd_rdreq_BRB3>.
	Found 2-bit shift register for signal <Pcie_Gtp_Interface_inst/rd_cmd_rdreq_BRB4>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB2>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB3>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB4>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB5>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB2>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB4>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB5>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB2>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB4>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB5>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB2>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB4>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB5>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB2>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB4>.
	Found 2-bit shift register for signal <pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_phy_status_q_BRB5>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0_BRB5>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB3>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB4>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB5>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0_BRB3>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0_BRB4>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0_BRB5>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_tx_r1_0_BRB5>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB3>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB4>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_8_BRB5>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0_BRB3>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0_BRB4>.
	Found 2-bit shift register for signal <flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_tx_r1_0_BRB5>.
Unit <LS5000_001_PCIE_Card> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16665
 Flip-Flops                                            : 16665
# Shift Registers                                      : 50
 16-bit shift register                                 : 5
 19-bit shift register                                 : 1
 2-bit shift register                                  : 36
 3-bit shift register                                  : 1
 4-bit shift register                                  : 5
 5-bit shift register                                  : 1
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LS5000_001_PCIE_Card.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 27255
#      GND                         : 555
#      INV                         : 311
#      LUT1                        : 1282
#      LUT2                        : 3365
#      LUT3                        : 2366
#      LUT4                        : 3152
#      LUT5                        : 2100
#      LUT6                        : 5760
#      LUT6_2                      : 165
#      MUXCY                       : 2813
#      MUXCY_L                     : 2039
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 618
#      MUXF8                       : 30
#      VCC                         : 216
#      XORCY                       : 2480
# FlipFlops/Latches                : 36142
#      FD                          : 11536
#      FD_1                        : 432
#      FDC                         : 4337
#      FDCE                        : 3119
#      FDCP                        : 2
#      FDE                         : 1844
#      FDP                         : 6670
#      FDPE                        : 166
#      FDR                         : 4894
#      FDRE                        : 2751
#      FDS                         : 354
#      FDSE                        : 29
#      LDC                         : 7
#      ODDR                        : 1
# RAMS                             : 568
#      RAM32M                      : 96
#      RAM64X1D                    : 288
#      RAMB18E1                    : 18
#      RAMB36E1                    : 166
# Shift Registers                  : 4907
#      SRL16                       : 3072
#      SRL16E                      : 16
#      SRLC16E                     : 77
#      SRLC32E                     : 1742
# Clock Buffers                    : 17
#      BUFG                        : 16
#      BUFGCTRL                    : 1
# IO Buffers                       : 163
#      IBUF                        : 25
#      IBUFDS_GTXE1                : 2
#      IBUFGDS                     : 3
#      IOBUF                       : 64
#      IOBUFDS_DIFF_OUT            : 8
#      OBUF                        : 60
#      OBUFDS                      : 1
# GigabitIOs                       : 10
#      GTXE1                       : 10
# Others                           : 303
#      BSCAN_VIRTEX6               : 1
#      BUFIODQS                    : 8
#      BUFR                        : 2
#      IDELAYCTRL                  : 1
#      IODELAYE1                   : 90
#      ISERDESE1                   : 72
#      MMCM_ADV                    : 4
#      OSERDESE1                   : 124
#      PCIE_2_0                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-2 


Slice Logic Utilization: 
 Number of Slice Registers:           36136  out of  301440    11%  
 Number of Slice LUTs:                24368  out of  150720    16%  
    Number used as Logic:             18501  out of  150720    12%  
    Number used as Memory:             5867  out of  58400    10%  
       Number used as RAM:              960
       Number used as SRL:             4907

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  46686
   Number with an unused Flip Flop:   10550  out of  46686    22%  
   Number with an unused LUT:         22318  out of  46686    47%  
   Number of fully used LUT-FF pairs: 13818  out of  46686    29%  
   Number of unique control sets:      1099

IO Utilization: 
 Number of IOs:                         183
 Number of bonded IOBs:                 169  out of    600    28%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of Block RAM/FIFO:              175  out of    416    42%  
    Number using Block RAM only:        175
 Number of BUFG/BUFGCTRLs:               17  out of     32    53%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                   | Clock buffer(FF name)                                                                        | Load  |
---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------+
pcie_2_0_inst/core/TxOutClk                                                                                    | MMCM_ADV:CLKOUT0                                                                             | 5420  |
sys_clk125m_p                                                                                                  | MMCM_ADV:CLKOUT2                                                                             | 16222 |
pcie_2_0_inst/core/TxOutClk                                                                                    | MMCM_ADV:CLKOUT3                                                                             | 756   |
pcie_2_0_inst/core/pcie_clocking_i/clk_125                                                                     | BUFGCTRL                                                                                     | 1205  |
pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<68>                                 | NONE(pcie_2_0_inst/core/pcie_2_0_i/pcie_block_i)                                             | 1     |
pcie_2_0_inst/core/TxOutClk                                                                                    | MMCM_ADV:CLKOUT1                                                                             | 42    |
pcie_2_0_inst/core/TxOutClk                                                                                    | BUFG                                                                                         | 22    |
pcie_2_0_inst/app/BMD/BMD_EP/EP_MEM/EP_MEM/clk_ps_cnt_3                                                        | NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_MEM/EP_MEM/multiplier_size_inst/blk00000001/blk00000004)| 181   |
flashboard_nand_inst0/unchange.rocketiox2_top_inst/gtx0_txoutclk_i                                             | BUFG                                                                                         | 3471  |
sys_clk125m_p                                                                                                  | MMCM_ADV:CLKOUT0                                                                             | 88    |
ddr3clk_ref_p                                                                                                  | MMCM_ADV:CLKOUT0+MMCM_ADV:CLKOUT1                                                            | 9443  |
DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>| BUFR                                                                                         | 1542  |
DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>| BUFR                                                                                         | 928   |
Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                    | BUFG                                                                                         | 2457  |
Inst/CONTROL5<13>(Inst/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE:O)                                         | NONE(*)(dmatx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                            | 1     |
Inst/CONTROL4<13>(Inst/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE:O)                                         | NONE(*)(gtxcore/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                          | 1     |
Inst/CONTROL6<13>(Inst/U0/U_ICON/U_CTRL_OUT/F_NCP[6].F_CMD[9].U_LCE:O)                                         | NONE(*)(ddr_cnt/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                          | 1     |
Inst/CONTROL3<13>(Inst/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE:O)                                         | NONE(*)(ddr/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                              | 1     |
Inst/CONTROL2<13>(Inst/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE:O)                                         | NONE(*)(DDRIO/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                            | 1     |
Inst/CONTROL1<13>(Inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                                         | NONE(*)(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                      | 1     |
Inst/CONTROL0<13>(Inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                         | NONE(*)(pcierx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                           | 1     |
Inst/U0/iUPDATE_OUT                                                                                            | NONE(Inst/U0/U_ICON/U_iDATA_CMD)                                                             | 1     |
---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
FindSrcOfAsyncThruGates : 200 (1)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                                                                               | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                      | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                   | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                    | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)                                                                                 | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                    | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)                                                                                 | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                    | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)                                                                                 | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                    | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)                                                                                 | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                      | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                   | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                      | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                   | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                      | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                   | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                      | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                   | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                      | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                   | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                      | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                   | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                      | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)                                                                                   | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                      | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)                                                                                   | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                      | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)                                                                                   | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                         | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)                                                                                       | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)                                                                                       | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)                                                                                       | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)                                                                                       | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                         | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                         | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                         | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                         | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                         | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                         | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)                                                                                         | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)                                                                                         | 124   |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)                                                                                         | 124   |
Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N1(Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_VCC:P)           | NONE(Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)   | 124   |
Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N1(Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_VCC:P)           | NONE(Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)   | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                      | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                           | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                    | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)                                                                                         | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                    | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)                                                                                         | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                    | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)                                                                                         | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                    | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)                                                                                         | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                      | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                           | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                      | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                           | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                      | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                           | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                      | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                           | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                      | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                           | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                      | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                           | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                      | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)                                                                                           | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                      | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)                                                                                           | 124   |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                      | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)                                                                                           | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                       | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                            | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)                                                                                     | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                            | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)                                                                                     | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                            | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)                                                                                     | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                            | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)                                                                                     | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                       | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                       | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                       | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                       | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                       | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                       | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)                                                                                       | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)                                                                                       | 124   |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)                                                                                       | 124   |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                         | 124   |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                         | 124   |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                         | 124   |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                         | 124   |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                         | 124   |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                         | 124   |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                  | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                         | 124   |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                       | 124   |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                       | 124   |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                       | 124   |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                       | 124   |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                       | 124   |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                       | 124   |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                       | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                        | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)                                                                                      | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)                                                                                      | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)                                                                                      | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                              | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)                                                                                      | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                        | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                        | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                        | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                        | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                        | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                        | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)                                                                                        | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)                                                                                        | 124   |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)                                                                                        | 124   |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                       | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                   | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                     | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)                                                                                 | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                     | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)                                                                                 | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                     | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)                                                                                 | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                     | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)                                                                                 | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                       | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                   | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                       | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                   | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                       | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                   | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                       | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                   | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                       | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                   | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                       | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                   | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                       | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)                                                                                   | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                       | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)                                                                                   | 72    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                       | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)                                                                                   | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                         | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)                                                                                       | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)                                                                                       | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)                                                                                       | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)                                                                                       | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                         | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                         | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                         | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                         | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                         | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                         | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)                                                                                         | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)                                                                                         | 72    |
DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)                                                                                         | 72    |
Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N01(Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_GND:G)          | NONE(Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)   | 72    |
Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/N01(Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/XST_GND:G)          | NONE(Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)   | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                       | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                           | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                     | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)                                                                                         | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                     | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)                                                                                         | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                     | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)                                                                                         | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                     | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)                                                                                         | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                       | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                           | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                       | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                           | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                       | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                           | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                       | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                           | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                       | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                           | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                       | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                           | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                       | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)                                                                                           | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                       | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)                                                                                           | 72    |
ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                       | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)                                                                                           | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                       | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                             | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)                                                                                     | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                             | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)                                                                                     | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                             | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)                                                                                     | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                             | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)                                                                                     | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                       | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                       | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                       | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                       | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                       | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                       | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)                                                                                       | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)                                                                                       | 72    |
ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)                                                                                       | 72    |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                         | 72    |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                         | 72    |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                         | 72    |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                         | 72    |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                         | 72    |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                         | 72    |
dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                   | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                         | 72    |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                       | 72    |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                       | 72    |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                       | 72    |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                       | 72    |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                       | 72    |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                       | 72    |
gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                       | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                                                                                        | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)                                                                                      | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)                                                                                      | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)                                                                                      | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                               | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)                                                                                      | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)                                                                                        | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                        | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)                                                                                        | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                        | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                        | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)                                                                                        | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)                                                                                        | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)                                                                                        | 72    |
pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                 | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)                                                                                        | 72    |
pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/N11(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/brams[0].ram/use_ramb36.ramb36)                                                                                                                                                                                                                                                                                                   | 62    |
pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/N11(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/brams[1].ram/use_ramb36.ramb36)                                                                                                                                                                                                                                                                                                   | 62    |
pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/N11(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/brams[0].ram/use_ramb36.ramb36)                                                                                                                                                                                                                                                                                                   | 62    |
pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/N11(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/brams[1].ram/use_ramb36.ramb36)                                                                                                                                                                                                                                                                                                   | 62    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(DDR2PCI_GTX/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                              | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)                                                                                   | 56    |
DDRIO/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(DDRIO/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                          | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                         | 56    |
ddr/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(ddr/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                              | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)                                                                                           | 56    |
ddr_cnt/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(ddr_cnt/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                      | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)                                                                                     | 56    |
pcierx/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(pcierx/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                        | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)                                                                                        | 56    |
DDR3_Ctrl_Top_inst/usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_128to64_16KB_u/BU2/dbiterr(DDR3_Ctrl_Top_inst/usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_128to64_16KB_u/BU2/XST_GND:G)                                                                                                                                                                                                                                                                                              | NONE(DDR3_Ctrl_Top_inst/usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_128to64_16KB_u/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                                                                             | 36    |
DDR3_Ctrl_Top_inst/usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(DDR3_Ctrl_Top_inst/usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                  | NONE(DDR3_Ctrl_Top_inst/usr_data_buf_gen[0].usr_data_buf_u/ddr2_fifo_64to128_16KB_u/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                   | 36    |
DDR3_Ctrl_Top_inst/usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_128to64_16KB_u/BU2/dbiterr(DDR3_Ctrl_Top_inst/usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_128to64_16KB_u/BU2/XST_GND:G)                                                                                                                                                                                                                                                                                              | NONE(DDR3_Ctrl_Top_inst/usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_128to64_16KB_u/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                                                                             | 36    |
DDR3_Ctrl_Top_inst/usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(DDR3_Ctrl_Top_inst/usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                  | NONE(DDR3_Ctrl_Top_inst/usr_data_buf_gen[1].usr_data_buf_u/ddr2_fifo_64to128_16KB_u/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                   | 36    |
flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                  | NONE(flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                   | 36    |
flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                  | NONE(flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                   | 36    |
pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/N01(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                                                                          | NONE(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/brams[0].ram/use_ramb36.ramb36)                                                                                                                                                                                                                                                                                                   | 36    |
pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/N01(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                                                                          | NONE(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/brams[1].ram/use_ramb36.ramb36)                                                                                                                                                                                                                                                                                                   | 36    |
pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/N01(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                                                                          | NONE(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/brams[0].ram/use_ramb36.ramb36)                                                                                                                                                                                                                                                                                                   | 36    |
pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/N01(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                                                                          | NONE(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/brams[1].ram/use_ramb36.ramb36)                                                                                                                                                                                                                                                                                                   | 36    |
dmatx/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(dmatx/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                          | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                         | 28    |
gtxcore/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(gtxcore/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                      | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)                                                                                       | 28    |
flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                  | NONE(flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                   | 16    |
flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                  | NONE(flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                   | 16    |
Pcie_Gtp_Interface_inst/Rx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/N01(Pcie_Gtp_Interface_inst/Rx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/XST_GND:G)              | NONE(Pcie_Gtp_Interface_inst/Rx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)       | 12    |
pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/N01(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/XST_GND:G)| NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)| 12    |
pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/N01(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/XST_GND:G)| NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)| 12    |
pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/N01(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/XST_GND:G)| NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)| 12    |
pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/N01(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/XST_GND:G)| NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)| 12    |
DDR2PCI_GTX/U0/I_NO_D.U_ILA/iCAP_WR_EN(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                                                                                                                                           | NONE(DDR2PCI_GTX/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                                                                                                          | 8     |
DDRIO/U0/I_NO_D.U_ILA/iCAP_WR_EN(DDRIO/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                                                                                                                                                       | NONE(DDRIO/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                                                                                                                | 8     |
Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                                                    | NONE(Pcie_Gtp_Interface_inst/DDR3_TO_GTX_FIFO_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                                                    | 8     |
Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Inst/N1(Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Inst/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                 | NONE(Pcie_Gtp_Interface_inst/From_DDR2_Fifo_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                                                      | 8     |
Pcie_Gtp_Interface_inst/Rx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_not0001(Pcie_Gtp_Interface_inst/Rx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1:O)                                                                                                                                                                                                                             | NONE(Pcie_Gtp_Interface_inst/Rx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)       | 8     |
Pcie_Gtp_Interface_inst/Rx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/N1(Pcie_Gtp_Interface_inst/Rx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/XST_VCC:P)               | NONE(Pcie_Gtp_Interface_inst/Rx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)       | 8     |
Pcie_Gtp_Interface_inst/Rx_Data_Fifo/N1(Pcie_Gtp_Interface_inst/Rx_Data_Fifo/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                               | NONE(Pcie_Gtp_Interface_inst/Rx_Data_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                                                             | 8     |
Pcie_Gtp_Interface_inst/Tx_Command_Fifo/N0(Pcie_Gtp_Interface_inst/Tx_Command_Fifo/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                         | NONE(Pcie_Gtp_Interface_inst/Tx_Command_Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)   | 8     |
ddr/U0/I_NO_D.U_ILA/iCAP_WR_EN(ddr/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                                                                                                                                                           | NONE(ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                                                                                                                  | 8     |
ddr_cnt/U0/I_NO_D.U_ILA/iCAP_WR_EN(ddr_cnt/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                                                                                                                                                   | NONE(ddr_cnt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                                                                                                              | 8     |
dmatx/U0/I_NO_D.U_ILA/iCAP_WR_EN(dmatx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                                                                                                                                                       | NONE(dmatx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                                                                                                                | 8     |
gtxcore/U0/I_NO_D.U_ILA/iCAP_WR_EN(gtxcore/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                                                                                                                                                   | NONE(gtxcore/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                                                                                                              | 8     |
pcie_2_0_inst/app/BMD/BMD_EP/EP_RX/FIFO128_512/N1(pcie_2_0_inst/app/BMD/BMD_EP/EP_RX/FIFO128_512/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                           | NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_RX/FIFO128_512/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                                                                                                                                                     | 8     |
pcie_2_0_inst/app/BMD/BMD_EP/EP_RX/Rev_RAM_order/N1(pcie_2_0_inst/app/BMD/BMD_EP/EP_RX/Rev_RAM_order/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                       | NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_RX/Rev_RAM_order/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                                                                                                                 | 8     |
pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_not0001(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1:O)                                                                                                                                                                                                               | NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)| 8     |
pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/N1(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/XST_VCC:P) | NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)| 8     |
pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_not0001(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1:O)                                                                                                                                                                                                               | NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)| 8     |
pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/N1(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/XST_VCC:P) | NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)| 8     |
pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_not0001(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1:O)                                                                                                                                                                                                               | NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)| 8     |
pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/N1(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/XST_VCC:P) | NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)| 8     |
pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_not0001(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1:O)                                                                                                                                                                                                               | NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)| 8     |
pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/N1(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/XST_VCC:P) | NONE(pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP)| 8     |
pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/wr_lat_2.wdata_dly<68>(XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                             | NONE(pcie_2_0_inst/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/brams[0].ram/use_ramb36.ramb36)                                                                                                                                                                                                                                                                                                   | 8     |
pcierx/U0/I_NO_D.U_ILA/iCAP_WR_EN(pcierx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                                                                                                                                                     | NONE(pcierx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                                                                                                               | 8     |
flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_addr_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_addr_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                  | NONE(flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_addr_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                   | 4     |
flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_cmd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_cmd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                    | NONE(flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/rd_cmd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                    | 4     |
flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_addr_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_addr_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                  | NONE(flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_addr_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                   | 4     |
flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_cmd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_cmd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                    | NONE(flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/wr_cmd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                    | 4     |
flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_addr_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_addr_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                  | NONE(flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_addr_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                   | 4     |
flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_cmd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_cmd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                    | NONE(flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/rd_cmd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                    | 4     |
flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_addr_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_addr_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                  | NONE(flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_addr_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                   | 4     |
flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_cmd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_cmd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                    | NONE(flashboard_nand_inst0/flashboard_subtop[1].flashboard_subtop_inst/wr_cmd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                    | 4     |
pcie_2_0_inst/core/phy_rdy_n_INV_292_o(pcie_2_0_inst/core/phy_rdy_n_INV_292_o1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                                               | NONE(pcie_2_0_inst/core/pcie_2_0_i/pcie_block_i)                                                                                                                                                                                                                                                                                                                                                                              | 3     |
DDR3_Ctrl_Top_inst/ddr3_case_inst/ddr_addr_ctr_u/Mcompar_rd_addr_cur[28]_INV_1793_o_lut<7>(DDR3_Ctrl_Top_inst/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                              | NONE(DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync)                                                                                                                                                                                                                                                                                              | 2     |
DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync_0(DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync_0:Q)                                                                                                                                                                                                                                                            | NONE(DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync)                                                                                                                                                                                                                                                                                              | 2     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.892ns (Maximum Frequency: 101.097MHz)
   Minimum input arrival time before clock: 3.498ns
   Maximum output required time after clock: 1.433ns
   Maximum combinational path delay: 0.418ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pcie_2_0_inst/core/TxOutClk'
  Clock period: 9.532ns (frequency: 104.914MHz)
  Total number of paths / destination ports: 148563 / 14619
-------------------------------------------------------------------------
Delay:               3.813ns (Levels of Logic = 7)
  Source:            pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_tx_128_i/in_a_multi_pkt_reg_250 (FF)
  Destination:       pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Source Clock:      pcie_2_0_inst/core/TxOutClk rising 2.5X
  Destination Clock: pcie_2_0_inst/core/TxOutClk rising 2.5X

  Data Path: pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_tx_128_i/in_a_multi_pkt_reg_250 to pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.317   0.728  pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_tx_128_i/in_a_multi_pkt_reg_250 (pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_tx_128_i/in_a_multi_pkt_reg_250)
     LUT6:I1->O          161   0.061   0.511  pcie_2_0_inst/core/pcie_2_0_i/pcie_128_if_i/pcie_trn_128_i/trn_tx_128_i/trn_tdst_rdy_n_o1 (pcie_2_0_inst/trn_tdst_rdy_n)
     begin scope: 'pcie_2_0_inst/app/BMD:trn_tdst_rdy_n'
     LUT6:I5->O            1   0.061   0.357  BMD_EP/EP_TX/bmd_128_tx_state_FSM_FFd1-In321_1 (BMD_EP/EP_TX/bmd_128_tx_state_FSM_FFd1-In321)
     LUT5:I4->O            1   0.061   0.357  BMD_EP/EP_TX/q_rden_L1 (debug_tx<167>)
     LUT5:I4->O            8   0.061   0.551  BMD_EP/EP_TX/q_rden03 (debug_tx<185>)
     begin scope: 'pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0:rd_en'
     LUT5:I2->O            1   0.061   0.339  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en)
     begin scope: 'pcie_2_0_inst/app/BMD/BMD_EP/EP_TX/FIFO18_36_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP:RDEN'
     RAMB18E1:ENARDEN          0.347          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    ----------------------------------------
    Total                      3.813ns (0.969ns logic, 2.844ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk125m_p'
  Clock period: 9.892ns (frequency: 101.097MHz)
  Total number of paths / destination ports: 67195 / 25363
-------------------------------------------------------------------------
Delay:               1.546ns (Levels of Logic = 1)
  Source:            up_rst (FF)
  Destination:       flashboard_nand_inst0/gtx_lane_reset_i/gtx_reset_i/delay_cnt_21 (FF)
  Source Clock:      sys_clk125m_p rising 1.3X
  Destination Clock: sys_clk125m_p rising 0.8X

  Data Path: up_rst to flashboard_nand_inst0/gtx_lane_reset_i/gtx_reset_i/delay_cnt_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.317   0.402  up_rst (up_rst)
     LUT2:I1->O           12   0.061   0.400  trn_rst_n_up_rst_OR_3111_o1_1 (trn_rst_n_up_rst_OR_3111_o1)
     FDC:CLR                   0.365          flashboard_nand_inst0/gtx_lane_reset_i/gtx_reset_i/request_r1
    ----------------------------------------
    Total                      1.546ns (0.743ns logic, 0.803ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pcie_2_0_inst/core/pcie_clocking_i/clk_125'
  Clock period: 3.254ns (frequency: 307.295MHz)
  Total number of paths / destination ports: 10214 / 2324
-------------------------------------------------------------------------
Delay:               3.254ns (Levels of Logic = 5)
  Source:            pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/state_FSM_FFd5 (FF)
  Destination:       pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/waitcounter2_4 (FF)
  Source Clock:      pcie_2_0_inst/core/pcie_clocking_i/clk_125 rising
  Destination Clock: pcie_2_0_inst/core/pcie_clocking_i/clk_125 rising

  Data Path: pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/state_FSM_FFd5 to pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/waitcounter2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.317   0.713  pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/state_FSM_FFd5 (pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/state_FSM_FFd5)
     LUT6:I0->O            1   0.061   0.426  pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/nextwaitcounter2<7>112 (pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/nextwaitcounter2<7>112)
     LUT6:I4->O            2   0.061   0.362  pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/nextwaitcounter2<7>113 (pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/nextwaitcounter2<7>11)
     LUT4:I3->O            2   0.061   0.362  pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/nextwaitcounter2<1>31 (pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/nextwaitcounter2<1>3)
     LUT6:I5->O           14   0.061   0.768  pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/nextwaitcounter2<0>11 (pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/nextwaitcounter2<0>1)
     LUT6:I0->O            1   0.061   0.000  pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/nextwaitcounter<4>1 (pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/nextwaitcounter<4>)
     FDR:D                    -0.002          pcie_2_0_inst/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/waitcounter_4
    ----------------------------------------
    Total                      3.254ns (0.622ns logic, 2.632ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'flashboard_nand_inst0/unchange.rocketiox2_top_inst/gtx0_txoutclk_i'
  Clock period: 4.317ns (frequency: 231.637MHz)
  Total number of paths / destination ports: 22741 / 6100
-------------------------------------------------------------------------
Delay:               4.317ns (Levels of Logic = 7)
  Source:            flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_rx_r_8 (FF)
  Destination:       flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/state_rx_FSM_FFd5 (FF)
  Source Clock:      flashboard_nand_inst0/unchange.rocketiox2_top_inst/gtx0_txoutclk_i rising
  Destination Clock: flashboard_nand_inst0/unchange.rocketiox2_top_inst/gtx0_txoutclk_i rising

  Data Path: flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_rx_r_8 to flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/state_rx_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.317   0.529  flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_rx_r_8 (flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/data_gtx_rx_r_8)
     LUT3:I0->O            1   0.061   0.426  flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_rx_r[1]_PWR_252_o_equal_120_o<1>11_SW0 (N265)
     LUT6:I4->O            4   0.061   0.583  flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_rx_r[1]_PWR_252_o_equal_120_o<1>11 (flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_rx_r[1]_PWR_252_o_equal_120_o<1>11)
     LUT5:I1->O            6   0.061   0.540  flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/out621 (flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/out62)
     LUT6:I3->O            4   0.061   0.711  flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_rx_r[1]_PWR_252_o_equal_117_o<1> (flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/charisk_gtx_rx_r[1]_PWR_252_o_equal_117_o)
     LUT5:I0->O            1   0.061   0.426  flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/state_rx_FSM_FFd5-In1 (flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/state_rx_FSM_FFd5-In1)
     LUT6:I4->O            1   0.061   0.357  flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/state_rx_FSM_FFd5-In2 (flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/state_rx_FSM_FFd5-In2)
     LUT4:I3->O            1   0.061   0.000  flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/state_rx_FSM_FFd5-In8 (flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/state_rx_FSM_FFd5-In)
     FDS:D                    -0.002          flashboard_nand_inst0/flashboard_subtop[0].flashboard_subtop_inst/flashboard_protocol_inst/state_rx_FSM_FFd5
    ----------------------------------------
    Total                      4.317ns (0.744ns logic, 3.573ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr3clk_ref_p'
  Clock period: 4.971ns (frequency: 201.149MHz)
  Total number of paths / destination ports: 76015 / 16888
-------------------------------------------------------------------------
Delay:               4.971ns (Levels of Logic = 8)
  Source:            DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_strobe_r (FF)
  Destination:       DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl (FF)
  Source Clock:      ddr3clk_ref_p rising
  Destination Clock: ddr3clk_ref_p rising

  Data Path: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_strobe_r to DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              24   0.317   0.820  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_strobe_r (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_strobe_r)
     LUT6:I0->O            1   0.061   0.357  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_io_config_ns41 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_io_config_ns4)
     LUT6:I5->O            6   0.061   0.594  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_io_config_ns42 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_io_config_ns41)
     LUT5:I1->O            9   0.061   0.557  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_io_config_ns43 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom0_ns)
     LUT4:I1->O            4   0.061   0.529  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/inhbt_rd_config1 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/inhbt_rd_config)
     LUT6:I3->O            5   0.061   0.589  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rtc (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rtc<3>)
     LUT5:I1->O            1   0.061   0.357  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl_io_config_strobe_ns_OR_967_o2_SW0 (N238)
     LUT6:I5->O            2   0.061   0.362  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl_io_config_strobe_ns_OR_967_o2 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_strobe_ns)
     LUT2:I1->O            1   0.061   0.000  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl_io_config_strobe_ns_OR_967_o1 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_ns_norst)
     FDR:D                    -0.002          ddr3_case_inst/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl
    ----------------------------------------
    Total                      4.971ns (0.805ns logic, 4.166ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Clock period: 1.806ns (frequency: 553.817MHz)
  Total number of paths / destination ports: 3439 / 1815
-------------------------------------------------------------------------
Delay:               1.806ns (Levels of Logic = 3)
  Source:            DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q_r_5 (FF)
  Destination:       DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_3 (FF)
  Source Clock:      DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising
  Destination Clock: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q_r_5 to DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.317   0.512  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q_r_5 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q_r_5)
     LUT6:I3->O            2   0.061   0.431  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out31 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out3)
     LUT3:I1->O            2   0.061   0.362  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/slip_out<3>)
     LUT6:I5->O            1   0.061   0.000  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/mux1121 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<3>)
     FD:D                     -0.002          ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
    ----------------------------------------
    Total                      1.806ns (0.500ns logic, 1.306ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Clock period: 1.806ns (frequency: 553.817MHz)
  Total number of paths / destination ports: 2069 / 1093
-------------------------------------------------------------------------
Delay:               1.806ns (Levels of Logic = 3)
  Source:            DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5 (FF)
  Destination:       DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3 (FF)
  Source Clock:      DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising
  Destination Clock: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5 to DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.317   0.512  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5)
     LUT6:I3->O            2   0.061   0.431  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out31 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out3)
     LUT3:I1->O            2   0.061   0.362  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/slip_out<3>)
     LUT6:I5->O            1   0.061   0.000  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/mux1121 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<3>)
     FD:D                     -0.002          ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
    ----------------------------------------
    Total                      1.806ns (0.500ns logic, 1.306ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 6.104ns (frequency: 163.826MHz)
  Total number of paths / destination ports: 41757 / 6067
-------------------------------------------------------------------------
Delay:               6.104ns (Levels of Logic = 10)
  Source:            ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 (RAM)
  Destination:       Inst/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 to Inst/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36E1:CLKARDCLK->DOADO7    1   1.784   0.566  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 (DOA7)
     end scope: 'ddr/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36:DOA7'
     LUT6:I2->O            1   0.061   0.566  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914)
     LUT6:I2->O            1   0.061   0.566  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145)
     LUT6:I2->O            1   0.061   0.566  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91)
     LUT6:I2->O            1   0.061   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_4)
     MUXF7:I0->O           1   0.210   0.426  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.061   0.566  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ddr:CONTROL<3>'
     begin scope: 'Inst:CONTROL3<3>'
     LUT6:I2->O            1   0.061   0.426  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2)
     LUT6:I4->O            1   0.061   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O24 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.002          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      6.104ns (2.421ns logic, 3.683ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst/U0/iUPDATE_OUT'
  Clock period: 1.086ns (frequency: 920.641MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.086ns (Levels of Logic = 1)
  Source:            Inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       Inst/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      Inst/U0/iUPDATE_OUT rising
  Destination Clock: Inst/U0/iUPDATE_OUT rising

  Data Path: Inst/U0/U_ICON/U_iDATA_CMD to Inst/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.317   0.351  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.079   0.339  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.002          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.086ns (0.396ns logic, 0.690ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk125m_p'
  Total number of paths / destination ports: 6087 / 6087
-------------------------------------------------------------------------
Offset:              2.391ns (Levels of Logic = 4)
  Source:            Inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       dmatx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: sys_clk125m_p rising 1.3X

  Data Path: Inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to dmatx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.369  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O          256   0.061   0.737  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.061   0.380  U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE (CONTROL5<13>)
     end scope: 'Inst:CONTROL5<13>'
     begin scope: 'dmatx:CONTROL<13>'
     LUT2:I1->O            4   0.061   0.356  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.365          U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      2.391ns (0.548ns logic, 1.843ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pcie_2_0_inst/core/TxOutClk'
  Total number of paths / destination ports: 354 / 354
-------------------------------------------------------------------------
Offset:              1.641ns (Levels of Logic = 2)
  Source:            sys_reset_n (PAD)
  Destination:       Pcie_Gtp_Interface_inst/Transfer_Task_Cnt_r_63 (FF)
  Destination Clock: pcie_2_0_inst/core/TxOutClk rising 2.5X

  Data Path: sys_reset_n to Pcie_Gtp_Interface_inst/Transfer_Task_Cnt_r_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.003   0.622  pcie_2_0_inst/sys_reset_n_ibuf (trn_rst_n)
     LUT4:I0->O         1419   0.061   0.590  Pcie_Gtp_Interface_inst/local_rst1 (DDR2PCI_GTX_dbg<454>)
     FDC:CLR                   0.365          Pcie_Gtp_Interface_inst/Tx_Comm_Fifo_Wr_En
    ----------------------------------------
    Total                      1.641ns (0.429ns logic, 1.212ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'flashboard_nand_inst0/unchange.rocketiox2_top_inst/gtx0_txoutclk_i'
  Total number of paths / destination ports: 561 / 561
-------------------------------------------------------------------------
Offset:              2.391ns (Levels of Logic = 4)
  Source:            Inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       gtxcore/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: flashboard_nand_inst0/unchange.rocketiox2_top_inst/gtx0_txoutclk_i rising

  Data Path: Inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to gtxcore/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.369  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O          256   0.061   0.737  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.061   0.380  U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE (CONTROL4<13>)
     end scope: 'Inst:CONTROL4<13>'
     begin scope: 'gtxcore:CONTROL<13>'
     LUT2:I1->O            4   0.061   0.356  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.365          U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      2.391ns (0.548ns logic, 1.843ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr3clk_ref_p'
  Total number of paths / destination ports: 1676 / 1676
-------------------------------------------------------------------------
Offset:              2.391ns (Levels of Logic = 4)
  Source:            Inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ddr_cnt/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: ddr3clk_ref_p rising

  Data Path: Inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ddr_cnt/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.369  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O          256   0.061   0.737  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.061   0.380  U0/U_ICON/U_CTRL_OUT/F_NCP[6].F_CMD[9].U_LCE (CONTROL6<13>)
     end scope: 'Inst:CONTROL6<13>'
     begin scope: 'ddr_cnt:CONTROL<13>'
     LUT2:I1->O            4   0.061   0.356  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.365          U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      2.391ns (0.548ns logic, 1.843ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Total number of paths / destination ports: 1665 / 675
-------------------------------------------------------------------------
Offset:              1.560ns (Levels of Logic = 3)
  Source:            DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p:Q3 (PAD)
  Destination:       DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_0 (FF)
  Destination Clock: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p:Q3 to DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q3           2   0.000   0.431  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q<2>)
     LUT3:I1->O            4   0.061   0.583  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/Mmux_iserdes_q_mux11 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q_mux<2>)
     LUT5:I1->O            2   0.061   0.362  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out13 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/slip_out<0>)
     LUT6:I5->O            1   0.061   0.000  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/mux41 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<0>)
     FD:D                     -0.002          ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
    ----------------------------------------
    Total                      1.560ns (0.183ns logic, 1.377ns route)
                                       (11.7% logic, 88.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 999 / 405
-------------------------------------------------------------------------
Offset:              1.560ns (Levels of Logic = 3)
  Source:            DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p:Q3 (PAD)
  Destination:       DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_0 (FF)
  Destination Clock: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p:Q3 to DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q3           2   0.000   0.431  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q<2>)
     LUT3:I1->O            4   0.061   0.583  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/Mmux_iserdes_q_mux11 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_mux<2>)
     LUT5:I1->O            2   0.061   0.362  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out13 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/slip_out<0>)
     LUT6:I5->O            1   0.061   0.000  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/mux41 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<0>)
     FD:D                     -0.002          ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
    ----------------------------------------
    Total                      1.560ns (0.183ns logic, 1.377ns route)
                                       (11.7% logic, 88.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 2790 / 2680
-------------------------------------------------------------------------
Offset:              3.498ns (Levels of Logic = 6)
  Source:            Inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       vio_inst/U0/I_VIO/U_STATUS/U_TDO (FF)
  Destination Clock: Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: Inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to vio_inst/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.369  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O          256   0.061   0.737  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            1   0.061   0.696  U0/U_ICON/U_CTRL_OUT/F_NCP[7].F_CMD[11].U_LCE (CONTROL7<15>)
     end scope: 'Inst:CONTROL7<15>'
     begin scope: 'vio_inst:CONTROL<15>'
     LUT6:I0->O            1   0.061   0.696  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O23 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O22)
     LUT6:I0->O            1   0.061   0.694  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28)
     LUT5:I0->O            1   0.061   0.000  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O210 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                    -0.002          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      3.498ns (0.305ns logic, 3.193ns route)
                                       (8.7% logic, 91.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.127ns (Levels of Logic = 1)
  Source:            Inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       Inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: Inst/U0/iUPDATE_OUT rising

  Data Path: Inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to Inst/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SEL      2   0.000   0.344  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.079   0.339  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.365          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.127ns (0.444ns logic, 0.683ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk125m_p'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.659ns (Levels of Logic = 1)
  Source:            fiber_config_inst/mpo_rst_n_1 (FF)
  Destination:       mpo_rst_n<1> (PAD)
  Source Clock:      sys_clk125m_p rising 0.8X

  Data Path: fiber_config_inst/mpo_rst_n_1 to mpo_rst_n<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.317   0.339  fiber_config_inst/mpo_rst_n_1 (fiber_config_inst/mpo_rst_n_1)
     OBUF:I->O                 0.003          mpo_rst_n_1_OBUF (mpo_rst_n<1>)
    ----------------------------------------
    Total                      0.659ns (0.320ns logic, 0.339ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ddr3clk_ref_p'
  Total number of paths / destination ports: 1200 / 1058
-------------------------------------------------------------------------
Offset:              1.433ns (Levels of Logic = 1)
  Source:            DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:       DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt:D2 (PAD)
  Source Clock:      ddr3clk_ref_p rising

  Data Path: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt:D2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             338   0.317   0.699  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel)
     LUT3:I0->O            4   0.061   0.356  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_odt111 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_odt0)
    OSERDESE1:D1               0.000          ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    ----------------------------------------
    Total                      1.433ns (0.378ns logic, 1.055ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Total number of paths / destination ports: 250 / 250
-------------------------------------------------------------------------
Offset:              0.701ns (Levels of Logic = 0)
  Source:            DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_39 (FF)
  Destination:       DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4 (PAD)
  Source Clock:      DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_39 to DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.317   0.384  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_39 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_39)
    IODELAYE1:CNTVALUEIN4        0.000          ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_odelay_dm
    ----------------------------------------
    Total                      0.701ns (0.317ns logic, 0.384ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 150 / 150
-------------------------------------------------------------------------
Offset:              0.701ns (Levels of Logic = 0)
  Source:            DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_14 (FF)
  Destination:       DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4 (PAD)
  Source Clock:      DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_14 to DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.317   0.384  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_14 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_14)
    IODELAYE1:CNTVALUEIN4        0.000          ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/u_odelay_dm
    ----------------------------------------
    Total                      0.701ns (0.317ns logic, 0.384ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.317ns (Levels of Logic = 0)
  Source:            Inst/U0/U_ICON/U_TDO_reg (FF)
  Destination:       Inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: Inst/U0/U_ICON/U_TDO_reg to Inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.317   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX6:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.317ns (0.317ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 596 / 532
-------------------------------------------------------------------------
Delay:               0.418ns (Levels of Logic = 1)
  Source:            DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_bufio_cpt:O (PAD)
  Destination:       DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB (PAD)

  Data Path: DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_bufio_cpt:O to DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFIODQS:O             1   0.000   0.339  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_bufio_cpt (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt<7>)
     INV:I->O              0   0.079   0.000  ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_clkb1_INV_0 (ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_clkb)
    ISERDESE1:CLKB             0.000          ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq
    ----------------------------------------
    Total                      0.418ns (0.079ns logic, 0.339ns route)
                                       (18.9% logic, 81.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>
---------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    1.806|    0.651|         |         |
ddr3clk_ref_p                                                                                                  |    2.123|         |         |         |
---------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>
---------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>|    1.806|    0.651|         |         |
ddr3clk_ref_p                                                                                                  |    2.123|         |         |         |
---------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk125m_p  |         |         |    1.122|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst/CONTROL1<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk125m_p  |         |         |    1.122|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst/CONTROL2<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk125m_p  |         |         |    1.122|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst/CONTROL3<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk125m_p  |         |         |    1.122|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst/CONTROL4<13>
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
flashboard_nand_inst0/unchange.rocketiox2_top_inst/gtx0_txoutclk_i|         |         |    1.122|         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst/CONTROL5<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk125m_p  |         |         |    1.122|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst/CONTROL6<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr3clk_ref_p  |         |         |    1.122|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
Inst/CONTROL0<13>                                                 |         |    2.837|         |         |
Inst/CONTROL1<13>                                                 |         |    2.837|         |         |
Inst/CONTROL2<13>                                                 |         |    2.837|         |         |
Inst/CONTROL3<13>                                                 |         |    2.837|         |         |
Inst/CONTROL4<13>                                                 |         |    3.176|         |         |
Inst/CONTROL5<13>                                                 |         |    3.176|         |         |
Inst/CONTROL6<13>                                                 |         |    2.837|         |         |
Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                       |    6.104|         |         |         |
Inst/U0/iUPDATE_OUT                                               |    1.490|         |         |         |
ddr3clk_ref_p                                                     |    2.536|         |         |         |
flashboard_nand_inst0/unchange.rocketiox2_top_inst/gtx0_txoutclk_i|    2.875|         |         |         |
sys_clk125m_p                                                     |    2.875|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst/U0/iUPDATE_OUT
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
Inst/U0/iUPDATE_OUT|    1.086|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr3clk_ref_p
---------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    1.359|         |         |         |
DDR3_Ctrl_Top_inst/ddr3_case_inst/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>|    1.359|         |         |         |
Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                    |    4.117|         |         |         |
ddr3clk_ref_p                                                                                                  |    4.971|         |         |         |
pcie_2_0_inst/core/TxOutClk                                                                                    |    1.702|         |         |         |
sys_clk125m_p                                                                                                  |    2.333|         |         |         |
---------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock flashboard_nand_inst0/unchange.rocketiox2_top_inst/gtx0_txoutclk_i
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                       |    4.117|         |         |         |
flashboard_nand_inst0/unchange.rocketiox2_top_inst/gtx0_txoutclk_i|    4.317|         |         |         |
pcie_2_0_inst/core/TxOutClk                                       |    1.616|         |         |         |
sys_clk125m_p                                                     |    1.777|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pcie_2_0_inst/app/BMD/BMD_EP/EP_MEM/EP_MEM/clk_ps_cnt_3
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pcie_2_0_inst/core/TxOutClk|    1.205|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pcie_2_0_inst/core/TxOutClk
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL            |    1.759|         |         |         |
ddr3clk_ref_p                                          |    1.336|         |         |         |
pcie_2_0_inst/app/BMD/BMD_EP/EP_MEM/EP_MEM/clk_ps_cnt_3|   11.151|         |         |         |
pcie_2_0_inst/core/TxOutClk                            |    3.813|         |         |         |
pcie_2_0_inst/core/pcie_clocking_i/clk_125             |    1.865|         |         |         |
sys_clk125m_p                                          |    1.890|         |         |         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pcie_2_0_inst/core/pcie_clocking_i/clk_125
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
pcie_2_0_inst/core/TxOutClk               |    1.199|         |         |         |
pcie_2_0_inst/core/pcie_clocking_i/clk_125|    3.254|         |         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk125m_p
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
Inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                       |    4.117|         |         |         |
ddr3clk_ref_p                                                     |    0.701|         |         |         |
flashboard_nand_inst0/unchange.rocketiox2_top_inst/gtx0_txoutclk_i|    0.809|         |         |         |
pcie_2_0_inst/core/TxOutClk                                       |    1.773|         |         |         |
sys_clk125m_p                                                     |    3.599|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 360.00 secs
Total CPU time to Xst completion: 359.73 secs
 
--> 

Total memory usage is 645524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 3773 (   0 filtered)
Number of infos    : 1873 (   0 filtered)

