-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Fri Apr  4 20:46:01 2025
-- Host        : LAPTOP-G38HQLEP running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {c:/Users/GSRAJA/Desktop/IIT GN/sem 4/ES
--               204/Project/uart/soham/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0_sim_netlist.vhdl}
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_0_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[7]\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_0\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_1\(0),
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_2\(0),
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[7]\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_0\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_1\(1),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_2\(1),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[7]\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_0\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_1\(2),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_2\(2),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[7]\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_0\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_1\(3),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_2\(3),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[7]\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_0\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_1\(4),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_2\(4),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[7]\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_0\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_1\(5),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_2\(5),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[7]\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_0\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_1\(6),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_2\(6),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[7]\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_0\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_1\(7),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      I2 => \douta[7]_2\(7),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7777726E6D67606564636362605E57556C8D9EA6A7A19C9594949599989B999B",
      INIT_01 => X"7B7C7F7D7A7B7C7C7A7A7B7F7E7E7F7E7C7F7B7E7C7C7D7B7E787B78797F787A",
      INIT_02 => X"9292929193979493928E999994897C68626A70717876787879777B797B7B7881",
      INIT_03 => X"979B6D6C737476767074757271716F757170706E645D9BD5D9D5C99A94999596",
      INIT_04 => X"747474706D656161615E605F625954536B879CA5A7A29A939394929593999899",
      INIT_05 => X"7B7B7C7C7A797B7A7A7A7B7E7B7D7C7D7A7B7B7C7D7B7E7C7C797B79797A787A",
      INIT_06 => X"93929291929592909191989991877864616A707075777778797679787A78797E",
      INIT_07 => X"597D756E74757673717474747371717371706E6C6260AED8D8D4C19394969493",
      INIT_08 => X"7674726F6A65625F5E605F5E5C5A51526B8399A4A6A39D939393949596979396",
      INIT_09 => X"78797B7A79777B7A76787A7A797A7B7B7B7C7B7C7C7C7D797B797A7979797876",
      INIT_0A => X"9294939495959595929499958C7F6B5F64696E74767677777576777678797A7A",
      INIT_0B => X"272D60797975767373747272716F717170716C665F88CFD9D6CBA09192939294",
      INIT_0C => X"7574726D6A675E5D5D6162615E5953536981969FA2A4A19B9493959695969697",
      INIT_0D => X"7B7A7D7D7A777A7A79797B7B7A7A7B797A7C7B7A7C7B7A797B77797A7A787775",
      INIT_0E => X"94959496989B9A979899999188776263696971737777787579777778797A797A",
      INIT_0F => X"2B26315D7D777676727372717170726F6F6D67646ABDDAD9D1B98E9292919194",
      INIT_10 => X"7474706F6A665E5E605F62605A5852516A83939E9EA0A19F9892959696969595",
      INIT_11 => X"7B7B7F7E7A777C79787D7B7B7D797D797B7B7B7E7C7B7A7A797B7B797B777977",
      INIT_12 => X"939699969B9C9C999A9D968E846D5D646B6A71767977797976757979767B7A7B",
      INIT_13 => X"262B2526567D7C7977757474717472716D6C635D9CD5DAD7C9988E9091909293",
      INIT_14 => X"73736E6D69665E5F5C5F5F625E5853537084939A9D9E9EA19A92959797969496",
      INIT_15 => X"797E7D7B7876797A7A78787979787A7A7A7779797B797B797979787A78787875",
      INIT_16 => X"9496959A9A9C9A9A9D9B948E7E666064687271747775777675757579777A797A",
      INIT_17 => X"2B282C2B2B52817D7A7878707171706D6D686473C9DAD8D0AF89908F91909193",
      INIT_18 => X"757270706864625D5C61605F5D574D516884959A999BA1A19F98969797989494",
      INIT_19 => X"797C7876767775767676737575757A7E7B7977787B7878797977787579787478",
      INIT_1A => X"959596999899989D9B9A968A7A6B606466737174767676767576757675767B7A",
      INIT_1B => X"2E292624243253807C757370707372736C665FAEDADBD6C6908C8F9091929294",
      INIT_1C => X"7472716E6A63615E5E605F605D594F516983989C96989EA2A29D9A9898989797",
      INIT_1D => X"7A787878757274747773717073757B7C7A767678797979797779787676777575",
      INIT_1E => X"95949798989898999B9793887B6A63666C6D6F76777675747576777776767B7A",
      INIT_1F => X"302B2A28282523507C7875727071706C6A6181D3DED8D0A7888B909193969495",
      INIT_20 => X"7372706B68645E5B5D5F615F5C5853516885979B97999EA1A3A29C9A9A989697",
      INIT_21 => X"777977747371737674706F727276787B77777977787A77797A75757677777774",
      INIT_22 => X"959796979997969A97938E83776A6167686D717577767375757675787677797C",
      INIT_23 => X"2F2B2C2D2A2E2425557D787571736C6A646AC6DEDCD4BE88888F929395959495",
      INIT_24 => X"736E6F6B68645D5F5D5E5C5F5B584D4D6982959A9A969A9F9FA1A29E9A9C9999",
      INIT_25 => X"78767673716F6E72747270737373767776787B78777477767675737477747672",
      INIT_26 => X"939694969695989794918C82776761686F6C707474757574737676787675797A",
      INIT_27 => X"282A2C2E3231272424507C77736F6967589CD9DEDCCF9B858B8D8D9392959596",
      INIT_28 => X"71706E6F68635F5B5D5F5E5D5E574F4C6581949A99989A989A9BA0A19C9A9B9B",
      INIT_29 => X"7876756E6D6D6D6D6C7173747874767776787776767676767775747374747272",
      INIT_2A => X"9292949495949693918D8981746965686A6C7071777475767872797575767579",
      INIT_2B => X"2527292D2C312B262326557B706964616FCBDFDDD7BC8586888B8D8E92939593",
      INIT_2C => X"71716F6E6A655F5D5E5D615E5C564F4D6784959C999B9C93919398A2A09A9A9A",
      INIT_2D => X"716B6C798D97999D98807B7F7571747C7474767A787B73777875777474757473",
      INIT_2E => X"949492929495948F8D89878072676168696B7173757575757477787675757272",
      INIT_2F => X"2726282C3033302926272652756B645FA9DBDFDBCD9785878888888D8D919194",
      INIT_30 => X"74706F6D6767605D605C5F5E5A554E4E6A83959E999A9D8F898A91A0A49B999B",
      INIT_31 => X"7B99B8B5B2B3AEAFA6A09C8D918C887C7276767A787575767678777674757574",
      INIT_32 => X"929192919494908D8A87888072656267666E6E73737675757678797872716E6B",
      INIT_33 => X"2827232531312F2F272424225171667FD2E0DDD4B3878486858788888C8E8F93",
      INIT_34 => X"7370706E6B66615E5C5E5D5F5A534D4B6785969E9B9C9D91817C8997A39F9B99",
      INIT_35 => X"C0BAB2B2A7ABB1AFA8A0A3928B85928889757574757575767776767877737475",
      INIT_36 => X"8E908E9192928E8B8888898175656068696A6F6E73717474777475716F6685B3",
      INIT_37 => X"25272A2C272B2B302A2A2722255971C2E2DFD9C88A8585868483848988898C8E",
      INIT_38 => X"71706F6D69645F5E5A5B5B58575448476685969F9D9F9E94826F7A8E9CA69E9A",
      INIT_39 => X"BDB6B7B0ACAAAEA2A299948C928C8789867D7384867F71727676747575737172",
      INIT_3A => X"8C8C8B91908E8C8A888B87827266616467676A6D707173707375726A6BABC4C2",
      INIT_3B => X"2825282C2A2A2F2D2D2F262423248EDFE2DED5A2808684838385848687898A89",
      INIT_3C => X"6E716B6C67635F5C5B5A585A554F484A6886989D9E9FA1958262648594A2A59B",
      INIT_3D => X"BAB7B6B4AFB0A4A59C9D92928A847A7C807472757C888F77777474747471736F",
      INIT_3E => X"8789928E908A8C89898A898272645B626368696D706E716E6E696688C1C6BEBF",
      INIT_3F => X"302827283026252E2C302926231F6EE5E3DABF848387878586848686878A8986",
      INIT_40 => X"6B6C6B6A61615E5C5A595855544B44466785969D9EA0A09883604D728E9CA9A3",
      INIT_41 => X"B8BBB3B7B8ABAAA695948E8A83817E777D7B71716F72725E9F6D727372707274",
      INIT_42 => X"848A8E8B878889888A8D8C8272625D616565686B6C6B696C6264A5C4C1C1BFBA",
      INIT_43 => X"212F2726282C2527302E302923221FACE2D69386878888858584868787898585",
      INIT_44 => X"6D6B646B64625D5C595B5C5B544E44446680949D9E9EA196806042598094A2A6",
      INIT_45 => X"BEBAB1B4ADADADA59C91858379827D797F796F75716F6E656E77747273726D6E",
      INIT_46 => X"888C8A818384878B8E908E8470615D626265676867645F5C71C3C6C1C5C1C0BB",
      INIT_47 => X"16293927262C2D292A2F2A2A2624242AA3BC8D8C8A8888878785868688898785",
      INIT_48 => X"6C686B6863605B5A595B5D5A555044426582949C9EA1A297806345486E8C9BA5",
      INIT_49 => X"BEBCBCB3B3AA9F9F958C8784817C827F747A74776C67666B668C6F7172706E6F",
      INIT_4A => X"8A8E8176787C888C92939087705F5B62616165655F565E7DC6C1C6C2C1C1C3BE",
      INIT_4B => X"531932382C282D3022292B2E2C262425297D958D8D898B8888878586888C8886",
      INIT_4C => X"6C686B6966605D5C5A5A585D584D46436483969BA0A2A0968163464D527D949F",
      INIT_4D => X"BDB8B6B8B5AFA69B8D8D83857E827E787C72776F6C6E6560666E82736E716E6E",
      INIT_4E => X"8D87766766778B909493908771605A5F5E5C6260526EE1E2D7CDC0BBBBBFC3BC",
      INIT_4F => X"963D1D3F342A28302E25272D2C29242324398C938D8B898788868786878B8888",
      INIT_50 => X"706A696665625E5C595C5A58565044456180949DA0A09F9583654A4B48688799",
      INIT_51 => X"BDB8B6B7B4B4A6989181887C7E7B7D75747271726F6D6C66646475746F70726F",
      INIT_52 => X"8A7C604C5B7C8C9193928E857060585B5C5D5C5449CBE2D7D2D5D1D3C8B9B0BA",
      INIT_53 => X"9B853B35442F2726302B252B2C2E2A2423244C938E8B8988898787868889868B",
      INIT_54 => X"6D6B696A65605C5A605A5959555048476580929DA0A2A09580634E4F4B4E778E",
      INIT_55 => X"A7B2BDB5B2B1A596918486808081837B776F6E6F6F716A6D6661627673716F6E",
      INIT_56 => X"827045325B7E8B92909292826F5C565958585144A4E1DACFD1CDCFCFCDD2CDB7",
      INIT_57 => X"908F7C443F3D3728272E2A232E2D2F292020216B948D8886888787858A88898C",
      INIT_58 => X"706A6B6863635C5B5D5D5D5656514545637F919F9FA09F9282634B4F4E4A5C80",
      INIT_59 => X"CAA99AB5AEAD9C958B8E85868180817A74746E68706C6F686A636265776F7070",
      INIT_5A => X"75592C2E637F8F8F929491826E5B5557544F4582E0DBD2CFCBCACDCEC9CBCCD3",
      INIT_5B => X"858C90784A43382F27283326292E2F302927342B83908B878987878588878D89",
      INIT_5C => X"6D6B6A6864605E5B5A59595958534847617E959D9FA39D9280614D4F53504B6B",
      INIT_5D => X"C6CDC394A0AAA2928985828C878782817979756A64686E6E696767616B73706F",
      INIT_5E => X"684A232E64828E9291939184705A504F4B4254DDDFD8D3D3D5C9C8C2C9CFD0C8",
      INIT_5F => X"9A848F8C734E3E2E2A2A2C3123282F2D2C25242144948C8888878586898A8B80",
      INIT_60 => X"6D696E68645F5E5C5A58595B57524545657F949C9F9F9C927E614B5153504C52",
      INIT_61 => X"CCC7C9C3A383A5918B848385868580837A7A776F6E6E696E6A67656B68757170",
      INIT_62 => X"5732282E62828F919392908370564C453D86D4D9D3D1CEC9C8C6C8CEC2C0C7C8",
      INIT_63 => X"9E9986908A713D382F2F252F2C24282D3230241E236D928C89878385888C8674",
      INIT_64 => X"6D6D6B6864605C5D5A5C5A5A554F4448657F939EA09F9D917F5F4D515152514F",
      INIT_65 => X"C4C3C2BFC3B5858C85847B7E84858383837B777B6F6C6B696866686761697A6E",
      INIT_66 => X"39222532627F9490919292836D52443596E3D6D5CFCFCFCECDCBCDC4C2C4C7C3",
      INIT_67 => X"9EA1958B8A8864352F2E2D263428282F2F3026221F2B86908A8684858A8A7C61",
      INIT_68 => X"6A6C6B66635F5C59595D5956555044486282939B9E9D9A917F6351535553534C",
      INIT_69 => X"BFB9BEBEC5BEAF99757F797E8585867D88857D7A726E676A69666A625D5B8774",
      INIT_6A => X"232324366581909092928E806C4E395BDED8D4D3CECFCACFCBCCC8CBCACABEBA",
      INIT_6B => X"9EA09E8E828A8B562D2C2B292630262E2F2E2D2525224B908B8682848A7F6D46",
      INIT_6C => X"636A6A6964625C5B5D5B5959534D46486582979D9C9E9B927F614D5051525352",
      INIT_6D => X"B9B8BCBEB9B8BCB8A2736D7A7B82847E7A86827774706F6D68656665615A749D",
      INIT_6E => X"1F24253963808F9294918E80684641C2E0D8D5CCCBCAC9CCCBC8CEC9CAC6C5C1",
      INIT_6F => X"9D9C9E998B838F8745202B302B2D2E2A2E2D2F2C2424236F8D878396886A5028",
      INIT_70 => X"616568666461625A5C5A5854564E46486882969C9C9D9B91805E494E51525055",
      INIT_71 => X"C3C1B1ABB8B7B7B6B9AD7D697578857F7E82807E77746E6C636765635E6062C5",
      INIT_72 => X"2225243867809292918E8E80653C86E3DBD3D1CBD1CDC8C5C6C9C8C9CAC6C0C4",
      INIT_73 => X"99999A9D9A8884907A35262A2F272C2D332F2E2F282A242AA9D1C5D0D9AE381C",
      INIT_74 => X"895D6565615F5D5A555757544F4B42426382959C9D9D9C917C5B4A51504F5151",
      INIT_75 => X"C0BEB6BAB1B4ABACB9B0AD8E676973837A7A7C8379786B6D69676A64605C5EB3",
      INIT_76 => X"1C2024366381919393918D7E5E34C9DFD3D0CFCECDC9CBCBCDC2BFC7C2C0C2C1",
      INIT_77 => X"99989A9AA099878A90692428342B2D2E2C2F312F2E272531E0E2DDD1C0CECA45",
      INIT_78 => X"B35B65665F5F5B5A595A595654483F41627F959C9FA09C907B5F4E535454514F",
      INIT_79 => X"BCBCBAB6B2AAA9B2A69DB2AE9A6A6E747E7F6B74747B736B6B676C61615B62A6",
      INIT_7A => X"6B1C1F2F6281909294928F7C5579E1D7CECACBCCC9C5C5C7CAC7C8BFB7BDBFC1",
      INIT_7B => X"9899999A9C9B95858E8C53272E2E292A2C292D302B262476EBDFDADBDABFB9D6",
      INIT_7C => X"CE5A6B66645E5C5B5B5C5A5A534842436381939FA0A09F907B5C4E5556545453",
      INIT_7D => X"B6B5BDBDACB1B2A6A6A69EA8AEA26B6576737F736E717A746A6166655E5B5699",
      INIT_7E => X"D69420235B7D909495948E7952D4D6CECCCCCCCFC9C7C8C5C8BCC4C1C6B9B5BB",
      INIT_7F => X"9898989A98999A90899281352C312B2226282C2C2926209AE3CFD0D2D3DAC5A7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D46464676460615A5B5B5A59544D45476485989FA2A29E907B60575859575755",
      INIT_01 => X"B0B9B4B4B9B2A9B2B19FA09D9FA1A271657D7E7B706F6F72746A5F5A635D5A95",
      INIT_02 => X"AECABF4D44728C9394918C79B7D7CECBCACBC7C1BDC8C4C9BFC3BFC2C5BDBCA8",
      INIT_03 => X"989497999998999B8D8C946423262C2A2526252B32291C9CE1D7CBC6CCD1D4CE",
      INIT_04 => X"CF81646865655D5B615C5C5A564E4746648799A2A19F9D907D5D55575B5B5A59",
      INIT_05 => X"AAA5B1B1B1A8B9AFAAA99BA28E97949D7363727576716F6A686868635C565C7B",
      INIT_06 => X"D3B8BDD59B6B838E909186C8D5CCC5C6C7C6C9C6C39EBFC4C3C4C0C1BDB3BCB4",
      INIT_07 => X"959597969597989A9889918B3E192E2E2A282B302A29238AE0D8D0C9C7CBCBD2",
      INIT_08 => X"B9965B66635F5A5A5B5D5C5B554F464568879CA1A5A09B8F7D62585A5A5B5C5B",
      INIT_09 => X"B6AAA2AFAEB0A5A6AFAAA8928D8D8D949779656F6D7773696E635A5F605A6575",
      INIT_0A => X"CED3C2B6C5D1A0878C91A1D0C6C2C2C6C5C5C4C5C0BEA4B8CAC3BCB9B5B6B4B2",
      INIT_0B => X"95939598969899999C918B947228282B2725292C282D2567E0D9D4CEC9C7C8C9",
      INIT_0C => X"AEB3545F625F5C5A5C5A5A5A5552464766899FA6A6A39E927E65585A5A58585B",
      INIT_0D => X"AAA9B193AFAEA6A0A4AD9E9D958291888C8D856874696D6F60625E5F5F60687D",
      INIT_0E => X"C7C9CFCEBABBCAC09889B8C0BBB8C1BCBCBFC2BDB5B4B8B2AFAABBAFAFAFABB2",
      INIT_0F => X"939495959897989A9A998C8D8D53342E2B26232B2C2E2C45E4DCD3CDCACBC9C7",
      INIT_10 => X"AFCE4D5E605D595959595B5853524547678AA0A8A8A4A0947E64585B595B5B5A",
      INIT_11 => X"AAAFA6AF9F9AA5B0A4969C9E9690798D81918C7D67766A6D6764645E615B6C87",
      INIT_12 => X"C5C6C8CBCDC6BBBCCDB4C0B6B6B5B7BAB5B8B9BFBEBCB0BBB5AFAFB8B9ACAAAB",
      INIT_13 => X"96949595989798999B9B9489907F4634292A242D2D2A2823E2DCD2CCC3CACCC8",
      INIT_14 => X"B3DA515C605C5A5859585957554F444567899FA8A9A7A3927D645A585858595B",
      INIT_15 => X"AAA8A9A6A8A299A3A7A59293918D8E798E81888D766B73726467625F636E798C",
      INIT_16 => X"C7C4C7C6C2CED0C3BFB4C2B99EAEAFB3B5A9AEB5BBB7BCB4AFB2B5B0AFA9A5A9",
      INIT_17 => X"96969696989898999A9C998D8B90682D2D2C26272C282618B7DAD0CBB7C3CAC9",
      INIT_18 => X"AFDA595B5F5E57595A585B58555146486A889FA7A7A7A0927D61565A58585A57",
      INIT_19 => X"A9ADABA0A2ADA88FA39E998980968F8C70888389847B606D6763616069758392",
      INIT_1A => X"C9C6C4C6C5C3C9CBCAC3B1B9C2A29FB1AAAAB3B0ADB9B9AEB7AEA8AFA79EA9A1",
      INIT_1B => X"979798979997999B999D9B998A90893C292D28292C29242272D6C4C5A3A0C9CB",
      INIT_1C => X"AED4585A5C5B5A595A595A5A5752464868899EA5A7A5A4957F62575657565958",
      INIT_1D => X"9AA79DA3A49DA8A88B98849092898C908B6C85847E8776626D5E54637482899A",
      INIT_1E => X"CBC8C6C6C5C2BFBEC5C8C9C0B4BEB79F98A9B2A6ABADACB7ACAAAA9E98A49EA2",
      INIT_1F => X"97959A989999979A9A999B999289906E42282824282C302829D3B48BAD96ACCC",
      INIT_20 => X"ABCD63565A5B58585858595956524546678C9EA5A6A5A095806357555555545A",
      INIT_21 => X"A5989E9E9DA898969F889095858A858B86866A7B827B85785C64585F7D82909A",
      INIT_22 => X"CECAC9C7C7C4C0BFBCC0C5CCC6B9AEBBAA9CA2A1AAA2A9ABA2A6A5A3A19A9A9A",
      INIT_23 => X"9896999696989999989A9B9B998C8D8F5633272C222B2F211AA6B39688AD94C3",
      INIT_24 => X"B2C475525B585B5759585859575147496A8BA1A5A4A5A2958166575555545658",
      INIT_25 => X"91A2A1998E969696939B8B8492837C858987876D74807F867659626E8081939C",
      INIT_26 => X"D1CFCAC9C9C8C6C1C1BFBEBAC2C6C1B2AFB99C949BA49A9CA0A2A29CA39CA292",
      INIT_27 => X"97979699969898989696999B999289937C3D2A2D282B2A28225FCB92A08FA49C",
      INIT_28 => X"BBCB7F4E57585A585A555757564F44476C8D9EA6A7A7A29580675C5955585956",
      INIT_29 => X"9D736F7E85958F8488959B84839379758388818571757E76826E57768C889EA8",
      INIT_2A => X"BBD0CDC9C9C9C9C6C3C0C0BBB7B9C2C6BDA8B5B2908F9D9BA09C989F9B9C9A9E",
      INIT_2B => X"9596979797969797959797989A978D8D91532E2D372C2C2D231DDB9B6181939B",
      INIT_2C => X"BFCF7C4D575A575859575858574F4147698EA2A7A7A6A39481675E595956595A",
      INIT_2D => X"776F9995655F5E6D7A5F8390867D8A7D73827F87806D747A7673668492949CA7",
      INIT_2E => X"A1D0D0CBCAC9CAC8C7C6C5C0BEBDBDC0C5C7B0A7B9908E795B869386908F9682",
      INIT_2F => X"9493979696969697969796999A9A95899179352C2F272829221991CE7E51507E",
      INIT_30 => X"C0D1754A575959585B595957554B43456A8EA1A7A8A7A395836C5D5C585A595A",
      INIT_31 => X"757D9B9B434751667089718A87827C7E79717A7F837D6A716F70658D8B86A3B7",
      INIT_32 => X"5C8BC2D0CBC9CCC8C7C6C6C2BEC0C0C1BEC4C0B698ACA621413039505D5F486D",
      INIT_33 => X"939495949495959697959A9A9A9B9A8C8B8E55272E282329292422D3BA6C5648",
      INIT_34 => X"C1D65B51585B58575B585957564C42446D8EA1A8A8A7A5978469625B595A5D5A",
      INIT_35 => X"3A587C64595F71606873846582877B7C7B7B757B7D817961706A66707C78A2C3",
      INIT_36 => X"50525376ABD1CBC9C3C6C5C3C1BCC0C1BFC0BFC5C7A19F803228202545405A3D",
      INIT_37 => X"949394959694939597989A9A9A9C9C96878E7727272E272B2C29275CD2B07258",
      INIT_38 => X"CAD4415257575A585B585A57574E45466A8FA2A6A7A6A696836D605D565C5E5B",
      INIT_39 => X"5D5D694D3737455B726A757E697E84757B7F7870797F8273616C6F847D70A8C5",
      INIT_3A => X"685A4F505060B8D0C8C8C3C2BFBDBFC0BCBFC0C1BFBCAA819E291E244F344A5A",
      INIT_3B => X"939594959494979797999A9B9A9C9E9C8D8B8C4324302C27262B272035BFB78F",
      INIT_3C => X"C6B3445857575A585B575856554F42496B8FA1A6A6A6A294826A605A595B5F60",
      INIT_3D => X"4E3261683E2D34484648627C7C637F8574797D746E797F7E6A5D7D8A857BA7C5",
      INIT_3E => X"A18F715A53587B79B8C8C2C2BFBDBCBCB8BBBBBDB4B1BFA676A73D174D2F4F56",
      INIT_3F => X"9293969595969698989A9A9A9B9C9EA09889906E2F353224242E2E272742C4B0",
      INIT_40 => X"CD7D4C5A5A58595958595857544B43476F8FA1A4A5A4A294836B5C5A5C5D5F61",
      INIT_41 => X"5D332D626C26292B395234497C6C837F816E75797768777D80666B848094B9BE",
      INIT_42 => X"A8A3A19E8E8984644A7BC1C5C1BEBCBAB7B5B7B6B8B0B4BEB979A04B5D1D304F",
      INIT_43 => X"9194969795969597989A9B9D9CA0A09FA0888D873E2930262A2B2C3129213DC9",
      INIT_44 => X"D555525D5B5858585A59575555504346708EA2A5A6A6A39580695C5D5C5E6063",
      INIT_45 => X"6365343451431F3728324A403D6C6B5F747C70747673637C80785E869BA0C1C4",
      INIT_46 => X"CEB1A3A29F9C76677D3B468CC4C0BBBBB7AFB0B0B4B4AEB3C4B87B947E1E4833",
      INIT_47 => X"9295939597969798999A9C9E9D9FA0A1A096878E5F292E2B262C2E2E2B252247",
      INIT_48 => X"A24D5B5F5E58575957565556524D3F457190A2A6A6A5A5967D645C5A5B5F6062",
      INIT_49 => X"4B3B482E2D51281E5A253B4C44454348757D78706E75776177787760AC9EBBD1",
      INIT_4A => X"35B3B5A59D8F6E746A60423C8AB8BCBEB9AEADAAB1B0B2B6BBC2BD7F825D4B44",
      INIT_4B => X"9393939696999898999A9D9E9F9EA0A1A29E858678362A2B252A34312D29241F",
      INIT_4C => X"4F595E615F5A565958585955524A42447090A2A7A8A7A2947D61575A5E5F6363",
      INIT_4D => X"363A292E274B321E5C391F2C553C4D5B68707C6E757C7A706C7B7472B0B4C3CF",
      INIT_4E => X"242593C2A1866C7F5A5E4F56ACBDB2B4B8B2B4A6AEB3AEB2B5BFBFC077666666",
      INIT_4F => X"92949597979A9B999C9B9D9F9E9D9D9EA1A48F788150302F26282A2F2D2E2C23",
      INIT_50 => X"506065635F5B5A5857565656514A40466F90A3AAA7A6A4947C5C555A5E5E6462",
      INIT_51 => X"3C4A4542302A3C2D4444252F4954473F41687278716972796A6C6A82A1BCCD8C",
      INIT_52 => X"26251F67A28383565B504F7FBBC5BEBBB8B1B2AAACABADACAFB8B4B6A97B765A",
      INIT_53 => X"9194959798989B9C9B9C9D9C9F9EA09EA2A39C787C69382A2A26263131312F27",
      INIT_54 => X"576366655F5C585857585856514641447290A5A9A5A7A1917A59535A5C5F6061",
      INIT_55 => X"5A2F232B2827234755382C3740482D343E5F6B69797B6C7072627571B5C8DB76",
      INIT_56 => X"2521214D8A8A7247413A5A9DC2C1C1BFC0BEACA9AAADABAAA5ADB3ADA5907144",
      INIT_57 => X"9395959898999A9D9B9D9D9F9F9E9FA1A2A29C80767E482B2D24252C33332F31",
      INIT_58 => X"5A646867605B5858595B5859534E40457291A3A8A9A6A2917A5851595C616062",
      INIT_59 => X"56621E2124262671403A2851403B2626462F3A5A747D7F656D726E6580D5DA73",
      INIT_5A => X"2727283C91865B4B223D62A9C2C5C2C1C5C2BEAFA29EB2A59EA3B6B9B1B5907D",
      INIT_5B => X"9095979899989A9B9C9D9F9D9D9B9FA0A0A0988F778567292927272B3434322E",
      INIT_5C => X"60656A62615E5B595B5B5A57544A40497293A3A7A8A7A1917A5A545B5B5D615E",
      INIT_5D => X"906C74191D3C456C2544353D47292926254C1F5B6B726A776B6C68615DCBDD5F",
      INIT_5E => X"2927242A98954335214575B6CBCDC8C4C7BFBFB6A99EA5B29C9DAABBB6B5829F",
      INIT_5F => X"919596999998999A9C9F9D9C9D9EA09E9B939094857F803C282A24253335302E",
      INIT_60 => X"6468687D665B5B5C5C5D5C59534942497491A6A9A8A6A0927A5955595C5F5E5D",
      INIT_61 => X"A9937763171C35523C4D32392E282F31225226403A4459717A67636E64B2C556",
      INIT_62 => X"302D2B33A07F3922254F8BC4D0CECCC6C6C3C1B9B2A59899A7A6A4B2B5A489A1",
      INIT_63 => X"9195959697989A9B9C9C9C9B9A97939190929299947A8956222F2A262E393330",
      INIT_64 => X"6A6B6A67745B5A5A5C5F5C5C574C454C7491A6A8A9A7A390795B525A5B5B6060",
      INIT_65 => X"B1AC8E825215634258542B332C2B3035254922262C45637A76746D6666C48265",
      INIT_66 => X"2D2E303F9B6A381C2C559EC9D1CFCEC6C8C3C0BCB7A7A29492A0A4B4BDA690AA",
      INIT_67 => X"8F9194959698989B9B98948E91918E919294989D9F828773292A2B262B3A3535",
      INIT_68 => X"6F6D6D676E5E5D5D5D5C5C595453464A7391A5A9AAA8A290775652545B5A5E5F",
      INIT_69 => X"BAAAA57E8536681A3D43223A2C2D2D36304C211E532C38607B787B666DB9656B",
      INIT_6A => X"332F2746A75726223765ABD0D2CFCDC9C9C3C0BEB4A8A7A297949CA2BFAB83B4",
      INIT_6B => X"90929594939395928F8C8D8D91949496999B9E9EA28E808941262F282C333333",
      INIT_6C => X"6668696B65615D5C605F5B5C564E444A7293A4ABA9A7A48E7858515A585C5C5D",
      INIT_6D => X"B8A49AA373843B1554262E2F3C2B214A3F2027354C183E356A79807763647B65",
      INIT_6E => X"31302C48AC4720234972BBD0D1CEC9C6C2C2C1BCB0ADA7A69D979794A6B592B7",
      INIT_6F => X"909294918F8B898B8B8F8C9196989F9EA19B9D9C9F98818769262B2D292F3937",
      INIT_70 => X"6D6E6D6A65615C5E5D5E5B5B564D424B7291A7AAAAA6A2927A57525859595B5D",
      INIT_71 => X"BCA09FA2AB5A781F293D4C1D422B222F5346262163194D2C616F7B709283806E",
      INIT_72 => X"333D345BA3362220427DC4CED0CAC7C3BFBFBEB5ADACABA9A29F9C9285ABB0B8",
      INIT_73 => X"908D8C8889898A898B8F9296999EA2A09E9C9C9E9E9C84817D38272F2D2A3735",
      INIT_74 => X"916D6D6C67605E5B5C5C5F5A544D454A7292A4AAABA9A1907856545A595A5C5B",
      INIT_75 => X"BE9F98B7A4A7665F213D4131352D2921302E2C20632C335130606B9957203593",
      INIT_76 => X"35392E7093371F222C68A8C9CCC6C3BFBABFBBAFA9A9AFAA9B7D67615A4D98C2",
      INIT_77 => X"84878788888E908F93959796999D9D9B999A9A999A9D8F7B854E262E2C28363E",
      INIT_78 => X"8B776C6966605B5B5D5A5F59554E46487594A7ACAAA8A2917854555A5B5C5C5D",
      INIT_79 => X"C2B193BBB5A491803827364C451F282E3D3B341A604D1F5539454D827A1C2B7B",
      INIT_7A => X"3A382C87813122234251526E9DBBBFBDB7BDB9AAA5A7A06A413D557E8D907D8D",
      INIT_7B => X"7F8387898C92969696959595989B999896989998999E987C836828322A2C2C39",
      INIT_7C => X"87957663625C5B595C5C5B5E574F464A7694AAABA9A8A18F765451595D615D5A",
      INIT_7D => X"73C3A5A7C2AEAC818117304224241C512E24372458374B39592E416B73495F93",
      INIT_7E => X"33383786753222354E6466615B71A7B7B8BEB5A29C98695158616A8C5A77726A",
      INIT_7F => X"7F828A919295979696959496969A979595969797999A9B857E7A352D2F2B2A3A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9193888B6B5857585A5A5C5B554A424C7796A5ABABABA28F774F50585A5B5D5C",
      INIT_01 => X"4654BDB0C3BFA7B37059201F28223159211F443836265A425F4D41212B7D8598",
      INIT_02 => X"373449886C36213138312B2734557CB7C0BEB69B938473727444232E2A2E303E",
      INIT_03 => X"82878B8D8D93969494959493969897969496979697999B8F7C8746232D2A2832",
      INIT_04 => X"8D8E86A8B25F4F5757575C564F4C3F4A7793A6ABACA9A38F7149495253575657",
      INIT_05 => X"28364EBEBDC5AFA4A1812520234169232025512F3A227449425D415917383C81",
      INIT_06 => X"3839488F613423273030254E442F2C69CBC9B8998B80757D391D367E37262929",
      INIT_07 => X"828586888B8C919291929693959497929793949394969A9B82895C252F2A282C",
      INIT_08 => X"72908691BD634F535A585959574F44487591A9ADABABA58E7345474E5355565A",
      INIT_09 => X"29284660C7C8B7B1B3746E27322829252245372429255E64332B43354D21327C",
      INIT_0A => X"35415095593A27282B28379D6B312E2C92D8BC99847B6C6A5745B7C741294249",
      INIT_0B => X"7E7D7F8186898C908E91939393939293939393949498979A89877A31252E2A2A",
      INIT_0C => X"3896C2A17B2B3E5F5E5D5D5E5951464E7593A9B0ADACA48F704345515559585A",
      INIT_0D => X"2A4F666D78C6C6B1999F5E3622202A232751242A2A21715D4C3C33383A4A1F2A",
      INIT_0E => X"314B4AA2544120242524449B724C516662D5C79E84736B5E6385CAD06F3F466A",
      INIT_0F => X"9D8A7C7B8085878B8D908D929294929393929292939697999183873F27302B29",
      INIT_10 => X"3939B7BCAA7B58293A6762625D544C507695ABAFAEADA28F7143465154585A5B",
      INIT_11 => X"5B7D86716F73C4C4B2A384781F1F2B26302B23262736804E5C4D4735305C5725",
      INIT_12 => X"304C4CAA4B412D292C323985AC83797061CAD39F7C766C767289B6C1B3897A5D",
      INIT_13 => X"B5ACA0917F7E8585888B8D9091929692939C9290939496959983875A25302628",
      INIT_14 => X"5C2630708A8597681F7764655E584C507898AEB2B0AAA4907041454C525D5E5E",
      INIT_15 => X"8286857F7B686CC9BEA9B263501A212D242824252B61726D573F3F4E1F3E435D",
      INIT_16 => X"2C4D54A946412F252E4B3D3D63707D89A0CFCE997C74766F8DA292707A636A7F",
      INIT_17 => X"BAB9B8B1A38E82818385888B8F93939192979190929395969A8981743B2F282B",
      INIT_18 => X"2929214C3B4E8494877262645E54484F7A99AEB2B0ACA48E6D3D424B50585B5D",
      INIT_19 => X"8A8E8C8C8171576DCDB4A285851F1F2929262A25315A7B614C5F3C3231687D7A",
      INIT_1A => X"2B415FAC433C2B2331515C58737A7F91A8D5CA9674757D759192988E867F8588",
      INIT_1B => X"B9BCBCBDBCB29E82818487898D8E9191919092929091959498937B833D263227",
      INIT_1C => X"534323305740566D846563645D53494F7B99AFB1B0ACA18D6B353A484950525A",
      INIT_1D => X"9B9D938F7F75684B7FCAB6A86067202B2B242726246250598038482B1F503F5F",
      INIT_1E => X"2C3F67AD3C3A3127335B696E7984929EB5D8C4947575817E8B9DA1A4A399999C",
      INIT_1F => X"BBBCBBBDBFC1BEA8827E85898A8C8F8F91909291929192969696808252232D22",
      INIT_20 => X"6F5338363C787F987A796760595448507A99ADB1AEACA18B663936454A4D5352",
      INIT_21 => X"9F9E938C7F746C5B319FC0B1867F312628242B2E444F8C695259592C202A6856",
      INIT_22 => X"2A2F76AA31393227346170767E8692A8B5DBC08871777E848A9AA7A4A4A5A7A9",
      INIT_23 => X"BDBCB9BCBEC3C4BEA883818387898C8D8F90929391929294959A87826F252D25",
      INIT_24 => X"68534D363440364E7B8081786350474D7A98ACB2AEABA18D6A35383F4746514E",
      INIT_25 => X"A59C918A7E766F624022C5BDA8676E222728273472691B4E55482C24262A3580",
      INIT_26 => X"26298CA52B38352C326373767C88999FBADABB84757982898D9BA6AAABABA7AA",
      INIT_27 => X"C3C1BCBDC0C2C2C1BCA38080858B8B8C8C8E928F92919494979A90807E302627",
      INIT_28 => X"6F6C3D5E2E4A52524C6C6A625F5348507A96ACAFAEABA28B6734364043434649",
      INIT_29 => X"A4968D867C737068472844C5BE88822D242023437D681A3B34302C2829273838",
      INIT_2A => X"24268FA1223C312C2F5A76787F8B989DBDDDB5837679838B8C97A2A7A6B0ACAA",
      INIT_2B => X"C9C8C3C0BFC1BFBFC2B8937B83878C8B8E8E8D90909094959399998385422632",
      INIT_2C => X"6848313C654F4E697F5664605B54474D7C99A9ABA9A79F8D6433323B3F424246",
      INIT_2D => X"99908A857C786F67462E208CC6AE66691A1C228868662231372C282A2F283445",
      INIT_2E => X"1E3F92A31C38322A2A507278828D959EC2DBA5847673808386939DA5A6ACAAA1",
      INIT_2F => X"CACBCBC8C3C0BFBFC1C0B0827D85888A8A8C8E8D909193959597A589855F2936",
      INIT_30 => X"745A404B32607A4A327F8A6A5175404C7B94A7ACA6A89E8C66302F3C41434245",
      INIT_31 => X"96928B827B776D614435241FC8CB797F231C666B627B3834402926232F342E5F",
      INIT_32 => X"21568A921B393533254472798089949ACCD6A17D71727B7B7D919BA2A5A3A69D",
      INIT_33 => X"C8C9CFCFCAC4C0BFBEC2BD9D7B8488868B8B8C8D9091939597989B9383782730",
      INIT_34 => X"79725B54334B54793C5A6B7E79663F497B96A7A9A6A6A08A652C2F3840444446",
      INIT_35 => X"928F887F78747061413E261D43D1A36C5A1346299E945E30653A231F2C312C68",
      INIT_36 => X"215E947F1C383D2F2737697880899094DDCA9A7A6F7177787F8D9A9DA09E9A98",
      INIT_37 => X"CACBCECFCECCC4BFBFC0C2B4867F86868A8C8E8D9191939591979A9882843826",
      INIT_38 => X"8D573F6151425C50405C7A6D634C414C7B98A9ACAAA79F8962262A3643424548",
      INIT_39 => X"8E8B837D79766C5B45482A1F1978C5777528211F5641606F4047222928273544",
      INIT_3A => X"2373946E1A363F32272562767F8B8F97E2C2957A6E727C6F7688929A9B989390",
      INIT_3B => X"CDCECECDCDD0CDC4BFBFC2C0A17C84868A8D908F8F9391929395989C8589551E",
      INIT_3C => X"7E632A6F33485B554A446A616A75464B7B99ABACA9A8A08962252A353F44474B",
      INIT_3D => X"8D86847D77736E5E41542E221D4EA47A80972520223D7749713E1F29362D5145",
      INIT_3E => X"26849D551F363F3229224A737A858C92E0C090737A848175668790989896948E",
      INIT_3F => X"CDCFCDCCCBCECECAC1C0C1C3B4867E868D8B8F908F909091919596998B8C721C",
      INIT_40 => X"65662B50612B576749416C625852555B7C99ABABA8A69F89672E31384145484C",
      INIT_41 => X"8D85817C75736D5E47542D251F1C69B5AFAC601B21275B372C2E1A3F2E236E6A",
      INIT_42 => X"2E80A44226313D312D25276C79858B8BC2B37C6E6B51657B6C87929696928E8E",
      INIT_43 => X"CDD0CFCECECCCBCCC9C1C0C3BB957C85888B8D8E8E92909290949599948A8227",
      INIT_44 => X"6162423C7A24485F4C4D60625A5042507D9CAAABA8A89F90733F383B42454447",
      INIT_45 => X"8B88817A77706B614D602D2724221687B4A680252A2A386D241F393F2B236489",
      INIT_46 => X"2F85A42C2B333C382D26294D79818893AAA16D5C64656A717A8C949694938E8B",
      INIT_47 => X"CDCFD1D0D1CECECECDC6C1C3C1A47E85888C8B8C8F8F929091919498968A8C46",
      INIT_48 => X"5D63454D39692442492C656A584F43527F9AAEAAA4A39F927B4E403943414546",
      INIT_49 => X"87857C7777716D664B6A30232C3E201AB8735E8C70572C4C2E17934A2841707B",
      INIT_4A => X"3E82A1212B3342433027292C747E8890A2BBB5837F7A76828B91959592918C89",
      INIT_4B => X"D0CED1D0D1CECDCDCFCBC4C2C1B08381888A8B8D8E908F90919194969A8B8C5A",
      INIT_4C => X"706046432A426A3E472D886659514451819CADACA7A29F947F5A3B3C42484148",
      INIT_4D => X"8484807A74737166516A342933342F2D42B96564B184792F3231604331737C56",
      INIT_4E => X"4684911C343340483829292A587C858BA0BCC19CBA91848B8F91969693918C86",
      INIT_4F => X"D2D1D1D1D0CFCDCCCFCFC7C1C2B58A7E87898C8D8D8E8F8F92919495988E8B74",
      INIT_50 => X"64453E412C3632763F376984574C40537F9DADADA5A39F95815A3835413F3F42",
      INIT_51 => X"82837E7876736E64566726293A2A28282064775398AE9475312040653E876E45",
      INIT_52 => X"578A791B2B373E493928282B2E7D84889CBFC8AACCA28E8C8D8D928E8F8C8683",
      INIT_53 => X"D2D2D1D1CFCFCECECDD0CEC5C2BB907F88898B8A8C8B8F8E8F90929595938A7F",
      INIT_54 => X"533C4B373C3F2A5C5C3671607A4A4051809EAEAAA8A39F937C533F363C3A3D3F",
      INIT_55 => X"80857E7976736D61565F2229412C2A2E321B855755BA9A685E4C215676726539",
      INIT_56 => X"618C6E1C2E323F48382D292C245F828499C1CAAFD2AB938E8A898C898883827F",
      INIT_57 => X"D3D2D2D3D1CECED0CFCFD0CBC3BE967B81888C8C8C8E8E8E9090939495968A83",
      INIT_58 => X"474B55463B3C314A4B31695B62683E51809FAEAEA7A6A0957D513C373C3B353A",
      INIT_59 => X"837F7D7778746A565557222D442D2828511F239B5766C3B0B271373C845F3058",
      INIT_5A => X"728A5D1C323A42493C2D2A2F25348679829694AB94878C8B868783807D82817E",
      INIT_5B => X"D2D3D3D4D2D0D0D1CFCFD1CEC8BD9A7984868A8C8A8F8D918D8F919496978989",
      INIT_5C => X"5361743F2F40383D392A677B4B724F4F7E9EADAEABA8A39680533D343A353231",
      INIT_5D => X"847D79747772674E50532033393227253826254F885C79D1BB7C8950585E5E3B",
      INIT_5E => X"82884B203D2C47453932292C2725698561644E726A5C585D666665594F608886",
      INIT_5F => X"D4D4D4D4D3D2D0CFCFD1D1D3CEC0A07882898A8B8C8E8D8F8D91939299968C8C",
      INIT_60 => X"5C518940423E332A313959835E4680597D9BAEB0ABA9A597815A47353833302F",
      INIT_61 => X"7F7C7671726D624B4C4D233B33332B2D2F262C248F6D56B6CD75885143615461",
      INIT_62 => X"8A903C234630464831392A282C2730878480809D93827D77756B666A747C898A",
      INIT_63 => X"D3D3D4D4D4D3D2D1D0D1D1D3D3C7A77981878B8C8C8F8C8E9291939295978E8E",
      INIT_64 => X"57329244474E26235F3A526280463F8080A0ADB0ADAAA2957F59483138353030",
      INIT_65 => X"7A75716F6D665A3E4D3D263D3531252F25262E2C2CA77F5FBB718C7D5C375267",
      INIT_66 => X"8C9B382548314A4B342E2B222D26235889887FA9A0A29C87727172737C888886",
      INIT_67 => X"CFD0D2D3D4D4D3D3D2D2D2D2D5CEAD787E888B8E8B8D90919393939697989090",
      INIT_68 => X"5B626C724F42372A4D523D6577633B4C8B9EAFAFADACA0947C56482E302E2F2C",
      INIT_69 => X"7976716B6560513A4745293F34342F2C2D31322D2F3BB784A5758C936A67703D",
      INIT_6A => X"8F9D3728463D4A4337302E2B2B2A292D788C89797D837C757174747A8086827F",
      INIT_6B => X"CBCCCBCECFD5D6D6D6D3D3D4D6D4B3767F87888B8C8D91919294969295969493",
      INIT_6C => X"726D668F353148273A662B605681374C7D9CAFAFADAD9E8E764F532F2B2C2C2F",
      INIT_6D => X"77716B625C574336453D2C37343431292E29322F2D2C51B6A88873626B864A49",
      INIT_6E => X"909E362F45394B44432D2C372B2824284389878F796F6C6F7778797C8184807B",
      INIT_6F => X"D1D0CECDCDCED2D7D8D6D4D5D7D7B6717A85888B8D909295969594959696948F",
      INIT_70 => X"8B61779628344A212B553A4C5877374E829EADADACAA9D89775E613528292B2C",
      INIT_71 => X"74736760574A3E343830333533312B2C302C312D292C277AC99670546B626164",
      INIT_72 => X"97A13030453D4C4544282C34312B27263269868F949297918C818280807F807C",
      INIT_73 => X"D0D2D1D1D3D1D0D3D6D6D7D6DBD9B9707782888A8D909093949395939797978B",
      INIT_74 => X"7C6D5B733226501F2D4D4D45635C3A527F9BACACABA99D8A785E5F3F2B2B2828",
      INIT_75 => X"766B5F5447313A33352B333031272C2A3029352C2D2D2929A076507679445D6F",
      INIT_76 => X"9CA12D37483C4F484C293233342E282533378F8F989CA4A29492908785807F7A",
      INIT_77 => X"CBCECECFD1D3D4D3D3D3D3D6D9DAC171768287888B909195929393959798988A",
      INIT_78 => X"65314B6E352A4926305C32355A563C4F7F9DADACAAAA9E88795B5A4229252C27",
      INIT_79 => X"6F5E503B28373439332F2F332A262F28332835322C302C3E5A5B4F817E617385",
      INIT_7A => X"9AA6283F4243514B502B3228392F2C2D3620838C9FA59CA09EA3948B89817C76",
      INIT_7B => X"C4CBCCCBCCCED2D6D6D4D2D2D9DDCC7877808587898F9192909293909598978B",
      INIT_7C => X"4E376A7B222841332D583A2B3F56384C819FACACAAA99F8B7C63533528262928",
      INIT_7D => X"5F4B33262C4230363134322D2B2B312936273B322B2E2B2F3C58638A73837864",
      INIT_7E => X"99A2294348474E4B562C2C303D30323334216D89979D9DA49E968C8882797467",
      INIT_7F => X"5C8FB3C5CBCCCED3D6D5D4D1D7DDD185737E8485888A8F909091919290918C89",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(12),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4049827224273239363A49206E8A4B457B9CACABA7A79E8F77594E2B25252A25",
      INIT_01 => X"403C3632443C303A36352E272A2D2B2A3A24403A2C2D2C26759584926B6A6862",
      INIT_02 => X"94A334414E48505352322C2E3A2F32332E28597E8490939D948C867C7166574D",
      INIT_03 => X"241F3A76AAC2CACFD1D3D3D2D4DAD49B6E7B8185888C8D918F8F8A87827D7278",
      INIT_04 => X"436A7C6823263338383E3A277041B0687499A9A7A7A79E8C6F49472922232D2B",
      INIT_05 => X"7A6F634C44322D3531322B282A2E28283A1F42392A27237F893D8585626F5E36",
      INIT_06 => X"8BA03E404D4755514D302E2B332E302F3D76A6B3A69F9C99949691858481867C",
      INIT_07 => X"392922234594B5C9CDCFD1D0D0D4D8B26B777E8587888C877F7B74756F6A656B",
      INIT_08 => X"537C79502A384435344C32215932409F9296A8A7A5A59C8669403C26272C3636",
      INIT_09 => X"73786F59482C2E32352E2E292C2C2D2B4027413D2D2484944660785B4E906F2F",
      INIT_0A => X"80A245454D43515253362A2B302D4991C8C7C2B9A9968A888A8D8B84817C7B77",
      INIT_0B => X"47473226255AA4BCC5CFCFCFCDCED5BD6D757B7D7B77746E696769686A6C7673",
      INIT_0C => X"586A59303A543A2436482323337845449CABA9A5A4A59B7E512E35302F3B4E69",
      INIT_0D => X"73726F5D452A3132372B292A30272A294425393527665A8B845869615455906E",
      INIT_0E => X"7E9E4A3E4B424D514B2C1E203F99CCC8C7C6C2BAAB9C8C87838386827F7F7773",
      INIT_0F => X"4F4B45382D25479EC1CFCFCFCCCAD0B96162686461645E5C5F646A73787E8081",
      INIT_10 => X"766B203B4C6C2916642B23232270754E7FA0AEA3A5A39979492A344147607C81",
      INIT_11 => X"7270675C3C2B343C312F2A3132272A29441F353537783683746D7364683F7852",
      INIT_12 => X"8697543E443D474E422E1E76D0CDC8C7C3BFBCBAB0A09289858482837F7D7676",
      INIT_13 => X"4F4E4D454240264EA2C1CDCED0CACEB1465D6E5C52595D656D747B7F8187868A",
      INIT_14 => X"464B42314852664773511B21253371987A9CA8A7A4A39A7A462441566B838882",
      INIT_15 => X"756D6B5B3D2E4138352B2F382F2A2E2E47262F3178356A487B89747450493E71",
      INIT_16 => X"8B8D6435443B42492F2B9FD4CECBC8C4BDBDB8B7AEA3978D877F8184867F7674",
      INIT_17 => X"4A505750464848243C99CDD0D4D0D1BB4E607E6759686C75797F8285868A8D8D",
      INIT_18 => X"771C5B513839424C24392626263650BA8A9BAAA7A7A89C794526486F88938C7D",
      INIT_19 => X"6E75695A382A553C3B2C2B3A2E2D2D2E412427377B546E44967F7C5B5B3A3D2B",
      INIT_1A => X"8A8C6C2E433E35402AAAD6D0CDC9C3C1BBB8B3B0A99F9A9388838283827E8271",
      INIT_1B => X"53515B5D4D4D53472168BDCCD4D2D4C974647D716B75787A8282858A8B8A8B90",
      INIT_1C => X"5828322233442A3B303F2E3124188296909BABA9A9AB9B7A4428608B9392826B",
      INIT_1D => X"70696F5E313A633F412F313C312E2F36442A2875388E567C7686655B4F423B3F",
      INIT_1E => X"8C847B2D3A3B272996D9D2D0CDC7C2BDB5B3ACAAA29F9A958D8683848281807D",
      INIT_1F => X"5A4F5B695E5252563B489FC6D4D4D4D098717E7474797D80838687898A888D90",
      INIT_20 => X"2D403129376226273233302624223585949BACACAAAD9C7C412B749AA18C6E36",
      INIT_21 => X"7B76635A2B476D463B252D3A2B292B343E20189A703D71908277635F42453759",
      INIT_22 => X"8D8188232F322368DED7D1CEC9C4BFBAB3AFA9A89F99988F8B8783828182807B",
      INIT_23 => X"5E585660695C5653533F73BFD2D3D4D6B078837D79797E82858689898C8B8D8D",
      INIT_24 => X"274E1E2D2F6D2D2B2F264526261B508C859CABADACAA9D7E393083A1A58B4B20",
      INIT_25 => X"7B796D54234C6D52302C2D422A2629383C1D1AA9621C7F98706065445B4A5347",
      INIT_26 => X"90808F1D2A3026D2DCD4CECCC9C3BDB9B3ADA7A19E9A948F8C86848483817D7B",
      INIT_27 => X"5F5F57505F675E56534B4EAECFD3D4D6C0958A77787C7F82858586878B898C8D",
      INIT_28 => X"4F271F3D266F32252B272F322327427286A0ADABABAD9B7E2F2C8BA6A886331B",
      INIT_29 => X"74796F582551625C302D28372C2728443C1B1BC06335518E93564B62644C3450",
      INIT_2A => X"92829A20212376DED9D3D0CDC8C3BAB7B0ACA7A19B97928D8B8C8384837F7C7E",
      INIT_2B => X"5E5E5C505565655D53564D87C8D2D5D6CDBEAC8872777E81838186878B8A8C8D",
      INIT_2C => X"332A27431B6950282C242B33282B448486A1B0ADADAD9D7D302888A8A57B2F1C",
      INIT_2D => X"77797259265D625B3C2B253A2A2C2C46442218A5522278828C544A5D5D45392A",
      INIT_2E => X"9088932D1C1BCEDBD6D3CECDC7C1BAB6B0A8A59F9895938C898683827E808080",
      INIT_2F => X"635A5F58515B6A635C525261B3D1D6D7D2C7C8B57C757A7E817F8589898D8C90",
      INIT_30 => X"2B2D332D225D7A1F25252527342B288285A1AFADADAE9E7B2D298BA99F752019",
      INIT_31 => X"7C7B725B2B61726B4930302D2A302E3C3F246A757E6765918D47386F503F262B",
      INIT_32 => X"8F8E8A3E1750E1D7D4D2D0CCC7C0B8B4ACAA9F9C999390898888827E807E7E7F",
      INIT_33 => X"5C5D605E515569695D5353568EC8D5D9D3CCD6D298747B78808185858A8C8B8D",
      INIT_34 => X"1C29402923454F652027252725342C6C88A3B0AFACAE9E7A29328EABA3691F18",
      INIT_35 => X"7E77725C37577072643E2C2A3132313431323349A3787B8486664C77363D2632",
      INIT_36 => X"8C90854F1393DBD6D2D0CDCBC4BFB9B2ABA79F9A96948C8A888581827E808080",
      INIT_37 => X"515C5E635A535C6A6254555C71B4D2D7D5CFD6D7AD70747A80808587868A8A8D",
      INIT_38 => X"25253C2B284C4A28432E2A26272A31728B9CA9A7A9AC9E77294090A99E6A1C19",
      INIT_39 => X"7B7B75603A4F73746B443227312F402F2B3F61779082596583816B332A492834",
      INIT_3A => X"8E8F875611CED8D4D3CFCBCAC4BCB9B1A8A39D9995908A888482807D807E8581",
      INIT_3B => X"4A535B615C535968625B58606F93CBD7D8CECED7B677777B7F8285868787898A",
      INIT_3C => X"272D2B3629453C2F2A2C2B26292633798AA0ADAAACAB9E742A4097AA9F5C1C18",
      INIT_3D => X"7C7D78664647777471533C29302F466D6B643737342445707B7358202C582B2E",
      INIT_3E => X"918B896335DCD6D3D0CDCAC6C2BCB4AFA4A2999692908D8585807D7B80808381",
      INIT_3F => X"5450585B6153505D635A59606C79B8D4DACDCAD6BF7B79788083878685878A8A",
      INIT_40 => X"21372E27313837283C2A2A24242E29738AA2AEADACAA9B742D4699AA984E1E1C",
      INIT_41 => X"817E7A7057397777715D482D26314D2F32372B2A452A89666E6B54512F512731",
      INIT_42 => X"8F908D696AD8D3D3CFCDCAC5BFBBB3A9A3A09A95938C888582827E7E7F858382",
      INIT_43 => X"5A5459565F5F524A5C575864696DA5CFDACEC9CDAD7B7D7B7E84868688898A8A",
      INIT_44 => X"243C2B322C3337252B4A3623222838868DA1ADACABAB9A71315499A994441C20",
      INIT_45 => X"82837E755A326C7571654D38252E2B32312D303D4E725D4474717D2B58344032",
      INIT_46 => X"8984896EACD4D2D1CECCC7C4BEB7AFA69F9E9794918C8A84807F7F7F80818284",
      INIT_47 => X"55585852595E6043505C525B626894CCD9D0B2A58782817F808587898A8C8D8A",
      INIT_48 => X"2C34333733373828282A37372429458C85A1ADACAAA9996E33629AA58E391D1F",
      INIT_49 => X"84817E7A643C5472746A5D3E2727292A32242E35A3783B3D76422E3F5326472D",
      INIT_4A => X"6D65767DD5D3D3D1CFCBC5C2BCB3AEA69D9995908E8B888481817E8083818786",
      INIT_4B => X"45595853525B6252455358525D6783C2D8D7A67E858A8B8784898B8D8C887F78",
      INIT_4C => X"222F2530442D36362A272C2C232E457986A1AEABABA7976B38619FA68A3A1B1E",
      INIT_4D => X"82827E7D76493672736B6448342820272A262E206B55474C3E2537695E2C293D",
      INIT_4E => X"4A484F95D9D4D3D1CFCAC5BFBAB1A6A39E9A92928D8C8884817F7F8285848686",
      INIT_4F => X"3550585F5157596048435A4F4C5D72B0D4DAB8848089958C8986827D786C6257",
      INIT_50 => X"2B242937392C392C3527252E2734496D8CA4AEACA9A593673073A7AC8C2B1B1C",
      INIT_51 => X"85827D7D7C5C2D576F6B6D59442E2124272C222846376C36333D54815D463F27",
      INIT_52 => X"414C43A6D8D5D2D1CDC9C3BCB8ABA6A29B97938E8C8886827F7F7E8383858187",
      INIT_53 => X"2D4257615953565D5C424D554549608FCADBCC8C858B9C8D796860564F4D4843",
      INIT_54 => X"2C24353A392A3A24383222242D2F505F8BA5B0ABAAA494663385AAAC8A241A20",
      INIT_55 => X"83817F7D7D724424686D6D664E342521222625302A2434695F63836A49242731",
      INIT_56 => X"575641CDD7D2D2CFCCC6C2BAB4AAA39E99958E8D898882807D7F818184858384",
      INIT_57 => X"2E38525C5C525451605848474731446FB4D8D2A39EAF7F68473435353A424B50",
      INIT_58 => X"243330333A2C33272F2F2E272B263E6A81A7B1A9ABA59267398DB2AF8437382E",
      INIT_59 => X"81817F7F7F78662B35706B685A412A21222527232E1E60575E7A8C4B232D3324",
      INIT_5A => X"625960DBD6D3D0CDCAC4BFB6AFABA09A9693908C868480827E7F828484868682",
      INIT_5B => X"2C33445B63554C4E5963533D493E344896D0D5B1A5C8A63721242B394450585F",
      INIT_5C => X"2527363B31382E2C2C282B362D22476D7BA7B4ABACA792654894B5AD7D534F53",
      INIT_5D => X"8281847E7D7B7651273F716B664B3F242021242427247753868350212D3C2A2B",
      INIT_5E => X"62538CD8D4D1CECCC8C3BDB3ABA59F9794928A89858182808082818686858482",
      INIT_5F => X"333A4857695D4C494B5E614A3F4236304EB4D0C29BCBBA3420293847515A6163",
      INIT_60 => X"293533353625292E322529272828446F70AAB3ADADA79165529CB5AC89645550",
      INIT_61 => X"8281817F7F7975704C20386B6E594432261D2528262930836343393B3733342D",
      INIT_62 => X"5C48BBD4D0D0CECBC6BEB8B1A99D9D99928E8A89838483818084828883878381",
      INIT_63 => X"3D35485360685546434C5D5B473A3E2E2C5CA9BBC1C8A63E2E3B444E595B6366",
      INIT_64 => X"25454234492F252C322B2C2E2B2839706FA8B4AEABA69065589BAFAA846E6343",
      INIT_65 => X"8382817F7E7A787369583022495C57452A1E202626254738685B453742325029",
      INIT_66 => X"5850D7D5D2D0CCC8C2BBB3A9A2A09A95918B8986818083848584868786868482",
      INIT_67 => X"393C3D525A66654E4441546259423D403235518AC5D2A7524D4B4D595B5F615F",
      INIT_68 => X"335F41334D32283E292B302E2E262F5A7BA7B2AFACA68E645B9CB1A4755D5832",
      INIT_69 => X"81827F7F7E787A73726B605035282A3932262425291F3B3E8953364251214E25",
      INIT_6A => X"5274D6D4D2CECBC5BEB8AFAAA49C98938E8C8885848481858588898A87858681",
      INIT_6B => X"343E38435B666B5C423A4755685C4343443C474A8BBB97575E5C565F5E625F5B",
      INIT_6C => X"526B41294D3129452C30372A2C25253C8DA8B4AFADA58B64699DAD9F6A523F2B",
      INIT_6D => X"7E817F7C7D7876777673706A5C4F4631282224272925376D675D395B2B385026",
      INIT_6E => X"489DD5D2D2CDC8C2BCB7B1AA9F9C97938E8B86848683858687878A8887838383",
      INIT_6F => X"2D36353E56656F6758383A435862543F474F4C4B52706D646A6A626266635B54",
      INIT_70 => X"7453362252292448313335282D2733397DA9B3B0AEA58B6474A9B69D5C463532",
      INIT_71 => X"827D7E7F7C767778767473706B6663524530272128203D5170434F441B66441D",
      INIT_72 => X"3EC6D3CFD1CAC2BFB8B0ABA39F9994908D8B898686868A878A87888884848382",
      INIT_73 => X"2C2F323546606D6F66463F4544525D4D4752605C575D626A6A706D6968625B51",
      INIT_74 => X"71523B276A2837323A31332B282E2C325EA8B3B1ADA68C698DC6C9AF51372D2E",
      INIT_75 => X"7F807D7D7A787A78747574726B6B696358462D2A25223560472B612B30612C4C",
      INIT_76 => X"50D6D0CFCBC7C4BAB6AFABA4A09A958F8E8D898B898A8A898B8A868882838380",
      INIT_77 => X"362E32323A4F6374715E47403E44575B5154646B6161676B6C70726D6660594E",
      INIT_78 => X"4D4C45285F324431423533342E29293773A8B1AFABA58C66A7C4C8BB50322E2C",
      INIT_79 => X"7D7E7E7D777B7879767477716E6E67655F50402A1C36695B364246323F561F7B",
      INIT_7A => X"77D5D0CECAC6C0B9B6ACA99F9E9B9491918D8A8B8D8D8A8A8888898784828284",
      INIT_7B => X"4F3C352C2D3C576979745B454A4D4B525C546073746B696B7272706D615D5749",
      INIT_7C => X"45484533396A3C3C3E3940322B28263556ABB2B0AEA38D67A2C2C5B8412D2B28",
      INIT_7D => X"7B807F7A787A787676757673726F6C6761544D453C6538452A413B253F5C5253",
      INIT_7E => X"A3D3CECCC7C2BFBAB3A9A49F9F9994968E8E8D8D8C8D898A878887888383817D",
      INIT_7F => X"5D553E2B252F3D5F787B69514C5350434752566E7F7F7273757D72645E535657",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal ram_ena : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ena,
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(13),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.blk_mem_gen_0_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      addra(2 downto 0) => addra(14 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[2].ram.r_n_7\,
      \douta[7]_0\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]_0\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]_0\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]_0\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]_0\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]_0\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]_0\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]_0\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_1\(7 downto 0) => ram_douta(7 downto 0),
      \douta[7]_2\(7) => \ramloop[4].ram.r_n_0\,
      \douta[7]_2\(6) => \ramloop[4].ram.r_n_1\,
      \douta[7]_2\(5) => \ramloop[4].ram.r_n_2\,
      \douta[7]_2\(4) => \ramloop[4].ram.r_n_3\,
      \douta[7]_2\(3) => \ramloop[4].ram.r_n_4\,
      \douta[7]_2\(2) => \ramloop[4].ram.r_n_5\,
      \douta[7]_2\(1) => \ramloop[4].ram.r_n_6\,
      \douta[7]_2\(0) => \ramloop[4].ram.r_n_7\,
      ena => ena
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end blk_mem_gen_0_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "5";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     2.5485 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 20000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 20000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 20000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 20000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0_blk_mem_gen_v8_4_4 : entity is "yes";
end blk_mem_gen_0_blk_mem_gen_v8_4_4;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_4_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "5";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.5485 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 20000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 20000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 20000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 20000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_4
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
