// Seed: 2303466648
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_8 = 32'd4
) (
    input wand id_0
    , id_6,
    input supply0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wor id_4
);
  supply1 [-1 'b0 : -1] id_7 = id_3(1'd0 == 1) & id_3;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  wire _id_8;
  ;
  wand [-1 'b0 : 1 'h0] id_9 = id_3 == id_6[id_8] - id_0;
endmodule
