###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       234899   # Number of WRITE/WRITEP commands
num_reads_done                 =      1772052   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1378206   # Number of read row buffer hits
num_read_cmds                  =      1772044   # Number of READ/READP commands
num_writes_done                =       234916   # Number of read requests issued
num_write_row_hits             =       151539   # Number of write row buffer hits
num_act_cmds                   =       481815   # Number of ACT commands
num_pre_cmds                   =       481783   # Number of PRE commands
num_ondemand_pres              =       454094   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9624356   # Cyles of rank active rank.0
rank_active_cycles.1           =      9491765   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       375644   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       508235   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1906492   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        42127   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12544   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8450   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6126   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4428   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3249   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2582   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2028   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1738   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17226   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =           65   # Write cmd latency (cycles)
write_latency[40-59]           =           95   # Write cmd latency (cycles)
write_latency[60-79]           =          199   # Write cmd latency (cycles)
write_latency[80-99]           =          302   # Write cmd latency (cycles)
write_latency[100-119]         =          439   # Write cmd latency (cycles)
write_latency[120-139]         =          609   # Write cmd latency (cycles)
write_latency[140-159]         =          780   # Write cmd latency (cycles)
write_latency[160-179]         =          984   # Write cmd latency (cycles)
write_latency[180-199]         =         1268   # Write cmd latency (cycles)
write_latency[200-]            =       230139   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       330060   # Read request latency (cycles)
read_latency[40-59]            =       148041   # Read request latency (cycles)
read_latency[60-79]            =       164158   # Read request latency (cycles)
read_latency[80-99]            =       110001   # Read request latency (cycles)
read_latency[100-119]          =        90660   # Read request latency (cycles)
read_latency[120-139]          =        80466   # Read request latency (cycles)
read_latency[140-159]          =        66132   # Read request latency (cycles)
read_latency[160-179]          =        57306   # Read request latency (cycles)
read_latency[180-199]          =        50847   # Read request latency (cycles)
read_latency[200-]             =       674368   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.17262e+09   # Write energy
read_energy                    =  7.14488e+09   # Read energy
act_energy                     =  1.31825e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.80309e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.43953e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0056e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92286e+09   # Active standby energy rank.1
average_read_latency           =      264.095   # Average read request latency (cycles)
average_interarrival           =      4.98255   # Average request interarrival latency (cycles)
total_energy                   =  2.26931e+10   # Total energy (pJ)
average_power                  =      2269.31   # Average power (mW)
average_bandwidth              =      17.1261   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       244681   # Number of WRITE/WRITEP commands
num_reads_done                 =      1881439   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1478815   # Number of read row buffer hits
num_read_cmds                  =      1881429   # Number of READ/READP commands
num_writes_done                =       244708   # Number of read requests issued
num_write_row_hits             =       161239   # Number of write row buffer hits
num_act_cmds                   =       491748   # Number of ACT commands
num_pre_cmds                   =       491716   # Number of PRE commands
num_ondemand_pres              =       463987   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9601586   # Cyles of rank active rank.0
rank_active_cycles.1           =      9564792   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       398414   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       435208   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2027788   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        44078   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11518   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7996   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5818   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4049   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2808   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2209   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1866   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1584   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16502   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           20   # Write cmd latency (cycles)
write_latency[40-59]           =           62   # Write cmd latency (cycles)
write_latency[60-79]           =           85   # Write cmd latency (cycles)
write_latency[80-99]           =          180   # Write cmd latency (cycles)
write_latency[100-119]         =          320   # Write cmd latency (cycles)
write_latency[120-139]         =          417   # Write cmd latency (cycles)
write_latency[140-159]         =          533   # Write cmd latency (cycles)
write_latency[160-179]         =          684   # Write cmd latency (cycles)
write_latency[180-199]         =          854   # Write cmd latency (cycles)
write_latency[200-]            =       241519   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       288734   # Read request latency (cycles)
read_latency[40-59]            =       135046   # Read request latency (cycles)
read_latency[60-79]            =       143721   # Read request latency (cycles)
read_latency[80-99]            =       100966   # Read request latency (cycles)
read_latency[100-119]          =        84522   # Read request latency (cycles)
read_latency[120-139]          =        75716   # Read request latency (cycles)
read_latency[140-159]          =        63531   # Read request latency (cycles)
read_latency[160-179]          =        55718   # Read request latency (cycles)
read_latency[180-199]          =        50537   # Read request latency (cycles)
read_latency[200-]             =       882934   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.22145e+09   # Write energy
read_energy                    =  7.58592e+09   # Read energy
act_energy                     =  1.34542e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.91239e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    2.089e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99139e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96843e+09   # Active standby energy rank.1
average_read_latency           =      354.882   # Average read request latency (cycles)
average_interarrival           =      4.70316   # Average request interarrival latency (cycles)
total_energy                   =  2.32174e+10   # Total energy (pJ)
average_power                  =      2321.74   # Average power (mW)
average_bandwidth              =      18.1431   # Average bandwidth
