INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/CS31105/vote_3/vote_3.srcs/sources_1/new/vote_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vote_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/CS31105/vote_3/vote_3.srcs/sim_1/new/sim_vote_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_vote_3
