spin_usecs	,	F_70
A5XX_CP_INT_CP_AHB_ERROR	,	V_136
"RBBM | ME master split | status=0x%X\n"	,	L_26
CP_ME_INIT	,	V_40
REG_A5XX_RBBM_AHB_ME_SPLIT_STATUS	,	V_145
ring	,	V_13
"RBBM | AHB bus error | %s | addr=0x%X | ports=0x%X:0x%X\n"	,	L_24
CP_EVENT_WRITE	,	V_28
upper_32_bits	,	F_6
a5xx_uche_err_irq	,	F_61
dev	,	V_10
a5xx_irq	,	F_63
REG_A5XX_RBBM_AHB_PFP_SPLIT_STATUS	,	V_147
A5XX_CP_INT_CP_REGISTER_PROTECTION_ERROR	,	V_134
REG_A5XX_UCHE_TRAP_LOG_LO	,	V_154
ARRAY_SIZE	,	F_13
gpu_read	,	F_42
"CP | protected mode error | %s | addr=0x%8.8X | status=0x%8.8X\n"	,	L_10
ctx	,	V_6
REG_A5XX_UCHE_TRAP_BASE_LO	,	V_84
"*** gpu fault: iova=%08lx, flags=%d (%u,%u,%u,%u)\n"	,	L_6
A5XX_RBBM_INT_0_MASK_MISC_HANG_DETECT	,	V_121
rb	,	V_14
"pfp read"	,	L_16
gpu_pdev	,	V_174
REG_A5XX_UCHE_WRITE_THRU_BASE_LO	,	V_86
size	,	V_25
adreno_dump	,	F_66
msm_gpu_retire	,	F_64
GFP_KERNEL	,	V_176
gmem	,	V_91
REG_A5XX_UCHE_CACHE_WAYS	,	V_83
REG_A5XX_RB_MODE_CNTL	,	V_103
""	,	L_18
REG_A5XX_RBBM_INTERFACE_HANG_INT_CNTL	,	V_81
access	,	V_138
A5XX_RBBM_INT_0_MASK_RBBM_TRANSFER_TIMEOUT	,	V_143
"RBBM | AHB transfer timeout\n"	,	L_25
REG_A5XX_RBBM_PERFCTR_CP_0_LO	,	V_168
a5xx_hw_init	,	F_32
"reserved"	,	L_13
lm_leakage	,	V_182
bo	,	V_48
seq_printf	,	F_76
mutex_unlock	,	F_20
REG_A5XX_CP_PROTECT	,	F_34
a5xx_pm_resume	,	F_67
adreno_idle	,	F_52
arg	,	V_122
A5XX_CP_INT_CP_OPCODE_ERROR	,	V_127
REG_A5XX_CP_ME_INSTR_BASE_HI	,	V_64
gpmu_iova	,	V_117
A5XX_RBBM_INT_0_MASK_RBBM_PFP_MS_TIMEOUT	,	V_146
REG_A5XX_CP_PFP_STAT_DATA	,	V_130
iova	,	V_24
REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL18	,	V_80
REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL17	,	V_79
msm_file_private	,	V_5
REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL16	,	V_78
REG_A5XX_RBBM_INT_0_STATUS	,	V_120
seq_file	,	V_170
a5xx_gpu	,	V_56
REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL11	,	V_73
i	,	V_15
regs	,	V_33
REG_A5XX_GPMU_SP_PWR_CLK_STATUS	,	V_164
REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL15	,	V_77
REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL14	,	V_76
m	,	V_171
REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL13	,	V_75
drm_gem_object_unreference_unlocked	,	F_23
REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL12	,	V_74
"CP | DMA error\n"	,	L_9
REG_A5XX_CP_PFP_INSTR_BASE_HI	,	V_66
mutex_lock	,	F_18
ibs	,	V_16
a5xx_rbbm_err_irq	,	F_60
platform_device	,	V_172
ERR_PTR	,	F_24
pm4_bo	,	V_57
a5xx_ucode_init	,	F_27
adreno_hw_init	,	F_37
A5XX_RBBM_INT_0_MASK_CP_CACHE_FLUSH_TS	,	V_159
a5xx_me_init	,	F_15
A5XX_RBBM_INT_0_MASK_CP_HW_ERROR	,	V_156
a5xx_get_timestamp	,	F_73
dev_err_ratelimited	,	F_59
__builtin_return_address	,	F_55
drm_gem_object	,	V_43
a5xx_idle	,	F_51
REG_A5XX_UCHE_TRAP_LOG_HI	,	V_153
MSM_SUBMIT_CMD_BUF	,	V_22
registers	,	V_178
priv	,	V_9
REG_A5XX_RBBM_ISDB_CNT	,	V_38
MSM_SUBMIT_CMD_IB_TARGET_BUF	,	V_19
info	,	V_70
ret	,	V_53
test	,	F_14
A5XX_RBBM_STATUS_HI_BUSY	,	V_119
count	,	V_34
gpu_write	,	F_11
gpu	,	V_2
hang_debug	,	V_113
a5xx_cp_err_irq	,	F_58
DRM_ERROR	,	F_54
a5xx_hwcg	,	V_32
name	,	V_115
msm_gem_new	,	F_19
REG_A5XX_CP_MEQ_THRESHOLDS	,	V_93
"READ"	,	L_12
"me write"	,	L_20
submit	,	V_4
REG_A5XX_CP_SCRATCH_REG	,	F_8
printk	,	F_41
REG_A5XX_RBBM_INT_CLEAR_CMD	,	V_142
nr_cmds	,	V_17
dev_err	,	F_30
fw	,	V_45
REG_A5XX_RBBM_SECVID_TSB_TRUSTED_BASE_LO	,	V_105
flush	,	V_31
mmu	,	V_184
kzalloc	,	F_79
REG_A5XX_UCHE_GMEM_RANGE_MAX_HI	,	V_92
spin_until	,	F_53
gpu_read64	,	F_74
lastctx	,	V_21
REG_A5XX_RBBM_AHB_CMD	,	V_141
seqno	,	V_27
MSM_BO_UNCACHED	,	V_51
REG_A5XX_RBBM_SECVID_TSB_TRUSTED_SIZE	,	V_109
msm_gem_get_vaddr	,	F_22
msm_drm_private	,	V_8
ptr	,	V_49
REG_A5XX_RBBM_AHB_ERROR_STATUS	,	V_140
dev_private	,	V_11
a5xx_gpmu_ucode_init	,	F_36
a5xx_enable_hwcg	,	F_12
REG_A5XX_CP_PFP_INSTR_BASE_LO	,	V_65
REG_A5XX_GPMU_RBCCU_PWR_CLK_STATUS	,	V_162
a5xx_dump	,	F_43
"RBBM | PFP master split | status=0x%X\n"	,	L_27
"RBBM | ETS master split | status=0x%X\n"	,	L_28
pfp_iova	,	V_62
a5xx_fault_handler	,	F_56
base	,	V_177
quirks	,	V_71
ENOMEM	,	V_52
rbmemptr	,	F_9
REG_A5XX_TPL1_MODE_CNTL	,	V_102
A5XX_RBBM_INT_0_MASK_RBBM_ME_MS_TIMEOUT	,	V_144
uint64_t	,	T_3
OUT_RING	,	F_4
a5xx_submit	,	F_1
CACHE_FLUSH_TS	,	V_29
dev_info	,	F_65
pm4_iova	,	V_59
reg_offsets	,	V_180
gpmu_bo	,	V_116
"status:   %08x\n"	,	L_33
"No A5XX device is defined\n"	,	L_36
"%s: %ps: timeout waiting for GPU to idle: status %8.8X irq %8.8X\n"	,	L_5
REG_A5XX_CP_CHICKEN_DBG	,	V_99
drm_device	,	V_46
"timestamp hi"	,	L_15
adreno_show	,	F_77
msm_gem_put_iova	,	F_47
id	,	V_54
val	,	V_128
a5xx_destroy	,	F_45
adreno_recover	,	F_44
MSM_SUBMIT_CMD_CTX_RESTORE_BUF	,	V_20
REG_A5XX_CP_PFP_ME_CNTL	,	V_112
REG_A5XX_RBBM_BLOCK_SW_RESET_CMD	,	V_167
msm_gpu_pm_suspend	,	F_72
a5xx_pm_suspend	,	F_71
a5xx_registers	,	V_179
A5XX_RBBM_INT_0_MASK_GPMU_VOLTAGE_DROOP	,	V_158
REG_A5XX_RBBM_PERFCTR_GPU_BUSY_MASKED	,	V_68
IRQ_HANDLED	,	V_160
REG_A5XX_RBBM_CLOCK_CNTL	,	V_37
"CP | opcode error | possible opcode=0x%8.8X\n"	,	L_7
ADRENO_PROTECT_RW	,	F_35
REG_A5XX_CP_ROQ_THRESHOLDS_2	,	V_95
adreno_gpu_init	,	F_80
REG_A5XX_CP_ROQ_THRESHOLDS_1	,	V_96
cmd	,	V_18
pfp	,	V_61
REG_A5XX_CP_PROTECT_STATUS	,	V_135
"me read"	,	L_19
A5XX_CP_INT_CP_DMA_ERROR	,	V_133
"RBBM | ATB bus overflow\n"	,	L_30
status	,	V_125
to_a5xx_gpu	,	F_28
REG_A5XX_UCHE_GMEM_RANGE_MIN_HI	,	V_89
_a5xx_check_idle	,	F_50
kfree	,	F_49
msm_gem_submit	,	V_3
REG_A5XX_RBBM_SW_RESET_CMD	,	V_114
"CP | HW fault | status=0x%8.8X\n"	,	L_8
flags	,	V_123
"RBBM | ATB ASYNC overflow\n"	,	L_29
REG_A5XX_VBIF_XIN_HALT_CTRL0	,	V_165
"WRITE"	,	L_11
aspace	,	V_183
REG_A5XX_VBIF_ROUND_ROBIN_QOS_ARB	,	V_67
ADRENO_QUIRK_TWO_PASS_USE_WFI	,	V_98
REG_A5XX_RBBM_SECVID_TSB_TRUSTED_BASE_HI	,	V_108
"timestamp lo"	,	L_14
REG_A5XX_CP_AHB_FAULT	,	V_137
a5xx_recover	,	F_39
_a5xx_enable_hwcg	,	F_10
firmware	,	V_44
REG_A5XX_UCHE_GMEM_RANGE_MAX_LO	,	V_90
"crashdump read"	,	L_21
pr_warn_ratelimited	,	F_57
A5XX_RBBM_INT_0_MASK_RBBM_ATB_ASYNC_OVERFLOW	,	V_150
A5XX_CP_INT_CP_HW_FAULT_ERROR	,	V_131
to_adreno_gpu	,	F_2
"could not allocate PM4: %d\n"	,	L_1
REG_A5XX_CP_INTERRUPT_STATUS	,	V_126
EFAULT	,	V_124
A5XX_RBBM_INT_0_MASK_RBBM_ETS_MS_TIMEOUT	,	V_148
REG_A5XX_RBBM_AHB_ETS_SPLIT_STATUS	,	V_149
ADRENO_QUIRK_FAULT_DETECT_MASK	,	V_72
EINVAL	,	V_42
REG_A5XX_RBBM_SECVID_TSB_CNTL	,	V_107
"crashdump write"	,	L_22
a5xx_gpu_init	,	F_78
msm_gem_put_vaddr	,	F_26
REG_A5XX_VBIF_XIN_HALT_CTRL1	,	V_166
A5XX_INT_MASK	,	V_111
a5xx_hwcg_regs	,	V_39
udelay	,	F_69
msm_gpu_pm_resume	,	F_68
a5xx_gpmu_err_irq	,	F_62
pfp_bo	,	V_60
"%s"	,	L_4
"CP | AHB error | addr=%X access=%s error=%d | status=0x%8.8X\n"	,	L_23
data	,	V_55
msm_gpu	,	V_1
"CP_SCRATCH_REG%d: %u\n"	,	L_3
"could not allocate PFP: %d\n"	,	L_2
DBG	,	F_46
REG_A5XX_GPMU_RBCCU_POWER_CNTL	,	V_161
lower_32_bits	,	F_5
pdev	,	V_173
adreno_gpu_cleanup	,	F_48
u32	,	T_2
A5XX_RBBM_INT_0_MASK_RBBM_AHB_ERROR	,	V_139
RBBM_ERROR_MASK	,	V_155
drm	,	V_47
"%s: timeout waiting for SP GDSC enable\n"	,	L_35
offset	,	V_35
REG_A5XX_CP_PROTECT_CNTL	,	V_104
msm_gem_get_iova	,	F_25
REG_A5XX_UCHE_TRAP_BASE_HI	,	V_85
REG_A5XX_GPMU_SP_POWER_CNTL	,	V_163
OUT_PKT4	,	F_7
OUT_PKT7	,	F_3
PTR_ERR	,	F_29
REG_A5XX_PC_DBG_ECO_CNTL	,	V_97
adreno_is_a530	,	F_16
REG_A5XX_UCHE_WRITE_THRU_BASE_HI	,	V_87
struct_mutex	,	V_50
REG_A5XX_RBBM_STATUS	,	V_118
REG_A5XX_RBBM_INT_0_MASK	,	V_110
REG_A5XX_UCHE_GMEM_RANGE_MIN_LO	,	V_88
ENXIO	,	V_175
REG_A5XX_RBBM_PERFCTR_CP_0_HI	,	V_169
a5xx_show	,	F_75
"%s: timeout waiting for RBCCU GDSC enable: %X\n"	,	L_34
gpu_write64	,	F_31
"GPMU | voltage droop\n"	,	L_32
"UCHE | Out of bounds access | addr=0x%llX\n"	,	L_31
a5xx_power_init	,	F_38
a5xx_ucode_load_bo	,	F_17
pm4	,	V_58
REG_A5XX_CP_ME_INSTR_BASE_LO	,	V_63
gpu_rmw	,	F_33
adreno_dump_info	,	F_40
REG_A5XX_RBBM_AHB_CNTL2	,	V_101
REG_A5XX_RBBM_AHB_CNTL1	,	V_100
REG_A5XX_RBBM_AHB_CNTL0	,	V_69
addr	,	V_152
value	,	V_36
idle	,	V_41
REG_A5XX_CP_PFP_STAT_ADDR	,	V_129
irqreturn_t	,	T_4
A5XX_RBBM_INT_0_MASK_UCHE_OOB_ACCESS	,	V_157
a5xx_register_offsets	,	V_181
msm_mmu_set_fault_handler	,	F_81
adreno_gpu	,	V_7
REG_A5XX_CP_HW_FAULT	,	V_132
REG_A5XX_RBBM_PERFCTR_CNTL	,	V_82
u64	,	T_1
"pfp write"	,	L_17
CP_INDIRECT_BUFFER_PFE	,	V_23
REG_A5XX_RBBM_SECVID_TRUST_CNTL	,	V_106
A5XX_RBBM_INT_0_MASK_RBBM_ATB_BUS_OVERFLOW	,	V_151
msm_ringbuffer	,	V_12
funcs	,	V_30
REG_A5XX_CP_MERCIU_SIZE	,	V_94
fence	,	V_26
IS_ERR	,	F_21
