BOARD_PART:(string) DEFAULT_VALUE ()==CURRENT_VALUE (miner.ebang.com.cn:ebaz4205:part0:1.0)
COMPXLIB.ACTIVEHDL_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.cache/compile_simlib/activehdl)==CURRENT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.cache/compile_simlib/activehdl)
COMPXLIB.FUNCSIM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.cache/compile_simlib/modelsim)==CURRENT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.cache/compile_simlib/modelsim)
COMPXLIB.OVERWRITE_LIBS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
COMPXLIB.QUESTA_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.cache/compile_simlib/questa)==CURRENT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.cache/compile_simlib/questa)
COMPXLIB.RIVIERA_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.cache/compile_simlib/riviera)==CURRENT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.cache/compile_simlib/riviera)
COMPXLIB.TIMESIM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
COMPXLIB.VCS_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.cache/compile_simlib/vcs)==CURRENT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.cache/compile_simlib/vcs)
COMPXLIB.XSIM_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
CORECONTAINER.ENABLE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
CUSTOMIZED_DEFAULT_IP_LOCATION:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
DEFAULT_LIB:(string) DEFAULT_VALUE ()==CURRENT_VALUE (xil_defaultlib)
ENABLE_OPTIONAL_RUNS_STA:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ENABLE_RESOURCE_ESTIMATION:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (0)
ENABLE_VHDL_2008:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
GENERATE_IP_UPGRADE_LOG:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
IP.USER_FILES_DIR:(string) DEFAULT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files)==CURRENT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files)
IP_CACHE_PERMISSIONS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (read write)
IP_INTERFACE_INFERENCE_PRIORITY:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
IP_OUTPUT_REPO:(string) DEFAULT_VALUE ()==CURRENT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.cache/ip)
IS_READONLY:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
LEGACY_IP_REPO_PATHS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
LOCAL_IP_REPO_LEAF_DIR_NAME:(enum) DEFAULT_VALUE (ip_repo)==CURRENT_VALUE (ip_repo)
MEM.ENABLE_MEMORY_MAP_GENERATION:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
PLATFORM.BOARD_ID:(string) DEFAULT_VALUE ()==CURRENT_VALUE (ebaz4205)
PLATFORM.DEFAULT_OUTPUT_TYPE:(enum) DEFAULT_VALUE (undefined)==CURRENT_VALUE (undefined)
PLATFORM.DESIGN_INTENT.DATACENTER:(enum) DEFAULT_VALUE (undefined)==CURRENT_VALUE (undefined)
PLATFORM.DESIGN_INTENT.EMBEDDED:(enum) DEFAULT_VALUE (undefined)==CURRENT_VALUE (undefined)
PLATFORM.DESIGN_INTENT.EXTERNAL_HOST:(enum) DEFAULT_VALUE (undefined)==CURRENT_VALUE (undefined)
PLATFORM.DESIGN_INTENT.SERVER_MANAGED:(enum) DEFAULT_VALUE (undefined)==CURRENT_VALUE (undefined)
PLATFORM.ROM.DEBUG_TYPE:(int) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
PLATFORM.ROM.PROM_TYPE:(int) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
PLATFORM.SLRCONSTRAINTMODE:(int) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
PREFERRED_SIM_MODEL:(string) DEFAULT_VALUE (rtl)==CURRENT_VALUE (rtl)
PROJECT_TYPE:(enum) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
PR_FLOW:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
REVISED_DIRECTORY_STRUCTURE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
SIM.CENTRAL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files)
SIM.IP.AUTO_EXPORT_SCRIPTS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
SIM.IPSTATIC.SOURCE_DIR:(string) DEFAULT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/ipstatic)==CURRENT_VALUE (/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/ipstatic)
SIM.USE_IP_COMPILED_LIBS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SIMULATOR.ACTIVEHDL_GCC_INSTALL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SIMULATOR.ACTIVEHDL_INSTALL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SIMULATOR.MODELSIM_GCC_INSTALL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SIMULATOR.MODELSIM_INSTALL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SIMULATOR.QUESTA_GCC_INSTALL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SIMULATOR.QUESTA_INSTALL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SIMULATOR.RIVIERA_GCC_INSTALL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SIMULATOR.RIVIERA_INSTALL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SIMULATOR.VCS_GCC_INSTALL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SIMULATOR.VCS_INSTALL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SIMULATOR.XCELIUM_GCC_INSTALL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SIMULATOR.XCELIUM_INSTALL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SIMULATOR_LANGUAGE:(enum) DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Mixed)
SIM_COMPILE_STATE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
SOURCE_MGMT_MODE:(enum) DEFAULT_VALUE (All)==CURRENT_VALUE (All)
TARGET_LANGUAGE:(enum) DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
TARGET_SIMULATOR:(string) DEFAULT_VALUE (XSim)==CURRENT_VALUE (XSim)
TOOL_FLOW:(enum) DEFAULT_VALUE (Vivado)==CURRENT_VALUE (Vivado)
WEBTALK.ACTIVEHDL_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (157)
WEBTALK.IES_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (5)
WEBTALK.MODELSIM_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (157)
WEBTALK.QUESTA_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (157)
WEBTALK.RIVIERA_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (157)
WEBTALK.VCS_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (157)
WEBTALK.XSIM_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (157)
WEBTALK.XSIM_LAUNCH_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (242)
XPM_LIBRARIES:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (XPM_CDC XPM_FIFO XPM_MEMORY)
XSIM.ARRAY_DISPLAY_LIMIT:(string) DEFAULT_VALUE (1024)==CURRENT_VALUE (1024)
XSIM.RADIX:(enum) DEFAULT_VALUE (hex)==CURRENT_VALUE (hex)
XSIM.TIME_UNIT:(enum) DEFAULT_VALUE (ns)==CURRENT_VALUE (ns)
XSIM.TRACE_LIMIT:(string) DEFAULT_VALUE (65536)==CURRENT_VALUE (65536)
mycoefile.coe=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mycoefile.coe=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mycoefile.coe=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mycoefile.coe=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mycoefile.coe=SCOPED_TO_CELLS (string*) :DEFAULT_VALUE ()==CURRENT_VALUE ()
mycoefile.coe=SCOPED_TO_REF (string) :DEFAULT_VALUE ()==CURRENT_VALUE ()
mycoefile.coe=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
mycoefile.coe=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mycoefile.coe=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DivideBy2N.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
DivideBy2N.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DivideBy2N.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
DivideBy2N.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
DivideBy2N.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
DivideBy2N.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
DivideBy2N.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DivideBy2N.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DivideBy2N.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dds_axi_interface_logic.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
dds_axi_interface_logic.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dds_axi_interface_logic.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dds_axi_interface_logic.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dds_axi_interface_logic.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dds_axi_interface_logic.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
dds_axi_interface_logic.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dds_axi_interface_logic.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dds_axi_inteface.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
dds_axi_inteface.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dds_axi_inteface.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dds_axi_inteface.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dds_axi_inteface.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dds_axi_inteface.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
dds_axi_inteface.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dds_axi_inteface.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axis_mux_v_1_0.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
axis_mux_v_1_0.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axis_mux_v_1_0.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axis_mux_v_1_0.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axis_mux_v_1_0.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axis_mux_v_1_0.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
axis_mux_v_1_0.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axis_mux_v_1_0.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sqrt32.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
sqrt32.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sqrt32.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
sqrt32.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
sqrt32.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
sqrt32.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
sqrt32.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sqrt32.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axis2c_splitter.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
axis2c_splitter.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axis2c_splitter.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axis2c_splitter.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axis2c_splitter.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axis2c_splitter.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
axis2c_splitter.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axis2c_splitter.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axis2c_combine.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
axis2c_combine.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axis2c_combine.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axis2c_combine.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axis2c_combine.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axis2c_combine.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
axis2c_combine.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axis2c_combine.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reset_lengthener.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
reset_lengthener.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reset_lengthener.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
reset_lengthener.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
reset_lengthener.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
reset_lengthener.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
reset_lengthener.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reset_lengthener.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_transmitter_16.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
i2s_transmitter_16.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_transmitter_16.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
i2s_transmitter_16.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
i2s_transmitter_16.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
i2s_transmitter_16.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
i2s_transmitter_16.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_transmitter_16.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AXI_Stream_Generator.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
AXI_Stream_Generator.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AXI_Stream_Generator.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AXI_Stream_Generator.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AXI_Stream_Generator.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AXI_Stream_Generator.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
AXI_Stream_Generator.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AXI_Stream_Generator.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
I2S_Transmitter.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
I2S_Transmitter.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
I2S_Transmitter.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
I2S_Transmitter.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
I2S_Transmitter.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
I2S_Transmitter.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
I2S_Transmitter.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
I2S_Transmitter.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
I2S_Transmitter.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
counter26.v=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Verilog)
counter26.v=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
counter26.v=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
counter26.v=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
counter26.v=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
counter26.v=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
counter26.v=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
counter26.v=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
counter26.v=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SyncAsync.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
SyncAsync.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SyncAsync.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
SyncAsync.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
SyncAsync.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
SyncAsync.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation ipstatic)
SyncAsync.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SyncAsync.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axis_probe.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
axis_probe.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axis_probe.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axis_probe.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axis_probe.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axis_probe.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
axis_probe.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axis_probe.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
debounce.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
debounce.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
debounce.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
debounce.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
debounce.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
debounce.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
debounce.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
debounce.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dp_ram_1r_1w_2clk.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
dp_ram_1r_1w_2clk.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dp_ram_1r_1w_2clk.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dp_ram_1r_1w_2clk.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dp_ram_1r_1w_2clk.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dp_ram_1r_1w_2clk.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
dp_ram_1r_1w_2clk.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dp_ram_1r_1w_2clk.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_transmitter_24.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
i2s_transmitter_24.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_transmitter_24.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
i2s_transmitter_24.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
i2s_transmitter_24.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
i2s_transmitter_24.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
i2s_transmitter_24.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
i2s_transmitter_24.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
iq_mixer.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
iq_mixer.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
iq_mixer.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
iq_mixer.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
iq_mixer.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
iq_mixer.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
iq_mixer.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
iq_mixer.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ps2_mouse.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
ps2_mouse.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ps2_mouse.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ps2_mouse.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ps2_mouse.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ps2_mouse.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
ps2_mouse.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ps2_mouse.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ps2_transceiver.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
ps2_transceiver.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ps2_transceiver.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ps2_transceiver.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ps2_transceiver.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ps2_transceiver.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
ps2_transceiver.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ps2_transceiver.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DVI_Constants.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
DVI_Constants.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DVI_Constants.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
DVI_Constants.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
DVI_Constants.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
DVI_Constants.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation ipstatic)
DVI_Constants.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DVI_Constants.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AM_demod_pkg.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
AM_demod_pkg.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AM_demod_pkg.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
AM_demod_pkg.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
AM_demod_pkg.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
AM_demod_pkg.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
AM_demod_pkg.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
AM_demod_pkg.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
OutputSERDES.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
OutputSERDES.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
OutputSERDES.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
OutputSERDES.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
OutputSERDES.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
OutputSERDES.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation ipstatic)
OutputSERDES.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
OutputSERDES.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ClockGen.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
ClockGen.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ClockGen.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ClockGen.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ClockGen.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ClockGen.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation ipstatic)
ClockGen.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ClockGen.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SyncAsyncReset.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
SyncAsyncReset.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SyncAsyncReset.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
SyncAsyncReset.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
SyncAsyncReset.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
SyncAsyncReset.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation ipstatic)
SyncAsyncReset.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SyncAsyncReset.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rgb2dvi.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
rgb2dvi.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rgb2dvi.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
rgb2dvi.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
rgb2dvi.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
rgb2dvi.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation ipstatic)
rgb2dvi.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
rgb2dvi.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TMDS_Encoder.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
TMDS_Encoder.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TMDS_Encoder.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
TMDS_Encoder.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
TMDS_Encoder.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
TMDS_Encoder.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation ipstatic)
TMDS_Encoder.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TMDS_Encoder.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DVI_Constants.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
DVI_Constants.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DVI_Constants.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
DVI_Constants.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
DVI_Constants.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
DVI_Constants.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation ipstatic)
DVI_Constants.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DVI_Constants.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SyncAsync.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
SyncAsync.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SyncAsync.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
SyncAsync.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
SyncAsync.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
SyncAsync.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation ipstatic)
SyncAsync.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SyncAsync.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mycoefile.coe=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mycoefile.coe=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
mycoefile.coe=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
mycoefile.coe=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
mycoefile.coe=SCOPED_TO_CELLS (string*) :DEFAULT_VALUE ()==CURRENT_VALUE ()
mycoefile.coe=SCOPED_TO_REF (string) :DEFAULT_VALUE ()==CURRENT_VALUE ()
mycoefile.coe=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
mycoefile.coe=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
mycoefile.coe=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DATAFLOW_VIEWER_SETTINGS:(string) DEFAULT_VALUE ()==CURRENT_VALUE (min_width=16)
DESIGN_MODE:(enum) DEFAULT_VALUE (RTL)==CURRENT_VALUE (RTL)
EDIF_EXTRA_SEARCH_PATHS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ELAB_LINK_DCPS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ELAB_LOAD_TIMING_CONSTRAINTS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GENERIC:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCLUDE_DIRS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
LIB_MAP_FILE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
LOOP_COUNT:(int) DEFAULT_VALUE (1000)==CURRENT_VALUE (1000)
NAME:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
TOP:(string) DEFAULT_VALUE ()==CURRENT_VALUE (ebaz4205_wrapper)
TOP_AUTO_SET:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (0)
VERILOG_DEFINE:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
VERILOG_UPPERCASE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
VERILOG_VERSION:(enum) DEFAULT_VALUE (verilog_2001)==CURRENT_VALUE (verilog_2001)
VHDL_VERSION:(enum) DEFAULT_VALUE (vhdl_2k)==CURRENT_VALUE (vhdl_2k)
ebaz4205.xdc=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (XDC)
ebaz4205.xdc=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ebaz4205.xdc=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ebaz4205.xdc=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ebaz4205.xdc=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ebaz4205.xdc=PROCESSING_ORDER (enum) :DEFAULT_VALUE (NORMAL)==CURRENT_VALUE (NORMAL)
ebaz4205.xdc=SCOPED_TO_CELLS (string*) :DEFAULT_VALUE ()==CURRENT_VALUE ()
ebaz4205.xdc=SCOPED_TO_REF (string) :DEFAULT_VALUE ()==CURRENT_VALUE ()
ebaz4205.xdc=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation)==CURRENT_VALUE (synthesis implementation)
ebaz4205.xdc=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ebaz4205.xdc=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
CONSTRS_TYPE:(enum) DEFAULT_VALUE (XDC)==CURRENT_VALUE (XDC)
NAME:(string) DEFAULT_VALUE (constrs_1)==CURRENT_VALUE (constrs_1)
TARGET_CONSTRS_FILE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ($PSRCDIR/Vivado.srcs/constrs_1/imports/new/ebaz4205.xdc)
TARGET_UCF:(string) DEFAULT_VALUE ()==CURRENT_VALUE ($PSRCDIR/Vivado.srcs/constrs_1/imports/new/ebaz4205.xdc)
ebaz4205_wrapper_behav.wcfg=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ebaz4205_wrapper_behav.wcfg=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ebaz4205_wrapper_behav.wcfg=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ebaz4205_wrapper_behav.wcfg=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ebaz4205_wrapper_behav.wcfg=USED_IN (string*) :DEFAULT_VALUE (simulation)==CURRENT_VALUE (simulation)
ebaz4205_wrapper_behav.wcfg=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
32BIT:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
CONFIGURE_FOR_GUI_MODE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FORCE_COMPILE_GLBL:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FORCE_NO_COMPILE_GLBL:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
GENERATE_SCRIPTS_ONLY:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
GENERIC:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
HBS.CONFIGURE_DESIGN_FOR_HIER_ACCESS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
HW_EMU.DEBUG_MODE:(enum) DEFAULT_VALUE (wdb)==CURRENT_VALUE (wdb)
INCLUDE_DIRS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCREMENTAL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
NAME:(string) DEFAULT_VALUE (sim_2)==CURRENT_VALUE (sim_2)
NL.CELL:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
NL.INCL_UNISIM_MODELS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
NL.PROCESS_CORNER:(string) DEFAULT_VALUE (slow)==CURRENT_VALUE (slow)
NL.RENAME_TOP:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
NL.SDF_ANNO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
NL.WRITE_ALL_OVERRIDES:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
SIMMODEL_VALUE_CHECK:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SIMULATOR_LAUNCH_MODE:(enum) DEFAULT_VALUE (off)==CURRENT_VALUE (off)
SOURCE_SET:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
SYSTEMC_INCLUDE_DIRS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
TOP:(string) DEFAULT_VALUE ()==CURRENT_VALUE (ebaz4205_wrapper)
TOP_AUTO_SET:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (0)
TOP_LIB:(string) DEFAULT_VALUE ()==CURRENT_VALUE (xil_defaultlib)
TRANSPORT_INT_DELAY:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
TRANSPORT_PATH_DELAY:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
UNIFAST:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
VERILOG_DEFINE:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
VERILOG_UPPERCASE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XELAB.DLL:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.COMPILE.TCL.PRE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.COMPILE.XSC.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.COMPILE.XVHDL.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.COMPILE.XVHDL.NOSORT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.COMPILE.XVHDL.RELAX:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.COMPILE.XVLOG.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.COMPILE.XVLOG.NOSORT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.COMPILE.XVLOG.RELAX:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.ELABORATE.COVERAGE.CELLDEFINE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.ELABORATE.COVERAGE.DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.COVERAGE.LIBRARY:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.ELABORATE.COVERAGE.NAME:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.COVERAGE.TYPE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.DEBUG_LEVEL:(enum) DEFAULT_VALUE (typical)==CURRENT_VALUE (typical)
XSIM.ELABORATE.LINK.C:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.LINK.SYSC:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.LOAD_GLBL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.ELABORATE.MT_LEVEL:(enum) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
XSIM.ELABORATE.RANGECHECK:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.ELABORATE.RELAX:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.ELABORATE.SDF_DELAY:(enum) DEFAULT_VALUE (sdfmax)==CURRENT_VALUE (sdfmax)
XSIM.ELABORATE.SNAPSHOT:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.XELAB.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.XSC.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.ADD_POSITIONAL:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.SIMULATE.CUSTOM_TCL:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.LOG_ALL_SIGNALS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.SIMULATE.NO_QUIT:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.SIMULATE.RUNTIME:(string) DEFAULT_VALUE (1000ns)==CURRENT_VALUE (1000ns)
XSIM.SIMULATE.SAIF:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.SAIF_ALL_SIGNALS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.SIMULATE.SAIF_SCOPE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.TCL.POST:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.WDB:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.XSIM.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
ebaz4205_wrapper_behav_FT.wcfg=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ebaz4205_wrapper_behav_FT.wcfg=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ebaz4205_wrapper_behav_FT.wcfg=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ebaz4205_wrapper_behav_FT.wcfg=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ebaz4205_wrapper_behav_FT.wcfg=USED_IN (string*) :DEFAULT_VALUE (simulation)==CURRENT_VALUE (simulation)
ebaz4205_wrapper_behav_FT.wcfg=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
32BIT:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
CONFIGURE_FOR_GUI_MODE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FORCE_COMPILE_GLBL:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FORCE_NO_COMPILE_GLBL:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
GENERATE_SCRIPTS_ONLY:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
GENERIC:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
HBS.CONFIGURE_DESIGN_FOR_HIER_ACCESS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
HW_EMU.DEBUG_MODE:(enum) DEFAULT_VALUE (wdb)==CURRENT_VALUE (wdb)
INCLUDE_DIRS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCREMENTAL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
NAME:(string) DEFAULT_VALUE (sim_FT)==CURRENT_VALUE (sim_FT)
NL.CELL:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
NL.INCL_UNISIM_MODELS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
NL.MODE:(string) DEFAULT_VALUE (timesim)==CURRENT_VALUE (funcsim)
NL.PROCESS_CORNER:(string) DEFAULT_VALUE (slow)==CURRENT_VALUE (slow)
NL.RENAME_TOP:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
NL.SDF_ANNO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
NL.WRITE_ALL_OVERRIDES:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
SIMMODEL_VALUE_CHECK:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SIMULATOR_LAUNCH_MODE:(enum) DEFAULT_VALUE (off)==CURRENT_VALUE (off)
SOURCE_SET:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
SYSTEMC_INCLUDE_DIRS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
TOP:(string) DEFAULT_VALUE ()==CURRENT_VALUE (ebaz4205_wrapper)
TOP_AUTO_SET:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (0)
TOP_LIB:(string) DEFAULT_VALUE ()==CURRENT_VALUE (xil_defaultlib)
TRANSPORT_INT_DELAY:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
TRANSPORT_PATH_DELAY:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
UNIFAST:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
VERILOG_DEFINE:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
VERILOG_UPPERCASE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XELAB.DLL:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.COMPILE.TCL.PRE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.COMPILE.XSC.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.COMPILE.XVHDL.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.COMPILE.XVHDL.NOSORT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.COMPILE.XVHDL.RELAX:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.COMPILE.XVLOG.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.COMPILE.XVLOG.NOSORT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.COMPILE.XVLOG.RELAX:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.ELABORATE.COVERAGE.CELLDEFINE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.ELABORATE.COVERAGE.DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.COVERAGE.LIBRARY:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.ELABORATE.COVERAGE.NAME:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.COVERAGE.TYPE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.DEBUG_LEVEL:(enum) DEFAULT_VALUE (typical)==CURRENT_VALUE (typical)
XSIM.ELABORATE.LINK.C:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.LINK.SYSC:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.LOAD_GLBL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.ELABORATE.MT_LEVEL:(enum) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
XSIM.ELABORATE.RANGECHECK:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.ELABORATE.RELAX:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
XSIM.ELABORATE.SDF_DELAY:(enum) DEFAULT_VALUE (sdfmax)==CURRENT_VALUE (sdfmax)
XSIM.ELABORATE.SNAPSHOT:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.XELAB.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.ELABORATE.XSC.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.ADD_POSITIONAL:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.SIMULATE.CUSTOM_TCL:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.LOG_ALL_SIGNALS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.SIMULATE.NO_QUIT:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.SIMULATE.RUNTIME:(string) DEFAULT_VALUE (1000ns)==CURRENT_VALUE (1000ns)
XSIM.SIMULATE.SAIF:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.SAIF_ALL_SIGNALS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
XSIM.SIMULATE.SAIF_SCOPE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.TCL.POST:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.WDB:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
XSIM.SIMULATE.XSIM.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
ebaz4205_wrapper.dcp=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ebaz4205_wrapper.dcp=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ebaz4205_wrapper.dcp=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ebaz4205_wrapper.dcp=NETLIST_ONLY (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
ebaz4205_wrapper.dcp=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ebaz4205_wrapper.dcp=SCOPED_TO_CELLS (string*) :DEFAULT_VALUE ()==CURRENT_VALUE ()
ebaz4205_wrapper.dcp=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation)==CURRENT_VALUE (synthesis implementation)
ebaz4205_wrapper.dcp=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ebaz4205_wrapper.dcp=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
generate_bin_file.tcl=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (TCL)
generate_bin_file.tcl=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
generate_bin_file.tcl=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
generate_bin_file.tcl=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
generate_bin_file.tcl=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
generate_bin_file.tcl=PROCESSING_ORDER (enum) :DEFAULT_VALUE (NORMAL)==CURRENT_VALUE (NORMAL)
generate_bin_file.tcl=SCOPED_TO_CELLS (string*) :DEFAULT_VALUE ()==CURRENT_VALUE ()
generate_bin_file.tcl=SCOPED_TO_REF (string) :DEFAULT_VALUE ()==CURRENT_VALUE ()
generate_bin_file.tcl=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
generate_bin_file.tcl=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
generate_bin_file.tcl=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
generate_bin_file.tcl=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
NAME:(string) DEFAULT_VALUE (utils_1)==CURRENT_VALUE (utils_1)
