
smart-cows-stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bba8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000061c  0800bd38  0800bd38  0001bd38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c354  0800c354  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c354  0800c354  0001c354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c35c  0800c35c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c35c  0800c35c  0001c35c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c360  0800c360  0001c360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c364  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d4  200001e0  0800c544  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200007b4  0800c544  000207b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ce05  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f2b  00000000  00000000  0003d015  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a8  00000000  00000000  00040f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016e0  00000000  00000000  000427e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c8b3  00000000  00000000  00043ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e873  00000000  00000000  0007077b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010fee0  00000000  00000000  0008efee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019eece  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d14  00000000  00000000  0019ef20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bd20 	.word	0x0800bd20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800bd20 	.word	0x0800bd20

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	; 0x28
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ffe:	f107 031c 	add.w	r3, r7, #28
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
 8001018:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800101a:	4b36      	ldr	r3, [pc, #216]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800101c:	4a36      	ldr	r2, [pc, #216]	; (80010f8 <MX_ADC1_Init+0x100>)
 800101e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001020:	4b34      	ldr	r3, [pc, #208]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001022:	2200      	movs	r2, #0
 8001024:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001026:	4b33      	ldr	r3, [pc, #204]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102c:	4b31      	ldr	r3, [pc, #196]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001032:	4b30      	ldr	r3, [pc, #192]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001034:	2200      	movs	r2, #0
 8001036:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001038:	4b2e      	ldr	r3, [pc, #184]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800103a:	2204      	movs	r2, #4
 800103c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800103e:	4b2d      	ldr	r3, [pc, #180]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001040:	2200      	movs	r2, #0
 8001042:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001044:	4b2b      	ldr	r3, [pc, #172]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001046:	2200      	movs	r2, #0
 8001048:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800104a:	4b2a      	ldr	r3, [pc, #168]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800104c:	2201      	movs	r2, #1
 800104e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001050:	4b28      	ldr	r3, [pc, #160]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001052:	2200      	movs	r2, #0
 8001054:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001058:	4b26      	ldr	r3, [pc, #152]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800105a:	2200      	movs	r2, #0
 800105c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800105e:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001060:	2200      	movs	r2, #0
 8001062:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001064:	4b23      	ldr	r3, [pc, #140]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001066:	2200      	movs	r2, #0
 8001068:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800106c:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800106e:	2200      	movs	r2, #0
 8001070:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8001072:	4b20      	ldr	r3, [pc, #128]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001074:	2201      	movs	r2, #1
 8001076:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 800107a:	4b1e      	ldr	r3, [pc, #120]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800107c:	221c      	movs	r2, #28
 800107e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 8001080:	4b1c      	ldr	r3, [pc, #112]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001082:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001086:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001088:	4b1a      	ldr	r3, [pc, #104]	; (80010f4 <MX_ADC1_Init+0xfc>)
 800108a:	2200      	movs	r2, #0
 800108c:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800108e:	4b19      	ldr	r3, [pc, #100]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001090:	2201      	movs	r2, #1
 8001092:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001094:	4817      	ldr	r0, [pc, #92]	; (80010f4 <MX_ADC1_Init+0xfc>)
 8001096:	f001 f87d 	bl	8002194 <HAL_ADC_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010a0:	f000 fa3e 	bl	8001520 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010a4:	2300      	movs	r3, #0
 80010a6:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010a8:	f107 031c 	add.w	r3, r7, #28
 80010ac:	4619      	mov	r1, r3
 80010ae:	4811      	ldr	r0, [pc, #68]	; (80010f4 <MX_ADC1_Init+0xfc>)
 80010b0:	f002 f802 	bl	80030b8 <HAL_ADCEx_MultiModeConfigChannel>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80010ba:	f000 fa31 	bl	8001520 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010be:	4b0f      	ldr	r3, [pc, #60]	; (80010fc <MX_ADC1_Init+0x104>)
 80010c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010c2:	2306      	movs	r3, #6
 80010c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80010c6:	2307      	movs	r3, #7
 80010c8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010ca:	237f      	movs	r3, #127	; 0x7f
 80010cc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010ce:	2304      	movs	r3, #4
 80010d0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	4619      	mov	r1, r3
 80010da:	4806      	ldr	r0, [pc, #24]	; (80010f4 <MX_ADC1_Init+0xfc>)
 80010dc:	f001 fb50 	bl	8002780 <HAL_ADC_ConfigChannel>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 80010e6:	f000 fa1b 	bl	8001520 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010ea:	bf00      	nop
 80010ec:	3728      	adds	r7, #40	; 0x28
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200001fc 	.word	0x200001fc
 80010f8:	50040000 	.word	0x50040000
 80010fc:	04300002 	.word	0x04300002

08001100 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b0ac      	sub	sp, #176	; 0xb0
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001108:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	2288      	movs	r2, #136	; 0x88
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f006 f903 	bl	800732c <memset>
  if(adcHandle->Instance==ADC1)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a27      	ldr	r2, [pc, #156]	; (80011c8 <HAL_ADC_MspInit+0xc8>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d146      	bne.n	80011be <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001130:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001134:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001136:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800113a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800113e:	2301      	movs	r3, #1
 8001140:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001142:	2301      	movs	r3, #1
 8001144:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001146:	2310      	movs	r3, #16
 8001148:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800114a:	2307      	movs	r3, #7
 800114c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800114e:	2302      	movs	r3, #2
 8001150:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001152:	2302      	movs	r3, #2
 8001154:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001156:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800115a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	4618      	mov	r0, r3
 8001162:	f003 facd 	bl	8004700 <HAL_RCCEx_PeriphCLKConfig>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800116c:	f000 f9d8 	bl	8001520 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001170:	4b16      	ldr	r3, [pc, #88]	; (80011cc <HAL_ADC_MspInit+0xcc>)
 8001172:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001174:	4a15      	ldr	r2, [pc, #84]	; (80011cc <HAL_ADC_MspInit+0xcc>)
 8001176:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800117a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800117c:	4b13      	ldr	r3, [pc, #76]	; (80011cc <HAL_ADC_MspInit+0xcc>)
 800117e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001180:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001184:	613b      	str	r3, [r7, #16]
 8001186:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001188:	4b10      	ldr	r3, [pc, #64]	; (80011cc <HAL_ADC_MspInit+0xcc>)
 800118a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800118c:	4a0f      	ldr	r2, [pc, #60]	; (80011cc <HAL_ADC_MspInit+0xcc>)
 800118e:	f043 0304 	orr.w	r3, r3, #4
 8001192:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001194:	4b0d      	ldr	r3, [pc, #52]	; (80011cc <HAL_ADC_MspInit+0xcc>)
 8001196:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001198:	f003 0304 	and.w	r3, r3, #4
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011a0:	2301      	movs	r3, #1
 80011a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80011a6:	230b      	movs	r3, #11
 80011a8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011b6:	4619      	mov	r1, r3
 80011b8:	4805      	ldr	r0, [pc, #20]	; (80011d0 <HAL_ADC_MspInit+0xd0>)
 80011ba:	f002 f9bd 	bl	8003538 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011be:	bf00      	nop
 80011c0:	37b0      	adds	r7, #176	; 0xb0
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	50040000 	.word	0x50040000
 80011cc:	40021000 	.word	0x40021000
 80011d0:	48000800 	.word	0x48000800

080011d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b088      	sub	sp, #32
 80011d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011da:	f107 030c 	add.w	r3, r7, #12
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ea:	4b18      	ldr	r3, [pc, #96]	; (800124c <MX_GPIO_Init+0x78>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ee:	4a17      	ldr	r2, [pc, #92]	; (800124c <MX_GPIO_Init+0x78>)
 80011f0:	f043 0304 	orr.w	r3, r3, #4
 80011f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011f6:	4b15      	ldr	r3, [pc, #84]	; (800124c <MX_GPIO_Init+0x78>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fa:	f003 0304 	and.w	r3, r3, #4
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	4b12      	ldr	r3, [pc, #72]	; (800124c <MX_GPIO_Init+0x78>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001206:	4a11      	ldr	r2, [pc, #68]	; (800124c <MX_GPIO_Init+0x78>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800120e:	4b0f      	ldr	r3, [pc, #60]	; (800124c <MX_GPIO_Init+0x78>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 800121a:	2201      	movs	r2, #1
 800121c:	2140      	movs	r1, #64	; 0x40
 800121e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001222:	f002 fb4b 	bl	80038bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DS_Pin;
 8001226:	2340      	movs	r3, #64	; 0x40
 8001228:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122a:	2301      	movs	r3, #1
 800122c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001232:	2300      	movs	r3, #0
 8001234:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DS_GPIO_Port, &GPIO_InitStruct);
 8001236:	f107 030c 	add.w	r3, r7, #12
 800123a:	4619      	mov	r1, r3
 800123c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001240:	f002 f97a 	bl	8003538 <HAL_GPIO_Init>

}
 8001244:	bf00      	nop
 8001246:	3720      	adds	r7, #32
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40021000 	.word	0x40021000

08001250 <HAL_Delay>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

__weak void HAL_Delay(uint32_t Delay)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = HAL_GetTick();
 8001258:	f000 fdac 	bl	8001db4 <HAL_GetTick>
 800125c:	60b8      	str	r0, [r7, #8]
	uint32_t wait = Delay;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	60fb      	str	r3, [r7, #12]

	if(wait < HAL_MAX_DELAY)
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001268:	d00b      	beq.n	8001282 <HAL_Delay+0x32>
	{
		wait += (uint32_t)uwTickFreq;
 800126a:	4b0c      	ldr	r3, [pc, #48]	; (800129c <HAL_Delay+0x4c>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	461a      	mov	r2, r3
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	4413      	add	r3, r2
 8001274:	60fb      	str	r3, [r7, #12]
	}

	while((HAL_GetTick() - tickstart) < wait)
 8001276:	e004      	b.n	8001282 <HAL_Delay+0x32>
	{
		HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001278:	2101      	movs	r1, #1
 800127a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800127e:	f002 fb45 	bl	800390c <HAL_PWR_EnterSLEEPMode>
	while((HAL_GetTick() - tickstart) < wait)
 8001282:	f000 fd97 	bl	8001db4 <HAL_GetTick>
 8001286:	4602      	mov	r2, r0
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	68fa      	ldr	r2, [r7, #12]
 800128e:	429a      	cmp	r2, r3
 8001290:	d8f2      	bhi.n	8001278 <HAL_Delay+0x28>
	}
}
 8001292:	bf00      	nop
 8001294:	bf00      	nop
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000008 	.word	0x20000008

080012a0 <__io_putchar>:

int __io_putchar(int ch)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	if (ch == '\n'){
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2b0a      	cmp	r3, #10
 80012ac:	d109      	bne.n	80012c2 <__io_putchar+0x22>
		uint8_t ch2 = '\r';
 80012ae:	230d      	movs	r3, #13
 80012b0:	73fb      	strb	r3, [r7, #15]
		HAL_UART_Transmit(&huart2, &ch2, 1, HAL_MAX_DELAY);	// 1 - lora / 2 - pc
 80012b2:	f107 010f 	add.w	r1, r7, #15
 80012b6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ba:	2201      	movs	r2, #1
 80012bc:	4807      	ldr	r0, [pc, #28]	; (80012dc <__io_putchar+0x3c>)
 80012be:	f004 fc55 	bl	8005b6c <HAL_UART_Transmit>
	}
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY); // 1 - lora / 2 - pc
 80012c2:	1d39      	adds	r1, r7, #4
 80012c4:	f04f 33ff 	mov.w	r3, #4294967295
 80012c8:	2201      	movs	r2, #1
 80012ca:	4804      	ldr	r0, [pc, #16]	; (80012dc <__io_putchar+0x3c>)
 80012cc:	f004 fc4e 	bl	8005b6c <HAL_UART_Transmit>
	return 1;
 80012d0:	2301      	movs	r3, #1
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	2000035c 	.word	0x2000035c

080012e0 <sendConfigMessageToLora>:

void sendConfigMessageToLora(const char* msg)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	configStatusReceived = false;
 80012e8:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <sendConfigMessageToLora+0x34>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	701a      	strb	r2, [r3, #0]
	printf(msg);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f006 fe9e 	bl	8008030 <iprintf>
	while(!configStatusReceived){
 80012f4:	bf00      	nop
 80012f6:	4b07      	ldr	r3, [pc, #28]	; (8001314 <sendConfigMessageToLora+0x34>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	f083 0301 	eor.w	r3, r3, #1
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	2b00      	cmp	r3, #0
 8001302:	d1f8      	bne.n	80012f6 <sendConfigMessageToLora+0x16>
	}
	configStatusReceived = false;
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <sendConfigMessageToLora+0x34>)
 8001306:	2200      	movs	r2, #0
 8001308:	701a      	strb	r2, [r3, #0]
}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000260 	.word	0x20000260

08001318 <goToDeepSleep>:
	while(!networkStatusReceived){
	}
	networkStatusReceived = false;
}

void goToDeepSleep() {
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
	  sendConfigMessageToLora("AT+LOWPOWER=AUTOON\r\n");
 800131c:	4807      	ldr	r0, [pc, #28]	; (800133c <goToDeepSleep+0x24>)
 800131e:	f7ff ffdf 	bl	80012e0 <sendConfigMessageToLora>
	  HAL_Delay(10);
 8001322:	200a      	movs	r0, #10
 8001324:	f7ff ff94 	bl	8001250 <HAL_Delay>
	  HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, TIME_SLEEP, RTC_WAKEUPCLOCK_CK_SPRE_16BITS);
 8001328:	2204      	movs	r2, #4
 800132a:	2114      	movs	r1, #20
 800132c:	4804      	ldr	r0, [pc, #16]	; (8001340 <goToDeepSleep+0x28>)
 800132e:	f003 ffc5 	bl	80052bc <HAL_RTCEx_SetWakeUpTimer_IT>
	  HAL_PWR_EnterSTANDBYMode();
 8001332:	f002 fb1f 	bl	8003974 <HAL_PWR_EnterSTANDBYMode>
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	0800bd8c 	.word	0x0800bd8c
 8001340:	20000264 	.word	0x20000264

08001344 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001344:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001348:	b08e      	sub	sp, #56	; 0x38
 800134a:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800134c:	f000 fcc9 	bl	8001ce2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001350:	f000 f890 	bl	8001474 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001354:	f7ff ff3e 	bl	80011d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001358:	f000 fb3c 	bl	80019d4 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800135c:	f000 fb0a 	bl	8001974 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001360:	f7ff fe4a 	bl	8000ff8 <MX_ADC1_Init>
  MX_RTC_Init();
 8001364:	f000 f8e2 	bl	800152c <MX_RTC_Init>
  MX_USART3_UART_Init();
 8001368:	f000 fb64 	bl	8001a34 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 800136c:	f000 fa8e 	bl	800188c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  /* Czujnik temperatury */
    if (ds18b20_init() != HAL_OK)
 8001370:	f005 fdeb 	bl	8006f4a <ds18b20_init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <main+0x3a>
    {
      Error_Handler();
 800137a:	f000 f8d1 	bl	8001520 <Error_Handler>
    }

    uint8_t ds1[DS18B20_ROM_CODE_SIZE];

    if (ds18b20_read_address(ds1) != HAL_OK)
 800137e:	f107 030c 	add.w	r3, r7, #12
 8001382:	4618      	mov	r0, r3
 8001384:	f005 fdf5 	bl	8006f72 <ds18b20_read_address>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <main+0x4e>
    {
      Error_Handler();
 800138e:	f000 f8c7 	bl	8001520 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	ds18b20_start_measure(NULL);
 8001392:	2000      	movs	r0, #0
 8001394:	f005 fde0 	bl	8006f58 <ds18b20_start_measure>

	HAL_Delay(4000);
 8001398:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800139c:	f7ff ff58 	bl	8001250 <HAL_Delay>

	float temp = ds18b20_get_temp(NULL);
 80013a0:	2000      	movs	r0, #0
 80013a2:	f005 fe17 	bl	8006fd4 <ds18b20_get_temp>
 80013a6:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	if (temp >= 80.0f)
 80013aa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80013ae:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001454 <main+0x110>
 80013b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ba:	db03      	blt.n	80013c4 <main+0x80>
	printf("Sensor error... \r\n");
 80013bc:	4826      	ldr	r0, [pc, #152]	; (8001458 <main+0x114>)
 80013be:	f006 febd 	bl	800813c <puts>
 80013c2:	e007      	b.n	80013d4 <main+0x90>
	else
	printf("T1 = %.1f*C\r\n", temp);
 80013c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80013c6:	f7ff f8bf 	bl	8000548 <__aeabi_f2d>
 80013ca:	4602      	mov	r2, r0
 80013cc:	460b      	mov	r3, r1
 80013ce:	4823      	ldr	r0, [pc, #140]	; (800145c <main+0x118>)
 80013d0:	f006 fe2e 	bl	8008030 <iprintf>


	  if(gpsDataReady)
 80013d4:	4b22      	ldr	r3, [pc, #136]	; (8001460 <main+0x11c>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d0da      	beq.n	8001392 <main+0x4e>
	  {
		  /* Pomiary i wysyanie danych do TTN */

		  float voltage = battery_getBatteryVolts();
 80013dc:	f005 fd2f 	bl	8006e3e <battery_getBatteryVolts>
 80013e0:	ed87 0a08 	vstr	s0, [r7, #32]
		  int batteryLevel = battery_getBatteryChargeLevel();
 80013e4:	f005 fd0a 	bl	8006dfc <battery_getBatteryChargeLevel>
 80013e8:	61f8      	str	r0, [r7, #28]

		  float temperature = 38;
 80013ea:	4b1e      	ldr	r3, [pc, #120]	; (8001464 <main+0x120>)
 80013ec:	61bb      	str	r3, [r7, #24]
		  Position currentPosition;
		  GPS_getCurrentPosition(&currentPosition);
 80013ee:	1d3b      	adds	r3, r7, #4
 80013f0:	4618      	mov	r0, r3
 80013f2:	f005 fd35 	bl	8006e60 <GPS_getCurrentPosition>

		  printf("AT+MSG=%d_%f_%f_%f\r\n", batteryLevel, temperature, currentPosition.longitude, currentPosition.latitude);
 80013f6:	69b8      	ldr	r0, [r7, #24]
 80013f8:	f7ff f8a6 	bl	8000548 <__aeabi_f2d>
 80013fc:	4680      	mov	r8, r0
 80013fe:	4689      	mov	r9, r1
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff f8a0 	bl	8000548 <__aeabi_f2d>
 8001408:	4604      	mov	r4, r0
 800140a:	460d      	mov	r5, r1
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f89a 	bl	8000548 <__aeabi_f2d>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800141c:	e9cd 4500 	strd	r4, r5, [sp]
 8001420:	4642      	mov	r2, r8
 8001422:	464b      	mov	r3, r9
 8001424:	69f9      	ldr	r1, [r7, #28]
 8001426:	4810      	ldr	r0, [pc, #64]	; (8001468 <main+0x124>)
 8001428:	f006 fe02 	bl	8008030 <iprintf>

		  HAL_Delay(1000);
 800142c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001430:	f7ff ff0e 	bl	8001250 <HAL_Delay>

		  char *str2 = "STANDBY MODE is ON\n";
 8001434:	4b0d      	ldr	r3, [pc, #52]	; (800146c <main+0x128>)
 8001436:	617b      	str	r3, [r7, #20]
		  HAL_UART_Transmit(&huart2, (uint8_t *)str2, strlen (str2), HAL_MAX_DELAY);
 8001438:	6978      	ldr	r0, [r7, #20]
 800143a:	f7fe fec9 	bl	80001d0 <strlen>
 800143e:	4603      	mov	r3, r0
 8001440:	b29a      	uxth	r2, r3
 8001442:	f04f 33ff 	mov.w	r3, #4294967295
 8001446:	6979      	ldr	r1, [r7, #20]
 8001448:	4809      	ldr	r0, [pc, #36]	; (8001470 <main+0x12c>)
 800144a:	f004 fb8f 	bl	8005b6c <HAL_UART_Transmit>
		  goToDeepSleep();
 800144e:	f7ff ff63 	bl	8001318 <goToDeepSleep>
  {
 8001452:	e79e      	b.n	8001392 <main+0x4e>
 8001454:	42a00000 	.word	0x42a00000
 8001458:	0800be0c 	.word	0x0800be0c
 800145c:	0800be20 	.word	0x0800be20
 8001460:	20000798 	.word	0x20000798
 8001464:	42180000 	.word	0x42180000
 8001468:	0800be30 	.word	0x0800be30
 800146c:	0800be48 	.word	0x0800be48
 8001470:	2000035c 	.word	0x2000035c

08001474 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b096      	sub	sp, #88	; 0x58
 8001478:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800147a:	f107 0314 	add.w	r3, r7, #20
 800147e:	2244      	movs	r2, #68	; 0x44
 8001480:	2100      	movs	r1, #0
 8001482:	4618      	mov	r0, r3
 8001484:	f005 ff52 	bl	800732c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001488:	463b      	mov	r3, r7
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
 8001492:	60da      	str	r2, [r3, #12]
 8001494:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001496:	f44f 7000 	mov.w	r0, #512	; 0x200
 800149a:	f002 fa93 	bl	80039c4 <HAL_PWREx_ControlVoltageScaling>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80014a4:	f000 f83c 	bl	8001520 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80014a8:	f002 fa20 	bl	80038ec <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80014ac:	4b1b      	ldr	r3, [pc, #108]	; (800151c <SystemClock_Config+0xa8>)
 80014ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014b2:	4a1a      	ldr	r2, [pc, #104]	; (800151c <SystemClock_Config+0xa8>)
 80014b4:	f023 0318 	bic.w	r3, r3, #24
 80014b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80014bc:	2314      	movs	r3, #20
 80014be:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80014c0:	2301      	movs	r3, #1
 80014c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014c4:	2301      	movs	r3, #1
 80014c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 80014cc:	2370      	movs	r3, #112	; 0x70
 80014ce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014d0:	2300      	movs	r3, #0
 80014d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014d4:	f107 0314 	add.w	r3, r7, #20
 80014d8:	4618      	mov	r0, r3
 80014da:	f002 fb11 	bl	8003b00 <HAL_RCC_OscConfig>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80014e4:	f000 f81c 	bl	8001520 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014e8:	230f      	movs	r3, #15
 80014ea:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80014ec:	2300      	movs	r3, #0
 80014ee:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f0:	2300      	movs	r3, #0
 80014f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014f4:	2300      	movs	r3, #0
 80014f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014f8:	2300      	movs	r3, #0
 80014fa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014fc:	463b      	mov	r3, r7
 80014fe:	2100      	movs	r1, #0
 8001500:	4618      	mov	r0, r3
 8001502:	f002 fed9 	bl	80042b8 <HAL_RCC_ClockConfig>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800150c:	f000 f808 	bl	8001520 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001510:	f003 fbe0 	bl	8004cd4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001514:	bf00      	nop
 8001516:	3758      	adds	r7, #88	; 0x58
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40021000 	.word	0x40021000

08001520 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001524:	b672      	cpsid	i
}
 8001526:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001528:	e7fe      	b.n	8001528 <Error_Handler+0x8>
	...

0800152c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001530:	4b10      	ldr	r3, [pc, #64]	; (8001574 <MX_RTC_Init+0x48>)
 8001532:	4a11      	ldr	r2, [pc, #68]	; (8001578 <MX_RTC_Init+0x4c>)
 8001534:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001536:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <MX_RTC_Init+0x48>)
 8001538:	2200      	movs	r2, #0
 800153a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800153c:	4b0d      	ldr	r3, [pc, #52]	; (8001574 <MX_RTC_Init+0x48>)
 800153e:	227f      	movs	r2, #127	; 0x7f
 8001540:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001542:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <MX_RTC_Init+0x48>)
 8001544:	22ff      	movs	r2, #255	; 0xff
 8001546:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001548:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <MX_RTC_Init+0x48>)
 800154a:	2200      	movs	r2, #0
 800154c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <MX_RTC_Init+0x48>)
 8001550:	2200      	movs	r2, #0
 8001552:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001554:	4b07      	ldr	r3, [pc, #28]	; (8001574 <MX_RTC_Init+0x48>)
 8001556:	2200      	movs	r2, #0
 8001558:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800155a:	4b06      	ldr	r3, [pc, #24]	; (8001574 <MX_RTC_Init+0x48>)
 800155c:	2200      	movs	r2, #0
 800155e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001560:	4804      	ldr	r0, [pc, #16]	; (8001574 <MX_RTC_Init+0x48>)
 8001562:	f003 fd99 	bl	8005098 <HAL_RTC_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 800156c:	f7ff ffd8 	bl	8001520 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000264 	.word	0x20000264
 8001578:	40002800 	.word	0x40002800

0800157c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b0a4      	sub	sp, #144	; 0x90
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001584:	f107 0308 	add.w	r3, r7, #8
 8001588:	2288      	movs	r2, #136	; 0x88
 800158a:	2100      	movs	r1, #0
 800158c:	4618      	mov	r0, r3
 800158e:	f005 fecd 	bl	800732c <memset>
  if(rtcHandle->Instance==RTC)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a14      	ldr	r2, [pc, #80]	; (80015e8 <HAL_RTC_MspInit+0x6c>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d120      	bne.n	80015de <HAL_RTC_MspInit+0x62>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800159c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015a0:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80015a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	4618      	mov	r0, r3
 80015b0:	f003 f8a6 	bl	8004700 <HAL_RCCEx_PeriphCLKConfig>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80015ba:	f7ff ffb1 	bl	8001520 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80015be:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <HAL_RTC_MspInit+0x70>)
 80015c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015c4:	4a09      	ldr	r2, [pc, #36]	; (80015ec <HAL_RTC_MspInit+0x70>)
 80015c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2100      	movs	r1, #0
 80015d2:	2003      	movs	r0, #3
 80015d4:	f001 fefb 	bl	80033ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80015d8:	2003      	movs	r0, #3
 80015da:	f001 ff14 	bl	8003406 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80015de:	bf00      	nop
 80015e0:	3790      	adds	r7, #144	; 0x90
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40002800 	.word	0x40002800
 80015ec:	40021000 	.word	0x40021000

080015f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015f6:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <HAL_MspInit+0x44>)
 80015f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015fa:	4a0e      	ldr	r2, [pc, #56]	; (8001634 <HAL_MspInit+0x44>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6613      	str	r3, [r2, #96]	; 0x60
 8001602:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <HAL_MspInit+0x44>)
 8001604:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <HAL_MspInit+0x44>)
 8001610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001612:	4a08      	ldr	r2, [pc, #32]	; (8001634 <HAL_MspInit+0x44>)
 8001614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001618:	6593      	str	r3, [r2, #88]	; 0x58
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <HAL_MspInit+0x44>)
 800161c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800161e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	40021000 	.word	0x40021000

08001638 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800163c:	e7fe      	b.n	800163c <NMI_Handler+0x4>

0800163e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800163e:	b480      	push	{r7}
 8001640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001642:	e7fe      	b.n	8001642 <HardFault_Handler+0x4>

08001644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001648:	e7fe      	b.n	8001648 <MemManage_Handler+0x4>

0800164a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800164a:	b480      	push	{r7}
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800164e:	e7fe      	b.n	800164e <BusFault_Handler+0x4>

08001650 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001654:	e7fe      	b.n	8001654 <UsageFault_Handler+0x4>

08001656 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001656:	b480      	push	{r7}
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800165a:	bf00      	nop
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr

08001672 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001672:	b480      	push	{r7}
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001684:	f000 fb82 	bl	8001d8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001688:	bf00      	nop
 800168a:	bd80      	pop	{r7, pc}

0800168c <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001690:	4802      	ldr	r0, [pc, #8]	; (800169c <RTC_WKUP_IRQHandler+0x10>)
 8001692:	f003 fea7 	bl	80053e4 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000264 	.word	0x20000264

080016a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80016a4:	4802      	ldr	r0, [pc, #8]	; (80016b0 <USART1_IRQHandler+0x10>)
 80016a6:	f004 faf5 	bl	8005c94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	200002d8 	.word	0x200002d8

080016b4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016b8:	4802      	ldr	r0, [pc, #8]	; (80016c4 <USART2_IRQHandler+0x10>)
 80016ba:	f004 faeb 	bl	8005c94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	2000035c 	.word	0x2000035c

080016c8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80016cc:	4802      	ldr	r0, [pc, #8]	; (80016d8 <USART3_IRQHandler+0x10>)
 80016ce:	f004 fae1 	bl	8005c94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	200003e0 	.word	0x200003e0

080016dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
	return 1;
 80016e0:	2301      	movs	r3, #1
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <_kill>:

int _kill(int pid, int sig)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80016f6:	f005 fde1 	bl	80072bc <__errno>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2216      	movs	r2, #22
 80016fe:	601a      	str	r2, [r3, #0]
	return -1;
 8001700:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001704:	4618      	mov	r0, r3
 8001706:	3708      	adds	r7, #8
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <_exit>:

void _exit (int status)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001714:	f04f 31ff 	mov.w	r1, #4294967295
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f7ff ffe7 	bl	80016ec <_kill>
	while (1) {}		/* Make sure we hang here */
 800171e:	e7fe      	b.n	800171e <_exit+0x12>

08001720 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	e00a      	b.n	8001748 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001732:	f3af 8000 	nop.w
 8001736:	4601      	mov	r1, r0
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	1c5a      	adds	r2, r3, #1
 800173c:	60ba      	str	r2, [r7, #8]
 800173e:	b2ca      	uxtb	r2, r1
 8001740:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	3301      	adds	r3, #1
 8001746:	617b      	str	r3, [r7, #20]
 8001748:	697a      	ldr	r2, [r7, #20]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	429a      	cmp	r2, r3
 800174e:	dbf0      	blt.n	8001732 <_read+0x12>
	}

return len;
 8001750:	687b      	ldr	r3, [r7, #4]
}
 8001752:	4618      	mov	r0, r3
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b086      	sub	sp, #24
 800175e:	af00      	add	r7, sp, #0
 8001760:	60f8      	str	r0, [r7, #12]
 8001762:	60b9      	str	r1, [r7, #8]
 8001764:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001766:	2300      	movs	r3, #0
 8001768:	617b      	str	r3, [r7, #20]
 800176a:	e009      	b.n	8001780 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	1c5a      	adds	r2, r3, #1
 8001770:	60ba      	str	r2, [r7, #8]
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff fd93 	bl	80012a0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	3301      	adds	r3, #1
 800177e:	617b      	str	r3, [r7, #20]
 8001780:	697a      	ldr	r2, [r7, #20]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	429a      	cmp	r2, r3
 8001786:	dbf1      	blt.n	800176c <_write+0x12>
	}
	return len;
 8001788:	687b      	ldr	r3, [r7, #4]
}
 800178a:	4618      	mov	r0, r3
 800178c:	3718      	adds	r7, #24
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <_close>:

int _close(int file)
{
 8001792:	b480      	push	{r7}
 8001794:	b083      	sub	sp, #12
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
	return -1;
 800179a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800179e:	4618      	mov	r0, r3
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017aa:	b480      	push	{r7}
 80017ac:	b083      	sub	sp, #12
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
 80017b2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017ba:	605a      	str	r2, [r3, #4]
	return 0;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <_isatty>:

int _isatty(int file)
{
 80017ca:	b480      	push	{r7}
 80017cc:	b083      	sub	sp, #12
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
	return 1;
 80017d2:	2301      	movs	r3, #1
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
	return 0;
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3714      	adds	r7, #20
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
	...

080017fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001804:	4a14      	ldr	r2, [pc, #80]	; (8001858 <_sbrk+0x5c>)
 8001806:	4b15      	ldr	r3, [pc, #84]	; (800185c <_sbrk+0x60>)
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001810:	4b13      	ldr	r3, [pc, #76]	; (8001860 <_sbrk+0x64>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d102      	bne.n	800181e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001818:	4b11      	ldr	r3, [pc, #68]	; (8001860 <_sbrk+0x64>)
 800181a:	4a12      	ldr	r2, [pc, #72]	; (8001864 <_sbrk+0x68>)
 800181c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800181e:	4b10      	ldr	r3, [pc, #64]	; (8001860 <_sbrk+0x64>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4413      	add	r3, r2
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	429a      	cmp	r2, r3
 800182a:	d207      	bcs.n	800183c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800182c:	f005 fd46 	bl	80072bc <__errno>
 8001830:	4603      	mov	r3, r0
 8001832:	220c      	movs	r2, #12
 8001834:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001836:	f04f 33ff 	mov.w	r3, #4294967295
 800183a:	e009      	b.n	8001850 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800183c:	4b08      	ldr	r3, [pc, #32]	; (8001860 <_sbrk+0x64>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001842:	4b07      	ldr	r3, [pc, #28]	; (8001860 <_sbrk+0x64>)
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4413      	add	r3, r2
 800184a:	4a05      	ldr	r2, [pc, #20]	; (8001860 <_sbrk+0x64>)
 800184c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800184e:	68fb      	ldr	r3, [r7, #12]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3718      	adds	r7, #24
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20018000 	.word	0x20018000
 800185c:	00000400 	.word	0x00000400
 8001860:	20000288 	.word	0x20000288
 8001864:	200007b8 	.word	0x200007b8

08001868 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800186c:	4b06      	ldr	r3, [pc, #24]	; (8001888 <SystemInit+0x20>)
 800186e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001872:	4a05      	ldr	r2, [pc, #20]	; (8001888 <SystemInit+0x20>)
 8001874:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001878:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	e000ed00 	.word	0xe000ed00

0800188c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b088      	sub	sp, #32
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001892:	f107 0310 	add.w	r3, r7, #16
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	605a      	str	r2, [r3, #4]
 800189c:	609a      	str	r2, [r3, #8]
 800189e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a0:	1d3b      	adds	r3, r7, #4
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018aa:	4b20      	ldr	r3, [pc, #128]	; (800192c <MX_TIM1_Init+0xa0>)
 80018ac:	4a20      	ldr	r2, [pc, #128]	; (8001930 <MX_TIM1_Init+0xa4>)
 80018ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 80018b0:	4b1e      	ldr	r3, [pc, #120]	; (800192c <MX_TIM1_Init+0xa0>)
 80018b2:	2207      	movs	r2, #7
 80018b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b6:	4b1d      	ldr	r3, [pc, #116]	; (800192c <MX_TIM1_Init+0xa0>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xfff;
 80018bc:	4b1b      	ldr	r3, [pc, #108]	; (800192c <MX_TIM1_Init+0xa0>)
 80018be:	f640 72ff 	movw	r2, #4095	; 0xfff
 80018c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c4:	4b19      	ldr	r3, [pc, #100]	; (800192c <MX_TIM1_Init+0xa0>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018ca:	4b18      	ldr	r3, [pc, #96]	; (800192c <MX_TIM1_Init+0xa0>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d0:	4b16      	ldr	r3, [pc, #88]	; (800192c <MX_TIM1_Init+0xa0>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018d6:	4815      	ldr	r0, [pc, #84]	; (800192c <MX_TIM1_Init+0xa0>)
 80018d8:	f003 fdb4 	bl	8005444 <HAL_TIM_Base_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80018e2:	f7ff fe1d 	bl	8001520 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	4619      	mov	r1, r3
 80018f2:	480e      	ldr	r0, [pc, #56]	; (800192c <MX_TIM1_Init+0xa0>)
 80018f4:	f003 fe66 	bl	80055c4 <HAL_TIM_ConfigClockSource>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80018fe:	f7ff fe0f 	bl	8001520 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	4619      	mov	r1, r3
 8001912:	4806      	ldr	r0, [pc, #24]	; (800192c <MX_TIM1_Init+0xa0>)
 8001914:	f004 f854 	bl	80059c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800191e:	f7ff fdff 	bl	8001520 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001922:	bf00      	nop
 8001924:	3720      	adds	r7, #32
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	2000028c 	.word	0x2000028c
 8001930:	40012c00 	.word	0x40012c00

08001934 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a0a      	ldr	r2, [pc, #40]	; (800196c <HAL_TIM_Base_MspInit+0x38>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d10b      	bne.n	800195e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001946:	4b0a      	ldr	r3, [pc, #40]	; (8001970 <HAL_TIM_Base_MspInit+0x3c>)
 8001948:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800194a:	4a09      	ldr	r2, [pc, #36]	; (8001970 <HAL_TIM_Base_MspInit+0x3c>)
 800194c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001950:	6613      	str	r3, [r2, #96]	; 0x60
 8001952:	4b07      	ldr	r3, [pc, #28]	; (8001970 <HAL_TIM_Base_MspInit+0x3c>)
 8001954:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001956:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800195e:	bf00      	nop
 8001960:	3714      	adds	r7, #20
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	40012c00 	.word	0x40012c00
 8001970:	40021000 	.word	0x40021000

08001974 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001978:	4b14      	ldr	r3, [pc, #80]	; (80019cc <MX_USART1_UART_Init+0x58>)
 800197a:	4a15      	ldr	r2, [pc, #84]	; (80019d0 <MX_USART1_UART_Init+0x5c>)
 800197c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800197e:	4b13      	ldr	r3, [pc, #76]	; (80019cc <MX_USART1_UART_Init+0x58>)
 8001980:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001984:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001986:	4b11      	ldr	r3, [pc, #68]	; (80019cc <MX_USART1_UART_Init+0x58>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800198c:	4b0f      	ldr	r3, [pc, #60]	; (80019cc <MX_USART1_UART_Init+0x58>)
 800198e:	2200      	movs	r2, #0
 8001990:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001992:	4b0e      	ldr	r3, [pc, #56]	; (80019cc <MX_USART1_UART_Init+0x58>)
 8001994:	2200      	movs	r2, #0
 8001996:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001998:	4b0c      	ldr	r3, [pc, #48]	; (80019cc <MX_USART1_UART_Init+0x58>)
 800199a:	220c      	movs	r2, #12
 800199c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800199e:	4b0b      	ldr	r3, [pc, #44]	; (80019cc <MX_USART1_UART_Init+0x58>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019a4:	4b09      	ldr	r3, [pc, #36]	; (80019cc <MX_USART1_UART_Init+0x58>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019aa:	4b08      	ldr	r3, [pc, #32]	; (80019cc <MX_USART1_UART_Init+0x58>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019b0:	4b06      	ldr	r3, [pc, #24]	; (80019cc <MX_USART1_UART_Init+0x58>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019b6:	4805      	ldr	r0, [pc, #20]	; (80019cc <MX_USART1_UART_Init+0x58>)
 80019b8:	f004 f88a 	bl	8005ad0 <HAL_UART_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80019c2:	f7ff fdad 	bl	8001520 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	200002d8 	.word	0x200002d8
 80019d0:	40013800 	.word	0x40013800

080019d4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019d8:	4b14      	ldr	r3, [pc, #80]	; (8001a2c <MX_USART2_UART_Init+0x58>)
 80019da:	4a15      	ldr	r2, [pc, #84]	; (8001a30 <MX_USART2_UART_Init+0x5c>)
 80019dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019de:	4b13      	ldr	r3, [pc, #76]	; (8001a2c <MX_USART2_UART_Init+0x58>)
 80019e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019e6:	4b11      	ldr	r3, [pc, #68]	; (8001a2c <MX_USART2_UART_Init+0x58>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019ec:	4b0f      	ldr	r3, [pc, #60]	; (8001a2c <MX_USART2_UART_Init+0x58>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019f2:	4b0e      	ldr	r3, [pc, #56]	; (8001a2c <MX_USART2_UART_Init+0x58>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019f8:	4b0c      	ldr	r3, [pc, #48]	; (8001a2c <MX_USART2_UART_Init+0x58>)
 80019fa:	220c      	movs	r2, #12
 80019fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019fe:	4b0b      	ldr	r3, [pc, #44]	; (8001a2c <MX_USART2_UART_Init+0x58>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a04:	4b09      	ldr	r3, [pc, #36]	; (8001a2c <MX_USART2_UART_Init+0x58>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a0a:	4b08      	ldr	r3, [pc, #32]	; (8001a2c <MX_USART2_UART_Init+0x58>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a10:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <MX_USART2_UART_Init+0x58>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a16:	4805      	ldr	r0, [pc, #20]	; (8001a2c <MX_USART2_UART_Init+0x58>)
 8001a18:	f004 f85a 	bl	8005ad0 <HAL_UART_Init>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a22:	f7ff fd7d 	bl	8001520 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	2000035c 	.word	0x2000035c
 8001a30:	40004400 	.word	0x40004400

08001a34 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a38:	4b14      	ldr	r3, [pc, #80]	; (8001a8c <MX_USART3_UART_Init+0x58>)
 8001a3a:	4a15      	ldr	r2, [pc, #84]	; (8001a90 <MX_USART3_UART_Init+0x5c>)
 8001a3c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001a3e:	4b13      	ldr	r3, [pc, #76]	; (8001a8c <MX_USART3_UART_Init+0x58>)
 8001a40:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001a44:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a46:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <MX_USART3_UART_Init+0x58>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a4c:	4b0f      	ldr	r3, [pc, #60]	; (8001a8c <MX_USART3_UART_Init+0x58>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a52:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <MX_USART3_UART_Init+0x58>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a58:	4b0c      	ldr	r3, [pc, #48]	; (8001a8c <MX_USART3_UART_Init+0x58>)
 8001a5a:	220c      	movs	r2, #12
 8001a5c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a5e:	4b0b      	ldr	r3, [pc, #44]	; (8001a8c <MX_USART3_UART_Init+0x58>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a64:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <MX_USART3_UART_Init+0x58>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a6a:	4b08      	ldr	r3, [pc, #32]	; (8001a8c <MX_USART3_UART_Init+0x58>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a70:	4b06      	ldr	r3, [pc, #24]	; (8001a8c <MX_USART3_UART_Init+0x58>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a76:	4805      	ldr	r0, [pc, #20]	; (8001a8c <MX_USART3_UART_Init+0x58>)
 8001a78:	f004 f82a 	bl	8005ad0 <HAL_UART_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001a82:	f7ff fd4d 	bl	8001520 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	200003e0 	.word	0x200003e0
 8001a90:	40004800 	.word	0x40004800

08001a94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b0b0      	sub	sp, #192	; 0xc0
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001aac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab0:	2288      	movs	r2, #136	; 0x88
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f005 fc39 	bl	800732c <memset>
  if(uartHandle->Instance==USART1)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a6f      	ldr	r2, [pc, #444]	; (8001c7c <HAL_UART_MspInit+0x1e8>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d145      	bne.n	8001b50 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f002 fe15 	bl	8004700 <HAL_RCCEx_PeriphCLKConfig>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001adc:	f7ff fd20 	bl	8001520 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ae0:	4b67      	ldr	r3, [pc, #412]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001ae2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ae4:	4a66      	ldr	r2, [pc, #408]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001ae6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aea:	6613      	str	r3, [r2, #96]	; 0x60
 8001aec:	4b64      	ldr	r3, [pc, #400]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001aee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001af0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001af4:	623b      	str	r3, [r7, #32]
 8001af6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af8:	4b61      	ldr	r3, [pc, #388]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afc:	4a60      	ldr	r2, [pc, #384]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b04:	4b5e      	ldr	r3, [pc, #376]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	61fb      	str	r3, [r7, #28]
 8001b0e:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b10:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b14:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b24:	2303      	movs	r3, #3
 8001b26:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b2a:	2307      	movs	r3, #7
 8001b2c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b30:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001b34:	4619      	mov	r1, r3
 8001b36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b3a:	f001 fcfd 	bl	8003538 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2100      	movs	r1, #0
 8001b42:	2025      	movs	r0, #37	; 0x25
 8001b44:	f001 fc43 	bl	80033ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b48:	2025      	movs	r0, #37	; 0x25
 8001b4a:	f001 fc5c 	bl	8003406 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001b4e:	e091      	b.n	8001c74 <HAL_UART_MspInit+0x1e0>
  else if(uartHandle->Instance==USART2)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a4b      	ldr	r2, [pc, #300]	; (8001c84 <HAL_UART_MspInit+0x1f0>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d144      	bne.n	8001be4 <HAL_UART_MspInit+0x150>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b66:	4618      	mov	r0, r3
 8001b68:	f002 fdca 	bl	8004700 <HAL_RCCEx_PeriphCLKConfig>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8001b72:	f7ff fcd5 	bl	8001520 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b76:	4b42      	ldr	r3, [pc, #264]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b7a:	4a41      	ldr	r2, [pc, #260]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b80:	6593      	str	r3, [r2, #88]	; 0x58
 8001b82:	4b3f      	ldr	r3, [pc, #252]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8a:	61bb      	str	r3, [r7, #24]
 8001b8c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8e:	4b3c      	ldr	r3, [pc, #240]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b92:	4a3b      	ldr	r2, [pc, #236]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001b94:	f043 0301 	orr.w	r3, r3, #1
 8001b98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b9a:	4b39      	ldr	r3, [pc, #228]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	617b      	str	r3, [r7, #20]
 8001ba4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001ba6:	230c      	movs	r3, #12
 8001ba8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bac:	2302      	movs	r3, #2
 8001bae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bbe:	2307      	movs	r3, #7
 8001bc0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001bc8:	4619      	mov	r1, r3
 8001bca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bce:	f001 fcb3 	bl	8003538 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	2026      	movs	r0, #38	; 0x26
 8001bd8:	f001 fbf9 	bl	80033ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001bdc:	2026      	movs	r0, #38	; 0x26
 8001bde:	f001 fc12 	bl	8003406 <HAL_NVIC_EnableIRQ>
}
 8001be2:	e047      	b.n	8001c74 <HAL_UART_MspInit+0x1e0>
  else if(uartHandle->Instance==USART3)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a27      	ldr	r2, [pc, #156]	; (8001c88 <HAL_UART_MspInit+0x1f4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d142      	bne.n	8001c74 <HAL_UART_MspInit+0x1e0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001bee:	2304      	movs	r3, #4
 8001bf0:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bf6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f002 fd80 	bl	8004700 <HAL_RCCEx_PeriphCLKConfig>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <HAL_UART_MspInit+0x176>
      Error_Handler();
 8001c06:	f7ff fc8b 	bl	8001520 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c0a:	4b1d      	ldr	r3, [pc, #116]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c0e:	4a1c      	ldr	r2, [pc, #112]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001c10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c14:	6593      	str	r3, [r2, #88]	; 0x58
 8001c16:	4b1a      	ldr	r3, [pc, #104]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c1e:	613b      	str	r3, [r7, #16]
 8001c20:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c22:	4b17      	ldr	r3, [pc, #92]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c26:	4a16      	ldr	r2, [pc, #88]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001c28:	f043 0304 	orr.w	r3, r3, #4
 8001c2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c2e:	4b14      	ldr	r3, [pc, #80]	; (8001c80 <HAL_UART_MspInit+0x1ec>)
 8001c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c32:	f003 0304 	and.w	r3, r3, #4
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001c3a:	2330      	movs	r3, #48	; 0x30
 8001c3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c40:	2302      	movs	r3, #2
 8001c42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c52:	2307      	movs	r3, #7
 8001c54:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c58:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	480b      	ldr	r0, [pc, #44]	; (8001c8c <HAL_UART_MspInit+0x1f8>)
 8001c60:	f001 fc6a 	bl	8003538 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001c64:	2200      	movs	r2, #0
 8001c66:	2100      	movs	r1, #0
 8001c68:	2027      	movs	r0, #39	; 0x27
 8001c6a:	f001 fbb0 	bl	80033ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001c6e:	2027      	movs	r0, #39	; 0x27
 8001c70:	f001 fbc9 	bl	8003406 <HAL_NVIC_EnableIRQ>
}
 8001c74:	bf00      	nop
 8001c76:	37c0      	adds	r7, #192	; 0xc0
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40013800 	.word	0x40013800
 8001c80:	40021000 	.word	0x40021000
 8001c84:	40004400 	.word	0x40004400
 8001c88:	40004800 	.word	0x40004800
 8001c8c:	48000800 	.word	0x48000800

08001c90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cc8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c94:	f7ff fde8 	bl	8001868 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c98:	480c      	ldr	r0, [pc, #48]	; (8001ccc <LoopForever+0x6>)
  ldr r1, =_edata
 8001c9a:	490d      	ldr	r1, [pc, #52]	; (8001cd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c9c:	4a0d      	ldr	r2, [pc, #52]	; (8001cd4 <LoopForever+0xe>)
  movs r3, #0
 8001c9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ca0:	e002      	b.n	8001ca8 <LoopCopyDataInit>

08001ca2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ca2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ca4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ca6:	3304      	adds	r3, #4

08001ca8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ca8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001caa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cac:	d3f9      	bcc.n	8001ca2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cae:	4a0a      	ldr	r2, [pc, #40]	; (8001cd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cb0:	4c0a      	ldr	r4, [pc, #40]	; (8001cdc <LoopForever+0x16>)
  movs r3, #0
 8001cb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cb4:	e001      	b.n	8001cba <LoopFillZerobss>

08001cb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cb8:	3204      	adds	r2, #4

08001cba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cbc:	d3fb      	bcc.n	8001cb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cbe:	f005 fb03 	bl	80072c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cc2:	f7ff fb3f 	bl	8001344 <main>

08001cc6 <LoopForever>:

LoopForever:
    b LoopForever
 8001cc6:	e7fe      	b.n	8001cc6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001cc8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ccc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cd0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001cd4:	0800c364 	.word	0x0800c364
  ldr r2, =_sbss
 8001cd8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001cdc:	200007b4 	.word	0x200007b4

08001ce0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ce0:	e7fe      	b.n	8001ce0 <ADC1_2_IRQHandler>

08001ce2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b082      	sub	sp, #8
 8001ce6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cec:	2003      	movs	r0, #3
 8001cee:	f001 fb63 	bl	80033b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cf2:	200f      	movs	r0, #15
 8001cf4:	f000 f80e 	bl	8001d14 <HAL_InitTick>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d002      	beq.n	8001d04 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	71fb      	strb	r3, [r7, #7]
 8001d02:	e001      	b.n	8001d08 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d04:	f7ff fc74 	bl	80015f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d08:	79fb      	ldrb	r3, [r7, #7]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
	...

08001d14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d20:	4b17      	ldr	r3, [pc, #92]	; (8001d80 <HAL_InitTick+0x6c>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d023      	beq.n	8001d70 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d28:	4b16      	ldr	r3, [pc, #88]	; (8001d84 <HAL_InitTick+0x70>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	4b14      	ldr	r3, [pc, #80]	; (8001d80 <HAL_InitTick+0x6c>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	4619      	mov	r1, r3
 8001d32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f001 fb6f 	bl	8003422 <HAL_SYSTICK_Config>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d10f      	bne.n	8001d6a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b0f      	cmp	r3, #15
 8001d4e:	d809      	bhi.n	8001d64 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d50:	2200      	movs	r2, #0
 8001d52:	6879      	ldr	r1, [r7, #4]
 8001d54:	f04f 30ff 	mov.w	r0, #4294967295
 8001d58:	f001 fb39 	bl	80033ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d5c:	4a0a      	ldr	r2, [pc, #40]	; (8001d88 <HAL_InitTick+0x74>)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6013      	str	r3, [r2, #0]
 8001d62:	e007      	b.n	8001d74 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	73fb      	strb	r3, [r7, #15]
 8001d68:	e004      	b.n	8001d74 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	73fb      	strb	r3, [r7, #15]
 8001d6e:	e001      	b.n	8001d74 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000008 	.word	0x20000008
 8001d84:	20000000 	.word	0x20000000
 8001d88:	20000004 	.word	0x20000004

08001d8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d90:	4b06      	ldr	r3, [pc, #24]	; (8001dac <HAL_IncTick+0x20>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	461a      	mov	r2, r3
 8001d96:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <HAL_IncTick+0x24>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	4a04      	ldr	r2, [pc, #16]	; (8001db0 <HAL_IncTick+0x24>)
 8001d9e:	6013      	str	r3, [r2, #0]
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	20000008 	.word	0x20000008
 8001db0:	20000464 	.word	0x20000464

08001db4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  return uwTick;
 8001db8:	4b03      	ldr	r3, [pc, #12]	; (8001dc8 <HAL_GetTick+0x14>)
 8001dba:	681b      	ldr	r3, [r3, #0]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	20000464 	.word	0x20000464

08001dcc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	431a      	orrs	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	609a      	str	r2, [r3, #8]
}
 8001de6:	bf00      	nop
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b083      	sub	sp, #12
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
 8001dfa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	431a      	orrs	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b087      	sub	sp, #28
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
 8001e40:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	3360      	adds	r3, #96	; 0x60
 8001e46:	461a      	mov	r2, r3
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4413      	add	r3, r2
 8001e4e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	4b08      	ldr	r3, [pc, #32]	; (8001e78 <LL_ADC_SetOffset+0x44>)
 8001e56:	4013      	ands	r3, r2
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001e5e:	683a      	ldr	r2, [r7, #0]
 8001e60:	430a      	orrs	r2, r1
 8001e62:	4313      	orrs	r3, r2
 8001e64:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e6c:	bf00      	nop
 8001e6e:	371c      	adds	r7, #28
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	03fff000 	.word	0x03fff000

08001e7c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	3360      	adds	r3, #96	; 0x60
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b087      	sub	sp, #28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	3360      	adds	r3, #96	; 0x60
 8001eb8:	461a      	mov	r2, r3
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4413      	add	r3, r2
 8001ec0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001ed2:	bf00      	nop
 8001ed4:	371c      	adds	r7, #28
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	b083      	sub	sp, #12
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e000      	b.n	8001ef8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b087      	sub	sp, #28
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	3330      	adds	r3, #48	; 0x30
 8001f14:	461a      	mov	r2, r3
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	0a1b      	lsrs	r3, r3, #8
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	f003 030c 	and.w	r3, r3, #12
 8001f20:	4413      	add	r3, r2
 8001f22:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	f003 031f 	and.w	r3, r3, #31
 8001f2e:	211f      	movs	r1, #31
 8001f30:	fa01 f303 	lsl.w	r3, r1, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	401a      	ands	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	0e9b      	lsrs	r3, r3, #26
 8001f3c:	f003 011f 	and.w	r1, r3, #31
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	f003 031f 	and.w	r3, r3, #31
 8001f46:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4a:	431a      	orrs	r2, r3
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f50:	bf00      	nop
 8001f52:	371c      	adds	r7, #28
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b087      	sub	sp, #28
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	3314      	adds	r3, #20
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	0e5b      	lsrs	r3, r3, #25
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	f003 0304 	and.w	r3, r3, #4
 8001f78:	4413      	add	r3, r2
 8001f7a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	0d1b      	lsrs	r3, r3, #20
 8001f84:	f003 031f 	and.w	r3, r3, #31
 8001f88:	2107      	movs	r1, #7
 8001f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	401a      	ands	r2, r3
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	0d1b      	lsrs	r3, r3, #20
 8001f96:	f003 031f 	and.w	r3, r3, #31
 8001f9a:	6879      	ldr	r1, [r7, #4]
 8001f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa0:	431a      	orrs	r2, r3
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001fa6:	bf00      	nop
 8001fa8:	371c      	adds	r7, #28
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
	...

08001fb4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	401a      	ands	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f003 0318 	and.w	r3, r3, #24
 8001fd6:	4908      	ldr	r1, [pc, #32]	; (8001ff8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001fd8:	40d9      	lsrs	r1, r3
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	400b      	ands	r3, r1
 8001fde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fe2:	431a      	orrs	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001fea:	bf00      	nop
 8001fec:	3714      	adds	r7, #20
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	0007ffff 	.word	0x0007ffff

08001ffc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 031f 	and.w	r3, r3, #31
}
 800200c:	4618      	mov	r0, r3
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002028:	4618      	mov	r0, r3
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002044:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	6093      	str	r3, [r2, #8]
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002068:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800206c:	d101      	bne.n	8002072 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800206e:	2301      	movs	r3, #1
 8002070:	e000      	b.n	8002074 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002090:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002094:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80020bc:	d101      	bne.n	80020c2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80020be:	2301      	movs	r3, #1
 80020c0:	e000      	b.n	80020c4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80020c2:	2300      	movs	r3, #0
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80020e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80020e4:	f043 0201 	orr.w	r2, r3, #1
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	f003 0301 	and.w	r3, r3, #1
 8002108:	2b01      	cmp	r3, #1
 800210a:	d101      	bne.n	8002110 <LL_ADC_IsEnabled+0x18>
 800210c:	2301      	movs	r3, #1
 800210e:	e000      	b.n	8002112 <LL_ADC_IsEnabled+0x1a>
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800211e:	b480      	push	{r7}
 8002120:	b083      	sub	sp, #12
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800212e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002132:	f043 0204 	orr.w	r2, r3, #4
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800213a:	bf00      	nop
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f003 0304 	and.w	r3, r3, #4
 8002156:	2b04      	cmp	r3, #4
 8002158:	d101      	bne.n	800215e <LL_ADC_REG_IsConversionOngoing+0x18>
 800215a:	2301      	movs	r3, #1
 800215c:	e000      	b.n	8002160 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f003 0308 	and.w	r3, r3, #8
 800217c:	2b08      	cmp	r3, #8
 800217e:	d101      	bne.n	8002184 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002180:	2301      	movs	r3, #1
 8002182:	e000      	b.n	8002186 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002184:	2300      	movs	r3, #0
}
 8002186:	4618      	mov	r0, r3
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
	...

08002194 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002194:	b590      	push	{r4, r7, lr}
 8002196:	b089      	sub	sp, #36	; 0x24
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800219c:	2300      	movs	r3, #0
 800219e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d101      	bne.n	80021ae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e136      	b.n	800241c <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d109      	bne.n	80021d0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f7fe ff9f 	bl	8001100 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff ff3f 	bl	8002058 <LL_ADC_IsDeepPowerDownEnabled>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d004      	beq.n	80021ea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff ff25 	bl	8002034 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff ff5a 	bl	80020a8 <LL_ADC_IsInternalRegulatorEnabled>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d115      	bne.n	8002226 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff ff3e 	bl	8002080 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002204:	4b87      	ldr	r3, [pc, #540]	; (8002424 <HAL_ADC_Init+0x290>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	099b      	lsrs	r3, r3, #6
 800220a:	4a87      	ldr	r2, [pc, #540]	; (8002428 <HAL_ADC_Init+0x294>)
 800220c:	fba2 2303 	umull	r2, r3, r2, r3
 8002210:	099b      	lsrs	r3, r3, #6
 8002212:	3301      	adds	r3, #1
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002218:	e002      	b.n	8002220 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	3b01      	subs	r3, #1
 800221e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1f9      	bne.n	800221a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4618      	mov	r0, r3
 800222c:	f7ff ff3c 	bl	80020a8 <LL_ADC_IsInternalRegulatorEnabled>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d10d      	bne.n	8002252 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800223a:	f043 0210 	orr.w	r2, r3, #16
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002246:	f043 0201 	orr.w	r2, r3, #1
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff ff75 	bl	8002146 <LL_ADC_REG_IsConversionOngoing>
 800225c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002262:	f003 0310 	and.w	r3, r3, #16
 8002266:	2b00      	cmp	r3, #0
 8002268:	f040 80cf 	bne.w	800240a <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	2b00      	cmp	r3, #0
 8002270:	f040 80cb 	bne.w	800240a <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002278:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800227c:	f043 0202 	orr.w	r2, r3, #2
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff ff35 	bl	80020f8 <LL_ADC_IsEnabled>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d115      	bne.n	80022c0 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002294:	4865      	ldr	r0, [pc, #404]	; (800242c <HAL_ADC_Init+0x298>)
 8002296:	f7ff ff2f 	bl	80020f8 <LL_ADC_IsEnabled>
 800229a:	4604      	mov	r4, r0
 800229c:	4864      	ldr	r0, [pc, #400]	; (8002430 <HAL_ADC_Init+0x29c>)
 800229e:	f7ff ff2b 	bl	80020f8 <LL_ADC_IsEnabled>
 80022a2:	4603      	mov	r3, r0
 80022a4:	431c      	orrs	r4, r3
 80022a6:	4863      	ldr	r0, [pc, #396]	; (8002434 <HAL_ADC_Init+0x2a0>)
 80022a8:	f7ff ff26 	bl	80020f8 <LL_ADC_IsEnabled>
 80022ac:	4603      	mov	r3, r0
 80022ae:	4323      	orrs	r3, r4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d105      	bne.n	80022c0 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	4619      	mov	r1, r3
 80022ba:	485f      	ldr	r0, [pc, #380]	; (8002438 <HAL_ADC_Init+0x2a4>)
 80022bc:	f7ff fd86 	bl	8001dcc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	7e5b      	ldrb	r3, [r3, #25]
 80022c4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022ca:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80022d0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80022d6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022de:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022e0:	4313      	orrs	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d106      	bne.n	80022fc <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f2:	3b01      	subs	r3, #1
 80022f4:	045b      	lsls	r3, r3, #17
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002300:	2b00      	cmp	r3, #0
 8002302:	d009      	beq.n	8002318 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002308:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002310:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4313      	orrs	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68da      	ldr	r2, [r3, #12]
 800231e:	4b47      	ldr	r3, [pc, #284]	; (800243c <HAL_ADC_Init+0x2a8>)
 8002320:	4013      	ands	r3, r2
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	6812      	ldr	r2, [r2, #0]
 8002326:	69b9      	ldr	r1, [r7, #24]
 8002328:	430b      	orrs	r3, r1
 800232a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff ff08 	bl	8002146 <LL_ADC_REG_IsConversionOngoing>
 8002336:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff ff15 	bl	800216c <LL_ADC_INJ_IsConversionOngoing>
 8002342:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d13d      	bne.n	80023c6 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d13a      	bne.n	80023c6 <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002354:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800235c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800235e:	4313      	orrs	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800236c:	f023 0302 	bic.w	r3, r3, #2
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	6812      	ldr	r2, [r2, #0]
 8002374:	69b9      	ldr	r1, [r7, #24]
 8002376:	430b      	orrs	r3, r1
 8002378:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002380:	2b01      	cmp	r3, #1
 8002382:	d118      	bne.n	80023b6 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800238e:	f023 0304 	bic.w	r3, r3, #4
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800239a:	4311      	orrs	r1, r2
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80023a0:	4311      	orrs	r1, r2
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80023a6:	430a      	orrs	r2, r1
 80023a8:	431a      	orrs	r2, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 0201 	orr.w	r2, r2, #1
 80023b2:	611a      	str	r2, [r3, #16]
 80023b4:	e007      	b.n	80023c6 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	691a      	ldr	r2, [r3, #16]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f022 0201 	bic.w	r2, r2, #1
 80023c4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d10c      	bne.n	80023e8 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d4:	f023 010f 	bic.w	r1, r3, #15
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	69db      	ldr	r3, [r3, #28]
 80023dc:	1e5a      	subs	r2, r3, #1
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	430a      	orrs	r2, r1
 80023e4:	631a      	str	r2, [r3, #48]	; 0x30
 80023e6:	e007      	b.n	80023f8 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 020f 	bic.w	r2, r2, #15
 80023f6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023fc:	f023 0303 	bic.w	r3, r3, #3
 8002400:	f043 0201 	orr.w	r2, r3, #1
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	655a      	str	r2, [r3, #84]	; 0x54
 8002408:	e007      	b.n	800241a <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800240e:	f043 0210 	orr.w	r2, r3, #16
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800241a:	7ffb      	ldrb	r3, [r7, #31]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3724      	adds	r7, #36	; 0x24
 8002420:	46bd      	mov	sp, r7
 8002422:	bd90      	pop	{r4, r7, pc}
 8002424:	20000000 	.word	0x20000000
 8002428:	053e2d63 	.word	0x053e2d63
 800242c:	50040000 	.word	0x50040000
 8002430:	50040100 	.word	0x50040100
 8002434:	50040200 	.word	0x50040200
 8002438:	50040300 	.word	0x50040300
 800243c:	fff0c007 	.word	0xfff0c007

08002440 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002448:	4857      	ldr	r0, [pc, #348]	; (80025a8 <HAL_ADC_Start+0x168>)
 800244a:	f7ff fdd7 	bl	8001ffc <LL_ADC_GetMultimode>
 800244e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff fe76 	bl	8002146 <LL_ADC_REG_IsConversionOngoing>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	f040 809c 	bne.w	800259a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002468:	2b01      	cmp	r3, #1
 800246a:	d101      	bne.n	8002470 <HAL_ADC_Start+0x30>
 800246c:	2302      	movs	r3, #2
 800246e:	e097      	b.n	80025a0 <HAL_ADC_Start+0x160>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 fd71 	bl	8002f60 <ADC_Enable>
 800247e:	4603      	mov	r3, r0
 8002480:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002482:	7dfb      	ldrb	r3, [r7, #23]
 8002484:	2b00      	cmp	r3, #0
 8002486:	f040 8083 	bne.w	8002590 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800248e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002492:	f023 0301 	bic.w	r3, r3, #1
 8002496:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a42      	ldr	r2, [pc, #264]	; (80025ac <HAL_ADC_Start+0x16c>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d002      	beq.n	80024ae <HAL_ADC_Start+0x6e>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	e000      	b.n	80024b0 <HAL_ADC_Start+0x70>
 80024ae:	4b40      	ldr	r3, [pc, #256]	; (80025b0 <HAL_ADC_Start+0x170>)
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	6812      	ldr	r2, [r2, #0]
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d002      	beq.n	80024be <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d105      	bne.n	80024ca <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024c2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024d6:	d106      	bne.n	80024e6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024dc:	f023 0206 	bic.w	r2, r3, #6
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	659a      	str	r2, [r3, #88]	; 0x58
 80024e4:	e002      	b.n	80024ec <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	221c      	movs	r2, #28
 80024f2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a2a      	ldr	r2, [pc, #168]	; (80025ac <HAL_ADC_Start+0x16c>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d002      	beq.n	800250c <HAL_ADC_Start+0xcc>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	e000      	b.n	800250e <HAL_ADC_Start+0xce>
 800250c:	4b28      	ldr	r3, [pc, #160]	; (80025b0 <HAL_ADC_Start+0x170>)
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	6812      	ldr	r2, [r2, #0]
 8002512:	4293      	cmp	r3, r2
 8002514:	d008      	beq.n	8002528 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d005      	beq.n	8002528 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	2b05      	cmp	r3, #5
 8002520:	d002      	beq.n	8002528 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	2b09      	cmp	r3, #9
 8002526:	d114      	bne.n	8002552 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d007      	beq.n	8002546 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800253a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800253e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fde7 	bl	800211e <LL_ADC_REG_StartConversion>
 8002550:	e025      	b.n	800259e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002556:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a12      	ldr	r2, [pc, #72]	; (80025ac <HAL_ADC_Start+0x16c>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d002      	beq.n	800256e <HAL_ADC_Start+0x12e>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	e000      	b.n	8002570 <HAL_ADC_Start+0x130>
 800256e:	4b10      	ldr	r3, [pc, #64]	; (80025b0 <HAL_ADC_Start+0x170>)
 8002570:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d00f      	beq.n	800259e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002582:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002586:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	655a      	str	r2, [r3, #84]	; 0x54
 800258e:	e006      	b.n	800259e <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002598:	e001      	b.n	800259e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800259a:	2302      	movs	r3, #2
 800259c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800259e:	7dfb      	ldrb	r3, [r7, #23]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3718      	adds	r7, #24
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	50040300 	.word	0x50040300
 80025ac:	50040100 	.word	0x50040100
 80025b0:	50040000 	.word	0x50040000

080025b4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b088      	sub	sp, #32
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80025be:	4866      	ldr	r0, [pc, #408]	; (8002758 <HAL_ADC_PollForConversion+0x1a4>)
 80025c0:	f7ff fd1c 	bl	8001ffc <LL_ADC_GetMultimode>
 80025c4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	2b08      	cmp	r3, #8
 80025cc:	d102      	bne.n	80025d4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80025ce:	2308      	movs	r3, #8
 80025d0:	61fb      	str	r3, [r7, #28]
 80025d2:	e02a      	b.n	800262a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d005      	beq.n	80025e6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	2b05      	cmp	r3, #5
 80025de:	d002      	beq.n	80025e6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	2b09      	cmp	r3, #9
 80025e4:	d111      	bne.n	800260a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d007      	beq.n	8002604 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025f8:	f043 0220 	orr.w	r2, r3, #32
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e0a4      	b.n	800274e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002604:	2304      	movs	r3, #4
 8002606:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002608:	e00f      	b.n	800262a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800260a:	4853      	ldr	r0, [pc, #332]	; (8002758 <HAL_ADC_PollForConversion+0x1a4>)
 800260c:	f7ff fd04 	bl	8002018 <LL_ADC_GetMultiDMATransfer>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d007      	beq.n	8002626 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800261a:	f043 0220 	orr.w	r2, r3, #32
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e093      	b.n	800274e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002626:	2304      	movs	r3, #4
 8002628:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800262a:	f7ff fbc3 	bl	8001db4 <HAL_GetTick>
 800262e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002630:	e021      	b.n	8002676 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002638:	d01d      	beq.n	8002676 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800263a:	f7ff fbbb 	bl	8001db4 <HAL_GetTick>
 800263e:	4602      	mov	r2, r0
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	683a      	ldr	r2, [r7, #0]
 8002646:	429a      	cmp	r2, r3
 8002648:	d302      	bcc.n	8002650 <HAL_ADC_PollForConversion+0x9c>
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d112      	bne.n	8002676 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	4013      	ands	r3, r2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d10b      	bne.n	8002676 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002662:	f043 0204 	orr.w	r2, r3, #4
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e06b      	b.n	800274e <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	4013      	ands	r3, r2
 8002680:	2b00      	cmp	r3, #0
 8002682:	d0d6      	beq.n	8002632 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002688:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff fc22 	bl	8001ede <LL_ADC_REG_IsTriggerSourceSWStart>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d01c      	beq.n	80026da <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	7e5b      	ldrb	r3, [r3, #25]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d118      	bne.n	80026da <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0308 	and.w	r3, r3, #8
 80026b2:	2b08      	cmp	r3, #8
 80026b4:	d111      	bne.n	80026da <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d105      	bne.n	80026da <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d2:	f043 0201 	orr.w	r2, r3, #1
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a1f      	ldr	r2, [pc, #124]	; (800275c <HAL_ADC_PollForConversion+0x1a8>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d002      	beq.n	80026ea <HAL_ADC_PollForConversion+0x136>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	e000      	b.n	80026ec <HAL_ADC_PollForConversion+0x138>
 80026ea:	4b1d      	ldr	r3, [pc, #116]	; (8002760 <HAL_ADC_PollForConversion+0x1ac>)
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6812      	ldr	r2, [r2, #0]
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d008      	beq.n	8002706 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d005      	beq.n	8002706 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	2b05      	cmp	r3, #5
 80026fe:	d002      	beq.n	8002706 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	2b09      	cmp	r3, #9
 8002704:	d104      	bne.n	8002710 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	61bb      	str	r3, [r7, #24]
 800270e:	e00c      	b.n	800272a <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a11      	ldr	r2, [pc, #68]	; (800275c <HAL_ADC_PollForConversion+0x1a8>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d002      	beq.n	8002720 <HAL_ADC_PollForConversion+0x16c>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	e000      	b.n	8002722 <HAL_ADC_PollForConversion+0x16e>
 8002720:	4b0f      	ldr	r3, [pc, #60]	; (8002760 <HAL_ADC_PollForConversion+0x1ac>)
 8002722:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	2b08      	cmp	r3, #8
 800272e:	d104      	bne.n	800273a <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2208      	movs	r2, #8
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	e008      	b.n	800274c <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d103      	bne.n	800274c <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	220c      	movs	r2, #12
 800274a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3720      	adds	r7, #32
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	50040300 	.word	0x50040300
 800275c:	50040100 	.word	0x50040100
 8002760:	50040000 	.word	0x50040000

08002764 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002772:	4618      	mov	r0, r3
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
	...

08002780 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b0b6      	sub	sp, #216	; 0xd8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800278a:	2300      	movs	r3, #0
 800278c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002790:	2300      	movs	r3, #0
 8002792:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800279a:	2b01      	cmp	r3, #1
 800279c:	d101      	bne.n	80027a2 <HAL_ADC_ConfigChannel+0x22>
 800279e:	2302      	movs	r3, #2
 80027a0:	e3c7      	b.n	8002f32 <HAL_ADC_ConfigChannel+0x7b2>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2201      	movs	r2, #1
 80027a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fcc9 	bl	8002146 <LL_ADC_REG_IsConversionOngoing>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f040 83a8 	bne.w	8002f0c <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b05      	cmp	r3, #5
 80027c2:	d824      	bhi.n	800280e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	3b02      	subs	r3, #2
 80027ca:	2b03      	cmp	r3, #3
 80027cc:	d81b      	bhi.n	8002806 <HAL_ADC_ConfigChannel+0x86>
 80027ce:	a201      	add	r2, pc, #4	; (adr r2, 80027d4 <HAL_ADC_ConfigChannel+0x54>)
 80027d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027d4:	080027e5 	.word	0x080027e5
 80027d8:	080027ed 	.word	0x080027ed
 80027dc:	080027f5 	.word	0x080027f5
 80027e0:	080027fd 	.word	0x080027fd
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	220c      	movs	r2, #12
 80027e8:	605a      	str	r2, [r3, #4]
          break;
 80027ea:	e011      	b.n	8002810 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	2212      	movs	r2, #18
 80027f0:	605a      	str	r2, [r3, #4]
          break;
 80027f2:	e00d      	b.n	8002810 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	2218      	movs	r2, #24
 80027f8:	605a      	str	r2, [r3, #4]
          break;
 80027fa:	e009      	b.n	8002810 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002802:	605a      	str	r2, [r3, #4]
          break;
 8002804:	e004      	b.n	8002810 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	2206      	movs	r2, #6
 800280a:	605a      	str	r2, [r3, #4]
          break;
 800280c:	e000      	b.n	8002810 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800280e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6818      	ldr	r0, [r3, #0]
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	6859      	ldr	r1, [r3, #4]
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	461a      	mov	r2, r3
 800281e:	f7ff fb71 	bl	8001f04 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4618      	mov	r0, r3
 8002828:	f7ff fc8d 	bl	8002146 <LL_ADC_REG_IsConversionOngoing>
 800282c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff fc99 	bl	800216c <LL_ADC_INJ_IsConversionOngoing>
 800283a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800283e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002842:	2b00      	cmp	r3, #0
 8002844:	f040 81a6 	bne.w	8002b94 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002848:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800284c:	2b00      	cmp	r3, #0
 800284e:	f040 81a1 	bne.w	8002b94 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6818      	ldr	r0, [r3, #0]
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	6819      	ldr	r1, [r3, #0]
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	461a      	mov	r2, r3
 8002860:	f7ff fb7c 	bl	8001f5c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	695a      	ldr	r2, [r3, #20]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	08db      	lsrs	r3, r3, #3
 8002870:	f003 0303 	and.w	r3, r3, #3
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	2b04      	cmp	r3, #4
 8002884:	d00a      	beq.n	800289c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6818      	ldr	r0, [r3, #0]
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	6919      	ldr	r1, [r3, #16]
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002896:	f7ff facd 	bl	8001e34 <LL_ADC_SetOffset>
 800289a:	e17b      	b.n	8002b94 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2100      	movs	r1, #0
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7ff faea 	bl	8001e7c <LL_ADC_GetOffsetChannel>
 80028a8:	4603      	mov	r3, r0
 80028aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d10a      	bne.n	80028c8 <HAL_ADC_ConfigChannel+0x148>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2100      	movs	r1, #0
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff fadf 	bl	8001e7c <LL_ADC_GetOffsetChannel>
 80028be:	4603      	mov	r3, r0
 80028c0:	0e9b      	lsrs	r3, r3, #26
 80028c2:	f003 021f 	and.w	r2, r3, #31
 80028c6:	e01e      	b.n	8002906 <HAL_ADC_ConfigChannel+0x186>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2100      	movs	r1, #0
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7ff fad4 	bl	8001e7c <LL_ADC_GetOffsetChannel>
 80028d4:	4603      	mov	r3, r0
 80028d6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80028de:	fa93 f3a3 	rbit	r3, r3
 80028e2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80028ea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80028ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d101      	bne.n	80028fa <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80028f6:	2320      	movs	r3, #32
 80028f8:	e004      	b.n	8002904 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80028fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80028fe:	fab3 f383 	clz	r3, r3
 8002902:	b2db      	uxtb	r3, r3
 8002904:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800290e:	2b00      	cmp	r3, #0
 8002910:	d105      	bne.n	800291e <HAL_ADC_ConfigChannel+0x19e>
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	0e9b      	lsrs	r3, r3, #26
 8002918:	f003 031f 	and.w	r3, r3, #31
 800291c:	e018      	b.n	8002950 <HAL_ADC_ConfigChannel+0x1d0>
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002926:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800292a:	fa93 f3a3 	rbit	r3, r3
 800292e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002936:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800293a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002942:	2320      	movs	r3, #32
 8002944:	e004      	b.n	8002950 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002946:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800294a:	fab3 f383 	clz	r3, r3
 800294e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002950:	429a      	cmp	r2, r3
 8002952:	d106      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2200      	movs	r2, #0
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff faa3 	bl	8001ea8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2101      	movs	r1, #1
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff fa87 	bl	8001e7c <LL_ADC_GetOffsetChannel>
 800296e:	4603      	mov	r3, r0
 8002970:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002974:	2b00      	cmp	r3, #0
 8002976:	d10a      	bne.n	800298e <HAL_ADC_ConfigChannel+0x20e>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2101      	movs	r1, #1
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff fa7c 	bl	8001e7c <LL_ADC_GetOffsetChannel>
 8002984:	4603      	mov	r3, r0
 8002986:	0e9b      	lsrs	r3, r3, #26
 8002988:	f003 021f 	and.w	r2, r3, #31
 800298c:	e01e      	b.n	80029cc <HAL_ADC_ConfigChannel+0x24c>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2101      	movs	r1, #1
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff fa71 	bl	8001e7c <LL_ADC_GetOffsetChannel>
 800299a:	4603      	mov	r3, r0
 800299c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80029a4:	fa93 f3a3 	rbit	r3, r3
 80029a8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80029ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80029b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80029b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d101      	bne.n	80029c0 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80029bc:	2320      	movs	r3, #32
 80029be:	e004      	b.n	80029ca <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80029c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80029c4:	fab3 f383 	clz	r3, r3
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d105      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x264>
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	0e9b      	lsrs	r3, r3, #26
 80029de:	f003 031f 	and.w	r3, r3, #31
 80029e2:	e018      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x296>
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80029f0:	fa93 f3a3 	rbit	r3, r3
 80029f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80029f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80029fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002a00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d101      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002a08:	2320      	movs	r3, #32
 8002a0a:	e004      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002a0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a10:	fab3 f383 	clz	r3, r3
 8002a14:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d106      	bne.n	8002a28 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	2101      	movs	r1, #1
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7ff fa40 	bl	8001ea8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2102      	movs	r1, #2
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff fa24 	bl	8001e7c <LL_ADC_GetOffsetChannel>
 8002a34:	4603      	mov	r3, r0
 8002a36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10a      	bne.n	8002a54 <HAL_ADC_ConfigChannel+0x2d4>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2102      	movs	r1, #2
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff fa19 	bl	8001e7c <LL_ADC_GetOffsetChannel>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	0e9b      	lsrs	r3, r3, #26
 8002a4e:	f003 021f 	and.w	r2, r3, #31
 8002a52:	e01e      	b.n	8002a92 <HAL_ADC_ConfigChannel+0x312>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2102      	movs	r1, #2
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7ff fa0e 	bl	8001e7c <LL_ADC_GetOffsetChannel>
 8002a60:	4603      	mov	r3, r0
 8002a62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a66:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a6a:	fa93 f3a3 	rbit	r3, r3
 8002a6e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002a72:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002a76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002a7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002a82:	2320      	movs	r3, #32
 8002a84:	e004      	b.n	8002a90 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002a86:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a8a:	fab3 f383 	clz	r3, r3
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d105      	bne.n	8002aaa <HAL_ADC_ConfigChannel+0x32a>
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	0e9b      	lsrs	r3, r3, #26
 8002aa4:	f003 031f 	and.w	r3, r3, #31
 8002aa8:	e016      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x358>
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002ab6:	fa93 f3a3 	rbit	r3, r3
 8002aba:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002abc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002abe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002ac2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002aca:	2320      	movs	r3, #32
 8002acc:	e004      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002ace:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002ad2:	fab3 f383 	clz	r3, r3
 8002ad6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d106      	bne.n	8002aea <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	2102      	movs	r1, #2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff f9df 	bl	8001ea8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2103      	movs	r1, #3
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff f9c3 	bl	8001e7c <LL_ADC_GetOffsetChannel>
 8002af6:	4603      	mov	r3, r0
 8002af8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d10a      	bne.n	8002b16 <HAL_ADC_ConfigChannel+0x396>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2103      	movs	r1, #3
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7ff f9b8 	bl	8001e7c <LL_ADC_GetOffsetChannel>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	0e9b      	lsrs	r3, r3, #26
 8002b10:	f003 021f 	and.w	r2, r3, #31
 8002b14:	e017      	b.n	8002b46 <HAL_ADC_ConfigChannel+0x3c6>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2103      	movs	r1, #3
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7ff f9ad 	bl	8001e7c <LL_ADC_GetOffsetChannel>
 8002b22:	4603      	mov	r3, r0
 8002b24:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b28:	fa93 f3a3 	rbit	r3, r3
 8002b2c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002b2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b30:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002b32:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002b38:	2320      	movs	r3, #32
 8002b3a:	e003      	b.n	8002b44 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002b3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b3e:	fab3 f383 	clz	r3, r3
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d105      	bne.n	8002b5e <HAL_ADC_ConfigChannel+0x3de>
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	0e9b      	lsrs	r3, r3, #26
 8002b58:	f003 031f 	and.w	r3, r3, #31
 8002b5c:	e011      	b.n	8002b82 <HAL_ADC_ConfigChannel+0x402>
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b64:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b66:	fa93 f3a3 	rbit	r3, r3
 8002b6a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002b6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b6e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002b70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d101      	bne.n	8002b7a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002b76:	2320      	movs	r3, #32
 8002b78:	e003      	b.n	8002b82 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002b7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b7c:	fab3 f383 	clz	r3, r3
 8002b80:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d106      	bne.n	8002b94 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	2103      	movs	r1, #3
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff f98a 	bl	8001ea8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7ff faad 	bl	80020f8 <LL_ADC_IsEnabled>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f040 813f 	bne.w	8002e24 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6818      	ldr	r0, [r3, #0]
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	6819      	ldr	r1, [r3, #0]
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	461a      	mov	r2, r3
 8002bb4:	f7ff f9fe 	bl	8001fb4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	4a8e      	ldr	r2, [pc, #568]	; (8002df8 <HAL_ADC_ConfigChannel+0x678>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	f040 8130 	bne.w	8002e24 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10b      	bne.n	8002bec <HAL_ADC_ConfigChannel+0x46c>
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	0e9b      	lsrs	r3, r3, #26
 8002bda:	3301      	adds	r3, #1
 8002bdc:	f003 031f 	and.w	r3, r3, #31
 8002be0:	2b09      	cmp	r3, #9
 8002be2:	bf94      	ite	ls
 8002be4:	2301      	movls	r3, #1
 8002be6:	2300      	movhi	r3, #0
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	e019      	b.n	8002c20 <HAL_ADC_ConfigChannel+0x4a0>
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bf4:	fa93 f3a3 	rbit	r3, r3
 8002bf8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002bfa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bfc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002bfe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d101      	bne.n	8002c08 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002c04:	2320      	movs	r3, #32
 8002c06:	e003      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002c08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c0a:	fab3 f383 	clz	r3, r3
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	3301      	adds	r3, #1
 8002c12:	f003 031f 	and.w	r3, r3, #31
 8002c16:	2b09      	cmp	r3, #9
 8002c18:	bf94      	ite	ls
 8002c1a:	2301      	movls	r3, #1
 8002c1c:	2300      	movhi	r3, #0
 8002c1e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d079      	beq.n	8002d18 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d107      	bne.n	8002c40 <HAL_ADC_ConfigChannel+0x4c0>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	0e9b      	lsrs	r3, r3, #26
 8002c36:	3301      	adds	r3, #1
 8002c38:	069b      	lsls	r3, r3, #26
 8002c3a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c3e:	e015      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x4ec>
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c48:	fa93 f3a3 	rbit	r3, r3
 8002c4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002c4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c50:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002c52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d101      	bne.n	8002c5c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002c58:	2320      	movs	r3, #32
 8002c5a:	e003      	b.n	8002c64 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002c5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c5e:	fab3 f383 	clz	r3, r3
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	3301      	adds	r3, #1
 8002c66:	069b      	lsls	r3, r3, #26
 8002c68:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d109      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x50c>
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	0e9b      	lsrs	r3, r3, #26
 8002c7e:	3301      	adds	r3, #1
 8002c80:	f003 031f 	and.w	r3, r3, #31
 8002c84:	2101      	movs	r1, #1
 8002c86:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8a:	e017      	b.n	8002cbc <HAL_ADC_ConfigChannel+0x53c>
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c94:	fa93 f3a3 	rbit	r3, r3
 8002c98:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002c9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c9c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002c9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002ca4:	2320      	movs	r3, #32
 8002ca6:	e003      	b.n	8002cb0 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002ca8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002caa:	fab3 f383 	clz	r3, r3
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	f003 031f 	and.w	r3, r3, #31
 8002cb6:	2101      	movs	r1, #1
 8002cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cbc:	ea42 0103 	orr.w	r1, r2, r3
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d10a      	bne.n	8002ce2 <HAL_ADC_ConfigChannel+0x562>
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	0e9b      	lsrs	r3, r3, #26
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	f003 021f 	and.w	r2, r3, #31
 8002cd8:	4613      	mov	r3, r2
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	4413      	add	r3, r2
 8002cde:	051b      	lsls	r3, r3, #20
 8002ce0:	e018      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x594>
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cea:	fa93 f3a3 	rbit	r3, r3
 8002cee:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002cfa:	2320      	movs	r3, #32
 8002cfc:	e003      	b.n	8002d06 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002cfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d00:	fab3 f383 	clz	r3, r3
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	3301      	adds	r3, #1
 8002d08:	f003 021f 	and.w	r2, r3, #31
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	4413      	add	r3, r2
 8002d12:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d14:	430b      	orrs	r3, r1
 8002d16:	e080      	b.n	8002e1a <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d107      	bne.n	8002d34 <HAL_ADC_ConfigChannel+0x5b4>
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	0e9b      	lsrs	r3, r3, #26
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	069b      	lsls	r3, r3, #26
 8002d2e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d32:	e015      	b.n	8002d60 <HAL_ADC_ConfigChannel+0x5e0>
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d3c:	fa93 f3a3 	rbit	r3, r3
 8002d40:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d44:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d101      	bne.n	8002d50 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002d4c:	2320      	movs	r3, #32
 8002d4e:	e003      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d52:	fab3 f383 	clz	r3, r3
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	3301      	adds	r3, #1
 8002d5a:	069b      	lsls	r3, r3, #26
 8002d5c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d109      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x600>
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	0e9b      	lsrs	r3, r3, #26
 8002d72:	3301      	adds	r3, #1
 8002d74:	f003 031f 	and.w	r3, r3, #31
 8002d78:	2101      	movs	r1, #1
 8002d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d7e:	e017      	b.n	8002db0 <HAL_ADC_ConfigChannel+0x630>
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d86:	6a3b      	ldr	r3, [r7, #32]
 8002d88:	fa93 f3a3 	rbit	r3, r3
 8002d8c:	61fb      	str	r3, [r7, #28]
  return result;
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d101      	bne.n	8002d9c <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002d98:	2320      	movs	r3, #32
 8002d9a:	e003      	b.n	8002da4 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9e:	fab3 f383 	clz	r3, r3
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	3301      	adds	r3, #1
 8002da6:	f003 031f 	and.w	r3, r3, #31
 8002daa:	2101      	movs	r1, #1
 8002dac:	fa01 f303 	lsl.w	r3, r1, r3
 8002db0:	ea42 0103 	orr.w	r1, r2, r3
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10d      	bne.n	8002ddc <HAL_ADC_ConfigChannel+0x65c>
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	0e9b      	lsrs	r3, r3, #26
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	f003 021f 	and.w	r2, r3, #31
 8002dcc:	4613      	mov	r3, r2
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	4413      	add	r3, r2
 8002dd2:	3b1e      	subs	r3, #30
 8002dd4:	051b      	lsls	r3, r3, #20
 8002dd6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002dda:	e01d      	b.n	8002e18 <HAL_ADC_ConfigChannel+0x698>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	fa93 f3a3 	rbit	r3, r3
 8002de8:	613b      	str	r3, [r7, #16]
  return result;
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d103      	bne.n	8002dfc <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002df4:	2320      	movs	r3, #32
 8002df6:	e005      	b.n	8002e04 <HAL_ADC_ConfigChannel+0x684>
 8002df8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	fab3 f383 	clz	r3, r3
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	3301      	adds	r3, #1
 8002e06:	f003 021f 	and.w	r2, r3, #31
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	4413      	add	r3, r2
 8002e10:	3b1e      	subs	r3, #30
 8002e12:	051b      	lsls	r3, r3, #20
 8002e14:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e18:	430b      	orrs	r3, r1
 8002e1a:	683a      	ldr	r2, [r7, #0]
 8002e1c:	6892      	ldr	r2, [r2, #8]
 8002e1e:	4619      	mov	r1, r3
 8002e20:	f7ff f89c 	bl	8001f5c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	4b44      	ldr	r3, [pc, #272]	; (8002f3c <HAL_ADC_ConfigChannel+0x7bc>)
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d07a      	beq.n	8002f26 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e30:	4843      	ldr	r0, [pc, #268]	; (8002f40 <HAL_ADC_ConfigChannel+0x7c0>)
 8002e32:	f7fe fff1 	bl	8001e18 <LL_ADC_GetCommonPathInternalCh>
 8002e36:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a41      	ldr	r2, [pc, #260]	; (8002f44 <HAL_ADC_ConfigChannel+0x7c4>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d12c      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002e48:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d126      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a3c      	ldr	r2, [pc, #240]	; (8002f48 <HAL_ADC_ConfigChannel+0x7c8>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d004      	beq.n	8002e64 <HAL_ADC_ConfigChannel+0x6e4>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a3b      	ldr	r2, [pc, #236]	; (8002f4c <HAL_ADC_ConfigChannel+0x7cc>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d15d      	bne.n	8002f20 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002e68:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	4834      	ldr	r0, [pc, #208]	; (8002f40 <HAL_ADC_ConfigChannel+0x7c0>)
 8002e70:	f7fe ffbf 	bl	8001df2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e74:	4b36      	ldr	r3, [pc, #216]	; (8002f50 <HAL_ADC_ConfigChannel+0x7d0>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	099b      	lsrs	r3, r3, #6
 8002e7a:	4a36      	ldr	r2, [pc, #216]	; (8002f54 <HAL_ADC_ConfigChannel+0x7d4>)
 8002e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e80:	099b      	lsrs	r3, r3, #6
 8002e82:	1c5a      	adds	r2, r3, #1
 8002e84:	4613      	mov	r3, r2
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	4413      	add	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002e8e:	e002      	b.n	8002e96 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	3b01      	subs	r3, #1
 8002e94:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1f9      	bne.n	8002e90 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e9c:	e040      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a2d      	ldr	r2, [pc, #180]	; (8002f58 <HAL_ADC_ConfigChannel+0x7d8>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d118      	bne.n	8002eda <HAL_ADC_ConfigChannel+0x75a>
 8002ea8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002eac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d112      	bne.n	8002eda <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a23      	ldr	r2, [pc, #140]	; (8002f48 <HAL_ADC_ConfigChannel+0x7c8>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d004      	beq.n	8002ec8 <HAL_ADC_ConfigChannel+0x748>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a22      	ldr	r2, [pc, #136]	; (8002f4c <HAL_ADC_ConfigChannel+0x7cc>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d12d      	bne.n	8002f24 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ec8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ecc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	481b      	ldr	r0, [pc, #108]	; (8002f40 <HAL_ADC_ConfigChannel+0x7c0>)
 8002ed4:	f7fe ff8d 	bl	8001df2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ed8:	e024      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a1f      	ldr	r2, [pc, #124]	; (8002f5c <HAL_ADC_ConfigChannel+0x7dc>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d120      	bne.n	8002f26 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ee4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ee8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d11a      	bne.n	8002f26 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a14      	ldr	r2, [pc, #80]	; (8002f48 <HAL_ADC_ConfigChannel+0x7c8>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d115      	bne.n	8002f26 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002efa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002efe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f02:	4619      	mov	r1, r3
 8002f04:	480e      	ldr	r0, [pc, #56]	; (8002f40 <HAL_ADC_ConfigChannel+0x7c0>)
 8002f06:	f7fe ff74 	bl	8001df2 <LL_ADC_SetCommonPathInternalCh>
 8002f0a:	e00c      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f10:	f043 0220 	orr.w	r2, r3, #32
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002f1e:	e002      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f20:	bf00      	nop
 8002f22:	e000      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f24:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002f2e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	37d8      	adds	r7, #216	; 0xd8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	80080000 	.word	0x80080000
 8002f40:	50040300 	.word	0x50040300
 8002f44:	c7520000 	.word	0xc7520000
 8002f48:	50040000 	.word	0x50040000
 8002f4c:	50040200 	.word	0x50040200
 8002f50:	20000000 	.word	0x20000000
 8002f54:	053e2d63 	.word	0x053e2d63
 8002f58:	cb840000 	.word	0xcb840000
 8002f5c:	80000001 	.word	0x80000001

08002f60 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7ff f8c1 	bl	80020f8 <LL_ADC_IsEnabled>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d169      	bne.n	8003050 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	4b36      	ldr	r3, [pc, #216]	; (800305c <ADC_Enable+0xfc>)
 8002f84:	4013      	ands	r3, r2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00d      	beq.n	8002fa6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f8e:	f043 0210 	orr.w	r2, r3, #16
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f9a:	f043 0201 	orr.w	r2, r3, #1
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e055      	b.n	8003052 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff f890 	bl	80020d0 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002fb0:	482b      	ldr	r0, [pc, #172]	; (8003060 <ADC_Enable+0x100>)
 8002fb2:	f7fe ff31 	bl	8001e18 <LL_ADC_GetCommonPathInternalCh>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d013      	beq.n	8002fe8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fc0:	4b28      	ldr	r3, [pc, #160]	; (8003064 <ADC_Enable+0x104>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	099b      	lsrs	r3, r3, #6
 8002fc6:	4a28      	ldr	r2, [pc, #160]	; (8003068 <ADC_Enable+0x108>)
 8002fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fcc:	099b      	lsrs	r3, r3, #6
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	4413      	add	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002fda:	e002      	b.n	8002fe2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1f9      	bne.n	8002fdc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002fe8:	f7fe fee4 	bl	8001db4 <HAL_GetTick>
 8002fec:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002fee:	e028      	b.n	8003042 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff f87f 	bl	80020f8 <LL_ADC_IsEnabled>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d104      	bne.n	800300a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff f863 	bl	80020d0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800300a:	f7fe fed3 	bl	8001db4 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d914      	bls.n	8003042 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b01      	cmp	r3, #1
 8003024:	d00d      	beq.n	8003042 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800302a:	f043 0210 	orr.w	r2, r3, #16
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003036:	f043 0201 	orr.w	r2, r3, #1
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e007      	b.n	8003052 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0301 	and.w	r3, r3, #1
 800304c:	2b01      	cmp	r3, #1
 800304e:	d1cf      	bne.n	8002ff0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3710      	adds	r7, #16
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	8000003f 	.word	0x8000003f
 8003060:	50040300 	.word	0x50040300
 8003064:	20000000 	.word	0x20000000
 8003068:	053e2d63 	.word	0x053e2d63

0800306c <LL_ADC_IsEnabled>:
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 0301 	and.w	r3, r3, #1
 800307c:	2b01      	cmp	r3, #1
 800307e:	d101      	bne.n	8003084 <LL_ADC_IsEnabled+0x18>
 8003080:	2301      	movs	r3, #1
 8003082:	e000      	b.n	8003086 <LL_ADC_IsEnabled+0x1a>
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <LL_ADC_REG_IsConversionOngoing>:
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 0304 	and.w	r3, r3, #4
 80030a2:	2b04      	cmp	r3, #4
 80030a4:	d101      	bne.n	80030aa <LL_ADC_REG_IsConversionOngoing+0x18>
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80030b8:	b590      	push	{r4, r7, lr}
 80030ba:	b09f      	sub	sp, #124	; 0x7c
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030c2:	2300      	movs	r3, #0
 80030c4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d101      	bne.n	80030d6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80030d2:	2302      	movs	r3, #2
 80030d4:	e093      	b.n	80031fe <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2201      	movs	r2, #1
 80030da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80030de:	2300      	movs	r3, #0
 80030e0:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80030e2:	2300      	movs	r3, #0
 80030e4:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a47      	ldr	r2, [pc, #284]	; (8003208 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d102      	bne.n	80030f6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80030f0:	4b46      	ldr	r3, [pc, #280]	; (800320c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80030f2:	60bb      	str	r3, [r7, #8]
 80030f4:	e001      	b.n	80030fa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80030f6:	2300      	movs	r3, #0
 80030f8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10b      	bne.n	8003118 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003104:	f043 0220 	orr.w	r2, r3, #32
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e072      	b.n	80031fe <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	4618      	mov	r0, r3
 800311c:	f7ff ffb9 	bl	8003092 <LL_ADC_REG_IsConversionOngoing>
 8003120:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f7ff ffb3 	bl	8003092 <LL_ADC_REG_IsConversionOngoing>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d154      	bne.n	80031dc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003132:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003134:	2b00      	cmp	r3, #0
 8003136:	d151      	bne.n	80031dc <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003138:	4b35      	ldr	r3, [pc, #212]	; (8003210 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800313a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d02c      	beq.n	800319e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003144:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	6859      	ldr	r1, [r3, #4]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003156:	035b      	lsls	r3, r3, #13
 8003158:	430b      	orrs	r3, r1
 800315a:	431a      	orrs	r2, r3
 800315c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800315e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003160:	4829      	ldr	r0, [pc, #164]	; (8003208 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003162:	f7ff ff83 	bl	800306c <LL_ADC_IsEnabled>
 8003166:	4604      	mov	r4, r0
 8003168:	4828      	ldr	r0, [pc, #160]	; (800320c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800316a:	f7ff ff7f 	bl	800306c <LL_ADC_IsEnabled>
 800316e:	4603      	mov	r3, r0
 8003170:	431c      	orrs	r4, r3
 8003172:	4828      	ldr	r0, [pc, #160]	; (8003214 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003174:	f7ff ff7a 	bl	800306c <LL_ADC_IsEnabled>
 8003178:	4603      	mov	r3, r0
 800317a:	4323      	orrs	r3, r4
 800317c:	2b00      	cmp	r3, #0
 800317e:	d137      	bne.n	80031f0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003180:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003188:	f023 030f 	bic.w	r3, r3, #15
 800318c:	683a      	ldr	r2, [r7, #0]
 800318e:	6811      	ldr	r1, [r2, #0]
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	6892      	ldr	r2, [r2, #8]
 8003194:	430a      	orrs	r2, r1
 8003196:	431a      	orrs	r2, r3
 8003198:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800319a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800319c:	e028      	b.n	80031f0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800319e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80031a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031a8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80031aa:	4817      	ldr	r0, [pc, #92]	; (8003208 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80031ac:	f7ff ff5e 	bl	800306c <LL_ADC_IsEnabled>
 80031b0:	4604      	mov	r4, r0
 80031b2:	4816      	ldr	r0, [pc, #88]	; (800320c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80031b4:	f7ff ff5a 	bl	800306c <LL_ADC_IsEnabled>
 80031b8:	4603      	mov	r3, r0
 80031ba:	431c      	orrs	r4, r3
 80031bc:	4815      	ldr	r0, [pc, #84]	; (8003214 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80031be:	f7ff ff55 	bl	800306c <LL_ADC_IsEnabled>
 80031c2:	4603      	mov	r3, r0
 80031c4:	4323      	orrs	r3, r4
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d112      	bne.n	80031f0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80031ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80031d2:	f023 030f 	bic.w	r3, r3, #15
 80031d6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80031d8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80031da:	e009      	b.n	80031f0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031e0:	f043 0220 	orr.w	r2, r3, #32
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80031ee:	e000      	b.n	80031f2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80031f0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80031fa:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80031fe:	4618      	mov	r0, r3
 8003200:	377c      	adds	r7, #124	; 0x7c
 8003202:	46bd      	mov	sp, r7
 8003204:	bd90      	pop	{r4, r7, pc}
 8003206:	bf00      	nop
 8003208:	50040000 	.word	0x50040000
 800320c:	50040100 	.word	0x50040100
 8003210:	50040300 	.word	0x50040300
 8003214:	50040200 	.word	0x50040200

08003218 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f003 0307 	and.w	r3, r3, #7
 8003226:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003228:	4b0c      	ldr	r3, [pc, #48]	; (800325c <__NVIC_SetPriorityGrouping+0x44>)
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800322e:	68ba      	ldr	r2, [r7, #8]
 8003230:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003234:	4013      	ands	r3, r2
 8003236:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003240:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003244:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003248:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800324a:	4a04      	ldr	r2, [pc, #16]	; (800325c <__NVIC_SetPriorityGrouping+0x44>)
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	60d3      	str	r3, [r2, #12]
}
 8003250:	bf00      	nop
 8003252:	3714      	adds	r7, #20
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr
 800325c:	e000ed00 	.word	0xe000ed00

08003260 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003264:	4b04      	ldr	r3, [pc, #16]	; (8003278 <__NVIC_GetPriorityGrouping+0x18>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	0a1b      	lsrs	r3, r3, #8
 800326a:	f003 0307 	and.w	r3, r3, #7
}
 800326e:	4618      	mov	r0, r3
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr
 8003278:	e000ed00 	.word	0xe000ed00

0800327c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	4603      	mov	r3, r0
 8003284:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328a:	2b00      	cmp	r3, #0
 800328c:	db0b      	blt.n	80032a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800328e:	79fb      	ldrb	r3, [r7, #7]
 8003290:	f003 021f 	and.w	r2, r3, #31
 8003294:	4907      	ldr	r1, [pc, #28]	; (80032b4 <__NVIC_EnableIRQ+0x38>)
 8003296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329a:	095b      	lsrs	r3, r3, #5
 800329c:	2001      	movs	r0, #1
 800329e:	fa00 f202 	lsl.w	r2, r0, r2
 80032a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032a6:	bf00      	nop
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	e000e100 	.word	0xe000e100

080032b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	4603      	mov	r3, r0
 80032c0:	6039      	str	r1, [r7, #0]
 80032c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	db0a      	blt.n	80032e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	b2da      	uxtb	r2, r3
 80032d0:	490c      	ldr	r1, [pc, #48]	; (8003304 <__NVIC_SetPriority+0x4c>)
 80032d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d6:	0112      	lsls	r2, r2, #4
 80032d8:	b2d2      	uxtb	r2, r2
 80032da:	440b      	add	r3, r1
 80032dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032e0:	e00a      	b.n	80032f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	b2da      	uxtb	r2, r3
 80032e6:	4908      	ldr	r1, [pc, #32]	; (8003308 <__NVIC_SetPriority+0x50>)
 80032e8:	79fb      	ldrb	r3, [r7, #7]
 80032ea:	f003 030f 	and.w	r3, r3, #15
 80032ee:	3b04      	subs	r3, #4
 80032f0:	0112      	lsls	r2, r2, #4
 80032f2:	b2d2      	uxtb	r2, r2
 80032f4:	440b      	add	r3, r1
 80032f6:	761a      	strb	r2, [r3, #24]
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	e000e100 	.word	0xe000e100
 8003308:	e000ed00 	.word	0xe000ed00

0800330c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800330c:	b480      	push	{r7}
 800330e:	b089      	sub	sp, #36	; 0x24
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	f1c3 0307 	rsb	r3, r3, #7
 8003326:	2b04      	cmp	r3, #4
 8003328:	bf28      	it	cs
 800332a:	2304      	movcs	r3, #4
 800332c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	3304      	adds	r3, #4
 8003332:	2b06      	cmp	r3, #6
 8003334:	d902      	bls.n	800333c <NVIC_EncodePriority+0x30>
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	3b03      	subs	r3, #3
 800333a:	e000      	b.n	800333e <NVIC_EncodePriority+0x32>
 800333c:	2300      	movs	r3, #0
 800333e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003340:	f04f 32ff 	mov.w	r2, #4294967295
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	fa02 f303 	lsl.w	r3, r2, r3
 800334a:	43da      	mvns	r2, r3
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	401a      	ands	r2, r3
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003354:	f04f 31ff 	mov.w	r1, #4294967295
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	fa01 f303 	lsl.w	r3, r1, r3
 800335e:	43d9      	mvns	r1, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003364:	4313      	orrs	r3, r2
         );
}
 8003366:	4618      	mov	r0, r3
 8003368:	3724      	adds	r7, #36	; 0x24
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
	...

08003374 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3b01      	subs	r3, #1
 8003380:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003384:	d301      	bcc.n	800338a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003386:	2301      	movs	r3, #1
 8003388:	e00f      	b.n	80033aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800338a:	4a0a      	ldr	r2, [pc, #40]	; (80033b4 <SysTick_Config+0x40>)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	3b01      	subs	r3, #1
 8003390:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003392:	210f      	movs	r1, #15
 8003394:	f04f 30ff 	mov.w	r0, #4294967295
 8003398:	f7ff ff8e 	bl	80032b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800339c:	4b05      	ldr	r3, [pc, #20]	; (80033b4 <SysTick_Config+0x40>)
 800339e:	2200      	movs	r2, #0
 80033a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033a2:	4b04      	ldr	r3, [pc, #16]	; (80033b4 <SysTick_Config+0x40>)
 80033a4:	2207      	movs	r2, #7
 80033a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3708      	adds	r7, #8
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	e000e010 	.word	0xe000e010

080033b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f7ff ff29 	bl	8003218 <__NVIC_SetPriorityGrouping>
}
 80033c6:	bf00      	nop
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b086      	sub	sp, #24
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	4603      	mov	r3, r0
 80033d6:	60b9      	str	r1, [r7, #8]
 80033d8:	607a      	str	r2, [r7, #4]
 80033da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80033dc:	2300      	movs	r3, #0
 80033de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80033e0:	f7ff ff3e 	bl	8003260 <__NVIC_GetPriorityGrouping>
 80033e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	68b9      	ldr	r1, [r7, #8]
 80033ea:	6978      	ldr	r0, [r7, #20]
 80033ec:	f7ff ff8e 	bl	800330c <NVIC_EncodePriority>
 80033f0:	4602      	mov	r2, r0
 80033f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033f6:	4611      	mov	r1, r2
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7ff ff5d 	bl	80032b8 <__NVIC_SetPriority>
}
 80033fe:	bf00      	nop
 8003400:	3718      	adds	r7, #24
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}

08003406 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003406:	b580      	push	{r7, lr}
 8003408:	b082      	sub	sp, #8
 800340a:	af00      	add	r7, sp, #0
 800340c:	4603      	mov	r3, r0
 800340e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff ff31 	bl	800327c <__NVIC_EnableIRQ>
}
 800341a:	bf00      	nop
 800341c:	3708      	adds	r7, #8
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}

08003422 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003422:	b580      	push	{r7, lr}
 8003424:	b082      	sub	sp, #8
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7ff ffa2 	bl	8003374 <SysTick_Config>
 8003430:	4603      	mov	r3, r0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800343a:	b480      	push	{r7}
 800343c:	b085      	sub	sp, #20
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003442:	2300      	movs	r3, #0
 8003444:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d008      	beq.n	8003464 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2204      	movs	r2, #4
 8003456:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e022      	b.n	80034aa <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f022 020e 	bic.w	r2, r2, #14
 8003472:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 0201 	bic.w	r2, r2, #1
 8003482:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003488:	f003 021c 	and.w	r2, r3, #28
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003490:	2101      	movs	r1, #1
 8003492:	fa01 f202 	lsl.w	r2, r1, r2
 8003496:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80034a8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3714      	adds	r7, #20
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b084      	sub	sp, #16
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034be:	2300      	movs	r3, #0
 80034c0:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d005      	beq.n	80034da <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2204      	movs	r2, #4
 80034d2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	73fb      	strb	r3, [r7, #15]
 80034d8:	e029      	b.n	800352e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 020e 	bic.w	r2, r2, #14
 80034e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f022 0201 	bic.w	r2, r2, #1
 80034f8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034fe:	f003 021c 	and.w	r2, r3, #28
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003506:	2101      	movs	r1, #1
 8003508:	fa01 f202 	lsl.w	r2, r1, r2
 800350c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003522:	2b00      	cmp	r3, #0
 8003524:	d003      	beq.n	800352e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	4798      	blx	r3
    }
  }
  return status;
 800352e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003530:	4618      	mov	r0, r3
 8003532:	3710      	adds	r7, #16
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003538:	b480      	push	{r7}
 800353a:	b087      	sub	sp, #28
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003542:	2300      	movs	r3, #0
 8003544:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003546:	e17f      	b.n	8003848 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	2101      	movs	r1, #1
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	fa01 f303 	lsl.w	r3, r1, r3
 8003554:	4013      	ands	r3, r2
 8003556:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2b00      	cmp	r3, #0
 800355c:	f000 8171 	beq.w	8003842 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f003 0303 	and.w	r3, r3, #3
 8003568:	2b01      	cmp	r3, #1
 800356a:	d005      	beq.n	8003578 <HAL_GPIO_Init+0x40>
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 0303 	and.w	r3, r3, #3
 8003574:	2b02      	cmp	r3, #2
 8003576:	d130      	bne.n	80035da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	2203      	movs	r2, #3
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	43db      	mvns	r3, r3
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	4013      	ands	r3, r2
 800358e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	68da      	ldr	r2, [r3, #12]
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	693a      	ldr	r2, [r7, #16]
 800359e:	4313      	orrs	r3, r2
 80035a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80035ae:	2201      	movs	r2, #1
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	fa02 f303 	lsl.w	r3, r2, r3
 80035b6:	43db      	mvns	r3, r3
 80035b8:	693a      	ldr	r2, [r7, #16]
 80035ba:	4013      	ands	r3, r2
 80035bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	091b      	lsrs	r3, r3, #4
 80035c4:	f003 0201 	and.w	r2, r3, #1
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	fa02 f303 	lsl.w	r3, r2, r3
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	693a      	ldr	r2, [r7, #16]
 80035d8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	f003 0303 	and.w	r3, r3, #3
 80035e2:	2b03      	cmp	r3, #3
 80035e4:	d118      	bne.n	8003618 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80035ec:	2201      	movs	r2, #1
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	43db      	mvns	r3, r3
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	4013      	ands	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	08db      	lsrs	r3, r3, #3
 8003602:	f003 0201 	and.w	r2, r3, #1
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	4313      	orrs	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f003 0303 	and.w	r3, r3, #3
 8003620:	2b03      	cmp	r3, #3
 8003622:	d017      	beq.n	8003654 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	2203      	movs	r2, #3
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43db      	mvns	r3, r3
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	4013      	ands	r3, r2
 800363a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	4313      	orrs	r3, r2
 800364c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f003 0303 	and.w	r3, r3, #3
 800365c:	2b02      	cmp	r3, #2
 800365e:	d123      	bne.n	80036a8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	08da      	lsrs	r2, r3, #3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	3208      	adds	r2, #8
 8003668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800366c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	f003 0307 	and.w	r3, r3, #7
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	220f      	movs	r2, #15
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	43db      	mvns	r3, r3
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	4013      	ands	r3, r2
 8003682:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	691a      	ldr	r2, [r3, #16]
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	f003 0307 	and.w	r3, r3, #7
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	fa02 f303 	lsl.w	r3, r2, r3
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	4313      	orrs	r3, r2
 8003698:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	08da      	lsrs	r2, r3, #3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	3208      	adds	r2, #8
 80036a2:	6939      	ldr	r1, [r7, #16]
 80036a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	2203      	movs	r2, #3
 80036b4:	fa02 f303 	lsl.w	r3, r2, r3
 80036b8:	43db      	mvns	r3, r3
 80036ba:	693a      	ldr	r2, [r7, #16]
 80036bc:	4013      	ands	r3, r2
 80036be:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 0203 	and.w	r2, r3, #3
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	fa02 f303 	lsl.w	r3, r2, r3
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	693a      	ldr	r2, [r7, #16]
 80036da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 80ac 	beq.w	8003842 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036ea:	4b5f      	ldr	r3, [pc, #380]	; (8003868 <HAL_GPIO_Init+0x330>)
 80036ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036ee:	4a5e      	ldr	r2, [pc, #376]	; (8003868 <HAL_GPIO_Init+0x330>)
 80036f0:	f043 0301 	orr.w	r3, r3, #1
 80036f4:	6613      	str	r3, [r2, #96]	; 0x60
 80036f6:	4b5c      	ldr	r3, [pc, #368]	; (8003868 <HAL_GPIO_Init+0x330>)
 80036f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	60bb      	str	r3, [r7, #8]
 8003700:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003702:	4a5a      	ldr	r2, [pc, #360]	; (800386c <HAL_GPIO_Init+0x334>)
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	089b      	lsrs	r3, r3, #2
 8003708:	3302      	adds	r3, #2
 800370a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800370e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f003 0303 	and.w	r3, r3, #3
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	220f      	movs	r2, #15
 800371a:	fa02 f303 	lsl.w	r3, r2, r3
 800371e:	43db      	mvns	r3, r3
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	4013      	ands	r3, r2
 8003724:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800372c:	d025      	beq.n	800377a <HAL_GPIO_Init+0x242>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a4f      	ldr	r2, [pc, #316]	; (8003870 <HAL_GPIO_Init+0x338>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d01f      	beq.n	8003776 <HAL_GPIO_Init+0x23e>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a4e      	ldr	r2, [pc, #312]	; (8003874 <HAL_GPIO_Init+0x33c>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d019      	beq.n	8003772 <HAL_GPIO_Init+0x23a>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a4d      	ldr	r2, [pc, #308]	; (8003878 <HAL_GPIO_Init+0x340>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d013      	beq.n	800376e <HAL_GPIO_Init+0x236>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a4c      	ldr	r2, [pc, #304]	; (800387c <HAL_GPIO_Init+0x344>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d00d      	beq.n	800376a <HAL_GPIO_Init+0x232>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a4b      	ldr	r2, [pc, #300]	; (8003880 <HAL_GPIO_Init+0x348>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d007      	beq.n	8003766 <HAL_GPIO_Init+0x22e>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a4a      	ldr	r2, [pc, #296]	; (8003884 <HAL_GPIO_Init+0x34c>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d101      	bne.n	8003762 <HAL_GPIO_Init+0x22a>
 800375e:	2306      	movs	r3, #6
 8003760:	e00c      	b.n	800377c <HAL_GPIO_Init+0x244>
 8003762:	2307      	movs	r3, #7
 8003764:	e00a      	b.n	800377c <HAL_GPIO_Init+0x244>
 8003766:	2305      	movs	r3, #5
 8003768:	e008      	b.n	800377c <HAL_GPIO_Init+0x244>
 800376a:	2304      	movs	r3, #4
 800376c:	e006      	b.n	800377c <HAL_GPIO_Init+0x244>
 800376e:	2303      	movs	r3, #3
 8003770:	e004      	b.n	800377c <HAL_GPIO_Init+0x244>
 8003772:	2302      	movs	r3, #2
 8003774:	e002      	b.n	800377c <HAL_GPIO_Init+0x244>
 8003776:	2301      	movs	r3, #1
 8003778:	e000      	b.n	800377c <HAL_GPIO_Init+0x244>
 800377a:	2300      	movs	r3, #0
 800377c:	697a      	ldr	r2, [r7, #20]
 800377e:	f002 0203 	and.w	r2, r2, #3
 8003782:	0092      	lsls	r2, r2, #2
 8003784:	4093      	lsls	r3, r2
 8003786:	693a      	ldr	r2, [r7, #16]
 8003788:	4313      	orrs	r3, r2
 800378a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800378c:	4937      	ldr	r1, [pc, #220]	; (800386c <HAL_GPIO_Init+0x334>)
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	089b      	lsrs	r3, r3, #2
 8003792:	3302      	adds	r3, #2
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800379a:	4b3b      	ldr	r3, [pc, #236]	; (8003888 <HAL_GPIO_Init+0x350>)
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	43db      	mvns	r3, r3
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	4013      	ands	r3, r2
 80037a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80037be:	4a32      	ldr	r2, [pc, #200]	; (8003888 <HAL_GPIO_Init+0x350>)
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80037c4:	4b30      	ldr	r3, [pc, #192]	; (8003888 <HAL_GPIO_Init+0x350>)
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	43db      	mvns	r3, r3
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	4013      	ands	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d003      	beq.n	80037e8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80037e8:	4a27      	ldr	r2, [pc, #156]	; (8003888 <HAL_GPIO_Init+0x350>)
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80037ee:	4b26      	ldr	r3, [pc, #152]	; (8003888 <HAL_GPIO_Init+0x350>)
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	43db      	mvns	r3, r3
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	4013      	ands	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003812:	4a1d      	ldr	r2, [pc, #116]	; (8003888 <HAL_GPIO_Init+0x350>)
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003818:	4b1b      	ldr	r3, [pc, #108]	; (8003888 <HAL_GPIO_Init+0x350>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	43db      	mvns	r3, r3
 8003822:	693a      	ldr	r2, [r7, #16]
 8003824:	4013      	ands	r3, r2
 8003826:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d003      	beq.n	800383c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	4313      	orrs	r3, r2
 800383a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800383c:	4a12      	ldr	r2, [pc, #72]	; (8003888 <HAL_GPIO_Init+0x350>)
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	3301      	adds	r3, #1
 8003846:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	fa22 f303 	lsr.w	r3, r2, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	f47f ae78 	bne.w	8003548 <HAL_GPIO_Init+0x10>
  }
}
 8003858:	bf00      	nop
 800385a:	bf00      	nop
 800385c:	371c      	adds	r7, #28
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	40021000 	.word	0x40021000
 800386c:	40010000 	.word	0x40010000
 8003870:	48000400 	.word	0x48000400
 8003874:	48000800 	.word	0x48000800
 8003878:	48000c00 	.word	0x48000c00
 800387c:	48001000 	.word	0x48001000
 8003880:	48001400 	.word	0x48001400
 8003884:	48001800 	.word	0x48001800
 8003888:	40010400 	.word	0x40010400

0800388c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800388c:	b480      	push	{r7}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	460b      	mov	r3, r1
 8003896:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	691a      	ldr	r2, [r3, #16]
 800389c:	887b      	ldrh	r3, [r7, #2]
 800389e:	4013      	ands	r3, r2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d002      	beq.n	80038aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80038a4:	2301      	movs	r3, #1
 80038a6:	73fb      	strb	r3, [r7, #15]
 80038a8:	e001      	b.n	80038ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80038aa:	2300      	movs	r3, #0
 80038ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80038ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3714      	adds	r7, #20
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	460b      	mov	r3, r1
 80038c6:	807b      	strh	r3, [r7, #2]
 80038c8:	4613      	mov	r3, r2
 80038ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038cc:	787b      	ldrb	r3, [r7, #1]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d003      	beq.n	80038da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038d2:	887a      	ldrh	r2, [r7, #2]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80038d8:	e002      	b.n	80038e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038da:	887a      	ldrh	r2, [r7, #2]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038f0:	4b05      	ldr	r3, [pc, #20]	; (8003908 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a04      	ldr	r2, [pc, #16]	; (8003908 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80038f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038fa:	6013      	str	r3, [r2, #0]
}
 80038fc:	bf00      	nop
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	40007000 	.word	0x40007000

0800390c <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	460b      	mov	r3, r1
 8003916:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d10c      	bne.n	8003938 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800391e:	4b13      	ldr	r3, [pc, #76]	; (800396c <HAL_PWR_EnterSLEEPMode+0x60>)
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003926:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800392a:	d10e      	bne.n	800394a <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800392c:	f000 f8b0 	bl	8003a90 <HAL_PWREx_DisableLowPowerRunMode>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d009      	beq.n	800394a <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 8003936:	e016      	b.n	8003966 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8003938:	4b0c      	ldr	r3, [pc, #48]	; (800396c <HAL_PWR_EnterSLEEPMode+0x60>)
 800393a:	695b      	ldr	r3, [r3, #20]
 800393c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003940:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003944:	d001      	beq.n	800394a <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8003946:	f000 f893 	bl	8003a70 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800394a:	4b09      	ldr	r3, [pc, #36]	; (8003970 <HAL_PWR_EnterSLEEPMode+0x64>)
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	4a08      	ldr	r2, [pc, #32]	; (8003970 <HAL_PWR_EnterSLEEPMode+0x64>)
 8003950:	f023 0304 	bic.w	r3, r3, #4
 8003954:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003956:	78fb      	ldrb	r3, [r7, #3]
 8003958:	2b01      	cmp	r3, #1
 800395a:	d101      	bne.n	8003960 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800395c:	bf30      	wfi
 800395e:	e002      	b.n	8003966 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003960:	bf40      	sev
    __WFE();
 8003962:	bf20      	wfe
    __WFE();
 8003964:	bf20      	wfe
  }

}
 8003966:	3708      	adds	r7, #8
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}
 800396c:	40007000 	.word	0x40007000
 8003970:	e000ed00 	.word	0xe000ed00

08003974 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8003974:	b480      	push	{r7}
 8003976:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 8003978:	4b09      	ldr	r3, [pc, #36]	; (80039a0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f023 0307 	bic.w	r3, r3, #7
 8003980:	4a07      	ldr	r2, [pc, #28]	; (80039a0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8003982:	f043 0303 	orr.w	r3, r3, #3
 8003986:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003988:	4b06      	ldr	r3, [pc, #24]	; (80039a4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	4a05      	ldr	r2, [pc, #20]	; (80039a4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800398e:	f043 0304 	orr.w	r3, r3, #4
 8003992:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8003994:	bf30      	wfi
}
 8003996:	bf00      	nop
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr
 80039a0:	40007000 	.word	0x40007000
 80039a4:	e000ed00 	.word	0xe000ed00

080039a8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80039ac:	4b04      	ldr	r3, [pc, #16]	; (80039c0 <HAL_PWREx_GetVoltageRange+0x18>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	40007000 	.word	0x40007000

080039c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039d2:	d130      	bne.n	8003a36 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80039d4:	4b23      	ldr	r3, [pc, #140]	; (8003a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80039dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039e0:	d038      	beq.n	8003a54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80039e2:	4b20      	ldr	r3, [pc, #128]	; (8003a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80039ea:	4a1e      	ldr	r2, [pc, #120]	; (8003a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039f0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80039f2:	4b1d      	ldr	r3, [pc, #116]	; (8003a68 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2232      	movs	r2, #50	; 0x32
 80039f8:	fb02 f303 	mul.w	r3, r2, r3
 80039fc:	4a1b      	ldr	r2, [pc, #108]	; (8003a6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80039fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003a02:	0c9b      	lsrs	r3, r3, #18
 8003a04:	3301      	adds	r3, #1
 8003a06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a08:	e002      	b.n	8003a10 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	3b01      	subs	r3, #1
 8003a0e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a10:	4b14      	ldr	r3, [pc, #80]	; (8003a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a12:	695b      	ldr	r3, [r3, #20]
 8003a14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a1c:	d102      	bne.n	8003a24 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1f2      	bne.n	8003a0a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a24:	4b0f      	ldr	r3, [pc, #60]	; (8003a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a26:	695b      	ldr	r3, [r3, #20]
 8003a28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a30:	d110      	bne.n	8003a54 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e00f      	b.n	8003a56 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a36:	4b0b      	ldr	r3, [pc, #44]	; (8003a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a42:	d007      	beq.n	8003a54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a44:	4b07      	ldr	r3, [pc, #28]	; (8003a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a4c:	4a05      	ldr	r2, [pc, #20]	; (8003a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a52:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003a54:	2300      	movs	r3, #0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3714      	adds	r7, #20
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	40007000 	.word	0x40007000
 8003a68:	20000000 	.word	0x20000000
 8003a6c:	431bde83 	.word	0x431bde83

08003a70 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8003a74:	4b05      	ldr	r3, [pc, #20]	; (8003a8c <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a04      	ldr	r2, [pc, #16]	; (8003a8c <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8003a7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a7e:	6013      	str	r3, [r2, #0]
}
 8003a80:	bf00      	nop
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	40007000 	.word	0x40007000

08003a90 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8003a96:	4b17      	ldr	r3, [pc, #92]	; (8003af4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a16      	ldr	r2, [pc, #88]	; (8003af4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003a9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003aa0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003aa2:	4b15      	ldr	r3, [pc, #84]	; (8003af8 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2232      	movs	r2, #50	; 0x32
 8003aa8:	fb02 f303 	mul.w	r3, r2, r3
 8003aac:	4a13      	ldr	r2, [pc, #76]	; (8003afc <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8003aae:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab2:	0c9b      	lsrs	r3, r3, #18
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8003ab8:	e002      	b.n	8003ac0 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	3b01      	subs	r3, #1
 8003abe:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8003ac0:	4b0c      	ldr	r3, [pc, #48]	; (8003af4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003ac2:	695b      	ldr	r3, [r3, #20]
 8003ac4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ac8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003acc:	d102      	bne.n	8003ad4 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d1f2      	bne.n	8003aba <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8003ad4:	4b07      	ldr	r3, [pc, #28]	; (8003af4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003ad6:	695b      	ldr	r3, [r3, #20]
 8003ad8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003adc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ae0:	d101      	bne.n	8003ae6 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e000      	b.n	8003ae8 <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	370c      	adds	r7, #12
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	40007000 	.word	0x40007000
 8003af8:	20000000 	.word	0x20000000
 8003afc:	431bde83 	.word	0x431bde83

08003b00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b088      	sub	sp, #32
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e3ca      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b12:	4b97      	ldr	r3, [pc, #604]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f003 030c 	and.w	r3, r3, #12
 8003b1a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b1c:	4b94      	ldr	r3, [pc, #592]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	f003 0303 	and.w	r3, r3, #3
 8003b24:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0310 	and.w	r3, r3, #16
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	f000 80e4 	beq.w	8003cfc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d007      	beq.n	8003b4a <HAL_RCC_OscConfig+0x4a>
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	2b0c      	cmp	r3, #12
 8003b3e:	f040 808b 	bne.w	8003c58 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	f040 8087 	bne.w	8003c58 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b4a:	4b89      	ldr	r3, [pc, #548]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d005      	beq.n	8003b62 <HAL_RCC_OscConfig+0x62>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e3a2      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a1a      	ldr	r2, [r3, #32]
 8003b66:	4b82      	ldr	r3, [pc, #520]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0308 	and.w	r3, r3, #8
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d004      	beq.n	8003b7c <HAL_RCC_OscConfig+0x7c>
 8003b72:	4b7f      	ldr	r3, [pc, #508]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b7a:	e005      	b.n	8003b88 <HAL_RCC_OscConfig+0x88>
 8003b7c:	4b7c      	ldr	r3, [pc, #496]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b82:	091b      	lsrs	r3, r3, #4
 8003b84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d223      	bcs.n	8003bd4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	4618      	mov	r0, r3
 8003b92:	f000 fd55 	bl	8004640 <RCC_SetFlashLatencyFromMSIRange>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d001      	beq.n	8003ba0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e383      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ba0:	4b73      	ldr	r3, [pc, #460]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a72      	ldr	r2, [pc, #456]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003ba6:	f043 0308 	orr.w	r3, r3, #8
 8003baa:	6013      	str	r3, [r2, #0]
 8003bac:	4b70      	ldr	r3, [pc, #448]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	496d      	ldr	r1, [pc, #436]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bbe:	4b6c      	ldr	r3, [pc, #432]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	69db      	ldr	r3, [r3, #28]
 8003bca:	021b      	lsls	r3, r3, #8
 8003bcc:	4968      	ldr	r1, [pc, #416]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	604b      	str	r3, [r1, #4]
 8003bd2:	e025      	b.n	8003c20 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bd4:	4b66      	ldr	r3, [pc, #408]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a65      	ldr	r2, [pc, #404]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003bda:	f043 0308 	orr.w	r3, r3, #8
 8003bde:	6013      	str	r3, [r2, #0]
 8003be0:	4b63      	ldr	r3, [pc, #396]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	4960      	ldr	r1, [pc, #384]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bf2:	4b5f      	ldr	r3, [pc, #380]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	69db      	ldr	r3, [r3, #28]
 8003bfe:	021b      	lsls	r3, r3, #8
 8003c00:	495b      	ldr	r1, [pc, #364]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d109      	bne.n	8003c20 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a1b      	ldr	r3, [r3, #32]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f000 fd15 	bl	8004640 <RCC_SetFlashLatencyFromMSIRange>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e343      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c20:	f000 fc4a 	bl	80044b8 <HAL_RCC_GetSysClockFreq>
 8003c24:	4602      	mov	r2, r0
 8003c26:	4b52      	ldr	r3, [pc, #328]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	091b      	lsrs	r3, r3, #4
 8003c2c:	f003 030f 	and.w	r3, r3, #15
 8003c30:	4950      	ldr	r1, [pc, #320]	; (8003d74 <HAL_RCC_OscConfig+0x274>)
 8003c32:	5ccb      	ldrb	r3, [r1, r3]
 8003c34:	f003 031f 	and.w	r3, r3, #31
 8003c38:	fa22 f303 	lsr.w	r3, r2, r3
 8003c3c:	4a4e      	ldr	r2, [pc, #312]	; (8003d78 <HAL_RCC_OscConfig+0x278>)
 8003c3e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c40:	4b4e      	ldr	r3, [pc, #312]	; (8003d7c <HAL_RCC_OscConfig+0x27c>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7fe f865 	bl	8001d14 <HAL_InitTick>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c4e:	7bfb      	ldrb	r3, [r7, #15]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d052      	beq.n	8003cfa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003c54:	7bfb      	ldrb	r3, [r7, #15]
 8003c56:	e327      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	699b      	ldr	r3, [r3, #24]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d032      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c60:	4b43      	ldr	r3, [pc, #268]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a42      	ldr	r2, [pc, #264]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003c66:	f043 0301 	orr.w	r3, r3, #1
 8003c6a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c6c:	f7fe f8a2 	bl	8001db4 <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c74:	f7fe f89e 	bl	8001db4 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e310      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c86:	4b3a      	ldr	r3, [pc, #232]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d0f0      	beq.n	8003c74 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c92:	4b37      	ldr	r3, [pc, #220]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a36      	ldr	r2, [pc, #216]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003c98:	f043 0308 	orr.w	r3, r3, #8
 8003c9c:	6013      	str	r3, [r2, #0]
 8003c9e:	4b34      	ldr	r3, [pc, #208]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a1b      	ldr	r3, [r3, #32]
 8003caa:	4931      	ldr	r1, [pc, #196]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cb0:	4b2f      	ldr	r3, [pc, #188]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	69db      	ldr	r3, [r3, #28]
 8003cbc:	021b      	lsls	r3, r3, #8
 8003cbe:	492c      	ldr	r1, [pc, #176]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	604b      	str	r3, [r1, #4]
 8003cc4:	e01a      	b.n	8003cfc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003cc6:	4b2a      	ldr	r3, [pc, #168]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a29      	ldr	r2, [pc, #164]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003ccc:	f023 0301 	bic.w	r3, r3, #1
 8003cd0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003cd2:	f7fe f86f 	bl	8001db4 <HAL_GetTick>
 8003cd6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003cd8:	e008      	b.n	8003cec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003cda:	f7fe f86b 	bl	8001db4 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d901      	bls.n	8003cec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e2dd      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003cec:	4b20      	ldr	r3, [pc, #128]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1f0      	bne.n	8003cda <HAL_RCC_OscConfig+0x1da>
 8003cf8:	e000      	b.n	8003cfc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cfa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0301 	and.w	r3, r3, #1
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d074      	beq.n	8003df2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	2b08      	cmp	r3, #8
 8003d0c:	d005      	beq.n	8003d1a <HAL_RCC_OscConfig+0x21a>
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	2b0c      	cmp	r3, #12
 8003d12:	d10e      	bne.n	8003d32 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	2b03      	cmp	r3, #3
 8003d18:	d10b      	bne.n	8003d32 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d1a:	4b15      	ldr	r3, [pc, #84]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d064      	beq.n	8003df0 <HAL_RCC_OscConfig+0x2f0>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d160      	bne.n	8003df0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e2ba      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d3a:	d106      	bne.n	8003d4a <HAL_RCC_OscConfig+0x24a>
 8003d3c:	4b0c      	ldr	r3, [pc, #48]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a0b      	ldr	r2, [pc, #44]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003d42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d46:	6013      	str	r3, [r2, #0]
 8003d48:	e026      	b.n	8003d98 <HAL_RCC_OscConfig+0x298>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d52:	d115      	bne.n	8003d80 <HAL_RCC_OscConfig+0x280>
 8003d54:	4b06      	ldr	r3, [pc, #24]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a05      	ldr	r2, [pc, #20]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003d5a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d5e:	6013      	str	r3, [r2, #0]
 8003d60:	4b03      	ldr	r3, [pc, #12]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a02      	ldr	r2, [pc, #8]	; (8003d70 <HAL_RCC_OscConfig+0x270>)
 8003d66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d6a:	6013      	str	r3, [r2, #0]
 8003d6c:	e014      	b.n	8003d98 <HAL_RCC_OscConfig+0x298>
 8003d6e:	bf00      	nop
 8003d70:	40021000 	.word	0x40021000
 8003d74:	0800be5c 	.word	0x0800be5c
 8003d78:	20000000 	.word	0x20000000
 8003d7c:	20000004 	.word	0x20000004
 8003d80:	4ba0      	ldr	r3, [pc, #640]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a9f      	ldr	r2, [pc, #636]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003d86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d8a:	6013      	str	r3, [r2, #0]
 8003d8c:	4b9d      	ldr	r3, [pc, #628]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a9c      	ldr	r2, [pc, #624]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003d92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d013      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da0:	f7fe f808 	bl	8001db4 <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003da6:	e008      	b.n	8003dba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003da8:	f7fe f804 	bl	8001db4 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b64      	cmp	r3, #100	; 0x64
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e276      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dba:	4b92      	ldr	r3, [pc, #584]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d0f0      	beq.n	8003da8 <HAL_RCC_OscConfig+0x2a8>
 8003dc6:	e014      	b.n	8003df2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc8:	f7fd fff4 	bl	8001db4 <HAL_GetTick>
 8003dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003dce:	e008      	b.n	8003de2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dd0:	f7fd fff0 	bl	8001db4 <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	2b64      	cmp	r3, #100	; 0x64
 8003ddc:	d901      	bls.n	8003de2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e262      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003de2:	4b88      	ldr	r3, [pc, #544]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1f0      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x2d0>
 8003dee:	e000      	b.n	8003df2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0302 	and.w	r3, r3, #2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d060      	beq.n	8003ec0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	2b04      	cmp	r3, #4
 8003e02:	d005      	beq.n	8003e10 <HAL_RCC_OscConfig+0x310>
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	2b0c      	cmp	r3, #12
 8003e08:	d119      	bne.n	8003e3e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d116      	bne.n	8003e3e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e10:	4b7c      	ldr	r3, [pc, #496]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d005      	beq.n	8003e28 <HAL_RCC_OscConfig+0x328>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d101      	bne.n	8003e28 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e23f      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e28:	4b76      	ldr	r3, [pc, #472]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	691b      	ldr	r3, [r3, #16]
 8003e34:	061b      	lsls	r3, r3, #24
 8003e36:	4973      	ldr	r1, [pc, #460]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e3c:	e040      	b.n	8003ec0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d023      	beq.n	8003e8e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e46:	4b6f      	ldr	r3, [pc, #444]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a6e      	ldr	r2, [pc, #440]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003e4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e52:	f7fd ffaf 	bl	8001db4 <HAL_GetTick>
 8003e56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e58:	e008      	b.n	8003e6c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e5a:	f7fd ffab 	bl	8001db4 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e21d      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e6c:	4b65      	ldr	r3, [pc, #404]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0f0      	beq.n	8003e5a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e78:	4b62      	ldr	r3, [pc, #392]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	061b      	lsls	r3, r3, #24
 8003e86:	495f      	ldr	r1, [pc, #380]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	604b      	str	r3, [r1, #4]
 8003e8c:	e018      	b.n	8003ec0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e8e:	4b5d      	ldr	r3, [pc, #372]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a5c      	ldr	r2, [pc, #368]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003e94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e9a:	f7fd ff8b 	bl	8001db4 <HAL_GetTick>
 8003e9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ea0:	e008      	b.n	8003eb4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ea2:	f7fd ff87 	bl	8001db4 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d901      	bls.n	8003eb4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e1f9      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003eb4:	4b53      	ldr	r3, [pc, #332]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1f0      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0308 	and.w	r3, r3, #8
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d03c      	beq.n	8003f46 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	695b      	ldr	r3, [r3, #20]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d01c      	beq.n	8003f0e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ed4:	4b4b      	ldr	r3, [pc, #300]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003eda:	4a4a      	ldr	r2, [pc, #296]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003edc:	f043 0301 	orr.w	r3, r3, #1
 8003ee0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee4:	f7fd ff66 	bl	8001db4 <HAL_GetTick>
 8003ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003eea:	e008      	b.n	8003efe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eec:	f7fd ff62 	bl	8001db4 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e1d4      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003efe:	4b41      	ldr	r3, [pc, #260]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003f00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d0ef      	beq.n	8003eec <HAL_RCC_OscConfig+0x3ec>
 8003f0c:	e01b      	b.n	8003f46 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f0e:	4b3d      	ldr	r3, [pc, #244]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003f10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f14:	4a3b      	ldr	r2, [pc, #236]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003f16:	f023 0301 	bic.w	r3, r3, #1
 8003f1a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f1e:	f7fd ff49 	bl	8001db4 <HAL_GetTick>
 8003f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f24:	e008      	b.n	8003f38 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f26:	f7fd ff45 	bl	8001db4 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e1b7      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f38:	4b32      	ldr	r3, [pc, #200]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003f3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1ef      	bne.n	8003f26 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0304 	and.w	r3, r3, #4
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f000 80a6 	beq.w	80040a0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f54:	2300      	movs	r3, #0
 8003f56:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f58:	4b2a      	ldr	r3, [pc, #168]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003f5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d10d      	bne.n	8003f80 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f64:	4b27      	ldr	r3, [pc, #156]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003f66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f68:	4a26      	ldr	r2, [pc, #152]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003f6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f6e:	6593      	str	r3, [r2, #88]	; 0x58
 8003f70:	4b24      	ldr	r3, [pc, #144]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f78:	60bb      	str	r3, [r7, #8]
 8003f7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f80:	4b21      	ldr	r3, [pc, #132]	; (8004008 <HAL_RCC_OscConfig+0x508>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d118      	bne.n	8003fbe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f8c:	4b1e      	ldr	r3, [pc, #120]	; (8004008 <HAL_RCC_OscConfig+0x508>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a1d      	ldr	r2, [pc, #116]	; (8004008 <HAL_RCC_OscConfig+0x508>)
 8003f92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f98:	f7fd ff0c 	bl	8001db4 <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fa0:	f7fd ff08 	bl	8001db4 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e17a      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fb2:	4b15      	ldr	r3, [pc, #84]	; (8004008 <HAL_RCC_OscConfig+0x508>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d0f0      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d108      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x4d8>
 8003fc6:	4b0f      	ldr	r3, [pc, #60]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fcc:	4a0d      	ldr	r2, [pc, #52]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003fce:	f043 0301 	orr.w	r3, r3, #1
 8003fd2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fd6:	e029      	b.n	800402c <HAL_RCC_OscConfig+0x52c>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	2b05      	cmp	r3, #5
 8003fde:	d115      	bne.n	800400c <HAL_RCC_OscConfig+0x50c>
 8003fe0:	4b08      	ldr	r3, [pc, #32]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fe6:	4a07      	ldr	r2, [pc, #28]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003fe8:	f043 0304 	orr.w	r3, r3, #4
 8003fec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ff0:	4b04      	ldr	r3, [pc, #16]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ff6:	4a03      	ldr	r2, [pc, #12]	; (8004004 <HAL_RCC_OscConfig+0x504>)
 8003ff8:	f043 0301 	orr.w	r3, r3, #1
 8003ffc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004000:	e014      	b.n	800402c <HAL_RCC_OscConfig+0x52c>
 8004002:	bf00      	nop
 8004004:	40021000 	.word	0x40021000
 8004008:	40007000 	.word	0x40007000
 800400c:	4b9c      	ldr	r3, [pc, #624]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 800400e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004012:	4a9b      	ldr	r2, [pc, #620]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004014:	f023 0301 	bic.w	r3, r3, #1
 8004018:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800401c:	4b98      	ldr	r3, [pc, #608]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 800401e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004022:	4a97      	ldr	r2, [pc, #604]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004024:	f023 0304 	bic.w	r3, r3, #4
 8004028:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d016      	beq.n	8004062 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004034:	f7fd febe 	bl	8001db4 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800403a:	e00a      	b.n	8004052 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800403c:	f7fd feba 	bl	8001db4 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	f241 3288 	movw	r2, #5000	; 0x1388
 800404a:	4293      	cmp	r3, r2
 800404c:	d901      	bls.n	8004052 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e12a      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004052:	4b8b      	ldr	r3, [pc, #556]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004058:	f003 0302 	and.w	r3, r3, #2
 800405c:	2b00      	cmp	r3, #0
 800405e:	d0ed      	beq.n	800403c <HAL_RCC_OscConfig+0x53c>
 8004060:	e015      	b.n	800408e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004062:	f7fd fea7 	bl	8001db4 <HAL_GetTick>
 8004066:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004068:	e00a      	b.n	8004080 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800406a:	f7fd fea3 	bl	8001db4 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	f241 3288 	movw	r2, #5000	; 0x1388
 8004078:	4293      	cmp	r3, r2
 800407a:	d901      	bls.n	8004080 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e113      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004080:	4b7f      	ldr	r3, [pc, #508]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d1ed      	bne.n	800406a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800408e:	7ffb      	ldrb	r3, [r7, #31]
 8004090:	2b01      	cmp	r3, #1
 8004092:	d105      	bne.n	80040a0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004094:	4b7a      	ldr	r3, [pc, #488]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004096:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004098:	4a79      	ldr	r2, [pc, #484]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 800409a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800409e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 80fe 	beq.w	80042a6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	f040 80d0 	bne.w	8004254 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80040b4:	4b72      	ldr	r3, [pc, #456]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	f003 0203 	and.w	r2, r3, #3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d130      	bne.n	800412a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d2:	3b01      	subs	r3, #1
 80040d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d127      	bne.n	800412a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d11f      	bne.n	800412a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80040f4:	2a07      	cmp	r2, #7
 80040f6:	bf14      	ite	ne
 80040f8:	2201      	movne	r2, #1
 80040fa:	2200      	moveq	r2, #0
 80040fc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040fe:	4293      	cmp	r3, r2
 8004100:	d113      	bne.n	800412a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800410c:	085b      	lsrs	r3, r3, #1
 800410e:	3b01      	subs	r3, #1
 8004110:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004112:	429a      	cmp	r2, r3
 8004114:	d109      	bne.n	800412a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004120:	085b      	lsrs	r3, r3, #1
 8004122:	3b01      	subs	r3, #1
 8004124:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004126:	429a      	cmp	r2, r3
 8004128:	d06e      	beq.n	8004208 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	2b0c      	cmp	r3, #12
 800412e:	d069      	beq.n	8004204 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004130:	4b53      	ldr	r3, [pc, #332]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d105      	bne.n	8004148 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800413c:	4b50      	ldr	r3, [pc, #320]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d001      	beq.n	800414c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e0ad      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800414c:	4b4c      	ldr	r3, [pc, #304]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a4b      	ldr	r2, [pc, #300]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004152:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004156:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004158:	f7fd fe2c 	bl	8001db4 <HAL_GetTick>
 800415c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800415e:	e008      	b.n	8004172 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004160:	f7fd fe28 	bl	8001db4 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e09a      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004172:	4b43      	ldr	r3, [pc, #268]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1f0      	bne.n	8004160 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800417e:	4b40      	ldr	r3, [pc, #256]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004180:	68da      	ldr	r2, [r3, #12]
 8004182:	4b40      	ldr	r3, [pc, #256]	; (8004284 <HAL_RCC_OscConfig+0x784>)
 8004184:	4013      	ands	r3, r2
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800418e:	3a01      	subs	r2, #1
 8004190:	0112      	lsls	r2, r2, #4
 8004192:	4311      	orrs	r1, r2
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004198:	0212      	lsls	r2, r2, #8
 800419a:	4311      	orrs	r1, r2
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80041a0:	0852      	lsrs	r2, r2, #1
 80041a2:	3a01      	subs	r2, #1
 80041a4:	0552      	lsls	r2, r2, #21
 80041a6:	4311      	orrs	r1, r2
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80041ac:	0852      	lsrs	r2, r2, #1
 80041ae:	3a01      	subs	r2, #1
 80041b0:	0652      	lsls	r2, r2, #25
 80041b2:	4311      	orrs	r1, r2
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041b8:	0912      	lsrs	r2, r2, #4
 80041ba:	0452      	lsls	r2, r2, #17
 80041bc:	430a      	orrs	r2, r1
 80041be:	4930      	ldr	r1, [pc, #192]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80041c4:	4b2e      	ldr	r3, [pc, #184]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a2d      	ldr	r2, [pc, #180]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 80041ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041d0:	4b2b      	ldr	r3, [pc, #172]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	4a2a      	ldr	r2, [pc, #168]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 80041d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80041dc:	f7fd fdea 	bl	8001db4 <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041e2:	e008      	b.n	80041f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041e4:	f7fd fde6 	bl	8001db4 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e058      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041f6:	4b22      	ldr	r3, [pc, #136]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d0f0      	beq.n	80041e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004202:	e050      	b.n	80042a6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e04f      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004208:	4b1d      	ldr	r3, [pc, #116]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d148      	bne.n	80042a6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004214:	4b1a      	ldr	r3, [pc, #104]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a19      	ldr	r2, [pc, #100]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 800421a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800421e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004220:	4b17      	ldr	r3, [pc, #92]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	4a16      	ldr	r2, [pc, #88]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004226:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800422a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800422c:	f7fd fdc2 	bl	8001db4 <HAL_GetTick>
 8004230:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004232:	e008      	b.n	8004246 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004234:	f7fd fdbe 	bl	8001db4 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	2b02      	cmp	r3, #2
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e030      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004246:	4b0e      	ldr	r3, [pc, #56]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d0f0      	beq.n	8004234 <HAL_RCC_OscConfig+0x734>
 8004252:	e028      	b.n	80042a6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	2b0c      	cmp	r3, #12
 8004258:	d023      	beq.n	80042a2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800425a:	4b09      	ldr	r3, [pc, #36]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a08      	ldr	r2, [pc, #32]	; (8004280 <HAL_RCC_OscConfig+0x780>)
 8004260:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004264:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004266:	f7fd fda5 	bl	8001db4 <HAL_GetTick>
 800426a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800426c:	e00c      	b.n	8004288 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800426e:	f7fd fda1 	bl	8001db4 <HAL_GetTick>
 8004272:	4602      	mov	r2, r0
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	2b02      	cmp	r3, #2
 800427a:	d905      	bls.n	8004288 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e013      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
 8004280:	40021000 	.word	0x40021000
 8004284:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004288:	4b09      	ldr	r3, [pc, #36]	; (80042b0 <HAL_RCC_OscConfig+0x7b0>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d1ec      	bne.n	800426e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004294:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <HAL_RCC_OscConfig+0x7b0>)
 8004296:	68da      	ldr	r2, [r3, #12]
 8004298:	4905      	ldr	r1, [pc, #20]	; (80042b0 <HAL_RCC_OscConfig+0x7b0>)
 800429a:	4b06      	ldr	r3, [pc, #24]	; (80042b4 <HAL_RCC_OscConfig+0x7b4>)
 800429c:	4013      	ands	r3, r2
 800429e:	60cb      	str	r3, [r1, #12]
 80042a0:	e001      	b.n	80042a6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e000      	b.n	80042a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80042a6:	2300      	movs	r3, #0
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3720      	adds	r7, #32
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40021000 	.word	0x40021000
 80042b4:	feeefffc 	.word	0xfeeefffc

080042b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d101      	bne.n	80042cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e0e7      	b.n	800449c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042cc:	4b75      	ldr	r3, [pc, #468]	; (80044a4 <HAL_RCC_ClockConfig+0x1ec>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0307 	and.w	r3, r3, #7
 80042d4:	683a      	ldr	r2, [r7, #0]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d910      	bls.n	80042fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042da:	4b72      	ldr	r3, [pc, #456]	; (80044a4 <HAL_RCC_ClockConfig+0x1ec>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f023 0207 	bic.w	r2, r3, #7
 80042e2:	4970      	ldr	r1, [pc, #448]	; (80044a4 <HAL_RCC_ClockConfig+0x1ec>)
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ea:	4b6e      	ldr	r3, [pc, #440]	; (80044a4 <HAL_RCC_ClockConfig+0x1ec>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0307 	and.w	r3, r3, #7
 80042f2:	683a      	ldr	r2, [r7, #0]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d001      	beq.n	80042fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e0cf      	b.n	800449c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d010      	beq.n	800432a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689a      	ldr	r2, [r3, #8]
 800430c:	4b66      	ldr	r3, [pc, #408]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004314:	429a      	cmp	r2, r3
 8004316:	d908      	bls.n	800432a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004318:	4b63      	ldr	r3, [pc, #396]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	4960      	ldr	r1, [pc, #384]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004326:	4313      	orrs	r3, r2
 8004328:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	2b00      	cmp	r3, #0
 8004334:	d04c      	beq.n	80043d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	2b03      	cmp	r3, #3
 800433c:	d107      	bne.n	800434e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800433e:	4b5a      	ldr	r3, [pc, #360]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d121      	bne.n	800438e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e0a6      	b.n	800449c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	2b02      	cmp	r3, #2
 8004354:	d107      	bne.n	8004366 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004356:	4b54      	ldr	r3, [pc, #336]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d115      	bne.n	800438e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e09a      	b.n	800449c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d107      	bne.n	800437e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800436e:	4b4e      	ldr	r3, [pc, #312]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d109      	bne.n	800438e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e08e      	b.n	800449c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800437e:	4b4a      	ldr	r3, [pc, #296]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004386:	2b00      	cmp	r3, #0
 8004388:	d101      	bne.n	800438e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e086      	b.n	800449c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800438e:	4b46      	ldr	r3, [pc, #280]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f023 0203 	bic.w	r2, r3, #3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	4943      	ldr	r1, [pc, #268]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 800439c:	4313      	orrs	r3, r2
 800439e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043a0:	f7fd fd08 	bl	8001db4 <HAL_GetTick>
 80043a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043a6:	e00a      	b.n	80043be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043a8:	f7fd fd04 	bl	8001db4 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e06e      	b.n	800449c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043be:	4b3a      	ldr	r3, [pc, #232]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f003 020c 	and.w	r2, r3, #12
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d1eb      	bne.n	80043a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d010      	beq.n	80043fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	689a      	ldr	r2, [r3, #8]
 80043e0:	4b31      	ldr	r3, [pc, #196]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d208      	bcs.n	80043fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043ec:	4b2e      	ldr	r3, [pc, #184]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	492b      	ldr	r1, [pc, #172]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043fe:	4b29      	ldr	r3, [pc, #164]	; (80044a4 <HAL_RCC_ClockConfig+0x1ec>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0307 	and.w	r3, r3, #7
 8004406:	683a      	ldr	r2, [r7, #0]
 8004408:	429a      	cmp	r2, r3
 800440a:	d210      	bcs.n	800442e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800440c:	4b25      	ldr	r3, [pc, #148]	; (80044a4 <HAL_RCC_ClockConfig+0x1ec>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f023 0207 	bic.w	r2, r3, #7
 8004414:	4923      	ldr	r1, [pc, #140]	; (80044a4 <HAL_RCC_ClockConfig+0x1ec>)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	4313      	orrs	r3, r2
 800441a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800441c:	4b21      	ldr	r3, [pc, #132]	; (80044a4 <HAL_RCC_ClockConfig+0x1ec>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0307 	and.w	r3, r3, #7
 8004424:	683a      	ldr	r2, [r7, #0]
 8004426:	429a      	cmp	r2, r3
 8004428:	d001      	beq.n	800442e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e036      	b.n	800449c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0304 	and.w	r3, r3, #4
 8004436:	2b00      	cmp	r3, #0
 8004438:	d008      	beq.n	800444c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800443a:	4b1b      	ldr	r3, [pc, #108]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	4918      	ldr	r1, [pc, #96]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004448:	4313      	orrs	r3, r2
 800444a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0308 	and.w	r3, r3, #8
 8004454:	2b00      	cmp	r3, #0
 8004456:	d009      	beq.n	800446c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004458:	4b13      	ldr	r3, [pc, #76]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	4910      	ldr	r1, [pc, #64]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004468:	4313      	orrs	r3, r2
 800446a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800446c:	f000 f824 	bl	80044b8 <HAL_RCC_GetSysClockFreq>
 8004470:	4602      	mov	r2, r0
 8004472:	4b0d      	ldr	r3, [pc, #52]	; (80044a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	091b      	lsrs	r3, r3, #4
 8004478:	f003 030f 	and.w	r3, r3, #15
 800447c:	490b      	ldr	r1, [pc, #44]	; (80044ac <HAL_RCC_ClockConfig+0x1f4>)
 800447e:	5ccb      	ldrb	r3, [r1, r3]
 8004480:	f003 031f 	and.w	r3, r3, #31
 8004484:	fa22 f303 	lsr.w	r3, r2, r3
 8004488:	4a09      	ldr	r2, [pc, #36]	; (80044b0 <HAL_RCC_ClockConfig+0x1f8>)
 800448a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800448c:	4b09      	ldr	r3, [pc, #36]	; (80044b4 <HAL_RCC_ClockConfig+0x1fc>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4618      	mov	r0, r3
 8004492:	f7fd fc3f 	bl	8001d14 <HAL_InitTick>
 8004496:	4603      	mov	r3, r0
 8004498:	72fb      	strb	r3, [r7, #11]

  return status;
 800449a:	7afb      	ldrb	r3, [r7, #11]
}
 800449c:	4618      	mov	r0, r3
 800449e:	3710      	adds	r7, #16
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	40022000 	.word	0x40022000
 80044a8:	40021000 	.word	0x40021000
 80044ac:	0800be5c 	.word	0x0800be5c
 80044b0:	20000000 	.word	0x20000000
 80044b4:	20000004 	.word	0x20000004

080044b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b089      	sub	sp, #36	; 0x24
 80044bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80044be:	2300      	movs	r3, #0
 80044c0:	61fb      	str	r3, [r7, #28]
 80044c2:	2300      	movs	r3, #0
 80044c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044c6:	4b3e      	ldr	r3, [pc, #248]	; (80045c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f003 030c 	and.w	r3, r3, #12
 80044ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044d0:	4b3b      	ldr	r3, [pc, #236]	; (80045c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	f003 0303 	and.w	r3, r3, #3
 80044d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d005      	beq.n	80044ec <HAL_RCC_GetSysClockFreq+0x34>
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	2b0c      	cmp	r3, #12
 80044e4:	d121      	bne.n	800452a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d11e      	bne.n	800452a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80044ec:	4b34      	ldr	r3, [pc, #208]	; (80045c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0308 	and.w	r3, r3, #8
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d107      	bne.n	8004508 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80044f8:	4b31      	ldr	r3, [pc, #196]	; (80045c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80044fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044fe:	0a1b      	lsrs	r3, r3, #8
 8004500:	f003 030f 	and.w	r3, r3, #15
 8004504:	61fb      	str	r3, [r7, #28]
 8004506:	e005      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004508:	4b2d      	ldr	r3, [pc, #180]	; (80045c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	091b      	lsrs	r3, r3, #4
 800450e:	f003 030f 	and.w	r3, r3, #15
 8004512:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004514:	4a2b      	ldr	r2, [pc, #172]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800451c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d10d      	bne.n	8004540 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004528:	e00a      	b.n	8004540 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	2b04      	cmp	r3, #4
 800452e:	d102      	bne.n	8004536 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004530:	4b25      	ldr	r3, [pc, #148]	; (80045c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004532:	61bb      	str	r3, [r7, #24]
 8004534:	e004      	b.n	8004540 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	2b08      	cmp	r3, #8
 800453a:	d101      	bne.n	8004540 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800453c:	4b23      	ldr	r3, [pc, #140]	; (80045cc <HAL_RCC_GetSysClockFreq+0x114>)
 800453e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	2b0c      	cmp	r3, #12
 8004544:	d134      	bne.n	80045b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004546:	4b1e      	ldr	r3, [pc, #120]	; (80045c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	f003 0303 	and.w	r3, r3, #3
 800454e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2b02      	cmp	r3, #2
 8004554:	d003      	beq.n	800455e <HAL_RCC_GetSysClockFreq+0xa6>
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	2b03      	cmp	r3, #3
 800455a:	d003      	beq.n	8004564 <HAL_RCC_GetSysClockFreq+0xac>
 800455c:	e005      	b.n	800456a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800455e:	4b1a      	ldr	r3, [pc, #104]	; (80045c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004560:	617b      	str	r3, [r7, #20]
      break;
 8004562:	e005      	b.n	8004570 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004564:	4b19      	ldr	r3, [pc, #100]	; (80045cc <HAL_RCC_GetSysClockFreq+0x114>)
 8004566:	617b      	str	r3, [r7, #20]
      break;
 8004568:	e002      	b.n	8004570 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	617b      	str	r3, [r7, #20]
      break;
 800456e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004570:	4b13      	ldr	r3, [pc, #76]	; (80045c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	091b      	lsrs	r3, r3, #4
 8004576:	f003 0307 	and.w	r3, r3, #7
 800457a:	3301      	adds	r3, #1
 800457c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800457e:	4b10      	ldr	r3, [pc, #64]	; (80045c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	0a1b      	lsrs	r3, r3, #8
 8004584:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	fb03 f202 	mul.w	r2, r3, r2
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	fbb2 f3f3 	udiv	r3, r2, r3
 8004594:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004596:	4b0a      	ldr	r3, [pc, #40]	; (80045c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	0e5b      	lsrs	r3, r3, #25
 800459c:	f003 0303 	and.w	r3, r3, #3
 80045a0:	3301      	adds	r3, #1
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80045a6:	697a      	ldr	r2, [r7, #20]
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80045b0:	69bb      	ldr	r3, [r7, #24]
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3724      	adds	r7, #36	; 0x24
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	40021000 	.word	0x40021000
 80045c4:	0800be74 	.word	0x0800be74
 80045c8:	00f42400 	.word	0x00f42400
 80045cc:	007a1200 	.word	0x007a1200

080045d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045d4:	4b03      	ldr	r3, [pc, #12]	; (80045e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80045d6:	681b      	ldr	r3, [r3, #0]
}
 80045d8:	4618      	mov	r0, r3
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	20000000 	.word	0x20000000

080045e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80045ec:	f7ff fff0 	bl	80045d0 <HAL_RCC_GetHCLKFreq>
 80045f0:	4602      	mov	r2, r0
 80045f2:	4b06      	ldr	r3, [pc, #24]	; (800460c <HAL_RCC_GetPCLK1Freq+0x24>)
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	0a1b      	lsrs	r3, r3, #8
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	4904      	ldr	r1, [pc, #16]	; (8004610 <HAL_RCC_GetPCLK1Freq+0x28>)
 80045fe:	5ccb      	ldrb	r3, [r1, r3]
 8004600:	f003 031f 	and.w	r3, r3, #31
 8004604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004608:	4618      	mov	r0, r3
 800460a:	bd80      	pop	{r7, pc}
 800460c:	40021000 	.word	0x40021000
 8004610:	0800be6c 	.word	0x0800be6c

08004614 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004618:	f7ff ffda 	bl	80045d0 <HAL_RCC_GetHCLKFreq>
 800461c:	4602      	mov	r2, r0
 800461e:	4b06      	ldr	r3, [pc, #24]	; (8004638 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	0adb      	lsrs	r3, r3, #11
 8004624:	f003 0307 	and.w	r3, r3, #7
 8004628:	4904      	ldr	r1, [pc, #16]	; (800463c <HAL_RCC_GetPCLK2Freq+0x28>)
 800462a:	5ccb      	ldrb	r3, [r1, r3]
 800462c:	f003 031f 	and.w	r3, r3, #31
 8004630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004634:	4618      	mov	r0, r3
 8004636:	bd80      	pop	{r7, pc}
 8004638:	40021000 	.word	0x40021000
 800463c:	0800be6c 	.word	0x0800be6c

08004640 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004648:	2300      	movs	r3, #0
 800464a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800464c:	4b2a      	ldr	r3, [pc, #168]	; (80046f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800464e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004654:	2b00      	cmp	r3, #0
 8004656:	d003      	beq.n	8004660 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004658:	f7ff f9a6 	bl	80039a8 <HAL_PWREx_GetVoltageRange>
 800465c:	6178      	str	r0, [r7, #20]
 800465e:	e014      	b.n	800468a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004660:	4b25      	ldr	r3, [pc, #148]	; (80046f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004662:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004664:	4a24      	ldr	r2, [pc, #144]	; (80046f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800466a:	6593      	str	r3, [r2, #88]	; 0x58
 800466c:	4b22      	ldr	r3, [pc, #136]	; (80046f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800466e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004674:	60fb      	str	r3, [r7, #12]
 8004676:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004678:	f7ff f996 	bl	80039a8 <HAL_PWREx_GetVoltageRange>
 800467c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800467e:	4b1e      	ldr	r3, [pc, #120]	; (80046f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004682:	4a1d      	ldr	r2, [pc, #116]	; (80046f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004684:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004688:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004690:	d10b      	bne.n	80046aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b80      	cmp	r3, #128	; 0x80
 8004696:	d919      	bls.n	80046cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2ba0      	cmp	r3, #160	; 0xa0
 800469c:	d902      	bls.n	80046a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800469e:	2302      	movs	r3, #2
 80046a0:	613b      	str	r3, [r7, #16]
 80046a2:	e013      	b.n	80046cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80046a4:	2301      	movs	r3, #1
 80046a6:	613b      	str	r3, [r7, #16]
 80046a8:	e010      	b.n	80046cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2b80      	cmp	r3, #128	; 0x80
 80046ae:	d902      	bls.n	80046b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80046b0:	2303      	movs	r3, #3
 80046b2:	613b      	str	r3, [r7, #16]
 80046b4:	e00a      	b.n	80046cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2b80      	cmp	r3, #128	; 0x80
 80046ba:	d102      	bne.n	80046c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80046bc:	2302      	movs	r3, #2
 80046be:	613b      	str	r3, [r7, #16]
 80046c0:	e004      	b.n	80046cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2b70      	cmp	r3, #112	; 0x70
 80046c6:	d101      	bne.n	80046cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80046c8:	2301      	movs	r3, #1
 80046ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80046cc:	4b0b      	ldr	r3, [pc, #44]	; (80046fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f023 0207 	bic.w	r2, r3, #7
 80046d4:	4909      	ldr	r1, [pc, #36]	; (80046fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	4313      	orrs	r3, r2
 80046da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80046dc:	4b07      	ldr	r3, [pc, #28]	; (80046fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0307 	and.w	r3, r3, #7
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d001      	beq.n	80046ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e000      	b.n	80046f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3718      	adds	r7, #24
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	40021000 	.word	0x40021000
 80046fc:	40022000 	.word	0x40022000

08004700 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b086      	sub	sp, #24
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004708:	2300      	movs	r3, #0
 800470a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800470c:	2300      	movs	r3, #0
 800470e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004718:	2b00      	cmp	r3, #0
 800471a:	d041      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004720:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004724:	d02a      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004726:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800472a:	d824      	bhi.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800472c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004730:	d008      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004732:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004736:	d81e      	bhi.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004738:	2b00      	cmp	r3, #0
 800473a:	d00a      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800473c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004740:	d010      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004742:	e018      	b.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004744:	4b86      	ldr	r3, [pc, #536]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	4a85      	ldr	r2, [pc, #532]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800474a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800474e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004750:	e015      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	3304      	adds	r3, #4
 8004756:	2100      	movs	r1, #0
 8004758:	4618      	mov	r0, r3
 800475a:	f000 facb 	bl	8004cf4 <RCCEx_PLLSAI1_Config>
 800475e:	4603      	mov	r3, r0
 8004760:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004762:	e00c      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	3320      	adds	r3, #32
 8004768:	2100      	movs	r1, #0
 800476a:	4618      	mov	r0, r3
 800476c:	f000 fbb6 	bl	8004edc <RCCEx_PLLSAI2_Config>
 8004770:	4603      	mov	r3, r0
 8004772:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004774:	e003      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	74fb      	strb	r3, [r7, #19]
      break;
 800477a:	e000      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800477c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800477e:	7cfb      	ldrb	r3, [r7, #19]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d10b      	bne.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004784:	4b76      	ldr	r3, [pc, #472]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800478a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004792:	4973      	ldr	r1, [pc, #460]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004794:	4313      	orrs	r3, r2
 8004796:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800479a:	e001      	b.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800479c:	7cfb      	ldrb	r3, [r7, #19]
 800479e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d041      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047b0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80047b4:	d02a      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80047b6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80047ba:	d824      	bhi.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80047bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80047c0:	d008      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80047c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80047c6:	d81e      	bhi.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00a      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80047cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80047d0:	d010      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80047d2:	e018      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80047d4:	4b62      	ldr	r3, [pc, #392]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	4a61      	ldr	r2, [pc, #388]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047de:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047e0:	e015      	b.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	3304      	adds	r3, #4
 80047e6:	2100      	movs	r1, #0
 80047e8:	4618      	mov	r0, r3
 80047ea:	f000 fa83 	bl	8004cf4 <RCCEx_PLLSAI1_Config>
 80047ee:	4603      	mov	r3, r0
 80047f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047f2:	e00c      	b.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	3320      	adds	r3, #32
 80047f8:	2100      	movs	r1, #0
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 fb6e 	bl	8004edc <RCCEx_PLLSAI2_Config>
 8004800:	4603      	mov	r3, r0
 8004802:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004804:	e003      	b.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	74fb      	strb	r3, [r7, #19]
      break;
 800480a:	e000      	b.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800480c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800480e:	7cfb      	ldrb	r3, [r7, #19]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10b      	bne.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004814:	4b52      	ldr	r3, [pc, #328]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800481a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004822:	494f      	ldr	r1, [pc, #316]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004824:	4313      	orrs	r3, r2
 8004826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800482a:	e001      	b.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800482c:	7cfb      	ldrb	r3, [r7, #19]
 800482e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004838:	2b00      	cmp	r3, #0
 800483a:	f000 80a0 	beq.w	800497e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800483e:	2300      	movs	r3, #0
 8004840:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004842:	4b47      	ldr	r3, [pc, #284]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d101      	bne.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800484e:	2301      	movs	r3, #1
 8004850:	e000      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004852:	2300      	movs	r3, #0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00d      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004858:	4b41      	ldr	r3, [pc, #260]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800485a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800485c:	4a40      	ldr	r2, [pc, #256]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800485e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004862:	6593      	str	r3, [r2, #88]	; 0x58
 8004864:	4b3e      	ldr	r3, [pc, #248]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800486c:	60bb      	str	r3, [r7, #8]
 800486e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004870:	2301      	movs	r3, #1
 8004872:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004874:	4b3b      	ldr	r3, [pc, #236]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a3a      	ldr	r2, [pc, #232]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800487a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800487e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004880:	f7fd fa98 	bl	8001db4 <HAL_GetTick>
 8004884:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004886:	e009      	b.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004888:	f7fd fa94 	bl	8001db4 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	2b02      	cmp	r3, #2
 8004894:	d902      	bls.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	74fb      	strb	r3, [r7, #19]
        break;
 800489a:	e005      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800489c:	4b31      	ldr	r3, [pc, #196]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d0ef      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80048a8:	7cfb      	ldrb	r3, [r7, #19]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d15c      	bne.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048ae:	4b2c      	ldr	r3, [pc, #176]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d01f      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048c6:	697a      	ldr	r2, [r7, #20]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d019      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80048cc:	4b24      	ldr	r3, [pc, #144]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80048d8:	4b21      	ldr	r3, [pc, #132]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048de:	4a20      	ldr	r2, [pc, #128]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80048e8:	4b1d      	ldr	r3, [pc, #116]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ee:	4a1c      	ldr	r2, [pc, #112]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048f8:	4a19      	ldr	r2, [pc, #100]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b00      	cmp	r3, #0
 8004908:	d016      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800490a:	f7fd fa53 	bl	8001db4 <HAL_GetTick>
 800490e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004910:	e00b      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004912:	f7fd fa4f 	bl	8001db4 <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004920:	4293      	cmp	r3, r2
 8004922:	d902      	bls.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	74fb      	strb	r3, [r7, #19]
            break;
 8004928:	e006      	b.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800492a:	4b0d      	ldr	r3, [pc, #52]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800492c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d0ec      	beq.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004938:	7cfb      	ldrb	r3, [r7, #19]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d10c      	bne.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800493e:	4b08      	ldr	r3, [pc, #32]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004940:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004944:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800494e:	4904      	ldr	r1, [pc, #16]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004950:	4313      	orrs	r3, r2
 8004952:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004956:	e009      	b.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004958:	7cfb      	ldrb	r3, [r7, #19]
 800495a:	74bb      	strb	r3, [r7, #18]
 800495c:	e006      	b.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800495e:	bf00      	nop
 8004960:	40021000 	.word	0x40021000
 8004964:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004968:	7cfb      	ldrb	r3, [r7, #19]
 800496a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800496c:	7c7b      	ldrb	r3, [r7, #17]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d105      	bne.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004972:	4b9e      	ldr	r3, [pc, #632]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004976:	4a9d      	ldr	r2, [pc, #628]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004978:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800497c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00a      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800498a:	4b98      	ldr	r3, [pc, #608]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800498c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004990:	f023 0203 	bic.w	r2, r3, #3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004998:	4994      	ldr	r1, [pc, #592]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800499a:	4313      	orrs	r3, r2
 800499c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0302 	and.w	r3, r3, #2
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00a      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049ac:	4b8f      	ldr	r3, [pc, #572]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b2:	f023 020c 	bic.w	r2, r3, #12
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ba:	498c      	ldr	r1, [pc, #560]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0304 	and.w	r3, r3, #4
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00a      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80049ce:	4b87      	ldr	r3, [pc, #540]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049dc:	4983      	ldr	r1, [pc, #524]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0308 	and.w	r3, r3, #8
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d00a      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049f0:	4b7e      	ldr	r3, [pc, #504]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049fe:	497b      	ldr	r1, [pc, #492]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a00:	4313      	orrs	r3, r2
 8004a02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0310 	and.w	r3, r3, #16
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00a      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004a12:	4b76      	ldr	r3, [pc, #472]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a20:	4972      	ldr	r1, [pc, #456]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0320 	and.w	r3, r3, #32
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00a      	beq.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a34:	4b6d      	ldr	r3, [pc, #436]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a3a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a42:	496a      	ldr	r1, [pc, #424]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00a      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a56:	4b65      	ldr	r3, [pc, #404]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a5c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a64:	4961      	ldr	r1, [pc, #388]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00a      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a78:	4b5c      	ldr	r3, [pc, #368]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a7e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a86:	4959      	ldr	r1, [pc, #356]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00a      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a9a:	4b54      	ldr	r3, [pc, #336]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aa0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004aa8:	4950      	ldr	r1, [pc, #320]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00a      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004abc:	4b4b      	ldr	r3, [pc, #300]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ac2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aca:	4948      	ldr	r1, [pc, #288]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00a      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ade:	4b43      	ldr	r3, [pc, #268]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ae4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aec:	493f      	ldr	r1, [pc, #252]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d028      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b00:	4b3a      	ldr	r3, [pc, #232]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b0e:	4937      	ldr	r1, [pc, #220]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b1e:	d106      	bne.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b20:	4b32      	ldr	r3, [pc, #200]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	4a31      	ldr	r2, [pc, #196]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b2a:	60d3      	str	r3, [r2, #12]
 8004b2c:	e011      	b.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b32:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b36:	d10c      	bne.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	3304      	adds	r3, #4
 8004b3c:	2101      	movs	r1, #1
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f000 f8d8 	bl	8004cf4 <RCCEx_PLLSAI1_Config>
 8004b44:	4603      	mov	r3, r0
 8004b46:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004b48:	7cfb      	ldrb	r3, [r7, #19]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d001      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004b4e:	7cfb      	ldrb	r3, [r7, #19]
 8004b50:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d028      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b5e:	4b23      	ldr	r3, [pc, #140]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b64:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b6c:	491f      	ldr	r1, [pc, #124]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b7c:	d106      	bne.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b7e:	4b1b      	ldr	r3, [pc, #108]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b80:	68db      	ldr	r3, [r3, #12]
 8004b82:	4a1a      	ldr	r2, [pc, #104]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b88:	60d3      	str	r3, [r2, #12]
 8004b8a:	e011      	b.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b94:	d10c      	bne.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	3304      	adds	r3, #4
 8004b9a:	2101      	movs	r1, #1
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f000 f8a9 	bl	8004cf4 <RCCEx_PLLSAI1_Config>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ba6:	7cfb      	ldrb	r3, [r7, #19]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d001      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004bac:	7cfb      	ldrb	r3, [r7, #19]
 8004bae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d02b      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bbc:	4b0b      	ldr	r3, [pc, #44]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bc2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bca:	4908      	ldr	r1, [pc, #32]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bda:	d109      	bne.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bdc:	4b03      	ldr	r3, [pc, #12]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	4a02      	ldr	r2, [pc, #8]	; (8004bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004be2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004be6:	60d3      	str	r3, [r2, #12]
 8004be8:	e014      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004bea:	bf00      	nop
 8004bec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bf4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004bf8:	d10c      	bne.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	3304      	adds	r3, #4
 8004bfe:	2101      	movs	r1, #1
 8004c00:	4618      	mov	r0, r3
 8004c02:	f000 f877 	bl	8004cf4 <RCCEx_PLLSAI1_Config>
 8004c06:	4603      	mov	r3, r0
 8004c08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c0a:	7cfb      	ldrb	r3, [r7, #19]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d001      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004c10:	7cfb      	ldrb	r3, [r7, #19]
 8004c12:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d02f      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c20:	4b2b      	ldr	r3, [pc, #172]	; (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c26:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c2e:	4928      	ldr	r1, [pc, #160]	; (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c3e:	d10d      	bne.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	3304      	adds	r3, #4
 8004c44:	2102      	movs	r1, #2
 8004c46:	4618      	mov	r0, r3
 8004c48:	f000 f854 	bl	8004cf4 <RCCEx_PLLSAI1_Config>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c50:	7cfb      	ldrb	r3, [r7, #19]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d014      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004c56:	7cfb      	ldrb	r3, [r7, #19]
 8004c58:	74bb      	strb	r3, [r7, #18]
 8004c5a:	e011      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c64:	d10c      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	3320      	adds	r3, #32
 8004c6a:	2102      	movs	r1, #2
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f000 f935 	bl	8004edc <RCCEx_PLLSAI2_Config>
 8004c72:	4603      	mov	r3, r0
 8004c74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c76:	7cfb      	ldrb	r3, [r7, #19]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d001      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004c7c:	7cfb      	ldrb	r3, [r7, #19]
 8004c7e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d00a      	beq.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c8c:	4b10      	ldr	r3, [pc, #64]	; (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c92:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c9a:	490d      	ldr	r1, [pc, #52]	; (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d00b      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004cae:	4b08      	ldr	r3, [pc, #32]	; (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cb4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004cbe:	4904      	ldr	r1, [pc, #16]	; (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004cc6:	7cbb      	ldrb	r3, [r7, #18]
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3718      	adds	r7, #24
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	40021000 	.word	0x40021000

08004cd4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004cd8:	4b05      	ldr	r3, [pc, #20]	; (8004cf0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a04      	ldr	r2, [pc, #16]	; (8004cf0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004cde:	f043 0304 	orr.w	r3, r3, #4
 8004ce2:	6013      	str	r3, [r2, #0]
}
 8004ce4:	bf00      	nop
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	40021000 	.word	0x40021000

08004cf4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d02:	4b75      	ldr	r3, [pc, #468]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	f003 0303 	and.w	r3, r3, #3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d018      	beq.n	8004d40 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004d0e:	4b72      	ldr	r3, [pc, #456]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	f003 0203 	and.w	r2, r3, #3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d10d      	bne.n	8004d3a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
       ||
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d009      	beq.n	8004d3a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004d26:	4b6c      	ldr	r3, [pc, #432]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	091b      	lsrs	r3, r3, #4
 8004d2c:	f003 0307 	and.w	r3, r3, #7
 8004d30:	1c5a      	adds	r2, r3, #1
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
       ||
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d047      	beq.n	8004dca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	73fb      	strb	r3, [r7, #15]
 8004d3e:	e044      	b.n	8004dca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2b03      	cmp	r3, #3
 8004d46:	d018      	beq.n	8004d7a <RCCEx_PLLSAI1_Config+0x86>
 8004d48:	2b03      	cmp	r3, #3
 8004d4a:	d825      	bhi.n	8004d98 <RCCEx_PLLSAI1_Config+0xa4>
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d002      	beq.n	8004d56 <RCCEx_PLLSAI1_Config+0x62>
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d009      	beq.n	8004d68 <RCCEx_PLLSAI1_Config+0x74>
 8004d54:	e020      	b.n	8004d98 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d56:	4b60      	ldr	r3, [pc, #384]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d11d      	bne.n	8004d9e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d66:	e01a      	b.n	8004d9e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d68:	4b5b      	ldr	r3, [pc, #364]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d116      	bne.n	8004da2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d78:	e013      	b.n	8004da2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d7a:	4b57      	ldr	r3, [pc, #348]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10f      	bne.n	8004da6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d86:	4b54      	ldr	r3, [pc, #336]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d109      	bne.n	8004da6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d96:	e006      	b.n	8004da6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8004d9c:	e004      	b.n	8004da8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d9e:	bf00      	nop
 8004da0:	e002      	b.n	8004da8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004da2:	bf00      	nop
 8004da4:	e000      	b.n	8004da8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004da6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004da8:	7bfb      	ldrb	r3, [r7, #15]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10d      	bne.n	8004dca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004dae:	4b4a      	ldr	r3, [pc, #296]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6819      	ldr	r1, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	011b      	lsls	r3, r3, #4
 8004dc2:	430b      	orrs	r3, r1
 8004dc4:	4944      	ldr	r1, [pc, #272]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004dca:	7bfb      	ldrb	r3, [r7, #15]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d17d      	bne.n	8004ecc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004dd0:	4b41      	ldr	r3, [pc, #260]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a40      	ldr	r2, [pc, #256]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dd6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004dda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ddc:	f7fc ffea 	bl	8001db4 <HAL_GetTick>
 8004de0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004de2:	e009      	b.n	8004df8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004de4:	f7fc ffe6 	bl	8001db4 <HAL_GetTick>
 8004de8:	4602      	mov	r2, r0
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d902      	bls.n	8004df8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	73fb      	strb	r3, [r7, #15]
        break;
 8004df6:	e005      	b.n	8004e04 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004df8:	4b37      	ldr	r3, [pc, #220]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d1ef      	bne.n	8004de4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e04:	7bfb      	ldrb	r3, [r7, #15]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d160      	bne.n	8004ecc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d111      	bne.n	8004e34 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e10:	4b31      	ldr	r3, [pc, #196]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e12:	691b      	ldr	r3, [r3, #16]
 8004e14:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004e18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	6892      	ldr	r2, [r2, #8]
 8004e20:	0211      	lsls	r1, r2, #8
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	68d2      	ldr	r2, [r2, #12]
 8004e26:	0912      	lsrs	r2, r2, #4
 8004e28:	0452      	lsls	r2, r2, #17
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	492a      	ldr	r1, [pc, #168]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	610b      	str	r3, [r1, #16]
 8004e32:	e027      	b.n	8004e84 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d112      	bne.n	8004e60 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e3a:	4b27      	ldr	r3, [pc, #156]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004e42:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e46:	687a      	ldr	r2, [r7, #4]
 8004e48:	6892      	ldr	r2, [r2, #8]
 8004e4a:	0211      	lsls	r1, r2, #8
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	6912      	ldr	r2, [r2, #16]
 8004e50:	0852      	lsrs	r2, r2, #1
 8004e52:	3a01      	subs	r2, #1
 8004e54:	0552      	lsls	r2, r2, #21
 8004e56:	430a      	orrs	r2, r1
 8004e58:	491f      	ldr	r1, [pc, #124]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	610b      	str	r3, [r1, #16]
 8004e5e:	e011      	b.n	8004e84 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e60:	4b1d      	ldr	r3, [pc, #116]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004e68:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	6892      	ldr	r2, [r2, #8]
 8004e70:	0211      	lsls	r1, r2, #8
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	6952      	ldr	r2, [r2, #20]
 8004e76:	0852      	lsrs	r2, r2, #1
 8004e78:	3a01      	subs	r2, #1
 8004e7a:	0652      	lsls	r2, r2, #25
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	4916      	ldr	r1, [pc, #88]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e84:	4b14      	ldr	r3, [pc, #80]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a13      	ldr	r2, [pc, #76]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e8a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e8e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e90:	f7fc ff90 	bl	8001db4 <HAL_GetTick>
 8004e94:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e96:	e009      	b.n	8004eac <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e98:	f7fc ff8c 	bl	8001db4 <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d902      	bls.n	8004eac <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	73fb      	strb	r3, [r7, #15]
          break;
 8004eaa:	e005      	b.n	8004eb8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004eac:	4b0a      	ldr	r3, [pc, #40]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d0ef      	beq.n	8004e98 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004eb8:	7bfb      	ldrb	r3, [r7, #15]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d106      	bne.n	8004ecc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004ebe:	4b06      	ldr	r3, [pc, #24]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ec0:	691a      	ldr	r2, [r3, #16]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	699b      	ldr	r3, [r3, #24]
 8004ec6:	4904      	ldr	r1, [pc, #16]	; (8004ed8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3710      	adds	r7, #16
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	40021000 	.word	0x40021000

08004edc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004eea:	4b6a      	ldr	r3, [pc, #424]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	f003 0303 	and.w	r3, r3, #3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d018      	beq.n	8004f28 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004ef6:	4b67      	ldr	r3, [pc, #412]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	f003 0203 	and.w	r2, r3, #3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d10d      	bne.n	8004f22 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
       ||
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d009      	beq.n	8004f22 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004f0e:	4b61      	ldr	r3, [pc, #388]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	091b      	lsrs	r3, r3, #4
 8004f14:	f003 0307 	and.w	r3, r3, #7
 8004f18:	1c5a      	adds	r2, r3, #1
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
       ||
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d047      	beq.n	8004fb2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	73fb      	strb	r3, [r7, #15]
 8004f26:	e044      	b.n	8004fb2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2b03      	cmp	r3, #3
 8004f2e:	d018      	beq.n	8004f62 <RCCEx_PLLSAI2_Config+0x86>
 8004f30:	2b03      	cmp	r3, #3
 8004f32:	d825      	bhi.n	8004f80 <RCCEx_PLLSAI2_Config+0xa4>
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d002      	beq.n	8004f3e <RCCEx_PLLSAI2_Config+0x62>
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d009      	beq.n	8004f50 <RCCEx_PLLSAI2_Config+0x74>
 8004f3c:	e020      	b.n	8004f80 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f3e:	4b55      	ldr	r3, [pc, #340]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d11d      	bne.n	8004f86 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f4e:	e01a      	b.n	8004f86 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f50:	4b50      	ldr	r3, [pc, #320]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d116      	bne.n	8004f8a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f60:	e013      	b.n	8004f8a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f62:	4b4c      	ldr	r3, [pc, #304]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10f      	bne.n	8004f8e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f6e:	4b49      	ldr	r3, [pc, #292]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d109      	bne.n	8004f8e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f7e:	e006      	b.n	8004f8e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	73fb      	strb	r3, [r7, #15]
      break;
 8004f84:	e004      	b.n	8004f90 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f86:	bf00      	nop
 8004f88:	e002      	b.n	8004f90 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f8a:	bf00      	nop
 8004f8c:	e000      	b.n	8004f90 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f8e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f90:	7bfb      	ldrb	r3, [r7, #15]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10d      	bne.n	8004fb2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f96:	4b3f      	ldr	r3, [pc, #252]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6819      	ldr	r1, [r3, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	430b      	orrs	r3, r1
 8004fac:	4939      	ldr	r1, [pc, #228]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004fb2:	7bfb      	ldrb	r3, [r7, #15]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d167      	bne.n	8005088 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004fb8:	4b36      	ldr	r3, [pc, #216]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a35      	ldr	r2, [pc, #212]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fc2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fc4:	f7fc fef6 	bl	8001db4 <HAL_GetTick>
 8004fc8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004fca:	e009      	b.n	8004fe0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fcc:	f7fc fef2 	bl	8001db4 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d902      	bls.n	8004fe0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	73fb      	strb	r3, [r7, #15]
        break;
 8004fde:	e005      	b.n	8004fec <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004fe0:	4b2c      	ldr	r3, [pc, #176]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d1ef      	bne.n	8004fcc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004fec:	7bfb      	ldrb	r3, [r7, #15]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d14a      	bne.n	8005088 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d111      	bne.n	800501c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ff8:	4b26      	ldr	r3, [pc, #152]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ffa:	695b      	ldr	r3, [r3, #20]
 8004ffc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005000:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	6892      	ldr	r2, [r2, #8]
 8005008:	0211      	lsls	r1, r2, #8
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	68d2      	ldr	r2, [r2, #12]
 800500e:	0912      	lsrs	r2, r2, #4
 8005010:	0452      	lsls	r2, r2, #17
 8005012:	430a      	orrs	r2, r1
 8005014:	491f      	ldr	r1, [pc, #124]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005016:	4313      	orrs	r3, r2
 8005018:	614b      	str	r3, [r1, #20]
 800501a:	e011      	b.n	8005040 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800501c:	4b1d      	ldr	r3, [pc, #116]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 800501e:	695b      	ldr	r3, [r3, #20]
 8005020:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005024:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	6892      	ldr	r2, [r2, #8]
 800502c:	0211      	lsls	r1, r2, #8
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	6912      	ldr	r2, [r2, #16]
 8005032:	0852      	lsrs	r2, r2, #1
 8005034:	3a01      	subs	r2, #1
 8005036:	0652      	lsls	r2, r2, #25
 8005038:	430a      	orrs	r2, r1
 800503a:	4916      	ldr	r1, [pc, #88]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 800503c:	4313      	orrs	r3, r2
 800503e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005040:	4b14      	ldr	r3, [pc, #80]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a13      	ldr	r2, [pc, #76]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005046:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800504a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800504c:	f7fc feb2 	bl	8001db4 <HAL_GetTick>
 8005050:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005052:	e009      	b.n	8005068 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005054:	f7fc feae 	bl	8001db4 <HAL_GetTick>
 8005058:	4602      	mov	r2, r0
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	2b02      	cmp	r3, #2
 8005060:	d902      	bls.n	8005068 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	73fb      	strb	r3, [r7, #15]
          break;
 8005066:	e005      	b.n	8005074 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005068:	4b0a      	ldr	r3, [pc, #40]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d0ef      	beq.n	8005054 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005074:	7bfb      	ldrb	r3, [r7, #15]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d106      	bne.n	8005088 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800507a:	4b06      	ldr	r3, [pc, #24]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 800507c:	695a      	ldr	r2, [r3, #20]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	4904      	ldr	r1, [pc, #16]	; (8005094 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005084:	4313      	orrs	r3, r2
 8005086:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005088:	7bfb      	ldrb	r3, [r7, #15]
}
 800508a:	4618      	mov	r0, r3
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	40021000 	.word	0x40021000

08005098 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d06c      	beq.n	8005184 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d106      	bne.n	80050c4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f7fc fa5c 	bl	800157c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2202      	movs	r2, #2
 80050c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	22ca      	movs	r2, #202	; 0xca
 80050d2:	625a      	str	r2, [r3, #36]	; 0x24
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2253      	movs	r2, #83	; 0x53
 80050da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 f87c 	bl	80051da <RTC_EnterInitMode>
 80050e2:	4603      	mov	r3, r0
 80050e4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80050e6:	7bfb      	ldrb	r3, [r7, #15]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d14b      	bne.n	8005184 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	6812      	ldr	r2, [r2, #0]
 80050f6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80050fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050fe:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6899      	ldr	r1, [r3, #8]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	685a      	ldr	r2, [r3, #4]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	691b      	ldr	r3, [r3, #16]
 800510e:	431a      	orrs	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	431a      	orrs	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	68d2      	ldr	r2, [r2, #12]
 8005126:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	6919      	ldr	r1, [r3, #16]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	041a      	lsls	r2, r3, #16
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	430a      	orrs	r2, r1
 800513a:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 f87f 	bl	8005240 <RTC_ExitInitMode>
 8005142:	4603      	mov	r3, r0
 8005144:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005146:	7bfb      	ldrb	r3, [r7, #15]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d11b      	bne.n	8005184 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f022 0203 	bic.w	r2, r2, #3
 800515a:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	69da      	ldr	r2, [r3, #28]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	695b      	ldr	r3, [r3, #20]
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	430a      	orrs	r2, r1
 8005172:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	22ff      	movs	r2, #255	; 0xff
 800517a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8005184:	7bfb      	ldrb	r3, [r7, #15]
}
 8005186:	4618      	mov	r0, r3
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800518e:	b580      	push	{r7, lr}
 8005190:	b084      	sub	sp, #16
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68da      	ldr	r2, [r3, #12]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80051a4:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80051a6:	f7fc fe05 	bl	8001db4 <HAL_GetTick>
 80051aa:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80051ac:	e009      	b.n	80051c2 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80051ae:	f7fc fe01 	bl	8001db4 <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051bc:	d901      	bls.n	80051c2 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e007      	b.n	80051d2 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	f003 0320 	and.w	r3, r3, #32
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d0ee      	beq.n	80051ae <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3710      	adds	r7, #16
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80051da:	b580      	push	{r7, lr}
 80051dc:	b084      	sub	sp, #16
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80051e2:	2300      	movs	r3, #0
 80051e4:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d120      	bne.n	8005236 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f04f 32ff 	mov.w	r2, #4294967295
 80051fc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80051fe:	f7fc fdd9 	bl	8001db4 <HAL_GetTick>
 8005202:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005204:	e00d      	b.n	8005222 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005206:	f7fc fdd5 	bl	8001db4 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005214:	d905      	bls.n	8005222 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2203      	movs	r2, #3
 800521e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800522c:	2b00      	cmp	r3, #0
 800522e:	d102      	bne.n	8005236 <RTC_EnterInitMode+0x5c>
 8005230:	7bfb      	ldrb	r3, [r7, #15]
 8005232:	2b03      	cmp	r3, #3
 8005234:	d1e7      	bne.n	8005206 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8005236:	7bfb      	ldrb	r3, [r7, #15]
}
 8005238:	4618      	mov	r0, r3
 800523a:	3710      	adds	r7, #16
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800524c:	4b1a      	ldr	r3, [pc, #104]	; (80052b8 <RTC_ExitInitMode+0x78>)
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	4a19      	ldr	r2, [pc, #100]	; (80052b8 <RTC_ExitInitMode+0x78>)
 8005252:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005256:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005258:	4b17      	ldr	r3, [pc, #92]	; (80052b8 <RTC_ExitInitMode+0x78>)
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f003 0320 	and.w	r3, r3, #32
 8005260:	2b00      	cmp	r3, #0
 8005262:	d10c      	bne.n	800527e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f7ff ff92 	bl	800518e <HAL_RTC_WaitForSynchro>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d01e      	beq.n	80052ae <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2203      	movs	r2, #3
 8005274:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	73fb      	strb	r3, [r7, #15]
 800527c:	e017      	b.n	80052ae <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800527e:	4b0e      	ldr	r3, [pc, #56]	; (80052b8 <RTC_ExitInitMode+0x78>)
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	4a0d      	ldr	r2, [pc, #52]	; (80052b8 <RTC_ExitInitMode+0x78>)
 8005284:	f023 0320 	bic.w	r3, r3, #32
 8005288:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f7ff ff7f 	bl	800518e <HAL_RTC_WaitForSynchro>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d005      	beq.n	80052a2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2203      	movs	r2, #3
 800529a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80052a2:	4b05      	ldr	r3, [pc, #20]	; (80052b8 <RTC_ExitInitMode+0x78>)
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	4a04      	ldr	r2, [pc, #16]	; (80052b8 <RTC_ExitInitMode+0x78>)
 80052a8:	f043 0320 	orr.w	r3, r3, #32
 80052ac:	6093      	str	r3, [r2, #8]
  }

  return status;
 80052ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	3710      	adds	r7, #16
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	40002800 	.word	0x40002800

080052bc <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b086      	sub	sp, #24
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d101      	bne.n	80052d6 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80052d2:	2302      	movs	r3, #2
 80052d4:	e07f      	b.n	80053d6 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2201      	movs	r2, #1
 80052da:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2202      	movs	r2, #2
 80052e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	22ca      	movs	r2, #202	; 0xca
 80052ec:	625a      	str	r2, [r3, #36]	; 0x24
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2253      	movs	r2, #83	; 0x53
 80052f4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689a      	ldr	r2, [r3, #8]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005304:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	b2da      	uxtb	r2, r3
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8005316:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005322:	2b00      	cmp	r3, #0
 8005324:	d120      	bne.n	8005368 <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 8005326:	f7fc fd45 	bl	8001db4 <HAL_GetTick>
 800532a:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 800532c:	e015      	b.n	800535a <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800532e:	f7fc fd41 	bl	8001db4 <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800533c:	d90d      	bls.n	800535a <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	22ff      	movs	r2, #255	; 0xff
 8005344:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2203      	movs	r2, #3
 800534a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8005356:	2303      	movs	r3, #3
 8005358:	e03d      	b.n	80053d6 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	f003 0304 	and.w	r3, r3, #4
 8005364:	2b00      	cmp	r3, #0
 8005366:	d0e2      	beq.n	800532e <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	68ba      	ldr	r2, [r7, #8]
 800536e:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f023 0107 	bic.w	r1, r3, #7
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	430a      	orrs	r2, r1
 8005382:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8005384:	4b16      	ldr	r3, [pc, #88]	; (80053e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a15      	ldr	r2, [pc, #84]	; (80053e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 800538a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800538e:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8005390:	4b13      	ldr	r3, [pc, #76]	; (80053e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	4a12      	ldr	r2, [pc, #72]	; (80053e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8005396:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800539a:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	689a      	ldr	r2, [r3, #8]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053aa:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	689a      	ldr	r2, [r3, #8]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80053ba:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	22ff      	movs	r2, #255	; 0xff
 80053c2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3718      	adds	r7, #24
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	40010400 	.word	0x40010400

080053e4 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b082      	sub	sp, #8
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 80053ec:	4b0f      	ldr	r3, [pc, #60]	; (800542c <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 80053ee:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80053f2:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00b      	beq.n	800541a <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	b2da      	uxtb	r2, r3
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8005412:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 f80b 	bl	8005430 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8005422:	bf00      	nop
 8005424:	3708      	adds	r7, #8
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	bf00      	nop
 800542c:	40010400 	.word	0x40010400

08005430 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8005438:	bf00      	nop
 800543a:	370c      	adds	r7, #12
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b082      	sub	sp, #8
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d101      	bne.n	8005456 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e049      	b.n	80054ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800545c:	b2db      	uxtb	r3, r3
 800545e:	2b00      	cmp	r3, #0
 8005460:	d106      	bne.n	8005470 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f7fc fa62 	bl	8001934 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2202      	movs	r2, #2
 8005474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	3304      	adds	r3, #4
 8005480:	4619      	mov	r1, r3
 8005482:	4610      	mov	r0, r2
 8005484:	f000 f968 	bl	8005758 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3708      	adds	r7, #8
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
	...

080054f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b085      	sub	sp, #20
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005502:	b2db      	uxtb	r3, r3
 8005504:	2b01      	cmp	r3, #1
 8005506:	d001      	beq.n	800550c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e047      	b.n	800559c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2202      	movs	r2, #2
 8005510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a23      	ldr	r2, [pc, #140]	; (80055a8 <HAL_TIM_Base_Start+0xb4>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d01d      	beq.n	800555a <HAL_TIM_Base_Start+0x66>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005526:	d018      	beq.n	800555a <HAL_TIM_Base_Start+0x66>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a1f      	ldr	r2, [pc, #124]	; (80055ac <HAL_TIM_Base_Start+0xb8>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d013      	beq.n	800555a <HAL_TIM_Base_Start+0x66>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a1e      	ldr	r2, [pc, #120]	; (80055b0 <HAL_TIM_Base_Start+0xbc>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d00e      	beq.n	800555a <HAL_TIM_Base_Start+0x66>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a1c      	ldr	r2, [pc, #112]	; (80055b4 <HAL_TIM_Base_Start+0xc0>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d009      	beq.n	800555a <HAL_TIM_Base_Start+0x66>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a1b      	ldr	r2, [pc, #108]	; (80055b8 <HAL_TIM_Base_Start+0xc4>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d004      	beq.n	800555a <HAL_TIM_Base_Start+0x66>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a19      	ldr	r2, [pc, #100]	; (80055bc <HAL_TIM_Base_Start+0xc8>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d115      	bne.n	8005586 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	689a      	ldr	r2, [r3, #8]
 8005560:	4b17      	ldr	r3, [pc, #92]	; (80055c0 <HAL_TIM_Base_Start+0xcc>)
 8005562:	4013      	ands	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2b06      	cmp	r3, #6
 800556a:	d015      	beq.n	8005598 <HAL_TIM_Base_Start+0xa4>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005572:	d011      	beq.n	8005598 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f042 0201 	orr.w	r2, r2, #1
 8005582:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005584:	e008      	b.n	8005598 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f042 0201 	orr.w	r2, r2, #1
 8005594:	601a      	str	r2, [r3, #0]
 8005596:	e000      	b.n	800559a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005598:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	40012c00 	.word	0x40012c00
 80055ac:	40000400 	.word	0x40000400
 80055b0:	40000800 	.word	0x40000800
 80055b4:	40000c00 	.word	0x40000c00
 80055b8:	40013400 	.word	0x40013400
 80055bc:	40014000 	.word	0x40014000
 80055c0:	00010007 	.word	0x00010007

080055c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055ce:	2300      	movs	r3, #0
 80055d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d101      	bne.n	80055e0 <HAL_TIM_ConfigClockSource+0x1c>
 80055dc:	2302      	movs	r3, #2
 80055de:	e0b6      	b.n	800574e <HAL_TIM_ConfigClockSource+0x18a>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2202      	movs	r2, #2
 80055ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005602:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800560a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68ba      	ldr	r2, [r7, #8]
 8005612:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800561c:	d03e      	beq.n	800569c <HAL_TIM_ConfigClockSource+0xd8>
 800561e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005622:	f200 8087 	bhi.w	8005734 <HAL_TIM_ConfigClockSource+0x170>
 8005626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800562a:	f000 8086 	beq.w	800573a <HAL_TIM_ConfigClockSource+0x176>
 800562e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005632:	d87f      	bhi.n	8005734 <HAL_TIM_ConfigClockSource+0x170>
 8005634:	2b70      	cmp	r3, #112	; 0x70
 8005636:	d01a      	beq.n	800566e <HAL_TIM_ConfigClockSource+0xaa>
 8005638:	2b70      	cmp	r3, #112	; 0x70
 800563a:	d87b      	bhi.n	8005734 <HAL_TIM_ConfigClockSource+0x170>
 800563c:	2b60      	cmp	r3, #96	; 0x60
 800563e:	d050      	beq.n	80056e2 <HAL_TIM_ConfigClockSource+0x11e>
 8005640:	2b60      	cmp	r3, #96	; 0x60
 8005642:	d877      	bhi.n	8005734 <HAL_TIM_ConfigClockSource+0x170>
 8005644:	2b50      	cmp	r3, #80	; 0x50
 8005646:	d03c      	beq.n	80056c2 <HAL_TIM_ConfigClockSource+0xfe>
 8005648:	2b50      	cmp	r3, #80	; 0x50
 800564a:	d873      	bhi.n	8005734 <HAL_TIM_ConfigClockSource+0x170>
 800564c:	2b40      	cmp	r3, #64	; 0x40
 800564e:	d058      	beq.n	8005702 <HAL_TIM_ConfigClockSource+0x13e>
 8005650:	2b40      	cmp	r3, #64	; 0x40
 8005652:	d86f      	bhi.n	8005734 <HAL_TIM_ConfigClockSource+0x170>
 8005654:	2b30      	cmp	r3, #48	; 0x30
 8005656:	d064      	beq.n	8005722 <HAL_TIM_ConfigClockSource+0x15e>
 8005658:	2b30      	cmp	r3, #48	; 0x30
 800565a:	d86b      	bhi.n	8005734 <HAL_TIM_ConfigClockSource+0x170>
 800565c:	2b20      	cmp	r3, #32
 800565e:	d060      	beq.n	8005722 <HAL_TIM_ConfigClockSource+0x15e>
 8005660:	2b20      	cmp	r3, #32
 8005662:	d867      	bhi.n	8005734 <HAL_TIM_ConfigClockSource+0x170>
 8005664:	2b00      	cmp	r3, #0
 8005666:	d05c      	beq.n	8005722 <HAL_TIM_ConfigClockSource+0x15e>
 8005668:	2b10      	cmp	r3, #16
 800566a:	d05a      	beq.n	8005722 <HAL_TIM_ConfigClockSource+0x15e>
 800566c:	e062      	b.n	8005734 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6818      	ldr	r0, [r3, #0]
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	6899      	ldr	r1, [r3, #8]
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	f000 f97f 	bl	8005980 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005690:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68ba      	ldr	r2, [r7, #8]
 8005698:	609a      	str	r2, [r3, #8]
      break;
 800569a:	e04f      	b.n	800573c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6818      	ldr	r0, [r3, #0]
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	6899      	ldr	r1, [r3, #8]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	685a      	ldr	r2, [r3, #4]
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	f000 f968 	bl	8005980 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	689a      	ldr	r2, [r3, #8]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056be:	609a      	str	r2, [r3, #8]
      break;
 80056c0:	e03c      	b.n	800573c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6818      	ldr	r0, [r3, #0]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	6859      	ldr	r1, [r3, #4]
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	461a      	mov	r2, r3
 80056d0:	f000 f8dc 	bl	800588c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2150      	movs	r1, #80	; 0x50
 80056da:	4618      	mov	r0, r3
 80056dc:	f000 f935 	bl	800594a <TIM_ITRx_SetConfig>
      break;
 80056e0:	e02c      	b.n	800573c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6818      	ldr	r0, [r3, #0]
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	6859      	ldr	r1, [r3, #4]
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	461a      	mov	r2, r3
 80056f0:	f000 f8fb 	bl	80058ea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2160      	movs	r1, #96	; 0x60
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 f925 	bl	800594a <TIM_ITRx_SetConfig>
      break;
 8005700:	e01c      	b.n	800573c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6818      	ldr	r0, [r3, #0]
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	6859      	ldr	r1, [r3, #4]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	461a      	mov	r2, r3
 8005710:	f000 f8bc 	bl	800588c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	2140      	movs	r1, #64	; 0x40
 800571a:	4618      	mov	r0, r3
 800571c:	f000 f915 	bl	800594a <TIM_ITRx_SetConfig>
      break;
 8005720:	e00c      	b.n	800573c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4619      	mov	r1, r3
 800572c:	4610      	mov	r0, r2
 800572e:	f000 f90c 	bl	800594a <TIM_ITRx_SetConfig>
      break;
 8005732:	e003      	b.n	800573c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	73fb      	strb	r3, [r7, #15]
      break;
 8005738:	e000      	b.n	800573c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800573a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800574c:	7bfb      	ldrb	r3, [r7, #15]
}
 800574e:	4618      	mov	r0, r3
 8005750:	3710      	adds	r7, #16
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
	...

08005758 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a40      	ldr	r2, [pc, #256]	; (800586c <TIM_Base_SetConfig+0x114>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d013      	beq.n	8005798 <TIM_Base_SetConfig+0x40>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005776:	d00f      	beq.n	8005798 <TIM_Base_SetConfig+0x40>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	4a3d      	ldr	r2, [pc, #244]	; (8005870 <TIM_Base_SetConfig+0x118>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d00b      	beq.n	8005798 <TIM_Base_SetConfig+0x40>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a3c      	ldr	r2, [pc, #240]	; (8005874 <TIM_Base_SetConfig+0x11c>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d007      	beq.n	8005798 <TIM_Base_SetConfig+0x40>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	4a3b      	ldr	r2, [pc, #236]	; (8005878 <TIM_Base_SetConfig+0x120>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d003      	beq.n	8005798 <TIM_Base_SetConfig+0x40>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	4a3a      	ldr	r2, [pc, #232]	; (800587c <TIM_Base_SetConfig+0x124>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d108      	bne.n	80057aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800579e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a2f      	ldr	r2, [pc, #188]	; (800586c <TIM_Base_SetConfig+0x114>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d01f      	beq.n	80057f2 <TIM_Base_SetConfig+0x9a>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057b8:	d01b      	beq.n	80057f2 <TIM_Base_SetConfig+0x9a>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a2c      	ldr	r2, [pc, #176]	; (8005870 <TIM_Base_SetConfig+0x118>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d017      	beq.n	80057f2 <TIM_Base_SetConfig+0x9a>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a2b      	ldr	r2, [pc, #172]	; (8005874 <TIM_Base_SetConfig+0x11c>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d013      	beq.n	80057f2 <TIM_Base_SetConfig+0x9a>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a2a      	ldr	r2, [pc, #168]	; (8005878 <TIM_Base_SetConfig+0x120>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d00f      	beq.n	80057f2 <TIM_Base_SetConfig+0x9a>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a29      	ldr	r2, [pc, #164]	; (800587c <TIM_Base_SetConfig+0x124>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d00b      	beq.n	80057f2 <TIM_Base_SetConfig+0x9a>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a28      	ldr	r2, [pc, #160]	; (8005880 <TIM_Base_SetConfig+0x128>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d007      	beq.n	80057f2 <TIM_Base_SetConfig+0x9a>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a27      	ldr	r2, [pc, #156]	; (8005884 <TIM_Base_SetConfig+0x12c>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d003      	beq.n	80057f2 <TIM_Base_SetConfig+0x9a>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a26      	ldr	r2, [pc, #152]	; (8005888 <TIM_Base_SetConfig+0x130>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d108      	bne.n	8005804 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	68fa      	ldr	r2, [r7, #12]
 8005800:	4313      	orrs	r3, r2
 8005802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	4313      	orrs	r3, r2
 8005810:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	689a      	ldr	r2, [r3, #8]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a10      	ldr	r2, [pc, #64]	; (800586c <TIM_Base_SetConfig+0x114>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d00f      	beq.n	8005850 <TIM_Base_SetConfig+0xf8>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a12      	ldr	r2, [pc, #72]	; (800587c <TIM_Base_SetConfig+0x124>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d00b      	beq.n	8005850 <TIM_Base_SetConfig+0xf8>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a11      	ldr	r2, [pc, #68]	; (8005880 <TIM_Base_SetConfig+0x128>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d007      	beq.n	8005850 <TIM_Base_SetConfig+0xf8>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	4a10      	ldr	r2, [pc, #64]	; (8005884 <TIM_Base_SetConfig+0x12c>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d003      	beq.n	8005850 <TIM_Base_SetConfig+0xf8>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	4a0f      	ldr	r2, [pc, #60]	; (8005888 <TIM_Base_SetConfig+0x130>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d103      	bne.n	8005858 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	691a      	ldr	r2, [r3, #16]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	615a      	str	r2, [r3, #20]
}
 800585e:	bf00      	nop
 8005860:	3714      	adds	r7, #20
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	40012c00 	.word	0x40012c00
 8005870:	40000400 	.word	0x40000400
 8005874:	40000800 	.word	0x40000800
 8005878:	40000c00 	.word	0x40000c00
 800587c:	40013400 	.word	0x40013400
 8005880:	40014000 	.word	0x40014000
 8005884:	40014400 	.word	0x40014400
 8005888:	40014800 	.word	0x40014800

0800588c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800588c:	b480      	push	{r7}
 800588e:	b087      	sub	sp, #28
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6a1b      	ldr	r3, [r3, #32]
 800589c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6a1b      	ldr	r3, [r3, #32]
 80058a2:	f023 0201 	bic.w	r2, r3, #1
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	699b      	ldr	r3, [r3, #24]
 80058ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	011b      	lsls	r3, r3, #4
 80058bc:	693a      	ldr	r2, [r7, #16]
 80058be:	4313      	orrs	r3, r2
 80058c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	f023 030a 	bic.w	r3, r3, #10
 80058c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80058ca:	697a      	ldr	r2, [r7, #20]
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	693a      	ldr	r2, [r7, #16]
 80058d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	697a      	ldr	r2, [r7, #20]
 80058dc:	621a      	str	r2, [r3, #32]
}
 80058de:	bf00      	nop
 80058e0:	371c      	adds	r7, #28
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr

080058ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058ea:	b480      	push	{r7}
 80058ec:	b087      	sub	sp, #28
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	60f8      	str	r0, [r7, #12]
 80058f2:	60b9      	str	r1, [r7, #8]
 80058f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6a1b      	ldr	r3, [r3, #32]
 80058fa:	f023 0210 	bic.w	r2, r3, #16
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6a1b      	ldr	r3, [r3, #32]
 800590c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005914:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	031b      	lsls	r3, r3, #12
 800591a:	697a      	ldr	r2, [r7, #20]
 800591c:	4313      	orrs	r3, r2
 800591e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005926:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	011b      	lsls	r3, r3, #4
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	4313      	orrs	r3, r2
 8005930:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	697a      	ldr	r2, [r7, #20]
 8005936:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	693a      	ldr	r2, [r7, #16]
 800593c:	621a      	str	r2, [r3, #32]
}
 800593e:	bf00      	nop
 8005940:	371c      	adds	r7, #28
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr

0800594a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800594a:	b480      	push	{r7}
 800594c:	b085      	sub	sp, #20
 800594e:	af00      	add	r7, sp, #0
 8005950:	6078      	str	r0, [r7, #4]
 8005952:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005960:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005962:	683a      	ldr	r2, [r7, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	4313      	orrs	r3, r2
 8005968:	f043 0307 	orr.w	r3, r3, #7
 800596c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	68fa      	ldr	r2, [r7, #12]
 8005972:	609a      	str	r2, [r3, #8]
}
 8005974:	bf00      	nop
 8005976:	3714      	adds	r7, #20
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005980:	b480      	push	{r7}
 8005982:	b087      	sub	sp, #28
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
 800598c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800599a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	021a      	lsls	r2, r3, #8
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	431a      	orrs	r2, r3
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	697a      	ldr	r2, [r7, #20]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	697a      	ldr	r2, [r7, #20]
 80059b2:	609a      	str	r2, [r3, #8]
}
 80059b4:	bf00      	nop
 80059b6:	371c      	adds	r7, #28
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b085      	sub	sp, #20
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d101      	bne.n	80059d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059d4:	2302      	movs	r3, #2
 80059d6:	e068      	b.n	8005aaa <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2202      	movs	r2, #2
 80059e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a2e      	ldr	r2, [pc, #184]	; (8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d004      	beq.n	8005a0c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a2d      	ldr	r2, [pc, #180]	; (8005abc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d108      	bne.n	8005a1e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005a12:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	68fa      	ldr	r2, [r7, #12]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a24:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a1e      	ldr	r2, [pc, #120]	; (8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d01d      	beq.n	8005a7e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a4a:	d018      	beq.n	8005a7e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a1b      	ldr	r2, [pc, #108]	; (8005ac0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d013      	beq.n	8005a7e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a1a      	ldr	r2, [pc, #104]	; (8005ac4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d00e      	beq.n	8005a7e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a18      	ldr	r2, [pc, #96]	; (8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d009      	beq.n	8005a7e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a13      	ldr	r2, [pc, #76]	; (8005abc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d004      	beq.n	8005a7e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a14      	ldr	r2, [pc, #80]	; (8005acc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d10c      	bne.n	8005a98 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	68ba      	ldr	r2, [r7, #8]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68ba      	ldr	r2, [r7, #8]
 8005a96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3714      	adds	r7, #20
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr
 8005ab6:	bf00      	nop
 8005ab8:	40012c00 	.word	0x40012c00
 8005abc:	40013400 	.word	0x40013400
 8005ac0:	40000400 	.word	0x40000400
 8005ac4:	40000800 	.word	0x40000800
 8005ac8:	40000c00 	.word	0x40000c00
 8005acc:	40014000 	.word	0x40014000

08005ad0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b082      	sub	sp, #8
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d101      	bne.n	8005ae2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e040      	b.n	8005b64 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d106      	bne.n	8005af8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f7fb ffce 	bl	8001a94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2224      	movs	r2, #36	; 0x24
 8005afc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f022 0201 	bic.w	r2, r2, #1
 8005b0c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f000 fbc2 	bl	8006298 <UART_SetConfig>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d101      	bne.n	8005b1e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e022      	b.n	8005b64 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d002      	beq.n	8005b2c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 fe6e 	bl	8006808 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	685a      	ldr	r2, [r3, #4]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689a      	ldr	r2, [r3, #8]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f042 0201 	orr.w	r2, r2, #1
 8005b5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 fef5 	bl	800694c <UART_CheckIdleState>
 8005b62:	4603      	mov	r3, r0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3708      	adds	r7, #8
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b08a      	sub	sp, #40	; 0x28
 8005b70:	af02      	add	r7, sp, #8
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	603b      	str	r3, [r7, #0]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b80:	2b20      	cmp	r3, #32
 8005b82:	f040 8082 	bne.w	8005c8a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d002      	beq.n	8005b92 <HAL_UART_Transmit+0x26>
 8005b8c:	88fb      	ldrh	r3, [r7, #6]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d101      	bne.n	8005b96 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e07a      	b.n	8005c8c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d101      	bne.n	8005ba4 <HAL_UART_Transmit+0x38>
 8005ba0:	2302      	movs	r3, #2
 8005ba2:	e073      	b.n	8005c8c <HAL_UART_Transmit+0x120>
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2221      	movs	r2, #33	; 0x21
 8005bb8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bba:	f7fc f8fb 	bl	8001db4 <HAL_GetTick>
 8005bbe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	88fa      	ldrh	r2, [r7, #6]
 8005bc4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	88fa      	ldrh	r2, [r7, #6]
 8005bcc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bd8:	d108      	bne.n	8005bec <HAL_UART_Transmit+0x80>
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	691b      	ldr	r3, [r3, #16]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d104      	bne.n	8005bec <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005be2:	2300      	movs	r3, #0
 8005be4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	61bb      	str	r3, [r7, #24]
 8005bea:	e003      	b.n	8005bf4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005bfc:	e02d      	b.n	8005c5a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	9300      	str	r3, [sp, #0]
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	2200      	movs	r2, #0
 8005c06:	2180      	movs	r1, #128	; 0x80
 8005c08:	68f8      	ldr	r0, [r7, #12]
 8005c0a:	f000 fee8 	bl	80069de <UART_WaitOnFlagUntilTimeout>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d001      	beq.n	8005c18 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e039      	b.n	8005c8c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d10b      	bne.n	8005c36 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	881a      	ldrh	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c2a:	b292      	uxth	r2, r2
 8005c2c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	3302      	adds	r3, #2
 8005c32:	61bb      	str	r3, [r7, #24]
 8005c34:	e008      	b.n	8005c48 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	781a      	ldrb	r2, [r3, #0]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	b292      	uxth	r2, r2
 8005c40:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	3301      	adds	r3, #1
 8005c46:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	3b01      	subs	r3, #1
 8005c52:	b29a      	uxth	r2, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d1cb      	bne.n	8005bfe <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	9300      	str	r3, [sp, #0]
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	2140      	movs	r1, #64	; 0x40
 8005c70:	68f8      	ldr	r0, [r7, #12]
 8005c72:	f000 feb4 	bl	80069de <UART_WaitOnFlagUntilTimeout>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d001      	beq.n	8005c80 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005c7c:	2303      	movs	r3, #3
 8005c7e:	e005      	b.n	8005c8c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2220      	movs	r2, #32
 8005c84:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005c86:	2300      	movs	r3, #0
 8005c88:	e000      	b.n	8005c8c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005c8a:	2302      	movs	r3, #2
  }
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3720      	adds	r7, #32
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b0ba      	sub	sp, #232	; 0xe8
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	69db      	ldr	r3, [r3, #28]
 8005ca2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005cba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005cbe:	f640 030f 	movw	r3, #2063	; 0x80f
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005cc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d115      	bne.n	8005cfc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cd4:	f003 0320 	and.w	r3, r3, #32
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d00f      	beq.n	8005cfc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ce0:	f003 0320 	and.w	r3, r3, #32
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d009      	beq.n	8005cfc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	f000 82a6 	beq.w	800623e <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	4798      	blx	r3
      }
      return;
 8005cfa:	e2a0      	b.n	800623e <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005cfc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	f000 8117 	beq.w	8005f34 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005d06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d0a:	f003 0301 	and.w	r3, r3, #1
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d106      	bne.n	8005d20 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005d12:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005d16:	4b85      	ldr	r3, [pc, #532]	; (8005f2c <HAL_UART_IRQHandler+0x298>)
 8005d18:	4013      	ands	r3, r2
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	f000 810a 	beq.w	8005f34 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005d20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d24:	f003 0301 	and.w	r3, r3, #1
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d011      	beq.n	8005d50 <HAL_UART_IRQHandler+0xbc>
 8005d2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d00b      	beq.n	8005d50 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d46:	f043 0201 	orr.w	r2, r3, #1
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d54:	f003 0302 	and.w	r3, r3, #2
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d011      	beq.n	8005d80 <HAL_UART_IRQHandler+0xec>
 8005d5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d00b      	beq.n	8005d80 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	2202      	movs	r2, #2
 8005d6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d76:	f043 0204 	orr.w	r2, r3, #4
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d84:	f003 0304 	and.w	r3, r3, #4
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d011      	beq.n	8005db0 <HAL_UART_IRQHandler+0x11c>
 8005d8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d90:	f003 0301 	and.w	r3, r3, #1
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d00b      	beq.n	8005db0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2204      	movs	r2, #4
 8005d9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005da6:	f043 0202 	orr.w	r2, r3, #2
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005db4:	f003 0308 	and.w	r3, r3, #8
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d017      	beq.n	8005dec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005dbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005dc0:	f003 0320 	and.w	r3, r3, #32
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d105      	bne.n	8005dd4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005dc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dcc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d00b      	beq.n	8005dec <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2208      	movs	r2, #8
 8005dda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005de2:	f043 0208 	orr.w	r2, r3, #8
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005df0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d012      	beq.n	8005e1e <HAL_UART_IRQHandler+0x18a>
 8005df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005dfc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00c      	beq.n	8005e1e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e14:	f043 0220 	orr.w	r2, r3, #32
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	f000 820c 	beq.w	8006242 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e2e:	f003 0320 	and.w	r3, r3, #32
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d00d      	beq.n	8005e52 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005e36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e3a:	f003 0320 	and.w	r3, r3, #32
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d007      	beq.n	8005e52 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d003      	beq.n	8005e52 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e58:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e66:	2b40      	cmp	r3, #64	; 0x40
 8005e68:	d005      	beq.n	8005e76 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005e6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005e6e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d04f      	beq.n	8005f16 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 fe75 	bl	8006b66 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e86:	2b40      	cmp	r3, #64	; 0x40
 8005e88:	d141      	bne.n	8005f0e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	3308      	adds	r3, #8
 8005e90:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e94:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005e98:	e853 3f00 	ldrex	r3, [r3]
 8005e9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005ea0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ea4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ea8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	3308      	adds	r3, #8
 8005eb2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005eb6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005eba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ebe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005ec2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005ec6:	e841 2300 	strex	r3, r2, [r1]
 8005eca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005ece:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1d9      	bne.n	8005e8a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d013      	beq.n	8005f06 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ee2:	4a13      	ldr	r2, [pc, #76]	; (8005f30 <HAL_UART_IRQHandler+0x29c>)
 8005ee4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eea:	4618      	mov	r0, r3
 8005eec:	f7fd fae3 	bl	80034b6 <HAL_DMA_Abort_IT>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d017      	beq.n	8005f26 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005f00:	4610      	mov	r0, r2
 8005f02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f04:	e00f      	b.n	8005f26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 f9b0 	bl	800626c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f0c:	e00b      	b.n	8005f26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 f9ac 	bl	800626c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f14:	e007      	b.n	8005f26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f9a8 	bl	800626c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005f24:	e18d      	b.n	8006242 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f26:	bf00      	nop
    return;
 8005f28:	e18b      	b.n	8006242 <HAL_UART_IRQHandler+0x5ae>
 8005f2a:	bf00      	nop
 8005f2c:	04000120 	.word	0x04000120
 8005f30:	08006c2d 	.word	0x08006c2d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	f040 8146 	bne.w	80061ca <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f42:	f003 0310 	and.w	r3, r3, #16
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f000 813f 	beq.w	80061ca <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005f4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f50:	f003 0310 	and.w	r3, r3, #16
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f000 8138 	beq.w	80061ca <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2210      	movs	r2, #16
 8005f60:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f6c:	2b40      	cmp	r3, #64	; 0x40
 8005f6e:	f040 80b4 	bne.w	80060da <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005f7e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	f000 815f 	beq.w	8006246 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005f8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005f92:	429a      	cmp	r2, r3
 8005f94:	f080 8157 	bcs.w	8006246 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005f9e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 0320 	and.w	r3, r3, #32
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f040 8085 	bne.w	80060be <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005fc0:	e853 3f00 	ldrex	r3, [r3]
 8005fc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005fc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fd0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	461a      	mov	r2, r3
 8005fda:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005fde:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005fe2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005fea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005fee:	e841 2300 	strex	r3, r2, [r1]
 8005ff2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005ff6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d1da      	bne.n	8005fb4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	3308      	adds	r3, #8
 8006004:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006006:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006008:	e853 3f00 	ldrex	r3, [r3]
 800600c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800600e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006010:	f023 0301 	bic.w	r3, r3, #1
 8006014:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	3308      	adds	r3, #8
 800601e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006022:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006026:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006028:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800602a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800602e:	e841 2300 	strex	r3, r2, [r1]
 8006032:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006034:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1e1      	bne.n	8005ffe <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	3308      	adds	r3, #8
 8006040:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006042:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006044:	e853 3f00 	ldrex	r3, [r3]
 8006048:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800604a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800604c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006050:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	3308      	adds	r3, #8
 800605a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800605e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006060:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006062:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006064:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006066:	e841 2300 	strex	r3, r2, [r1]
 800606a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800606c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1e3      	bne.n	800603a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2220      	movs	r2, #32
 8006076:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006084:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006086:	e853 3f00 	ldrex	r3, [r3]
 800608a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800608c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800608e:	f023 0310 	bic.w	r3, r3, #16
 8006092:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	461a      	mov	r2, r3
 800609c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80060a0:	65bb      	str	r3, [r7, #88]	; 0x58
 80060a2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80060a6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80060a8:	e841 2300 	strex	r3, r2, [r1]
 80060ac:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80060ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d1e4      	bne.n	800607e <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060b8:	4618      	mov	r0, r3
 80060ba:	f7fd f9be 	bl	800343a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	1ad3      	subs	r3, r2, r3
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	4619      	mov	r1, r3
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 f8d4 	bl	8006280 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80060d8:	e0b5      	b.n	8006246 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	f000 80a7 	beq.w	800624a <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 80060fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 80a2 	beq.w	800624a <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800610c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800610e:	e853 3f00 	ldrex	r3, [r3]
 8006112:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006114:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006116:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800611a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	461a      	mov	r2, r3
 8006124:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006128:	647b      	str	r3, [r7, #68]	; 0x44
 800612a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800612c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800612e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006130:	e841 2300 	strex	r3, r2, [r1]
 8006134:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006138:	2b00      	cmp	r3, #0
 800613a:	d1e4      	bne.n	8006106 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	3308      	adds	r3, #8
 8006142:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006146:	e853 3f00 	ldrex	r3, [r3]
 800614a:	623b      	str	r3, [r7, #32]
   return(result);
 800614c:	6a3b      	ldr	r3, [r7, #32]
 800614e:	f023 0301 	bic.w	r3, r3, #1
 8006152:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	3308      	adds	r3, #8
 800615c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006160:	633a      	str	r2, [r7, #48]	; 0x30
 8006162:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006164:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006166:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006168:	e841 2300 	strex	r3, r2, [r1]
 800616c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800616e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006170:	2b00      	cmp	r3, #0
 8006172:	d1e3      	bne.n	800613c <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2220      	movs	r2, #32
 8006178:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	e853 3f00 	ldrex	r3, [r3]
 8006192:	60fb      	str	r3, [r7, #12]
   return(result);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f023 0310 	bic.w	r3, r3, #16
 800619a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	461a      	mov	r2, r3
 80061a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80061a8:	61fb      	str	r3, [r7, #28]
 80061aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ac:	69b9      	ldr	r1, [r7, #24]
 80061ae:	69fa      	ldr	r2, [r7, #28]
 80061b0:	e841 2300 	strex	r3, r2, [r1]
 80061b4:	617b      	str	r3, [r7, #20]
   return(result);
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d1e4      	bne.n	8006186 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80061c0:	4619      	mov	r1, r3
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 f85c 	bl	8006280 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80061c8:	e03f      	b.n	800624a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80061ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d00e      	beq.n	80061f4 <HAL_UART_IRQHandler+0x560>
 80061d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d008      	beq.n	80061f4 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80061ea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f000 fd5d 	bl	8006cac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80061f2:	e02d      	b.n	8006250 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80061f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d00e      	beq.n	800621e <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006208:	2b00      	cmp	r3, #0
 800620a:	d008      	beq.n	800621e <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006210:	2b00      	cmp	r3, #0
 8006212:	d01c      	beq.n	800624e <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	4798      	blx	r3
    }
    return;
 800621c:	e017      	b.n	800624e <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800621e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006226:	2b00      	cmp	r3, #0
 8006228:	d012      	beq.n	8006250 <HAL_UART_IRQHandler+0x5bc>
 800622a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800622e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006232:	2b00      	cmp	r3, #0
 8006234:	d00c      	beq.n	8006250 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 fd0e 	bl	8006c58 <UART_EndTransmit_IT>
    return;
 800623c:	e008      	b.n	8006250 <HAL_UART_IRQHandler+0x5bc>
      return;
 800623e:	bf00      	nop
 8006240:	e006      	b.n	8006250 <HAL_UART_IRQHandler+0x5bc>
    return;
 8006242:	bf00      	nop
 8006244:	e004      	b.n	8006250 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006246:	bf00      	nop
 8006248:	e002      	b.n	8006250 <HAL_UART_IRQHandler+0x5bc>
      return;
 800624a:	bf00      	nop
 800624c:	e000      	b.n	8006250 <HAL_UART_IRQHandler+0x5bc>
    return;
 800624e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006250:	37e8      	adds	r7, #232	; 0xe8
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}
 8006256:	bf00      	nop

08006258 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006258:	b480      	push	{r7}
 800625a:	b083      	sub	sp, #12
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr

0800626c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800626c:	b480      	push	{r7}
 800626e:	b083      	sub	sp, #12
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006274:	bf00      	nop
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	460b      	mov	r3, r1
 800628a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800628c:	bf00      	nop
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006298:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800629c:	b08a      	sub	sp, #40	; 0x28
 800629e:	af00      	add	r7, sp, #0
 80062a0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80062a2:	2300      	movs	r3, #0
 80062a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	689a      	ldr	r2, [r3, #8]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	691b      	ldr	r3, [r3, #16]
 80062b0:	431a      	orrs	r2, r3
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	431a      	orrs	r2, r3
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	69db      	ldr	r3, [r3, #28]
 80062bc:	4313      	orrs	r3, r2
 80062be:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	4ba4      	ldr	r3, [pc, #656]	; (8006558 <UART_SetConfig+0x2c0>)
 80062c8:	4013      	ands	r3, r2
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	6812      	ldr	r2, [r2, #0]
 80062ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80062d0:	430b      	orrs	r3, r1
 80062d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	68da      	ldr	r2, [r3, #12]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	430a      	orrs	r2, r1
 80062e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	699b      	ldr	r3, [r3, #24]
 80062ee:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a99      	ldr	r2, [pc, #612]	; (800655c <UART_SetConfig+0x2c4>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d004      	beq.n	8006304 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006300:	4313      	orrs	r3, r2
 8006302:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006314:	430a      	orrs	r2, r1
 8006316:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a90      	ldr	r2, [pc, #576]	; (8006560 <UART_SetConfig+0x2c8>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d126      	bne.n	8006370 <UART_SetConfig+0xd8>
 8006322:	4b90      	ldr	r3, [pc, #576]	; (8006564 <UART_SetConfig+0x2cc>)
 8006324:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006328:	f003 0303 	and.w	r3, r3, #3
 800632c:	2b03      	cmp	r3, #3
 800632e:	d81b      	bhi.n	8006368 <UART_SetConfig+0xd0>
 8006330:	a201      	add	r2, pc, #4	; (adr r2, 8006338 <UART_SetConfig+0xa0>)
 8006332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006336:	bf00      	nop
 8006338:	08006349 	.word	0x08006349
 800633c:	08006359 	.word	0x08006359
 8006340:	08006351 	.word	0x08006351
 8006344:	08006361 	.word	0x08006361
 8006348:	2301      	movs	r3, #1
 800634a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800634e:	e116      	b.n	800657e <UART_SetConfig+0x2e6>
 8006350:	2302      	movs	r3, #2
 8006352:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006356:	e112      	b.n	800657e <UART_SetConfig+0x2e6>
 8006358:	2304      	movs	r3, #4
 800635a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800635e:	e10e      	b.n	800657e <UART_SetConfig+0x2e6>
 8006360:	2308      	movs	r3, #8
 8006362:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006366:	e10a      	b.n	800657e <UART_SetConfig+0x2e6>
 8006368:	2310      	movs	r3, #16
 800636a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800636e:	e106      	b.n	800657e <UART_SetConfig+0x2e6>
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a7c      	ldr	r2, [pc, #496]	; (8006568 <UART_SetConfig+0x2d0>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d138      	bne.n	80063ec <UART_SetConfig+0x154>
 800637a:	4b7a      	ldr	r3, [pc, #488]	; (8006564 <UART_SetConfig+0x2cc>)
 800637c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006380:	f003 030c 	and.w	r3, r3, #12
 8006384:	2b0c      	cmp	r3, #12
 8006386:	d82d      	bhi.n	80063e4 <UART_SetConfig+0x14c>
 8006388:	a201      	add	r2, pc, #4	; (adr r2, 8006390 <UART_SetConfig+0xf8>)
 800638a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800638e:	bf00      	nop
 8006390:	080063c5 	.word	0x080063c5
 8006394:	080063e5 	.word	0x080063e5
 8006398:	080063e5 	.word	0x080063e5
 800639c:	080063e5 	.word	0x080063e5
 80063a0:	080063d5 	.word	0x080063d5
 80063a4:	080063e5 	.word	0x080063e5
 80063a8:	080063e5 	.word	0x080063e5
 80063ac:	080063e5 	.word	0x080063e5
 80063b0:	080063cd 	.word	0x080063cd
 80063b4:	080063e5 	.word	0x080063e5
 80063b8:	080063e5 	.word	0x080063e5
 80063bc:	080063e5 	.word	0x080063e5
 80063c0:	080063dd 	.word	0x080063dd
 80063c4:	2300      	movs	r3, #0
 80063c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063ca:	e0d8      	b.n	800657e <UART_SetConfig+0x2e6>
 80063cc:	2302      	movs	r3, #2
 80063ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063d2:	e0d4      	b.n	800657e <UART_SetConfig+0x2e6>
 80063d4:	2304      	movs	r3, #4
 80063d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063da:	e0d0      	b.n	800657e <UART_SetConfig+0x2e6>
 80063dc:	2308      	movs	r3, #8
 80063de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063e2:	e0cc      	b.n	800657e <UART_SetConfig+0x2e6>
 80063e4:	2310      	movs	r3, #16
 80063e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063ea:	e0c8      	b.n	800657e <UART_SetConfig+0x2e6>
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a5e      	ldr	r2, [pc, #376]	; (800656c <UART_SetConfig+0x2d4>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d125      	bne.n	8006442 <UART_SetConfig+0x1aa>
 80063f6:	4b5b      	ldr	r3, [pc, #364]	; (8006564 <UART_SetConfig+0x2cc>)
 80063f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063fc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006400:	2b30      	cmp	r3, #48	; 0x30
 8006402:	d016      	beq.n	8006432 <UART_SetConfig+0x19a>
 8006404:	2b30      	cmp	r3, #48	; 0x30
 8006406:	d818      	bhi.n	800643a <UART_SetConfig+0x1a2>
 8006408:	2b20      	cmp	r3, #32
 800640a:	d00a      	beq.n	8006422 <UART_SetConfig+0x18a>
 800640c:	2b20      	cmp	r3, #32
 800640e:	d814      	bhi.n	800643a <UART_SetConfig+0x1a2>
 8006410:	2b00      	cmp	r3, #0
 8006412:	d002      	beq.n	800641a <UART_SetConfig+0x182>
 8006414:	2b10      	cmp	r3, #16
 8006416:	d008      	beq.n	800642a <UART_SetConfig+0x192>
 8006418:	e00f      	b.n	800643a <UART_SetConfig+0x1a2>
 800641a:	2300      	movs	r3, #0
 800641c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006420:	e0ad      	b.n	800657e <UART_SetConfig+0x2e6>
 8006422:	2302      	movs	r3, #2
 8006424:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006428:	e0a9      	b.n	800657e <UART_SetConfig+0x2e6>
 800642a:	2304      	movs	r3, #4
 800642c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006430:	e0a5      	b.n	800657e <UART_SetConfig+0x2e6>
 8006432:	2308      	movs	r3, #8
 8006434:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006438:	e0a1      	b.n	800657e <UART_SetConfig+0x2e6>
 800643a:	2310      	movs	r3, #16
 800643c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006440:	e09d      	b.n	800657e <UART_SetConfig+0x2e6>
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a4a      	ldr	r2, [pc, #296]	; (8006570 <UART_SetConfig+0x2d8>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d125      	bne.n	8006498 <UART_SetConfig+0x200>
 800644c:	4b45      	ldr	r3, [pc, #276]	; (8006564 <UART_SetConfig+0x2cc>)
 800644e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006452:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006456:	2bc0      	cmp	r3, #192	; 0xc0
 8006458:	d016      	beq.n	8006488 <UART_SetConfig+0x1f0>
 800645a:	2bc0      	cmp	r3, #192	; 0xc0
 800645c:	d818      	bhi.n	8006490 <UART_SetConfig+0x1f8>
 800645e:	2b80      	cmp	r3, #128	; 0x80
 8006460:	d00a      	beq.n	8006478 <UART_SetConfig+0x1e0>
 8006462:	2b80      	cmp	r3, #128	; 0x80
 8006464:	d814      	bhi.n	8006490 <UART_SetConfig+0x1f8>
 8006466:	2b00      	cmp	r3, #0
 8006468:	d002      	beq.n	8006470 <UART_SetConfig+0x1d8>
 800646a:	2b40      	cmp	r3, #64	; 0x40
 800646c:	d008      	beq.n	8006480 <UART_SetConfig+0x1e8>
 800646e:	e00f      	b.n	8006490 <UART_SetConfig+0x1f8>
 8006470:	2300      	movs	r3, #0
 8006472:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006476:	e082      	b.n	800657e <UART_SetConfig+0x2e6>
 8006478:	2302      	movs	r3, #2
 800647a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800647e:	e07e      	b.n	800657e <UART_SetConfig+0x2e6>
 8006480:	2304      	movs	r3, #4
 8006482:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006486:	e07a      	b.n	800657e <UART_SetConfig+0x2e6>
 8006488:	2308      	movs	r3, #8
 800648a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800648e:	e076      	b.n	800657e <UART_SetConfig+0x2e6>
 8006490:	2310      	movs	r3, #16
 8006492:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006496:	e072      	b.n	800657e <UART_SetConfig+0x2e6>
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a35      	ldr	r2, [pc, #212]	; (8006574 <UART_SetConfig+0x2dc>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d12a      	bne.n	80064f8 <UART_SetConfig+0x260>
 80064a2:	4b30      	ldr	r3, [pc, #192]	; (8006564 <UART_SetConfig+0x2cc>)
 80064a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064b0:	d01a      	beq.n	80064e8 <UART_SetConfig+0x250>
 80064b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064b6:	d81b      	bhi.n	80064f0 <UART_SetConfig+0x258>
 80064b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064bc:	d00c      	beq.n	80064d8 <UART_SetConfig+0x240>
 80064be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064c2:	d815      	bhi.n	80064f0 <UART_SetConfig+0x258>
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d003      	beq.n	80064d0 <UART_SetConfig+0x238>
 80064c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064cc:	d008      	beq.n	80064e0 <UART_SetConfig+0x248>
 80064ce:	e00f      	b.n	80064f0 <UART_SetConfig+0x258>
 80064d0:	2300      	movs	r3, #0
 80064d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064d6:	e052      	b.n	800657e <UART_SetConfig+0x2e6>
 80064d8:	2302      	movs	r3, #2
 80064da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064de:	e04e      	b.n	800657e <UART_SetConfig+0x2e6>
 80064e0:	2304      	movs	r3, #4
 80064e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064e6:	e04a      	b.n	800657e <UART_SetConfig+0x2e6>
 80064e8:	2308      	movs	r3, #8
 80064ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064ee:	e046      	b.n	800657e <UART_SetConfig+0x2e6>
 80064f0:	2310      	movs	r3, #16
 80064f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064f6:	e042      	b.n	800657e <UART_SetConfig+0x2e6>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a17      	ldr	r2, [pc, #92]	; (800655c <UART_SetConfig+0x2c4>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d13a      	bne.n	8006578 <UART_SetConfig+0x2e0>
 8006502:	4b18      	ldr	r3, [pc, #96]	; (8006564 <UART_SetConfig+0x2cc>)
 8006504:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006508:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800650c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006510:	d01a      	beq.n	8006548 <UART_SetConfig+0x2b0>
 8006512:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006516:	d81b      	bhi.n	8006550 <UART_SetConfig+0x2b8>
 8006518:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800651c:	d00c      	beq.n	8006538 <UART_SetConfig+0x2a0>
 800651e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006522:	d815      	bhi.n	8006550 <UART_SetConfig+0x2b8>
 8006524:	2b00      	cmp	r3, #0
 8006526:	d003      	beq.n	8006530 <UART_SetConfig+0x298>
 8006528:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800652c:	d008      	beq.n	8006540 <UART_SetConfig+0x2a8>
 800652e:	e00f      	b.n	8006550 <UART_SetConfig+0x2b8>
 8006530:	2300      	movs	r3, #0
 8006532:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006536:	e022      	b.n	800657e <UART_SetConfig+0x2e6>
 8006538:	2302      	movs	r3, #2
 800653a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800653e:	e01e      	b.n	800657e <UART_SetConfig+0x2e6>
 8006540:	2304      	movs	r3, #4
 8006542:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006546:	e01a      	b.n	800657e <UART_SetConfig+0x2e6>
 8006548:	2308      	movs	r3, #8
 800654a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800654e:	e016      	b.n	800657e <UART_SetConfig+0x2e6>
 8006550:	2310      	movs	r3, #16
 8006552:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006556:	e012      	b.n	800657e <UART_SetConfig+0x2e6>
 8006558:	efff69f3 	.word	0xefff69f3
 800655c:	40008000 	.word	0x40008000
 8006560:	40013800 	.word	0x40013800
 8006564:	40021000 	.word	0x40021000
 8006568:	40004400 	.word	0x40004400
 800656c:	40004800 	.word	0x40004800
 8006570:	40004c00 	.word	0x40004c00
 8006574:	40005000 	.word	0x40005000
 8006578:	2310      	movs	r3, #16
 800657a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a9f      	ldr	r2, [pc, #636]	; (8006800 <UART_SetConfig+0x568>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d17a      	bne.n	800667e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006588:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800658c:	2b08      	cmp	r3, #8
 800658e:	d824      	bhi.n	80065da <UART_SetConfig+0x342>
 8006590:	a201      	add	r2, pc, #4	; (adr r2, 8006598 <UART_SetConfig+0x300>)
 8006592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006596:	bf00      	nop
 8006598:	080065bd 	.word	0x080065bd
 800659c:	080065db 	.word	0x080065db
 80065a0:	080065c5 	.word	0x080065c5
 80065a4:	080065db 	.word	0x080065db
 80065a8:	080065cb 	.word	0x080065cb
 80065ac:	080065db 	.word	0x080065db
 80065b0:	080065db 	.word	0x080065db
 80065b4:	080065db 	.word	0x080065db
 80065b8:	080065d3 	.word	0x080065d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065bc:	f7fe f814 	bl	80045e8 <HAL_RCC_GetPCLK1Freq>
 80065c0:	61f8      	str	r0, [r7, #28]
        break;
 80065c2:	e010      	b.n	80065e6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065c4:	4b8f      	ldr	r3, [pc, #572]	; (8006804 <UART_SetConfig+0x56c>)
 80065c6:	61fb      	str	r3, [r7, #28]
        break;
 80065c8:	e00d      	b.n	80065e6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065ca:	f7fd ff75 	bl	80044b8 <HAL_RCC_GetSysClockFreq>
 80065ce:	61f8      	str	r0, [r7, #28]
        break;
 80065d0:	e009      	b.n	80065e6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065d6:	61fb      	str	r3, [r7, #28]
        break;
 80065d8:	e005      	b.n	80065e6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80065da:	2300      	movs	r3, #0
 80065dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80065e4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	f000 80fb 	beq.w	80067e4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	685a      	ldr	r2, [r3, #4]
 80065f2:	4613      	mov	r3, r2
 80065f4:	005b      	lsls	r3, r3, #1
 80065f6:	4413      	add	r3, r2
 80065f8:	69fa      	ldr	r2, [r7, #28]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d305      	bcc.n	800660a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006604:	69fa      	ldr	r2, [r7, #28]
 8006606:	429a      	cmp	r2, r3
 8006608:	d903      	bls.n	8006612 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006610:	e0e8      	b.n	80067e4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	2200      	movs	r2, #0
 8006616:	461c      	mov	r4, r3
 8006618:	4615      	mov	r5, r2
 800661a:	f04f 0200 	mov.w	r2, #0
 800661e:	f04f 0300 	mov.w	r3, #0
 8006622:	022b      	lsls	r3, r5, #8
 8006624:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006628:	0222      	lsls	r2, r4, #8
 800662a:	68f9      	ldr	r1, [r7, #12]
 800662c:	6849      	ldr	r1, [r1, #4]
 800662e:	0849      	lsrs	r1, r1, #1
 8006630:	2000      	movs	r0, #0
 8006632:	4688      	mov	r8, r1
 8006634:	4681      	mov	r9, r0
 8006636:	eb12 0a08 	adds.w	sl, r2, r8
 800663a:	eb43 0b09 	adc.w	fp, r3, r9
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	603b      	str	r3, [r7, #0]
 8006646:	607a      	str	r2, [r7, #4]
 8006648:	e9d7 2300 	ldrd	r2, r3, [r7]
 800664c:	4650      	mov	r0, sl
 800664e:	4659      	mov	r1, fp
 8006650:	f7fa fb1a 	bl	8000c88 <__aeabi_uldivmod>
 8006654:	4602      	mov	r2, r0
 8006656:	460b      	mov	r3, r1
 8006658:	4613      	mov	r3, r2
 800665a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006662:	d308      	bcc.n	8006676 <UART_SetConfig+0x3de>
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800666a:	d204      	bcs.n	8006676 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	69ba      	ldr	r2, [r7, #24]
 8006672:	60da      	str	r2, [r3, #12]
 8006674:	e0b6      	b.n	80067e4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800667c:	e0b2      	b.n	80067e4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	69db      	ldr	r3, [r3, #28]
 8006682:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006686:	d15e      	bne.n	8006746 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006688:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800668c:	2b08      	cmp	r3, #8
 800668e:	d828      	bhi.n	80066e2 <UART_SetConfig+0x44a>
 8006690:	a201      	add	r2, pc, #4	; (adr r2, 8006698 <UART_SetConfig+0x400>)
 8006692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006696:	bf00      	nop
 8006698:	080066bd 	.word	0x080066bd
 800669c:	080066c5 	.word	0x080066c5
 80066a0:	080066cd 	.word	0x080066cd
 80066a4:	080066e3 	.word	0x080066e3
 80066a8:	080066d3 	.word	0x080066d3
 80066ac:	080066e3 	.word	0x080066e3
 80066b0:	080066e3 	.word	0x080066e3
 80066b4:	080066e3 	.word	0x080066e3
 80066b8:	080066db 	.word	0x080066db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066bc:	f7fd ff94 	bl	80045e8 <HAL_RCC_GetPCLK1Freq>
 80066c0:	61f8      	str	r0, [r7, #28]
        break;
 80066c2:	e014      	b.n	80066ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066c4:	f7fd ffa6 	bl	8004614 <HAL_RCC_GetPCLK2Freq>
 80066c8:	61f8      	str	r0, [r7, #28]
        break;
 80066ca:	e010      	b.n	80066ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066cc:	4b4d      	ldr	r3, [pc, #308]	; (8006804 <UART_SetConfig+0x56c>)
 80066ce:	61fb      	str	r3, [r7, #28]
        break;
 80066d0:	e00d      	b.n	80066ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066d2:	f7fd fef1 	bl	80044b8 <HAL_RCC_GetSysClockFreq>
 80066d6:	61f8      	str	r0, [r7, #28]
        break;
 80066d8:	e009      	b.n	80066ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066de:	61fb      	str	r3, [r7, #28]
        break;
 80066e0:	e005      	b.n	80066ee <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80066e2:	2300      	movs	r3, #0
 80066e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80066ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d077      	beq.n	80067e4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80066f4:	69fb      	ldr	r3, [r7, #28]
 80066f6:	005a      	lsls	r2, r3, #1
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	085b      	lsrs	r3, r3, #1
 80066fe:	441a      	add	r2, r3
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	fbb2 f3f3 	udiv	r3, r2, r3
 8006708:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	2b0f      	cmp	r3, #15
 800670e:	d916      	bls.n	800673e <UART_SetConfig+0x4a6>
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006716:	d212      	bcs.n	800673e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006718:	69bb      	ldr	r3, [r7, #24]
 800671a:	b29b      	uxth	r3, r3
 800671c:	f023 030f 	bic.w	r3, r3, #15
 8006720:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	085b      	lsrs	r3, r3, #1
 8006726:	b29b      	uxth	r3, r3
 8006728:	f003 0307 	and.w	r3, r3, #7
 800672c:	b29a      	uxth	r2, r3
 800672e:	8afb      	ldrh	r3, [r7, #22]
 8006730:	4313      	orrs	r3, r2
 8006732:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	8afa      	ldrh	r2, [r7, #22]
 800673a:	60da      	str	r2, [r3, #12]
 800673c:	e052      	b.n	80067e4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006744:	e04e      	b.n	80067e4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006746:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800674a:	2b08      	cmp	r3, #8
 800674c:	d827      	bhi.n	800679e <UART_SetConfig+0x506>
 800674e:	a201      	add	r2, pc, #4	; (adr r2, 8006754 <UART_SetConfig+0x4bc>)
 8006750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006754:	08006779 	.word	0x08006779
 8006758:	08006781 	.word	0x08006781
 800675c:	08006789 	.word	0x08006789
 8006760:	0800679f 	.word	0x0800679f
 8006764:	0800678f 	.word	0x0800678f
 8006768:	0800679f 	.word	0x0800679f
 800676c:	0800679f 	.word	0x0800679f
 8006770:	0800679f 	.word	0x0800679f
 8006774:	08006797 	.word	0x08006797
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006778:	f7fd ff36 	bl	80045e8 <HAL_RCC_GetPCLK1Freq>
 800677c:	61f8      	str	r0, [r7, #28]
        break;
 800677e:	e014      	b.n	80067aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006780:	f7fd ff48 	bl	8004614 <HAL_RCC_GetPCLK2Freq>
 8006784:	61f8      	str	r0, [r7, #28]
        break;
 8006786:	e010      	b.n	80067aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006788:	4b1e      	ldr	r3, [pc, #120]	; (8006804 <UART_SetConfig+0x56c>)
 800678a:	61fb      	str	r3, [r7, #28]
        break;
 800678c:	e00d      	b.n	80067aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800678e:	f7fd fe93 	bl	80044b8 <HAL_RCC_GetSysClockFreq>
 8006792:	61f8      	str	r0, [r7, #28]
        break;
 8006794:	e009      	b.n	80067aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006796:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800679a:	61fb      	str	r3, [r7, #28]
        break;
 800679c:	e005      	b.n	80067aa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800679e:	2300      	movs	r3, #0
 80067a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80067a8:	bf00      	nop
    }

    if (pclk != 0U)
 80067aa:	69fb      	ldr	r3, [r7, #28]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d019      	beq.n	80067e4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	085a      	lsrs	r2, r3, #1
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	441a      	add	r2, r3
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	fbb2 f3f3 	udiv	r3, r2, r3
 80067c2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067c4:	69bb      	ldr	r3, [r7, #24]
 80067c6:	2b0f      	cmp	r3, #15
 80067c8:	d909      	bls.n	80067de <UART_SetConfig+0x546>
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067d0:	d205      	bcs.n	80067de <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80067d2:	69bb      	ldr	r3, [r7, #24]
 80067d4:	b29a      	uxth	r2, r3
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	60da      	str	r2, [r3, #12]
 80067dc:	e002      	b.n	80067e4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2200      	movs	r2, #0
 80067e8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2200      	movs	r2, #0
 80067ee:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80067f0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3728      	adds	r7, #40	; 0x28
 80067f8:	46bd      	mov	sp, r7
 80067fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067fe:	bf00      	nop
 8006800:	40008000 	.word	0x40008000
 8006804:	00f42400 	.word	0x00f42400

08006808 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006808:	b480      	push	{r7}
 800680a:	b083      	sub	sp, #12
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006814:	f003 0301 	and.w	r3, r3, #1
 8006818:	2b00      	cmp	r3, #0
 800681a:	d00a      	beq.n	8006832 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	430a      	orrs	r2, r1
 8006830:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006836:	f003 0302 	and.w	r3, r3, #2
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00a      	beq.n	8006854 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	430a      	orrs	r2, r1
 8006852:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006858:	f003 0304 	and.w	r3, r3, #4
 800685c:	2b00      	cmp	r3, #0
 800685e:	d00a      	beq.n	8006876 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	430a      	orrs	r2, r1
 8006874:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687a:	f003 0308 	and.w	r3, r3, #8
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00a      	beq.n	8006898 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	430a      	orrs	r2, r1
 8006896:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689c:	f003 0310 	and.w	r3, r3, #16
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d00a      	beq.n	80068ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	430a      	orrs	r2, r1
 80068b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068be:	f003 0320 	and.w	r3, r3, #32
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d00a      	beq.n	80068dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	430a      	orrs	r2, r1
 80068da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d01a      	beq.n	800691e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	430a      	orrs	r2, r1
 80068fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006902:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006906:	d10a      	bne.n	800691e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	430a      	orrs	r2, r1
 800691c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006926:	2b00      	cmp	r3, #0
 8006928:	d00a      	beq.n	8006940 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	430a      	orrs	r2, r1
 800693e:	605a      	str	r2, [r3, #4]
  }
}
 8006940:	bf00      	nop
 8006942:	370c      	adds	r7, #12
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr

0800694c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b086      	sub	sp, #24
 8006950:	af02      	add	r7, sp, #8
 8006952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800695c:	f7fb fa2a 	bl	8001db4 <HAL_GetTick>
 8006960:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f003 0308 	and.w	r3, r3, #8
 800696c:	2b08      	cmp	r3, #8
 800696e:	d10e      	bne.n	800698e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006970:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006974:	9300      	str	r3, [sp, #0]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2200      	movs	r2, #0
 800697a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 f82d 	bl	80069de <UART_WaitOnFlagUntilTimeout>
 8006984:	4603      	mov	r3, r0
 8006986:	2b00      	cmp	r3, #0
 8006988:	d001      	beq.n	800698e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e023      	b.n	80069d6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 0304 	and.w	r3, r3, #4
 8006998:	2b04      	cmp	r3, #4
 800699a:	d10e      	bne.n	80069ba <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800699c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 f817 	bl	80069de <UART_WaitOnFlagUntilTimeout>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d001      	beq.n	80069ba <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e00d      	b.n	80069d6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2220      	movs	r2, #32
 80069be:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2220      	movs	r2, #32
 80069c4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2200      	movs	r2, #0
 80069ca:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80069d4:	2300      	movs	r3, #0
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3710      	adds	r7, #16
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}

080069de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80069de:	b580      	push	{r7, lr}
 80069e0:	b09c      	sub	sp, #112	; 0x70
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	60f8      	str	r0, [r7, #12]
 80069e6:	60b9      	str	r1, [r7, #8]
 80069e8:	603b      	str	r3, [r7, #0]
 80069ea:	4613      	mov	r3, r2
 80069ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069ee:	e0a5      	b.n	8006b3c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80069f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069f6:	f000 80a1 	beq.w	8006b3c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069fa:	f7fb f9db 	bl	8001db4 <HAL_GetTick>
 80069fe:	4602      	mov	r2, r0
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	1ad3      	subs	r3, r2, r3
 8006a04:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d302      	bcc.n	8006a10 <UART_WaitOnFlagUntilTimeout+0x32>
 8006a0a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d13e      	bne.n	8006a8e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a18:	e853 3f00 	ldrex	r3, [r3]
 8006a1c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006a1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a20:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006a24:	667b      	str	r3, [r7, #100]	; 0x64
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a2e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a30:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a32:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a34:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006a36:	e841 2300 	strex	r3, r2, [r1]
 8006a3a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006a3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1e6      	bne.n	8006a10 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	3308      	adds	r3, #8
 8006a48:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a4c:	e853 3f00 	ldrex	r3, [r3]
 8006a50:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a54:	f023 0301 	bic.w	r3, r3, #1
 8006a58:	663b      	str	r3, [r7, #96]	; 0x60
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	3308      	adds	r3, #8
 8006a60:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006a62:	64ba      	str	r2, [r7, #72]	; 0x48
 8006a64:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a66:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006a68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a6a:	e841 2300 	strex	r3, r2, [r1]
 8006a6e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006a70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1e5      	bne.n	8006a42 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2220      	movs	r2, #32
 8006a7a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2220      	movs	r2, #32
 8006a80:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006a8a:	2303      	movs	r3, #3
 8006a8c:	e067      	b.n	8006b5e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f003 0304 	and.w	r3, r3, #4
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d04f      	beq.n	8006b3c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	69db      	ldr	r3, [r3, #28]
 8006aa2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006aa6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006aaa:	d147      	bne.n	8006b3c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ab4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006abe:	e853 3f00 	ldrex	r3, [r3]
 8006ac2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006aca:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ad4:	637b      	str	r3, [r7, #52]	; 0x34
 8006ad6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006ada:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006adc:	e841 2300 	strex	r3, r2, [r1]
 8006ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d1e6      	bne.n	8006ab6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	3308      	adds	r3, #8
 8006aee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	e853 3f00 	ldrex	r3, [r3]
 8006af6:	613b      	str	r3, [r7, #16]
   return(result);
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	f023 0301 	bic.w	r3, r3, #1
 8006afe:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	3308      	adds	r3, #8
 8006b06:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006b08:	623a      	str	r2, [r7, #32]
 8006b0a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b0c:	69f9      	ldr	r1, [r7, #28]
 8006b0e:	6a3a      	ldr	r2, [r7, #32]
 8006b10:	e841 2300 	strex	r3, r2, [r1]
 8006b14:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d1e5      	bne.n	8006ae8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2220      	movs	r2, #32
 8006b20:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2220      	movs	r2, #32
 8006b26:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2220      	movs	r2, #32
 8006b2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2200      	movs	r2, #0
 8006b34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006b38:	2303      	movs	r3, #3
 8006b3a:	e010      	b.n	8006b5e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	69da      	ldr	r2, [r3, #28]
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	4013      	ands	r3, r2
 8006b46:	68ba      	ldr	r2, [r7, #8]
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	bf0c      	ite	eq
 8006b4c:	2301      	moveq	r3, #1
 8006b4e:	2300      	movne	r3, #0
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	461a      	mov	r2, r3
 8006b54:	79fb      	ldrb	r3, [r7, #7]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	f43f af4a 	beq.w	80069f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b5c:	2300      	movs	r3, #0
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3770      	adds	r7, #112	; 0x70
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}

08006b66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b66:	b480      	push	{r7}
 8006b68:	b095      	sub	sp, #84	; 0x54
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b76:	e853 3f00 	ldrex	r3, [r3]
 8006b7a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b7e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	461a      	mov	r2, r3
 8006b8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b8c:	643b      	str	r3, [r7, #64]	; 0x40
 8006b8e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b90:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006b92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006b94:	e841 2300 	strex	r3, r2, [r1]
 8006b98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1e6      	bne.n	8006b6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	3308      	adds	r3, #8
 8006ba6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba8:	6a3b      	ldr	r3, [r7, #32]
 8006baa:	e853 3f00 	ldrex	r3, [r3]
 8006bae:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	f023 0301 	bic.w	r3, r3, #1
 8006bb6:	64bb      	str	r3, [r7, #72]	; 0x48
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	3308      	adds	r3, #8
 8006bbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006bc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006bc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006bc8:	e841 2300 	strex	r3, r2, [r1]
 8006bcc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d1e5      	bne.n	8006ba0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	d118      	bne.n	8006c0e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	e853 3f00 	ldrex	r3, [r3]
 8006be8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	f023 0310 	bic.w	r3, r3, #16
 8006bf0:	647b      	str	r3, [r7, #68]	; 0x44
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bfa:	61bb      	str	r3, [r7, #24]
 8006bfc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfe:	6979      	ldr	r1, [r7, #20]
 8006c00:	69ba      	ldr	r2, [r7, #24]
 8006c02:	e841 2300 	strex	r3, r2, [r1]
 8006c06:	613b      	str	r3, [r7, #16]
   return(result);
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d1e6      	bne.n	8006bdc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2220      	movs	r2, #32
 8006c12:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006c20:	bf00      	nop
 8006c22:	3754      	adds	r7, #84	; 0x54
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b084      	sub	sp, #16
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c38:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c4a:	68f8      	ldr	r0, [r7, #12]
 8006c4c:	f7ff fb0e 	bl	800626c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c50:	bf00      	nop
 8006c52:	3710      	adds	r7, #16
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b088      	sub	sp, #32
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	e853 3f00 	ldrex	r3, [r3]
 8006c6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c74:	61fb      	str	r3, [r7, #28]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	69fb      	ldr	r3, [r7, #28]
 8006c7e:	61bb      	str	r3, [r7, #24]
 8006c80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c82:	6979      	ldr	r1, [r7, #20]
 8006c84:	69ba      	ldr	r2, [r7, #24]
 8006c86:	e841 2300 	strex	r3, r2, [r1]
 8006c8a:	613b      	str	r3, [r7, #16]
   return(result);
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1e6      	bne.n	8006c60 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2220      	movs	r2, #32
 8006c96:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f7ff fada 	bl	8006258 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ca4:	bf00      	nop
 8006ca6:	3720      	adds	r7, #32
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b083      	sub	sp, #12
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006cb4:	bf00      	nop
 8006cb6:	370c      	adds	r7, #12
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <_analogRead>:
    _vs[86] = 4.062; _vs[87] = 4.069; _vs[88] = 4.077; _vs[89] = 4.085; _vs[90] = 4.092;
    _vs[91] = 4.100; _vs[92] = 4.111; _vs[93] = 4.122; _vs[94] = 4.133; _vs[95] = 4.144;
    _vs[96] = 4.156; _vs[97] = 4.167; _vs[98] = 4.178; _vs[99] = 4.189; _vs[100] = 4.200;
}

static uint32_t _analogRead(void) {
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	af00      	add	r7, sp, #0
    HAL_ADC_Start(_hadc);
 8006cc4:	4b0a      	ldr	r3, [pc, #40]	; (8006cf0 <_analogRead+0x30>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f7fb fbb9 	bl	8002440 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(_hadc, _timeout);
 8006cce:	4b08      	ldr	r3, [pc, #32]	; (8006cf0 <_analogRead+0x30>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a08      	ldr	r2, [pc, #32]	; (8006cf4 <_analogRead+0x34>)
 8006cd4:	6812      	ldr	r2, [r2, #0]
 8006cd6:	4611      	mov	r1, r2
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7fb fc6b 	bl	80025b4 <HAL_ADC_PollForConversion>
    return HAL_ADC_GetValue(_hadc);
 8006cde:	4b04      	ldr	r3, [pc, #16]	; (8006cf0 <_analogRead+0x30>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f7fb fd3e 	bl	8002764 <HAL_ADC_GetValue>
 8006ce8:	4603      	mov	r3, r0
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	bd80      	pop	{r7, pc}
 8006cee:	bf00      	nop
 8006cf0:	20000794 	.word	0x20000794
 8006cf4:	20000790 	.word	0x20000790

08006cf8 <_analogReadToVolts>:

static float _analogReadToVolts(uint32_t readValue) {
 8006cf8:	b480      	push	{r7}
 8006cfa:	b085      	sub	sp, #20
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  float volts = 2.0f * readValue * 3.3f / 4096.0f;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	ee07 3a90 	vmov	s15, r3
 8006d06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d0a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006d0e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8006d38 <_analogReadToVolts+0x40>
 8006d12:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006d16:	eddf 6a09 	vldr	s13, [pc, #36]	; 8006d3c <_analogReadToVolts+0x44>
 8006d1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006d1e:	edc7 7a03 	vstr	s15, [r7, #12]
  return volts;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	ee07 3a90 	vmov	s15, r3
}
 8006d28:	eeb0 0a67 	vmov.f32	s0, s15
 8006d2c:	3714      	adds	r7, #20
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
 8006d36:	bf00      	nop
 8006d38:	40533333 	.word	0x40533333
 8006d3c:	45800000 	.word	0x45800000

08006d40 <_getChargeLevel>:

static int _getChargeLevel(float volts) {
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b086      	sub	sp, #24
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	ed87 0a01 	vstr	s0, [r7, #4]
  int idx = 50;
 8006d4a:	2332      	movs	r3, #50	; 0x32
 8006d4c:	617b      	str	r3, [r7, #20]
  int prev = 0;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	613b      	str	r3, [r7, #16]
  int half = 0;
 8006d52:	2300      	movs	r3, #0
 8006d54:	60fb      	str	r3, [r7, #12]
  if (volts >= 4.2){
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f7f9 fbf6 	bl	8000548 <__aeabi_f2d>
 8006d5c:	a323      	add	r3, pc, #140	; (adr r3, 8006dec <_getChargeLevel+0xac>)
 8006d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d62:	f7f9 fecf 	bl	8000b04 <__aeabi_dcmpge>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d001      	beq.n	8006d70 <_getChargeLevel+0x30>
    return 100;
 8006d6c:	2364      	movs	r3, #100	; 0x64
 8006d6e:	e037      	b.n	8006de0 <_getChargeLevel+0xa0>
  }
  if (volts <= 3.2){
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f7f9 fbe9 	bl	8000548 <__aeabi_f2d>
 8006d76:	a31f      	add	r3, pc, #124	; (adr r3, 8006df4 <_getChargeLevel+0xb4>)
 8006d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7c:	f7f9 feb8 	bl	8000af0 <__aeabi_dcmple>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d100      	bne.n	8006d88 <_getChargeLevel+0x48>
 8006d86:	e001      	b.n	8006d8c <_getChargeLevel+0x4c>
    return 0;
 8006d88:	2300      	movs	r3, #0
 8006d8a:	e029      	b.n	8006de0 <_getChargeLevel+0xa0>
  }
  while(1){
    half = abs(idx - prev) / 2;
 8006d8c:	697a      	ldr	r2, [r7, #20]
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	1ad3      	subs	r3, r2, r3
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	bfb8      	it	lt
 8006d96:	425b      	neglt	r3, r3
 8006d98:	0fda      	lsrs	r2, r3, #31
 8006d9a:	4413      	add	r3, r2
 8006d9c:	105b      	asrs	r3, r3, #1
 8006d9e:	60fb      	str	r3, [r7, #12]
    prev = idx;
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	613b      	str	r3, [r7, #16]
    if(volts >= _vs[idx]){
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f7f9 fbcf 	bl	8000548 <__aeabi_f2d>
 8006daa:	4a0f      	ldr	r2, [pc, #60]	; (8006de8 <_getChargeLevel+0xa8>)
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	00db      	lsls	r3, r3, #3
 8006db0:	4413      	add	r3, r2
 8006db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db6:	f7f9 fea5 	bl	8000b04 <__aeabi_dcmpge>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d004      	beq.n	8006dca <_getChargeLevel+0x8a>
      idx = idx + half;
 8006dc0:	697a      	ldr	r2, [r7, #20]
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	4413      	add	r3, r2
 8006dc6:	617b      	str	r3, [r7, #20]
 8006dc8:	e003      	b.n	8006dd2 <_getChargeLevel+0x92>
    }else{
      idx = idx - half;
 8006dca:	697a      	ldr	r2, [r7, #20]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	1ad3      	subs	r3, r2, r3
 8006dd0:	617b      	str	r3, [r7, #20]
    }
    if (prev == idx){
 8006dd2:	693a      	ldr	r2, [r7, #16]
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d000      	beq.n	8006ddc <_getChargeLevel+0x9c>
    half = abs(idx - prev) / 2;
 8006dda:	e7d7      	b.n	8006d8c <_getChargeLevel+0x4c>
      break;
 8006ddc:	bf00      	nop
    }
  }
  return idx;
 8006dde:	697b      	ldr	r3, [r7, #20]
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3718      	adds	r7, #24
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	20000468 	.word	0x20000468
 8006dec:	cccccccd 	.word	0xcccccccd
 8006df0:	4010cccc 	.word	0x4010cccc
 8006df4:	9999999a 	.word	0x9999999a
 8006df8:	40099999 	.word	0x40099999

08006dfc <battery_getBatteryChargeLevel>:
	_initVoltsArray();
    HAL_ADCEx_Calibration_Start(hadc, ADC_SINGLE_ENDED);
}


int battery_getBatteryChargeLevel(void) {
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b086      	sub	sp, #24
 8006e00:	af00      	add	r7, sp, #0
    uint32_t readValue = _analogRead();
 8006e02:	f7ff ff5d 	bl	8006cc0 <_analogRead>
 8006e06:	6178      	str	r0, [r7, #20]
    double volts = _analogReadToVolts(readValue);
 8006e08:	6978      	ldr	r0, [r7, #20]
 8006e0a:	f7ff ff75 	bl	8006cf8 <_analogReadToVolts>
 8006e0e:	ee10 3a10 	vmov	r3, s0
 8006e12:	4618      	mov	r0, r3
 8006e14:	f7f9 fb98 	bl	8000548 <__aeabi_f2d>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    int chargeLevel = _getChargeLevel(volts);
 8006e20:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006e24:	f7f9 fee0 	bl	8000be8 <__aeabi_d2f>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	ee00 3a10 	vmov	s0, r3
 8006e2e:	f7ff ff87 	bl	8006d40 <_getChargeLevel>
 8006e32:	6078      	str	r0, [r7, #4]
    return chargeLevel;
 8006e34:	687b      	ldr	r3, [r7, #4]
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3718      	adds	r7, #24
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}

08006e3e <battery_getBatteryVolts>:

float battery_getBatteryVolts(void) {
 8006e3e:	b580      	push	{r7, lr}
 8006e40:	b082      	sub	sp, #8
 8006e42:	af00      	add	r7, sp, #0
    uint32_t readValue = _analogRead();
 8006e44:	f7ff ff3c 	bl	8006cc0 <_analogRead>
 8006e48:	6078      	str	r0, [r7, #4]
    return _analogReadToVolts(readValue);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f7ff ff54 	bl	8006cf8 <_analogReadToVolts>
 8006e50:	eef0 7a40 	vmov.f32	s15, s0
}
 8006e54:	eeb0 0a67 	vmov.f32	s0, s15
 8006e58:	3708      	adds	r7, #8
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}
	...

08006e60 <GPS_getCurrentPosition>:
	}
}


void GPS_getCurrentPosition(Position *const position)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b082      	sub	sp, #8
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
	memcpy(position, &currentPosition, sizeof(Position));
 8006e68:	2208      	movs	r2, #8
 8006e6a:	4905      	ldr	r1, [pc, #20]	; (8006e80 <GPS_getCurrentPosition+0x20>)
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f000 fa4f 	bl	8007310 <memcpy>
	gpsDataReady = 0;
 8006e72:	4b04      	ldr	r3, [pc, #16]	; (8006e84 <GPS_getCurrentPosition+0x24>)
 8006e74:	2200      	movs	r2, #0
 8006e76:	701a      	strb	r2, [r3, #0]
}
 8006e78:	bf00      	nop
 8006e7a:	3708      	adds	r7, #8
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}
 8006e80:	2000079c 	.word	0x2000079c
 8006e84:	20000798 	.word	0x20000798

08006e88 <send_cmd>:
/*
 * private functions
 */

static HAL_StatusTypeDef send_cmd(const uint8_t* rom_code, uint8_t cmd)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b084      	sub	sp, #16
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	460b      	mov	r3, r1
 8006e92:	70fb      	strb	r3, [r7, #3]
  int i;

  if (wire_reset() != HAL_OK)
 8006e94:	f000 f97e 	bl	8007194 <wire_reset>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d001      	beq.n	8006ea2 <send_cmd+0x1a>
    return HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e01e      	b.n	8006ee0 <send_cmd+0x58>

  if (!rom_code) {
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d103      	bne.n	8006eb0 <send_cmd+0x28>
    wire_write(DS18B20_SKIP_ROM);
 8006ea8:	20cc      	movs	r0, #204	; 0xcc
 8006eaa:	f000 f9c9 	bl	8007240 <wire_write>
 8006eae:	e012      	b.n	8006ed6 <send_cmd+0x4e>
  } else {
    wire_write(DS18B20_MATCH_ROM);
 8006eb0:	2055      	movs	r0, #85	; 0x55
 8006eb2:	f000 f9c5 	bl	8007240 <wire_write>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	60fb      	str	r3, [r7, #12]
 8006eba:	e009      	b.n	8006ed0 <send_cmd+0x48>
      wire_write(rom_code[i]);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	781b      	ldrb	r3, [r3, #0]
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f000 f9bb 	bl	8007240 <wire_write>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	3301      	adds	r3, #1
 8006ece:	60fb      	str	r3, [r7, #12]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2b07      	cmp	r3, #7
 8006ed4:	ddf2      	ble.n	8006ebc <send_cmd+0x34>
  }
  wire_write(cmd);
 8006ed6:	78fb      	ldrb	r3, [r7, #3]
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f000 f9b1 	bl	8007240 <wire_write>
  return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3710      	adds	r7, #16
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <ds18b20_read_scratchpad>:

static HAL_StatusTypeDef ds18b20_read_scratchpad(const uint8_t* rom_code, uint8_t* scratchpad)
{
 8006ee8:	b590      	push	{r4, r7, lr}
 8006eea:	b085      	sub	sp, #20
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  int i;
  uint8_t crc;

  if (send_cmd(rom_code, DS18B20_READ_SCRATCHPAD) != HAL_OK)
 8006ef2:	21be      	movs	r1, #190	; 0xbe
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f7ff ffc7 	bl	8006e88 <send_cmd>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d001      	beq.n	8006f04 <ds18b20_read_scratchpad+0x1c>
    return HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
 8006f02:	e01e      	b.n	8006f42 <ds18b20_read_scratchpad+0x5a>

  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 8006f04:	2300      	movs	r3, #0
 8006f06:	60fb      	str	r3, [r7, #12]
 8006f08:	e009      	b.n	8006f1e <ds18b20_read_scratchpad+0x36>
    scratchpad[i] = wire_read();
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	683a      	ldr	r2, [r7, #0]
 8006f0e:	18d4      	adds	r4, r2, r3
 8006f10:	f000 f977 	bl	8007202 <wire_read>
 8006f14:	4603      	mov	r3, r0
 8006f16:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	3301      	adds	r3, #1
 8006f1c:	60fb      	str	r3, [r7, #12]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2b08      	cmp	r3, #8
 8006f22:	ddf2      	ble.n	8006f0a <ds18b20_read_scratchpad+0x22>

  crc = wire_crc(scratchpad, DS18B20_SCRATCHPAD_SIZE - 1);
 8006f24:	2108      	movs	r1, #8
 8006f26:	6838      	ldr	r0, [r7, #0]
 8006f28:	f000 f9a6 	bl	8007278 <wire_crc>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	72fb      	strb	r3, [r7, #11]
  if (scratchpad[DS18B20_SCRATCHPAD_SIZE - 1] == crc)
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	3308      	adds	r3, #8
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	7afa      	ldrb	r2, [r7, #11]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d101      	bne.n	8006f40 <ds18b20_read_scratchpad+0x58>
    return HAL_OK;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	e000      	b.n	8006f42 <ds18b20_read_scratchpad+0x5a>
  else
    return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3714      	adds	r7, #20
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd90      	pop	{r4, r7, pc}

08006f4a <ds18b20_init>:
 * public functions
 */


HAL_StatusTypeDef ds18b20_init(void)
{
 8006f4a:	b580      	push	{r7, lr}
 8006f4c:	af00      	add	r7, sp, #0
  return wire_init();
 8006f4e:	f000 f917 	bl	8007180 <wire_init>
 8006f52:	4603      	mov	r3, r0
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	bd80      	pop	{r7, pc}

08006f58 <ds18b20_start_measure>:

HAL_StatusTypeDef ds18b20_start_measure(const uint8_t* rom_code)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b082      	sub	sp, #8
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  return send_cmd(rom_code, DS18B20_CONVERT_T);
 8006f60:	2144      	movs	r1, #68	; 0x44
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f7ff ff90 	bl	8006e88 <send_cmd>
 8006f68:	4603      	mov	r3, r0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3708      	adds	r7, #8
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}

08006f72 <ds18b20_read_address>:

HAL_StatusTypeDef ds18b20_read_address(uint8_t* rom_code)
{
 8006f72:	b590      	push	{r4, r7, lr}
 8006f74:	b085      	sub	sp, #20
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
  int i;
  uint8_t crc;

  if (wire_reset() != HAL_OK)
 8006f7a:	f000 f90b 	bl	8007194 <wire_reset>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d001      	beq.n	8006f88 <ds18b20_read_address+0x16>
    return HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	e021      	b.n	8006fcc <ds18b20_read_address+0x5a>

  wire_write(DS18B20_READ_ROM);
 8006f88:	2033      	movs	r0, #51	; 0x33
 8006f8a:	f000 f959 	bl	8007240 <wire_write>

  for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8006f8e:	2300      	movs	r3, #0
 8006f90:	60fb      	str	r3, [r7, #12]
 8006f92:	e009      	b.n	8006fa8 <ds18b20_read_address+0x36>
    rom_code[i] = wire_read();
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	18d4      	adds	r4, r2, r3
 8006f9a:	f000 f932 	bl	8007202 <wire_read>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	3301      	adds	r3, #1
 8006fa6:	60fb      	str	r3, [r7, #12]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2b07      	cmp	r3, #7
 8006fac:	ddf2      	ble.n	8006f94 <ds18b20_read_address+0x22>

  crc = wire_crc(rom_code, DS18B20_ROM_CODE_SIZE - 1);
 8006fae:	2107      	movs	r1, #7
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f000 f961 	bl	8007278 <wire_crc>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	72fb      	strb	r3, [r7, #11]
  if (rom_code[DS18B20_ROM_CODE_SIZE - 1] == crc)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	3307      	adds	r3, #7
 8006fbe:	781b      	ldrb	r3, [r3, #0]
 8006fc0:	7afa      	ldrb	r2, [r7, #11]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d101      	bne.n	8006fca <ds18b20_read_address+0x58>
    return HAL_OK;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	e000      	b.n	8006fcc <ds18b20_read_address+0x5a>
  else
    return HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3714      	adds	r7, #20
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd90      	pop	{r4, r7, pc}

08006fd4 <ds18b20_get_temp>:

float ds18b20_get_temp(const uint8_t* rom_code)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b086      	sub	sp, #24
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  uint8_t scratchpad[DS18B20_SCRATCHPAD_SIZE];
  int16_t temp;

  if (ds18b20_read_scratchpad(rom_code, scratchpad) != HAL_OK)
 8006fdc:	f107 030c 	add.w	r3, r7, #12
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f7ff ff80 	bl	8006ee8 <ds18b20_read_scratchpad>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d002      	beq.n	8006ff4 <ds18b20_get_temp+0x20>
    return 85.0f;
 8006fee:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800701c <ds18b20_get_temp+0x48>
 8006ff2:	e00b      	b.n	800700c <ds18b20_get_temp+0x38>
 8006ff4:	89bb      	ldrh	r3, [r7, #12]

  memcpy(&temp, &scratchpad[0], sizeof(temp));
 8006ff6:	817b      	strh	r3, [r7, #10]

  return temp / 16.0f;
 8006ff8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006ffc:	ee07 3a90 	vmov	s15, r3
 8007000:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007004:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8007008:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 800700c:	eef0 7a47 	vmov.f32	s15, s14
 8007010:	eeb0 0a67 	vmov.f32	s0, s15
 8007014:	3718      	adds	r7, #24
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	42aa0000 	.word	0x42aa0000

08007020 <delay_us>:
/*
 * private functions
 */

static void delay_us(uint32_t us)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8007028:	4b08      	ldr	r3, [pc, #32]	; (800704c <delay_us+0x2c>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	2200      	movs	r2, #0
 800702e:	625a      	str	r2, [r3, #36]	; 0x24

  while (__HAL_TIM_GET_COUNTER(&htim1) < us) {
 8007030:	bf00      	nop
 8007032:	4b06      	ldr	r3, [pc, #24]	; (800704c <delay_us+0x2c>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007038:	687a      	ldr	r2, [r7, #4]
 800703a:	429a      	cmp	r2, r3
 800703c:	d8f9      	bhi.n	8007032 <delay_us+0x12>
  }
}
 800703e:	bf00      	nop
 8007040:	bf00      	nop
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr
 800704c:	2000028c 	.word	0x2000028c

08007050 <read_bit>:

static int read_bit(void)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b084      	sub	sp, #16
 8007054:	af00      	add	r7, sp, #0
 8007056:	2310      	movs	r3, #16
 8007058:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f383 8811 	msr	BASEPRI, r3
}
 8007060:	bf00      	nop
  int rc;
  __set_BASEPRI(1 << 4);
  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
 8007062:	2200      	movs	r2, #0
 8007064:	2140      	movs	r1, #64	; 0x40
 8007066:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800706a:	f7fc fc27 	bl	80038bc <HAL_GPIO_WritePin>
  delay_us(6);
 800706e:	2006      	movs	r0, #6
 8007070:	f7ff ffd6 	bl	8007020 <delay_us>
  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 8007074:	2201      	movs	r2, #1
 8007076:	2140      	movs	r1, #64	; 0x40
 8007078:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800707c:	f7fc fc1e 	bl	80038bc <HAL_GPIO_WritePin>
  delay_us(9);
 8007080:	2009      	movs	r0, #9
 8007082:	f7ff ffcd 	bl	8007020 <delay_us>
  rc = HAL_GPIO_ReadPin(DS_GPIO_Port, DS_Pin);
 8007086:	2140      	movs	r1, #64	; 0x40
 8007088:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800708c:	f7fc fbfe 	bl	800388c <HAL_GPIO_ReadPin>
 8007090:	4603      	mov	r3, r0
 8007092:	60fb      	str	r3, [r7, #12]
  delay_us(55);
 8007094:	2037      	movs	r0, #55	; 0x37
 8007096:	f7ff ffc3 	bl	8007020 <delay_us>
 800709a:	2300      	movs	r3, #0
 800709c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	f383 8811 	msr	BASEPRI, r3
}
 80070a4:	bf00      	nop
  __set_BASEPRI(0);
  return rc;
 80070a6:	68fb      	ldr	r3, [r7, #12]
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3710      	adds	r7, #16
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <write_bit>:

static void write_bit(int value)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b084      	sub	sp, #16
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	2310      	movs	r3, #16
 80070ba:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f383 8811 	msr	BASEPRI, r3
}
 80070c2:	bf00      	nop
	__set_BASEPRI(1 << 4);
  if (value) {
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d012      	beq.n	80070f0 <write_bit+0x40>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
 80070ca:	2200      	movs	r2, #0
 80070cc:	2140      	movs	r1, #64	; 0x40
 80070ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80070d2:	f7fc fbf3 	bl	80038bc <HAL_GPIO_WritePin>
    delay_us(6);
 80070d6:	2006      	movs	r0, #6
 80070d8:	f7ff ffa2 	bl	8007020 <delay_us>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 80070dc:	2201      	movs	r2, #1
 80070de:	2140      	movs	r1, #64	; 0x40
 80070e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80070e4:	f7fc fbea 	bl	80038bc <HAL_GPIO_WritePin>
    delay_us(64);
 80070e8:	2040      	movs	r0, #64	; 0x40
 80070ea:	f7ff ff99 	bl	8007020 <delay_us>
 80070ee:	e011      	b.n	8007114 <write_bit+0x64>
  } else {
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
 80070f0:	2200      	movs	r2, #0
 80070f2:	2140      	movs	r1, #64	; 0x40
 80070f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80070f8:	f7fc fbe0 	bl	80038bc <HAL_GPIO_WritePin>
    delay_us(60);
 80070fc:	203c      	movs	r0, #60	; 0x3c
 80070fe:	f7ff ff8f 	bl	8007020 <delay_us>
    HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 8007102:	2201      	movs	r2, #1
 8007104:	2140      	movs	r1, #64	; 0x40
 8007106:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800710a:	f7fc fbd7 	bl	80038bc <HAL_GPIO_WritePin>
    delay_us(10);
 800710e:	200a      	movs	r0, #10
 8007110:	f7ff ff86 	bl	8007020 <delay_us>
 8007114:	2300      	movs	r3, #0
 8007116:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	f383 8811 	msr	BASEPRI, r3
}
 800711e:	bf00      	nop
  }
  __set_BASEPRI(0);
}
 8007120:	bf00      	nop
 8007122:	3710      	adds	r7, #16
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <byte_crc>:

static uint8_t byte_crc(uint8_t crc, uint8_t byte)
{
 8007128:	b480      	push	{r7}
 800712a:	b085      	sub	sp, #20
 800712c:	af00      	add	r7, sp, #0
 800712e:	4603      	mov	r3, r0
 8007130:	460a      	mov	r2, r1
 8007132:	71fb      	strb	r3, [r7, #7]
 8007134:	4613      	mov	r3, r2
 8007136:	71bb      	strb	r3, [r7, #6]
  int i;
  for (i = 0; i < 8; i++) {
 8007138:	2300      	movs	r3, #0
 800713a:	60fb      	str	r3, [r7, #12]
 800713c:	e016      	b.n	800716c <byte_crc+0x44>
    uint8_t b = crc ^ byte;
 800713e:	79fa      	ldrb	r2, [r7, #7]
 8007140:	79bb      	ldrb	r3, [r7, #6]
 8007142:	4053      	eors	r3, r2
 8007144:	72fb      	strb	r3, [r7, #11]
    crc >>= 1;
 8007146:	79fb      	ldrb	r3, [r7, #7]
 8007148:	085b      	lsrs	r3, r3, #1
 800714a:	71fb      	strb	r3, [r7, #7]
    if (b & 0x01)
 800714c:	7afb      	ldrb	r3, [r7, #11]
 800714e:	f003 0301 	and.w	r3, r3, #1
 8007152:	2b00      	cmp	r3, #0
 8007154:	d004      	beq.n	8007160 <byte_crc+0x38>
      crc ^= 0x8c;
 8007156:	79fb      	ldrb	r3, [r7, #7]
 8007158:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 800715c:	43db      	mvns	r3, r3
 800715e:	71fb      	strb	r3, [r7, #7]
    byte >>= 1;
 8007160:	79bb      	ldrb	r3, [r7, #6]
 8007162:	085b      	lsrs	r3, r3, #1
 8007164:	71bb      	strb	r3, [r7, #6]
  for (i = 0; i < 8; i++) {
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	3301      	adds	r3, #1
 800716a:	60fb      	str	r3, [r7, #12]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2b07      	cmp	r3, #7
 8007170:	dde5      	ble.n	800713e <byte_crc+0x16>
  }
  return crc;
 8007172:	79fb      	ldrb	r3, [r7, #7]
}
 8007174:	4618      	mov	r0, r3
 8007176:	3714      	adds	r7, #20
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <wire_init>:
/*
 * public functions
 */

HAL_StatusTypeDef wire_init(void)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	af00      	add	r7, sp, #0
  return HAL_TIM_Base_Start(&htim1);
 8007184:	4802      	ldr	r0, [pc, #8]	; (8007190 <wire_init+0x10>)
 8007186:	f7fe f9b5 	bl	80054f4 <HAL_TIM_Base_Start>
 800718a:	4603      	mov	r3, r0
}
 800718c:	4618      	mov	r0, r3
 800718e:	bd80      	pop	{r7, pc}
 8007190:	2000028c 	.word	0x2000028c

08007194 <wire_reset>:


HAL_StatusTypeDef wire_reset(void)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	2310      	movs	r3, #16
 800719c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	f383 8811 	msr	BASEPRI, r3
}
 80071a4:	bf00      	nop
  int rc;
  __set_BASEPRI(1 << 4);
  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_RESET);
 80071a6:	2200      	movs	r2, #0
 80071a8:	2140      	movs	r1, #64	; 0x40
 80071aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80071ae:	f7fc fb85 	bl	80038bc <HAL_GPIO_WritePin>
  delay_us(480);
 80071b2:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80071b6:	f7ff ff33 	bl	8007020 <delay_us>
  HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, GPIO_PIN_SET);
 80071ba:	2201      	movs	r2, #1
 80071bc:	2140      	movs	r1, #64	; 0x40
 80071be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80071c2:	f7fc fb7b 	bl	80038bc <HAL_GPIO_WritePin>
  delay_us(70);
 80071c6:	2046      	movs	r0, #70	; 0x46
 80071c8:	f7ff ff2a 	bl	8007020 <delay_us>
  rc = HAL_GPIO_ReadPin(DS_GPIO_Port, DS_Pin);
 80071cc:	2140      	movs	r1, #64	; 0x40
 80071ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80071d2:	f7fc fb5b 	bl	800388c <HAL_GPIO_ReadPin>
 80071d6:	4603      	mov	r3, r0
 80071d8:	60fb      	str	r3, [r7, #12]
  delay_us(410);
 80071da:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 80071de:	f7ff ff1f 	bl	8007020 <delay_us>
 80071e2:	2300      	movs	r3, #0
 80071e4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	f383 8811 	msr	BASEPRI, r3
}
 80071ec:	bf00      	nop
  __set_BASEPRI(0);

  if (rc == 0)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d101      	bne.n	80071f8 <wire_reset+0x64>
    return HAL_OK;
 80071f4:	2300      	movs	r3, #0
 80071f6:	e000      	b.n	80071fa <wire_reset+0x66>
  else
    return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3710      	adds	r7, #16
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <wire_read>:

uint8_t wire_read(void)
{
 8007202:	b580      	push	{r7, lr}
 8007204:	b082      	sub	sp, #8
 8007206:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 8007208:	2300      	movs	r3, #0
 800720a:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 800720c:	2300      	movs	r3, #0
 800720e:	603b      	str	r3, [r7, #0]
 8007210:	e00e      	b.n	8007230 <wire_read+0x2e>
    value >>= 1;
 8007212:	79fb      	ldrb	r3, [r7, #7]
 8007214:	085b      	lsrs	r3, r3, #1
 8007216:	71fb      	strb	r3, [r7, #7]
    if (read_bit())
 8007218:	f7ff ff1a 	bl	8007050 <read_bit>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d003      	beq.n	800722a <wire_read+0x28>
      value |= 0x80;
 8007222:	79fb      	ldrb	r3, [r7, #7]
 8007224:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007228:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	3301      	adds	r3, #1
 800722e:	603b      	str	r3, [r7, #0]
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	2b07      	cmp	r3, #7
 8007234:	dded      	ble.n	8007212 <wire_read+0x10>
  }
  return value;
 8007236:	79fb      	ldrb	r3, [r7, #7]
}
 8007238:	4618      	mov	r0, r3
 800723a:	3708      	adds	r7, #8
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}

08007240 <wire_write>:


void wire_write(uint8_t byte)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
 8007246:	4603      	mov	r3, r0
 8007248:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 800724a:	2300      	movs	r3, #0
 800724c:	60fb      	str	r3, [r7, #12]
 800724e:	e00b      	b.n	8007268 <wire_write+0x28>
    write_bit(byte & 0x01);
 8007250:	79fb      	ldrb	r3, [r7, #7]
 8007252:	f003 0301 	and.w	r3, r3, #1
 8007256:	4618      	mov	r0, r3
 8007258:	f7ff ff2a 	bl	80070b0 <write_bit>
    byte >>= 1;
 800725c:	79fb      	ldrb	r3, [r7, #7]
 800725e:	085b      	lsrs	r3, r3, #1
 8007260:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	3301      	adds	r3, #1
 8007266:	60fb      	str	r3, [r7, #12]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2b07      	cmp	r3, #7
 800726c:	ddf0      	ble.n	8007250 <wire_write+0x10>
  }
}
 800726e:	bf00      	nop
 8007270:	bf00      	nop
 8007272:	3710      	adds	r7, #16
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <wire_crc>:


uint8_t wire_crc(const uint8_t* data, int len)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  int i;
    uint8_t crc = 0;
 8007282:	2300      	movs	r3, #0
 8007284:	72fb      	strb	r3, [r7, #11]

    for (i = 0; i < len; i++)
 8007286:	2300      	movs	r3, #0
 8007288:	60fb      	str	r3, [r7, #12]
 800728a:	e00d      	b.n	80072a8 <wire_crc+0x30>
      crc = byte_crc(crc, data[i]);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	4413      	add	r3, r2
 8007292:	781a      	ldrb	r2, [r3, #0]
 8007294:	7afb      	ldrb	r3, [r7, #11]
 8007296:	4611      	mov	r1, r2
 8007298:	4618      	mov	r0, r3
 800729a:	f7ff ff45 	bl	8007128 <byte_crc>
 800729e:	4603      	mov	r3, r0
 80072a0:	72fb      	strb	r3, [r7, #11]
    for (i = 0; i < len; i++)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	3301      	adds	r3, #1
 80072a6:	60fb      	str	r3, [r7, #12]
 80072a8:	68fa      	ldr	r2, [r7, #12]
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	429a      	cmp	r2, r3
 80072ae:	dbed      	blt.n	800728c <wire_crc+0x14>

    return crc;
 80072b0:	7afb      	ldrb	r3, [r7, #11]
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3710      	adds	r7, #16
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
	...

080072bc <__errno>:
 80072bc:	4b01      	ldr	r3, [pc, #4]	; (80072c4 <__errno+0x8>)
 80072be:	6818      	ldr	r0, [r3, #0]
 80072c0:	4770      	bx	lr
 80072c2:	bf00      	nop
 80072c4:	2000000c 	.word	0x2000000c

080072c8 <__libc_init_array>:
 80072c8:	b570      	push	{r4, r5, r6, lr}
 80072ca:	4d0d      	ldr	r5, [pc, #52]	; (8007300 <__libc_init_array+0x38>)
 80072cc:	4c0d      	ldr	r4, [pc, #52]	; (8007304 <__libc_init_array+0x3c>)
 80072ce:	1b64      	subs	r4, r4, r5
 80072d0:	10a4      	asrs	r4, r4, #2
 80072d2:	2600      	movs	r6, #0
 80072d4:	42a6      	cmp	r6, r4
 80072d6:	d109      	bne.n	80072ec <__libc_init_array+0x24>
 80072d8:	4d0b      	ldr	r5, [pc, #44]	; (8007308 <__libc_init_array+0x40>)
 80072da:	4c0c      	ldr	r4, [pc, #48]	; (800730c <__libc_init_array+0x44>)
 80072dc:	f004 fd20 	bl	800bd20 <_init>
 80072e0:	1b64      	subs	r4, r4, r5
 80072e2:	10a4      	asrs	r4, r4, #2
 80072e4:	2600      	movs	r6, #0
 80072e6:	42a6      	cmp	r6, r4
 80072e8:	d105      	bne.n	80072f6 <__libc_init_array+0x2e>
 80072ea:	bd70      	pop	{r4, r5, r6, pc}
 80072ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80072f0:	4798      	blx	r3
 80072f2:	3601      	adds	r6, #1
 80072f4:	e7ee      	b.n	80072d4 <__libc_init_array+0xc>
 80072f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80072fa:	4798      	blx	r3
 80072fc:	3601      	adds	r6, #1
 80072fe:	e7f2      	b.n	80072e6 <__libc_init_array+0x1e>
 8007300:	0800c35c 	.word	0x0800c35c
 8007304:	0800c35c 	.word	0x0800c35c
 8007308:	0800c35c 	.word	0x0800c35c
 800730c:	0800c360 	.word	0x0800c360

08007310 <memcpy>:
 8007310:	440a      	add	r2, r1
 8007312:	4291      	cmp	r1, r2
 8007314:	f100 33ff 	add.w	r3, r0, #4294967295
 8007318:	d100      	bne.n	800731c <memcpy+0xc>
 800731a:	4770      	bx	lr
 800731c:	b510      	push	{r4, lr}
 800731e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007322:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007326:	4291      	cmp	r1, r2
 8007328:	d1f9      	bne.n	800731e <memcpy+0xe>
 800732a:	bd10      	pop	{r4, pc}

0800732c <memset>:
 800732c:	4402      	add	r2, r0
 800732e:	4603      	mov	r3, r0
 8007330:	4293      	cmp	r3, r2
 8007332:	d100      	bne.n	8007336 <memset+0xa>
 8007334:	4770      	bx	lr
 8007336:	f803 1b01 	strb.w	r1, [r3], #1
 800733a:	e7f9      	b.n	8007330 <memset+0x4>

0800733c <__cvt>:
 800733c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007340:	ec55 4b10 	vmov	r4, r5, d0
 8007344:	2d00      	cmp	r5, #0
 8007346:	460e      	mov	r6, r1
 8007348:	4619      	mov	r1, r3
 800734a:	462b      	mov	r3, r5
 800734c:	bfbb      	ittet	lt
 800734e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007352:	461d      	movlt	r5, r3
 8007354:	2300      	movge	r3, #0
 8007356:	232d      	movlt	r3, #45	; 0x2d
 8007358:	700b      	strb	r3, [r1, #0]
 800735a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800735c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007360:	4691      	mov	r9, r2
 8007362:	f023 0820 	bic.w	r8, r3, #32
 8007366:	bfbc      	itt	lt
 8007368:	4622      	movlt	r2, r4
 800736a:	4614      	movlt	r4, r2
 800736c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007370:	d005      	beq.n	800737e <__cvt+0x42>
 8007372:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007376:	d100      	bne.n	800737a <__cvt+0x3e>
 8007378:	3601      	adds	r6, #1
 800737a:	2102      	movs	r1, #2
 800737c:	e000      	b.n	8007380 <__cvt+0x44>
 800737e:	2103      	movs	r1, #3
 8007380:	ab03      	add	r3, sp, #12
 8007382:	9301      	str	r3, [sp, #4]
 8007384:	ab02      	add	r3, sp, #8
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	ec45 4b10 	vmov	d0, r4, r5
 800738c:	4653      	mov	r3, sl
 800738e:	4632      	mov	r2, r6
 8007390:	f001 ff62 	bl	8009258 <_dtoa_r>
 8007394:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007398:	4607      	mov	r7, r0
 800739a:	d102      	bne.n	80073a2 <__cvt+0x66>
 800739c:	f019 0f01 	tst.w	r9, #1
 80073a0:	d022      	beq.n	80073e8 <__cvt+0xac>
 80073a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80073a6:	eb07 0906 	add.w	r9, r7, r6
 80073aa:	d110      	bne.n	80073ce <__cvt+0x92>
 80073ac:	783b      	ldrb	r3, [r7, #0]
 80073ae:	2b30      	cmp	r3, #48	; 0x30
 80073b0:	d10a      	bne.n	80073c8 <__cvt+0x8c>
 80073b2:	2200      	movs	r2, #0
 80073b4:	2300      	movs	r3, #0
 80073b6:	4620      	mov	r0, r4
 80073b8:	4629      	mov	r1, r5
 80073ba:	f7f9 fb85 	bl	8000ac8 <__aeabi_dcmpeq>
 80073be:	b918      	cbnz	r0, 80073c8 <__cvt+0x8c>
 80073c0:	f1c6 0601 	rsb	r6, r6, #1
 80073c4:	f8ca 6000 	str.w	r6, [sl]
 80073c8:	f8da 3000 	ldr.w	r3, [sl]
 80073cc:	4499      	add	r9, r3
 80073ce:	2200      	movs	r2, #0
 80073d0:	2300      	movs	r3, #0
 80073d2:	4620      	mov	r0, r4
 80073d4:	4629      	mov	r1, r5
 80073d6:	f7f9 fb77 	bl	8000ac8 <__aeabi_dcmpeq>
 80073da:	b108      	cbz	r0, 80073e0 <__cvt+0xa4>
 80073dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80073e0:	2230      	movs	r2, #48	; 0x30
 80073e2:	9b03      	ldr	r3, [sp, #12]
 80073e4:	454b      	cmp	r3, r9
 80073e6:	d307      	bcc.n	80073f8 <__cvt+0xbc>
 80073e8:	9b03      	ldr	r3, [sp, #12]
 80073ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80073ec:	1bdb      	subs	r3, r3, r7
 80073ee:	4638      	mov	r0, r7
 80073f0:	6013      	str	r3, [r2, #0]
 80073f2:	b004      	add	sp, #16
 80073f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073f8:	1c59      	adds	r1, r3, #1
 80073fa:	9103      	str	r1, [sp, #12]
 80073fc:	701a      	strb	r2, [r3, #0]
 80073fe:	e7f0      	b.n	80073e2 <__cvt+0xa6>

08007400 <__exponent>:
 8007400:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007402:	4603      	mov	r3, r0
 8007404:	2900      	cmp	r1, #0
 8007406:	bfb8      	it	lt
 8007408:	4249      	neglt	r1, r1
 800740a:	f803 2b02 	strb.w	r2, [r3], #2
 800740e:	bfb4      	ite	lt
 8007410:	222d      	movlt	r2, #45	; 0x2d
 8007412:	222b      	movge	r2, #43	; 0x2b
 8007414:	2909      	cmp	r1, #9
 8007416:	7042      	strb	r2, [r0, #1]
 8007418:	dd2a      	ble.n	8007470 <__exponent+0x70>
 800741a:	f10d 0407 	add.w	r4, sp, #7
 800741e:	46a4      	mov	ip, r4
 8007420:	270a      	movs	r7, #10
 8007422:	46a6      	mov	lr, r4
 8007424:	460a      	mov	r2, r1
 8007426:	fb91 f6f7 	sdiv	r6, r1, r7
 800742a:	fb07 1516 	mls	r5, r7, r6, r1
 800742e:	3530      	adds	r5, #48	; 0x30
 8007430:	2a63      	cmp	r2, #99	; 0x63
 8007432:	f104 34ff 	add.w	r4, r4, #4294967295
 8007436:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800743a:	4631      	mov	r1, r6
 800743c:	dcf1      	bgt.n	8007422 <__exponent+0x22>
 800743e:	3130      	adds	r1, #48	; 0x30
 8007440:	f1ae 0502 	sub.w	r5, lr, #2
 8007444:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007448:	1c44      	adds	r4, r0, #1
 800744a:	4629      	mov	r1, r5
 800744c:	4561      	cmp	r1, ip
 800744e:	d30a      	bcc.n	8007466 <__exponent+0x66>
 8007450:	f10d 0209 	add.w	r2, sp, #9
 8007454:	eba2 020e 	sub.w	r2, r2, lr
 8007458:	4565      	cmp	r5, ip
 800745a:	bf88      	it	hi
 800745c:	2200      	movhi	r2, #0
 800745e:	4413      	add	r3, r2
 8007460:	1a18      	subs	r0, r3, r0
 8007462:	b003      	add	sp, #12
 8007464:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007466:	f811 2b01 	ldrb.w	r2, [r1], #1
 800746a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800746e:	e7ed      	b.n	800744c <__exponent+0x4c>
 8007470:	2330      	movs	r3, #48	; 0x30
 8007472:	3130      	adds	r1, #48	; 0x30
 8007474:	7083      	strb	r3, [r0, #2]
 8007476:	70c1      	strb	r1, [r0, #3]
 8007478:	1d03      	adds	r3, r0, #4
 800747a:	e7f1      	b.n	8007460 <__exponent+0x60>

0800747c <_printf_float>:
 800747c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007480:	ed2d 8b02 	vpush	{d8}
 8007484:	b08d      	sub	sp, #52	; 0x34
 8007486:	460c      	mov	r4, r1
 8007488:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800748c:	4616      	mov	r6, r2
 800748e:	461f      	mov	r7, r3
 8007490:	4605      	mov	r5, r0
 8007492:	f003 f9f5 	bl	800a880 <_localeconv_r>
 8007496:	f8d0 a000 	ldr.w	sl, [r0]
 800749a:	4650      	mov	r0, sl
 800749c:	f7f8 fe98 	bl	80001d0 <strlen>
 80074a0:	2300      	movs	r3, #0
 80074a2:	930a      	str	r3, [sp, #40]	; 0x28
 80074a4:	6823      	ldr	r3, [r4, #0]
 80074a6:	9305      	str	r3, [sp, #20]
 80074a8:	f8d8 3000 	ldr.w	r3, [r8]
 80074ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80074b0:	3307      	adds	r3, #7
 80074b2:	f023 0307 	bic.w	r3, r3, #7
 80074b6:	f103 0208 	add.w	r2, r3, #8
 80074ba:	f8c8 2000 	str.w	r2, [r8]
 80074be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80074c6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80074ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80074ce:	9307      	str	r3, [sp, #28]
 80074d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80074d4:	ee08 0a10 	vmov	s16, r0
 80074d8:	4b9f      	ldr	r3, [pc, #636]	; (8007758 <_printf_float+0x2dc>)
 80074da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074de:	f04f 32ff 	mov.w	r2, #4294967295
 80074e2:	f7f9 fb23 	bl	8000b2c <__aeabi_dcmpun>
 80074e6:	bb88      	cbnz	r0, 800754c <_printf_float+0xd0>
 80074e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074ec:	4b9a      	ldr	r3, [pc, #616]	; (8007758 <_printf_float+0x2dc>)
 80074ee:	f04f 32ff 	mov.w	r2, #4294967295
 80074f2:	f7f9 fafd 	bl	8000af0 <__aeabi_dcmple>
 80074f6:	bb48      	cbnz	r0, 800754c <_printf_float+0xd0>
 80074f8:	2200      	movs	r2, #0
 80074fa:	2300      	movs	r3, #0
 80074fc:	4640      	mov	r0, r8
 80074fe:	4649      	mov	r1, r9
 8007500:	f7f9 faec 	bl	8000adc <__aeabi_dcmplt>
 8007504:	b110      	cbz	r0, 800750c <_printf_float+0x90>
 8007506:	232d      	movs	r3, #45	; 0x2d
 8007508:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800750c:	4b93      	ldr	r3, [pc, #588]	; (800775c <_printf_float+0x2e0>)
 800750e:	4894      	ldr	r0, [pc, #592]	; (8007760 <_printf_float+0x2e4>)
 8007510:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007514:	bf94      	ite	ls
 8007516:	4698      	movls	r8, r3
 8007518:	4680      	movhi	r8, r0
 800751a:	2303      	movs	r3, #3
 800751c:	6123      	str	r3, [r4, #16]
 800751e:	9b05      	ldr	r3, [sp, #20]
 8007520:	f023 0204 	bic.w	r2, r3, #4
 8007524:	6022      	str	r2, [r4, #0]
 8007526:	f04f 0900 	mov.w	r9, #0
 800752a:	9700      	str	r7, [sp, #0]
 800752c:	4633      	mov	r3, r6
 800752e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007530:	4621      	mov	r1, r4
 8007532:	4628      	mov	r0, r5
 8007534:	f000 f9d8 	bl	80078e8 <_printf_common>
 8007538:	3001      	adds	r0, #1
 800753a:	f040 8090 	bne.w	800765e <_printf_float+0x1e2>
 800753e:	f04f 30ff 	mov.w	r0, #4294967295
 8007542:	b00d      	add	sp, #52	; 0x34
 8007544:	ecbd 8b02 	vpop	{d8}
 8007548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800754c:	4642      	mov	r2, r8
 800754e:	464b      	mov	r3, r9
 8007550:	4640      	mov	r0, r8
 8007552:	4649      	mov	r1, r9
 8007554:	f7f9 faea 	bl	8000b2c <__aeabi_dcmpun>
 8007558:	b140      	cbz	r0, 800756c <_printf_float+0xf0>
 800755a:	464b      	mov	r3, r9
 800755c:	2b00      	cmp	r3, #0
 800755e:	bfbc      	itt	lt
 8007560:	232d      	movlt	r3, #45	; 0x2d
 8007562:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007566:	487f      	ldr	r0, [pc, #508]	; (8007764 <_printf_float+0x2e8>)
 8007568:	4b7f      	ldr	r3, [pc, #508]	; (8007768 <_printf_float+0x2ec>)
 800756a:	e7d1      	b.n	8007510 <_printf_float+0x94>
 800756c:	6863      	ldr	r3, [r4, #4]
 800756e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007572:	9206      	str	r2, [sp, #24]
 8007574:	1c5a      	adds	r2, r3, #1
 8007576:	d13f      	bne.n	80075f8 <_printf_float+0x17c>
 8007578:	2306      	movs	r3, #6
 800757a:	6063      	str	r3, [r4, #4]
 800757c:	9b05      	ldr	r3, [sp, #20]
 800757e:	6861      	ldr	r1, [r4, #4]
 8007580:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007584:	2300      	movs	r3, #0
 8007586:	9303      	str	r3, [sp, #12]
 8007588:	ab0a      	add	r3, sp, #40	; 0x28
 800758a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800758e:	ab09      	add	r3, sp, #36	; 0x24
 8007590:	ec49 8b10 	vmov	d0, r8, r9
 8007594:	9300      	str	r3, [sp, #0]
 8007596:	6022      	str	r2, [r4, #0]
 8007598:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800759c:	4628      	mov	r0, r5
 800759e:	f7ff fecd 	bl	800733c <__cvt>
 80075a2:	9b06      	ldr	r3, [sp, #24]
 80075a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075a6:	2b47      	cmp	r3, #71	; 0x47
 80075a8:	4680      	mov	r8, r0
 80075aa:	d108      	bne.n	80075be <_printf_float+0x142>
 80075ac:	1cc8      	adds	r0, r1, #3
 80075ae:	db02      	blt.n	80075b6 <_printf_float+0x13a>
 80075b0:	6863      	ldr	r3, [r4, #4]
 80075b2:	4299      	cmp	r1, r3
 80075b4:	dd41      	ble.n	800763a <_printf_float+0x1be>
 80075b6:	f1ab 0b02 	sub.w	fp, fp, #2
 80075ba:	fa5f fb8b 	uxtb.w	fp, fp
 80075be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80075c2:	d820      	bhi.n	8007606 <_printf_float+0x18a>
 80075c4:	3901      	subs	r1, #1
 80075c6:	465a      	mov	r2, fp
 80075c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80075cc:	9109      	str	r1, [sp, #36]	; 0x24
 80075ce:	f7ff ff17 	bl	8007400 <__exponent>
 80075d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075d4:	1813      	adds	r3, r2, r0
 80075d6:	2a01      	cmp	r2, #1
 80075d8:	4681      	mov	r9, r0
 80075da:	6123      	str	r3, [r4, #16]
 80075dc:	dc02      	bgt.n	80075e4 <_printf_float+0x168>
 80075de:	6822      	ldr	r2, [r4, #0]
 80075e0:	07d2      	lsls	r2, r2, #31
 80075e2:	d501      	bpl.n	80075e8 <_printf_float+0x16c>
 80075e4:	3301      	adds	r3, #1
 80075e6:	6123      	str	r3, [r4, #16]
 80075e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d09c      	beq.n	800752a <_printf_float+0xae>
 80075f0:	232d      	movs	r3, #45	; 0x2d
 80075f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075f6:	e798      	b.n	800752a <_printf_float+0xae>
 80075f8:	9a06      	ldr	r2, [sp, #24]
 80075fa:	2a47      	cmp	r2, #71	; 0x47
 80075fc:	d1be      	bne.n	800757c <_printf_float+0x100>
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d1bc      	bne.n	800757c <_printf_float+0x100>
 8007602:	2301      	movs	r3, #1
 8007604:	e7b9      	b.n	800757a <_printf_float+0xfe>
 8007606:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800760a:	d118      	bne.n	800763e <_printf_float+0x1c2>
 800760c:	2900      	cmp	r1, #0
 800760e:	6863      	ldr	r3, [r4, #4]
 8007610:	dd0b      	ble.n	800762a <_printf_float+0x1ae>
 8007612:	6121      	str	r1, [r4, #16]
 8007614:	b913      	cbnz	r3, 800761c <_printf_float+0x1a0>
 8007616:	6822      	ldr	r2, [r4, #0]
 8007618:	07d0      	lsls	r0, r2, #31
 800761a:	d502      	bpl.n	8007622 <_printf_float+0x1a6>
 800761c:	3301      	adds	r3, #1
 800761e:	440b      	add	r3, r1
 8007620:	6123      	str	r3, [r4, #16]
 8007622:	65a1      	str	r1, [r4, #88]	; 0x58
 8007624:	f04f 0900 	mov.w	r9, #0
 8007628:	e7de      	b.n	80075e8 <_printf_float+0x16c>
 800762a:	b913      	cbnz	r3, 8007632 <_printf_float+0x1b6>
 800762c:	6822      	ldr	r2, [r4, #0]
 800762e:	07d2      	lsls	r2, r2, #31
 8007630:	d501      	bpl.n	8007636 <_printf_float+0x1ba>
 8007632:	3302      	adds	r3, #2
 8007634:	e7f4      	b.n	8007620 <_printf_float+0x1a4>
 8007636:	2301      	movs	r3, #1
 8007638:	e7f2      	b.n	8007620 <_printf_float+0x1a4>
 800763a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800763e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007640:	4299      	cmp	r1, r3
 8007642:	db05      	blt.n	8007650 <_printf_float+0x1d4>
 8007644:	6823      	ldr	r3, [r4, #0]
 8007646:	6121      	str	r1, [r4, #16]
 8007648:	07d8      	lsls	r0, r3, #31
 800764a:	d5ea      	bpl.n	8007622 <_printf_float+0x1a6>
 800764c:	1c4b      	adds	r3, r1, #1
 800764e:	e7e7      	b.n	8007620 <_printf_float+0x1a4>
 8007650:	2900      	cmp	r1, #0
 8007652:	bfd4      	ite	le
 8007654:	f1c1 0202 	rsble	r2, r1, #2
 8007658:	2201      	movgt	r2, #1
 800765a:	4413      	add	r3, r2
 800765c:	e7e0      	b.n	8007620 <_printf_float+0x1a4>
 800765e:	6823      	ldr	r3, [r4, #0]
 8007660:	055a      	lsls	r2, r3, #21
 8007662:	d407      	bmi.n	8007674 <_printf_float+0x1f8>
 8007664:	6923      	ldr	r3, [r4, #16]
 8007666:	4642      	mov	r2, r8
 8007668:	4631      	mov	r1, r6
 800766a:	4628      	mov	r0, r5
 800766c:	47b8      	blx	r7
 800766e:	3001      	adds	r0, #1
 8007670:	d12c      	bne.n	80076cc <_printf_float+0x250>
 8007672:	e764      	b.n	800753e <_printf_float+0xc2>
 8007674:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007678:	f240 80e0 	bls.w	800783c <_printf_float+0x3c0>
 800767c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007680:	2200      	movs	r2, #0
 8007682:	2300      	movs	r3, #0
 8007684:	f7f9 fa20 	bl	8000ac8 <__aeabi_dcmpeq>
 8007688:	2800      	cmp	r0, #0
 800768a:	d034      	beq.n	80076f6 <_printf_float+0x27a>
 800768c:	4a37      	ldr	r2, [pc, #220]	; (800776c <_printf_float+0x2f0>)
 800768e:	2301      	movs	r3, #1
 8007690:	4631      	mov	r1, r6
 8007692:	4628      	mov	r0, r5
 8007694:	47b8      	blx	r7
 8007696:	3001      	adds	r0, #1
 8007698:	f43f af51 	beq.w	800753e <_printf_float+0xc2>
 800769c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80076a0:	429a      	cmp	r2, r3
 80076a2:	db02      	blt.n	80076aa <_printf_float+0x22e>
 80076a4:	6823      	ldr	r3, [r4, #0]
 80076a6:	07d8      	lsls	r0, r3, #31
 80076a8:	d510      	bpl.n	80076cc <_printf_float+0x250>
 80076aa:	ee18 3a10 	vmov	r3, s16
 80076ae:	4652      	mov	r2, sl
 80076b0:	4631      	mov	r1, r6
 80076b2:	4628      	mov	r0, r5
 80076b4:	47b8      	blx	r7
 80076b6:	3001      	adds	r0, #1
 80076b8:	f43f af41 	beq.w	800753e <_printf_float+0xc2>
 80076bc:	f04f 0800 	mov.w	r8, #0
 80076c0:	f104 091a 	add.w	r9, r4, #26
 80076c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076c6:	3b01      	subs	r3, #1
 80076c8:	4543      	cmp	r3, r8
 80076ca:	dc09      	bgt.n	80076e0 <_printf_float+0x264>
 80076cc:	6823      	ldr	r3, [r4, #0]
 80076ce:	079b      	lsls	r3, r3, #30
 80076d0:	f100 8105 	bmi.w	80078de <_printf_float+0x462>
 80076d4:	68e0      	ldr	r0, [r4, #12]
 80076d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076d8:	4298      	cmp	r0, r3
 80076da:	bfb8      	it	lt
 80076dc:	4618      	movlt	r0, r3
 80076de:	e730      	b.n	8007542 <_printf_float+0xc6>
 80076e0:	2301      	movs	r3, #1
 80076e2:	464a      	mov	r2, r9
 80076e4:	4631      	mov	r1, r6
 80076e6:	4628      	mov	r0, r5
 80076e8:	47b8      	blx	r7
 80076ea:	3001      	adds	r0, #1
 80076ec:	f43f af27 	beq.w	800753e <_printf_float+0xc2>
 80076f0:	f108 0801 	add.w	r8, r8, #1
 80076f4:	e7e6      	b.n	80076c4 <_printf_float+0x248>
 80076f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	dc39      	bgt.n	8007770 <_printf_float+0x2f4>
 80076fc:	4a1b      	ldr	r2, [pc, #108]	; (800776c <_printf_float+0x2f0>)
 80076fe:	2301      	movs	r3, #1
 8007700:	4631      	mov	r1, r6
 8007702:	4628      	mov	r0, r5
 8007704:	47b8      	blx	r7
 8007706:	3001      	adds	r0, #1
 8007708:	f43f af19 	beq.w	800753e <_printf_float+0xc2>
 800770c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007710:	4313      	orrs	r3, r2
 8007712:	d102      	bne.n	800771a <_printf_float+0x29e>
 8007714:	6823      	ldr	r3, [r4, #0]
 8007716:	07d9      	lsls	r1, r3, #31
 8007718:	d5d8      	bpl.n	80076cc <_printf_float+0x250>
 800771a:	ee18 3a10 	vmov	r3, s16
 800771e:	4652      	mov	r2, sl
 8007720:	4631      	mov	r1, r6
 8007722:	4628      	mov	r0, r5
 8007724:	47b8      	blx	r7
 8007726:	3001      	adds	r0, #1
 8007728:	f43f af09 	beq.w	800753e <_printf_float+0xc2>
 800772c:	f04f 0900 	mov.w	r9, #0
 8007730:	f104 0a1a 	add.w	sl, r4, #26
 8007734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007736:	425b      	negs	r3, r3
 8007738:	454b      	cmp	r3, r9
 800773a:	dc01      	bgt.n	8007740 <_printf_float+0x2c4>
 800773c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800773e:	e792      	b.n	8007666 <_printf_float+0x1ea>
 8007740:	2301      	movs	r3, #1
 8007742:	4652      	mov	r2, sl
 8007744:	4631      	mov	r1, r6
 8007746:	4628      	mov	r0, r5
 8007748:	47b8      	blx	r7
 800774a:	3001      	adds	r0, #1
 800774c:	f43f aef7 	beq.w	800753e <_printf_float+0xc2>
 8007750:	f109 0901 	add.w	r9, r9, #1
 8007754:	e7ee      	b.n	8007734 <_printf_float+0x2b8>
 8007756:	bf00      	nop
 8007758:	7fefffff 	.word	0x7fefffff
 800775c:	0800bea8 	.word	0x0800bea8
 8007760:	0800beac 	.word	0x0800beac
 8007764:	0800beb4 	.word	0x0800beb4
 8007768:	0800beb0 	.word	0x0800beb0
 800776c:	0800beb8 	.word	0x0800beb8
 8007770:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007772:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007774:	429a      	cmp	r2, r3
 8007776:	bfa8      	it	ge
 8007778:	461a      	movge	r2, r3
 800777a:	2a00      	cmp	r2, #0
 800777c:	4691      	mov	r9, r2
 800777e:	dc37      	bgt.n	80077f0 <_printf_float+0x374>
 8007780:	f04f 0b00 	mov.w	fp, #0
 8007784:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007788:	f104 021a 	add.w	r2, r4, #26
 800778c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800778e:	9305      	str	r3, [sp, #20]
 8007790:	eba3 0309 	sub.w	r3, r3, r9
 8007794:	455b      	cmp	r3, fp
 8007796:	dc33      	bgt.n	8007800 <_printf_float+0x384>
 8007798:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800779c:	429a      	cmp	r2, r3
 800779e:	db3b      	blt.n	8007818 <_printf_float+0x39c>
 80077a0:	6823      	ldr	r3, [r4, #0]
 80077a2:	07da      	lsls	r2, r3, #31
 80077a4:	d438      	bmi.n	8007818 <_printf_float+0x39c>
 80077a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077a8:	9a05      	ldr	r2, [sp, #20]
 80077aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80077ac:	1a9a      	subs	r2, r3, r2
 80077ae:	eba3 0901 	sub.w	r9, r3, r1
 80077b2:	4591      	cmp	r9, r2
 80077b4:	bfa8      	it	ge
 80077b6:	4691      	movge	r9, r2
 80077b8:	f1b9 0f00 	cmp.w	r9, #0
 80077bc:	dc35      	bgt.n	800782a <_printf_float+0x3ae>
 80077be:	f04f 0800 	mov.w	r8, #0
 80077c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80077c6:	f104 0a1a 	add.w	sl, r4, #26
 80077ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80077ce:	1a9b      	subs	r3, r3, r2
 80077d0:	eba3 0309 	sub.w	r3, r3, r9
 80077d4:	4543      	cmp	r3, r8
 80077d6:	f77f af79 	ble.w	80076cc <_printf_float+0x250>
 80077da:	2301      	movs	r3, #1
 80077dc:	4652      	mov	r2, sl
 80077de:	4631      	mov	r1, r6
 80077e0:	4628      	mov	r0, r5
 80077e2:	47b8      	blx	r7
 80077e4:	3001      	adds	r0, #1
 80077e6:	f43f aeaa 	beq.w	800753e <_printf_float+0xc2>
 80077ea:	f108 0801 	add.w	r8, r8, #1
 80077ee:	e7ec      	b.n	80077ca <_printf_float+0x34e>
 80077f0:	4613      	mov	r3, r2
 80077f2:	4631      	mov	r1, r6
 80077f4:	4642      	mov	r2, r8
 80077f6:	4628      	mov	r0, r5
 80077f8:	47b8      	blx	r7
 80077fa:	3001      	adds	r0, #1
 80077fc:	d1c0      	bne.n	8007780 <_printf_float+0x304>
 80077fe:	e69e      	b.n	800753e <_printf_float+0xc2>
 8007800:	2301      	movs	r3, #1
 8007802:	4631      	mov	r1, r6
 8007804:	4628      	mov	r0, r5
 8007806:	9205      	str	r2, [sp, #20]
 8007808:	47b8      	blx	r7
 800780a:	3001      	adds	r0, #1
 800780c:	f43f ae97 	beq.w	800753e <_printf_float+0xc2>
 8007810:	9a05      	ldr	r2, [sp, #20]
 8007812:	f10b 0b01 	add.w	fp, fp, #1
 8007816:	e7b9      	b.n	800778c <_printf_float+0x310>
 8007818:	ee18 3a10 	vmov	r3, s16
 800781c:	4652      	mov	r2, sl
 800781e:	4631      	mov	r1, r6
 8007820:	4628      	mov	r0, r5
 8007822:	47b8      	blx	r7
 8007824:	3001      	adds	r0, #1
 8007826:	d1be      	bne.n	80077a6 <_printf_float+0x32a>
 8007828:	e689      	b.n	800753e <_printf_float+0xc2>
 800782a:	9a05      	ldr	r2, [sp, #20]
 800782c:	464b      	mov	r3, r9
 800782e:	4442      	add	r2, r8
 8007830:	4631      	mov	r1, r6
 8007832:	4628      	mov	r0, r5
 8007834:	47b8      	blx	r7
 8007836:	3001      	adds	r0, #1
 8007838:	d1c1      	bne.n	80077be <_printf_float+0x342>
 800783a:	e680      	b.n	800753e <_printf_float+0xc2>
 800783c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800783e:	2a01      	cmp	r2, #1
 8007840:	dc01      	bgt.n	8007846 <_printf_float+0x3ca>
 8007842:	07db      	lsls	r3, r3, #31
 8007844:	d538      	bpl.n	80078b8 <_printf_float+0x43c>
 8007846:	2301      	movs	r3, #1
 8007848:	4642      	mov	r2, r8
 800784a:	4631      	mov	r1, r6
 800784c:	4628      	mov	r0, r5
 800784e:	47b8      	blx	r7
 8007850:	3001      	adds	r0, #1
 8007852:	f43f ae74 	beq.w	800753e <_printf_float+0xc2>
 8007856:	ee18 3a10 	vmov	r3, s16
 800785a:	4652      	mov	r2, sl
 800785c:	4631      	mov	r1, r6
 800785e:	4628      	mov	r0, r5
 8007860:	47b8      	blx	r7
 8007862:	3001      	adds	r0, #1
 8007864:	f43f ae6b 	beq.w	800753e <_printf_float+0xc2>
 8007868:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800786c:	2200      	movs	r2, #0
 800786e:	2300      	movs	r3, #0
 8007870:	f7f9 f92a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007874:	b9d8      	cbnz	r0, 80078ae <_printf_float+0x432>
 8007876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007878:	f108 0201 	add.w	r2, r8, #1
 800787c:	3b01      	subs	r3, #1
 800787e:	4631      	mov	r1, r6
 8007880:	4628      	mov	r0, r5
 8007882:	47b8      	blx	r7
 8007884:	3001      	adds	r0, #1
 8007886:	d10e      	bne.n	80078a6 <_printf_float+0x42a>
 8007888:	e659      	b.n	800753e <_printf_float+0xc2>
 800788a:	2301      	movs	r3, #1
 800788c:	4652      	mov	r2, sl
 800788e:	4631      	mov	r1, r6
 8007890:	4628      	mov	r0, r5
 8007892:	47b8      	blx	r7
 8007894:	3001      	adds	r0, #1
 8007896:	f43f ae52 	beq.w	800753e <_printf_float+0xc2>
 800789a:	f108 0801 	add.w	r8, r8, #1
 800789e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078a0:	3b01      	subs	r3, #1
 80078a2:	4543      	cmp	r3, r8
 80078a4:	dcf1      	bgt.n	800788a <_printf_float+0x40e>
 80078a6:	464b      	mov	r3, r9
 80078a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80078ac:	e6dc      	b.n	8007668 <_printf_float+0x1ec>
 80078ae:	f04f 0800 	mov.w	r8, #0
 80078b2:	f104 0a1a 	add.w	sl, r4, #26
 80078b6:	e7f2      	b.n	800789e <_printf_float+0x422>
 80078b8:	2301      	movs	r3, #1
 80078ba:	4642      	mov	r2, r8
 80078bc:	e7df      	b.n	800787e <_printf_float+0x402>
 80078be:	2301      	movs	r3, #1
 80078c0:	464a      	mov	r2, r9
 80078c2:	4631      	mov	r1, r6
 80078c4:	4628      	mov	r0, r5
 80078c6:	47b8      	blx	r7
 80078c8:	3001      	adds	r0, #1
 80078ca:	f43f ae38 	beq.w	800753e <_printf_float+0xc2>
 80078ce:	f108 0801 	add.w	r8, r8, #1
 80078d2:	68e3      	ldr	r3, [r4, #12]
 80078d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80078d6:	1a5b      	subs	r3, r3, r1
 80078d8:	4543      	cmp	r3, r8
 80078da:	dcf0      	bgt.n	80078be <_printf_float+0x442>
 80078dc:	e6fa      	b.n	80076d4 <_printf_float+0x258>
 80078de:	f04f 0800 	mov.w	r8, #0
 80078e2:	f104 0919 	add.w	r9, r4, #25
 80078e6:	e7f4      	b.n	80078d2 <_printf_float+0x456>

080078e8 <_printf_common>:
 80078e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078ec:	4616      	mov	r6, r2
 80078ee:	4699      	mov	r9, r3
 80078f0:	688a      	ldr	r2, [r1, #8]
 80078f2:	690b      	ldr	r3, [r1, #16]
 80078f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80078f8:	4293      	cmp	r3, r2
 80078fa:	bfb8      	it	lt
 80078fc:	4613      	movlt	r3, r2
 80078fe:	6033      	str	r3, [r6, #0]
 8007900:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007904:	4607      	mov	r7, r0
 8007906:	460c      	mov	r4, r1
 8007908:	b10a      	cbz	r2, 800790e <_printf_common+0x26>
 800790a:	3301      	adds	r3, #1
 800790c:	6033      	str	r3, [r6, #0]
 800790e:	6823      	ldr	r3, [r4, #0]
 8007910:	0699      	lsls	r1, r3, #26
 8007912:	bf42      	ittt	mi
 8007914:	6833      	ldrmi	r3, [r6, #0]
 8007916:	3302      	addmi	r3, #2
 8007918:	6033      	strmi	r3, [r6, #0]
 800791a:	6825      	ldr	r5, [r4, #0]
 800791c:	f015 0506 	ands.w	r5, r5, #6
 8007920:	d106      	bne.n	8007930 <_printf_common+0x48>
 8007922:	f104 0a19 	add.w	sl, r4, #25
 8007926:	68e3      	ldr	r3, [r4, #12]
 8007928:	6832      	ldr	r2, [r6, #0]
 800792a:	1a9b      	subs	r3, r3, r2
 800792c:	42ab      	cmp	r3, r5
 800792e:	dc26      	bgt.n	800797e <_printf_common+0x96>
 8007930:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007934:	1e13      	subs	r3, r2, #0
 8007936:	6822      	ldr	r2, [r4, #0]
 8007938:	bf18      	it	ne
 800793a:	2301      	movne	r3, #1
 800793c:	0692      	lsls	r2, r2, #26
 800793e:	d42b      	bmi.n	8007998 <_printf_common+0xb0>
 8007940:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007944:	4649      	mov	r1, r9
 8007946:	4638      	mov	r0, r7
 8007948:	47c0      	blx	r8
 800794a:	3001      	adds	r0, #1
 800794c:	d01e      	beq.n	800798c <_printf_common+0xa4>
 800794e:	6823      	ldr	r3, [r4, #0]
 8007950:	68e5      	ldr	r5, [r4, #12]
 8007952:	6832      	ldr	r2, [r6, #0]
 8007954:	f003 0306 	and.w	r3, r3, #6
 8007958:	2b04      	cmp	r3, #4
 800795a:	bf08      	it	eq
 800795c:	1aad      	subeq	r5, r5, r2
 800795e:	68a3      	ldr	r3, [r4, #8]
 8007960:	6922      	ldr	r2, [r4, #16]
 8007962:	bf0c      	ite	eq
 8007964:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007968:	2500      	movne	r5, #0
 800796a:	4293      	cmp	r3, r2
 800796c:	bfc4      	itt	gt
 800796e:	1a9b      	subgt	r3, r3, r2
 8007970:	18ed      	addgt	r5, r5, r3
 8007972:	2600      	movs	r6, #0
 8007974:	341a      	adds	r4, #26
 8007976:	42b5      	cmp	r5, r6
 8007978:	d11a      	bne.n	80079b0 <_printf_common+0xc8>
 800797a:	2000      	movs	r0, #0
 800797c:	e008      	b.n	8007990 <_printf_common+0xa8>
 800797e:	2301      	movs	r3, #1
 8007980:	4652      	mov	r2, sl
 8007982:	4649      	mov	r1, r9
 8007984:	4638      	mov	r0, r7
 8007986:	47c0      	blx	r8
 8007988:	3001      	adds	r0, #1
 800798a:	d103      	bne.n	8007994 <_printf_common+0xac>
 800798c:	f04f 30ff 	mov.w	r0, #4294967295
 8007990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007994:	3501      	adds	r5, #1
 8007996:	e7c6      	b.n	8007926 <_printf_common+0x3e>
 8007998:	18e1      	adds	r1, r4, r3
 800799a:	1c5a      	adds	r2, r3, #1
 800799c:	2030      	movs	r0, #48	; 0x30
 800799e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80079a2:	4422      	add	r2, r4
 80079a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80079a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80079ac:	3302      	adds	r3, #2
 80079ae:	e7c7      	b.n	8007940 <_printf_common+0x58>
 80079b0:	2301      	movs	r3, #1
 80079b2:	4622      	mov	r2, r4
 80079b4:	4649      	mov	r1, r9
 80079b6:	4638      	mov	r0, r7
 80079b8:	47c0      	blx	r8
 80079ba:	3001      	adds	r0, #1
 80079bc:	d0e6      	beq.n	800798c <_printf_common+0xa4>
 80079be:	3601      	adds	r6, #1
 80079c0:	e7d9      	b.n	8007976 <_printf_common+0x8e>
	...

080079c4 <_printf_i>:
 80079c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079c8:	7e0f      	ldrb	r7, [r1, #24]
 80079ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80079cc:	2f78      	cmp	r7, #120	; 0x78
 80079ce:	4691      	mov	r9, r2
 80079d0:	4680      	mov	r8, r0
 80079d2:	460c      	mov	r4, r1
 80079d4:	469a      	mov	sl, r3
 80079d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80079da:	d807      	bhi.n	80079ec <_printf_i+0x28>
 80079dc:	2f62      	cmp	r7, #98	; 0x62
 80079de:	d80a      	bhi.n	80079f6 <_printf_i+0x32>
 80079e0:	2f00      	cmp	r7, #0
 80079e2:	f000 80d8 	beq.w	8007b96 <_printf_i+0x1d2>
 80079e6:	2f58      	cmp	r7, #88	; 0x58
 80079e8:	f000 80a3 	beq.w	8007b32 <_printf_i+0x16e>
 80079ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80079f4:	e03a      	b.n	8007a6c <_printf_i+0xa8>
 80079f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80079fa:	2b15      	cmp	r3, #21
 80079fc:	d8f6      	bhi.n	80079ec <_printf_i+0x28>
 80079fe:	a101      	add	r1, pc, #4	; (adr r1, 8007a04 <_printf_i+0x40>)
 8007a00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a04:	08007a5d 	.word	0x08007a5d
 8007a08:	08007a71 	.word	0x08007a71
 8007a0c:	080079ed 	.word	0x080079ed
 8007a10:	080079ed 	.word	0x080079ed
 8007a14:	080079ed 	.word	0x080079ed
 8007a18:	080079ed 	.word	0x080079ed
 8007a1c:	08007a71 	.word	0x08007a71
 8007a20:	080079ed 	.word	0x080079ed
 8007a24:	080079ed 	.word	0x080079ed
 8007a28:	080079ed 	.word	0x080079ed
 8007a2c:	080079ed 	.word	0x080079ed
 8007a30:	08007b7d 	.word	0x08007b7d
 8007a34:	08007aa1 	.word	0x08007aa1
 8007a38:	08007b5f 	.word	0x08007b5f
 8007a3c:	080079ed 	.word	0x080079ed
 8007a40:	080079ed 	.word	0x080079ed
 8007a44:	08007b9f 	.word	0x08007b9f
 8007a48:	080079ed 	.word	0x080079ed
 8007a4c:	08007aa1 	.word	0x08007aa1
 8007a50:	080079ed 	.word	0x080079ed
 8007a54:	080079ed 	.word	0x080079ed
 8007a58:	08007b67 	.word	0x08007b67
 8007a5c:	682b      	ldr	r3, [r5, #0]
 8007a5e:	1d1a      	adds	r2, r3, #4
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	602a      	str	r2, [r5, #0]
 8007a64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	e0a3      	b.n	8007bb8 <_printf_i+0x1f4>
 8007a70:	6820      	ldr	r0, [r4, #0]
 8007a72:	6829      	ldr	r1, [r5, #0]
 8007a74:	0606      	lsls	r6, r0, #24
 8007a76:	f101 0304 	add.w	r3, r1, #4
 8007a7a:	d50a      	bpl.n	8007a92 <_printf_i+0xce>
 8007a7c:	680e      	ldr	r6, [r1, #0]
 8007a7e:	602b      	str	r3, [r5, #0]
 8007a80:	2e00      	cmp	r6, #0
 8007a82:	da03      	bge.n	8007a8c <_printf_i+0xc8>
 8007a84:	232d      	movs	r3, #45	; 0x2d
 8007a86:	4276      	negs	r6, r6
 8007a88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a8c:	485e      	ldr	r0, [pc, #376]	; (8007c08 <_printf_i+0x244>)
 8007a8e:	230a      	movs	r3, #10
 8007a90:	e019      	b.n	8007ac6 <_printf_i+0x102>
 8007a92:	680e      	ldr	r6, [r1, #0]
 8007a94:	602b      	str	r3, [r5, #0]
 8007a96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007a9a:	bf18      	it	ne
 8007a9c:	b236      	sxthne	r6, r6
 8007a9e:	e7ef      	b.n	8007a80 <_printf_i+0xbc>
 8007aa0:	682b      	ldr	r3, [r5, #0]
 8007aa2:	6820      	ldr	r0, [r4, #0]
 8007aa4:	1d19      	adds	r1, r3, #4
 8007aa6:	6029      	str	r1, [r5, #0]
 8007aa8:	0601      	lsls	r1, r0, #24
 8007aaa:	d501      	bpl.n	8007ab0 <_printf_i+0xec>
 8007aac:	681e      	ldr	r6, [r3, #0]
 8007aae:	e002      	b.n	8007ab6 <_printf_i+0xf2>
 8007ab0:	0646      	lsls	r6, r0, #25
 8007ab2:	d5fb      	bpl.n	8007aac <_printf_i+0xe8>
 8007ab4:	881e      	ldrh	r6, [r3, #0]
 8007ab6:	4854      	ldr	r0, [pc, #336]	; (8007c08 <_printf_i+0x244>)
 8007ab8:	2f6f      	cmp	r7, #111	; 0x6f
 8007aba:	bf0c      	ite	eq
 8007abc:	2308      	moveq	r3, #8
 8007abe:	230a      	movne	r3, #10
 8007ac0:	2100      	movs	r1, #0
 8007ac2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ac6:	6865      	ldr	r5, [r4, #4]
 8007ac8:	60a5      	str	r5, [r4, #8]
 8007aca:	2d00      	cmp	r5, #0
 8007acc:	bfa2      	ittt	ge
 8007ace:	6821      	ldrge	r1, [r4, #0]
 8007ad0:	f021 0104 	bicge.w	r1, r1, #4
 8007ad4:	6021      	strge	r1, [r4, #0]
 8007ad6:	b90e      	cbnz	r6, 8007adc <_printf_i+0x118>
 8007ad8:	2d00      	cmp	r5, #0
 8007ada:	d04d      	beq.n	8007b78 <_printf_i+0x1b4>
 8007adc:	4615      	mov	r5, r2
 8007ade:	fbb6 f1f3 	udiv	r1, r6, r3
 8007ae2:	fb03 6711 	mls	r7, r3, r1, r6
 8007ae6:	5dc7      	ldrb	r7, [r0, r7]
 8007ae8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007aec:	4637      	mov	r7, r6
 8007aee:	42bb      	cmp	r3, r7
 8007af0:	460e      	mov	r6, r1
 8007af2:	d9f4      	bls.n	8007ade <_printf_i+0x11a>
 8007af4:	2b08      	cmp	r3, #8
 8007af6:	d10b      	bne.n	8007b10 <_printf_i+0x14c>
 8007af8:	6823      	ldr	r3, [r4, #0]
 8007afa:	07de      	lsls	r6, r3, #31
 8007afc:	d508      	bpl.n	8007b10 <_printf_i+0x14c>
 8007afe:	6923      	ldr	r3, [r4, #16]
 8007b00:	6861      	ldr	r1, [r4, #4]
 8007b02:	4299      	cmp	r1, r3
 8007b04:	bfde      	ittt	le
 8007b06:	2330      	movle	r3, #48	; 0x30
 8007b08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007b0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007b10:	1b52      	subs	r2, r2, r5
 8007b12:	6122      	str	r2, [r4, #16]
 8007b14:	f8cd a000 	str.w	sl, [sp]
 8007b18:	464b      	mov	r3, r9
 8007b1a:	aa03      	add	r2, sp, #12
 8007b1c:	4621      	mov	r1, r4
 8007b1e:	4640      	mov	r0, r8
 8007b20:	f7ff fee2 	bl	80078e8 <_printf_common>
 8007b24:	3001      	adds	r0, #1
 8007b26:	d14c      	bne.n	8007bc2 <_printf_i+0x1fe>
 8007b28:	f04f 30ff 	mov.w	r0, #4294967295
 8007b2c:	b004      	add	sp, #16
 8007b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b32:	4835      	ldr	r0, [pc, #212]	; (8007c08 <_printf_i+0x244>)
 8007b34:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007b38:	6829      	ldr	r1, [r5, #0]
 8007b3a:	6823      	ldr	r3, [r4, #0]
 8007b3c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007b40:	6029      	str	r1, [r5, #0]
 8007b42:	061d      	lsls	r5, r3, #24
 8007b44:	d514      	bpl.n	8007b70 <_printf_i+0x1ac>
 8007b46:	07df      	lsls	r7, r3, #31
 8007b48:	bf44      	itt	mi
 8007b4a:	f043 0320 	orrmi.w	r3, r3, #32
 8007b4e:	6023      	strmi	r3, [r4, #0]
 8007b50:	b91e      	cbnz	r6, 8007b5a <_printf_i+0x196>
 8007b52:	6823      	ldr	r3, [r4, #0]
 8007b54:	f023 0320 	bic.w	r3, r3, #32
 8007b58:	6023      	str	r3, [r4, #0]
 8007b5a:	2310      	movs	r3, #16
 8007b5c:	e7b0      	b.n	8007ac0 <_printf_i+0xfc>
 8007b5e:	6823      	ldr	r3, [r4, #0]
 8007b60:	f043 0320 	orr.w	r3, r3, #32
 8007b64:	6023      	str	r3, [r4, #0]
 8007b66:	2378      	movs	r3, #120	; 0x78
 8007b68:	4828      	ldr	r0, [pc, #160]	; (8007c0c <_printf_i+0x248>)
 8007b6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007b6e:	e7e3      	b.n	8007b38 <_printf_i+0x174>
 8007b70:	0659      	lsls	r1, r3, #25
 8007b72:	bf48      	it	mi
 8007b74:	b2b6      	uxthmi	r6, r6
 8007b76:	e7e6      	b.n	8007b46 <_printf_i+0x182>
 8007b78:	4615      	mov	r5, r2
 8007b7a:	e7bb      	b.n	8007af4 <_printf_i+0x130>
 8007b7c:	682b      	ldr	r3, [r5, #0]
 8007b7e:	6826      	ldr	r6, [r4, #0]
 8007b80:	6961      	ldr	r1, [r4, #20]
 8007b82:	1d18      	adds	r0, r3, #4
 8007b84:	6028      	str	r0, [r5, #0]
 8007b86:	0635      	lsls	r5, r6, #24
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	d501      	bpl.n	8007b90 <_printf_i+0x1cc>
 8007b8c:	6019      	str	r1, [r3, #0]
 8007b8e:	e002      	b.n	8007b96 <_printf_i+0x1d2>
 8007b90:	0670      	lsls	r0, r6, #25
 8007b92:	d5fb      	bpl.n	8007b8c <_printf_i+0x1c8>
 8007b94:	8019      	strh	r1, [r3, #0]
 8007b96:	2300      	movs	r3, #0
 8007b98:	6123      	str	r3, [r4, #16]
 8007b9a:	4615      	mov	r5, r2
 8007b9c:	e7ba      	b.n	8007b14 <_printf_i+0x150>
 8007b9e:	682b      	ldr	r3, [r5, #0]
 8007ba0:	1d1a      	adds	r2, r3, #4
 8007ba2:	602a      	str	r2, [r5, #0]
 8007ba4:	681d      	ldr	r5, [r3, #0]
 8007ba6:	6862      	ldr	r2, [r4, #4]
 8007ba8:	2100      	movs	r1, #0
 8007baa:	4628      	mov	r0, r5
 8007bac:	f7f8 fb18 	bl	80001e0 <memchr>
 8007bb0:	b108      	cbz	r0, 8007bb6 <_printf_i+0x1f2>
 8007bb2:	1b40      	subs	r0, r0, r5
 8007bb4:	6060      	str	r0, [r4, #4]
 8007bb6:	6863      	ldr	r3, [r4, #4]
 8007bb8:	6123      	str	r3, [r4, #16]
 8007bba:	2300      	movs	r3, #0
 8007bbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bc0:	e7a8      	b.n	8007b14 <_printf_i+0x150>
 8007bc2:	6923      	ldr	r3, [r4, #16]
 8007bc4:	462a      	mov	r2, r5
 8007bc6:	4649      	mov	r1, r9
 8007bc8:	4640      	mov	r0, r8
 8007bca:	47d0      	blx	sl
 8007bcc:	3001      	adds	r0, #1
 8007bce:	d0ab      	beq.n	8007b28 <_printf_i+0x164>
 8007bd0:	6823      	ldr	r3, [r4, #0]
 8007bd2:	079b      	lsls	r3, r3, #30
 8007bd4:	d413      	bmi.n	8007bfe <_printf_i+0x23a>
 8007bd6:	68e0      	ldr	r0, [r4, #12]
 8007bd8:	9b03      	ldr	r3, [sp, #12]
 8007bda:	4298      	cmp	r0, r3
 8007bdc:	bfb8      	it	lt
 8007bde:	4618      	movlt	r0, r3
 8007be0:	e7a4      	b.n	8007b2c <_printf_i+0x168>
 8007be2:	2301      	movs	r3, #1
 8007be4:	4632      	mov	r2, r6
 8007be6:	4649      	mov	r1, r9
 8007be8:	4640      	mov	r0, r8
 8007bea:	47d0      	blx	sl
 8007bec:	3001      	adds	r0, #1
 8007bee:	d09b      	beq.n	8007b28 <_printf_i+0x164>
 8007bf0:	3501      	adds	r5, #1
 8007bf2:	68e3      	ldr	r3, [r4, #12]
 8007bf4:	9903      	ldr	r1, [sp, #12]
 8007bf6:	1a5b      	subs	r3, r3, r1
 8007bf8:	42ab      	cmp	r3, r5
 8007bfa:	dcf2      	bgt.n	8007be2 <_printf_i+0x21e>
 8007bfc:	e7eb      	b.n	8007bd6 <_printf_i+0x212>
 8007bfe:	2500      	movs	r5, #0
 8007c00:	f104 0619 	add.w	r6, r4, #25
 8007c04:	e7f5      	b.n	8007bf2 <_printf_i+0x22e>
 8007c06:	bf00      	nop
 8007c08:	0800beba 	.word	0x0800beba
 8007c0c:	0800becb 	.word	0x0800becb

08007c10 <_scanf_float>:
 8007c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c14:	b087      	sub	sp, #28
 8007c16:	4617      	mov	r7, r2
 8007c18:	9303      	str	r3, [sp, #12]
 8007c1a:	688b      	ldr	r3, [r1, #8]
 8007c1c:	1e5a      	subs	r2, r3, #1
 8007c1e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007c22:	bf83      	ittte	hi
 8007c24:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007c28:	195b      	addhi	r3, r3, r5
 8007c2a:	9302      	strhi	r3, [sp, #8]
 8007c2c:	2300      	movls	r3, #0
 8007c2e:	bf86      	itte	hi
 8007c30:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007c34:	608b      	strhi	r3, [r1, #8]
 8007c36:	9302      	strls	r3, [sp, #8]
 8007c38:	680b      	ldr	r3, [r1, #0]
 8007c3a:	468b      	mov	fp, r1
 8007c3c:	2500      	movs	r5, #0
 8007c3e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007c42:	f84b 3b1c 	str.w	r3, [fp], #28
 8007c46:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007c4a:	4680      	mov	r8, r0
 8007c4c:	460c      	mov	r4, r1
 8007c4e:	465e      	mov	r6, fp
 8007c50:	46aa      	mov	sl, r5
 8007c52:	46a9      	mov	r9, r5
 8007c54:	9501      	str	r5, [sp, #4]
 8007c56:	68a2      	ldr	r2, [r4, #8]
 8007c58:	b152      	cbz	r2, 8007c70 <_scanf_float+0x60>
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	781b      	ldrb	r3, [r3, #0]
 8007c5e:	2b4e      	cmp	r3, #78	; 0x4e
 8007c60:	d864      	bhi.n	8007d2c <_scanf_float+0x11c>
 8007c62:	2b40      	cmp	r3, #64	; 0x40
 8007c64:	d83c      	bhi.n	8007ce0 <_scanf_float+0xd0>
 8007c66:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007c6a:	b2c8      	uxtb	r0, r1
 8007c6c:	280e      	cmp	r0, #14
 8007c6e:	d93a      	bls.n	8007ce6 <_scanf_float+0xd6>
 8007c70:	f1b9 0f00 	cmp.w	r9, #0
 8007c74:	d003      	beq.n	8007c7e <_scanf_float+0x6e>
 8007c76:	6823      	ldr	r3, [r4, #0]
 8007c78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c7c:	6023      	str	r3, [r4, #0]
 8007c7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c82:	f1ba 0f01 	cmp.w	sl, #1
 8007c86:	f200 8113 	bhi.w	8007eb0 <_scanf_float+0x2a0>
 8007c8a:	455e      	cmp	r6, fp
 8007c8c:	f200 8105 	bhi.w	8007e9a <_scanf_float+0x28a>
 8007c90:	2501      	movs	r5, #1
 8007c92:	4628      	mov	r0, r5
 8007c94:	b007      	add	sp, #28
 8007c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c9a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007c9e:	2a0d      	cmp	r2, #13
 8007ca0:	d8e6      	bhi.n	8007c70 <_scanf_float+0x60>
 8007ca2:	a101      	add	r1, pc, #4	; (adr r1, 8007ca8 <_scanf_float+0x98>)
 8007ca4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007ca8:	08007de7 	.word	0x08007de7
 8007cac:	08007c71 	.word	0x08007c71
 8007cb0:	08007c71 	.word	0x08007c71
 8007cb4:	08007c71 	.word	0x08007c71
 8007cb8:	08007e47 	.word	0x08007e47
 8007cbc:	08007e1f 	.word	0x08007e1f
 8007cc0:	08007c71 	.word	0x08007c71
 8007cc4:	08007c71 	.word	0x08007c71
 8007cc8:	08007df5 	.word	0x08007df5
 8007ccc:	08007c71 	.word	0x08007c71
 8007cd0:	08007c71 	.word	0x08007c71
 8007cd4:	08007c71 	.word	0x08007c71
 8007cd8:	08007c71 	.word	0x08007c71
 8007cdc:	08007dad 	.word	0x08007dad
 8007ce0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007ce4:	e7db      	b.n	8007c9e <_scanf_float+0x8e>
 8007ce6:	290e      	cmp	r1, #14
 8007ce8:	d8c2      	bhi.n	8007c70 <_scanf_float+0x60>
 8007cea:	a001      	add	r0, pc, #4	; (adr r0, 8007cf0 <_scanf_float+0xe0>)
 8007cec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007cf0:	08007d9f 	.word	0x08007d9f
 8007cf4:	08007c71 	.word	0x08007c71
 8007cf8:	08007d9f 	.word	0x08007d9f
 8007cfc:	08007e33 	.word	0x08007e33
 8007d00:	08007c71 	.word	0x08007c71
 8007d04:	08007d4d 	.word	0x08007d4d
 8007d08:	08007d89 	.word	0x08007d89
 8007d0c:	08007d89 	.word	0x08007d89
 8007d10:	08007d89 	.word	0x08007d89
 8007d14:	08007d89 	.word	0x08007d89
 8007d18:	08007d89 	.word	0x08007d89
 8007d1c:	08007d89 	.word	0x08007d89
 8007d20:	08007d89 	.word	0x08007d89
 8007d24:	08007d89 	.word	0x08007d89
 8007d28:	08007d89 	.word	0x08007d89
 8007d2c:	2b6e      	cmp	r3, #110	; 0x6e
 8007d2e:	d809      	bhi.n	8007d44 <_scanf_float+0x134>
 8007d30:	2b60      	cmp	r3, #96	; 0x60
 8007d32:	d8b2      	bhi.n	8007c9a <_scanf_float+0x8a>
 8007d34:	2b54      	cmp	r3, #84	; 0x54
 8007d36:	d077      	beq.n	8007e28 <_scanf_float+0x218>
 8007d38:	2b59      	cmp	r3, #89	; 0x59
 8007d3a:	d199      	bne.n	8007c70 <_scanf_float+0x60>
 8007d3c:	2d07      	cmp	r5, #7
 8007d3e:	d197      	bne.n	8007c70 <_scanf_float+0x60>
 8007d40:	2508      	movs	r5, #8
 8007d42:	e029      	b.n	8007d98 <_scanf_float+0x188>
 8007d44:	2b74      	cmp	r3, #116	; 0x74
 8007d46:	d06f      	beq.n	8007e28 <_scanf_float+0x218>
 8007d48:	2b79      	cmp	r3, #121	; 0x79
 8007d4a:	e7f6      	b.n	8007d3a <_scanf_float+0x12a>
 8007d4c:	6821      	ldr	r1, [r4, #0]
 8007d4e:	05c8      	lsls	r0, r1, #23
 8007d50:	d51a      	bpl.n	8007d88 <_scanf_float+0x178>
 8007d52:	9b02      	ldr	r3, [sp, #8]
 8007d54:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007d58:	6021      	str	r1, [r4, #0]
 8007d5a:	f109 0901 	add.w	r9, r9, #1
 8007d5e:	b11b      	cbz	r3, 8007d68 <_scanf_float+0x158>
 8007d60:	3b01      	subs	r3, #1
 8007d62:	3201      	adds	r2, #1
 8007d64:	9302      	str	r3, [sp, #8]
 8007d66:	60a2      	str	r2, [r4, #8]
 8007d68:	68a3      	ldr	r3, [r4, #8]
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	60a3      	str	r3, [r4, #8]
 8007d6e:	6923      	ldr	r3, [r4, #16]
 8007d70:	3301      	adds	r3, #1
 8007d72:	6123      	str	r3, [r4, #16]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	3b01      	subs	r3, #1
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	607b      	str	r3, [r7, #4]
 8007d7c:	f340 8084 	ble.w	8007e88 <_scanf_float+0x278>
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	3301      	adds	r3, #1
 8007d84:	603b      	str	r3, [r7, #0]
 8007d86:	e766      	b.n	8007c56 <_scanf_float+0x46>
 8007d88:	eb1a 0f05 	cmn.w	sl, r5
 8007d8c:	f47f af70 	bne.w	8007c70 <_scanf_float+0x60>
 8007d90:	6822      	ldr	r2, [r4, #0]
 8007d92:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007d96:	6022      	str	r2, [r4, #0]
 8007d98:	f806 3b01 	strb.w	r3, [r6], #1
 8007d9c:	e7e4      	b.n	8007d68 <_scanf_float+0x158>
 8007d9e:	6822      	ldr	r2, [r4, #0]
 8007da0:	0610      	lsls	r0, r2, #24
 8007da2:	f57f af65 	bpl.w	8007c70 <_scanf_float+0x60>
 8007da6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007daa:	e7f4      	b.n	8007d96 <_scanf_float+0x186>
 8007dac:	f1ba 0f00 	cmp.w	sl, #0
 8007db0:	d10e      	bne.n	8007dd0 <_scanf_float+0x1c0>
 8007db2:	f1b9 0f00 	cmp.w	r9, #0
 8007db6:	d10e      	bne.n	8007dd6 <_scanf_float+0x1c6>
 8007db8:	6822      	ldr	r2, [r4, #0]
 8007dba:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007dbe:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007dc2:	d108      	bne.n	8007dd6 <_scanf_float+0x1c6>
 8007dc4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007dc8:	6022      	str	r2, [r4, #0]
 8007dca:	f04f 0a01 	mov.w	sl, #1
 8007dce:	e7e3      	b.n	8007d98 <_scanf_float+0x188>
 8007dd0:	f1ba 0f02 	cmp.w	sl, #2
 8007dd4:	d055      	beq.n	8007e82 <_scanf_float+0x272>
 8007dd6:	2d01      	cmp	r5, #1
 8007dd8:	d002      	beq.n	8007de0 <_scanf_float+0x1d0>
 8007dda:	2d04      	cmp	r5, #4
 8007ddc:	f47f af48 	bne.w	8007c70 <_scanf_float+0x60>
 8007de0:	3501      	adds	r5, #1
 8007de2:	b2ed      	uxtb	r5, r5
 8007de4:	e7d8      	b.n	8007d98 <_scanf_float+0x188>
 8007de6:	f1ba 0f01 	cmp.w	sl, #1
 8007dea:	f47f af41 	bne.w	8007c70 <_scanf_float+0x60>
 8007dee:	f04f 0a02 	mov.w	sl, #2
 8007df2:	e7d1      	b.n	8007d98 <_scanf_float+0x188>
 8007df4:	b97d      	cbnz	r5, 8007e16 <_scanf_float+0x206>
 8007df6:	f1b9 0f00 	cmp.w	r9, #0
 8007dfa:	f47f af3c 	bne.w	8007c76 <_scanf_float+0x66>
 8007dfe:	6822      	ldr	r2, [r4, #0]
 8007e00:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007e04:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007e08:	f47f af39 	bne.w	8007c7e <_scanf_float+0x6e>
 8007e0c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007e10:	6022      	str	r2, [r4, #0]
 8007e12:	2501      	movs	r5, #1
 8007e14:	e7c0      	b.n	8007d98 <_scanf_float+0x188>
 8007e16:	2d03      	cmp	r5, #3
 8007e18:	d0e2      	beq.n	8007de0 <_scanf_float+0x1d0>
 8007e1a:	2d05      	cmp	r5, #5
 8007e1c:	e7de      	b.n	8007ddc <_scanf_float+0x1cc>
 8007e1e:	2d02      	cmp	r5, #2
 8007e20:	f47f af26 	bne.w	8007c70 <_scanf_float+0x60>
 8007e24:	2503      	movs	r5, #3
 8007e26:	e7b7      	b.n	8007d98 <_scanf_float+0x188>
 8007e28:	2d06      	cmp	r5, #6
 8007e2a:	f47f af21 	bne.w	8007c70 <_scanf_float+0x60>
 8007e2e:	2507      	movs	r5, #7
 8007e30:	e7b2      	b.n	8007d98 <_scanf_float+0x188>
 8007e32:	6822      	ldr	r2, [r4, #0]
 8007e34:	0591      	lsls	r1, r2, #22
 8007e36:	f57f af1b 	bpl.w	8007c70 <_scanf_float+0x60>
 8007e3a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007e3e:	6022      	str	r2, [r4, #0]
 8007e40:	f8cd 9004 	str.w	r9, [sp, #4]
 8007e44:	e7a8      	b.n	8007d98 <_scanf_float+0x188>
 8007e46:	6822      	ldr	r2, [r4, #0]
 8007e48:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007e4c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007e50:	d006      	beq.n	8007e60 <_scanf_float+0x250>
 8007e52:	0550      	lsls	r0, r2, #21
 8007e54:	f57f af0c 	bpl.w	8007c70 <_scanf_float+0x60>
 8007e58:	f1b9 0f00 	cmp.w	r9, #0
 8007e5c:	f43f af0f 	beq.w	8007c7e <_scanf_float+0x6e>
 8007e60:	0591      	lsls	r1, r2, #22
 8007e62:	bf58      	it	pl
 8007e64:	9901      	ldrpl	r1, [sp, #4]
 8007e66:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007e6a:	bf58      	it	pl
 8007e6c:	eba9 0101 	subpl.w	r1, r9, r1
 8007e70:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007e74:	bf58      	it	pl
 8007e76:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007e7a:	6022      	str	r2, [r4, #0]
 8007e7c:	f04f 0900 	mov.w	r9, #0
 8007e80:	e78a      	b.n	8007d98 <_scanf_float+0x188>
 8007e82:	f04f 0a03 	mov.w	sl, #3
 8007e86:	e787      	b.n	8007d98 <_scanf_float+0x188>
 8007e88:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007e8c:	4639      	mov	r1, r7
 8007e8e:	4640      	mov	r0, r8
 8007e90:	4798      	blx	r3
 8007e92:	2800      	cmp	r0, #0
 8007e94:	f43f aedf 	beq.w	8007c56 <_scanf_float+0x46>
 8007e98:	e6ea      	b.n	8007c70 <_scanf_float+0x60>
 8007e9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007e9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007ea2:	463a      	mov	r2, r7
 8007ea4:	4640      	mov	r0, r8
 8007ea6:	4798      	blx	r3
 8007ea8:	6923      	ldr	r3, [r4, #16]
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	6123      	str	r3, [r4, #16]
 8007eae:	e6ec      	b.n	8007c8a <_scanf_float+0x7a>
 8007eb0:	1e6b      	subs	r3, r5, #1
 8007eb2:	2b06      	cmp	r3, #6
 8007eb4:	d825      	bhi.n	8007f02 <_scanf_float+0x2f2>
 8007eb6:	2d02      	cmp	r5, #2
 8007eb8:	d836      	bhi.n	8007f28 <_scanf_float+0x318>
 8007eba:	455e      	cmp	r6, fp
 8007ebc:	f67f aee8 	bls.w	8007c90 <_scanf_float+0x80>
 8007ec0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007ec4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007ec8:	463a      	mov	r2, r7
 8007eca:	4640      	mov	r0, r8
 8007ecc:	4798      	blx	r3
 8007ece:	6923      	ldr	r3, [r4, #16]
 8007ed0:	3b01      	subs	r3, #1
 8007ed2:	6123      	str	r3, [r4, #16]
 8007ed4:	e7f1      	b.n	8007eba <_scanf_float+0x2aa>
 8007ed6:	9802      	ldr	r0, [sp, #8]
 8007ed8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007edc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007ee0:	9002      	str	r0, [sp, #8]
 8007ee2:	463a      	mov	r2, r7
 8007ee4:	4640      	mov	r0, r8
 8007ee6:	4798      	blx	r3
 8007ee8:	6923      	ldr	r3, [r4, #16]
 8007eea:	3b01      	subs	r3, #1
 8007eec:	6123      	str	r3, [r4, #16]
 8007eee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ef2:	fa5f fa8a 	uxtb.w	sl, sl
 8007ef6:	f1ba 0f02 	cmp.w	sl, #2
 8007efa:	d1ec      	bne.n	8007ed6 <_scanf_float+0x2c6>
 8007efc:	3d03      	subs	r5, #3
 8007efe:	b2ed      	uxtb	r5, r5
 8007f00:	1b76      	subs	r6, r6, r5
 8007f02:	6823      	ldr	r3, [r4, #0]
 8007f04:	05da      	lsls	r2, r3, #23
 8007f06:	d52f      	bpl.n	8007f68 <_scanf_float+0x358>
 8007f08:	055b      	lsls	r3, r3, #21
 8007f0a:	d510      	bpl.n	8007f2e <_scanf_float+0x31e>
 8007f0c:	455e      	cmp	r6, fp
 8007f0e:	f67f aebf 	bls.w	8007c90 <_scanf_float+0x80>
 8007f12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007f1a:	463a      	mov	r2, r7
 8007f1c:	4640      	mov	r0, r8
 8007f1e:	4798      	blx	r3
 8007f20:	6923      	ldr	r3, [r4, #16]
 8007f22:	3b01      	subs	r3, #1
 8007f24:	6123      	str	r3, [r4, #16]
 8007f26:	e7f1      	b.n	8007f0c <_scanf_float+0x2fc>
 8007f28:	46aa      	mov	sl, r5
 8007f2a:	9602      	str	r6, [sp, #8]
 8007f2c:	e7df      	b.n	8007eee <_scanf_float+0x2de>
 8007f2e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007f32:	6923      	ldr	r3, [r4, #16]
 8007f34:	2965      	cmp	r1, #101	; 0x65
 8007f36:	f103 33ff 	add.w	r3, r3, #4294967295
 8007f3a:	f106 35ff 	add.w	r5, r6, #4294967295
 8007f3e:	6123      	str	r3, [r4, #16]
 8007f40:	d00c      	beq.n	8007f5c <_scanf_float+0x34c>
 8007f42:	2945      	cmp	r1, #69	; 0x45
 8007f44:	d00a      	beq.n	8007f5c <_scanf_float+0x34c>
 8007f46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f4a:	463a      	mov	r2, r7
 8007f4c:	4640      	mov	r0, r8
 8007f4e:	4798      	blx	r3
 8007f50:	6923      	ldr	r3, [r4, #16]
 8007f52:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007f56:	3b01      	subs	r3, #1
 8007f58:	1eb5      	subs	r5, r6, #2
 8007f5a:	6123      	str	r3, [r4, #16]
 8007f5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f60:	463a      	mov	r2, r7
 8007f62:	4640      	mov	r0, r8
 8007f64:	4798      	blx	r3
 8007f66:	462e      	mov	r6, r5
 8007f68:	6825      	ldr	r5, [r4, #0]
 8007f6a:	f015 0510 	ands.w	r5, r5, #16
 8007f6e:	d159      	bne.n	8008024 <_scanf_float+0x414>
 8007f70:	7035      	strb	r5, [r6, #0]
 8007f72:	6823      	ldr	r3, [r4, #0]
 8007f74:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007f78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f7c:	d11b      	bne.n	8007fb6 <_scanf_float+0x3a6>
 8007f7e:	9b01      	ldr	r3, [sp, #4]
 8007f80:	454b      	cmp	r3, r9
 8007f82:	eba3 0209 	sub.w	r2, r3, r9
 8007f86:	d123      	bne.n	8007fd0 <_scanf_float+0x3c0>
 8007f88:	2200      	movs	r2, #0
 8007f8a:	4659      	mov	r1, fp
 8007f8c:	4640      	mov	r0, r8
 8007f8e:	f000 ff69 	bl	8008e64 <_strtod_r>
 8007f92:	6822      	ldr	r2, [r4, #0]
 8007f94:	9b03      	ldr	r3, [sp, #12]
 8007f96:	f012 0f02 	tst.w	r2, #2
 8007f9a:	ec57 6b10 	vmov	r6, r7, d0
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	d021      	beq.n	8007fe6 <_scanf_float+0x3d6>
 8007fa2:	9903      	ldr	r1, [sp, #12]
 8007fa4:	1d1a      	adds	r2, r3, #4
 8007fa6:	600a      	str	r2, [r1, #0]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	e9c3 6700 	strd	r6, r7, [r3]
 8007fae:	68e3      	ldr	r3, [r4, #12]
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	60e3      	str	r3, [r4, #12]
 8007fb4:	e66d      	b.n	8007c92 <_scanf_float+0x82>
 8007fb6:	9b04      	ldr	r3, [sp, #16]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d0e5      	beq.n	8007f88 <_scanf_float+0x378>
 8007fbc:	9905      	ldr	r1, [sp, #20]
 8007fbe:	230a      	movs	r3, #10
 8007fc0:	462a      	mov	r2, r5
 8007fc2:	3101      	adds	r1, #1
 8007fc4:	4640      	mov	r0, r8
 8007fc6:	f000 ffd5 	bl	8008f74 <_strtol_r>
 8007fca:	9b04      	ldr	r3, [sp, #16]
 8007fcc:	9e05      	ldr	r6, [sp, #20]
 8007fce:	1ac2      	subs	r2, r0, r3
 8007fd0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007fd4:	429e      	cmp	r6, r3
 8007fd6:	bf28      	it	cs
 8007fd8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007fdc:	4912      	ldr	r1, [pc, #72]	; (8008028 <_scanf_float+0x418>)
 8007fde:	4630      	mov	r0, r6
 8007fe0:	f000 f8ba 	bl	8008158 <siprintf>
 8007fe4:	e7d0      	b.n	8007f88 <_scanf_float+0x378>
 8007fe6:	9903      	ldr	r1, [sp, #12]
 8007fe8:	f012 0f04 	tst.w	r2, #4
 8007fec:	f103 0204 	add.w	r2, r3, #4
 8007ff0:	600a      	str	r2, [r1, #0]
 8007ff2:	d1d9      	bne.n	8007fa8 <_scanf_float+0x398>
 8007ff4:	f8d3 8000 	ldr.w	r8, [r3]
 8007ff8:	ee10 2a10 	vmov	r2, s0
 8007ffc:	ee10 0a10 	vmov	r0, s0
 8008000:	463b      	mov	r3, r7
 8008002:	4639      	mov	r1, r7
 8008004:	f7f8 fd92 	bl	8000b2c <__aeabi_dcmpun>
 8008008:	b128      	cbz	r0, 8008016 <_scanf_float+0x406>
 800800a:	4808      	ldr	r0, [pc, #32]	; (800802c <_scanf_float+0x41c>)
 800800c:	f000 f89e 	bl	800814c <nanf>
 8008010:	ed88 0a00 	vstr	s0, [r8]
 8008014:	e7cb      	b.n	8007fae <_scanf_float+0x39e>
 8008016:	4630      	mov	r0, r6
 8008018:	4639      	mov	r1, r7
 800801a:	f7f8 fde5 	bl	8000be8 <__aeabi_d2f>
 800801e:	f8c8 0000 	str.w	r0, [r8]
 8008022:	e7c4      	b.n	8007fae <_scanf_float+0x39e>
 8008024:	2500      	movs	r5, #0
 8008026:	e634      	b.n	8007c92 <_scanf_float+0x82>
 8008028:	0800bedc 	.word	0x0800bedc
 800802c:	0800c350 	.word	0x0800c350

08008030 <iprintf>:
 8008030:	b40f      	push	{r0, r1, r2, r3}
 8008032:	4b0a      	ldr	r3, [pc, #40]	; (800805c <iprintf+0x2c>)
 8008034:	b513      	push	{r0, r1, r4, lr}
 8008036:	681c      	ldr	r4, [r3, #0]
 8008038:	b124      	cbz	r4, 8008044 <iprintf+0x14>
 800803a:	69a3      	ldr	r3, [r4, #24]
 800803c:	b913      	cbnz	r3, 8008044 <iprintf+0x14>
 800803e:	4620      	mov	r0, r4
 8008040:	f002 f812 	bl	800a068 <__sinit>
 8008044:	ab05      	add	r3, sp, #20
 8008046:	9a04      	ldr	r2, [sp, #16]
 8008048:	68a1      	ldr	r1, [r4, #8]
 800804a:	9301      	str	r3, [sp, #4]
 800804c:	4620      	mov	r0, r4
 800804e:	f003 fbef 	bl	800b830 <_vfiprintf_r>
 8008052:	b002      	add	sp, #8
 8008054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008058:	b004      	add	sp, #16
 800805a:	4770      	bx	lr
 800805c:	2000000c 	.word	0x2000000c

08008060 <_puts_r>:
 8008060:	b570      	push	{r4, r5, r6, lr}
 8008062:	460e      	mov	r6, r1
 8008064:	4605      	mov	r5, r0
 8008066:	b118      	cbz	r0, 8008070 <_puts_r+0x10>
 8008068:	6983      	ldr	r3, [r0, #24]
 800806a:	b90b      	cbnz	r3, 8008070 <_puts_r+0x10>
 800806c:	f001 fffc 	bl	800a068 <__sinit>
 8008070:	69ab      	ldr	r3, [r5, #24]
 8008072:	68ac      	ldr	r4, [r5, #8]
 8008074:	b913      	cbnz	r3, 800807c <_puts_r+0x1c>
 8008076:	4628      	mov	r0, r5
 8008078:	f001 fff6 	bl	800a068 <__sinit>
 800807c:	4b2c      	ldr	r3, [pc, #176]	; (8008130 <_puts_r+0xd0>)
 800807e:	429c      	cmp	r4, r3
 8008080:	d120      	bne.n	80080c4 <_puts_r+0x64>
 8008082:	686c      	ldr	r4, [r5, #4]
 8008084:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008086:	07db      	lsls	r3, r3, #31
 8008088:	d405      	bmi.n	8008096 <_puts_r+0x36>
 800808a:	89a3      	ldrh	r3, [r4, #12]
 800808c:	0598      	lsls	r0, r3, #22
 800808e:	d402      	bmi.n	8008096 <_puts_r+0x36>
 8008090:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008092:	f002 fbfa 	bl	800a88a <__retarget_lock_acquire_recursive>
 8008096:	89a3      	ldrh	r3, [r4, #12]
 8008098:	0719      	lsls	r1, r3, #28
 800809a:	d51d      	bpl.n	80080d8 <_puts_r+0x78>
 800809c:	6923      	ldr	r3, [r4, #16]
 800809e:	b1db      	cbz	r3, 80080d8 <_puts_r+0x78>
 80080a0:	3e01      	subs	r6, #1
 80080a2:	68a3      	ldr	r3, [r4, #8]
 80080a4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80080a8:	3b01      	subs	r3, #1
 80080aa:	60a3      	str	r3, [r4, #8]
 80080ac:	bb39      	cbnz	r1, 80080fe <_puts_r+0x9e>
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	da38      	bge.n	8008124 <_puts_r+0xc4>
 80080b2:	4622      	mov	r2, r4
 80080b4:	210a      	movs	r1, #10
 80080b6:	4628      	mov	r0, r5
 80080b8:	f000 ff5e 	bl	8008f78 <__swbuf_r>
 80080bc:	3001      	adds	r0, #1
 80080be:	d011      	beq.n	80080e4 <_puts_r+0x84>
 80080c0:	250a      	movs	r5, #10
 80080c2:	e011      	b.n	80080e8 <_puts_r+0x88>
 80080c4:	4b1b      	ldr	r3, [pc, #108]	; (8008134 <_puts_r+0xd4>)
 80080c6:	429c      	cmp	r4, r3
 80080c8:	d101      	bne.n	80080ce <_puts_r+0x6e>
 80080ca:	68ac      	ldr	r4, [r5, #8]
 80080cc:	e7da      	b.n	8008084 <_puts_r+0x24>
 80080ce:	4b1a      	ldr	r3, [pc, #104]	; (8008138 <_puts_r+0xd8>)
 80080d0:	429c      	cmp	r4, r3
 80080d2:	bf08      	it	eq
 80080d4:	68ec      	ldreq	r4, [r5, #12]
 80080d6:	e7d5      	b.n	8008084 <_puts_r+0x24>
 80080d8:	4621      	mov	r1, r4
 80080da:	4628      	mov	r0, r5
 80080dc:	f000 ffb0 	bl	8009040 <__swsetup_r>
 80080e0:	2800      	cmp	r0, #0
 80080e2:	d0dd      	beq.n	80080a0 <_puts_r+0x40>
 80080e4:	f04f 35ff 	mov.w	r5, #4294967295
 80080e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80080ea:	07da      	lsls	r2, r3, #31
 80080ec:	d405      	bmi.n	80080fa <_puts_r+0x9a>
 80080ee:	89a3      	ldrh	r3, [r4, #12]
 80080f0:	059b      	lsls	r3, r3, #22
 80080f2:	d402      	bmi.n	80080fa <_puts_r+0x9a>
 80080f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080f6:	f002 fbc9 	bl	800a88c <__retarget_lock_release_recursive>
 80080fa:	4628      	mov	r0, r5
 80080fc:	bd70      	pop	{r4, r5, r6, pc}
 80080fe:	2b00      	cmp	r3, #0
 8008100:	da04      	bge.n	800810c <_puts_r+0xac>
 8008102:	69a2      	ldr	r2, [r4, #24]
 8008104:	429a      	cmp	r2, r3
 8008106:	dc06      	bgt.n	8008116 <_puts_r+0xb6>
 8008108:	290a      	cmp	r1, #10
 800810a:	d004      	beq.n	8008116 <_puts_r+0xb6>
 800810c:	6823      	ldr	r3, [r4, #0]
 800810e:	1c5a      	adds	r2, r3, #1
 8008110:	6022      	str	r2, [r4, #0]
 8008112:	7019      	strb	r1, [r3, #0]
 8008114:	e7c5      	b.n	80080a2 <_puts_r+0x42>
 8008116:	4622      	mov	r2, r4
 8008118:	4628      	mov	r0, r5
 800811a:	f000 ff2d 	bl	8008f78 <__swbuf_r>
 800811e:	3001      	adds	r0, #1
 8008120:	d1bf      	bne.n	80080a2 <_puts_r+0x42>
 8008122:	e7df      	b.n	80080e4 <_puts_r+0x84>
 8008124:	6823      	ldr	r3, [r4, #0]
 8008126:	250a      	movs	r5, #10
 8008128:	1c5a      	adds	r2, r3, #1
 800812a:	6022      	str	r2, [r4, #0]
 800812c:	701d      	strb	r5, [r3, #0]
 800812e:	e7db      	b.n	80080e8 <_puts_r+0x88>
 8008130:	0800c0ec 	.word	0x0800c0ec
 8008134:	0800c10c 	.word	0x0800c10c
 8008138:	0800c0cc 	.word	0x0800c0cc

0800813c <puts>:
 800813c:	4b02      	ldr	r3, [pc, #8]	; (8008148 <puts+0xc>)
 800813e:	4601      	mov	r1, r0
 8008140:	6818      	ldr	r0, [r3, #0]
 8008142:	f7ff bf8d 	b.w	8008060 <_puts_r>
 8008146:	bf00      	nop
 8008148:	2000000c 	.word	0x2000000c

0800814c <nanf>:
 800814c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008154 <nanf+0x8>
 8008150:	4770      	bx	lr
 8008152:	bf00      	nop
 8008154:	7fc00000 	.word	0x7fc00000

08008158 <siprintf>:
 8008158:	b40e      	push	{r1, r2, r3}
 800815a:	b500      	push	{lr}
 800815c:	b09c      	sub	sp, #112	; 0x70
 800815e:	ab1d      	add	r3, sp, #116	; 0x74
 8008160:	9002      	str	r0, [sp, #8]
 8008162:	9006      	str	r0, [sp, #24]
 8008164:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008168:	4809      	ldr	r0, [pc, #36]	; (8008190 <siprintf+0x38>)
 800816a:	9107      	str	r1, [sp, #28]
 800816c:	9104      	str	r1, [sp, #16]
 800816e:	4909      	ldr	r1, [pc, #36]	; (8008194 <siprintf+0x3c>)
 8008170:	f853 2b04 	ldr.w	r2, [r3], #4
 8008174:	9105      	str	r1, [sp, #20]
 8008176:	6800      	ldr	r0, [r0, #0]
 8008178:	9301      	str	r3, [sp, #4]
 800817a:	a902      	add	r1, sp, #8
 800817c:	f003 fa2e 	bl	800b5dc <_svfiprintf_r>
 8008180:	9b02      	ldr	r3, [sp, #8]
 8008182:	2200      	movs	r2, #0
 8008184:	701a      	strb	r2, [r3, #0]
 8008186:	b01c      	add	sp, #112	; 0x70
 8008188:	f85d eb04 	ldr.w	lr, [sp], #4
 800818c:	b003      	add	sp, #12
 800818e:	4770      	bx	lr
 8008190:	2000000c 	.word	0x2000000c
 8008194:	ffff0208 	.word	0xffff0208

08008198 <__sread>:
 8008198:	b510      	push	{r4, lr}
 800819a:	460c      	mov	r4, r1
 800819c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081a0:	f003 fc76 	bl	800ba90 <_read_r>
 80081a4:	2800      	cmp	r0, #0
 80081a6:	bfab      	itete	ge
 80081a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80081aa:	89a3      	ldrhlt	r3, [r4, #12]
 80081ac:	181b      	addge	r3, r3, r0
 80081ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80081b2:	bfac      	ite	ge
 80081b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80081b6:	81a3      	strhlt	r3, [r4, #12]
 80081b8:	bd10      	pop	{r4, pc}

080081ba <__swrite>:
 80081ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081be:	461f      	mov	r7, r3
 80081c0:	898b      	ldrh	r3, [r1, #12]
 80081c2:	05db      	lsls	r3, r3, #23
 80081c4:	4605      	mov	r5, r0
 80081c6:	460c      	mov	r4, r1
 80081c8:	4616      	mov	r6, r2
 80081ca:	d505      	bpl.n	80081d8 <__swrite+0x1e>
 80081cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081d0:	2302      	movs	r3, #2
 80081d2:	2200      	movs	r2, #0
 80081d4:	f002 fb5c 	bl	800a890 <_lseek_r>
 80081d8:	89a3      	ldrh	r3, [r4, #12]
 80081da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80081e2:	81a3      	strh	r3, [r4, #12]
 80081e4:	4632      	mov	r2, r6
 80081e6:	463b      	mov	r3, r7
 80081e8:	4628      	mov	r0, r5
 80081ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081ee:	f000 bf15 	b.w	800901c <_write_r>

080081f2 <__sseek>:
 80081f2:	b510      	push	{r4, lr}
 80081f4:	460c      	mov	r4, r1
 80081f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081fa:	f002 fb49 	bl	800a890 <_lseek_r>
 80081fe:	1c43      	adds	r3, r0, #1
 8008200:	89a3      	ldrh	r3, [r4, #12]
 8008202:	bf15      	itete	ne
 8008204:	6560      	strne	r0, [r4, #84]	; 0x54
 8008206:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800820a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800820e:	81a3      	strheq	r3, [r4, #12]
 8008210:	bf18      	it	ne
 8008212:	81a3      	strhne	r3, [r4, #12]
 8008214:	bd10      	pop	{r4, pc}

08008216 <__sclose>:
 8008216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800821a:	f000 bf7f 	b.w	800911c <_close_r>

0800821e <sulp>:
 800821e:	b570      	push	{r4, r5, r6, lr}
 8008220:	4604      	mov	r4, r0
 8008222:	460d      	mov	r5, r1
 8008224:	ec45 4b10 	vmov	d0, r4, r5
 8008228:	4616      	mov	r6, r2
 800822a:	f002 ff35 	bl	800b098 <__ulp>
 800822e:	ec51 0b10 	vmov	r0, r1, d0
 8008232:	b17e      	cbz	r6, 8008254 <sulp+0x36>
 8008234:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008238:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800823c:	2b00      	cmp	r3, #0
 800823e:	dd09      	ble.n	8008254 <sulp+0x36>
 8008240:	051b      	lsls	r3, r3, #20
 8008242:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008246:	2400      	movs	r4, #0
 8008248:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800824c:	4622      	mov	r2, r4
 800824e:	462b      	mov	r3, r5
 8008250:	f7f8 f9d2 	bl	80005f8 <__aeabi_dmul>
 8008254:	bd70      	pop	{r4, r5, r6, pc}
	...

08008258 <_strtod_l>:
 8008258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800825c:	ed2d 8b02 	vpush	{d8}
 8008260:	b09d      	sub	sp, #116	; 0x74
 8008262:	461f      	mov	r7, r3
 8008264:	2300      	movs	r3, #0
 8008266:	9318      	str	r3, [sp, #96]	; 0x60
 8008268:	4ba2      	ldr	r3, [pc, #648]	; (80084f4 <_strtod_l+0x29c>)
 800826a:	9213      	str	r2, [sp, #76]	; 0x4c
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	9305      	str	r3, [sp, #20]
 8008270:	4604      	mov	r4, r0
 8008272:	4618      	mov	r0, r3
 8008274:	4688      	mov	r8, r1
 8008276:	f7f7 ffab 	bl	80001d0 <strlen>
 800827a:	f04f 0a00 	mov.w	sl, #0
 800827e:	4605      	mov	r5, r0
 8008280:	f04f 0b00 	mov.w	fp, #0
 8008284:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008288:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800828a:	781a      	ldrb	r2, [r3, #0]
 800828c:	2a2b      	cmp	r2, #43	; 0x2b
 800828e:	d04e      	beq.n	800832e <_strtod_l+0xd6>
 8008290:	d83b      	bhi.n	800830a <_strtod_l+0xb2>
 8008292:	2a0d      	cmp	r2, #13
 8008294:	d834      	bhi.n	8008300 <_strtod_l+0xa8>
 8008296:	2a08      	cmp	r2, #8
 8008298:	d834      	bhi.n	8008304 <_strtod_l+0xac>
 800829a:	2a00      	cmp	r2, #0
 800829c:	d03e      	beq.n	800831c <_strtod_l+0xc4>
 800829e:	2300      	movs	r3, #0
 80082a0:	930a      	str	r3, [sp, #40]	; 0x28
 80082a2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80082a4:	7833      	ldrb	r3, [r6, #0]
 80082a6:	2b30      	cmp	r3, #48	; 0x30
 80082a8:	f040 80b0 	bne.w	800840c <_strtod_l+0x1b4>
 80082ac:	7873      	ldrb	r3, [r6, #1]
 80082ae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80082b2:	2b58      	cmp	r3, #88	; 0x58
 80082b4:	d168      	bne.n	8008388 <_strtod_l+0x130>
 80082b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082b8:	9301      	str	r3, [sp, #4]
 80082ba:	ab18      	add	r3, sp, #96	; 0x60
 80082bc:	9702      	str	r7, [sp, #8]
 80082be:	9300      	str	r3, [sp, #0]
 80082c0:	4a8d      	ldr	r2, [pc, #564]	; (80084f8 <_strtod_l+0x2a0>)
 80082c2:	ab19      	add	r3, sp, #100	; 0x64
 80082c4:	a917      	add	r1, sp, #92	; 0x5c
 80082c6:	4620      	mov	r0, r4
 80082c8:	f001 ffd2 	bl	800a270 <__gethex>
 80082cc:	f010 0707 	ands.w	r7, r0, #7
 80082d0:	4605      	mov	r5, r0
 80082d2:	d005      	beq.n	80082e0 <_strtod_l+0x88>
 80082d4:	2f06      	cmp	r7, #6
 80082d6:	d12c      	bne.n	8008332 <_strtod_l+0xda>
 80082d8:	3601      	adds	r6, #1
 80082da:	2300      	movs	r3, #0
 80082dc:	9617      	str	r6, [sp, #92]	; 0x5c
 80082de:	930a      	str	r3, [sp, #40]	; 0x28
 80082e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	f040 8590 	bne.w	8008e08 <_strtod_l+0xbb0>
 80082e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082ea:	b1eb      	cbz	r3, 8008328 <_strtod_l+0xd0>
 80082ec:	4652      	mov	r2, sl
 80082ee:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80082f2:	ec43 2b10 	vmov	d0, r2, r3
 80082f6:	b01d      	add	sp, #116	; 0x74
 80082f8:	ecbd 8b02 	vpop	{d8}
 80082fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008300:	2a20      	cmp	r2, #32
 8008302:	d1cc      	bne.n	800829e <_strtod_l+0x46>
 8008304:	3301      	adds	r3, #1
 8008306:	9317      	str	r3, [sp, #92]	; 0x5c
 8008308:	e7be      	b.n	8008288 <_strtod_l+0x30>
 800830a:	2a2d      	cmp	r2, #45	; 0x2d
 800830c:	d1c7      	bne.n	800829e <_strtod_l+0x46>
 800830e:	2201      	movs	r2, #1
 8008310:	920a      	str	r2, [sp, #40]	; 0x28
 8008312:	1c5a      	adds	r2, r3, #1
 8008314:	9217      	str	r2, [sp, #92]	; 0x5c
 8008316:	785b      	ldrb	r3, [r3, #1]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d1c2      	bne.n	80082a2 <_strtod_l+0x4a>
 800831c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800831e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008322:	2b00      	cmp	r3, #0
 8008324:	f040 856e 	bne.w	8008e04 <_strtod_l+0xbac>
 8008328:	4652      	mov	r2, sl
 800832a:	465b      	mov	r3, fp
 800832c:	e7e1      	b.n	80082f2 <_strtod_l+0x9a>
 800832e:	2200      	movs	r2, #0
 8008330:	e7ee      	b.n	8008310 <_strtod_l+0xb8>
 8008332:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008334:	b13a      	cbz	r2, 8008346 <_strtod_l+0xee>
 8008336:	2135      	movs	r1, #53	; 0x35
 8008338:	a81a      	add	r0, sp, #104	; 0x68
 800833a:	f002 ffb8 	bl	800b2ae <__copybits>
 800833e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008340:	4620      	mov	r0, r4
 8008342:	f002 fb77 	bl	800aa34 <_Bfree>
 8008346:	3f01      	subs	r7, #1
 8008348:	2f04      	cmp	r7, #4
 800834a:	d806      	bhi.n	800835a <_strtod_l+0x102>
 800834c:	e8df f007 	tbb	[pc, r7]
 8008350:	1714030a 	.word	0x1714030a
 8008354:	0a          	.byte	0x0a
 8008355:	00          	.byte	0x00
 8008356:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800835a:	0728      	lsls	r0, r5, #28
 800835c:	d5c0      	bpl.n	80082e0 <_strtod_l+0x88>
 800835e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008362:	e7bd      	b.n	80082e0 <_strtod_l+0x88>
 8008364:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008368:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800836a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800836e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008372:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008376:	e7f0      	b.n	800835a <_strtod_l+0x102>
 8008378:	f8df b180 	ldr.w	fp, [pc, #384]	; 80084fc <_strtod_l+0x2a4>
 800837c:	e7ed      	b.n	800835a <_strtod_l+0x102>
 800837e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008382:	f04f 3aff 	mov.w	sl, #4294967295
 8008386:	e7e8      	b.n	800835a <_strtod_l+0x102>
 8008388:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800838a:	1c5a      	adds	r2, r3, #1
 800838c:	9217      	str	r2, [sp, #92]	; 0x5c
 800838e:	785b      	ldrb	r3, [r3, #1]
 8008390:	2b30      	cmp	r3, #48	; 0x30
 8008392:	d0f9      	beq.n	8008388 <_strtod_l+0x130>
 8008394:	2b00      	cmp	r3, #0
 8008396:	d0a3      	beq.n	80082e0 <_strtod_l+0x88>
 8008398:	2301      	movs	r3, #1
 800839a:	f04f 0900 	mov.w	r9, #0
 800839e:	9304      	str	r3, [sp, #16]
 80083a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80083a2:	9308      	str	r3, [sp, #32]
 80083a4:	f8cd 901c 	str.w	r9, [sp, #28]
 80083a8:	464f      	mov	r7, r9
 80083aa:	220a      	movs	r2, #10
 80083ac:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80083ae:	7806      	ldrb	r6, [r0, #0]
 80083b0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80083b4:	b2d9      	uxtb	r1, r3
 80083b6:	2909      	cmp	r1, #9
 80083b8:	d92a      	bls.n	8008410 <_strtod_l+0x1b8>
 80083ba:	9905      	ldr	r1, [sp, #20]
 80083bc:	462a      	mov	r2, r5
 80083be:	f003 fb93 	bl	800bae8 <strncmp>
 80083c2:	b398      	cbz	r0, 800842c <_strtod_l+0x1d4>
 80083c4:	2000      	movs	r0, #0
 80083c6:	4632      	mov	r2, r6
 80083c8:	463d      	mov	r5, r7
 80083ca:	9005      	str	r0, [sp, #20]
 80083cc:	4603      	mov	r3, r0
 80083ce:	2a65      	cmp	r2, #101	; 0x65
 80083d0:	d001      	beq.n	80083d6 <_strtod_l+0x17e>
 80083d2:	2a45      	cmp	r2, #69	; 0x45
 80083d4:	d118      	bne.n	8008408 <_strtod_l+0x1b0>
 80083d6:	b91d      	cbnz	r5, 80083e0 <_strtod_l+0x188>
 80083d8:	9a04      	ldr	r2, [sp, #16]
 80083da:	4302      	orrs	r2, r0
 80083dc:	d09e      	beq.n	800831c <_strtod_l+0xc4>
 80083de:	2500      	movs	r5, #0
 80083e0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80083e4:	f108 0201 	add.w	r2, r8, #1
 80083e8:	9217      	str	r2, [sp, #92]	; 0x5c
 80083ea:	f898 2001 	ldrb.w	r2, [r8, #1]
 80083ee:	2a2b      	cmp	r2, #43	; 0x2b
 80083f0:	d075      	beq.n	80084de <_strtod_l+0x286>
 80083f2:	2a2d      	cmp	r2, #45	; 0x2d
 80083f4:	d07b      	beq.n	80084ee <_strtod_l+0x296>
 80083f6:	f04f 0c00 	mov.w	ip, #0
 80083fa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80083fe:	2909      	cmp	r1, #9
 8008400:	f240 8082 	bls.w	8008508 <_strtod_l+0x2b0>
 8008404:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008408:	2600      	movs	r6, #0
 800840a:	e09d      	b.n	8008548 <_strtod_l+0x2f0>
 800840c:	2300      	movs	r3, #0
 800840e:	e7c4      	b.n	800839a <_strtod_l+0x142>
 8008410:	2f08      	cmp	r7, #8
 8008412:	bfd8      	it	le
 8008414:	9907      	ldrle	r1, [sp, #28]
 8008416:	f100 0001 	add.w	r0, r0, #1
 800841a:	bfda      	itte	le
 800841c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008420:	9307      	strle	r3, [sp, #28]
 8008422:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008426:	3701      	adds	r7, #1
 8008428:	9017      	str	r0, [sp, #92]	; 0x5c
 800842a:	e7bf      	b.n	80083ac <_strtod_l+0x154>
 800842c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800842e:	195a      	adds	r2, r3, r5
 8008430:	9217      	str	r2, [sp, #92]	; 0x5c
 8008432:	5d5a      	ldrb	r2, [r3, r5]
 8008434:	2f00      	cmp	r7, #0
 8008436:	d037      	beq.n	80084a8 <_strtod_l+0x250>
 8008438:	9005      	str	r0, [sp, #20]
 800843a:	463d      	mov	r5, r7
 800843c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008440:	2b09      	cmp	r3, #9
 8008442:	d912      	bls.n	800846a <_strtod_l+0x212>
 8008444:	2301      	movs	r3, #1
 8008446:	e7c2      	b.n	80083ce <_strtod_l+0x176>
 8008448:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800844a:	1c5a      	adds	r2, r3, #1
 800844c:	9217      	str	r2, [sp, #92]	; 0x5c
 800844e:	785a      	ldrb	r2, [r3, #1]
 8008450:	3001      	adds	r0, #1
 8008452:	2a30      	cmp	r2, #48	; 0x30
 8008454:	d0f8      	beq.n	8008448 <_strtod_l+0x1f0>
 8008456:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800845a:	2b08      	cmp	r3, #8
 800845c:	f200 84d9 	bhi.w	8008e12 <_strtod_l+0xbba>
 8008460:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008462:	9005      	str	r0, [sp, #20]
 8008464:	2000      	movs	r0, #0
 8008466:	9308      	str	r3, [sp, #32]
 8008468:	4605      	mov	r5, r0
 800846a:	3a30      	subs	r2, #48	; 0x30
 800846c:	f100 0301 	add.w	r3, r0, #1
 8008470:	d014      	beq.n	800849c <_strtod_l+0x244>
 8008472:	9905      	ldr	r1, [sp, #20]
 8008474:	4419      	add	r1, r3
 8008476:	9105      	str	r1, [sp, #20]
 8008478:	462b      	mov	r3, r5
 800847a:	eb00 0e05 	add.w	lr, r0, r5
 800847e:	210a      	movs	r1, #10
 8008480:	4573      	cmp	r3, lr
 8008482:	d113      	bne.n	80084ac <_strtod_l+0x254>
 8008484:	182b      	adds	r3, r5, r0
 8008486:	2b08      	cmp	r3, #8
 8008488:	f105 0501 	add.w	r5, r5, #1
 800848c:	4405      	add	r5, r0
 800848e:	dc1c      	bgt.n	80084ca <_strtod_l+0x272>
 8008490:	9907      	ldr	r1, [sp, #28]
 8008492:	230a      	movs	r3, #10
 8008494:	fb03 2301 	mla	r3, r3, r1, r2
 8008498:	9307      	str	r3, [sp, #28]
 800849a:	2300      	movs	r3, #0
 800849c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800849e:	1c51      	adds	r1, r2, #1
 80084a0:	9117      	str	r1, [sp, #92]	; 0x5c
 80084a2:	7852      	ldrb	r2, [r2, #1]
 80084a4:	4618      	mov	r0, r3
 80084a6:	e7c9      	b.n	800843c <_strtod_l+0x1e4>
 80084a8:	4638      	mov	r0, r7
 80084aa:	e7d2      	b.n	8008452 <_strtod_l+0x1fa>
 80084ac:	2b08      	cmp	r3, #8
 80084ae:	dc04      	bgt.n	80084ba <_strtod_l+0x262>
 80084b0:	9e07      	ldr	r6, [sp, #28]
 80084b2:	434e      	muls	r6, r1
 80084b4:	9607      	str	r6, [sp, #28]
 80084b6:	3301      	adds	r3, #1
 80084b8:	e7e2      	b.n	8008480 <_strtod_l+0x228>
 80084ba:	f103 0c01 	add.w	ip, r3, #1
 80084be:	f1bc 0f10 	cmp.w	ip, #16
 80084c2:	bfd8      	it	le
 80084c4:	fb01 f909 	mulle.w	r9, r1, r9
 80084c8:	e7f5      	b.n	80084b6 <_strtod_l+0x25e>
 80084ca:	2d10      	cmp	r5, #16
 80084cc:	bfdc      	itt	le
 80084ce:	230a      	movle	r3, #10
 80084d0:	fb03 2909 	mlale	r9, r3, r9, r2
 80084d4:	e7e1      	b.n	800849a <_strtod_l+0x242>
 80084d6:	2300      	movs	r3, #0
 80084d8:	9305      	str	r3, [sp, #20]
 80084da:	2301      	movs	r3, #1
 80084dc:	e77c      	b.n	80083d8 <_strtod_l+0x180>
 80084de:	f04f 0c00 	mov.w	ip, #0
 80084e2:	f108 0202 	add.w	r2, r8, #2
 80084e6:	9217      	str	r2, [sp, #92]	; 0x5c
 80084e8:	f898 2002 	ldrb.w	r2, [r8, #2]
 80084ec:	e785      	b.n	80083fa <_strtod_l+0x1a2>
 80084ee:	f04f 0c01 	mov.w	ip, #1
 80084f2:	e7f6      	b.n	80084e2 <_strtod_l+0x28a>
 80084f4:	0800c194 	.word	0x0800c194
 80084f8:	0800bee4 	.word	0x0800bee4
 80084fc:	7ff00000 	.word	0x7ff00000
 8008500:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008502:	1c51      	adds	r1, r2, #1
 8008504:	9117      	str	r1, [sp, #92]	; 0x5c
 8008506:	7852      	ldrb	r2, [r2, #1]
 8008508:	2a30      	cmp	r2, #48	; 0x30
 800850a:	d0f9      	beq.n	8008500 <_strtod_l+0x2a8>
 800850c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008510:	2908      	cmp	r1, #8
 8008512:	f63f af79 	bhi.w	8008408 <_strtod_l+0x1b0>
 8008516:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800851a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800851c:	9206      	str	r2, [sp, #24]
 800851e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008520:	1c51      	adds	r1, r2, #1
 8008522:	9117      	str	r1, [sp, #92]	; 0x5c
 8008524:	7852      	ldrb	r2, [r2, #1]
 8008526:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800852a:	2e09      	cmp	r6, #9
 800852c:	d937      	bls.n	800859e <_strtod_l+0x346>
 800852e:	9e06      	ldr	r6, [sp, #24]
 8008530:	1b89      	subs	r1, r1, r6
 8008532:	2908      	cmp	r1, #8
 8008534:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008538:	dc02      	bgt.n	8008540 <_strtod_l+0x2e8>
 800853a:	4576      	cmp	r6, lr
 800853c:	bfa8      	it	ge
 800853e:	4676      	movge	r6, lr
 8008540:	f1bc 0f00 	cmp.w	ip, #0
 8008544:	d000      	beq.n	8008548 <_strtod_l+0x2f0>
 8008546:	4276      	negs	r6, r6
 8008548:	2d00      	cmp	r5, #0
 800854a:	d14d      	bne.n	80085e8 <_strtod_l+0x390>
 800854c:	9904      	ldr	r1, [sp, #16]
 800854e:	4301      	orrs	r1, r0
 8008550:	f47f aec6 	bne.w	80082e0 <_strtod_l+0x88>
 8008554:	2b00      	cmp	r3, #0
 8008556:	f47f aee1 	bne.w	800831c <_strtod_l+0xc4>
 800855a:	2a69      	cmp	r2, #105	; 0x69
 800855c:	d027      	beq.n	80085ae <_strtod_l+0x356>
 800855e:	dc24      	bgt.n	80085aa <_strtod_l+0x352>
 8008560:	2a49      	cmp	r2, #73	; 0x49
 8008562:	d024      	beq.n	80085ae <_strtod_l+0x356>
 8008564:	2a4e      	cmp	r2, #78	; 0x4e
 8008566:	f47f aed9 	bne.w	800831c <_strtod_l+0xc4>
 800856a:	499f      	ldr	r1, [pc, #636]	; (80087e8 <_strtod_l+0x590>)
 800856c:	a817      	add	r0, sp, #92	; 0x5c
 800856e:	f002 f8d7 	bl	800a720 <__match>
 8008572:	2800      	cmp	r0, #0
 8008574:	f43f aed2 	beq.w	800831c <_strtod_l+0xc4>
 8008578:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	2b28      	cmp	r3, #40	; 0x28
 800857e:	d12d      	bne.n	80085dc <_strtod_l+0x384>
 8008580:	499a      	ldr	r1, [pc, #616]	; (80087ec <_strtod_l+0x594>)
 8008582:	aa1a      	add	r2, sp, #104	; 0x68
 8008584:	a817      	add	r0, sp, #92	; 0x5c
 8008586:	f002 f8df 	bl	800a748 <__hexnan>
 800858a:	2805      	cmp	r0, #5
 800858c:	d126      	bne.n	80085dc <_strtod_l+0x384>
 800858e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008590:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8008594:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008598:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800859c:	e6a0      	b.n	80082e0 <_strtod_l+0x88>
 800859e:	210a      	movs	r1, #10
 80085a0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80085a4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80085a8:	e7b9      	b.n	800851e <_strtod_l+0x2c6>
 80085aa:	2a6e      	cmp	r2, #110	; 0x6e
 80085ac:	e7db      	b.n	8008566 <_strtod_l+0x30e>
 80085ae:	4990      	ldr	r1, [pc, #576]	; (80087f0 <_strtod_l+0x598>)
 80085b0:	a817      	add	r0, sp, #92	; 0x5c
 80085b2:	f002 f8b5 	bl	800a720 <__match>
 80085b6:	2800      	cmp	r0, #0
 80085b8:	f43f aeb0 	beq.w	800831c <_strtod_l+0xc4>
 80085bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80085be:	498d      	ldr	r1, [pc, #564]	; (80087f4 <_strtod_l+0x59c>)
 80085c0:	3b01      	subs	r3, #1
 80085c2:	a817      	add	r0, sp, #92	; 0x5c
 80085c4:	9317      	str	r3, [sp, #92]	; 0x5c
 80085c6:	f002 f8ab 	bl	800a720 <__match>
 80085ca:	b910      	cbnz	r0, 80085d2 <_strtod_l+0x37a>
 80085cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80085ce:	3301      	adds	r3, #1
 80085d0:	9317      	str	r3, [sp, #92]	; 0x5c
 80085d2:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008804 <_strtod_l+0x5ac>
 80085d6:	f04f 0a00 	mov.w	sl, #0
 80085da:	e681      	b.n	80082e0 <_strtod_l+0x88>
 80085dc:	4886      	ldr	r0, [pc, #536]	; (80087f8 <_strtod_l+0x5a0>)
 80085de:	f003 fa6b 	bl	800bab8 <nan>
 80085e2:	ec5b ab10 	vmov	sl, fp, d0
 80085e6:	e67b      	b.n	80082e0 <_strtod_l+0x88>
 80085e8:	9b05      	ldr	r3, [sp, #20]
 80085ea:	9807      	ldr	r0, [sp, #28]
 80085ec:	1af3      	subs	r3, r6, r3
 80085ee:	2f00      	cmp	r7, #0
 80085f0:	bf08      	it	eq
 80085f2:	462f      	moveq	r7, r5
 80085f4:	2d10      	cmp	r5, #16
 80085f6:	9306      	str	r3, [sp, #24]
 80085f8:	46a8      	mov	r8, r5
 80085fa:	bfa8      	it	ge
 80085fc:	f04f 0810 	movge.w	r8, #16
 8008600:	f7f7 ff80 	bl	8000504 <__aeabi_ui2d>
 8008604:	2d09      	cmp	r5, #9
 8008606:	4682      	mov	sl, r0
 8008608:	468b      	mov	fp, r1
 800860a:	dd13      	ble.n	8008634 <_strtod_l+0x3dc>
 800860c:	4b7b      	ldr	r3, [pc, #492]	; (80087fc <_strtod_l+0x5a4>)
 800860e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008612:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008616:	f7f7 ffef 	bl	80005f8 <__aeabi_dmul>
 800861a:	4682      	mov	sl, r0
 800861c:	4648      	mov	r0, r9
 800861e:	468b      	mov	fp, r1
 8008620:	f7f7 ff70 	bl	8000504 <__aeabi_ui2d>
 8008624:	4602      	mov	r2, r0
 8008626:	460b      	mov	r3, r1
 8008628:	4650      	mov	r0, sl
 800862a:	4659      	mov	r1, fp
 800862c:	f7f7 fe2e 	bl	800028c <__adddf3>
 8008630:	4682      	mov	sl, r0
 8008632:	468b      	mov	fp, r1
 8008634:	2d0f      	cmp	r5, #15
 8008636:	dc38      	bgt.n	80086aa <_strtod_l+0x452>
 8008638:	9b06      	ldr	r3, [sp, #24]
 800863a:	2b00      	cmp	r3, #0
 800863c:	f43f ae50 	beq.w	80082e0 <_strtod_l+0x88>
 8008640:	dd24      	ble.n	800868c <_strtod_l+0x434>
 8008642:	2b16      	cmp	r3, #22
 8008644:	dc0b      	bgt.n	800865e <_strtod_l+0x406>
 8008646:	496d      	ldr	r1, [pc, #436]	; (80087fc <_strtod_l+0x5a4>)
 8008648:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800864c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008650:	4652      	mov	r2, sl
 8008652:	465b      	mov	r3, fp
 8008654:	f7f7 ffd0 	bl	80005f8 <__aeabi_dmul>
 8008658:	4682      	mov	sl, r0
 800865a:	468b      	mov	fp, r1
 800865c:	e640      	b.n	80082e0 <_strtod_l+0x88>
 800865e:	9a06      	ldr	r2, [sp, #24]
 8008660:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008664:	4293      	cmp	r3, r2
 8008666:	db20      	blt.n	80086aa <_strtod_l+0x452>
 8008668:	4c64      	ldr	r4, [pc, #400]	; (80087fc <_strtod_l+0x5a4>)
 800866a:	f1c5 050f 	rsb	r5, r5, #15
 800866e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008672:	4652      	mov	r2, sl
 8008674:	465b      	mov	r3, fp
 8008676:	e9d1 0100 	ldrd	r0, r1, [r1]
 800867a:	f7f7 ffbd 	bl	80005f8 <__aeabi_dmul>
 800867e:	9b06      	ldr	r3, [sp, #24]
 8008680:	1b5d      	subs	r5, r3, r5
 8008682:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008686:	e9d4 2300 	ldrd	r2, r3, [r4]
 800868a:	e7e3      	b.n	8008654 <_strtod_l+0x3fc>
 800868c:	9b06      	ldr	r3, [sp, #24]
 800868e:	3316      	adds	r3, #22
 8008690:	db0b      	blt.n	80086aa <_strtod_l+0x452>
 8008692:	9b05      	ldr	r3, [sp, #20]
 8008694:	1b9e      	subs	r6, r3, r6
 8008696:	4b59      	ldr	r3, [pc, #356]	; (80087fc <_strtod_l+0x5a4>)
 8008698:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800869c:	e9d6 2300 	ldrd	r2, r3, [r6]
 80086a0:	4650      	mov	r0, sl
 80086a2:	4659      	mov	r1, fp
 80086a4:	f7f8 f8d2 	bl	800084c <__aeabi_ddiv>
 80086a8:	e7d6      	b.n	8008658 <_strtod_l+0x400>
 80086aa:	9b06      	ldr	r3, [sp, #24]
 80086ac:	eba5 0808 	sub.w	r8, r5, r8
 80086b0:	4498      	add	r8, r3
 80086b2:	f1b8 0f00 	cmp.w	r8, #0
 80086b6:	dd74      	ble.n	80087a2 <_strtod_l+0x54a>
 80086b8:	f018 030f 	ands.w	r3, r8, #15
 80086bc:	d00a      	beq.n	80086d4 <_strtod_l+0x47c>
 80086be:	494f      	ldr	r1, [pc, #316]	; (80087fc <_strtod_l+0x5a4>)
 80086c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80086c4:	4652      	mov	r2, sl
 80086c6:	465b      	mov	r3, fp
 80086c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086cc:	f7f7 ff94 	bl	80005f8 <__aeabi_dmul>
 80086d0:	4682      	mov	sl, r0
 80086d2:	468b      	mov	fp, r1
 80086d4:	f038 080f 	bics.w	r8, r8, #15
 80086d8:	d04f      	beq.n	800877a <_strtod_l+0x522>
 80086da:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80086de:	dd22      	ble.n	8008726 <_strtod_l+0x4ce>
 80086e0:	2500      	movs	r5, #0
 80086e2:	462e      	mov	r6, r5
 80086e4:	9507      	str	r5, [sp, #28]
 80086e6:	9505      	str	r5, [sp, #20]
 80086e8:	2322      	movs	r3, #34	; 0x22
 80086ea:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008804 <_strtod_l+0x5ac>
 80086ee:	6023      	str	r3, [r4, #0]
 80086f0:	f04f 0a00 	mov.w	sl, #0
 80086f4:	9b07      	ldr	r3, [sp, #28]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	f43f adf2 	beq.w	80082e0 <_strtod_l+0x88>
 80086fc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80086fe:	4620      	mov	r0, r4
 8008700:	f002 f998 	bl	800aa34 <_Bfree>
 8008704:	9905      	ldr	r1, [sp, #20]
 8008706:	4620      	mov	r0, r4
 8008708:	f002 f994 	bl	800aa34 <_Bfree>
 800870c:	4631      	mov	r1, r6
 800870e:	4620      	mov	r0, r4
 8008710:	f002 f990 	bl	800aa34 <_Bfree>
 8008714:	9907      	ldr	r1, [sp, #28]
 8008716:	4620      	mov	r0, r4
 8008718:	f002 f98c 	bl	800aa34 <_Bfree>
 800871c:	4629      	mov	r1, r5
 800871e:	4620      	mov	r0, r4
 8008720:	f002 f988 	bl	800aa34 <_Bfree>
 8008724:	e5dc      	b.n	80082e0 <_strtod_l+0x88>
 8008726:	4b36      	ldr	r3, [pc, #216]	; (8008800 <_strtod_l+0x5a8>)
 8008728:	9304      	str	r3, [sp, #16]
 800872a:	2300      	movs	r3, #0
 800872c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008730:	4650      	mov	r0, sl
 8008732:	4659      	mov	r1, fp
 8008734:	4699      	mov	r9, r3
 8008736:	f1b8 0f01 	cmp.w	r8, #1
 800873a:	dc21      	bgt.n	8008780 <_strtod_l+0x528>
 800873c:	b10b      	cbz	r3, 8008742 <_strtod_l+0x4ea>
 800873e:	4682      	mov	sl, r0
 8008740:	468b      	mov	fp, r1
 8008742:	4b2f      	ldr	r3, [pc, #188]	; (8008800 <_strtod_l+0x5a8>)
 8008744:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008748:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800874c:	4652      	mov	r2, sl
 800874e:	465b      	mov	r3, fp
 8008750:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008754:	f7f7 ff50 	bl	80005f8 <__aeabi_dmul>
 8008758:	4b2a      	ldr	r3, [pc, #168]	; (8008804 <_strtod_l+0x5ac>)
 800875a:	460a      	mov	r2, r1
 800875c:	400b      	ands	r3, r1
 800875e:	492a      	ldr	r1, [pc, #168]	; (8008808 <_strtod_l+0x5b0>)
 8008760:	428b      	cmp	r3, r1
 8008762:	4682      	mov	sl, r0
 8008764:	d8bc      	bhi.n	80086e0 <_strtod_l+0x488>
 8008766:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800876a:	428b      	cmp	r3, r1
 800876c:	bf86      	itte	hi
 800876e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800880c <_strtod_l+0x5b4>
 8008772:	f04f 3aff 	movhi.w	sl, #4294967295
 8008776:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800877a:	2300      	movs	r3, #0
 800877c:	9304      	str	r3, [sp, #16]
 800877e:	e084      	b.n	800888a <_strtod_l+0x632>
 8008780:	f018 0f01 	tst.w	r8, #1
 8008784:	d005      	beq.n	8008792 <_strtod_l+0x53a>
 8008786:	9b04      	ldr	r3, [sp, #16]
 8008788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800878c:	f7f7 ff34 	bl	80005f8 <__aeabi_dmul>
 8008790:	2301      	movs	r3, #1
 8008792:	9a04      	ldr	r2, [sp, #16]
 8008794:	3208      	adds	r2, #8
 8008796:	f109 0901 	add.w	r9, r9, #1
 800879a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800879e:	9204      	str	r2, [sp, #16]
 80087a0:	e7c9      	b.n	8008736 <_strtod_l+0x4de>
 80087a2:	d0ea      	beq.n	800877a <_strtod_l+0x522>
 80087a4:	f1c8 0800 	rsb	r8, r8, #0
 80087a8:	f018 020f 	ands.w	r2, r8, #15
 80087ac:	d00a      	beq.n	80087c4 <_strtod_l+0x56c>
 80087ae:	4b13      	ldr	r3, [pc, #76]	; (80087fc <_strtod_l+0x5a4>)
 80087b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087b4:	4650      	mov	r0, sl
 80087b6:	4659      	mov	r1, fp
 80087b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087bc:	f7f8 f846 	bl	800084c <__aeabi_ddiv>
 80087c0:	4682      	mov	sl, r0
 80087c2:	468b      	mov	fp, r1
 80087c4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80087c8:	d0d7      	beq.n	800877a <_strtod_l+0x522>
 80087ca:	f1b8 0f1f 	cmp.w	r8, #31
 80087ce:	dd1f      	ble.n	8008810 <_strtod_l+0x5b8>
 80087d0:	2500      	movs	r5, #0
 80087d2:	462e      	mov	r6, r5
 80087d4:	9507      	str	r5, [sp, #28]
 80087d6:	9505      	str	r5, [sp, #20]
 80087d8:	2322      	movs	r3, #34	; 0x22
 80087da:	f04f 0a00 	mov.w	sl, #0
 80087de:	f04f 0b00 	mov.w	fp, #0
 80087e2:	6023      	str	r3, [r4, #0]
 80087e4:	e786      	b.n	80086f4 <_strtod_l+0x49c>
 80087e6:	bf00      	nop
 80087e8:	0800beb5 	.word	0x0800beb5
 80087ec:	0800bef8 	.word	0x0800bef8
 80087f0:	0800bead 	.word	0x0800bead
 80087f4:	0800c03c 	.word	0x0800c03c
 80087f8:	0800c350 	.word	0x0800c350
 80087fc:	0800c230 	.word	0x0800c230
 8008800:	0800c208 	.word	0x0800c208
 8008804:	7ff00000 	.word	0x7ff00000
 8008808:	7ca00000 	.word	0x7ca00000
 800880c:	7fefffff 	.word	0x7fefffff
 8008810:	f018 0310 	ands.w	r3, r8, #16
 8008814:	bf18      	it	ne
 8008816:	236a      	movne	r3, #106	; 0x6a
 8008818:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008bc8 <_strtod_l+0x970>
 800881c:	9304      	str	r3, [sp, #16]
 800881e:	4650      	mov	r0, sl
 8008820:	4659      	mov	r1, fp
 8008822:	2300      	movs	r3, #0
 8008824:	f018 0f01 	tst.w	r8, #1
 8008828:	d004      	beq.n	8008834 <_strtod_l+0x5dc>
 800882a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800882e:	f7f7 fee3 	bl	80005f8 <__aeabi_dmul>
 8008832:	2301      	movs	r3, #1
 8008834:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008838:	f109 0908 	add.w	r9, r9, #8
 800883c:	d1f2      	bne.n	8008824 <_strtod_l+0x5cc>
 800883e:	b10b      	cbz	r3, 8008844 <_strtod_l+0x5ec>
 8008840:	4682      	mov	sl, r0
 8008842:	468b      	mov	fp, r1
 8008844:	9b04      	ldr	r3, [sp, #16]
 8008846:	b1c3      	cbz	r3, 800887a <_strtod_l+0x622>
 8008848:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800884c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008850:	2b00      	cmp	r3, #0
 8008852:	4659      	mov	r1, fp
 8008854:	dd11      	ble.n	800887a <_strtod_l+0x622>
 8008856:	2b1f      	cmp	r3, #31
 8008858:	f340 8124 	ble.w	8008aa4 <_strtod_l+0x84c>
 800885c:	2b34      	cmp	r3, #52	; 0x34
 800885e:	bfde      	ittt	le
 8008860:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008864:	f04f 33ff 	movle.w	r3, #4294967295
 8008868:	fa03 f202 	lslle.w	r2, r3, r2
 800886c:	f04f 0a00 	mov.w	sl, #0
 8008870:	bfcc      	ite	gt
 8008872:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008876:	ea02 0b01 	andle.w	fp, r2, r1
 800887a:	2200      	movs	r2, #0
 800887c:	2300      	movs	r3, #0
 800887e:	4650      	mov	r0, sl
 8008880:	4659      	mov	r1, fp
 8008882:	f7f8 f921 	bl	8000ac8 <__aeabi_dcmpeq>
 8008886:	2800      	cmp	r0, #0
 8008888:	d1a2      	bne.n	80087d0 <_strtod_l+0x578>
 800888a:	9b07      	ldr	r3, [sp, #28]
 800888c:	9300      	str	r3, [sp, #0]
 800888e:	9908      	ldr	r1, [sp, #32]
 8008890:	462b      	mov	r3, r5
 8008892:	463a      	mov	r2, r7
 8008894:	4620      	mov	r0, r4
 8008896:	f002 f935 	bl	800ab04 <__s2b>
 800889a:	9007      	str	r0, [sp, #28]
 800889c:	2800      	cmp	r0, #0
 800889e:	f43f af1f 	beq.w	80086e0 <_strtod_l+0x488>
 80088a2:	9b05      	ldr	r3, [sp, #20]
 80088a4:	1b9e      	subs	r6, r3, r6
 80088a6:	9b06      	ldr	r3, [sp, #24]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	bfb4      	ite	lt
 80088ac:	4633      	movlt	r3, r6
 80088ae:	2300      	movge	r3, #0
 80088b0:	930c      	str	r3, [sp, #48]	; 0x30
 80088b2:	9b06      	ldr	r3, [sp, #24]
 80088b4:	2500      	movs	r5, #0
 80088b6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80088ba:	9312      	str	r3, [sp, #72]	; 0x48
 80088bc:	462e      	mov	r6, r5
 80088be:	9b07      	ldr	r3, [sp, #28]
 80088c0:	4620      	mov	r0, r4
 80088c2:	6859      	ldr	r1, [r3, #4]
 80088c4:	f002 f876 	bl	800a9b4 <_Balloc>
 80088c8:	9005      	str	r0, [sp, #20]
 80088ca:	2800      	cmp	r0, #0
 80088cc:	f43f af0c 	beq.w	80086e8 <_strtod_l+0x490>
 80088d0:	9b07      	ldr	r3, [sp, #28]
 80088d2:	691a      	ldr	r2, [r3, #16]
 80088d4:	3202      	adds	r2, #2
 80088d6:	f103 010c 	add.w	r1, r3, #12
 80088da:	0092      	lsls	r2, r2, #2
 80088dc:	300c      	adds	r0, #12
 80088de:	f7fe fd17 	bl	8007310 <memcpy>
 80088e2:	ec4b ab10 	vmov	d0, sl, fp
 80088e6:	aa1a      	add	r2, sp, #104	; 0x68
 80088e8:	a919      	add	r1, sp, #100	; 0x64
 80088ea:	4620      	mov	r0, r4
 80088ec:	f002 fc50 	bl	800b190 <__d2b>
 80088f0:	ec4b ab18 	vmov	d8, sl, fp
 80088f4:	9018      	str	r0, [sp, #96]	; 0x60
 80088f6:	2800      	cmp	r0, #0
 80088f8:	f43f aef6 	beq.w	80086e8 <_strtod_l+0x490>
 80088fc:	2101      	movs	r1, #1
 80088fe:	4620      	mov	r0, r4
 8008900:	f002 f99a 	bl	800ac38 <__i2b>
 8008904:	4606      	mov	r6, r0
 8008906:	2800      	cmp	r0, #0
 8008908:	f43f aeee 	beq.w	80086e8 <_strtod_l+0x490>
 800890c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800890e:	9904      	ldr	r1, [sp, #16]
 8008910:	2b00      	cmp	r3, #0
 8008912:	bfab      	itete	ge
 8008914:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008916:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008918:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800891a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800891e:	bfac      	ite	ge
 8008920:	eb03 0902 	addge.w	r9, r3, r2
 8008924:	1ad7      	sublt	r7, r2, r3
 8008926:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008928:	eba3 0801 	sub.w	r8, r3, r1
 800892c:	4490      	add	r8, r2
 800892e:	4ba1      	ldr	r3, [pc, #644]	; (8008bb4 <_strtod_l+0x95c>)
 8008930:	f108 38ff 	add.w	r8, r8, #4294967295
 8008934:	4598      	cmp	r8, r3
 8008936:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800893a:	f280 80c7 	bge.w	8008acc <_strtod_l+0x874>
 800893e:	eba3 0308 	sub.w	r3, r3, r8
 8008942:	2b1f      	cmp	r3, #31
 8008944:	eba2 0203 	sub.w	r2, r2, r3
 8008948:	f04f 0101 	mov.w	r1, #1
 800894c:	f300 80b1 	bgt.w	8008ab2 <_strtod_l+0x85a>
 8008950:	fa01 f303 	lsl.w	r3, r1, r3
 8008954:	930d      	str	r3, [sp, #52]	; 0x34
 8008956:	2300      	movs	r3, #0
 8008958:	9308      	str	r3, [sp, #32]
 800895a:	eb09 0802 	add.w	r8, r9, r2
 800895e:	9b04      	ldr	r3, [sp, #16]
 8008960:	45c1      	cmp	r9, r8
 8008962:	4417      	add	r7, r2
 8008964:	441f      	add	r7, r3
 8008966:	464b      	mov	r3, r9
 8008968:	bfa8      	it	ge
 800896a:	4643      	movge	r3, r8
 800896c:	42bb      	cmp	r3, r7
 800896e:	bfa8      	it	ge
 8008970:	463b      	movge	r3, r7
 8008972:	2b00      	cmp	r3, #0
 8008974:	bfc2      	ittt	gt
 8008976:	eba8 0803 	subgt.w	r8, r8, r3
 800897a:	1aff      	subgt	r7, r7, r3
 800897c:	eba9 0903 	subgt.w	r9, r9, r3
 8008980:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008982:	2b00      	cmp	r3, #0
 8008984:	dd17      	ble.n	80089b6 <_strtod_l+0x75e>
 8008986:	4631      	mov	r1, r6
 8008988:	461a      	mov	r2, r3
 800898a:	4620      	mov	r0, r4
 800898c:	f002 fa14 	bl	800adb8 <__pow5mult>
 8008990:	4606      	mov	r6, r0
 8008992:	2800      	cmp	r0, #0
 8008994:	f43f aea8 	beq.w	80086e8 <_strtod_l+0x490>
 8008998:	4601      	mov	r1, r0
 800899a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800899c:	4620      	mov	r0, r4
 800899e:	f002 f961 	bl	800ac64 <__multiply>
 80089a2:	900b      	str	r0, [sp, #44]	; 0x2c
 80089a4:	2800      	cmp	r0, #0
 80089a6:	f43f ae9f 	beq.w	80086e8 <_strtod_l+0x490>
 80089aa:	9918      	ldr	r1, [sp, #96]	; 0x60
 80089ac:	4620      	mov	r0, r4
 80089ae:	f002 f841 	bl	800aa34 <_Bfree>
 80089b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089b4:	9318      	str	r3, [sp, #96]	; 0x60
 80089b6:	f1b8 0f00 	cmp.w	r8, #0
 80089ba:	f300 808c 	bgt.w	8008ad6 <_strtod_l+0x87e>
 80089be:	9b06      	ldr	r3, [sp, #24]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	dd08      	ble.n	80089d6 <_strtod_l+0x77e>
 80089c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80089c6:	9905      	ldr	r1, [sp, #20]
 80089c8:	4620      	mov	r0, r4
 80089ca:	f002 f9f5 	bl	800adb8 <__pow5mult>
 80089ce:	9005      	str	r0, [sp, #20]
 80089d0:	2800      	cmp	r0, #0
 80089d2:	f43f ae89 	beq.w	80086e8 <_strtod_l+0x490>
 80089d6:	2f00      	cmp	r7, #0
 80089d8:	dd08      	ble.n	80089ec <_strtod_l+0x794>
 80089da:	9905      	ldr	r1, [sp, #20]
 80089dc:	463a      	mov	r2, r7
 80089de:	4620      	mov	r0, r4
 80089e0:	f002 fa44 	bl	800ae6c <__lshift>
 80089e4:	9005      	str	r0, [sp, #20]
 80089e6:	2800      	cmp	r0, #0
 80089e8:	f43f ae7e 	beq.w	80086e8 <_strtod_l+0x490>
 80089ec:	f1b9 0f00 	cmp.w	r9, #0
 80089f0:	dd08      	ble.n	8008a04 <_strtod_l+0x7ac>
 80089f2:	4631      	mov	r1, r6
 80089f4:	464a      	mov	r2, r9
 80089f6:	4620      	mov	r0, r4
 80089f8:	f002 fa38 	bl	800ae6c <__lshift>
 80089fc:	4606      	mov	r6, r0
 80089fe:	2800      	cmp	r0, #0
 8008a00:	f43f ae72 	beq.w	80086e8 <_strtod_l+0x490>
 8008a04:	9a05      	ldr	r2, [sp, #20]
 8008a06:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008a08:	4620      	mov	r0, r4
 8008a0a:	f002 fabb 	bl	800af84 <__mdiff>
 8008a0e:	4605      	mov	r5, r0
 8008a10:	2800      	cmp	r0, #0
 8008a12:	f43f ae69 	beq.w	80086e8 <_strtod_l+0x490>
 8008a16:	68c3      	ldr	r3, [r0, #12]
 8008a18:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	60c3      	str	r3, [r0, #12]
 8008a1e:	4631      	mov	r1, r6
 8008a20:	f002 fa94 	bl	800af4c <__mcmp>
 8008a24:	2800      	cmp	r0, #0
 8008a26:	da60      	bge.n	8008aea <_strtod_l+0x892>
 8008a28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a2a:	ea53 030a 	orrs.w	r3, r3, sl
 8008a2e:	f040 8082 	bne.w	8008b36 <_strtod_l+0x8de>
 8008a32:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d17d      	bne.n	8008b36 <_strtod_l+0x8de>
 8008a3a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008a3e:	0d1b      	lsrs	r3, r3, #20
 8008a40:	051b      	lsls	r3, r3, #20
 8008a42:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008a46:	d976      	bls.n	8008b36 <_strtod_l+0x8de>
 8008a48:	696b      	ldr	r3, [r5, #20]
 8008a4a:	b913      	cbnz	r3, 8008a52 <_strtod_l+0x7fa>
 8008a4c:	692b      	ldr	r3, [r5, #16]
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	dd71      	ble.n	8008b36 <_strtod_l+0x8de>
 8008a52:	4629      	mov	r1, r5
 8008a54:	2201      	movs	r2, #1
 8008a56:	4620      	mov	r0, r4
 8008a58:	f002 fa08 	bl	800ae6c <__lshift>
 8008a5c:	4631      	mov	r1, r6
 8008a5e:	4605      	mov	r5, r0
 8008a60:	f002 fa74 	bl	800af4c <__mcmp>
 8008a64:	2800      	cmp	r0, #0
 8008a66:	dd66      	ble.n	8008b36 <_strtod_l+0x8de>
 8008a68:	9904      	ldr	r1, [sp, #16]
 8008a6a:	4a53      	ldr	r2, [pc, #332]	; (8008bb8 <_strtod_l+0x960>)
 8008a6c:	465b      	mov	r3, fp
 8008a6e:	2900      	cmp	r1, #0
 8008a70:	f000 8081 	beq.w	8008b76 <_strtod_l+0x91e>
 8008a74:	ea02 010b 	and.w	r1, r2, fp
 8008a78:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008a7c:	dc7b      	bgt.n	8008b76 <_strtod_l+0x91e>
 8008a7e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008a82:	f77f aea9 	ble.w	80087d8 <_strtod_l+0x580>
 8008a86:	4b4d      	ldr	r3, [pc, #308]	; (8008bbc <_strtod_l+0x964>)
 8008a88:	4650      	mov	r0, sl
 8008a8a:	4659      	mov	r1, fp
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	f7f7 fdb3 	bl	80005f8 <__aeabi_dmul>
 8008a92:	460b      	mov	r3, r1
 8008a94:	4303      	orrs	r3, r0
 8008a96:	bf08      	it	eq
 8008a98:	2322      	moveq	r3, #34	; 0x22
 8008a9a:	4682      	mov	sl, r0
 8008a9c:	468b      	mov	fp, r1
 8008a9e:	bf08      	it	eq
 8008aa0:	6023      	streq	r3, [r4, #0]
 8008aa2:	e62b      	b.n	80086fc <_strtod_l+0x4a4>
 8008aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8008aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8008aac:	ea03 0a0a 	and.w	sl, r3, sl
 8008ab0:	e6e3      	b.n	800887a <_strtod_l+0x622>
 8008ab2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008ab6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008aba:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008abe:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008ac2:	fa01 f308 	lsl.w	r3, r1, r8
 8008ac6:	9308      	str	r3, [sp, #32]
 8008ac8:	910d      	str	r1, [sp, #52]	; 0x34
 8008aca:	e746      	b.n	800895a <_strtod_l+0x702>
 8008acc:	2300      	movs	r3, #0
 8008ace:	9308      	str	r3, [sp, #32]
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	930d      	str	r3, [sp, #52]	; 0x34
 8008ad4:	e741      	b.n	800895a <_strtod_l+0x702>
 8008ad6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008ad8:	4642      	mov	r2, r8
 8008ada:	4620      	mov	r0, r4
 8008adc:	f002 f9c6 	bl	800ae6c <__lshift>
 8008ae0:	9018      	str	r0, [sp, #96]	; 0x60
 8008ae2:	2800      	cmp	r0, #0
 8008ae4:	f47f af6b 	bne.w	80089be <_strtod_l+0x766>
 8008ae8:	e5fe      	b.n	80086e8 <_strtod_l+0x490>
 8008aea:	465f      	mov	r7, fp
 8008aec:	d16e      	bne.n	8008bcc <_strtod_l+0x974>
 8008aee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008af0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008af4:	b342      	cbz	r2, 8008b48 <_strtod_l+0x8f0>
 8008af6:	4a32      	ldr	r2, [pc, #200]	; (8008bc0 <_strtod_l+0x968>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d128      	bne.n	8008b4e <_strtod_l+0x8f6>
 8008afc:	9b04      	ldr	r3, [sp, #16]
 8008afe:	4651      	mov	r1, sl
 8008b00:	b1eb      	cbz	r3, 8008b3e <_strtod_l+0x8e6>
 8008b02:	4b2d      	ldr	r3, [pc, #180]	; (8008bb8 <_strtod_l+0x960>)
 8008b04:	403b      	ands	r3, r7
 8008b06:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8008b0e:	d819      	bhi.n	8008b44 <_strtod_l+0x8ec>
 8008b10:	0d1b      	lsrs	r3, r3, #20
 8008b12:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008b16:	fa02 f303 	lsl.w	r3, r2, r3
 8008b1a:	4299      	cmp	r1, r3
 8008b1c:	d117      	bne.n	8008b4e <_strtod_l+0x8f6>
 8008b1e:	4b29      	ldr	r3, [pc, #164]	; (8008bc4 <_strtod_l+0x96c>)
 8008b20:	429f      	cmp	r7, r3
 8008b22:	d102      	bne.n	8008b2a <_strtod_l+0x8d2>
 8008b24:	3101      	adds	r1, #1
 8008b26:	f43f addf 	beq.w	80086e8 <_strtod_l+0x490>
 8008b2a:	4b23      	ldr	r3, [pc, #140]	; (8008bb8 <_strtod_l+0x960>)
 8008b2c:	403b      	ands	r3, r7
 8008b2e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008b32:	f04f 0a00 	mov.w	sl, #0
 8008b36:	9b04      	ldr	r3, [sp, #16]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d1a4      	bne.n	8008a86 <_strtod_l+0x82e>
 8008b3c:	e5de      	b.n	80086fc <_strtod_l+0x4a4>
 8008b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8008b42:	e7ea      	b.n	8008b1a <_strtod_l+0x8c2>
 8008b44:	4613      	mov	r3, r2
 8008b46:	e7e8      	b.n	8008b1a <_strtod_l+0x8c2>
 8008b48:	ea53 030a 	orrs.w	r3, r3, sl
 8008b4c:	d08c      	beq.n	8008a68 <_strtod_l+0x810>
 8008b4e:	9b08      	ldr	r3, [sp, #32]
 8008b50:	b1db      	cbz	r3, 8008b8a <_strtod_l+0x932>
 8008b52:	423b      	tst	r3, r7
 8008b54:	d0ef      	beq.n	8008b36 <_strtod_l+0x8de>
 8008b56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b58:	9a04      	ldr	r2, [sp, #16]
 8008b5a:	4650      	mov	r0, sl
 8008b5c:	4659      	mov	r1, fp
 8008b5e:	b1c3      	cbz	r3, 8008b92 <_strtod_l+0x93a>
 8008b60:	f7ff fb5d 	bl	800821e <sulp>
 8008b64:	4602      	mov	r2, r0
 8008b66:	460b      	mov	r3, r1
 8008b68:	ec51 0b18 	vmov	r0, r1, d8
 8008b6c:	f7f7 fb8e 	bl	800028c <__adddf3>
 8008b70:	4682      	mov	sl, r0
 8008b72:	468b      	mov	fp, r1
 8008b74:	e7df      	b.n	8008b36 <_strtod_l+0x8de>
 8008b76:	4013      	ands	r3, r2
 8008b78:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008b7c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008b80:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008b84:	f04f 3aff 	mov.w	sl, #4294967295
 8008b88:	e7d5      	b.n	8008b36 <_strtod_l+0x8de>
 8008b8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b8c:	ea13 0f0a 	tst.w	r3, sl
 8008b90:	e7e0      	b.n	8008b54 <_strtod_l+0x8fc>
 8008b92:	f7ff fb44 	bl	800821e <sulp>
 8008b96:	4602      	mov	r2, r0
 8008b98:	460b      	mov	r3, r1
 8008b9a:	ec51 0b18 	vmov	r0, r1, d8
 8008b9e:	f7f7 fb73 	bl	8000288 <__aeabi_dsub>
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	4682      	mov	sl, r0
 8008ba8:	468b      	mov	fp, r1
 8008baa:	f7f7 ff8d 	bl	8000ac8 <__aeabi_dcmpeq>
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	d0c1      	beq.n	8008b36 <_strtod_l+0x8de>
 8008bb2:	e611      	b.n	80087d8 <_strtod_l+0x580>
 8008bb4:	fffffc02 	.word	0xfffffc02
 8008bb8:	7ff00000 	.word	0x7ff00000
 8008bbc:	39500000 	.word	0x39500000
 8008bc0:	000fffff 	.word	0x000fffff
 8008bc4:	7fefffff 	.word	0x7fefffff
 8008bc8:	0800bf10 	.word	0x0800bf10
 8008bcc:	4631      	mov	r1, r6
 8008bce:	4628      	mov	r0, r5
 8008bd0:	f002 fb3a 	bl	800b248 <__ratio>
 8008bd4:	ec59 8b10 	vmov	r8, r9, d0
 8008bd8:	ee10 0a10 	vmov	r0, s0
 8008bdc:	2200      	movs	r2, #0
 8008bde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008be2:	4649      	mov	r1, r9
 8008be4:	f7f7 ff84 	bl	8000af0 <__aeabi_dcmple>
 8008be8:	2800      	cmp	r0, #0
 8008bea:	d07a      	beq.n	8008ce2 <_strtod_l+0xa8a>
 8008bec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d04a      	beq.n	8008c88 <_strtod_l+0xa30>
 8008bf2:	4b95      	ldr	r3, [pc, #596]	; (8008e48 <_strtod_l+0xbf0>)
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008bfa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008e48 <_strtod_l+0xbf0>
 8008bfe:	f04f 0800 	mov.w	r8, #0
 8008c02:	4b92      	ldr	r3, [pc, #584]	; (8008e4c <_strtod_l+0xbf4>)
 8008c04:	403b      	ands	r3, r7
 8008c06:	930d      	str	r3, [sp, #52]	; 0x34
 8008c08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008c0a:	4b91      	ldr	r3, [pc, #580]	; (8008e50 <_strtod_l+0xbf8>)
 8008c0c:	429a      	cmp	r2, r3
 8008c0e:	f040 80b0 	bne.w	8008d72 <_strtod_l+0xb1a>
 8008c12:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008c16:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008c1a:	ec4b ab10 	vmov	d0, sl, fp
 8008c1e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008c22:	f002 fa39 	bl	800b098 <__ulp>
 8008c26:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008c2a:	ec53 2b10 	vmov	r2, r3, d0
 8008c2e:	f7f7 fce3 	bl	80005f8 <__aeabi_dmul>
 8008c32:	4652      	mov	r2, sl
 8008c34:	465b      	mov	r3, fp
 8008c36:	f7f7 fb29 	bl	800028c <__adddf3>
 8008c3a:	460b      	mov	r3, r1
 8008c3c:	4983      	ldr	r1, [pc, #524]	; (8008e4c <_strtod_l+0xbf4>)
 8008c3e:	4a85      	ldr	r2, [pc, #532]	; (8008e54 <_strtod_l+0xbfc>)
 8008c40:	4019      	ands	r1, r3
 8008c42:	4291      	cmp	r1, r2
 8008c44:	4682      	mov	sl, r0
 8008c46:	d960      	bls.n	8008d0a <_strtod_l+0xab2>
 8008c48:	ee18 3a90 	vmov	r3, s17
 8008c4c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d104      	bne.n	8008c5e <_strtod_l+0xa06>
 8008c54:	ee18 3a10 	vmov	r3, s16
 8008c58:	3301      	adds	r3, #1
 8008c5a:	f43f ad45 	beq.w	80086e8 <_strtod_l+0x490>
 8008c5e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008e60 <_strtod_l+0xc08>
 8008c62:	f04f 3aff 	mov.w	sl, #4294967295
 8008c66:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008c68:	4620      	mov	r0, r4
 8008c6a:	f001 fee3 	bl	800aa34 <_Bfree>
 8008c6e:	9905      	ldr	r1, [sp, #20]
 8008c70:	4620      	mov	r0, r4
 8008c72:	f001 fedf 	bl	800aa34 <_Bfree>
 8008c76:	4631      	mov	r1, r6
 8008c78:	4620      	mov	r0, r4
 8008c7a:	f001 fedb 	bl	800aa34 <_Bfree>
 8008c7e:	4629      	mov	r1, r5
 8008c80:	4620      	mov	r0, r4
 8008c82:	f001 fed7 	bl	800aa34 <_Bfree>
 8008c86:	e61a      	b.n	80088be <_strtod_l+0x666>
 8008c88:	f1ba 0f00 	cmp.w	sl, #0
 8008c8c:	d11b      	bne.n	8008cc6 <_strtod_l+0xa6e>
 8008c8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c92:	b9f3      	cbnz	r3, 8008cd2 <_strtod_l+0xa7a>
 8008c94:	4b6c      	ldr	r3, [pc, #432]	; (8008e48 <_strtod_l+0xbf0>)
 8008c96:	2200      	movs	r2, #0
 8008c98:	4640      	mov	r0, r8
 8008c9a:	4649      	mov	r1, r9
 8008c9c:	f7f7 ff1e 	bl	8000adc <__aeabi_dcmplt>
 8008ca0:	b9d0      	cbnz	r0, 8008cd8 <_strtod_l+0xa80>
 8008ca2:	4640      	mov	r0, r8
 8008ca4:	4649      	mov	r1, r9
 8008ca6:	4b6c      	ldr	r3, [pc, #432]	; (8008e58 <_strtod_l+0xc00>)
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f7f7 fca5 	bl	80005f8 <__aeabi_dmul>
 8008cae:	4680      	mov	r8, r0
 8008cb0:	4689      	mov	r9, r1
 8008cb2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008cb6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8008cba:	9315      	str	r3, [sp, #84]	; 0x54
 8008cbc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008cc0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008cc4:	e79d      	b.n	8008c02 <_strtod_l+0x9aa>
 8008cc6:	f1ba 0f01 	cmp.w	sl, #1
 8008cca:	d102      	bne.n	8008cd2 <_strtod_l+0xa7a>
 8008ccc:	2f00      	cmp	r7, #0
 8008cce:	f43f ad83 	beq.w	80087d8 <_strtod_l+0x580>
 8008cd2:	4b62      	ldr	r3, [pc, #392]	; (8008e5c <_strtod_l+0xc04>)
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	e78e      	b.n	8008bf6 <_strtod_l+0x99e>
 8008cd8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008e58 <_strtod_l+0xc00>
 8008cdc:	f04f 0800 	mov.w	r8, #0
 8008ce0:	e7e7      	b.n	8008cb2 <_strtod_l+0xa5a>
 8008ce2:	4b5d      	ldr	r3, [pc, #372]	; (8008e58 <_strtod_l+0xc00>)
 8008ce4:	4640      	mov	r0, r8
 8008ce6:	4649      	mov	r1, r9
 8008ce8:	2200      	movs	r2, #0
 8008cea:	f7f7 fc85 	bl	80005f8 <__aeabi_dmul>
 8008cee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cf0:	4680      	mov	r8, r0
 8008cf2:	4689      	mov	r9, r1
 8008cf4:	b933      	cbnz	r3, 8008d04 <_strtod_l+0xaac>
 8008cf6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008cfa:	900e      	str	r0, [sp, #56]	; 0x38
 8008cfc:	930f      	str	r3, [sp, #60]	; 0x3c
 8008cfe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008d02:	e7dd      	b.n	8008cc0 <_strtod_l+0xa68>
 8008d04:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008d08:	e7f9      	b.n	8008cfe <_strtod_l+0xaa6>
 8008d0a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008d0e:	9b04      	ldr	r3, [sp, #16]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d1a8      	bne.n	8008c66 <_strtod_l+0xa0e>
 8008d14:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008d18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d1a:	0d1b      	lsrs	r3, r3, #20
 8008d1c:	051b      	lsls	r3, r3, #20
 8008d1e:	429a      	cmp	r2, r3
 8008d20:	d1a1      	bne.n	8008c66 <_strtod_l+0xa0e>
 8008d22:	4640      	mov	r0, r8
 8008d24:	4649      	mov	r1, r9
 8008d26:	f7f7 ffc7 	bl	8000cb8 <__aeabi_d2lz>
 8008d2a:	f7f7 fc37 	bl	800059c <__aeabi_l2d>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	460b      	mov	r3, r1
 8008d32:	4640      	mov	r0, r8
 8008d34:	4649      	mov	r1, r9
 8008d36:	f7f7 faa7 	bl	8000288 <__aeabi_dsub>
 8008d3a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d3c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d40:	ea43 030a 	orr.w	r3, r3, sl
 8008d44:	4313      	orrs	r3, r2
 8008d46:	4680      	mov	r8, r0
 8008d48:	4689      	mov	r9, r1
 8008d4a:	d055      	beq.n	8008df8 <_strtod_l+0xba0>
 8008d4c:	a336      	add	r3, pc, #216	; (adr r3, 8008e28 <_strtod_l+0xbd0>)
 8008d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d52:	f7f7 fec3 	bl	8000adc <__aeabi_dcmplt>
 8008d56:	2800      	cmp	r0, #0
 8008d58:	f47f acd0 	bne.w	80086fc <_strtod_l+0x4a4>
 8008d5c:	a334      	add	r3, pc, #208	; (adr r3, 8008e30 <_strtod_l+0xbd8>)
 8008d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d62:	4640      	mov	r0, r8
 8008d64:	4649      	mov	r1, r9
 8008d66:	f7f7 fed7 	bl	8000b18 <__aeabi_dcmpgt>
 8008d6a:	2800      	cmp	r0, #0
 8008d6c:	f43f af7b 	beq.w	8008c66 <_strtod_l+0xa0e>
 8008d70:	e4c4      	b.n	80086fc <_strtod_l+0x4a4>
 8008d72:	9b04      	ldr	r3, [sp, #16]
 8008d74:	b333      	cbz	r3, 8008dc4 <_strtod_l+0xb6c>
 8008d76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d78:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008d7c:	d822      	bhi.n	8008dc4 <_strtod_l+0xb6c>
 8008d7e:	a32e      	add	r3, pc, #184	; (adr r3, 8008e38 <_strtod_l+0xbe0>)
 8008d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d84:	4640      	mov	r0, r8
 8008d86:	4649      	mov	r1, r9
 8008d88:	f7f7 feb2 	bl	8000af0 <__aeabi_dcmple>
 8008d8c:	b1a0      	cbz	r0, 8008db8 <_strtod_l+0xb60>
 8008d8e:	4649      	mov	r1, r9
 8008d90:	4640      	mov	r0, r8
 8008d92:	f7f7 ff09 	bl	8000ba8 <__aeabi_d2uiz>
 8008d96:	2801      	cmp	r0, #1
 8008d98:	bf38      	it	cc
 8008d9a:	2001      	movcc	r0, #1
 8008d9c:	f7f7 fbb2 	bl	8000504 <__aeabi_ui2d>
 8008da0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008da2:	4680      	mov	r8, r0
 8008da4:	4689      	mov	r9, r1
 8008da6:	bb23      	cbnz	r3, 8008df2 <_strtod_l+0xb9a>
 8008da8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008dac:	9010      	str	r0, [sp, #64]	; 0x40
 8008dae:	9311      	str	r3, [sp, #68]	; 0x44
 8008db0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008db4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008db8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008dbc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008dc0:	1a9b      	subs	r3, r3, r2
 8008dc2:	9309      	str	r3, [sp, #36]	; 0x24
 8008dc4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008dc8:	eeb0 0a48 	vmov.f32	s0, s16
 8008dcc:	eef0 0a68 	vmov.f32	s1, s17
 8008dd0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008dd4:	f002 f960 	bl	800b098 <__ulp>
 8008dd8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ddc:	ec53 2b10 	vmov	r2, r3, d0
 8008de0:	f7f7 fc0a 	bl	80005f8 <__aeabi_dmul>
 8008de4:	ec53 2b18 	vmov	r2, r3, d8
 8008de8:	f7f7 fa50 	bl	800028c <__adddf3>
 8008dec:	4682      	mov	sl, r0
 8008dee:	468b      	mov	fp, r1
 8008df0:	e78d      	b.n	8008d0e <_strtod_l+0xab6>
 8008df2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8008df6:	e7db      	b.n	8008db0 <_strtod_l+0xb58>
 8008df8:	a311      	add	r3, pc, #68	; (adr r3, 8008e40 <_strtod_l+0xbe8>)
 8008dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dfe:	f7f7 fe6d 	bl	8000adc <__aeabi_dcmplt>
 8008e02:	e7b2      	b.n	8008d6a <_strtod_l+0xb12>
 8008e04:	2300      	movs	r3, #0
 8008e06:	930a      	str	r3, [sp, #40]	; 0x28
 8008e08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008e0a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e0c:	6013      	str	r3, [r2, #0]
 8008e0e:	f7ff ba6b 	b.w	80082e8 <_strtod_l+0x90>
 8008e12:	2a65      	cmp	r2, #101	; 0x65
 8008e14:	f43f ab5f 	beq.w	80084d6 <_strtod_l+0x27e>
 8008e18:	2a45      	cmp	r2, #69	; 0x45
 8008e1a:	f43f ab5c 	beq.w	80084d6 <_strtod_l+0x27e>
 8008e1e:	2301      	movs	r3, #1
 8008e20:	f7ff bb94 	b.w	800854c <_strtod_l+0x2f4>
 8008e24:	f3af 8000 	nop.w
 8008e28:	94a03595 	.word	0x94a03595
 8008e2c:	3fdfffff 	.word	0x3fdfffff
 8008e30:	35afe535 	.word	0x35afe535
 8008e34:	3fe00000 	.word	0x3fe00000
 8008e38:	ffc00000 	.word	0xffc00000
 8008e3c:	41dfffff 	.word	0x41dfffff
 8008e40:	94a03595 	.word	0x94a03595
 8008e44:	3fcfffff 	.word	0x3fcfffff
 8008e48:	3ff00000 	.word	0x3ff00000
 8008e4c:	7ff00000 	.word	0x7ff00000
 8008e50:	7fe00000 	.word	0x7fe00000
 8008e54:	7c9fffff 	.word	0x7c9fffff
 8008e58:	3fe00000 	.word	0x3fe00000
 8008e5c:	bff00000 	.word	0xbff00000
 8008e60:	7fefffff 	.word	0x7fefffff

08008e64 <_strtod_r>:
 8008e64:	4b01      	ldr	r3, [pc, #4]	; (8008e6c <_strtod_r+0x8>)
 8008e66:	f7ff b9f7 	b.w	8008258 <_strtod_l>
 8008e6a:	bf00      	nop
 8008e6c:	20000074 	.word	0x20000074

08008e70 <_strtol_l.constprop.0>:
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e76:	d001      	beq.n	8008e7c <_strtol_l.constprop.0+0xc>
 8008e78:	2b24      	cmp	r3, #36	; 0x24
 8008e7a:	d906      	bls.n	8008e8a <_strtol_l.constprop.0+0x1a>
 8008e7c:	f7fe fa1e 	bl	80072bc <__errno>
 8008e80:	2316      	movs	r3, #22
 8008e82:	6003      	str	r3, [r0, #0]
 8008e84:	2000      	movs	r0, #0
 8008e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e8a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008f70 <_strtol_l.constprop.0+0x100>
 8008e8e:	460d      	mov	r5, r1
 8008e90:	462e      	mov	r6, r5
 8008e92:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e96:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008e9a:	f017 0708 	ands.w	r7, r7, #8
 8008e9e:	d1f7      	bne.n	8008e90 <_strtol_l.constprop.0+0x20>
 8008ea0:	2c2d      	cmp	r4, #45	; 0x2d
 8008ea2:	d132      	bne.n	8008f0a <_strtol_l.constprop.0+0x9a>
 8008ea4:	782c      	ldrb	r4, [r5, #0]
 8008ea6:	2701      	movs	r7, #1
 8008ea8:	1cb5      	adds	r5, r6, #2
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d05b      	beq.n	8008f66 <_strtol_l.constprop.0+0xf6>
 8008eae:	2b10      	cmp	r3, #16
 8008eb0:	d109      	bne.n	8008ec6 <_strtol_l.constprop.0+0x56>
 8008eb2:	2c30      	cmp	r4, #48	; 0x30
 8008eb4:	d107      	bne.n	8008ec6 <_strtol_l.constprop.0+0x56>
 8008eb6:	782c      	ldrb	r4, [r5, #0]
 8008eb8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008ebc:	2c58      	cmp	r4, #88	; 0x58
 8008ebe:	d14d      	bne.n	8008f5c <_strtol_l.constprop.0+0xec>
 8008ec0:	786c      	ldrb	r4, [r5, #1]
 8008ec2:	2310      	movs	r3, #16
 8008ec4:	3502      	adds	r5, #2
 8008ec6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008eca:	f108 38ff 	add.w	r8, r8, #4294967295
 8008ece:	f04f 0c00 	mov.w	ip, #0
 8008ed2:	fbb8 f9f3 	udiv	r9, r8, r3
 8008ed6:	4666      	mov	r6, ip
 8008ed8:	fb03 8a19 	mls	sl, r3, r9, r8
 8008edc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008ee0:	f1be 0f09 	cmp.w	lr, #9
 8008ee4:	d816      	bhi.n	8008f14 <_strtol_l.constprop.0+0xa4>
 8008ee6:	4674      	mov	r4, lr
 8008ee8:	42a3      	cmp	r3, r4
 8008eea:	dd24      	ble.n	8008f36 <_strtol_l.constprop.0+0xc6>
 8008eec:	f1bc 0f00 	cmp.w	ip, #0
 8008ef0:	db1e      	blt.n	8008f30 <_strtol_l.constprop.0+0xc0>
 8008ef2:	45b1      	cmp	r9, r6
 8008ef4:	d31c      	bcc.n	8008f30 <_strtol_l.constprop.0+0xc0>
 8008ef6:	d101      	bne.n	8008efc <_strtol_l.constprop.0+0x8c>
 8008ef8:	45a2      	cmp	sl, r4
 8008efa:	db19      	blt.n	8008f30 <_strtol_l.constprop.0+0xc0>
 8008efc:	fb06 4603 	mla	r6, r6, r3, r4
 8008f00:	f04f 0c01 	mov.w	ip, #1
 8008f04:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008f08:	e7e8      	b.n	8008edc <_strtol_l.constprop.0+0x6c>
 8008f0a:	2c2b      	cmp	r4, #43	; 0x2b
 8008f0c:	bf04      	itt	eq
 8008f0e:	782c      	ldrbeq	r4, [r5, #0]
 8008f10:	1cb5      	addeq	r5, r6, #2
 8008f12:	e7ca      	b.n	8008eaa <_strtol_l.constprop.0+0x3a>
 8008f14:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008f18:	f1be 0f19 	cmp.w	lr, #25
 8008f1c:	d801      	bhi.n	8008f22 <_strtol_l.constprop.0+0xb2>
 8008f1e:	3c37      	subs	r4, #55	; 0x37
 8008f20:	e7e2      	b.n	8008ee8 <_strtol_l.constprop.0+0x78>
 8008f22:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008f26:	f1be 0f19 	cmp.w	lr, #25
 8008f2a:	d804      	bhi.n	8008f36 <_strtol_l.constprop.0+0xc6>
 8008f2c:	3c57      	subs	r4, #87	; 0x57
 8008f2e:	e7db      	b.n	8008ee8 <_strtol_l.constprop.0+0x78>
 8008f30:	f04f 3cff 	mov.w	ip, #4294967295
 8008f34:	e7e6      	b.n	8008f04 <_strtol_l.constprop.0+0x94>
 8008f36:	f1bc 0f00 	cmp.w	ip, #0
 8008f3a:	da05      	bge.n	8008f48 <_strtol_l.constprop.0+0xd8>
 8008f3c:	2322      	movs	r3, #34	; 0x22
 8008f3e:	6003      	str	r3, [r0, #0]
 8008f40:	4646      	mov	r6, r8
 8008f42:	b942      	cbnz	r2, 8008f56 <_strtol_l.constprop.0+0xe6>
 8008f44:	4630      	mov	r0, r6
 8008f46:	e79e      	b.n	8008e86 <_strtol_l.constprop.0+0x16>
 8008f48:	b107      	cbz	r7, 8008f4c <_strtol_l.constprop.0+0xdc>
 8008f4a:	4276      	negs	r6, r6
 8008f4c:	2a00      	cmp	r2, #0
 8008f4e:	d0f9      	beq.n	8008f44 <_strtol_l.constprop.0+0xd4>
 8008f50:	f1bc 0f00 	cmp.w	ip, #0
 8008f54:	d000      	beq.n	8008f58 <_strtol_l.constprop.0+0xe8>
 8008f56:	1e69      	subs	r1, r5, #1
 8008f58:	6011      	str	r1, [r2, #0]
 8008f5a:	e7f3      	b.n	8008f44 <_strtol_l.constprop.0+0xd4>
 8008f5c:	2430      	movs	r4, #48	; 0x30
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d1b1      	bne.n	8008ec6 <_strtol_l.constprop.0+0x56>
 8008f62:	2308      	movs	r3, #8
 8008f64:	e7af      	b.n	8008ec6 <_strtol_l.constprop.0+0x56>
 8008f66:	2c30      	cmp	r4, #48	; 0x30
 8008f68:	d0a5      	beq.n	8008eb6 <_strtol_l.constprop.0+0x46>
 8008f6a:	230a      	movs	r3, #10
 8008f6c:	e7ab      	b.n	8008ec6 <_strtol_l.constprop.0+0x56>
 8008f6e:	bf00      	nop
 8008f70:	0800bf39 	.word	0x0800bf39

08008f74 <_strtol_r>:
 8008f74:	f7ff bf7c 	b.w	8008e70 <_strtol_l.constprop.0>

08008f78 <__swbuf_r>:
 8008f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f7a:	460e      	mov	r6, r1
 8008f7c:	4614      	mov	r4, r2
 8008f7e:	4605      	mov	r5, r0
 8008f80:	b118      	cbz	r0, 8008f8a <__swbuf_r+0x12>
 8008f82:	6983      	ldr	r3, [r0, #24]
 8008f84:	b90b      	cbnz	r3, 8008f8a <__swbuf_r+0x12>
 8008f86:	f001 f86f 	bl	800a068 <__sinit>
 8008f8a:	4b21      	ldr	r3, [pc, #132]	; (8009010 <__swbuf_r+0x98>)
 8008f8c:	429c      	cmp	r4, r3
 8008f8e:	d12b      	bne.n	8008fe8 <__swbuf_r+0x70>
 8008f90:	686c      	ldr	r4, [r5, #4]
 8008f92:	69a3      	ldr	r3, [r4, #24]
 8008f94:	60a3      	str	r3, [r4, #8]
 8008f96:	89a3      	ldrh	r3, [r4, #12]
 8008f98:	071a      	lsls	r2, r3, #28
 8008f9a:	d52f      	bpl.n	8008ffc <__swbuf_r+0x84>
 8008f9c:	6923      	ldr	r3, [r4, #16]
 8008f9e:	b36b      	cbz	r3, 8008ffc <__swbuf_r+0x84>
 8008fa0:	6923      	ldr	r3, [r4, #16]
 8008fa2:	6820      	ldr	r0, [r4, #0]
 8008fa4:	1ac0      	subs	r0, r0, r3
 8008fa6:	6963      	ldr	r3, [r4, #20]
 8008fa8:	b2f6      	uxtb	r6, r6
 8008faa:	4283      	cmp	r3, r0
 8008fac:	4637      	mov	r7, r6
 8008fae:	dc04      	bgt.n	8008fba <__swbuf_r+0x42>
 8008fb0:	4621      	mov	r1, r4
 8008fb2:	4628      	mov	r0, r5
 8008fb4:	f000 ffc4 	bl	8009f40 <_fflush_r>
 8008fb8:	bb30      	cbnz	r0, 8009008 <__swbuf_r+0x90>
 8008fba:	68a3      	ldr	r3, [r4, #8]
 8008fbc:	3b01      	subs	r3, #1
 8008fbe:	60a3      	str	r3, [r4, #8]
 8008fc0:	6823      	ldr	r3, [r4, #0]
 8008fc2:	1c5a      	adds	r2, r3, #1
 8008fc4:	6022      	str	r2, [r4, #0]
 8008fc6:	701e      	strb	r6, [r3, #0]
 8008fc8:	6963      	ldr	r3, [r4, #20]
 8008fca:	3001      	adds	r0, #1
 8008fcc:	4283      	cmp	r3, r0
 8008fce:	d004      	beq.n	8008fda <__swbuf_r+0x62>
 8008fd0:	89a3      	ldrh	r3, [r4, #12]
 8008fd2:	07db      	lsls	r3, r3, #31
 8008fd4:	d506      	bpl.n	8008fe4 <__swbuf_r+0x6c>
 8008fd6:	2e0a      	cmp	r6, #10
 8008fd8:	d104      	bne.n	8008fe4 <__swbuf_r+0x6c>
 8008fda:	4621      	mov	r1, r4
 8008fdc:	4628      	mov	r0, r5
 8008fde:	f000 ffaf 	bl	8009f40 <_fflush_r>
 8008fe2:	b988      	cbnz	r0, 8009008 <__swbuf_r+0x90>
 8008fe4:	4638      	mov	r0, r7
 8008fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fe8:	4b0a      	ldr	r3, [pc, #40]	; (8009014 <__swbuf_r+0x9c>)
 8008fea:	429c      	cmp	r4, r3
 8008fec:	d101      	bne.n	8008ff2 <__swbuf_r+0x7a>
 8008fee:	68ac      	ldr	r4, [r5, #8]
 8008ff0:	e7cf      	b.n	8008f92 <__swbuf_r+0x1a>
 8008ff2:	4b09      	ldr	r3, [pc, #36]	; (8009018 <__swbuf_r+0xa0>)
 8008ff4:	429c      	cmp	r4, r3
 8008ff6:	bf08      	it	eq
 8008ff8:	68ec      	ldreq	r4, [r5, #12]
 8008ffa:	e7ca      	b.n	8008f92 <__swbuf_r+0x1a>
 8008ffc:	4621      	mov	r1, r4
 8008ffe:	4628      	mov	r0, r5
 8009000:	f000 f81e 	bl	8009040 <__swsetup_r>
 8009004:	2800      	cmp	r0, #0
 8009006:	d0cb      	beq.n	8008fa0 <__swbuf_r+0x28>
 8009008:	f04f 37ff 	mov.w	r7, #4294967295
 800900c:	e7ea      	b.n	8008fe4 <__swbuf_r+0x6c>
 800900e:	bf00      	nop
 8009010:	0800c0ec 	.word	0x0800c0ec
 8009014:	0800c10c 	.word	0x0800c10c
 8009018:	0800c0cc 	.word	0x0800c0cc

0800901c <_write_r>:
 800901c:	b538      	push	{r3, r4, r5, lr}
 800901e:	4d07      	ldr	r5, [pc, #28]	; (800903c <_write_r+0x20>)
 8009020:	4604      	mov	r4, r0
 8009022:	4608      	mov	r0, r1
 8009024:	4611      	mov	r1, r2
 8009026:	2200      	movs	r2, #0
 8009028:	602a      	str	r2, [r5, #0]
 800902a:	461a      	mov	r2, r3
 800902c:	f7f8 fb95 	bl	800175a <_write>
 8009030:	1c43      	adds	r3, r0, #1
 8009032:	d102      	bne.n	800903a <_write_r+0x1e>
 8009034:	682b      	ldr	r3, [r5, #0]
 8009036:	b103      	cbz	r3, 800903a <_write_r+0x1e>
 8009038:	6023      	str	r3, [r4, #0]
 800903a:	bd38      	pop	{r3, r4, r5, pc}
 800903c:	200007b0 	.word	0x200007b0

08009040 <__swsetup_r>:
 8009040:	4b32      	ldr	r3, [pc, #200]	; (800910c <__swsetup_r+0xcc>)
 8009042:	b570      	push	{r4, r5, r6, lr}
 8009044:	681d      	ldr	r5, [r3, #0]
 8009046:	4606      	mov	r6, r0
 8009048:	460c      	mov	r4, r1
 800904a:	b125      	cbz	r5, 8009056 <__swsetup_r+0x16>
 800904c:	69ab      	ldr	r3, [r5, #24]
 800904e:	b913      	cbnz	r3, 8009056 <__swsetup_r+0x16>
 8009050:	4628      	mov	r0, r5
 8009052:	f001 f809 	bl	800a068 <__sinit>
 8009056:	4b2e      	ldr	r3, [pc, #184]	; (8009110 <__swsetup_r+0xd0>)
 8009058:	429c      	cmp	r4, r3
 800905a:	d10f      	bne.n	800907c <__swsetup_r+0x3c>
 800905c:	686c      	ldr	r4, [r5, #4]
 800905e:	89a3      	ldrh	r3, [r4, #12]
 8009060:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009064:	0719      	lsls	r1, r3, #28
 8009066:	d42c      	bmi.n	80090c2 <__swsetup_r+0x82>
 8009068:	06dd      	lsls	r5, r3, #27
 800906a:	d411      	bmi.n	8009090 <__swsetup_r+0x50>
 800906c:	2309      	movs	r3, #9
 800906e:	6033      	str	r3, [r6, #0]
 8009070:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009074:	81a3      	strh	r3, [r4, #12]
 8009076:	f04f 30ff 	mov.w	r0, #4294967295
 800907a:	e03e      	b.n	80090fa <__swsetup_r+0xba>
 800907c:	4b25      	ldr	r3, [pc, #148]	; (8009114 <__swsetup_r+0xd4>)
 800907e:	429c      	cmp	r4, r3
 8009080:	d101      	bne.n	8009086 <__swsetup_r+0x46>
 8009082:	68ac      	ldr	r4, [r5, #8]
 8009084:	e7eb      	b.n	800905e <__swsetup_r+0x1e>
 8009086:	4b24      	ldr	r3, [pc, #144]	; (8009118 <__swsetup_r+0xd8>)
 8009088:	429c      	cmp	r4, r3
 800908a:	bf08      	it	eq
 800908c:	68ec      	ldreq	r4, [r5, #12]
 800908e:	e7e6      	b.n	800905e <__swsetup_r+0x1e>
 8009090:	0758      	lsls	r0, r3, #29
 8009092:	d512      	bpl.n	80090ba <__swsetup_r+0x7a>
 8009094:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009096:	b141      	cbz	r1, 80090aa <__swsetup_r+0x6a>
 8009098:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800909c:	4299      	cmp	r1, r3
 800909e:	d002      	beq.n	80090a6 <__swsetup_r+0x66>
 80090a0:	4630      	mov	r0, r6
 80090a2:	f002 f95f 	bl	800b364 <_free_r>
 80090a6:	2300      	movs	r3, #0
 80090a8:	6363      	str	r3, [r4, #52]	; 0x34
 80090aa:	89a3      	ldrh	r3, [r4, #12]
 80090ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80090b0:	81a3      	strh	r3, [r4, #12]
 80090b2:	2300      	movs	r3, #0
 80090b4:	6063      	str	r3, [r4, #4]
 80090b6:	6923      	ldr	r3, [r4, #16]
 80090b8:	6023      	str	r3, [r4, #0]
 80090ba:	89a3      	ldrh	r3, [r4, #12]
 80090bc:	f043 0308 	orr.w	r3, r3, #8
 80090c0:	81a3      	strh	r3, [r4, #12]
 80090c2:	6923      	ldr	r3, [r4, #16]
 80090c4:	b94b      	cbnz	r3, 80090da <__swsetup_r+0x9a>
 80090c6:	89a3      	ldrh	r3, [r4, #12]
 80090c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80090cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090d0:	d003      	beq.n	80090da <__swsetup_r+0x9a>
 80090d2:	4621      	mov	r1, r4
 80090d4:	4630      	mov	r0, r6
 80090d6:	f001 fc13 	bl	800a900 <__smakebuf_r>
 80090da:	89a0      	ldrh	r0, [r4, #12]
 80090dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80090e0:	f010 0301 	ands.w	r3, r0, #1
 80090e4:	d00a      	beq.n	80090fc <__swsetup_r+0xbc>
 80090e6:	2300      	movs	r3, #0
 80090e8:	60a3      	str	r3, [r4, #8]
 80090ea:	6963      	ldr	r3, [r4, #20]
 80090ec:	425b      	negs	r3, r3
 80090ee:	61a3      	str	r3, [r4, #24]
 80090f0:	6923      	ldr	r3, [r4, #16]
 80090f2:	b943      	cbnz	r3, 8009106 <__swsetup_r+0xc6>
 80090f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80090f8:	d1ba      	bne.n	8009070 <__swsetup_r+0x30>
 80090fa:	bd70      	pop	{r4, r5, r6, pc}
 80090fc:	0781      	lsls	r1, r0, #30
 80090fe:	bf58      	it	pl
 8009100:	6963      	ldrpl	r3, [r4, #20]
 8009102:	60a3      	str	r3, [r4, #8]
 8009104:	e7f4      	b.n	80090f0 <__swsetup_r+0xb0>
 8009106:	2000      	movs	r0, #0
 8009108:	e7f7      	b.n	80090fa <__swsetup_r+0xba>
 800910a:	bf00      	nop
 800910c:	2000000c 	.word	0x2000000c
 8009110:	0800c0ec 	.word	0x0800c0ec
 8009114:	0800c10c 	.word	0x0800c10c
 8009118:	0800c0cc 	.word	0x0800c0cc

0800911c <_close_r>:
 800911c:	b538      	push	{r3, r4, r5, lr}
 800911e:	4d06      	ldr	r5, [pc, #24]	; (8009138 <_close_r+0x1c>)
 8009120:	2300      	movs	r3, #0
 8009122:	4604      	mov	r4, r0
 8009124:	4608      	mov	r0, r1
 8009126:	602b      	str	r3, [r5, #0]
 8009128:	f7f8 fb33 	bl	8001792 <_close>
 800912c:	1c43      	adds	r3, r0, #1
 800912e:	d102      	bne.n	8009136 <_close_r+0x1a>
 8009130:	682b      	ldr	r3, [r5, #0]
 8009132:	b103      	cbz	r3, 8009136 <_close_r+0x1a>
 8009134:	6023      	str	r3, [r4, #0]
 8009136:	bd38      	pop	{r3, r4, r5, pc}
 8009138:	200007b0 	.word	0x200007b0

0800913c <quorem>:
 800913c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009140:	6903      	ldr	r3, [r0, #16]
 8009142:	690c      	ldr	r4, [r1, #16]
 8009144:	42a3      	cmp	r3, r4
 8009146:	4607      	mov	r7, r0
 8009148:	f2c0 8081 	blt.w	800924e <quorem+0x112>
 800914c:	3c01      	subs	r4, #1
 800914e:	f101 0814 	add.w	r8, r1, #20
 8009152:	f100 0514 	add.w	r5, r0, #20
 8009156:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800915a:	9301      	str	r3, [sp, #4]
 800915c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009160:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009164:	3301      	adds	r3, #1
 8009166:	429a      	cmp	r2, r3
 8009168:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800916c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009170:	fbb2 f6f3 	udiv	r6, r2, r3
 8009174:	d331      	bcc.n	80091da <quorem+0x9e>
 8009176:	f04f 0e00 	mov.w	lr, #0
 800917a:	4640      	mov	r0, r8
 800917c:	46ac      	mov	ip, r5
 800917e:	46f2      	mov	sl, lr
 8009180:	f850 2b04 	ldr.w	r2, [r0], #4
 8009184:	b293      	uxth	r3, r2
 8009186:	fb06 e303 	mla	r3, r6, r3, lr
 800918a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800918e:	b29b      	uxth	r3, r3
 8009190:	ebaa 0303 	sub.w	r3, sl, r3
 8009194:	f8dc a000 	ldr.w	sl, [ip]
 8009198:	0c12      	lsrs	r2, r2, #16
 800919a:	fa13 f38a 	uxtah	r3, r3, sl
 800919e:	fb06 e202 	mla	r2, r6, r2, lr
 80091a2:	9300      	str	r3, [sp, #0]
 80091a4:	9b00      	ldr	r3, [sp, #0]
 80091a6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80091aa:	b292      	uxth	r2, r2
 80091ac:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80091b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091b4:	f8bd 3000 	ldrh.w	r3, [sp]
 80091b8:	4581      	cmp	r9, r0
 80091ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091be:	f84c 3b04 	str.w	r3, [ip], #4
 80091c2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80091c6:	d2db      	bcs.n	8009180 <quorem+0x44>
 80091c8:	f855 300b 	ldr.w	r3, [r5, fp]
 80091cc:	b92b      	cbnz	r3, 80091da <quorem+0x9e>
 80091ce:	9b01      	ldr	r3, [sp, #4]
 80091d0:	3b04      	subs	r3, #4
 80091d2:	429d      	cmp	r5, r3
 80091d4:	461a      	mov	r2, r3
 80091d6:	d32e      	bcc.n	8009236 <quorem+0xfa>
 80091d8:	613c      	str	r4, [r7, #16]
 80091da:	4638      	mov	r0, r7
 80091dc:	f001 feb6 	bl	800af4c <__mcmp>
 80091e0:	2800      	cmp	r0, #0
 80091e2:	db24      	blt.n	800922e <quorem+0xf2>
 80091e4:	3601      	adds	r6, #1
 80091e6:	4628      	mov	r0, r5
 80091e8:	f04f 0c00 	mov.w	ip, #0
 80091ec:	f858 2b04 	ldr.w	r2, [r8], #4
 80091f0:	f8d0 e000 	ldr.w	lr, [r0]
 80091f4:	b293      	uxth	r3, r2
 80091f6:	ebac 0303 	sub.w	r3, ip, r3
 80091fa:	0c12      	lsrs	r2, r2, #16
 80091fc:	fa13 f38e 	uxtah	r3, r3, lr
 8009200:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009204:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009208:	b29b      	uxth	r3, r3
 800920a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800920e:	45c1      	cmp	r9, r8
 8009210:	f840 3b04 	str.w	r3, [r0], #4
 8009214:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009218:	d2e8      	bcs.n	80091ec <quorem+0xb0>
 800921a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800921e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009222:	b922      	cbnz	r2, 800922e <quorem+0xf2>
 8009224:	3b04      	subs	r3, #4
 8009226:	429d      	cmp	r5, r3
 8009228:	461a      	mov	r2, r3
 800922a:	d30a      	bcc.n	8009242 <quorem+0x106>
 800922c:	613c      	str	r4, [r7, #16]
 800922e:	4630      	mov	r0, r6
 8009230:	b003      	add	sp, #12
 8009232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009236:	6812      	ldr	r2, [r2, #0]
 8009238:	3b04      	subs	r3, #4
 800923a:	2a00      	cmp	r2, #0
 800923c:	d1cc      	bne.n	80091d8 <quorem+0x9c>
 800923e:	3c01      	subs	r4, #1
 8009240:	e7c7      	b.n	80091d2 <quorem+0x96>
 8009242:	6812      	ldr	r2, [r2, #0]
 8009244:	3b04      	subs	r3, #4
 8009246:	2a00      	cmp	r2, #0
 8009248:	d1f0      	bne.n	800922c <quorem+0xf0>
 800924a:	3c01      	subs	r4, #1
 800924c:	e7eb      	b.n	8009226 <quorem+0xea>
 800924e:	2000      	movs	r0, #0
 8009250:	e7ee      	b.n	8009230 <quorem+0xf4>
 8009252:	0000      	movs	r0, r0
 8009254:	0000      	movs	r0, r0
	...

08009258 <_dtoa_r>:
 8009258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800925c:	ed2d 8b04 	vpush	{d8-d9}
 8009260:	ec57 6b10 	vmov	r6, r7, d0
 8009264:	b093      	sub	sp, #76	; 0x4c
 8009266:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009268:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800926c:	9106      	str	r1, [sp, #24]
 800926e:	ee10 aa10 	vmov	sl, s0
 8009272:	4604      	mov	r4, r0
 8009274:	9209      	str	r2, [sp, #36]	; 0x24
 8009276:	930c      	str	r3, [sp, #48]	; 0x30
 8009278:	46bb      	mov	fp, r7
 800927a:	b975      	cbnz	r5, 800929a <_dtoa_r+0x42>
 800927c:	2010      	movs	r0, #16
 800927e:	f001 fb7f 	bl	800a980 <malloc>
 8009282:	4602      	mov	r2, r0
 8009284:	6260      	str	r0, [r4, #36]	; 0x24
 8009286:	b920      	cbnz	r0, 8009292 <_dtoa_r+0x3a>
 8009288:	4ba7      	ldr	r3, [pc, #668]	; (8009528 <_dtoa_r+0x2d0>)
 800928a:	21ea      	movs	r1, #234	; 0xea
 800928c:	48a7      	ldr	r0, [pc, #668]	; (800952c <_dtoa_r+0x2d4>)
 800928e:	f002 fc4d 	bl	800bb2c <__assert_func>
 8009292:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009296:	6005      	str	r5, [r0, #0]
 8009298:	60c5      	str	r5, [r0, #12]
 800929a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800929c:	6819      	ldr	r1, [r3, #0]
 800929e:	b151      	cbz	r1, 80092b6 <_dtoa_r+0x5e>
 80092a0:	685a      	ldr	r2, [r3, #4]
 80092a2:	604a      	str	r2, [r1, #4]
 80092a4:	2301      	movs	r3, #1
 80092a6:	4093      	lsls	r3, r2
 80092a8:	608b      	str	r3, [r1, #8]
 80092aa:	4620      	mov	r0, r4
 80092ac:	f001 fbc2 	bl	800aa34 <_Bfree>
 80092b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092b2:	2200      	movs	r2, #0
 80092b4:	601a      	str	r2, [r3, #0]
 80092b6:	1e3b      	subs	r3, r7, #0
 80092b8:	bfaa      	itet	ge
 80092ba:	2300      	movge	r3, #0
 80092bc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80092c0:	f8c8 3000 	strge.w	r3, [r8]
 80092c4:	4b9a      	ldr	r3, [pc, #616]	; (8009530 <_dtoa_r+0x2d8>)
 80092c6:	bfbc      	itt	lt
 80092c8:	2201      	movlt	r2, #1
 80092ca:	f8c8 2000 	strlt.w	r2, [r8]
 80092ce:	ea33 030b 	bics.w	r3, r3, fp
 80092d2:	d11b      	bne.n	800930c <_dtoa_r+0xb4>
 80092d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092d6:	f242 730f 	movw	r3, #9999	; 0x270f
 80092da:	6013      	str	r3, [r2, #0]
 80092dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80092e0:	4333      	orrs	r3, r6
 80092e2:	f000 8592 	beq.w	8009e0a <_dtoa_r+0xbb2>
 80092e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092e8:	b963      	cbnz	r3, 8009304 <_dtoa_r+0xac>
 80092ea:	4b92      	ldr	r3, [pc, #584]	; (8009534 <_dtoa_r+0x2dc>)
 80092ec:	e022      	b.n	8009334 <_dtoa_r+0xdc>
 80092ee:	4b92      	ldr	r3, [pc, #584]	; (8009538 <_dtoa_r+0x2e0>)
 80092f0:	9301      	str	r3, [sp, #4]
 80092f2:	3308      	adds	r3, #8
 80092f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80092f6:	6013      	str	r3, [r2, #0]
 80092f8:	9801      	ldr	r0, [sp, #4]
 80092fa:	b013      	add	sp, #76	; 0x4c
 80092fc:	ecbd 8b04 	vpop	{d8-d9}
 8009300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009304:	4b8b      	ldr	r3, [pc, #556]	; (8009534 <_dtoa_r+0x2dc>)
 8009306:	9301      	str	r3, [sp, #4]
 8009308:	3303      	adds	r3, #3
 800930a:	e7f3      	b.n	80092f4 <_dtoa_r+0x9c>
 800930c:	2200      	movs	r2, #0
 800930e:	2300      	movs	r3, #0
 8009310:	4650      	mov	r0, sl
 8009312:	4659      	mov	r1, fp
 8009314:	f7f7 fbd8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009318:	ec4b ab19 	vmov	d9, sl, fp
 800931c:	4680      	mov	r8, r0
 800931e:	b158      	cbz	r0, 8009338 <_dtoa_r+0xe0>
 8009320:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009322:	2301      	movs	r3, #1
 8009324:	6013      	str	r3, [r2, #0]
 8009326:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009328:	2b00      	cmp	r3, #0
 800932a:	f000 856b 	beq.w	8009e04 <_dtoa_r+0xbac>
 800932e:	4883      	ldr	r0, [pc, #524]	; (800953c <_dtoa_r+0x2e4>)
 8009330:	6018      	str	r0, [r3, #0]
 8009332:	1e43      	subs	r3, r0, #1
 8009334:	9301      	str	r3, [sp, #4]
 8009336:	e7df      	b.n	80092f8 <_dtoa_r+0xa0>
 8009338:	ec4b ab10 	vmov	d0, sl, fp
 800933c:	aa10      	add	r2, sp, #64	; 0x40
 800933e:	a911      	add	r1, sp, #68	; 0x44
 8009340:	4620      	mov	r0, r4
 8009342:	f001 ff25 	bl	800b190 <__d2b>
 8009346:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800934a:	ee08 0a10 	vmov	s16, r0
 800934e:	2d00      	cmp	r5, #0
 8009350:	f000 8084 	beq.w	800945c <_dtoa_r+0x204>
 8009354:	ee19 3a90 	vmov	r3, s19
 8009358:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800935c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009360:	4656      	mov	r6, sl
 8009362:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009366:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800936a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800936e:	4b74      	ldr	r3, [pc, #464]	; (8009540 <_dtoa_r+0x2e8>)
 8009370:	2200      	movs	r2, #0
 8009372:	4630      	mov	r0, r6
 8009374:	4639      	mov	r1, r7
 8009376:	f7f6 ff87 	bl	8000288 <__aeabi_dsub>
 800937a:	a365      	add	r3, pc, #404	; (adr r3, 8009510 <_dtoa_r+0x2b8>)
 800937c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009380:	f7f7 f93a 	bl	80005f8 <__aeabi_dmul>
 8009384:	a364      	add	r3, pc, #400	; (adr r3, 8009518 <_dtoa_r+0x2c0>)
 8009386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800938a:	f7f6 ff7f 	bl	800028c <__adddf3>
 800938e:	4606      	mov	r6, r0
 8009390:	4628      	mov	r0, r5
 8009392:	460f      	mov	r7, r1
 8009394:	f7f7 f8c6 	bl	8000524 <__aeabi_i2d>
 8009398:	a361      	add	r3, pc, #388	; (adr r3, 8009520 <_dtoa_r+0x2c8>)
 800939a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800939e:	f7f7 f92b 	bl	80005f8 <__aeabi_dmul>
 80093a2:	4602      	mov	r2, r0
 80093a4:	460b      	mov	r3, r1
 80093a6:	4630      	mov	r0, r6
 80093a8:	4639      	mov	r1, r7
 80093aa:	f7f6 ff6f 	bl	800028c <__adddf3>
 80093ae:	4606      	mov	r6, r0
 80093b0:	460f      	mov	r7, r1
 80093b2:	f7f7 fbd1 	bl	8000b58 <__aeabi_d2iz>
 80093b6:	2200      	movs	r2, #0
 80093b8:	9000      	str	r0, [sp, #0]
 80093ba:	2300      	movs	r3, #0
 80093bc:	4630      	mov	r0, r6
 80093be:	4639      	mov	r1, r7
 80093c0:	f7f7 fb8c 	bl	8000adc <__aeabi_dcmplt>
 80093c4:	b150      	cbz	r0, 80093dc <_dtoa_r+0x184>
 80093c6:	9800      	ldr	r0, [sp, #0]
 80093c8:	f7f7 f8ac 	bl	8000524 <__aeabi_i2d>
 80093cc:	4632      	mov	r2, r6
 80093ce:	463b      	mov	r3, r7
 80093d0:	f7f7 fb7a 	bl	8000ac8 <__aeabi_dcmpeq>
 80093d4:	b910      	cbnz	r0, 80093dc <_dtoa_r+0x184>
 80093d6:	9b00      	ldr	r3, [sp, #0]
 80093d8:	3b01      	subs	r3, #1
 80093da:	9300      	str	r3, [sp, #0]
 80093dc:	9b00      	ldr	r3, [sp, #0]
 80093de:	2b16      	cmp	r3, #22
 80093e0:	d85a      	bhi.n	8009498 <_dtoa_r+0x240>
 80093e2:	9a00      	ldr	r2, [sp, #0]
 80093e4:	4b57      	ldr	r3, [pc, #348]	; (8009544 <_dtoa_r+0x2ec>)
 80093e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ee:	ec51 0b19 	vmov	r0, r1, d9
 80093f2:	f7f7 fb73 	bl	8000adc <__aeabi_dcmplt>
 80093f6:	2800      	cmp	r0, #0
 80093f8:	d050      	beq.n	800949c <_dtoa_r+0x244>
 80093fa:	9b00      	ldr	r3, [sp, #0]
 80093fc:	3b01      	subs	r3, #1
 80093fe:	9300      	str	r3, [sp, #0]
 8009400:	2300      	movs	r3, #0
 8009402:	930b      	str	r3, [sp, #44]	; 0x2c
 8009404:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009406:	1b5d      	subs	r5, r3, r5
 8009408:	1e6b      	subs	r3, r5, #1
 800940a:	9305      	str	r3, [sp, #20]
 800940c:	bf45      	ittet	mi
 800940e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009412:	9304      	strmi	r3, [sp, #16]
 8009414:	2300      	movpl	r3, #0
 8009416:	2300      	movmi	r3, #0
 8009418:	bf4c      	ite	mi
 800941a:	9305      	strmi	r3, [sp, #20]
 800941c:	9304      	strpl	r3, [sp, #16]
 800941e:	9b00      	ldr	r3, [sp, #0]
 8009420:	2b00      	cmp	r3, #0
 8009422:	db3d      	blt.n	80094a0 <_dtoa_r+0x248>
 8009424:	9b05      	ldr	r3, [sp, #20]
 8009426:	9a00      	ldr	r2, [sp, #0]
 8009428:	920a      	str	r2, [sp, #40]	; 0x28
 800942a:	4413      	add	r3, r2
 800942c:	9305      	str	r3, [sp, #20]
 800942e:	2300      	movs	r3, #0
 8009430:	9307      	str	r3, [sp, #28]
 8009432:	9b06      	ldr	r3, [sp, #24]
 8009434:	2b09      	cmp	r3, #9
 8009436:	f200 8089 	bhi.w	800954c <_dtoa_r+0x2f4>
 800943a:	2b05      	cmp	r3, #5
 800943c:	bfc4      	itt	gt
 800943e:	3b04      	subgt	r3, #4
 8009440:	9306      	strgt	r3, [sp, #24]
 8009442:	9b06      	ldr	r3, [sp, #24]
 8009444:	f1a3 0302 	sub.w	r3, r3, #2
 8009448:	bfcc      	ite	gt
 800944a:	2500      	movgt	r5, #0
 800944c:	2501      	movle	r5, #1
 800944e:	2b03      	cmp	r3, #3
 8009450:	f200 8087 	bhi.w	8009562 <_dtoa_r+0x30a>
 8009454:	e8df f003 	tbb	[pc, r3]
 8009458:	59383a2d 	.word	0x59383a2d
 800945c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009460:	441d      	add	r5, r3
 8009462:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009466:	2b20      	cmp	r3, #32
 8009468:	bfc1      	itttt	gt
 800946a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800946e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009472:	fa0b f303 	lslgt.w	r3, fp, r3
 8009476:	fa26 f000 	lsrgt.w	r0, r6, r0
 800947a:	bfda      	itte	le
 800947c:	f1c3 0320 	rsble	r3, r3, #32
 8009480:	fa06 f003 	lslle.w	r0, r6, r3
 8009484:	4318      	orrgt	r0, r3
 8009486:	f7f7 f83d 	bl	8000504 <__aeabi_ui2d>
 800948a:	2301      	movs	r3, #1
 800948c:	4606      	mov	r6, r0
 800948e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009492:	3d01      	subs	r5, #1
 8009494:	930e      	str	r3, [sp, #56]	; 0x38
 8009496:	e76a      	b.n	800936e <_dtoa_r+0x116>
 8009498:	2301      	movs	r3, #1
 800949a:	e7b2      	b.n	8009402 <_dtoa_r+0x1aa>
 800949c:	900b      	str	r0, [sp, #44]	; 0x2c
 800949e:	e7b1      	b.n	8009404 <_dtoa_r+0x1ac>
 80094a0:	9b04      	ldr	r3, [sp, #16]
 80094a2:	9a00      	ldr	r2, [sp, #0]
 80094a4:	1a9b      	subs	r3, r3, r2
 80094a6:	9304      	str	r3, [sp, #16]
 80094a8:	4253      	negs	r3, r2
 80094aa:	9307      	str	r3, [sp, #28]
 80094ac:	2300      	movs	r3, #0
 80094ae:	930a      	str	r3, [sp, #40]	; 0x28
 80094b0:	e7bf      	b.n	8009432 <_dtoa_r+0x1da>
 80094b2:	2300      	movs	r3, #0
 80094b4:	9308      	str	r3, [sp, #32]
 80094b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	dc55      	bgt.n	8009568 <_dtoa_r+0x310>
 80094bc:	2301      	movs	r3, #1
 80094be:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80094c2:	461a      	mov	r2, r3
 80094c4:	9209      	str	r2, [sp, #36]	; 0x24
 80094c6:	e00c      	b.n	80094e2 <_dtoa_r+0x28a>
 80094c8:	2301      	movs	r3, #1
 80094ca:	e7f3      	b.n	80094b4 <_dtoa_r+0x25c>
 80094cc:	2300      	movs	r3, #0
 80094ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094d0:	9308      	str	r3, [sp, #32]
 80094d2:	9b00      	ldr	r3, [sp, #0]
 80094d4:	4413      	add	r3, r2
 80094d6:	9302      	str	r3, [sp, #8]
 80094d8:	3301      	adds	r3, #1
 80094da:	2b01      	cmp	r3, #1
 80094dc:	9303      	str	r3, [sp, #12]
 80094de:	bfb8      	it	lt
 80094e0:	2301      	movlt	r3, #1
 80094e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80094e4:	2200      	movs	r2, #0
 80094e6:	6042      	str	r2, [r0, #4]
 80094e8:	2204      	movs	r2, #4
 80094ea:	f102 0614 	add.w	r6, r2, #20
 80094ee:	429e      	cmp	r6, r3
 80094f0:	6841      	ldr	r1, [r0, #4]
 80094f2:	d93d      	bls.n	8009570 <_dtoa_r+0x318>
 80094f4:	4620      	mov	r0, r4
 80094f6:	f001 fa5d 	bl	800a9b4 <_Balloc>
 80094fa:	9001      	str	r0, [sp, #4]
 80094fc:	2800      	cmp	r0, #0
 80094fe:	d13b      	bne.n	8009578 <_dtoa_r+0x320>
 8009500:	4b11      	ldr	r3, [pc, #68]	; (8009548 <_dtoa_r+0x2f0>)
 8009502:	4602      	mov	r2, r0
 8009504:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009508:	e6c0      	b.n	800928c <_dtoa_r+0x34>
 800950a:	2301      	movs	r3, #1
 800950c:	e7df      	b.n	80094ce <_dtoa_r+0x276>
 800950e:	bf00      	nop
 8009510:	636f4361 	.word	0x636f4361
 8009514:	3fd287a7 	.word	0x3fd287a7
 8009518:	8b60c8b3 	.word	0x8b60c8b3
 800951c:	3fc68a28 	.word	0x3fc68a28
 8009520:	509f79fb 	.word	0x509f79fb
 8009524:	3fd34413 	.word	0x3fd34413
 8009528:	0800c046 	.word	0x0800c046
 800952c:	0800c05d 	.word	0x0800c05d
 8009530:	7ff00000 	.word	0x7ff00000
 8009534:	0800c042 	.word	0x0800c042
 8009538:	0800c039 	.word	0x0800c039
 800953c:	0800beb9 	.word	0x0800beb9
 8009540:	3ff80000 	.word	0x3ff80000
 8009544:	0800c230 	.word	0x0800c230
 8009548:	0800c0b8 	.word	0x0800c0b8
 800954c:	2501      	movs	r5, #1
 800954e:	2300      	movs	r3, #0
 8009550:	9306      	str	r3, [sp, #24]
 8009552:	9508      	str	r5, [sp, #32]
 8009554:	f04f 33ff 	mov.w	r3, #4294967295
 8009558:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800955c:	2200      	movs	r2, #0
 800955e:	2312      	movs	r3, #18
 8009560:	e7b0      	b.n	80094c4 <_dtoa_r+0x26c>
 8009562:	2301      	movs	r3, #1
 8009564:	9308      	str	r3, [sp, #32]
 8009566:	e7f5      	b.n	8009554 <_dtoa_r+0x2fc>
 8009568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800956a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800956e:	e7b8      	b.n	80094e2 <_dtoa_r+0x28a>
 8009570:	3101      	adds	r1, #1
 8009572:	6041      	str	r1, [r0, #4]
 8009574:	0052      	lsls	r2, r2, #1
 8009576:	e7b8      	b.n	80094ea <_dtoa_r+0x292>
 8009578:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800957a:	9a01      	ldr	r2, [sp, #4]
 800957c:	601a      	str	r2, [r3, #0]
 800957e:	9b03      	ldr	r3, [sp, #12]
 8009580:	2b0e      	cmp	r3, #14
 8009582:	f200 809d 	bhi.w	80096c0 <_dtoa_r+0x468>
 8009586:	2d00      	cmp	r5, #0
 8009588:	f000 809a 	beq.w	80096c0 <_dtoa_r+0x468>
 800958c:	9b00      	ldr	r3, [sp, #0]
 800958e:	2b00      	cmp	r3, #0
 8009590:	dd32      	ble.n	80095f8 <_dtoa_r+0x3a0>
 8009592:	4ab7      	ldr	r2, [pc, #732]	; (8009870 <_dtoa_r+0x618>)
 8009594:	f003 030f 	and.w	r3, r3, #15
 8009598:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800959c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80095a0:	9b00      	ldr	r3, [sp, #0]
 80095a2:	05d8      	lsls	r0, r3, #23
 80095a4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80095a8:	d516      	bpl.n	80095d8 <_dtoa_r+0x380>
 80095aa:	4bb2      	ldr	r3, [pc, #712]	; (8009874 <_dtoa_r+0x61c>)
 80095ac:	ec51 0b19 	vmov	r0, r1, d9
 80095b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80095b4:	f7f7 f94a 	bl	800084c <__aeabi_ddiv>
 80095b8:	f007 070f 	and.w	r7, r7, #15
 80095bc:	4682      	mov	sl, r0
 80095be:	468b      	mov	fp, r1
 80095c0:	2503      	movs	r5, #3
 80095c2:	4eac      	ldr	r6, [pc, #688]	; (8009874 <_dtoa_r+0x61c>)
 80095c4:	b957      	cbnz	r7, 80095dc <_dtoa_r+0x384>
 80095c6:	4642      	mov	r2, r8
 80095c8:	464b      	mov	r3, r9
 80095ca:	4650      	mov	r0, sl
 80095cc:	4659      	mov	r1, fp
 80095ce:	f7f7 f93d 	bl	800084c <__aeabi_ddiv>
 80095d2:	4682      	mov	sl, r0
 80095d4:	468b      	mov	fp, r1
 80095d6:	e028      	b.n	800962a <_dtoa_r+0x3d2>
 80095d8:	2502      	movs	r5, #2
 80095da:	e7f2      	b.n	80095c2 <_dtoa_r+0x36a>
 80095dc:	07f9      	lsls	r1, r7, #31
 80095de:	d508      	bpl.n	80095f2 <_dtoa_r+0x39a>
 80095e0:	4640      	mov	r0, r8
 80095e2:	4649      	mov	r1, r9
 80095e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80095e8:	f7f7 f806 	bl	80005f8 <__aeabi_dmul>
 80095ec:	3501      	adds	r5, #1
 80095ee:	4680      	mov	r8, r0
 80095f0:	4689      	mov	r9, r1
 80095f2:	107f      	asrs	r7, r7, #1
 80095f4:	3608      	adds	r6, #8
 80095f6:	e7e5      	b.n	80095c4 <_dtoa_r+0x36c>
 80095f8:	f000 809b 	beq.w	8009732 <_dtoa_r+0x4da>
 80095fc:	9b00      	ldr	r3, [sp, #0]
 80095fe:	4f9d      	ldr	r7, [pc, #628]	; (8009874 <_dtoa_r+0x61c>)
 8009600:	425e      	negs	r6, r3
 8009602:	4b9b      	ldr	r3, [pc, #620]	; (8009870 <_dtoa_r+0x618>)
 8009604:	f006 020f 	and.w	r2, r6, #15
 8009608:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800960c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009610:	ec51 0b19 	vmov	r0, r1, d9
 8009614:	f7f6 fff0 	bl	80005f8 <__aeabi_dmul>
 8009618:	1136      	asrs	r6, r6, #4
 800961a:	4682      	mov	sl, r0
 800961c:	468b      	mov	fp, r1
 800961e:	2300      	movs	r3, #0
 8009620:	2502      	movs	r5, #2
 8009622:	2e00      	cmp	r6, #0
 8009624:	d17a      	bne.n	800971c <_dtoa_r+0x4c4>
 8009626:	2b00      	cmp	r3, #0
 8009628:	d1d3      	bne.n	80095d2 <_dtoa_r+0x37a>
 800962a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800962c:	2b00      	cmp	r3, #0
 800962e:	f000 8082 	beq.w	8009736 <_dtoa_r+0x4de>
 8009632:	4b91      	ldr	r3, [pc, #580]	; (8009878 <_dtoa_r+0x620>)
 8009634:	2200      	movs	r2, #0
 8009636:	4650      	mov	r0, sl
 8009638:	4659      	mov	r1, fp
 800963a:	f7f7 fa4f 	bl	8000adc <__aeabi_dcmplt>
 800963e:	2800      	cmp	r0, #0
 8009640:	d079      	beq.n	8009736 <_dtoa_r+0x4de>
 8009642:	9b03      	ldr	r3, [sp, #12]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d076      	beq.n	8009736 <_dtoa_r+0x4de>
 8009648:	9b02      	ldr	r3, [sp, #8]
 800964a:	2b00      	cmp	r3, #0
 800964c:	dd36      	ble.n	80096bc <_dtoa_r+0x464>
 800964e:	9b00      	ldr	r3, [sp, #0]
 8009650:	4650      	mov	r0, sl
 8009652:	4659      	mov	r1, fp
 8009654:	1e5f      	subs	r7, r3, #1
 8009656:	2200      	movs	r2, #0
 8009658:	4b88      	ldr	r3, [pc, #544]	; (800987c <_dtoa_r+0x624>)
 800965a:	f7f6 ffcd 	bl	80005f8 <__aeabi_dmul>
 800965e:	9e02      	ldr	r6, [sp, #8]
 8009660:	4682      	mov	sl, r0
 8009662:	468b      	mov	fp, r1
 8009664:	3501      	adds	r5, #1
 8009666:	4628      	mov	r0, r5
 8009668:	f7f6 ff5c 	bl	8000524 <__aeabi_i2d>
 800966c:	4652      	mov	r2, sl
 800966e:	465b      	mov	r3, fp
 8009670:	f7f6 ffc2 	bl	80005f8 <__aeabi_dmul>
 8009674:	4b82      	ldr	r3, [pc, #520]	; (8009880 <_dtoa_r+0x628>)
 8009676:	2200      	movs	r2, #0
 8009678:	f7f6 fe08 	bl	800028c <__adddf3>
 800967c:	46d0      	mov	r8, sl
 800967e:	46d9      	mov	r9, fp
 8009680:	4682      	mov	sl, r0
 8009682:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009686:	2e00      	cmp	r6, #0
 8009688:	d158      	bne.n	800973c <_dtoa_r+0x4e4>
 800968a:	4b7e      	ldr	r3, [pc, #504]	; (8009884 <_dtoa_r+0x62c>)
 800968c:	2200      	movs	r2, #0
 800968e:	4640      	mov	r0, r8
 8009690:	4649      	mov	r1, r9
 8009692:	f7f6 fdf9 	bl	8000288 <__aeabi_dsub>
 8009696:	4652      	mov	r2, sl
 8009698:	465b      	mov	r3, fp
 800969a:	4680      	mov	r8, r0
 800969c:	4689      	mov	r9, r1
 800969e:	f7f7 fa3b 	bl	8000b18 <__aeabi_dcmpgt>
 80096a2:	2800      	cmp	r0, #0
 80096a4:	f040 8295 	bne.w	8009bd2 <_dtoa_r+0x97a>
 80096a8:	4652      	mov	r2, sl
 80096aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80096ae:	4640      	mov	r0, r8
 80096b0:	4649      	mov	r1, r9
 80096b2:	f7f7 fa13 	bl	8000adc <__aeabi_dcmplt>
 80096b6:	2800      	cmp	r0, #0
 80096b8:	f040 8289 	bne.w	8009bce <_dtoa_r+0x976>
 80096bc:	ec5b ab19 	vmov	sl, fp, d9
 80096c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	f2c0 8148 	blt.w	8009958 <_dtoa_r+0x700>
 80096c8:	9a00      	ldr	r2, [sp, #0]
 80096ca:	2a0e      	cmp	r2, #14
 80096cc:	f300 8144 	bgt.w	8009958 <_dtoa_r+0x700>
 80096d0:	4b67      	ldr	r3, [pc, #412]	; (8009870 <_dtoa_r+0x618>)
 80096d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80096da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096dc:	2b00      	cmp	r3, #0
 80096de:	f280 80d5 	bge.w	800988c <_dtoa_r+0x634>
 80096e2:	9b03      	ldr	r3, [sp, #12]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	f300 80d1 	bgt.w	800988c <_dtoa_r+0x634>
 80096ea:	f040 826f 	bne.w	8009bcc <_dtoa_r+0x974>
 80096ee:	4b65      	ldr	r3, [pc, #404]	; (8009884 <_dtoa_r+0x62c>)
 80096f0:	2200      	movs	r2, #0
 80096f2:	4640      	mov	r0, r8
 80096f4:	4649      	mov	r1, r9
 80096f6:	f7f6 ff7f 	bl	80005f8 <__aeabi_dmul>
 80096fa:	4652      	mov	r2, sl
 80096fc:	465b      	mov	r3, fp
 80096fe:	f7f7 fa01 	bl	8000b04 <__aeabi_dcmpge>
 8009702:	9e03      	ldr	r6, [sp, #12]
 8009704:	4637      	mov	r7, r6
 8009706:	2800      	cmp	r0, #0
 8009708:	f040 8245 	bne.w	8009b96 <_dtoa_r+0x93e>
 800970c:	9d01      	ldr	r5, [sp, #4]
 800970e:	2331      	movs	r3, #49	; 0x31
 8009710:	f805 3b01 	strb.w	r3, [r5], #1
 8009714:	9b00      	ldr	r3, [sp, #0]
 8009716:	3301      	adds	r3, #1
 8009718:	9300      	str	r3, [sp, #0]
 800971a:	e240      	b.n	8009b9e <_dtoa_r+0x946>
 800971c:	07f2      	lsls	r2, r6, #31
 800971e:	d505      	bpl.n	800972c <_dtoa_r+0x4d4>
 8009720:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009724:	f7f6 ff68 	bl	80005f8 <__aeabi_dmul>
 8009728:	3501      	adds	r5, #1
 800972a:	2301      	movs	r3, #1
 800972c:	1076      	asrs	r6, r6, #1
 800972e:	3708      	adds	r7, #8
 8009730:	e777      	b.n	8009622 <_dtoa_r+0x3ca>
 8009732:	2502      	movs	r5, #2
 8009734:	e779      	b.n	800962a <_dtoa_r+0x3d2>
 8009736:	9f00      	ldr	r7, [sp, #0]
 8009738:	9e03      	ldr	r6, [sp, #12]
 800973a:	e794      	b.n	8009666 <_dtoa_r+0x40e>
 800973c:	9901      	ldr	r1, [sp, #4]
 800973e:	4b4c      	ldr	r3, [pc, #304]	; (8009870 <_dtoa_r+0x618>)
 8009740:	4431      	add	r1, r6
 8009742:	910d      	str	r1, [sp, #52]	; 0x34
 8009744:	9908      	ldr	r1, [sp, #32]
 8009746:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800974a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800974e:	2900      	cmp	r1, #0
 8009750:	d043      	beq.n	80097da <_dtoa_r+0x582>
 8009752:	494d      	ldr	r1, [pc, #308]	; (8009888 <_dtoa_r+0x630>)
 8009754:	2000      	movs	r0, #0
 8009756:	f7f7 f879 	bl	800084c <__aeabi_ddiv>
 800975a:	4652      	mov	r2, sl
 800975c:	465b      	mov	r3, fp
 800975e:	f7f6 fd93 	bl	8000288 <__aeabi_dsub>
 8009762:	9d01      	ldr	r5, [sp, #4]
 8009764:	4682      	mov	sl, r0
 8009766:	468b      	mov	fp, r1
 8009768:	4649      	mov	r1, r9
 800976a:	4640      	mov	r0, r8
 800976c:	f7f7 f9f4 	bl	8000b58 <__aeabi_d2iz>
 8009770:	4606      	mov	r6, r0
 8009772:	f7f6 fed7 	bl	8000524 <__aeabi_i2d>
 8009776:	4602      	mov	r2, r0
 8009778:	460b      	mov	r3, r1
 800977a:	4640      	mov	r0, r8
 800977c:	4649      	mov	r1, r9
 800977e:	f7f6 fd83 	bl	8000288 <__aeabi_dsub>
 8009782:	3630      	adds	r6, #48	; 0x30
 8009784:	f805 6b01 	strb.w	r6, [r5], #1
 8009788:	4652      	mov	r2, sl
 800978a:	465b      	mov	r3, fp
 800978c:	4680      	mov	r8, r0
 800978e:	4689      	mov	r9, r1
 8009790:	f7f7 f9a4 	bl	8000adc <__aeabi_dcmplt>
 8009794:	2800      	cmp	r0, #0
 8009796:	d163      	bne.n	8009860 <_dtoa_r+0x608>
 8009798:	4642      	mov	r2, r8
 800979a:	464b      	mov	r3, r9
 800979c:	4936      	ldr	r1, [pc, #216]	; (8009878 <_dtoa_r+0x620>)
 800979e:	2000      	movs	r0, #0
 80097a0:	f7f6 fd72 	bl	8000288 <__aeabi_dsub>
 80097a4:	4652      	mov	r2, sl
 80097a6:	465b      	mov	r3, fp
 80097a8:	f7f7 f998 	bl	8000adc <__aeabi_dcmplt>
 80097ac:	2800      	cmp	r0, #0
 80097ae:	f040 80b5 	bne.w	800991c <_dtoa_r+0x6c4>
 80097b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097b4:	429d      	cmp	r5, r3
 80097b6:	d081      	beq.n	80096bc <_dtoa_r+0x464>
 80097b8:	4b30      	ldr	r3, [pc, #192]	; (800987c <_dtoa_r+0x624>)
 80097ba:	2200      	movs	r2, #0
 80097bc:	4650      	mov	r0, sl
 80097be:	4659      	mov	r1, fp
 80097c0:	f7f6 ff1a 	bl	80005f8 <__aeabi_dmul>
 80097c4:	4b2d      	ldr	r3, [pc, #180]	; (800987c <_dtoa_r+0x624>)
 80097c6:	4682      	mov	sl, r0
 80097c8:	468b      	mov	fp, r1
 80097ca:	4640      	mov	r0, r8
 80097cc:	4649      	mov	r1, r9
 80097ce:	2200      	movs	r2, #0
 80097d0:	f7f6 ff12 	bl	80005f8 <__aeabi_dmul>
 80097d4:	4680      	mov	r8, r0
 80097d6:	4689      	mov	r9, r1
 80097d8:	e7c6      	b.n	8009768 <_dtoa_r+0x510>
 80097da:	4650      	mov	r0, sl
 80097dc:	4659      	mov	r1, fp
 80097de:	f7f6 ff0b 	bl	80005f8 <__aeabi_dmul>
 80097e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097e4:	9d01      	ldr	r5, [sp, #4]
 80097e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80097e8:	4682      	mov	sl, r0
 80097ea:	468b      	mov	fp, r1
 80097ec:	4649      	mov	r1, r9
 80097ee:	4640      	mov	r0, r8
 80097f0:	f7f7 f9b2 	bl	8000b58 <__aeabi_d2iz>
 80097f4:	4606      	mov	r6, r0
 80097f6:	f7f6 fe95 	bl	8000524 <__aeabi_i2d>
 80097fa:	3630      	adds	r6, #48	; 0x30
 80097fc:	4602      	mov	r2, r0
 80097fe:	460b      	mov	r3, r1
 8009800:	4640      	mov	r0, r8
 8009802:	4649      	mov	r1, r9
 8009804:	f7f6 fd40 	bl	8000288 <__aeabi_dsub>
 8009808:	f805 6b01 	strb.w	r6, [r5], #1
 800980c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800980e:	429d      	cmp	r5, r3
 8009810:	4680      	mov	r8, r0
 8009812:	4689      	mov	r9, r1
 8009814:	f04f 0200 	mov.w	r2, #0
 8009818:	d124      	bne.n	8009864 <_dtoa_r+0x60c>
 800981a:	4b1b      	ldr	r3, [pc, #108]	; (8009888 <_dtoa_r+0x630>)
 800981c:	4650      	mov	r0, sl
 800981e:	4659      	mov	r1, fp
 8009820:	f7f6 fd34 	bl	800028c <__adddf3>
 8009824:	4602      	mov	r2, r0
 8009826:	460b      	mov	r3, r1
 8009828:	4640      	mov	r0, r8
 800982a:	4649      	mov	r1, r9
 800982c:	f7f7 f974 	bl	8000b18 <__aeabi_dcmpgt>
 8009830:	2800      	cmp	r0, #0
 8009832:	d173      	bne.n	800991c <_dtoa_r+0x6c4>
 8009834:	4652      	mov	r2, sl
 8009836:	465b      	mov	r3, fp
 8009838:	4913      	ldr	r1, [pc, #76]	; (8009888 <_dtoa_r+0x630>)
 800983a:	2000      	movs	r0, #0
 800983c:	f7f6 fd24 	bl	8000288 <__aeabi_dsub>
 8009840:	4602      	mov	r2, r0
 8009842:	460b      	mov	r3, r1
 8009844:	4640      	mov	r0, r8
 8009846:	4649      	mov	r1, r9
 8009848:	f7f7 f948 	bl	8000adc <__aeabi_dcmplt>
 800984c:	2800      	cmp	r0, #0
 800984e:	f43f af35 	beq.w	80096bc <_dtoa_r+0x464>
 8009852:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009854:	1e6b      	subs	r3, r5, #1
 8009856:	930f      	str	r3, [sp, #60]	; 0x3c
 8009858:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800985c:	2b30      	cmp	r3, #48	; 0x30
 800985e:	d0f8      	beq.n	8009852 <_dtoa_r+0x5fa>
 8009860:	9700      	str	r7, [sp, #0]
 8009862:	e049      	b.n	80098f8 <_dtoa_r+0x6a0>
 8009864:	4b05      	ldr	r3, [pc, #20]	; (800987c <_dtoa_r+0x624>)
 8009866:	f7f6 fec7 	bl	80005f8 <__aeabi_dmul>
 800986a:	4680      	mov	r8, r0
 800986c:	4689      	mov	r9, r1
 800986e:	e7bd      	b.n	80097ec <_dtoa_r+0x594>
 8009870:	0800c230 	.word	0x0800c230
 8009874:	0800c208 	.word	0x0800c208
 8009878:	3ff00000 	.word	0x3ff00000
 800987c:	40240000 	.word	0x40240000
 8009880:	401c0000 	.word	0x401c0000
 8009884:	40140000 	.word	0x40140000
 8009888:	3fe00000 	.word	0x3fe00000
 800988c:	9d01      	ldr	r5, [sp, #4]
 800988e:	4656      	mov	r6, sl
 8009890:	465f      	mov	r7, fp
 8009892:	4642      	mov	r2, r8
 8009894:	464b      	mov	r3, r9
 8009896:	4630      	mov	r0, r6
 8009898:	4639      	mov	r1, r7
 800989a:	f7f6 ffd7 	bl	800084c <__aeabi_ddiv>
 800989e:	f7f7 f95b 	bl	8000b58 <__aeabi_d2iz>
 80098a2:	4682      	mov	sl, r0
 80098a4:	f7f6 fe3e 	bl	8000524 <__aeabi_i2d>
 80098a8:	4642      	mov	r2, r8
 80098aa:	464b      	mov	r3, r9
 80098ac:	f7f6 fea4 	bl	80005f8 <__aeabi_dmul>
 80098b0:	4602      	mov	r2, r0
 80098b2:	460b      	mov	r3, r1
 80098b4:	4630      	mov	r0, r6
 80098b6:	4639      	mov	r1, r7
 80098b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80098bc:	f7f6 fce4 	bl	8000288 <__aeabi_dsub>
 80098c0:	f805 6b01 	strb.w	r6, [r5], #1
 80098c4:	9e01      	ldr	r6, [sp, #4]
 80098c6:	9f03      	ldr	r7, [sp, #12]
 80098c8:	1bae      	subs	r6, r5, r6
 80098ca:	42b7      	cmp	r7, r6
 80098cc:	4602      	mov	r2, r0
 80098ce:	460b      	mov	r3, r1
 80098d0:	d135      	bne.n	800993e <_dtoa_r+0x6e6>
 80098d2:	f7f6 fcdb 	bl	800028c <__adddf3>
 80098d6:	4642      	mov	r2, r8
 80098d8:	464b      	mov	r3, r9
 80098da:	4606      	mov	r6, r0
 80098dc:	460f      	mov	r7, r1
 80098de:	f7f7 f91b 	bl	8000b18 <__aeabi_dcmpgt>
 80098e2:	b9d0      	cbnz	r0, 800991a <_dtoa_r+0x6c2>
 80098e4:	4642      	mov	r2, r8
 80098e6:	464b      	mov	r3, r9
 80098e8:	4630      	mov	r0, r6
 80098ea:	4639      	mov	r1, r7
 80098ec:	f7f7 f8ec 	bl	8000ac8 <__aeabi_dcmpeq>
 80098f0:	b110      	cbz	r0, 80098f8 <_dtoa_r+0x6a0>
 80098f2:	f01a 0f01 	tst.w	sl, #1
 80098f6:	d110      	bne.n	800991a <_dtoa_r+0x6c2>
 80098f8:	4620      	mov	r0, r4
 80098fa:	ee18 1a10 	vmov	r1, s16
 80098fe:	f001 f899 	bl	800aa34 <_Bfree>
 8009902:	2300      	movs	r3, #0
 8009904:	9800      	ldr	r0, [sp, #0]
 8009906:	702b      	strb	r3, [r5, #0]
 8009908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800990a:	3001      	adds	r0, #1
 800990c:	6018      	str	r0, [r3, #0]
 800990e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009910:	2b00      	cmp	r3, #0
 8009912:	f43f acf1 	beq.w	80092f8 <_dtoa_r+0xa0>
 8009916:	601d      	str	r5, [r3, #0]
 8009918:	e4ee      	b.n	80092f8 <_dtoa_r+0xa0>
 800991a:	9f00      	ldr	r7, [sp, #0]
 800991c:	462b      	mov	r3, r5
 800991e:	461d      	mov	r5, r3
 8009920:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009924:	2a39      	cmp	r2, #57	; 0x39
 8009926:	d106      	bne.n	8009936 <_dtoa_r+0x6de>
 8009928:	9a01      	ldr	r2, [sp, #4]
 800992a:	429a      	cmp	r2, r3
 800992c:	d1f7      	bne.n	800991e <_dtoa_r+0x6c6>
 800992e:	9901      	ldr	r1, [sp, #4]
 8009930:	2230      	movs	r2, #48	; 0x30
 8009932:	3701      	adds	r7, #1
 8009934:	700a      	strb	r2, [r1, #0]
 8009936:	781a      	ldrb	r2, [r3, #0]
 8009938:	3201      	adds	r2, #1
 800993a:	701a      	strb	r2, [r3, #0]
 800993c:	e790      	b.n	8009860 <_dtoa_r+0x608>
 800993e:	4ba6      	ldr	r3, [pc, #664]	; (8009bd8 <_dtoa_r+0x980>)
 8009940:	2200      	movs	r2, #0
 8009942:	f7f6 fe59 	bl	80005f8 <__aeabi_dmul>
 8009946:	2200      	movs	r2, #0
 8009948:	2300      	movs	r3, #0
 800994a:	4606      	mov	r6, r0
 800994c:	460f      	mov	r7, r1
 800994e:	f7f7 f8bb 	bl	8000ac8 <__aeabi_dcmpeq>
 8009952:	2800      	cmp	r0, #0
 8009954:	d09d      	beq.n	8009892 <_dtoa_r+0x63a>
 8009956:	e7cf      	b.n	80098f8 <_dtoa_r+0x6a0>
 8009958:	9a08      	ldr	r2, [sp, #32]
 800995a:	2a00      	cmp	r2, #0
 800995c:	f000 80d7 	beq.w	8009b0e <_dtoa_r+0x8b6>
 8009960:	9a06      	ldr	r2, [sp, #24]
 8009962:	2a01      	cmp	r2, #1
 8009964:	f300 80ba 	bgt.w	8009adc <_dtoa_r+0x884>
 8009968:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800996a:	2a00      	cmp	r2, #0
 800996c:	f000 80b2 	beq.w	8009ad4 <_dtoa_r+0x87c>
 8009970:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009974:	9e07      	ldr	r6, [sp, #28]
 8009976:	9d04      	ldr	r5, [sp, #16]
 8009978:	9a04      	ldr	r2, [sp, #16]
 800997a:	441a      	add	r2, r3
 800997c:	9204      	str	r2, [sp, #16]
 800997e:	9a05      	ldr	r2, [sp, #20]
 8009980:	2101      	movs	r1, #1
 8009982:	441a      	add	r2, r3
 8009984:	4620      	mov	r0, r4
 8009986:	9205      	str	r2, [sp, #20]
 8009988:	f001 f956 	bl	800ac38 <__i2b>
 800998c:	4607      	mov	r7, r0
 800998e:	2d00      	cmp	r5, #0
 8009990:	dd0c      	ble.n	80099ac <_dtoa_r+0x754>
 8009992:	9b05      	ldr	r3, [sp, #20]
 8009994:	2b00      	cmp	r3, #0
 8009996:	dd09      	ble.n	80099ac <_dtoa_r+0x754>
 8009998:	42ab      	cmp	r3, r5
 800999a:	9a04      	ldr	r2, [sp, #16]
 800999c:	bfa8      	it	ge
 800999e:	462b      	movge	r3, r5
 80099a0:	1ad2      	subs	r2, r2, r3
 80099a2:	9204      	str	r2, [sp, #16]
 80099a4:	9a05      	ldr	r2, [sp, #20]
 80099a6:	1aed      	subs	r5, r5, r3
 80099a8:	1ad3      	subs	r3, r2, r3
 80099aa:	9305      	str	r3, [sp, #20]
 80099ac:	9b07      	ldr	r3, [sp, #28]
 80099ae:	b31b      	cbz	r3, 80099f8 <_dtoa_r+0x7a0>
 80099b0:	9b08      	ldr	r3, [sp, #32]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	f000 80af 	beq.w	8009b16 <_dtoa_r+0x8be>
 80099b8:	2e00      	cmp	r6, #0
 80099ba:	dd13      	ble.n	80099e4 <_dtoa_r+0x78c>
 80099bc:	4639      	mov	r1, r7
 80099be:	4632      	mov	r2, r6
 80099c0:	4620      	mov	r0, r4
 80099c2:	f001 f9f9 	bl	800adb8 <__pow5mult>
 80099c6:	ee18 2a10 	vmov	r2, s16
 80099ca:	4601      	mov	r1, r0
 80099cc:	4607      	mov	r7, r0
 80099ce:	4620      	mov	r0, r4
 80099d0:	f001 f948 	bl	800ac64 <__multiply>
 80099d4:	ee18 1a10 	vmov	r1, s16
 80099d8:	4680      	mov	r8, r0
 80099da:	4620      	mov	r0, r4
 80099dc:	f001 f82a 	bl	800aa34 <_Bfree>
 80099e0:	ee08 8a10 	vmov	s16, r8
 80099e4:	9b07      	ldr	r3, [sp, #28]
 80099e6:	1b9a      	subs	r2, r3, r6
 80099e8:	d006      	beq.n	80099f8 <_dtoa_r+0x7a0>
 80099ea:	ee18 1a10 	vmov	r1, s16
 80099ee:	4620      	mov	r0, r4
 80099f0:	f001 f9e2 	bl	800adb8 <__pow5mult>
 80099f4:	ee08 0a10 	vmov	s16, r0
 80099f8:	2101      	movs	r1, #1
 80099fa:	4620      	mov	r0, r4
 80099fc:	f001 f91c 	bl	800ac38 <__i2b>
 8009a00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	4606      	mov	r6, r0
 8009a06:	f340 8088 	ble.w	8009b1a <_dtoa_r+0x8c2>
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	4601      	mov	r1, r0
 8009a0e:	4620      	mov	r0, r4
 8009a10:	f001 f9d2 	bl	800adb8 <__pow5mult>
 8009a14:	9b06      	ldr	r3, [sp, #24]
 8009a16:	2b01      	cmp	r3, #1
 8009a18:	4606      	mov	r6, r0
 8009a1a:	f340 8081 	ble.w	8009b20 <_dtoa_r+0x8c8>
 8009a1e:	f04f 0800 	mov.w	r8, #0
 8009a22:	6933      	ldr	r3, [r6, #16]
 8009a24:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009a28:	6918      	ldr	r0, [r3, #16]
 8009a2a:	f001 f8b5 	bl	800ab98 <__hi0bits>
 8009a2e:	f1c0 0020 	rsb	r0, r0, #32
 8009a32:	9b05      	ldr	r3, [sp, #20]
 8009a34:	4418      	add	r0, r3
 8009a36:	f010 001f 	ands.w	r0, r0, #31
 8009a3a:	f000 8092 	beq.w	8009b62 <_dtoa_r+0x90a>
 8009a3e:	f1c0 0320 	rsb	r3, r0, #32
 8009a42:	2b04      	cmp	r3, #4
 8009a44:	f340 808a 	ble.w	8009b5c <_dtoa_r+0x904>
 8009a48:	f1c0 001c 	rsb	r0, r0, #28
 8009a4c:	9b04      	ldr	r3, [sp, #16]
 8009a4e:	4403      	add	r3, r0
 8009a50:	9304      	str	r3, [sp, #16]
 8009a52:	9b05      	ldr	r3, [sp, #20]
 8009a54:	4403      	add	r3, r0
 8009a56:	4405      	add	r5, r0
 8009a58:	9305      	str	r3, [sp, #20]
 8009a5a:	9b04      	ldr	r3, [sp, #16]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	dd07      	ble.n	8009a70 <_dtoa_r+0x818>
 8009a60:	ee18 1a10 	vmov	r1, s16
 8009a64:	461a      	mov	r2, r3
 8009a66:	4620      	mov	r0, r4
 8009a68:	f001 fa00 	bl	800ae6c <__lshift>
 8009a6c:	ee08 0a10 	vmov	s16, r0
 8009a70:	9b05      	ldr	r3, [sp, #20]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	dd05      	ble.n	8009a82 <_dtoa_r+0x82a>
 8009a76:	4631      	mov	r1, r6
 8009a78:	461a      	mov	r2, r3
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	f001 f9f6 	bl	800ae6c <__lshift>
 8009a80:	4606      	mov	r6, r0
 8009a82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d06e      	beq.n	8009b66 <_dtoa_r+0x90e>
 8009a88:	ee18 0a10 	vmov	r0, s16
 8009a8c:	4631      	mov	r1, r6
 8009a8e:	f001 fa5d 	bl	800af4c <__mcmp>
 8009a92:	2800      	cmp	r0, #0
 8009a94:	da67      	bge.n	8009b66 <_dtoa_r+0x90e>
 8009a96:	9b00      	ldr	r3, [sp, #0]
 8009a98:	3b01      	subs	r3, #1
 8009a9a:	ee18 1a10 	vmov	r1, s16
 8009a9e:	9300      	str	r3, [sp, #0]
 8009aa0:	220a      	movs	r2, #10
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	4620      	mov	r0, r4
 8009aa6:	f000 ffe7 	bl	800aa78 <__multadd>
 8009aaa:	9b08      	ldr	r3, [sp, #32]
 8009aac:	ee08 0a10 	vmov	s16, r0
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	f000 81b1 	beq.w	8009e18 <_dtoa_r+0xbc0>
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	4639      	mov	r1, r7
 8009aba:	220a      	movs	r2, #10
 8009abc:	4620      	mov	r0, r4
 8009abe:	f000 ffdb 	bl	800aa78 <__multadd>
 8009ac2:	9b02      	ldr	r3, [sp, #8]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	4607      	mov	r7, r0
 8009ac8:	f300 808e 	bgt.w	8009be8 <_dtoa_r+0x990>
 8009acc:	9b06      	ldr	r3, [sp, #24]
 8009ace:	2b02      	cmp	r3, #2
 8009ad0:	dc51      	bgt.n	8009b76 <_dtoa_r+0x91e>
 8009ad2:	e089      	b.n	8009be8 <_dtoa_r+0x990>
 8009ad4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009ad6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009ada:	e74b      	b.n	8009974 <_dtoa_r+0x71c>
 8009adc:	9b03      	ldr	r3, [sp, #12]
 8009ade:	1e5e      	subs	r6, r3, #1
 8009ae0:	9b07      	ldr	r3, [sp, #28]
 8009ae2:	42b3      	cmp	r3, r6
 8009ae4:	bfbf      	itttt	lt
 8009ae6:	9b07      	ldrlt	r3, [sp, #28]
 8009ae8:	9607      	strlt	r6, [sp, #28]
 8009aea:	1af2      	sublt	r2, r6, r3
 8009aec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009aee:	bfb6      	itet	lt
 8009af0:	189b      	addlt	r3, r3, r2
 8009af2:	1b9e      	subge	r6, r3, r6
 8009af4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009af6:	9b03      	ldr	r3, [sp, #12]
 8009af8:	bfb8      	it	lt
 8009afa:	2600      	movlt	r6, #0
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	bfb7      	itett	lt
 8009b00:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009b04:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009b08:	1a9d      	sublt	r5, r3, r2
 8009b0a:	2300      	movlt	r3, #0
 8009b0c:	e734      	b.n	8009978 <_dtoa_r+0x720>
 8009b0e:	9e07      	ldr	r6, [sp, #28]
 8009b10:	9d04      	ldr	r5, [sp, #16]
 8009b12:	9f08      	ldr	r7, [sp, #32]
 8009b14:	e73b      	b.n	800998e <_dtoa_r+0x736>
 8009b16:	9a07      	ldr	r2, [sp, #28]
 8009b18:	e767      	b.n	80099ea <_dtoa_r+0x792>
 8009b1a:	9b06      	ldr	r3, [sp, #24]
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	dc18      	bgt.n	8009b52 <_dtoa_r+0x8fa>
 8009b20:	f1ba 0f00 	cmp.w	sl, #0
 8009b24:	d115      	bne.n	8009b52 <_dtoa_r+0x8fa>
 8009b26:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b2a:	b993      	cbnz	r3, 8009b52 <_dtoa_r+0x8fa>
 8009b2c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009b30:	0d1b      	lsrs	r3, r3, #20
 8009b32:	051b      	lsls	r3, r3, #20
 8009b34:	b183      	cbz	r3, 8009b58 <_dtoa_r+0x900>
 8009b36:	9b04      	ldr	r3, [sp, #16]
 8009b38:	3301      	adds	r3, #1
 8009b3a:	9304      	str	r3, [sp, #16]
 8009b3c:	9b05      	ldr	r3, [sp, #20]
 8009b3e:	3301      	adds	r3, #1
 8009b40:	9305      	str	r3, [sp, #20]
 8009b42:	f04f 0801 	mov.w	r8, #1
 8009b46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	f47f af6a 	bne.w	8009a22 <_dtoa_r+0x7ca>
 8009b4e:	2001      	movs	r0, #1
 8009b50:	e76f      	b.n	8009a32 <_dtoa_r+0x7da>
 8009b52:	f04f 0800 	mov.w	r8, #0
 8009b56:	e7f6      	b.n	8009b46 <_dtoa_r+0x8ee>
 8009b58:	4698      	mov	r8, r3
 8009b5a:	e7f4      	b.n	8009b46 <_dtoa_r+0x8ee>
 8009b5c:	f43f af7d 	beq.w	8009a5a <_dtoa_r+0x802>
 8009b60:	4618      	mov	r0, r3
 8009b62:	301c      	adds	r0, #28
 8009b64:	e772      	b.n	8009a4c <_dtoa_r+0x7f4>
 8009b66:	9b03      	ldr	r3, [sp, #12]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	dc37      	bgt.n	8009bdc <_dtoa_r+0x984>
 8009b6c:	9b06      	ldr	r3, [sp, #24]
 8009b6e:	2b02      	cmp	r3, #2
 8009b70:	dd34      	ble.n	8009bdc <_dtoa_r+0x984>
 8009b72:	9b03      	ldr	r3, [sp, #12]
 8009b74:	9302      	str	r3, [sp, #8]
 8009b76:	9b02      	ldr	r3, [sp, #8]
 8009b78:	b96b      	cbnz	r3, 8009b96 <_dtoa_r+0x93e>
 8009b7a:	4631      	mov	r1, r6
 8009b7c:	2205      	movs	r2, #5
 8009b7e:	4620      	mov	r0, r4
 8009b80:	f000 ff7a 	bl	800aa78 <__multadd>
 8009b84:	4601      	mov	r1, r0
 8009b86:	4606      	mov	r6, r0
 8009b88:	ee18 0a10 	vmov	r0, s16
 8009b8c:	f001 f9de 	bl	800af4c <__mcmp>
 8009b90:	2800      	cmp	r0, #0
 8009b92:	f73f adbb 	bgt.w	800970c <_dtoa_r+0x4b4>
 8009b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b98:	9d01      	ldr	r5, [sp, #4]
 8009b9a:	43db      	mvns	r3, r3
 8009b9c:	9300      	str	r3, [sp, #0]
 8009b9e:	f04f 0800 	mov.w	r8, #0
 8009ba2:	4631      	mov	r1, r6
 8009ba4:	4620      	mov	r0, r4
 8009ba6:	f000 ff45 	bl	800aa34 <_Bfree>
 8009baa:	2f00      	cmp	r7, #0
 8009bac:	f43f aea4 	beq.w	80098f8 <_dtoa_r+0x6a0>
 8009bb0:	f1b8 0f00 	cmp.w	r8, #0
 8009bb4:	d005      	beq.n	8009bc2 <_dtoa_r+0x96a>
 8009bb6:	45b8      	cmp	r8, r7
 8009bb8:	d003      	beq.n	8009bc2 <_dtoa_r+0x96a>
 8009bba:	4641      	mov	r1, r8
 8009bbc:	4620      	mov	r0, r4
 8009bbe:	f000 ff39 	bl	800aa34 <_Bfree>
 8009bc2:	4639      	mov	r1, r7
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	f000 ff35 	bl	800aa34 <_Bfree>
 8009bca:	e695      	b.n	80098f8 <_dtoa_r+0x6a0>
 8009bcc:	2600      	movs	r6, #0
 8009bce:	4637      	mov	r7, r6
 8009bd0:	e7e1      	b.n	8009b96 <_dtoa_r+0x93e>
 8009bd2:	9700      	str	r7, [sp, #0]
 8009bd4:	4637      	mov	r7, r6
 8009bd6:	e599      	b.n	800970c <_dtoa_r+0x4b4>
 8009bd8:	40240000 	.word	0x40240000
 8009bdc:	9b08      	ldr	r3, [sp, #32]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	f000 80ca 	beq.w	8009d78 <_dtoa_r+0xb20>
 8009be4:	9b03      	ldr	r3, [sp, #12]
 8009be6:	9302      	str	r3, [sp, #8]
 8009be8:	2d00      	cmp	r5, #0
 8009bea:	dd05      	ble.n	8009bf8 <_dtoa_r+0x9a0>
 8009bec:	4639      	mov	r1, r7
 8009bee:	462a      	mov	r2, r5
 8009bf0:	4620      	mov	r0, r4
 8009bf2:	f001 f93b 	bl	800ae6c <__lshift>
 8009bf6:	4607      	mov	r7, r0
 8009bf8:	f1b8 0f00 	cmp.w	r8, #0
 8009bfc:	d05b      	beq.n	8009cb6 <_dtoa_r+0xa5e>
 8009bfe:	6879      	ldr	r1, [r7, #4]
 8009c00:	4620      	mov	r0, r4
 8009c02:	f000 fed7 	bl	800a9b4 <_Balloc>
 8009c06:	4605      	mov	r5, r0
 8009c08:	b928      	cbnz	r0, 8009c16 <_dtoa_r+0x9be>
 8009c0a:	4b87      	ldr	r3, [pc, #540]	; (8009e28 <_dtoa_r+0xbd0>)
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009c12:	f7ff bb3b 	b.w	800928c <_dtoa_r+0x34>
 8009c16:	693a      	ldr	r2, [r7, #16]
 8009c18:	3202      	adds	r2, #2
 8009c1a:	0092      	lsls	r2, r2, #2
 8009c1c:	f107 010c 	add.w	r1, r7, #12
 8009c20:	300c      	adds	r0, #12
 8009c22:	f7fd fb75 	bl	8007310 <memcpy>
 8009c26:	2201      	movs	r2, #1
 8009c28:	4629      	mov	r1, r5
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	f001 f91e 	bl	800ae6c <__lshift>
 8009c30:	9b01      	ldr	r3, [sp, #4]
 8009c32:	f103 0901 	add.w	r9, r3, #1
 8009c36:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009c3a:	4413      	add	r3, r2
 8009c3c:	9305      	str	r3, [sp, #20]
 8009c3e:	f00a 0301 	and.w	r3, sl, #1
 8009c42:	46b8      	mov	r8, r7
 8009c44:	9304      	str	r3, [sp, #16]
 8009c46:	4607      	mov	r7, r0
 8009c48:	4631      	mov	r1, r6
 8009c4a:	ee18 0a10 	vmov	r0, s16
 8009c4e:	f7ff fa75 	bl	800913c <quorem>
 8009c52:	4641      	mov	r1, r8
 8009c54:	9002      	str	r0, [sp, #8]
 8009c56:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009c5a:	ee18 0a10 	vmov	r0, s16
 8009c5e:	f001 f975 	bl	800af4c <__mcmp>
 8009c62:	463a      	mov	r2, r7
 8009c64:	9003      	str	r0, [sp, #12]
 8009c66:	4631      	mov	r1, r6
 8009c68:	4620      	mov	r0, r4
 8009c6a:	f001 f98b 	bl	800af84 <__mdiff>
 8009c6e:	68c2      	ldr	r2, [r0, #12]
 8009c70:	f109 3bff 	add.w	fp, r9, #4294967295
 8009c74:	4605      	mov	r5, r0
 8009c76:	bb02      	cbnz	r2, 8009cba <_dtoa_r+0xa62>
 8009c78:	4601      	mov	r1, r0
 8009c7a:	ee18 0a10 	vmov	r0, s16
 8009c7e:	f001 f965 	bl	800af4c <__mcmp>
 8009c82:	4602      	mov	r2, r0
 8009c84:	4629      	mov	r1, r5
 8009c86:	4620      	mov	r0, r4
 8009c88:	9207      	str	r2, [sp, #28]
 8009c8a:	f000 fed3 	bl	800aa34 <_Bfree>
 8009c8e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009c92:	ea43 0102 	orr.w	r1, r3, r2
 8009c96:	9b04      	ldr	r3, [sp, #16]
 8009c98:	430b      	orrs	r3, r1
 8009c9a:	464d      	mov	r5, r9
 8009c9c:	d10f      	bne.n	8009cbe <_dtoa_r+0xa66>
 8009c9e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009ca2:	d02a      	beq.n	8009cfa <_dtoa_r+0xaa2>
 8009ca4:	9b03      	ldr	r3, [sp, #12]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	dd02      	ble.n	8009cb0 <_dtoa_r+0xa58>
 8009caa:	9b02      	ldr	r3, [sp, #8]
 8009cac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009cb0:	f88b a000 	strb.w	sl, [fp]
 8009cb4:	e775      	b.n	8009ba2 <_dtoa_r+0x94a>
 8009cb6:	4638      	mov	r0, r7
 8009cb8:	e7ba      	b.n	8009c30 <_dtoa_r+0x9d8>
 8009cba:	2201      	movs	r2, #1
 8009cbc:	e7e2      	b.n	8009c84 <_dtoa_r+0xa2c>
 8009cbe:	9b03      	ldr	r3, [sp, #12]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	db04      	blt.n	8009cce <_dtoa_r+0xa76>
 8009cc4:	9906      	ldr	r1, [sp, #24]
 8009cc6:	430b      	orrs	r3, r1
 8009cc8:	9904      	ldr	r1, [sp, #16]
 8009cca:	430b      	orrs	r3, r1
 8009ccc:	d122      	bne.n	8009d14 <_dtoa_r+0xabc>
 8009cce:	2a00      	cmp	r2, #0
 8009cd0:	ddee      	ble.n	8009cb0 <_dtoa_r+0xa58>
 8009cd2:	ee18 1a10 	vmov	r1, s16
 8009cd6:	2201      	movs	r2, #1
 8009cd8:	4620      	mov	r0, r4
 8009cda:	f001 f8c7 	bl	800ae6c <__lshift>
 8009cde:	4631      	mov	r1, r6
 8009ce0:	ee08 0a10 	vmov	s16, r0
 8009ce4:	f001 f932 	bl	800af4c <__mcmp>
 8009ce8:	2800      	cmp	r0, #0
 8009cea:	dc03      	bgt.n	8009cf4 <_dtoa_r+0xa9c>
 8009cec:	d1e0      	bne.n	8009cb0 <_dtoa_r+0xa58>
 8009cee:	f01a 0f01 	tst.w	sl, #1
 8009cf2:	d0dd      	beq.n	8009cb0 <_dtoa_r+0xa58>
 8009cf4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009cf8:	d1d7      	bne.n	8009caa <_dtoa_r+0xa52>
 8009cfa:	2339      	movs	r3, #57	; 0x39
 8009cfc:	f88b 3000 	strb.w	r3, [fp]
 8009d00:	462b      	mov	r3, r5
 8009d02:	461d      	mov	r5, r3
 8009d04:	3b01      	subs	r3, #1
 8009d06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009d0a:	2a39      	cmp	r2, #57	; 0x39
 8009d0c:	d071      	beq.n	8009df2 <_dtoa_r+0xb9a>
 8009d0e:	3201      	adds	r2, #1
 8009d10:	701a      	strb	r2, [r3, #0]
 8009d12:	e746      	b.n	8009ba2 <_dtoa_r+0x94a>
 8009d14:	2a00      	cmp	r2, #0
 8009d16:	dd07      	ble.n	8009d28 <_dtoa_r+0xad0>
 8009d18:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009d1c:	d0ed      	beq.n	8009cfa <_dtoa_r+0xaa2>
 8009d1e:	f10a 0301 	add.w	r3, sl, #1
 8009d22:	f88b 3000 	strb.w	r3, [fp]
 8009d26:	e73c      	b.n	8009ba2 <_dtoa_r+0x94a>
 8009d28:	9b05      	ldr	r3, [sp, #20]
 8009d2a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009d2e:	4599      	cmp	r9, r3
 8009d30:	d047      	beq.n	8009dc2 <_dtoa_r+0xb6a>
 8009d32:	ee18 1a10 	vmov	r1, s16
 8009d36:	2300      	movs	r3, #0
 8009d38:	220a      	movs	r2, #10
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	f000 fe9c 	bl	800aa78 <__multadd>
 8009d40:	45b8      	cmp	r8, r7
 8009d42:	ee08 0a10 	vmov	s16, r0
 8009d46:	f04f 0300 	mov.w	r3, #0
 8009d4a:	f04f 020a 	mov.w	r2, #10
 8009d4e:	4641      	mov	r1, r8
 8009d50:	4620      	mov	r0, r4
 8009d52:	d106      	bne.n	8009d62 <_dtoa_r+0xb0a>
 8009d54:	f000 fe90 	bl	800aa78 <__multadd>
 8009d58:	4680      	mov	r8, r0
 8009d5a:	4607      	mov	r7, r0
 8009d5c:	f109 0901 	add.w	r9, r9, #1
 8009d60:	e772      	b.n	8009c48 <_dtoa_r+0x9f0>
 8009d62:	f000 fe89 	bl	800aa78 <__multadd>
 8009d66:	4639      	mov	r1, r7
 8009d68:	4680      	mov	r8, r0
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	220a      	movs	r2, #10
 8009d6e:	4620      	mov	r0, r4
 8009d70:	f000 fe82 	bl	800aa78 <__multadd>
 8009d74:	4607      	mov	r7, r0
 8009d76:	e7f1      	b.n	8009d5c <_dtoa_r+0xb04>
 8009d78:	9b03      	ldr	r3, [sp, #12]
 8009d7a:	9302      	str	r3, [sp, #8]
 8009d7c:	9d01      	ldr	r5, [sp, #4]
 8009d7e:	ee18 0a10 	vmov	r0, s16
 8009d82:	4631      	mov	r1, r6
 8009d84:	f7ff f9da 	bl	800913c <quorem>
 8009d88:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009d8c:	9b01      	ldr	r3, [sp, #4]
 8009d8e:	f805 ab01 	strb.w	sl, [r5], #1
 8009d92:	1aea      	subs	r2, r5, r3
 8009d94:	9b02      	ldr	r3, [sp, #8]
 8009d96:	4293      	cmp	r3, r2
 8009d98:	dd09      	ble.n	8009dae <_dtoa_r+0xb56>
 8009d9a:	ee18 1a10 	vmov	r1, s16
 8009d9e:	2300      	movs	r3, #0
 8009da0:	220a      	movs	r2, #10
 8009da2:	4620      	mov	r0, r4
 8009da4:	f000 fe68 	bl	800aa78 <__multadd>
 8009da8:	ee08 0a10 	vmov	s16, r0
 8009dac:	e7e7      	b.n	8009d7e <_dtoa_r+0xb26>
 8009dae:	9b02      	ldr	r3, [sp, #8]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	bfc8      	it	gt
 8009db4:	461d      	movgt	r5, r3
 8009db6:	9b01      	ldr	r3, [sp, #4]
 8009db8:	bfd8      	it	le
 8009dba:	2501      	movle	r5, #1
 8009dbc:	441d      	add	r5, r3
 8009dbe:	f04f 0800 	mov.w	r8, #0
 8009dc2:	ee18 1a10 	vmov	r1, s16
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	4620      	mov	r0, r4
 8009dca:	f001 f84f 	bl	800ae6c <__lshift>
 8009dce:	4631      	mov	r1, r6
 8009dd0:	ee08 0a10 	vmov	s16, r0
 8009dd4:	f001 f8ba 	bl	800af4c <__mcmp>
 8009dd8:	2800      	cmp	r0, #0
 8009dda:	dc91      	bgt.n	8009d00 <_dtoa_r+0xaa8>
 8009ddc:	d102      	bne.n	8009de4 <_dtoa_r+0xb8c>
 8009dde:	f01a 0f01 	tst.w	sl, #1
 8009de2:	d18d      	bne.n	8009d00 <_dtoa_r+0xaa8>
 8009de4:	462b      	mov	r3, r5
 8009de6:	461d      	mov	r5, r3
 8009de8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009dec:	2a30      	cmp	r2, #48	; 0x30
 8009dee:	d0fa      	beq.n	8009de6 <_dtoa_r+0xb8e>
 8009df0:	e6d7      	b.n	8009ba2 <_dtoa_r+0x94a>
 8009df2:	9a01      	ldr	r2, [sp, #4]
 8009df4:	429a      	cmp	r2, r3
 8009df6:	d184      	bne.n	8009d02 <_dtoa_r+0xaaa>
 8009df8:	9b00      	ldr	r3, [sp, #0]
 8009dfa:	3301      	adds	r3, #1
 8009dfc:	9300      	str	r3, [sp, #0]
 8009dfe:	2331      	movs	r3, #49	; 0x31
 8009e00:	7013      	strb	r3, [r2, #0]
 8009e02:	e6ce      	b.n	8009ba2 <_dtoa_r+0x94a>
 8009e04:	4b09      	ldr	r3, [pc, #36]	; (8009e2c <_dtoa_r+0xbd4>)
 8009e06:	f7ff ba95 	b.w	8009334 <_dtoa_r+0xdc>
 8009e0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	f47f aa6e 	bne.w	80092ee <_dtoa_r+0x96>
 8009e12:	4b07      	ldr	r3, [pc, #28]	; (8009e30 <_dtoa_r+0xbd8>)
 8009e14:	f7ff ba8e 	b.w	8009334 <_dtoa_r+0xdc>
 8009e18:	9b02      	ldr	r3, [sp, #8]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	dcae      	bgt.n	8009d7c <_dtoa_r+0xb24>
 8009e1e:	9b06      	ldr	r3, [sp, #24]
 8009e20:	2b02      	cmp	r3, #2
 8009e22:	f73f aea8 	bgt.w	8009b76 <_dtoa_r+0x91e>
 8009e26:	e7a9      	b.n	8009d7c <_dtoa_r+0xb24>
 8009e28:	0800c0b8 	.word	0x0800c0b8
 8009e2c:	0800beb8 	.word	0x0800beb8
 8009e30:	0800c039 	.word	0x0800c039

08009e34 <__sflush_r>:
 8009e34:	898a      	ldrh	r2, [r1, #12]
 8009e36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e3a:	4605      	mov	r5, r0
 8009e3c:	0710      	lsls	r0, r2, #28
 8009e3e:	460c      	mov	r4, r1
 8009e40:	d458      	bmi.n	8009ef4 <__sflush_r+0xc0>
 8009e42:	684b      	ldr	r3, [r1, #4]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	dc05      	bgt.n	8009e54 <__sflush_r+0x20>
 8009e48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	dc02      	bgt.n	8009e54 <__sflush_r+0x20>
 8009e4e:	2000      	movs	r0, #0
 8009e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e56:	2e00      	cmp	r6, #0
 8009e58:	d0f9      	beq.n	8009e4e <__sflush_r+0x1a>
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009e60:	682f      	ldr	r7, [r5, #0]
 8009e62:	602b      	str	r3, [r5, #0]
 8009e64:	d032      	beq.n	8009ecc <__sflush_r+0x98>
 8009e66:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009e68:	89a3      	ldrh	r3, [r4, #12]
 8009e6a:	075a      	lsls	r2, r3, #29
 8009e6c:	d505      	bpl.n	8009e7a <__sflush_r+0x46>
 8009e6e:	6863      	ldr	r3, [r4, #4]
 8009e70:	1ac0      	subs	r0, r0, r3
 8009e72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e74:	b10b      	cbz	r3, 8009e7a <__sflush_r+0x46>
 8009e76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009e78:	1ac0      	subs	r0, r0, r3
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	4602      	mov	r2, r0
 8009e7e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e80:	6a21      	ldr	r1, [r4, #32]
 8009e82:	4628      	mov	r0, r5
 8009e84:	47b0      	blx	r6
 8009e86:	1c43      	adds	r3, r0, #1
 8009e88:	89a3      	ldrh	r3, [r4, #12]
 8009e8a:	d106      	bne.n	8009e9a <__sflush_r+0x66>
 8009e8c:	6829      	ldr	r1, [r5, #0]
 8009e8e:	291d      	cmp	r1, #29
 8009e90:	d82c      	bhi.n	8009eec <__sflush_r+0xb8>
 8009e92:	4a2a      	ldr	r2, [pc, #168]	; (8009f3c <__sflush_r+0x108>)
 8009e94:	40ca      	lsrs	r2, r1
 8009e96:	07d6      	lsls	r6, r2, #31
 8009e98:	d528      	bpl.n	8009eec <__sflush_r+0xb8>
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	6062      	str	r2, [r4, #4]
 8009e9e:	04d9      	lsls	r1, r3, #19
 8009ea0:	6922      	ldr	r2, [r4, #16]
 8009ea2:	6022      	str	r2, [r4, #0]
 8009ea4:	d504      	bpl.n	8009eb0 <__sflush_r+0x7c>
 8009ea6:	1c42      	adds	r2, r0, #1
 8009ea8:	d101      	bne.n	8009eae <__sflush_r+0x7a>
 8009eaa:	682b      	ldr	r3, [r5, #0]
 8009eac:	b903      	cbnz	r3, 8009eb0 <__sflush_r+0x7c>
 8009eae:	6560      	str	r0, [r4, #84]	; 0x54
 8009eb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009eb2:	602f      	str	r7, [r5, #0]
 8009eb4:	2900      	cmp	r1, #0
 8009eb6:	d0ca      	beq.n	8009e4e <__sflush_r+0x1a>
 8009eb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ebc:	4299      	cmp	r1, r3
 8009ebe:	d002      	beq.n	8009ec6 <__sflush_r+0x92>
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	f001 fa4f 	bl	800b364 <_free_r>
 8009ec6:	2000      	movs	r0, #0
 8009ec8:	6360      	str	r0, [r4, #52]	; 0x34
 8009eca:	e7c1      	b.n	8009e50 <__sflush_r+0x1c>
 8009ecc:	6a21      	ldr	r1, [r4, #32]
 8009ece:	2301      	movs	r3, #1
 8009ed0:	4628      	mov	r0, r5
 8009ed2:	47b0      	blx	r6
 8009ed4:	1c41      	adds	r1, r0, #1
 8009ed6:	d1c7      	bne.n	8009e68 <__sflush_r+0x34>
 8009ed8:	682b      	ldr	r3, [r5, #0]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d0c4      	beq.n	8009e68 <__sflush_r+0x34>
 8009ede:	2b1d      	cmp	r3, #29
 8009ee0:	d001      	beq.n	8009ee6 <__sflush_r+0xb2>
 8009ee2:	2b16      	cmp	r3, #22
 8009ee4:	d101      	bne.n	8009eea <__sflush_r+0xb6>
 8009ee6:	602f      	str	r7, [r5, #0]
 8009ee8:	e7b1      	b.n	8009e4e <__sflush_r+0x1a>
 8009eea:	89a3      	ldrh	r3, [r4, #12]
 8009eec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ef0:	81a3      	strh	r3, [r4, #12]
 8009ef2:	e7ad      	b.n	8009e50 <__sflush_r+0x1c>
 8009ef4:	690f      	ldr	r7, [r1, #16]
 8009ef6:	2f00      	cmp	r7, #0
 8009ef8:	d0a9      	beq.n	8009e4e <__sflush_r+0x1a>
 8009efa:	0793      	lsls	r3, r2, #30
 8009efc:	680e      	ldr	r6, [r1, #0]
 8009efe:	bf08      	it	eq
 8009f00:	694b      	ldreq	r3, [r1, #20]
 8009f02:	600f      	str	r7, [r1, #0]
 8009f04:	bf18      	it	ne
 8009f06:	2300      	movne	r3, #0
 8009f08:	eba6 0807 	sub.w	r8, r6, r7
 8009f0c:	608b      	str	r3, [r1, #8]
 8009f0e:	f1b8 0f00 	cmp.w	r8, #0
 8009f12:	dd9c      	ble.n	8009e4e <__sflush_r+0x1a>
 8009f14:	6a21      	ldr	r1, [r4, #32]
 8009f16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009f18:	4643      	mov	r3, r8
 8009f1a:	463a      	mov	r2, r7
 8009f1c:	4628      	mov	r0, r5
 8009f1e:	47b0      	blx	r6
 8009f20:	2800      	cmp	r0, #0
 8009f22:	dc06      	bgt.n	8009f32 <__sflush_r+0xfe>
 8009f24:	89a3      	ldrh	r3, [r4, #12]
 8009f26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f2a:	81a3      	strh	r3, [r4, #12]
 8009f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f30:	e78e      	b.n	8009e50 <__sflush_r+0x1c>
 8009f32:	4407      	add	r7, r0
 8009f34:	eba8 0800 	sub.w	r8, r8, r0
 8009f38:	e7e9      	b.n	8009f0e <__sflush_r+0xda>
 8009f3a:	bf00      	nop
 8009f3c:	20400001 	.word	0x20400001

08009f40 <_fflush_r>:
 8009f40:	b538      	push	{r3, r4, r5, lr}
 8009f42:	690b      	ldr	r3, [r1, #16]
 8009f44:	4605      	mov	r5, r0
 8009f46:	460c      	mov	r4, r1
 8009f48:	b913      	cbnz	r3, 8009f50 <_fflush_r+0x10>
 8009f4a:	2500      	movs	r5, #0
 8009f4c:	4628      	mov	r0, r5
 8009f4e:	bd38      	pop	{r3, r4, r5, pc}
 8009f50:	b118      	cbz	r0, 8009f5a <_fflush_r+0x1a>
 8009f52:	6983      	ldr	r3, [r0, #24]
 8009f54:	b90b      	cbnz	r3, 8009f5a <_fflush_r+0x1a>
 8009f56:	f000 f887 	bl	800a068 <__sinit>
 8009f5a:	4b14      	ldr	r3, [pc, #80]	; (8009fac <_fflush_r+0x6c>)
 8009f5c:	429c      	cmp	r4, r3
 8009f5e:	d11b      	bne.n	8009f98 <_fflush_r+0x58>
 8009f60:	686c      	ldr	r4, [r5, #4]
 8009f62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d0ef      	beq.n	8009f4a <_fflush_r+0xa>
 8009f6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009f6c:	07d0      	lsls	r0, r2, #31
 8009f6e:	d404      	bmi.n	8009f7a <_fflush_r+0x3a>
 8009f70:	0599      	lsls	r1, r3, #22
 8009f72:	d402      	bmi.n	8009f7a <_fflush_r+0x3a>
 8009f74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f76:	f000 fc88 	bl	800a88a <__retarget_lock_acquire_recursive>
 8009f7a:	4628      	mov	r0, r5
 8009f7c:	4621      	mov	r1, r4
 8009f7e:	f7ff ff59 	bl	8009e34 <__sflush_r>
 8009f82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f84:	07da      	lsls	r2, r3, #31
 8009f86:	4605      	mov	r5, r0
 8009f88:	d4e0      	bmi.n	8009f4c <_fflush_r+0xc>
 8009f8a:	89a3      	ldrh	r3, [r4, #12]
 8009f8c:	059b      	lsls	r3, r3, #22
 8009f8e:	d4dd      	bmi.n	8009f4c <_fflush_r+0xc>
 8009f90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f92:	f000 fc7b 	bl	800a88c <__retarget_lock_release_recursive>
 8009f96:	e7d9      	b.n	8009f4c <_fflush_r+0xc>
 8009f98:	4b05      	ldr	r3, [pc, #20]	; (8009fb0 <_fflush_r+0x70>)
 8009f9a:	429c      	cmp	r4, r3
 8009f9c:	d101      	bne.n	8009fa2 <_fflush_r+0x62>
 8009f9e:	68ac      	ldr	r4, [r5, #8]
 8009fa0:	e7df      	b.n	8009f62 <_fflush_r+0x22>
 8009fa2:	4b04      	ldr	r3, [pc, #16]	; (8009fb4 <_fflush_r+0x74>)
 8009fa4:	429c      	cmp	r4, r3
 8009fa6:	bf08      	it	eq
 8009fa8:	68ec      	ldreq	r4, [r5, #12]
 8009faa:	e7da      	b.n	8009f62 <_fflush_r+0x22>
 8009fac:	0800c0ec 	.word	0x0800c0ec
 8009fb0:	0800c10c 	.word	0x0800c10c
 8009fb4:	0800c0cc 	.word	0x0800c0cc

08009fb8 <std>:
 8009fb8:	2300      	movs	r3, #0
 8009fba:	b510      	push	{r4, lr}
 8009fbc:	4604      	mov	r4, r0
 8009fbe:	e9c0 3300 	strd	r3, r3, [r0]
 8009fc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009fc6:	6083      	str	r3, [r0, #8]
 8009fc8:	8181      	strh	r1, [r0, #12]
 8009fca:	6643      	str	r3, [r0, #100]	; 0x64
 8009fcc:	81c2      	strh	r2, [r0, #14]
 8009fce:	6183      	str	r3, [r0, #24]
 8009fd0:	4619      	mov	r1, r3
 8009fd2:	2208      	movs	r2, #8
 8009fd4:	305c      	adds	r0, #92	; 0x5c
 8009fd6:	f7fd f9a9 	bl	800732c <memset>
 8009fda:	4b05      	ldr	r3, [pc, #20]	; (8009ff0 <std+0x38>)
 8009fdc:	6263      	str	r3, [r4, #36]	; 0x24
 8009fde:	4b05      	ldr	r3, [pc, #20]	; (8009ff4 <std+0x3c>)
 8009fe0:	62a3      	str	r3, [r4, #40]	; 0x28
 8009fe2:	4b05      	ldr	r3, [pc, #20]	; (8009ff8 <std+0x40>)
 8009fe4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009fe6:	4b05      	ldr	r3, [pc, #20]	; (8009ffc <std+0x44>)
 8009fe8:	6224      	str	r4, [r4, #32]
 8009fea:	6323      	str	r3, [r4, #48]	; 0x30
 8009fec:	bd10      	pop	{r4, pc}
 8009fee:	bf00      	nop
 8009ff0:	08008199 	.word	0x08008199
 8009ff4:	080081bb 	.word	0x080081bb
 8009ff8:	080081f3 	.word	0x080081f3
 8009ffc:	08008217 	.word	0x08008217

0800a000 <_cleanup_r>:
 800a000:	4901      	ldr	r1, [pc, #4]	; (800a008 <_cleanup_r+0x8>)
 800a002:	f000 b8af 	b.w	800a164 <_fwalk_reent>
 800a006:	bf00      	nop
 800a008:	08009f41 	.word	0x08009f41

0800a00c <__sfmoreglue>:
 800a00c:	b570      	push	{r4, r5, r6, lr}
 800a00e:	2268      	movs	r2, #104	; 0x68
 800a010:	1e4d      	subs	r5, r1, #1
 800a012:	4355      	muls	r5, r2
 800a014:	460e      	mov	r6, r1
 800a016:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a01a:	f001 fa0f 	bl	800b43c <_malloc_r>
 800a01e:	4604      	mov	r4, r0
 800a020:	b140      	cbz	r0, 800a034 <__sfmoreglue+0x28>
 800a022:	2100      	movs	r1, #0
 800a024:	e9c0 1600 	strd	r1, r6, [r0]
 800a028:	300c      	adds	r0, #12
 800a02a:	60a0      	str	r0, [r4, #8]
 800a02c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a030:	f7fd f97c 	bl	800732c <memset>
 800a034:	4620      	mov	r0, r4
 800a036:	bd70      	pop	{r4, r5, r6, pc}

0800a038 <__sfp_lock_acquire>:
 800a038:	4801      	ldr	r0, [pc, #4]	; (800a040 <__sfp_lock_acquire+0x8>)
 800a03a:	f000 bc26 	b.w	800a88a <__retarget_lock_acquire_recursive>
 800a03e:	bf00      	nop
 800a040:	200007a5 	.word	0x200007a5

0800a044 <__sfp_lock_release>:
 800a044:	4801      	ldr	r0, [pc, #4]	; (800a04c <__sfp_lock_release+0x8>)
 800a046:	f000 bc21 	b.w	800a88c <__retarget_lock_release_recursive>
 800a04a:	bf00      	nop
 800a04c:	200007a5 	.word	0x200007a5

0800a050 <__sinit_lock_acquire>:
 800a050:	4801      	ldr	r0, [pc, #4]	; (800a058 <__sinit_lock_acquire+0x8>)
 800a052:	f000 bc1a 	b.w	800a88a <__retarget_lock_acquire_recursive>
 800a056:	bf00      	nop
 800a058:	200007a6 	.word	0x200007a6

0800a05c <__sinit_lock_release>:
 800a05c:	4801      	ldr	r0, [pc, #4]	; (800a064 <__sinit_lock_release+0x8>)
 800a05e:	f000 bc15 	b.w	800a88c <__retarget_lock_release_recursive>
 800a062:	bf00      	nop
 800a064:	200007a6 	.word	0x200007a6

0800a068 <__sinit>:
 800a068:	b510      	push	{r4, lr}
 800a06a:	4604      	mov	r4, r0
 800a06c:	f7ff fff0 	bl	800a050 <__sinit_lock_acquire>
 800a070:	69a3      	ldr	r3, [r4, #24]
 800a072:	b11b      	cbz	r3, 800a07c <__sinit+0x14>
 800a074:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a078:	f7ff bff0 	b.w	800a05c <__sinit_lock_release>
 800a07c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a080:	6523      	str	r3, [r4, #80]	; 0x50
 800a082:	4b13      	ldr	r3, [pc, #76]	; (800a0d0 <__sinit+0x68>)
 800a084:	4a13      	ldr	r2, [pc, #76]	; (800a0d4 <__sinit+0x6c>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	62a2      	str	r2, [r4, #40]	; 0x28
 800a08a:	42a3      	cmp	r3, r4
 800a08c:	bf04      	itt	eq
 800a08e:	2301      	moveq	r3, #1
 800a090:	61a3      	streq	r3, [r4, #24]
 800a092:	4620      	mov	r0, r4
 800a094:	f000 f820 	bl	800a0d8 <__sfp>
 800a098:	6060      	str	r0, [r4, #4]
 800a09a:	4620      	mov	r0, r4
 800a09c:	f000 f81c 	bl	800a0d8 <__sfp>
 800a0a0:	60a0      	str	r0, [r4, #8]
 800a0a2:	4620      	mov	r0, r4
 800a0a4:	f000 f818 	bl	800a0d8 <__sfp>
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	60e0      	str	r0, [r4, #12]
 800a0ac:	2104      	movs	r1, #4
 800a0ae:	6860      	ldr	r0, [r4, #4]
 800a0b0:	f7ff ff82 	bl	8009fb8 <std>
 800a0b4:	68a0      	ldr	r0, [r4, #8]
 800a0b6:	2201      	movs	r2, #1
 800a0b8:	2109      	movs	r1, #9
 800a0ba:	f7ff ff7d 	bl	8009fb8 <std>
 800a0be:	68e0      	ldr	r0, [r4, #12]
 800a0c0:	2202      	movs	r2, #2
 800a0c2:	2112      	movs	r1, #18
 800a0c4:	f7ff ff78 	bl	8009fb8 <std>
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	61a3      	str	r3, [r4, #24]
 800a0cc:	e7d2      	b.n	800a074 <__sinit+0xc>
 800a0ce:	bf00      	nop
 800a0d0:	0800bea4 	.word	0x0800bea4
 800a0d4:	0800a001 	.word	0x0800a001

0800a0d8 <__sfp>:
 800a0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0da:	4607      	mov	r7, r0
 800a0dc:	f7ff ffac 	bl	800a038 <__sfp_lock_acquire>
 800a0e0:	4b1e      	ldr	r3, [pc, #120]	; (800a15c <__sfp+0x84>)
 800a0e2:	681e      	ldr	r6, [r3, #0]
 800a0e4:	69b3      	ldr	r3, [r6, #24]
 800a0e6:	b913      	cbnz	r3, 800a0ee <__sfp+0x16>
 800a0e8:	4630      	mov	r0, r6
 800a0ea:	f7ff ffbd 	bl	800a068 <__sinit>
 800a0ee:	3648      	adds	r6, #72	; 0x48
 800a0f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a0f4:	3b01      	subs	r3, #1
 800a0f6:	d503      	bpl.n	800a100 <__sfp+0x28>
 800a0f8:	6833      	ldr	r3, [r6, #0]
 800a0fa:	b30b      	cbz	r3, 800a140 <__sfp+0x68>
 800a0fc:	6836      	ldr	r6, [r6, #0]
 800a0fe:	e7f7      	b.n	800a0f0 <__sfp+0x18>
 800a100:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a104:	b9d5      	cbnz	r5, 800a13c <__sfp+0x64>
 800a106:	4b16      	ldr	r3, [pc, #88]	; (800a160 <__sfp+0x88>)
 800a108:	60e3      	str	r3, [r4, #12]
 800a10a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a10e:	6665      	str	r5, [r4, #100]	; 0x64
 800a110:	f000 fbba 	bl	800a888 <__retarget_lock_init_recursive>
 800a114:	f7ff ff96 	bl	800a044 <__sfp_lock_release>
 800a118:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a11c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a120:	6025      	str	r5, [r4, #0]
 800a122:	61a5      	str	r5, [r4, #24]
 800a124:	2208      	movs	r2, #8
 800a126:	4629      	mov	r1, r5
 800a128:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a12c:	f7fd f8fe 	bl	800732c <memset>
 800a130:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a134:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a138:	4620      	mov	r0, r4
 800a13a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a13c:	3468      	adds	r4, #104	; 0x68
 800a13e:	e7d9      	b.n	800a0f4 <__sfp+0x1c>
 800a140:	2104      	movs	r1, #4
 800a142:	4638      	mov	r0, r7
 800a144:	f7ff ff62 	bl	800a00c <__sfmoreglue>
 800a148:	4604      	mov	r4, r0
 800a14a:	6030      	str	r0, [r6, #0]
 800a14c:	2800      	cmp	r0, #0
 800a14e:	d1d5      	bne.n	800a0fc <__sfp+0x24>
 800a150:	f7ff ff78 	bl	800a044 <__sfp_lock_release>
 800a154:	230c      	movs	r3, #12
 800a156:	603b      	str	r3, [r7, #0]
 800a158:	e7ee      	b.n	800a138 <__sfp+0x60>
 800a15a:	bf00      	nop
 800a15c:	0800bea4 	.word	0x0800bea4
 800a160:	ffff0001 	.word	0xffff0001

0800a164 <_fwalk_reent>:
 800a164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a168:	4606      	mov	r6, r0
 800a16a:	4688      	mov	r8, r1
 800a16c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a170:	2700      	movs	r7, #0
 800a172:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a176:	f1b9 0901 	subs.w	r9, r9, #1
 800a17a:	d505      	bpl.n	800a188 <_fwalk_reent+0x24>
 800a17c:	6824      	ldr	r4, [r4, #0]
 800a17e:	2c00      	cmp	r4, #0
 800a180:	d1f7      	bne.n	800a172 <_fwalk_reent+0xe>
 800a182:	4638      	mov	r0, r7
 800a184:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a188:	89ab      	ldrh	r3, [r5, #12]
 800a18a:	2b01      	cmp	r3, #1
 800a18c:	d907      	bls.n	800a19e <_fwalk_reent+0x3a>
 800a18e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a192:	3301      	adds	r3, #1
 800a194:	d003      	beq.n	800a19e <_fwalk_reent+0x3a>
 800a196:	4629      	mov	r1, r5
 800a198:	4630      	mov	r0, r6
 800a19a:	47c0      	blx	r8
 800a19c:	4307      	orrs	r7, r0
 800a19e:	3568      	adds	r5, #104	; 0x68
 800a1a0:	e7e9      	b.n	800a176 <_fwalk_reent+0x12>

0800a1a2 <rshift>:
 800a1a2:	6903      	ldr	r3, [r0, #16]
 800a1a4:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a1a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a1ac:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a1b0:	f100 0414 	add.w	r4, r0, #20
 800a1b4:	dd45      	ble.n	800a242 <rshift+0xa0>
 800a1b6:	f011 011f 	ands.w	r1, r1, #31
 800a1ba:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a1be:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a1c2:	d10c      	bne.n	800a1de <rshift+0x3c>
 800a1c4:	f100 0710 	add.w	r7, r0, #16
 800a1c8:	4629      	mov	r1, r5
 800a1ca:	42b1      	cmp	r1, r6
 800a1cc:	d334      	bcc.n	800a238 <rshift+0x96>
 800a1ce:	1a9b      	subs	r3, r3, r2
 800a1d0:	009b      	lsls	r3, r3, #2
 800a1d2:	1eea      	subs	r2, r5, #3
 800a1d4:	4296      	cmp	r6, r2
 800a1d6:	bf38      	it	cc
 800a1d8:	2300      	movcc	r3, #0
 800a1da:	4423      	add	r3, r4
 800a1dc:	e015      	b.n	800a20a <rshift+0x68>
 800a1de:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a1e2:	f1c1 0820 	rsb	r8, r1, #32
 800a1e6:	40cf      	lsrs	r7, r1
 800a1e8:	f105 0e04 	add.w	lr, r5, #4
 800a1ec:	46a1      	mov	r9, r4
 800a1ee:	4576      	cmp	r6, lr
 800a1f0:	46f4      	mov	ip, lr
 800a1f2:	d815      	bhi.n	800a220 <rshift+0x7e>
 800a1f4:	1a9a      	subs	r2, r3, r2
 800a1f6:	0092      	lsls	r2, r2, #2
 800a1f8:	3a04      	subs	r2, #4
 800a1fa:	3501      	adds	r5, #1
 800a1fc:	42ae      	cmp	r6, r5
 800a1fe:	bf38      	it	cc
 800a200:	2200      	movcc	r2, #0
 800a202:	18a3      	adds	r3, r4, r2
 800a204:	50a7      	str	r7, [r4, r2]
 800a206:	b107      	cbz	r7, 800a20a <rshift+0x68>
 800a208:	3304      	adds	r3, #4
 800a20a:	1b1a      	subs	r2, r3, r4
 800a20c:	42a3      	cmp	r3, r4
 800a20e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a212:	bf08      	it	eq
 800a214:	2300      	moveq	r3, #0
 800a216:	6102      	str	r2, [r0, #16]
 800a218:	bf08      	it	eq
 800a21a:	6143      	streq	r3, [r0, #20]
 800a21c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a220:	f8dc c000 	ldr.w	ip, [ip]
 800a224:	fa0c fc08 	lsl.w	ip, ip, r8
 800a228:	ea4c 0707 	orr.w	r7, ip, r7
 800a22c:	f849 7b04 	str.w	r7, [r9], #4
 800a230:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a234:	40cf      	lsrs	r7, r1
 800a236:	e7da      	b.n	800a1ee <rshift+0x4c>
 800a238:	f851 cb04 	ldr.w	ip, [r1], #4
 800a23c:	f847 cf04 	str.w	ip, [r7, #4]!
 800a240:	e7c3      	b.n	800a1ca <rshift+0x28>
 800a242:	4623      	mov	r3, r4
 800a244:	e7e1      	b.n	800a20a <rshift+0x68>

0800a246 <__hexdig_fun>:
 800a246:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a24a:	2b09      	cmp	r3, #9
 800a24c:	d802      	bhi.n	800a254 <__hexdig_fun+0xe>
 800a24e:	3820      	subs	r0, #32
 800a250:	b2c0      	uxtb	r0, r0
 800a252:	4770      	bx	lr
 800a254:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a258:	2b05      	cmp	r3, #5
 800a25a:	d801      	bhi.n	800a260 <__hexdig_fun+0x1a>
 800a25c:	3847      	subs	r0, #71	; 0x47
 800a25e:	e7f7      	b.n	800a250 <__hexdig_fun+0xa>
 800a260:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a264:	2b05      	cmp	r3, #5
 800a266:	d801      	bhi.n	800a26c <__hexdig_fun+0x26>
 800a268:	3827      	subs	r0, #39	; 0x27
 800a26a:	e7f1      	b.n	800a250 <__hexdig_fun+0xa>
 800a26c:	2000      	movs	r0, #0
 800a26e:	4770      	bx	lr

0800a270 <__gethex>:
 800a270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a274:	ed2d 8b02 	vpush	{d8}
 800a278:	b089      	sub	sp, #36	; 0x24
 800a27a:	ee08 0a10 	vmov	s16, r0
 800a27e:	9304      	str	r3, [sp, #16]
 800a280:	4bb4      	ldr	r3, [pc, #720]	; (800a554 <__gethex+0x2e4>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	9301      	str	r3, [sp, #4]
 800a286:	4618      	mov	r0, r3
 800a288:	468b      	mov	fp, r1
 800a28a:	4690      	mov	r8, r2
 800a28c:	f7f5 ffa0 	bl	80001d0 <strlen>
 800a290:	9b01      	ldr	r3, [sp, #4]
 800a292:	f8db 2000 	ldr.w	r2, [fp]
 800a296:	4403      	add	r3, r0
 800a298:	4682      	mov	sl, r0
 800a29a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a29e:	9305      	str	r3, [sp, #20]
 800a2a0:	1c93      	adds	r3, r2, #2
 800a2a2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a2a6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a2aa:	32fe      	adds	r2, #254	; 0xfe
 800a2ac:	18d1      	adds	r1, r2, r3
 800a2ae:	461f      	mov	r7, r3
 800a2b0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a2b4:	9100      	str	r1, [sp, #0]
 800a2b6:	2830      	cmp	r0, #48	; 0x30
 800a2b8:	d0f8      	beq.n	800a2ac <__gethex+0x3c>
 800a2ba:	f7ff ffc4 	bl	800a246 <__hexdig_fun>
 800a2be:	4604      	mov	r4, r0
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	d13a      	bne.n	800a33a <__gethex+0xca>
 800a2c4:	9901      	ldr	r1, [sp, #4]
 800a2c6:	4652      	mov	r2, sl
 800a2c8:	4638      	mov	r0, r7
 800a2ca:	f001 fc0d 	bl	800bae8 <strncmp>
 800a2ce:	4605      	mov	r5, r0
 800a2d0:	2800      	cmp	r0, #0
 800a2d2:	d168      	bne.n	800a3a6 <__gethex+0x136>
 800a2d4:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a2d8:	eb07 060a 	add.w	r6, r7, sl
 800a2dc:	f7ff ffb3 	bl	800a246 <__hexdig_fun>
 800a2e0:	2800      	cmp	r0, #0
 800a2e2:	d062      	beq.n	800a3aa <__gethex+0x13a>
 800a2e4:	4633      	mov	r3, r6
 800a2e6:	7818      	ldrb	r0, [r3, #0]
 800a2e8:	2830      	cmp	r0, #48	; 0x30
 800a2ea:	461f      	mov	r7, r3
 800a2ec:	f103 0301 	add.w	r3, r3, #1
 800a2f0:	d0f9      	beq.n	800a2e6 <__gethex+0x76>
 800a2f2:	f7ff ffa8 	bl	800a246 <__hexdig_fun>
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	fab0 f480 	clz	r4, r0
 800a2fc:	0964      	lsrs	r4, r4, #5
 800a2fe:	4635      	mov	r5, r6
 800a300:	9300      	str	r3, [sp, #0]
 800a302:	463a      	mov	r2, r7
 800a304:	4616      	mov	r6, r2
 800a306:	3201      	adds	r2, #1
 800a308:	7830      	ldrb	r0, [r6, #0]
 800a30a:	f7ff ff9c 	bl	800a246 <__hexdig_fun>
 800a30e:	2800      	cmp	r0, #0
 800a310:	d1f8      	bne.n	800a304 <__gethex+0x94>
 800a312:	9901      	ldr	r1, [sp, #4]
 800a314:	4652      	mov	r2, sl
 800a316:	4630      	mov	r0, r6
 800a318:	f001 fbe6 	bl	800bae8 <strncmp>
 800a31c:	b980      	cbnz	r0, 800a340 <__gethex+0xd0>
 800a31e:	b94d      	cbnz	r5, 800a334 <__gethex+0xc4>
 800a320:	eb06 050a 	add.w	r5, r6, sl
 800a324:	462a      	mov	r2, r5
 800a326:	4616      	mov	r6, r2
 800a328:	3201      	adds	r2, #1
 800a32a:	7830      	ldrb	r0, [r6, #0]
 800a32c:	f7ff ff8b 	bl	800a246 <__hexdig_fun>
 800a330:	2800      	cmp	r0, #0
 800a332:	d1f8      	bne.n	800a326 <__gethex+0xb6>
 800a334:	1bad      	subs	r5, r5, r6
 800a336:	00ad      	lsls	r5, r5, #2
 800a338:	e004      	b.n	800a344 <__gethex+0xd4>
 800a33a:	2400      	movs	r4, #0
 800a33c:	4625      	mov	r5, r4
 800a33e:	e7e0      	b.n	800a302 <__gethex+0x92>
 800a340:	2d00      	cmp	r5, #0
 800a342:	d1f7      	bne.n	800a334 <__gethex+0xc4>
 800a344:	7833      	ldrb	r3, [r6, #0]
 800a346:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a34a:	2b50      	cmp	r3, #80	; 0x50
 800a34c:	d13b      	bne.n	800a3c6 <__gethex+0x156>
 800a34e:	7873      	ldrb	r3, [r6, #1]
 800a350:	2b2b      	cmp	r3, #43	; 0x2b
 800a352:	d02c      	beq.n	800a3ae <__gethex+0x13e>
 800a354:	2b2d      	cmp	r3, #45	; 0x2d
 800a356:	d02e      	beq.n	800a3b6 <__gethex+0x146>
 800a358:	1c71      	adds	r1, r6, #1
 800a35a:	f04f 0900 	mov.w	r9, #0
 800a35e:	7808      	ldrb	r0, [r1, #0]
 800a360:	f7ff ff71 	bl	800a246 <__hexdig_fun>
 800a364:	1e43      	subs	r3, r0, #1
 800a366:	b2db      	uxtb	r3, r3
 800a368:	2b18      	cmp	r3, #24
 800a36a:	d82c      	bhi.n	800a3c6 <__gethex+0x156>
 800a36c:	f1a0 0210 	sub.w	r2, r0, #16
 800a370:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a374:	f7ff ff67 	bl	800a246 <__hexdig_fun>
 800a378:	1e43      	subs	r3, r0, #1
 800a37a:	b2db      	uxtb	r3, r3
 800a37c:	2b18      	cmp	r3, #24
 800a37e:	d91d      	bls.n	800a3bc <__gethex+0x14c>
 800a380:	f1b9 0f00 	cmp.w	r9, #0
 800a384:	d000      	beq.n	800a388 <__gethex+0x118>
 800a386:	4252      	negs	r2, r2
 800a388:	4415      	add	r5, r2
 800a38a:	f8cb 1000 	str.w	r1, [fp]
 800a38e:	b1e4      	cbz	r4, 800a3ca <__gethex+0x15a>
 800a390:	9b00      	ldr	r3, [sp, #0]
 800a392:	2b00      	cmp	r3, #0
 800a394:	bf14      	ite	ne
 800a396:	2700      	movne	r7, #0
 800a398:	2706      	moveq	r7, #6
 800a39a:	4638      	mov	r0, r7
 800a39c:	b009      	add	sp, #36	; 0x24
 800a39e:	ecbd 8b02 	vpop	{d8}
 800a3a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3a6:	463e      	mov	r6, r7
 800a3a8:	4625      	mov	r5, r4
 800a3aa:	2401      	movs	r4, #1
 800a3ac:	e7ca      	b.n	800a344 <__gethex+0xd4>
 800a3ae:	f04f 0900 	mov.w	r9, #0
 800a3b2:	1cb1      	adds	r1, r6, #2
 800a3b4:	e7d3      	b.n	800a35e <__gethex+0xee>
 800a3b6:	f04f 0901 	mov.w	r9, #1
 800a3ba:	e7fa      	b.n	800a3b2 <__gethex+0x142>
 800a3bc:	230a      	movs	r3, #10
 800a3be:	fb03 0202 	mla	r2, r3, r2, r0
 800a3c2:	3a10      	subs	r2, #16
 800a3c4:	e7d4      	b.n	800a370 <__gethex+0x100>
 800a3c6:	4631      	mov	r1, r6
 800a3c8:	e7df      	b.n	800a38a <__gethex+0x11a>
 800a3ca:	1bf3      	subs	r3, r6, r7
 800a3cc:	3b01      	subs	r3, #1
 800a3ce:	4621      	mov	r1, r4
 800a3d0:	2b07      	cmp	r3, #7
 800a3d2:	dc0b      	bgt.n	800a3ec <__gethex+0x17c>
 800a3d4:	ee18 0a10 	vmov	r0, s16
 800a3d8:	f000 faec 	bl	800a9b4 <_Balloc>
 800a3dc:	4604      	mov	r4, r0
 800a3de:	b940      	cbnz	r0, 800a3f2 <__gethex+0x182>
 800a3e0:	4b5d      	ldr	r3, [pc, #372]	; (800a558 <__gethex+0x2e8>)
 800a3e2:	4602      	mov	r2, r0
 800a3e4:	21de      	movs	r1, #222	; 0xde
 800a3e6:	485d      	ldr	r0, [pc, #372]	; (800a55c <__gethex+0x2ec>)
 800a3e8:	f001 fba0 	bl	800bb2c <__assert_func>
 800a3ec:	3101      	adds	r1, #1
 800a3ee:	105b      	asrs	r3, r3, #1
 800a3f0:	e7ee      	b.n	800a3d0 <__gethex+0x160>
 800a3f2:	f100 0914 	add.w	r9, r0, #20
 800a3f6:	f04f 0b00 	mov.w	fp, #0
 800a3fa:	f1ca 0301 	rsb	r3, sl, #1
 800a3fe:	f8cd 9008 	str.w	r9, [sp, #8]
 800a402:	f8cd b000 	str.w	fp, [sp]
 800a406:	9306      	str	r3, [sp, #24]
 800a408:	42b7      	cmp	r7, r6
 800a40a:	d340      	bcc.n	800a48e <__gethex+0x21e>
 800a40c:	9802      	ldr	r0, [sp, #8]
 800a40e:	9b00      	ldr	r3, [sp, #0]
 800a410:	f840 3b04 	str.w	r3, [r0], #4
 800a414:	eba0 0009 	sub.w	r0, r0, r9
 800a418:	1080      	asrs	r0, r0, #2
 800a41a:	0146      	lsls	r6, r0, #5
 800a41c:	6120      	str	r0, [r4, #16]
 800a41e:	4618      	mov	r0, r3
 800a420:	f000 fbba 	bl	800ab98 <__hi0bits>
 800a424:	1a30      	subs	r0, r6, r0
 800a426:	f8d8 6000 	ldr.w	r6, [r8]
 800a42a:	42b0      	cmp	r0, r6
 800a42c:	dd63      	ble.n	800a4f6 <__gethex+0x286>
 800a42e:	1b87      	subs	r7, r0, r6
 800a430:	4639      	mov	r1, r7
 800a432:	4620      	mov	r0, r4
 800a434:	f000 ff5e 	bl	800b2f4 <__any_on>
 800a438:	4682      	mov	sl, r0
 800a43a:	b1a8      	cbz	r0, 800a468 <__gethex+0x1f8>
 800a43c:	1e7b      	subs	r3, r7, #1
 800a43e:	1159      	asrs	r1, r3, #5
 800a440:	f003 021f 	and.w	r2, r3, #31
 800a444:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a448:	f04f 0a01 	mov.w	sl, #1
 800a44c:	fa0a f202 	lsl.w	r2, sl, r2
 800a450:	420a      	tst	r2, r1
 800a452:	d009      	beq.n	800a468 <__gethex+0x1f8>
 800a454:	4553      	cmp	r3, sl
 800a456:	dd05      	ble.n	800a464 <__gethex+0x1f4>
 800a458:	1eb9      	subs	r1, r7, #2
 800a45a:	4620      	mov	r0, r4
 800a45c:	f000 ff4a 	bl	800b2f4 <__any_on>
 800a460:	2800      	cmp	r0, #0
 800a462:	d145      	bne.n	800a4f0 <__gethex+0x280>
 800a464:	f04f 0a02 	mov.w	sl, #2
 800a468:	4639      	mov	r1, r7
 800a46a:	4620      	mov	r0, r4
 800a46c:	f7ff fe99 	bl	800a1a2 <rshift>
 800a470:	443d      	add	r5, r7
 800a472:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a476:	42ab      	cmp	r3, r5
 800a478:	da4c      	bge.n	800a514 <__gethex+0x2a4>
 800a47a:	ee18 0a10 	vmov	r0, s16
 800a47e:	4621      	mov	r1, r4
 800a480:	f000 fad8 	bl	800aa34 <_Bfree>
 800a484:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a486:	2300      	movs	r3, #0
 800a488:	6013      	str	r3, [r2, #0]
 800a48a:	27a3      	movs	r7, #163	; 0xa3
 800a48c:	e785      	b.n	800a39a <__gethex+0x12a>
 800a48e:	1e73      	subs	r3, r6, #1
 800a490:	9a05      	ldr	r2, [sp, #20]
 800a492:	9303      	str	r3, [sp, #12]
 800a494:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a498:	4293      	cmp	r3, r2
 800a49a:	d019      	beq.n	800a4d0 <__gethex+0x260>
 800a49c:	f1bb 0f20 	cmp.w	fp, #32
 800a4a0:	d107      	bne.n	800a4b2 <__gethex+0x242>
 800a4a2:	9b02      	ldr	r3, [sp, #8]
 800a4a4:	9a00      	ldr	r2, [sp, #0]
 800a4a6:	f843 2b04 	str.w	r2, [r3], #4
 800a4aa:	9302      	str	r3, [sp, #8]
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	9300      	str	r3, [sp, #0]
 800a4b0:	469b      	mov	fp, r3
 800a4b2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a4b6:	f7ff fec6 	bl	800a246 <__hexdig_fun>
 800a4ba:	9b00      	ldr	r3, [sp, #0]
 800a4bc:	f000 000f 	and.w	r0, r0, #15
 800a4c0:	fa00 f00b 	lsl.w	r0, r0, fp
 800a4c4:	4303      	orrs	r3, r0
 800a4c6:	9300      	str	r3, [sp, #0]
 800a4c8:	f10b 0b04 	add.w	fp, fp, #4
 800a4cc:	9b03      	ldr	r3, [sp, #12]
 800a4ce:	e00d      	b.n	800a4ec <__gethex+0x27c>
 800a4d0:	9b03      	ldr	r3, [sp, #12]
 800a4d2:	9a06      	ldr	r2, [sp, #24]
 800a4d4:	4413      	add	r3, r2
 800a4d6:	42bb      	cmp	r3, r7
 800a4d8:	d3e0      	bcc.n	800a49c <__gethex+0x22c>
 800a4da:	4618      	mov	r0, r3
 800a4dc:	9901      	ldr	r1, [sp, #4]
 800a4de:	9307      	str	r3, [sp, #28]
 800a4e0:	4652      	mov	r2, sl
 800a4e2:	f001 fb01 	bl	800bae8 <strncmp>
 800a4e6:	9b07      	ldr	r3, [sp, #28]
 800a4e8:	2800      	cmp	r0, #0
 800a4ea:	d1d7      	bne.n	800a49c <__gethex+0x22c>
 800a4ec:	461e      	mov	r6, r3
 800a4ee:	e78b      	b.n	800a408 <__gethex+0x198>
 800a4f0:	f04f 0a03 	mov.w	sl, #3
 800a4f4:	e7b8      	b.n	800a468 <__gethex+0x1f8>
 800a4f6:	da0a      	bge.n	800a50e <__gethex+0x29e>
 800a4f8:	1a37      	subs	r7, r6, r0
 800a4fa:	4621      	mov	r1, r4
 800a4fc:	ee18 0a10 	vmov	r0, s16
 800a500:	463a      	mov	r2, r7
 800a502:	f000 fcb3 	bl	800ae6c <__lshift>
 800a506:	1bed      	subs	r5, r5, r7
 800a508:	4604      	mov	r4, r0
 800a50a:	f100 0914 	add.w	r9, r0, #20
 800a50e:	f04f 0a00 	mov.w	sl, #0
 800a512:	e7ae      	b.n	800a472 <__gethex+0x202>
 800a514:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a518:	42a8      	cmp	r0, r5
 800a51a:	dd72      	ble.n	800a602 <__gethex+0x392>
 800a51c:	1b45      	subs	r5, r0, r5
 800a51e:	42ae      	cmp	r6, r5
 800a520:	dc36      	bgt.n	800a590 <__gethex+0x320>
 800a522:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a526:	2b02      	cmp	r3, #2
 800a528:	d02a      	beq.n	800a580 <__gethex+0x310>
 800a52a:	2b03      	cmp	r3, #3
 800a52c:	d02c      	beq.n	800a588 <__gethex+0x318>
 800a52e:	2b01      	cmp	r3, #1
 800a530:	d11c      	bne.n	800a56c <__gethex+0x2fc>
 800a532:	42ae      	cmp	r6, r5
 800a534:	d11a      	bne.n	800a56c <__gethex+0x2fc>
 800a536:	2e01      	cmp	r6, #1
 800a538:	d112      	bne.n	800a560 <__gethex+0x2f0>
 800a53a:	9a04      	ldr	r2, [sp, #16]
 800a53c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a540:	6013      	str	r3, [r2, #0]
 800a542:	2301      	movs	r3, #1
 800a544:	6123      	str	r3, [r4, #16]
 800a546:	f8c9 3000 	str.w	r3, [r9]
 800a54a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a54c:	2762      	movs	r7, #98	; 0x62
 800a54e:	601c      	str	r4, [r3, #0]
 800a550:	e723      	b.n	800a39a <__gethex+0x12a>
 800a552:	bf00      	nop
 800a554:	0800c194 	.word	0x0800c194
 800a558:	0800c0b8 	.word	0x0800c0b8
 800a55c:	0800c12c 	.word	0x0800c12c
 800a560:	1e71      	subs	r1, r6, #1
 800a562:	4620      	mov	r0, r4
 800a564:	f000 fec6 	bl	800b2f4 <__any_on>
 800a568:	2800      	cmp	r0, #0
 800a56a:	d1e6      	bne.n	800a53a <__gethex+0x2ca>
 800a56c:	ee18 0a10 	vmov	r0, s16
 800a570:	4621      	mov	r1, r4
 800a572:	f000 fa5f 	bl	800aa34 <_Bfree>
 800a576:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a578:	2300      	movs	r3, #0
 800a57a:	6013      	str	r3, [r2, #0]
 800a57c:	2750      	movs	r7, #80	; 0x50
 800a57e:	e70c      	b.n	800a39a <__gethex+0x12a>
 800a580:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a582:	2b00      	cmp	r3, #0
 800a584:	d1f2      	bne.n	800a56c <__gethex+0x2fc>
 800a586:	e7d8      	b.n	800a53a <__gethex+0x2ca>
 800a588:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d1d5      	bne.n	800a53a <__gethex+0x2ca>
 800a58e:	e7ed      	b.n	800a56c <__gethex+0x2fc>
 800a590:	1e6f      	subs	r7, r5, #1
 800a592:	f1ba 0f00 	cmp.w	sl, #0
 800a596:	d131      	bne.n	800a5fc <__gethex+0x38c>
 800a598:	b127      	cbz	r7, 800a5a4 <__gethex+0x334>
 800a59a:	4639      	mov	r1, r7
 800a59c:	4620      	mov	r0, r4
 800a59e:	f000 fea9 	bl	800b2f4 <__any_on>
 800a5a2:	4682      	mov	sl, r0
 800a5a4:	117b      	asrs	r3, r7, #5
 800a5a6:	2101      	movs	r1, #1
 800a5a8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a5ac:	f007 071f 	and.w	r7, r7, #31
 800a5b0:	fa01 f707 	lsl.w	r7, r1, r7
 800a5b4:	421f      	tst	r7, r3
 800a5b6:	4629      	mov	r1, r5
 800a5b8:	4620      	mov	r0, r4
 800a5ba:	bf18      	it	ne
 800a5bc:	f04a 0a02 	orrne.w	sl, sl, #2
 800a5c0:	1b76      	subs	r6, r6, r5
 800a5c2:	f7ff fdee 	bl	800a1a2 <rshift>
 800a5c6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a5ca:	2702      	movs	r7, #2
 800a5cc:	f1ba 0f00 	cmp.w	sl, #0
 800a5d0:	d048      	beq.n	800a664 <__gethex+0x3f4>
 800a5d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a5d6:	2b02      	cmp	r3, #2
 800a5d8:	d015      	beq.n	800a606 <__gethex+0x396>
 800a5da:	2b03      	cmp	r3, #3
 800a5dc:	d017      	beq.n	800a60e <__gethex+0x39e>
 800a5de:	2b01      	cmp	r3, #1
 800a5e0:	d109      	bne.n	800a5f6 <__gethex+0x386>
 800a5e2:	f01a 0f02 	tst.w	sl, #2
 800a5e6:	d006      	beq.n	800a5f6 <__gethex+0x386>
 800a5e8:	f8d9 0000 	ldr.w	r0, [r9]
 800a5ec:	ea4a 0a00 	orr.w	sl, sl, r0
 800a5f0:	f01a 0f01 	tst.w	sl, #1
 800a5f4:	d10e      	bne.n	800a614 <__gethex+0x3a4>
 800a5f6:	f047 0710 	orr.w	r7, r7, #16
 800a5fa:	e033      	b.n	800a664 <__gethex+0x3f4>
 800a5fc:	f04f 0a01 	mov.w	sl, #1
 800a600:	e7d0      	b.n	800a5a4 <__gethex+0x334>
 800a602:	2701      	movs	r7, #1
 800a604:	e7e2      	b.n	800a5cc <__gethex+0x35c>
 800a606:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a608:	f1c3 0301 	rsb	r3, r3, #1
 800a60c:	9315      	str	r3, [sp, #84]	; 0x54
 800a60e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a610:	2b00      	cmp	r3, #0
 800a612:	d0f0      	beq.n	800a5f6 <__gethex+0x386>
 800a614:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a618:	f104 0314 	add.w	r3, r4, #20
 800a61c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a620:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a624:	f04f 0c00 	mov.w	ip, #0
 800a628:	4618      	mov	r0, r3
 800a62a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a62e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a632:	d01c      	beq.n	800a66e <__gethex+0x3fe>
 800a634:	3201      	adds	r2, #1
 800a636:	6002      	str	r2, [r0, #0]
 800a638:	2f02      	cmp	r7, #2
 800a63a:	f104 0314 	add.w	r3, r4, #20
 800a63e:	d13f      	bne.n	800a6c0 <__gethex+0x450>
 800a640:	f8d8 2000 	ldr.w	r2, [r8]
 800a644:	3a01      	subs	r2, #1
 800a646:	42b2      	cmp	r2, r6
 800a648:	d10a      	bne.n	800a660 <__gethex+0x3f0>
 800a64a:	1171      	asrs	r1, r6, #5
 800a64c:	2201      	movs	r2, #1
 800a64e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a652:	f006 061f 	and.w	r6, r6, #31
 800a656:	fa02 f606 	lsl.w	r6, r2, r6
 800a65a:	421e      	tst	r6, r3
 800a65c:	bf18      	it	ne
 800a65e:	4617      	movne	r7, r2
 800a660:	f047 0720 	orr.w	r7, r7, #32
 800a664:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a666:	601c      	str	r4, [r3, #0]
 800a668:	9b04      	ldr	r3, [sp, #16]
 800a66a:	601d      	str	r5, [r3, #0]
 800a66c:	e695      	b.n	800a39a <__gethex+0x12a>
 800a66e:	4299      	cmp	r1, r3
 800a670:	f843 cc04 	str.w	ip, [r3, #-4]
 800a674:	d8d8      	bhi.n	800a628 <__gethex+0x3b8>
 800a676:	68a3      	ldr	r3, [r4, #8]
 800a678:	459b      	cmp	fp, r3
 800a67a:	db19      	blt.n	800a6b0 <__gethex+0x440>
 800a67c:	6861      	ldr	r1, [r4, #4]
 800a67e:	ee18 0a10 	vmov	r0, s16
 800a682:	3101      	adds	r1, #1
 800a684:	f000 f996 	bl	800a9b4 <_Balloc>
 800a688:	4681      	mov	r9, r0
 800a68a:	b918      	cbnz	r0, 800a694 <__gethex+0x424>
 800a68c:	4b1a      	ldr	r3, [pc, #104]	; (800a6f8 <__gethex+0x488>)
 800a68e:	4602      	mov	r2, r0
 800a690:	2184      	movs	r1, #132	; 0x84
 800a692:	e6a8      	b.n	800a3e6 <__gethex+0x176>
 800a694:	6922      	ldr	r2, [r4, #16]
 800a696:	3202      	adds	r2, #2
 800a698:	f104 010c 	add.w	r1, r4, #12
 800a69c:	0092      	lsls	r2, r2, #2
 800a69e:	300c      	adds	r0, #12
 800a6a0:	f7fc fe36 	bl	8007310 <memcpy>
 800a6a4:	4621      	mov	r1, r4
 800a6a6:	ee18 0a10 	vmov	r0, s16
 800a6aa:	f000 f9c3 	bl	800aa34 <_Bfree>
 800a6ae:	464c      	mov	r4, r9
 800a6b0:	6923      	ldr	r3, [r4, #16]
 800a6b2:	1c5a      	adds	r2, r3, #1
 800a6b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a6b8:	6122      	str	r2, [r4, #16]
 800a6ba:	2201      	movs	r2, #1
 800a6bc:	615a      	str	r2, [r3, #20]
 800a6be:	e7bb      	b.n	800a638 <__gethex+0x3c8>
 800a6c0:	6922      	ldr	r2, [r4, #16]
 800a6c2:	455a      	cmp	r2, fp
 800a6c4:	dd0b      	ble.n	800a6de <__gethex+0x46e>
 800a6c6:	2101      	movs	r1, #1
 800a6c8:	4620      	mov	r0, r4
 800a6ca:	f7ff fd6a 	bl	800a1a2 <rshift>
 800a6ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a6d2:	3501      	adds	r5, #1
 800a6d4:	42ab      	cmp	r3, r5
 800a6d6:	f6ff aed0 	blt.w	800a47a <__gethex+0x20a>
 800a6da:	2701      	movs	r7, #1
 800a6dc:	e7c0      	b.n	800a660 <__gethex+0x3f0>
 800a6de:	f016 061f 	ands.w	r6, r6, #31
 800a6e2:	d0fa      	beq.n	800a6da <__gethex+0x46a>
 800a6e4:	4453      	add	r3, sl
 800a6e6:	f1c6 0620 	rsb	r6, r6, #32
 800a6ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a6ee:	f000 fa53 	bl	800ab98 <__hi0bits>
 800a6f2:	42b0      	cmp	r0, r6
 800a6f4:	dbe7      	blt.n	800a6c6 <__gethex+0x456>
 800a6f6:	e7f0      	b.n	800a6da <__gethex+0x46a>
 800a6f8:	0800c0b8 	.word	0x0800c0b8

0800a6fc <L_shift>:
 800a6fc:	f1c2 0208 	rsb	r2, r2, #8
 800a700:	0092      	lsls	r2, r2, #2
 800a702:	b570      	push	{r4, r5, r6, lr}
 800a704:	f1c2 0620 	rsb	r6, r2, #32
 800a708:	6843      	ldr	r3, [r0, #4]
 800a70a:	6804      	ldr	r4, [r0, #0]
 800a70c:	fa03 f506 	lsl.w	r5, r3, r6
 800a710:	432c      	orrs	r4, r5
 800a712:	40d3      	lsrs	r3, r2
 800a714:	6004      	str	r4, [r0, #0]
 800a716:	f840 3f04 	str.w	r3, [r0, #4]!
 800a71a:	4288      	cmp	r0, r1
 800a71c:	d3f4      	bcc.n	800a708 <L_shift+0xc>
 800a71e:	bd70      	pop	{r4, r5, r6, pc}

0800a720 <__match>:
 800a720:	b530      	push	{r4, r5, lr}
 800a722:	6803      	ldr	r3, [r0, #0]
 800a724:	3301      	adds	r3, #1
 800a726:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a72a:	b914      	cbnz	r4, 800a732 <__match+0x12>
 800a72c:	6003      	str	r3, [r0, #0]
 800a72e:	2001      	movs	r0, #1
 800a730:	bd30      	pop	{r4, r5, pc}
 800a732:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a736:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a73a:	2d19      	cmp	r5, #25
 800a73c:	bf98      	it	ls
 800a73e:	3220      	addls	r2, #32
 800a740:	42a2      	cmp	r2, r4
 800a742:	d0f0      	beq.n	800a726 <__match+0x6>
 800a744:	2000      	movs	r0, #0
 800a746:	e7f3      	b.n	800a730 <__match+0x10>

0800a748 <__hexnan>:
 800a748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a74c:	680b      	ldr	r3, [r1, #0]
 800a74e:	115e      	asrs	r6, r3, #5
 800a750:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a754:	f013 031f 	ands.w	r3, r3, #31
 800a758:	b087      	sub	sp, #28
 800a75a:	bf18      	it	ne
 800a75c:	3604      	addne	r6, #4
 800a75e:	2500      	movs	r5, #0
 800a760:	1f37      	subs	r7, r6, #4
 800a762:	4690      	mov	r8, r2
 800a764:	6802      	ldr	r2, [r0, #0]
 800a766:	9301      	str	r3, [sp, #4]
 800a768:	4682      	mov	sl, r0
 800a76a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a76e:	46b9      	mov	r9, r7
 800a770:	463c      	mov	r4, r7
 800a772:	9502      	str	r5, [sp, #8]
 800a774:	46ab      	mov	fp, r5
 800a776:	7851      	ldrb	r1, [r2, #1]
 800a778:	1c53      	adds	r3, r2, #1
 800a77a:	9303      	str	r3, [sp, #12]
 800a77c:	b341      	cbz	r1, 800a7d0 <__hexnan+0x88>
 800a77e:	4608      	mov	r0, r1
 800a780:	9205      	str	r2, [sp, #20]
 800a782:	9104      	str	r1, [sp, #16]
 800a784:	f7ff fd5f 	bl	800a246 <__hexdig_fun>
 800a788:	2800      	cmp	r0, #0
 800a78a:	d14f      	bne.n	800a82c <__hexnan+0xe4>
 800a78c:	9904      	ldr	r1, [sp, #16]
 800a78e:	9a05      	ldr	r2, [sp, #20]
 800a790:	2920      	cmp	r1, #32
 800a792:	d818      	bhi.n	800a7c6 <__hexnan+0x7e>
 800a794:	9b02      	ldr	r3, [sp, #8]
 800a796:	459b      	cmp	fp, r3
 800a798:	dd13      	ble.n	800a7c2 <__hexnan+0x7a>
 800a79a:	454c      	cmp	r4, r9
 800a79c:	d206      	bcs.n	800a7ac <__hexnan+0x64>
 800a79e:	2d07      	cmp	r5, #7
 800a7a0:	dc04      	bgt.n	800a7ac <__hexnan+0x64>
 800a7a2:	462a      	mov	r2, r5
 800a7a4:	4649      	mov	r1, r9
 800a7a6:	4620      	mov	r0, r4
 800a7a8:	f7ff ffa8 	bl	800a6fc <L_shift>
 800a7ac:	4544      	cmp	r4, r8
 800a7ae:	d950      	bls.n	800a852 <__hexnan+0x10a>
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	f1a4 0904 	sub.w	r9, r4, #4
 800a7b6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a7ba:	f8cd b008 	str.w	fp, [sp, #8]
 800a7be:	464c      	mov	r4, r9
 800a7c0:	461d      	mov	r5, r3
 800a7c2:	9a03      	ldr	r2, [sp, #12]
 800a7c4:	e7d7      	b.n	800a776 <__hexnan+0x2e>
 800a7c6:	2929      	cmp	r1, #41	; 0x29
 800a7c8:	d156      	bne.n	800a878 <__hexnan+0x130>
 800a7ca:	3202      	adds	r2, #2
 800a7cc:	f8ca 2000 	str.w	r2, [sl]
 800a7d0:	f1bb 0f00 	cmp.w	fp, #0
 800a7d4:	d050      	beq.n	800a878 <__hexnan+0x130>
 800a7d6:	454c      	cmp	r4, r9
 800a7d8:	d206      	bcs.n	800a7e8 <__hexnan+0xa0>
 800a7da:	2d07      	cmp	r5, #7
 800a7dc:	dc04      	bgt.n	800a7e8 <__hexnan+0xa0>
 800a7de:	462a      	mov	r2, r5
 800a7e0:	4649      	mov	r1, r9
 800a7e2:	4620      	mov	r0, r4
 800a7e4:	f7ff ff8a 	bl	800a6fc <L_shift>
 800a7e8:	4544      	cmp	r4, r8
 800a7ea:	d934      	bls.n	800a856 <__hexnan+0x10e>
 800a7ec:	f1a8 0204 	sub.w	r2, r8, #4
 800a7f0:	4623      	mov	r3, r4
 800a7f2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a7f6:	f842 1f04 	str.w	r1, [r2, #4]!
 800a7fa:	429f      	cmp	r7, r3
 800a7fc:	d2f9      	bcs.n	800a7f2 <__hexnan+0xaa>
 800a7fe:	1b3b      	subs	r3, r7, r4
 800a800:	f023 0303 	bic.w	r3, r3, #3
 800a804:	3304      	adds	r3, #4
 800a806:	3401      	adds	r4, #1
 800a808:	3e03      	subs	r6, #3
 800a80a:	42b4      	cmp	r4, r6
 800a80c:	bf88      	it	hi
 800a80e:	2304      	movhi	r3, #4
 800a810:	4443      	add	r3, r8
 800a812:	2200      	movs	r2, #0
 800a814:	f843 2b04 	str.w	r2, [r3], #4
 800a818:	429f      	cmp	r7, r3
 800a81a:	d2fb      	bcs.n	800a814 <__hexnan+0xcc>
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	b91b      	cbnz	r3, 800a828 <__hexnan+0xe0>
 800a820:	4547      	cmp	r7, r8
 800a822:	d127      	bne.n	800a874 <__hexnan+0x12c>
 800a824:	2301      	movs	r3, #1
 800a826:	603b      	str	r3, [r7, #0]
 800a828:	2005      	movs	r0, #5
 800a82a:	e026      	b.n	800a87a <__hexnan+0x132>
 800a82c:	3501      	adds	r5, #1
 800a82e:	2d08      	cmp	r5, #8
 800a830:	f10b 0b01 	add.w	fp, fp, #1
 800a834:	dd06      	ble.n	800a844 <__hexnan+0xfc>
 800a836:	4544      	cmp	r4, r8
 800a838:	d9c3      	bls.n	800a7c2 <__hexnan+0x7a>
 800a83a:	2300      	movs	r3, #0
 800a83c:	f844 3c04 	str.w	r3, [r4, #-4]
 800a840:	2501      	movs	r5, #1
 800a842:	3c04      	subs	r4, #4
 800a844:	6822      	ldr	r2, [r4, #0]
 800a846:	f000 000f 	and.w	r0, r0, #15
 800a84a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a84e:	6022      	str	r2, [r4, #0]
 800a850:	e7b7      	b.n	800a7c2 <__hexnan+0x7a>
 800a852:	2508      	movs	r5, #8
 800a854:	e7b5      	b.n	800a7c2 <__hexnan+0x7a>
 800a856:	9b01      	ldr	r3, [sp, #4]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d0df      	beq.n	800a81c <__hexnan+0xd4>
 800a85c:	f04f 32ff 	mov.w	r2, #4294967295
 800a860:	f1c3 0320 	rsb	r3, r3, #32
 800a864:	fa22 f303 	lsr.w	r3, r2, r3
 800a868:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a86c:	401a      	ands	r2, r3
 800a86e:	f846 2c04 	str.w	r2, [r6, #-4]
 800a872:	e7d3      	b.n	800a81c <__hexnan+0xd4>
 800a874:	3f04      	subs	r7, #4
 800a876:	e7d1      	b.n	800a81c <__hexnan+0xd4>
 800a878:	2004      	movs	r0, #4
 800a87a:	b007      	add	sp, #28
 800a87c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a880 <_localeconv_r>:
 800a880:	4800      	ldr	r0, [pc, #0]	; (800a884 <_localeconv_r+0x4>)
 800a882:	4770      	bx	lr
 800a884:	20000164 	.word	0x20000164

0800a888 <__retarget_lock_init_recursive>:
 800a888:	4770      	bx	lr

0800a88a <__retarget_lock_acquire_recursive>:
 800a88a:	4770      	bx	lr

0800a88c <__retarget_lock_release_recursive>:
 800a88c:	4770      	bx	lr
	...

0800a890 <_lseek_r>:
 800a890:	b538      	push	{r3, r4, r5, lr}
 800a892:	4d07      	ldr	r5, [pc, #28]	; (800a8b0 <_lseek_r+0x20>)
 800a894:	4604      	mov	r4, r0
 800a896:	4608      	mov	r0, r1
 800a898:	4611      	mov	r1, r2
 800a89a:	2200      	movs	r2, #0
 800a89c:	602a      	str	r2, [r5, #0]
 800a89e:	461a      	mov	r2, r3
 800a8a0:	f7f6 ff9e 	bl	80017e0 <_lseek>
 800a8a4:	1c43      	adds	r3, r0, #1
 800a8a6:	d102      	bne.n	800a8ae <_lseek_r+0x1e>
 800a8a8:	682b      	ldr	r3, [r5, #0]
 800a8aa:	b103      	cbz	r3, 800a8ae <_lseek_r+0x1e>
 800a8ac:	6023      	str	r3, [r4, #0]
 800a8ae:	bd38      	pop	{r3, r4, r5, pc}
 800a8b0:	200007b0 	.word	0x200007b0

0800a8b4 <__swhatbuf_r>:
 800a8b4:	b570      	push	{r4, r5, r6, lr}
 800a8b6:	460e      	mov	r6, r1
 800a8b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8bc:	2900      	cmp	r1, #0
 800a8be:	b096      	sub	sp, #88	; 0x58
 800a8c0:	4614      	mov	r4, r2
 800a8c2:	461d      	mov	r5, r3
 800a8c4:	da08      	bge.n	800a8d8 <__swhatbuf_r+0x24>
 800a8c6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	602a      	str	r2, [r5, #0]
 800a8ce:	061a      	lsls	r2, r3, #24
 800a8d0:	d410      	bmi.n	800a8f4 <__swhatbuf_r+0x40>
 800a8d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8d6:	e00e      	b.n	800a8f6 <__swhatbuf_r+0x42>
 800a8d8:	466a      	mov	r2, sp
 800a8da:	f001 f957 	bl	800bb8c <_fstat_r>
 800a8de:	2800      	cmp	r0, #0
 800a8e0:	dbf1      	blt.n	800a8c6 <__swhatbuf_r+0x12>
 800a8e2:	9a01      	ldr	r2, [sp, #4]
 800a8e4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a8e8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a8ec:	425a      	negs	r2, r3
 800a8ee:	415a      	adcs	r2, r3
 800a8f0:	602a      	str	r2, [r5, #0]
 800a8f2:	e7ee      	b.n	800a8d2 <__swhatbuf_r+0x1e>
 800a8f4:	2340      	movs	r3, #64	; 0x40
 800a8f6:	2000      	movs	r0, #0
 800a8f8:	6023      	str	r3, [r4, #0]
 800a8fa:	b016      	add	sp, #88	; 0x58
 800a8fc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a900 <__smakebuf_r>:
 800a900:	898b      	ldrh	r3, [r1, #12]
 800a902:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a904:	079d      	lsls	r5, r3, #30
 800a906:	4606      	mov	r6, r0
 800a908:	460c      	mov	r4, r1
 800a90a:	d507      	bpl.n	800a91c <__smakebuf_r+0x1c>
 800a90c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a910:	6023      	str	r3, [r4, #0]
 800a912:	6123      	str	r3, [r4, #16]
 800a914:	2301      	movs	r3, #1
 800a916:	6163      	str	r3, [r4, #20]
 800a918:	b002      	add	sp, #8
 800a91a:	bd70      	pop	{r4, r5, r6, pc}
 800a91c:	ab01      	add	r3, sp, #4
 800a91e:	466a      	mov	r2, sp
 800a920:	f7ff ffc8 	bl	800a8b4 <__swhatbuf_r>
 800a924:	9900      	ldr	r1, [sp, #0]
 800a926:	4605      	mov	r5, r0
 800a928:	4630      	mov	r0, r6
 800a92a:	f000 fd87 	bl	800b43c <_malloc_r>
 800a92e:	b948      	cbnz	r0, 800a944 <__smakebuf_r+0x44>
 800a930:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a934:	059a      	lsls	r2, r3, #22
 800a936:	d4ef      	bmi.n	800a918 <__smakebuf_r+0x18>
 800a938:	f023 0303 	bic.w	r3, r3, #3
 800a93c:	f043 0302 	orr.w	r3, r3, #2
 800a940:	81a3      	strh	r3, [r4, #12]
 800a942:	e7e3      	b.n	800a90c <__smakebuf_r+0xc>
 800a944:	4b0d      	ldr	r3, [pc, #52]	; (800a97c <__smakebuf_r+0x7c>)
 800a946:	62b3      	str	r3, [r6, #40]	; 0x28
 800a948:	89a3      	ldrh	r3, [r4, #12]
 800a94a:	6020      	str	r0, [r4, #0]
 800a94c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a950:	81a3      	strh	r3, [r4, #12]
 800a952:	9b00      	ldr	r3, [sp, #0]
 800a954:	6163      	str	r3, [r4, #20]
 800a956:	9b01      	ldr	r3, [sp, #4]
 800a958:	6120      	str	r0, [r4, #16]
 800a95a:	b15b      	cbz	r3, 800a974 <__smakebuf_r+0x74>
 800a95c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a960:	4630      	mov	r0, r6
 800a962:	f001 f925 	bl	800bbb0 <_isatty_r>
 800a966:	b128      	cbz	r0, 800a974 <__smakebuf_r+0x74>
 800a968:	89a3      	ldrh	r3, [r4, #12]
 800a96a:	f023 0303 	bic.w	r3, r3, #3
 800a96e:	f043 0301 	orr.w	r3, r3, #1
 800a972:	81a3      	strh	r3, [r4, #12]
 800a974:	89a0      	ldrh	r0, [r4, #12]
 800a976:	4305      	orrs	r5, r0
 800a978:	81a5      	strh	r5, [r4, #12]
 800a97a:	e7cd      	b.n	800a918 <__smakebuf_r+0x18>
 800a97c:	0800a001 	.word	0x0800a001

0800a980 <malloc>:
 800a980:	4b02      	ldr	r3, [pc, #8]	; (800a98c <malloc+0xc>)
 800a982:	4601      	mov	r1, r0
 800a984:	6818      	ldr	r0, [r3, #0]
 800a986:	f000 bd59 	b.w	800b43c <_malloc_r>
 800a98a:	bf00      	nop
 800a98c:	2000000c 	.word	0x2000000c

0800a990 <__ascii_mbtowc>:
 800a990:	b082      	sub	sp, #8
 800a992:	b901      	cbnz	r1, 800a996 <__ascii_mbtowc+0x6>
 800a994:	a901      	add	r1, sp, #4
 800a996:	b142      	cbz	r2, 800a9aa <__ascii_mbtowc+0x1a>
 800a998:	b14b      	cbz	r3, 800a9ae <__ascii_mbtowc+0x1e>
 800a99a:	7813      	ldrb	r3, [r2, #0]
 800a99c:	600b      	str	r3, [r1, #0]
 800a99e:	7812      	ldrb	r2, [r2, #0]
 800a9a0:	1e10      	subs	r0, r2, #0
 800a9a2:	bf18      	it	ne
 800a9a4:	2001      	movne	r0, #1
 800a9a6:	b002      	add	sp, #8
 800a9a8:	4770      	bx	lr
 800a9aa:	4610      	mov	r0, r2
 800a9ac:	e7fb      	b.n	800a9a6 <__ascii_mbtowc+0x16>
 800a9ae:	f06f 0001 	mvn.w	r0, #1
 800a9b2:	e7f8      	b.n	800a9a6 <__ascii_mbtowc+0x16>

0800a9b4 <_Balloc>:
 800a9b4:	b570      	push	{r4, r5, r6, lr}
 800a9b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a9b8:	4604      	mov	r4, r0
 800a9ba:	460d      	mov	r5, r1
 800a9bc:	b976      	cbnz	r6, 800a9dc <_Balloc+0x28>
 800a9be:	2010      	movs	r0, #16
 800a9c0:	f7ff ffde 	bl	800a980 <malloc>
 800a9c4:	4602      	mov	r2, r0
 800a9c6:	6260      	str	r0, [r4, #36]	; 0x24
 800a9c8:	b920      	cbnz	r0, 800a9d4 <_Balloc+0x20>
 800a9ca:	4b18      	ldr	r3, [pc, #96]	; (800aa2c <_Balloc+0x78>)
 800a9cc:	4818      	ldr	r0, [pc, #96]	; (800aa30 <_Balloc+0x7c>)
 800a9ce:	2166      	movs	r1, #102	; 0x66
 800a9d0:	f001 f8ac 	bl	800bb2c <__assert_func>
 800a9d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a9d8:	6006      	str	r6, [r0, #0]
 800a9da:	60c6      	str	r6, [r0, #12]
 800a9dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a9de:	68f3      	ldr	r3, [r6, #12]
 800a9e0:	b183      	cbz	r3, 800aa04 <_Balloc+0x50>
 800a9e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a9e4:	68db      	ldr	r3, [r3, #12]
 800a9e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a9ea:	b9b8      	cbnz	r0, 800aa1c <_Balloc+0x68>
 800a9ec:	2101      	movs	r1, #1
 800a9ee:	fa01 f605 	lsl.w	r6, r1, r5
 800a9f2:	1d72      	adds	r2, r6, #5
 800a9f4:	0092      	lsls	r2, r2, #2
 800a9f6:	4620      	mov	r0, r4
 800a9f8:	f000 fc9d 	bl	800b336 <_calloc_r>
 800a9fc:	b160      	cbz	r0, 800aa18 <_Balloc+0x64>
 800a9fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aa02:	e00e      	b.n	800aa22 <_Balloc+0x6e>
 800aa04:	2221      	movs	r2, #33	; 0x21
 800aa06:	2104      	movs	r1, #4
 800aa08:	4620      	mov	r0, r4
 800aa0a:	f000 fc94 	bl	800b336 <_calloc_r>
 800aa0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa10:	60f0      	str	r0, [r6, #12]
 800aa12:	68db      	ldr	r3, [r3, #12]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d1e4      	bne.n	800a9e2 <_Balloc+0x2e>
 800aa18:	2000      	movs	r0, #0
 800aa1a:	bd70      	pop	{r4, r5, r6, pc}
 800aa1c:	6802      	ldr	r2, [r0, #0]
 800aa1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aa22:	2300      	movs	r3, #0
 800aa24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aa28:	e7f7      	b.n	800aa1a <_Balloc+0x66>
 800aa2a:	bf00      	nop
 800aa2c:	0800c046 	.word	0x0800c046
 800aa30:	0800c1a8 	.word	0x0800c1a8

0800aa34 <_Bfree>:
 800aa34:	b570      	push	{r4, r5, r6, lr}
 800aa36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aa38:	4605      	mov	r5, r0
 800aa3a:	460c      	mov	r4, r1
 800aa3c:	b976      	cbnz	r6, 800aa5c <_Bfree+0x28>
 800aa3e:	2010      	movs	r0, #16
 800aa40:	f7ff ff9e 	bl	800a980 <malloc>
 800aa44:	4602      	mov	r2, r0
 800aa46:	6268      	str	r0, [r5, #36]	; 0x24
 800aa48:	b920      	cbnz	r0, 800aa54 <_Bfree+0x20>
 800aa4a:	4b09      	ldr	r3, [pc, #36]	; (800aa70 <_Bfree+0x3c>)
 800aa4c:	4809      	ldr	r0, [pc, #36]	; (800aa74 <_Bfree+0x40>)
 800aa4e:	218a      	movs	r1, #138	; 0x8a
 800aa50:	f001 f86c 	bl	800bb2c <__assert_func>
 800aa54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa58:	6006      	str	r6, [r0, #0]
 800aa5a:	60c6      	str	r6, [r0, #12]
 800aa5c:	b13c      	cbz	r4, 800aa6e <_Bfree+0x3a>
 800aa5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800aa60:	6862      	ldr	r2, [r4, #4]
 800aa62:	68db      	ldr	r3, [r3, #12]
 800aa64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aa68:	6021      	str	r1, [r4, #0]
 800aa6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aa6e:	bd70      	pop	{r4, r5, r6, pc}
 800aa70:	0800c046 	.word	0x0800c046
 800aa74:	0800c1a8 	.word	0x0800c1a8

0800aa78 <__multadd>:
 800aa78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa7c:	690d      	ldr	r5, [r1, #16]
 800aa7e:	4607      	mov	r7, r0
 800aa80:	460c      	mov	r4, r1
 800aa82:	461e      	mov	r6, r3
 800aa84:	f101 0c14 	add.w	ip, r1, #20
 800aa88:	2000      	movs	r0, #0
 800aa8a:	f8dc 3000 	ldr.w	r3, [ip]
 800aa8e:	b299      	uxth	r1, r3
 800aa90:	fb02 6101 	mla	r1, r2, r1, r6
 800aa94:	0c1e      	lsrs	r6, r3, #16
 800aa96:	0c0b      	lsrs	r3, r1, #16
 800aa98:	fb02 3306 	mla	r3, r2, r6, r3
 800aa9c:	b289      	uxth	r1, r1
 800aa9e:	3001      	adds	r0, #1
 800aaa0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800aaa4:	4285      	cmp	r5, r0
 800aaa6:	f84c 1b04 	str.w	r1, [ip], #4
 800aaaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aaae:	dcec      	bgt.n	800aa8a <__multadd+0x12>
 800aab0:	b30e      	cbz	r6, 800aaf6 <__multadd+0x7e>
 800aab2:	68a3      	ldr	r3, [r4, #8]
 800aab4:	42ab      	cmp	r3, r5
 800aab6:	dc19      	bgt.n	800aaec <__multadd+0x74>
 800aab8:	6861      	ldr	r1, [r4, #4]
 800aaba:	4638      	mov	r0, r7
 800aabc:	3101      	adds	r1, #1
 800aabe:	f7ff ff79 	bl	800a9b4 <_Balloc>
 800aac2:	4680      	mov	r8, r0
 800aac4:	b928      	cbnz	r0, 800aad2 <__multadd+0x5a>
 800aac6:	4602      	mov	r2, r0
 800aac8:	4b0c      	ldr	r3, [pc, #48]	; (800aafc <__multadd+0x84>)
 800aaca:	480d      	ldr	r0, [pc, #52]	; (800ab00 <__multadd+0x88>)
 800aacc:	21b5      	movs	r1, #181	; 0xb5
 800aace:	f001 f82d 	bl	800bb2c <__assert_func>
 800aad2:	6922      	ldr	r2, [r4, #16]
 800aad4:	3202      	adds	r2, #2
 800aad6:	f104 010c 	add.w	r1, r4, #12
 800aada:	0092      	lsls	r2, r2, #2
 800aadc:	300c      	adds	r0, #12
 800aade:	f7fc fc17 	bl	8007310 <memcpy>
 800aae2:	4621      	mov	r1, r4
 800aae4:	4638      	mov	r0, r7
 800aae6:	f7ff ffa5 	bl	800aa34 <_Bfree>
 800aaea:	4644      	mov	r4, r8
 800aaec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800aaf0:	3501      	adds	r5, #1
 800aaf2:	615e      	str	r6, [r3, #20]
 800aaf4:	6125      	str	r5, [r4, #16]
 800aaf6:	4620      	mov	r0, r4
 800aaf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aafc:	0800c0b8 	.word	0x0800c0b8
 800ab00:	0800c1a8 	.word	0x0800c1a8

0800ab04 <__s2b>:
 800ab04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab08:	460c      	mov	r4, r1
 800ab0a:	4615      	mov	r5, r2
 800ab0c:	461f      	mov	r7, r3
 800ab0e:	2209      	movs	r2, #9
 800ab10:	3308      	adds	r3, #8
 800ab12:	4606      	mov	r6, r0
 800ab14:	fb93 f3f2 	sdiv	r3, r3, r2
 800ab18:	2100      	movs	r1, #0
 800ab1a:	2201      	movs	r2, #1
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	db09      	blt.n	800ab34 <__s2b+0x30>
 800ab20:	4630      	mov	r0, r6
 800ab22:	f7ff ff47 	bl	800a9b4 <_Balloc>
 800ab26:	b940      	cbnz	r0, 800ab3a <__s2b+0x36>
 800ab28:	4602      	mov	r2, r0
 800ab2a:	4b19      	ldr	r3, [pc, #100]	; (800ab90 <__s2b+0x8c>)
 800ab2c:	4819      	ldr	r0, [pc, #100]	; (800ab94 <__s2b+0x90>)
 800ab2e:	21ce      	movs	r1, #206	; 0xce
 800ab30:	f000 fffc 	bl	800bb2c <__assert_func>
 800ab34:	0052      	lsls	r2, r2, #1
 800ab36:	3101      	adds	r1, #1
 800ab38:	e7f0      	b.n	800ab1c <__s2b+0x18>
 800ab3a:	9b08      	ldr	r3, [sp, #32]
 800ab3c:	6143      	str	r3, [r0, #20]
 800ab3e:	2d09      	cmp	r5, #9
 800ab40:	f04f 0301 	mov.w	r3, #1
 800ab44:	6103      	str	r3, [r0, #16]
 800ab46:	dd16      	ble.n	800ab76 <__s2b+0x72>
 800ab48:	f104 0909 	add.w	r9, r4, #9
 800ab4c:	46c8      	mov	r8, r9
 800ab4e:	442c      	add	r4, r5
 800ab50:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ab54:	4601      	mov	r1, r0
 800ab56:	3b30      	subs	r3, #48	; 0x30
 800ab58:	220a      	movs	r2, #10
 800ab5a:	4630      	mov	r0, r6
 800ab5c:	f7ff ff8c 	bl	800aa78 <__multadd>
 800ab60:	45a0      	cmp	r8, r4
 800ab62:	d1f5      	bne.n	800ab50 <__s2b+0x4c>
 800ab64:	f1a5 0408 	sub.w	r4, r5, #8
 800ab68:	444c      	add	r4, r9
 800ab6a:	1b2d      	subs	r5, r5, r4
 800ab6c:	1963      	adds	r3, r4, r5
 800ab6e:	42bb      	cmp	r3, r7
 800ab70:	db04      	blt.n	800ab7c <__s2b+0x78>
 800ab72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab76:	340a      	adds	r4, #10
 800ab78:	2509      	movs	r5, #9
 800ab7a:	e7f6      	b.n	800ab6a <__s2b+0x66>
 800ab7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ab80:	4601      	mov	r1, r0
 800ab82:	3b30      	subs	r3, #48	; 0x30
 800ab84:	220a      	movs	r2, #10
 800ab86:	4630      	mov	r0, r6
 800ab88:	f7ff ff76 	bl	800aa78 <__multadd>
 800ab8c:	e7ee      	b.n	800ab6c <__s2b+0x68>
 800ab8e:	bf00      	nop
 800ab90:	0800c0b8 	.word	0x0800c0b8
 800ab94:	0800c1a8 	.word	0x0800c1a8

0800ab98 <__hi0bits>:
 800ab98:	0c03      	lsrs	r3, r0, #16
 800ab9a:	041b      	lsls	r3, r3, #16
 800ab9c:	b9d3      	cbnz	r3, 800abd4 <__hi0bits+0x3c>
 800ab9e:	0400      	lsls	r0, r0, #16
 800aba0:	2310      	movs	r3, #16
 800aba2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800aba6:	bf04      	itt	eq
 800aba8:	0200      	lsleq	r0, r0, #8
 800abaa:	3308      	addeq	r3, #8
 800abac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800abb0:	bf04      	itt	eq
 800abb2:	0100      	lsleq	r0, r0, #4
 800abb4:	3304      	addeq	r3, #4
 800abb6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800abba:	bf04      	itt	eq
 800abbc:	0080      	lsleq	r0, r0, #2
 800abbe:	3302      	addeq	r3, #2
 800abc0:	2800      	cmp	r0, #0
 800abc2:	db05      	blt.n	800abd0 <__hi0bits+0x38>
 800abc4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800abc8:	f103 0301 	add.w	r3, r3, #1
 800abcc:	bf08      	it	eq
 800abce:	2320      	moveq	r3, #32
 800abd0:	4618      	mov	r0, r3
 800abd2:	4770      	bx	lr
 800abd4:	2300      	movs	r3, #0
 800abd6:	e7e4      	b.n	800aba2 <__hi0bits+0xa>

0800abd8 <__lo0bits>:
 800abd8:	6803      	ldr	r3, [r0, #0]
 800abda:	f013 0207 	ands.w	r2, r3, #7
 800abde:	4601      	mov	r1, r0
 800abe0:	d00b      	beq.n	800abfa <__lo0bits+0x22>
 800abe2:	07da      	lsls	r2, r3, #31
 800abe4:	d423      	bmi.n	800ac2e <__lo0bits+0x56>
 800abe6:	0798      	lsls	r0, r3, #30
 800abe8:	bf49      	itett	mi
 800abea:	085b      	lsrmi	r3, r3, #1
 800abec:	089b      	lsrpl	r3, r3, #2
 800abee:	2001      	movmi	r0, #1
 800abf0:	600b      	strmi	r3, [r1, #0]
 800abf2:	bf5c      	itt	pl
 800abf4:	600b      	strpl	r3, [r1, #0]
 800abf6:	2002      	movpl	r0, #2
 800abf8:	4770      	bx	lr
 800abfa:	b298      	uxth	r0, r3
 800abfc:	b9a8      	cbnz	r0, 800ac2a <__lo0bits+0x52>
 800abfe:	0c1b      	lsrs	r3, r3, #16
 800ac00:	2010      	movs	r0, #16
 800ac02:	b2da      	uxtb	r2, r3
 800ac04:	b90a      	cbnz	r2, 800ac0a <__lo0bits+0x32>
 800ac06:	3008      	adds	r0, #8
 800ac08:	0a1b      	lsrs	r3, r3, #8
 800ac0a:	071a      	lsls	r2, r3, #28
 800ac0c:	bf04      	itt	eq
 800ac0e:	091b      	lsreq	r3, r3, #4
 800ac10:	3004      	addeq	r0, #4
 800ac12:	079a      	lsls	r2, r3, #30
 800ac14:	bf04      	itt	eq
 800ac16:	089b      	lsreq	r3, r3, #2
 800ac18:	3002      	addeq	r0, #2
 800ac1a:	07da      	lsls	r2, r3, #31
 800ac1c:	d403      	bmi.n	800ac26 <__lo0bits+0x4e>
 800ac1e:	085b      	lsrs	r3, r3, #1
 800ac20:	f100 0001 	add.w	r0, r0, #1
 800ac24:	d005      	beq.n	800ac32 <__lo0bits+0x5a>
 800ac26:	600b      	str	r3, [r1, #0]
 800ac28:	4770      	bx	lr
 800ac2a:	4610      	mov	r0, r2
 800ac2c:	e7e9      	b.n	800ac02 <__lo0bits+0x2a>
 800ac2e:	2000      	movs	r0, #0
 800ac30:	4770      	bx	lr
 800ac32:	2020      	movs	r0, #32
 800ac34:	4770      	bx	lr
	...

0800ac38 <__i2b>:
 800ac38:	b510      	push	{r4, lr}
 800ac3a:	460c      	mov	r4, r1
 800ac3c:	2101      	movs	r1, #1
 800ac3e:	f7ff feb9 	bl	800a9b4 <_Balloc>
 800ac42:	4602      	mov	r2, r0
 800ac44:	b928      	cbnz	r0, 800ac52 <__i2b+0x1a>
 800ac46:	4b05      	ldr	r3, [pc, #20]	; (800ac5c <__i2b+0x24>)
 800ac48:	4805      	ldr	r0, [pc, #20]	; (800ac60 <__i2b+0x28>)
 800ac4a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ac4e:	f000 ff6d 	bl	800bb2c <__assert_func>
 800ac52:	2301      	movs	r3, #1
 800ac54:	6144      	str	r4, [r0, #20]
 800ac56:	6103      	str	r3, [r0, #16]
 800ac58:	bd10      	pop	{r4, pc}
 800ac5a:	bf00      	nop
 800ac5c:	0800c0b8 	.word	0x0800c0b8
 800ac60:	0800c1a8 	.word	0x0800c1a8

0800ac64 <__multiply>:
 800ac64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac68:	4691      	mov	r9, r2
 800ac6a:	690a      	ldr	r2, [r1, #16]
 800ac6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ac70:	429a      	cmp	r2, r3
 800ac72:	bfb8      	it	lt
 800ac74:	460b      	movlt	r3, r1
 800ac76:	460c      	mov	r4, r1
 800ac78:	bfbc      	itt	lt
 800ac7a:	464c      	movlt	r4, r9
 800ac7c:	4699      	movlt	r9, r3
 800ac7e:	6927      	ldr	r7, [r4, #16]
 800ac80:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ac84:	68a3      	ldr	r3, [r4, #8]
 800ac86:	6861      	ldr	r1, [r4, #4]
 800ac88:	eb07 060a 	add.w	r6, r7, sl
 800ac8c:	42b3      	cmp	r3, r6
 800ac8e:	b085      	sub	sp, #20
 800ac90:	bfb8      	it	lt
 800ac92:	3101      	addlt	r1, #1
 800ac94:	f7ff fe8e 	bl	800a9b4 <_Balloc>
 800ac98:	b930      	cbnz	r0, 800aca8 <__multiply+0x44>
 800ac9a:	4602      	mov	r2, r0
 800ac9c:	4b44      	ldr	r3, [pc, #272]	; (800adb0 <__multiply+0x14c>)
 800ac9e:	4845      	ldr	r0, [pc, #276]	; (800adb4 <__multiply+0x150>)
 800aca0:	f240 115d 	movw	r1, #349	; 0x15d
 800aca4:	f000 ff42 	bl	800bb2c <__assert_func>
 800aca8:	f100 0514 	add.w	r5, r0, #20
 800acac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800acb0:	462b      	mov	r3, r5
 800acb2:	2200      	movs	r2, #0
 800acb4:	4543      	cmp	r3, r8
 800acb6:	d321      	bcc.n	800acfc <__multiply+0x98>
 800acb8:	f104 0314 	add.w	r3, r4, #20
 800acbc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800acc0:	f109 0314 	add.w	r3, r9, #20
 800acc4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800acc8:	9202      	str	r2, [sp, #8]
 800acca:	1b3a      	subs	r2, r7, r4
 800accc:	3a15      	subs	r2, #21
 800acce:	f022 0203 	bic.w	r2, r2, #3
 800acd2:	3204      	adds	r2, #4
 800acd4:	f104 0115 	add.w	r1, r4, #21
 800acd8:	428f      	cmp	r7, r1
 800acda:	bf38      	it	cc
 800acdc:	2204      	movcc	r2, #4
 800acde:	9201      	str	r2, [sp, #4]
 800ace0:	9a02      	ldr	r2, [sp, #8]
 800ace2:	9303      	str	r3, [sp, #12]
 800ace4:	429a      	cmp	r2, r3
 800ace6:	d80c      	bhi.n	800ad02 <__multiply+0x9e>
 800ace8:	2e00      	cmp	r6, #0
 800acea:	dd03      	ble.n	800acf4 <__multiply+0x90>
 800acec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d05a      	beq.n	800adaa <__multiply+0x146>
 800acf4:	6106      	str	r6, [r0, #16]
 800acf6:	b005      	add	sp, #20
 800acf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acfc:	f843 2b04 	str.w	r2, [r3], #4
 800ad00:	e7d8      	b.n	800acb4 <__multiply+0x50>
 800ad02:	f8b3 a000 	ldrh.w	sl, [r3]
 800ad06:	f1ba 0f00 	cmp.w	sl, #0
 800ad0a:	d024      	beq.n	800ad56 <__multiply+0xf2>
 800ad0c:	f104 0e14 	add.w	lr, r4, #20
 800ad10:	46a9      	mov	r9, r5
 800ad12:	f04f 0c00 	mov.w	ip, #0
 800ad16:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ad1a:	f8d9 1000 	ldr.w	r1, [r9]
 800ad1e:	fa1f fb82 	uxth.w	fp, r2
 800ad22:	b289      	uxth	r1, r1
 800ad24:	fb0a 110b 	mla	r1, sl, fp, r1
 800ad28:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ad2c:	f8d9 2000 	ldr.w	r2, [r9]
 800ad30:	4461      	add	r1, ip
 800ad32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ad36:	fb0a c20b 	mla	r2, sl, fp, ip
 800ad3a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ad3e:	b289      	uxth	r1, r1
 800ad40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ad44:	4577      	cmp	r7, lr
 800ad46:	f849 1b04 	str.w	r1, [r9], #4
 800ad4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ad4e:	d8e2      	bhi.n	800ad16 <__multiply+0xb2>
 800ad50:	9a01      	ldr	r2, [sp, #4]
 800ad52:	f845 c002 	str.w	ip, [r5, r2]
 800ad56:	9a03      	ldr	r2, [sp, #12]
 800ad58:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ad5c:	3304      	adds	r3, #4
 800ad5e:	f1b9 0f00 	cmp.w	r9, #0
 800ad62:	d020      	beq.n	800ada6 <__multiply+0x142>
 800ad64:	6829      	ldr	r1, [r5, #0]
 800ad66:	f104 0c14 	add.w	ip, r4, #20
 800ad6a:	46ae      	mov	lr, r5
 800ad6c:	f04f 0a00 	mov.w	sl, #0
 800ad70:	f8bc b000 	ldrh.w	fp, [ip]
 800ad74:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ad78:	fb09 220b 	mla	r2, r9, fp, r2
 800ad7c:	4492      	add	sl, r2
 800ad7e:	b289      	uxth	r1, r1
 800ad80:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ad84:	f84e 1b04 	str.w	r1, [lr], #4
 800ad88:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ad8c:	f8be 1000 	ldrh.w	r1, [lr]
 800ad90:	0c12      	lsrs	r2, r2, #16
 800ad92:	fb09 1102 	mla	r1, r9, r2, r1
 800ad96:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ad9a:	4567      	cmp	r7, ip
 800ad9c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ada0:	d8e6      	bhi.n	800ad70 <__multiply+0x10c>
 800ada2:	9a01      	ldr	r2, [sp, #4]
 800ada4:	50a9      	str	r1, [r5, r2]
 800ada6:	3504      	adds	r5, #4
 800ada8:	e79a      	b.n	800ace0 <__multiply+0x7c>
 800adaa:	3e01      	subs	r6, #1
 800adac:	e79c      	b.n	800ace8 <__multiply+0x84>
 800adae:	bf00      	nop
 800adb0:	0800c0b8 	.word	0x0800c0b8
 800adb4:	0800c1a8 	.word	0x0800c1a8

0800adb8 <__pow5mult>:
 800adb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800adbc:	4615      	mov	r5, r2
 800adbe:	f012 0203 	ands.w	r2, r2, #3
 800adc2:	4606      	mov	r6, r0
 800adc4:	460f      	mov	r7, r1
 800adc6:	d007      	beq.n	800add8 <__pow5mult+0x20>
 800adc8:	4c25      	ldr	r4, [pc, #148]	; (800ae60 <__pow5mult+0xa8>)
 800adca:	3a01      	subs	r2, #1
 800adcc:	2300      	movs	r3, #0
 800adce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800add2:	f7ff fe51 	bl	800aa78 <__multadd>
 800add6:	4607      	mov	r7, r0
 800add8:	10ad      	asrs	r5, r5, #2
 800adda:	d03d      	beq.n	800ae58 <__pow5mult+0xa0>
 800addc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800adde:	b97c      	cbnz	r4, 800ae00 <__pow5mult+0x48>
 800ade0:	2010      	movs	r0, #16
 800ade2:	f7ff fdcd 	bl	800a980 <malloc>
 800ade6:	4602      	mov	r2, r0
 800ade8:	6270      	str	r0, [r6, #36]	; 0x24
 800adea:	b928      	cbnz	r0, 800adf8 <__pow5mult+0x40>
 800adec:	4b1d      	ldr	r3, [pc, #116]	; (800ae64 <__pow5mult+0xac>)
 800adee:	481e      	ldr	r0, [pc, #120]	; (800ae68 <__pow5mult+0xb0>)
 800adf0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800adf4:	f000 fe9a 	bl	800bb2c <__assert_func>
 800adf8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800adfc:	6004      	str	r4, [r0, #0]
 800adfe:	60c4      	str	r4, [r0, #12]
 800ae00:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ae04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae08:	b94c      	cbnz	r4, 800ae1e <__pow5mult+0x66>
 800ae0a:	f240 2171 	movw	r1, #625	; 0x271
 800ae0e:	4630      	mov	r0, r6
 800ae10:	f7ff ff12 	bl	800ac38 <__i2b>
 800ae14:	2300      	movs	r3, #0
 800ae16:	f8c8 0008 	str.w	r0, [r8, #8]
 800ae1a:	4604      	mov	r4, r0
 800ae1c:	6003      	str	r3, [r0, #0]
 800ae1e:	f04f 0900 	mov.w	r9, #0
 800ae22:	07eb      	lsls	r3, r5, #31
 800ae24:	d50a      	bpl.n	800ae3c <__pow5mult+0x84>
 800ae26:	4639      	mov	r1, r7
 800ae28:	4622      	mov	r2, r4
 800ae2a:	4630      	mov	r0, r6
 800ae2c:	f7ff ff1a 	bl	800ac64 <__multiply>
 800ae30:	4639      	mov	r1, r7
 800ae32:	4680      	mov	r8, r0
 800ae34:	4630      	mov	r0, r6
 800ae36:	f7ff fdfd 	bl	800aa34 <_Bfree>
 800ae3a:	4647      	mov	r7, r8
 800ae3c:	106d      	asrs	r5, r5, #1
 800ae3e:	d00b      	beq.n	800ae58 <__pow5mult+0xa0>
 800ae40:	6820      	ldr	r0, [r4, #0]
 800ae42:	b938      	cbnz	r0, 800ae54 <__pow5mult+0x9c>
 800ae44:	4622      	mov	r2, r4
 800ae46:	4621      	mov	r1, r4
 800ae48:	4630      	mov	r0, r6
 800ae4a:	f7ff ff0b 	bl	800ac64 <__multiply>
 800ae4e:	6020      	str	r0, [r4, #0]
 800ae50:	f8c0 9000 	str.w	r9, [r0]
 800ae54:	4604      	mov	r4, r0
 800ae56:	e7e4      	b.n	800ae22 <__pow5mult+0x6a>
 800ae58:	4638      	mov	r0, r7
 800ae5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae5e:	bf00      	nop
 800ae60:	0800c2f8 	.word	0x0800c2f8
 800ae64:	0800c046 	.word	0x0800c046
 800ae68:	0800c1a8 	.word	0x0800c1a8

0800ae6c <__lshift>:
 800ae6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae70:	460c      	mov	r4, r1
 800ae72:	6849      	ldr	r1, [r1, #4]
 800ae74:	6923      	ldr	r3, [r4, #16]
 800ae76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ae7a:	68a3      	ldr	r3, [r4, #8]
 800ae7c:	4607      	mov	r7, r0
 800ae7e:	4691      	mov	r9, r2
 800ae80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ae84:	f108 0601 	add.w	r6, r8, #1
 800ae88:	42b3      	cmp	r3, r6
 800ae8a:	db0b      	blt.n	800aea4 <__lshift+0x38>
 800ae8c:	4638      	mov	r0, r7
 800ae8e:	f7ff fd91 	bl	800a9b4 <_Balloc>
 800ae92:	4605      	mov	r5, r0
 800ae94:	b948      	cbnz	r0, 800aeaa <__lshift+0x3e>
 800ae96:	4602      	mov	r2, r0
 800ae98:	4b2a      	ldr	r3, [pc, #168]	; (800af44 <__lshift+0xd8>)
 800ae9a:	482b      	ldr	r0, [pc, #172]	; (800af48 <__lshift+0xdc>)
 800ae9c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800aea0:	f000 fe44 	bl	800bb2c <__assert_func>
 800aea4:	3101      	adds	r1, #1
 800aea6:	005b      	lsls	r3, r3, #1
 800aea8:	e7ee      	b.n	800ae88 <__lshift+0x1c>
 800aeaa:	2300      	movs	r3, #0
 800aeac:	f100 0114 	add.w	r1, r0, #20
 800aeb0:	f100 0210 	add.w	r2, r0, #16
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	4553      	cmp	r3, sl
 800aeb8:	db37      	blt.n	800af2a <__lshift+0xbe>
 800aeba:	6920      	ldr	r0, [r4, #16]
 800aebc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aec0:	f104 0314 	add.w	r3, r4, #20
 800aec4:	f019 091f 	ands.w	r9, r9, #31
 800aec8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aecc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800aed0:	d02f      	beq.n	800af32 <__lshift+0xc6>
 800aed2:	f1c9 0e20 	rsb	lr, r9, #32
 800aed6:	468a      	mov	sl, r1
 800aed8:	f04f 0c00 	mov.w	ip, #0
 800aedc:	681a      	ldr	r2, [r3, #0]
 800aede:	fa02 f209 	lsl.w	r2, r2, r9
 800aee2:	ea42 020c 	orr.w	r2, r2, ip
 800aee6:	f84a 2b04 	str.w	r2, [sl], #4
 800aeea:	f853 2b04 	ldr.w	r2, [r3], #4
 800aeee:	4298      	cmp	r0, r3
 800aef0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800aef4:	d8f2      	bhi.n	800aedc <__lshift+0x70>
 800aef6:	1b03      	subs	r3, r0, r4
 800aef8:	3b15      	subs	r3, #21
 800aefa:	f023 0303 	bic.w	r3, r3, #3
 800aefe:	3304      	adds	r3, #4
 800af00:	f104 0215 	add.w	r2, r4, #21
 800af04:	4290      	cmp	r0, r2
 800af06:	bf38      	it	cc
 800af08:	2304      	movcc	r3, #4
 800af0a:	f841 c003 	str.w	ip, [r1, r3]
 800af0e:	f1bc 0f00 	cmp.w	ip, #0
 800af12:	d001      	beq.n	800af18 <__lshift+0xac>
 800af14:	f108 0602 	add.w	r6, r8, #2
 800af18:	3e01      	subs	r6, #1
 800af1a:	4638      	mov	r0, r7
 800af1c:	612e      	str	r6, [r5, #16]
 800af1e:	4621      	mov	r1, r4
 800af20:	f7ff fd88 	bl	800aa34 <_Bfree>
 800af24:	4628      	mov	r0, r5
 800af26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af2a:	f842 0f04 	str.w	r0, [r2, #4]!
 800af2e:	3301      	adds	r3, #1
 800af30:	e7c1      	b.n	800aeb6 <__lshift+0x4a>
 800af32:	3904      	subs	r1, #4
 800af34:	f853 2b04 	ldr.w	r2, [r3], #4
 800af38:	f841 2f04 	str.w	r2, [r1, #4]!
 800af3c:	4298      	cmp	r0, r3
 800af3e:	d8f9      	bhi.n	800af34 <__lshift+0xc8>
 800af40:	e7ea      	b.n	800af18 <__lshift+0xac>
 800af42:	bf00      	nop
 800af44:	0800c0b8 	.word	0x0800c0b8
 800af48:	0800c1a8 	.word	0x0800c1a8

0800af4c <__mcmp>:
 800af4c:	b530      	push	{r4, r5, lr}
 800af4e:	6902      	ldr	r2, [r0, #16]
 800af50:	690c      	ldr	r4, [r1, #16]
 800af52:	1b12      	subs	r2, r2, r4
 800af54:	d10e      	bne.n	800af74 <__mcmp+0x28>
 800af56:	f100 0314 	add.w	r3, r0, #20
 800af5a:	3114      	adds	r1, #20
 800af5c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800af60:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800af64:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800af68:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800af6c:	42a5      	cmp	r5, r4
 800af6e:	d003      	beq.n	800af78 <__mcmp+0x2c>
 800af70:	d305      	bcc.n	800af7e <__mcmp+0x32>
 800af72:	2201      	movs	r2, #1
 800af74:	4610      	mov	r0, r2
 800af76:	bd30      	pop	{r4, r5, pc}
 800af78:	4283      	cmp	r3, r0
 800af7a:	d3f3      	bcc.n	800af64 <__mcmp+0x18>
 800af7c:	e7fa      	b.n	800af74 <__mcmp+0x28>
 800af7e:	f04f 32ff 	mov.w	r2, #4294967295
 800af82:	e7f7      	b.n	800af74 <__mcmp+0x28>

0800af84 <__mdiff>:
 800af84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af88:	460c      	mov	r4, r1
 800af8a:	4606      	mov	r6, r0
 800af8c:	4611      	mov	r1, r2
 800af8e:	4620      	mov	r0, r4
 800af90:	4690      	mov	r8, r2
 800af92:	f7ff ffdb 	bl	800af4c <__mcmp>
 800af96:	1e05      	subs	r5, r0, #0
 800af98:	d110      	bne.n	800afbc <__mdiff+0x38>
 800af9a:	4629      	mov	r1, r5
 800af9c:	4630      	mov	r0, r6
 800af9e:	f7ff fd09 	bl	800a9b4 <_Balloc>
 800afa2:	b930      	cbnz	r0, 800afb2 <__mdiff+0x2e>
 800afa4:	4b3a      	ldr	r3, [pc, #232]	; (800b090 <__mdiff+0x10c>)
 800afa6:	4602      	mov	r2, r0
 800afa8:	f240 2132 	movw	r1, #562	; 0x232
 800afac:	4839      	ldr	r0, [pc, #228]	; (800b094 <__mdiff+0x110>)
 800afae:	f000 fdbd 	bl	800bb2c <__assert_func>
 800afb2:	2301      	movs	r3, #1
 800afb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800afb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afbc:	bfa4      	itt	ge
 800afbe:	4643      	movge	r3, r8
 800afc0:	46a0      	movge	r8, r4
 800afc2:	4630      	mov	r0, r6
 800afc4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800afc8:	bfa6      	itte	ge
 800afca:	461c      	movge	r4, r3
 800afcc:	2500      	movge	r5, #0
 800afce:	2501      	movlt	r5, #1
 800afd0:	f7ff fcf0 	bl	800a9b4 <_Balloc>
 800afd4:	b920      	cbnz	r0, 800afe0 <__mdiff+0x5c>
 800afd6:	4b2e      	ldr	r3, [pc, #184]	; (800b090 <__mdiff+0x10c>)
 800afd8:	4602      	mov	r2, r0
 800afda:	f44f 7110 	mov.w	r1, #576	; 0x240
 800afde:	e7e5      	b.n	800afac <__mdiff+0x28>
 800afe0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800afe4:	6926      	ldr	r6, [r4, #16]
 800afe6:	60c5      	str	r5, [r0, #12]
 800afe8:	f104 0914 	add.w	r9, r4, #20
 800afec:	f108 0514 	add.w	r5, r8, #20
 800aff0:	f100 0e14 	add.w	lr, r0, #20
 800aff4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800aff8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800affc:	f108 0210 	add.w	r2, r8, #16
 800b000:	46f2      	mov	sl, lr
 800b002:	2100      	movs	r1, #0
 800b004:	f859 3b04 	ldr.w	r3, [r9], #4
 800b008:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b00c:	fa1f f883 	uxth.w	r8, r3
 800b010:	fa11 f18b 	uxtah	r1, r1, fp
 800b014:	0c1b      	lsrs	r3, r3, #16
 800b016:	eba1 0808 	sub.w	r8, r1, r8
 800b01a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b01e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b022:	fa1f f888 	uxth.w	r8, r8
 800b026:	1419      	asrs	r1, r3, #16
 800b028:	454e      	cmp	r6, r9
 800b02a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b02e:	f84a 3b04 	str.w	r3, [sl], #4
 800b032:	d8e7      	bhi.n	800b004 <__mdiff+0x80>
 800b034:	1b33      	subs	r3, r6, r4
 800b036:	3b15      	subs	r3, #21
 800b038:	f023 0303 	bic.w	r3, r3, #3
 800b03c:	3304      	adds	r3, #4
 800b03e:	3415      	adds	r4, #21
 800b040:	42a6      	cmp	r6, r4
 800b042:	bf38      	it	cc
 800b044:	2304      	movcc	r3, #4
 800b046:	441d      	add	r5, r3
 800b048:	4473      	add	r3, lr
 800b04a:	469e      	mov	lr, r3
 800b04c:	462e      	mov	r6, r5
 800b04e:	4566      	cmp	r6, ip
 800b050:	d30e      	bcc.n	800b070 <__mdiff+0xec>
 800b052:	f10c 0203 	add.w	r2, ip, #3
 800b056:	1b52      	subs	r2, r2, r5
 800b058:	f022 0203 	bic.w	r2, r2, #3
 800b05c:	3d03      	subs	r5, #3
 800b05e:	45ac      	cmp	ip, r5
 800b060:	bf38      	it	cc
 800b062:	2200      	movcc	r2, #0
 800b064:	441a      	add	r2, r3
 800b066:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b06a:	b17b      	cbz	r3, 800b08c <__mdiff+0x108>
 800b06c:	6107      	str	r7, [r0, #16]
 800b06e:	e7a3      	b.n	800afb8 <__mdiff+0x34>
 800b070:	f856 8b04 	ldr.w	r8, [r6], #4
 800b074:	fa11 f288 	uxtah	r2, r1, r8
 800b078:	1414      	asrs	r4, r2, #16
 800b07a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b07e:	b292      	uxth	r2, r2
 800b080:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b084:	f84e 2b04 	str.w	r2, [lr], #4
 800b088:	1421      	asrs	r1, r4, #16
 800b08a:	e7e0      	b.n	800b04e <__mdiff+0xca>
 800b08c:	3f01      	subs	r7, #1
 800b08e:	e7ea      	b.n	800b066 <__mdiff+0xe2>
 800b090:	0800c0b8 	.word	0x0800c0b8
 800b094:	0800c1a8 	.word	0x0800c1a8

0800b098 <__ulp>:
 800b098:	b082      	sub	sp, #8
 800b09a:	ed8d 0b00 	vstr	d0, [sp]
 800b09e:	9b01      	ldr	r3, [sp, #4]
 800b0a0:	4912      	ldr	r1, [pc, #72]	; (800b0ec <__ulp+0x54>)
 800b0a2:	4019      	ands	r1, r3
 800b0a4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b0a8:	2900      	cmp	r1, #0
 800b0aa:	dd05      	ble.n	800b0b8 <__ulp+0x20>
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	460b      	mov	r3, r1
 800b0b0:	ec43 2b10 	vmov	d0, r2, r3
 800b0b4:	b002      	add	sp, #8
 800b0b6:	4770      	bx	lr
 800b0b8:	4249      	negs	r1, r1
 800b0ba:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b0be:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b0c2:	f04f 0200 	mov.w	r2, #0
 800b0c6:	f04f 0300 	mov.w	r3, #0
 800b0ca:	da04      	bge.n	800b0d6 <__ulp+0x3e>
 800b0cc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b0d0:	fa41 f300 	asr.w	r3, r1, r0
 800b0d4:	e7ec      	b.n	800b0b0 <__ulp+0x18>
 800b0d6:	f1a0 0114 	sub.w	r1, r0, #20
 800b0da:	291e      	cmp	r1, #30
 800b0dc:	bfda      	itte	le
 800b0de:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b0e2:	fa20 f101 	lsrle.w	r1, r0, r1
 800b0e6:	2101      	movgt	r1, #1
 800b0e8:	460a      	mov	r2, r1
 800b0ea:	e7e1      	b.n	800b0b0 <__ulp+0x18>
 800b0ec:	7ff00000 	.word	0x7ff00000

0800b0f0 <__b2d>:
 800b0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0f2:	6905      	ldr	r5, [r0, #16]
 800b0f4:	f100 0714 	add.w	r7, r0, #20
 800b0f8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b0fc:	1f2e      	subs	r6, r5, #4
 800b0fe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b102:	4620      	mov	r0, r4
 800b104:	f7ff fd48 	bl	800ab98 <__hi0bits>
 800b108:	f1c0 0320 	rsb	r3, r0, #32
 800b10c:	280a      	cmp	r0, #10
 800b10e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b18c <__b2d+0x9c>
 800b112:	600b      	str	r3, [r1, #0]
 800b114:	dc14      	bgt.n	800b140 <__b2d+0x50>
 800b116:	f1c0 0e0b 	rsb	lr, r0, #11
 800b11a:	fa24 f10e 	lsr.w	r1, r4, lr
 800b11e:	42b7      	cmp	r7, r6
 800b120:	ea41 030c 	orr.w	r3, r1, ip
 800b124:	bf34      	ite	cc
 800b126:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b12a:	2100      	movcs	r1, #0
 800b12c:	3015      	adds	r0, #21
 800b12e:	fa04 f000 	lsl.w	r0, r4, r0
 800b132:	fa21 f10e 	lsr.w	r1, r1, lr
 800b136:	ea40 0201 	orr.w	r2, r0, r1
 800b13a:	ec43 2b10 	vmov	d0, r2, r3
 800b13e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b140:	42b7      	cmp	r7, r6
 800b142:	bf3a      	itte	cc
 800b144:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b148:	f1a5 0608 	subcc.w	r6, r5, #8
 800b14c:	2100      	movcs	r1, #0
 800b14e:	380b      	subs	r0, #11
 800b150:	d017      	beq.n	800b182 <__b2d+0x92>
 800b152:	f1c0 0c20 	rsb	ip, r0, #32
 800b156:	fa04 f500 	lsl.w	r5, r4, r0
 800b15a:	42be      	cmp	r6, r7
 800b15c:	fa21 f40c 	lsr.w	r4, r1, ip
 800b160:	ea45 0504 	orr.w	r5, r5, r4
 800b164:	bf8c      	ite	hi
 800b166:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b16a:	2400      	movls	r4, #0
 800b16c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b170:	fa01 f000 	lsl.w	r0, r1, r0
 800b174:	fa24 f40c 	lsr.w	r4, r4, ip
 800b178:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b17c:	ea40 0204 	orr.w	r2, r0, r4
 800b180:	e7db      	b.n	800b13a <__b2d+0x4a>
 800b182:	ea44 030c 	orr.w	r3, r4, ip
 800b186:	460a      	mov	r2, r1
 800b188:	e7d7      	b.n	800b13a <__b2d+0x4a>
 800b18a:	bf00      	nop
 800b18c:	3ff00000 	.word	0x3ff00000

0800b190 <__d2b>:
 800b190:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b194:	4689      	mov	r9, r1
 800b196:	2101      	movs	r1, #1
 800b198:	ec57 6b10 	vmov	r6, r7, d0
 800b19c:	4690      	mov	r8, r2
 800b19e:	f7ff fc09 	bl	800a9b4 <_Balloc>
 800b1a2:	4604      	mov	r4, r0
 800b1a4:	b930      	cbnz	r0, 800b1b4 <__d2b+0x24>
 800b1a6:	4602      	mov	r2, r0
 800b1a8:	4b25      	ldr	r3, [pc, #148]	; (800b240 <__d2b+0xb0>)
 800b1aa:	4826      	ldr	r0, [pc, #152]	; (800b244 <__d2b+0xb4>)
 800b1ac:	f240 310a 	movw	r1, #778	; 0x30a
 800b1b0:	f000 fcbc 	bl	800bb2c <__assert_func>
 800b1b4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b1b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b1bc:	bb35      	cbnz	r5, 800b20c <__d2b+0x7c>
 800b1be:	2e00      	cmp	r6, #0
 800b1c0:	9301      	str	r3, [sp, #4]
 800b1c2:	d028      	beq.n	800b216 <__d2b+0x86>
 800b1c4:	4668      	mov	r0, sp
 800b1c6:	9600      	str	r6, [sp, #0]
 800b1c8:	f7ff fd06 	bl	800abd8 <__lo0bits>
 800b1cc:	9900      	ldr	r1, [sp, #0]
 800b1ce:	b300      	cbz	r0, 800b212 <__d2b+0x82>
 800b1d0:	9a01      	ldr	r2, [sp, #4]
 800b1d2:	f1c0 0320 	rsb	r3, r0, #32
 800b1d6:	fa02 f303 	lsl.w	r3, r2, r3
 800b1da:	430b      	orrs	r3, r1
 800b1dc:	40c2      	lsrs	r2, r0
 800b1de:	6163      	str	r3, [r4, #20]
 800b1e0:	9201      	str	r2, [sp, #4]
 800b1e2:	9b01      	ldr	r3, [sp, #4]
 800b1e4:	61a3      	str	r3, [r4, #24]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	bf14      	ite	ne
 800b1ea:	2202      	movne	r2, #2
 800b1ec:	2201      	moveq	r2, #1
 800b1ee:	6122      	str	r2, [r4, #16]
 800b1f0:	b1d5      	cbz	r5, 800b228 <__d2b+0x98>
 800b1f2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b1f6:	4405      	add	r5, r0
 800b1f8:	f8c9 5000 	str.w	r5, [r9]
 800b1fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b200:	f8c8 0000 	str.w	r0, [r8]
 800b204:	4620      	mov	r0, r4
 800b206:	b003      	add	sp, #12
 800b208:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b20c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b210:	e7d5      	b.n	800b1be <__d2b+0x2e>
 800b212:	6161      	str	r1, [r4, #20]
 800b214:	e7e5      	b.n	800b1e2 <__d2b+0x52>
 800b216:	a801      	add	r0, sp, #4
 800b218:	f7ff fcde 	bl	800abd8 <__lo0bits>
 800b21c:	9b01      	ldr	r3, [sp, #4]
 800b21e:	6163      	str	r3, [r4, #20]
 800b220:	2201      	movs	r2, #1
 800b222:	6122      	str	r2, [r4, #16]
 800b224:	3020      	adds	r0, #32
 800b226:	e7e3      	b.n	800b1f0 <__d2b+0x60>
 800b228:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b22c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b230:	f8c9 0000 	str.w	r0, [r9]
 800b234:	6918      	ldr	r0, [r3, #16]
 800b236:	f7ff fcaf 	bl	800ab98 <__hi0bits>
 800b23a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b23e:	e7df      	b.n	800b200 <__d2b+0x70>
 800b240:	0800c0b8 	.word	0x0800c0b8
 800b244:	0800c1a8 	.word	0x0800c1a8

0800b248 <__ratio>:
 800b248:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b24c:	4688      	mov	r8, r1
 800b24e:	4669      	mov	r1, sp
 800b250:	4681      	mov	r9, r0
 800b252:	f7ff ff4d 	bl	800b0f0 <__b2d>
 800b256:	a901      	add	r1, sp, #4
 800b258:	4640      	mov	r0, r8
 800b25a:	ec55 4b10 	vmov	r4, r5, d0
 800b25e:	f7ff ff47 	bl	800b0f0 <__b2d>
 800b262:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b266:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b26a:	eba3 0c02 	sub.w	ip, r3, r2
 800b26e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b272:	1a9b      	subs	r3, r3, r2
 800b274:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b278:	ec51 0b10 	vmov	r0, r1, d0
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	bfd6      	itet	le
 800b280:	460a      	movle	r2, r1
 800b282:	462a      	movgt	r2, r5
 800b284:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b288:	468b      	mov	fp, r1
 800b28a:	462f      	mov	r7, r5
 800b28c:	bfd4      	ite	le
 800b28e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b292:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b296:	4620      	mov	r0, r4
 800b298:	ee10 2a10 	vmov	r2, s0
 800b29c:	465b      	mov	r3, fp
 800b29e:	4639      	mov	r1, r7
 800b2a0:	f7f5 fad4 	bl	800084c <__aeabi_ddiv>
 800b2a4:	ec41 0b10 	vmov	d0, r0, r1
 800b2a8:	b003      	add	sp, #12
 800b2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b2ae <__copybits>:
 800b2ae:	3901      	subs	r1, #1
 800b2b0:	b570      	push	{r4, r5, r6, lr}
 800b2b2:	1149      	asrs	r1, r1, #5
 800b2b4:	6914      	ldr	r4, [r2, #16]
 800b2b6:	3101      	adds	r1, #1
 800b2b8:	f102 0314 	add.w	r3, r2, #20
 800b2bc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b2c0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b2c4:	1f05      	subs	r5, r0, #4
 800b2c6:	42a3      	cmp	r3, r4
 800b2c8:	d30c      	bcc.n	800b2e4 <__copybits+0x36>
 800b2ca:	1aa3      	subs	r3, r4, r2
 800b2cc:	3b11      	subs	r3, #17
 800b2ce:	f023 0303 	bic.w	r3, r3, #3
 800b2d2:	3211      	adds	r2, #17
 800b2d4:	42a2      	cmp	r2, r4
 800b2d6:	bf88      	it	hi
 800b2d8:	2300      	movhi	r3, #0
 800b2da:	4418      	add	r0, r3
 800b2dc:	2300      	movs	r3, #0
 800b2de:	4288      	cmp	r0, r1
 800b2e0:	d305      	bcc.n	800b2ee <__copybits+0x40>
 800b2e2:	bd70      	pop	{r4, r5, r6, pc}
 800b2e4:	f853 6b04 	ldr.w	r6, [r3], #4
 800b2e8:	f845 6f04 	str.w	r6, [r5, #4]!
 800b2ec:	e7eb      	b.n	800b2c6 <__copybits+0x18>
 800b2ee:	f840 3b04 	str.w	r3, [r0], #4
 800b2f2:	e7f4      	b.n	800b2de <__copybits+0x30>

0800b2f4 <__any_on>:
 800b2f4:	f100 0214 	add.w	r2, r0, #20
 800b2f8:	6900      	ldr	r0, [r0, #16]
 800b2fa:	114b      	asrs	r3, r1, #5
 800b2fc:	4298      	cmp	r0, r3
 800b2fe:	b510      	push	{r4, lr}
 800b300:	db11      	blt.n	800b326 <__any_on+0x32>
 800b302:	dd0a      	ble.n	800b31a <__any_on+0x26>
 800b304:	f011 011f 	ands.w	r1, r1, #31
 800b308:	d007      	beq.n	800b31a <__any_on+0x26>
 800b30a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b30e:	fa24 f001 	lsr.w	r0, r4, r1
 800b312:	fa00 f101 	lsl.w	r1, r0, r1
 800b316:	428c      	cmp	r4, r1
 800b318:	d10b      	bne.n	800b332 <__any_on+0x3e>
 800b31a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b31e:	4293      	cmp	r3, r2
 800b320:	d803      	bhi.n	800b32a <__any_on+0x36>
 800b322:	2000      	movs	r0, #0
 800b324:	bd10      	pop	{r4, pc}
 800b326:	4603      	mov	r3, r0
 800b328:	e7f7      	b.n	800b31a <__any_on+0x26>
 800b32a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b32e:	2900      	cmp	r1, #0
 800b330:	d0f5      	beq.n	800b31e <__any_on+0x2a>
 800b332:	2001      	movs	r0, #1
 800b334:	e7f6      	b.n	800b324 <__any_on+0x30>

0800b336 <_calloc_r>:
 800b336:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b338:	fba1 2402 	umull	r2, r4, r1, r2
 800b33c:	b94c      	cbnz	r4, 800b352 <_calloc_r+0x1c>
 800b33e:	4611      	mov	r1, r2
 800b340:	9201      	str	r2, [sp, #4]
 800b342:	f000 f87b 	bl	800b43c <_malloc_r>
 800b346:	9a01      	ldr	r2, [sp, #4]
 800b348:	4605      	mov	r5, r0
 800b34a:	b930      	cbnz	r0, 800b35a <_calloc_r+0x24>
 800b34c:	4628      	mov	r0, r5
 800b34e:	b003      	add	sp, #12
 800b350:	bd30      	pop	{r4, r5, pc}
 800b352:	220c      	movs	r2, #12
 800b354:	6002      	str	r2, [r0, #0]
 800b356:	2500      	movs	r5, #0
 800b358:	e7f8      	b.n	800b34c <_calloc_r+0x16>
 800b35a:	4621      	mov	r1, r4
 800b35c:	f7fb ffe6 	bl	800732c <memset>
 800b360:	e7f4      	b.n	800b34c <_calloc_r+0x16>
	...

0800b364 <_free_r>:
 800b364:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b366:	2900      	cmp	r1, #0
 800b368:	d044      	beq.n	800b3f4 <_free_r+0x90>
 800b36a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b36e:	9001      	str	r0, [sp, #4]
 800b370:	2b00      	cmp	r3, #0
 800b372:	f1a1 0404 	sub.w	r4, r1, #4
 800b376:	bfb8      	it	lt
 800b378:	18e4      	addlt	r4, r4, r3
 800b37a:	f000 fc43 	bl	800bc04 <__malloc_lock>
 800b37e:	4a1e      	ldr	r2, [pc, #120]	; (800b3f8 <_free_r+0x94>)
 800b380:	9801      	ldr	r0, [sp, #4]
 800b382:	6813      	ldr	r3, [r2, #0]
 800b384:	b933      	cbnz	r3, 800b394 <_free_r+0x30>
 800b386:	6063      	str	r3, [r4, #4]
 800b388:	6014      	str	r4, [r2, #0]
 800b38a:	b003      	add	sp, #12
 800b38c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b390:	f000 bc3e 	b.w	800bc10 <__malloc_unlock>
 800b394:	42a3      	cmp	r3, r4
 800b396:	d908      	bls.n	800b3aa <_free_r+0x46>
 800b398:	6825      	ldr	r5, [r4, #0]
 800b39a:	1961      	adds	r1, r4, r5
 800b39c:	428b      	cmp	r3, r1
 800b39e:	bf01      	itttt	eq
 800b3a0:	6819      	ldreq	r1, [r3, #0]
 800b3a2:	685b      	ldreq	r3, [r3, #4]
 800b3a4:	1949      	addeq	r1, r1, r5
 800b3a6:	6021      	streq	r1, [r4, #0]
 800b3a8:	e7ed      	b.n	800b386 <_free_r+0x22>
 800b3aa:	461a      	mov	r2, r3
 800b3ac:	685b      	ldr	r3, [r3, #4]
 800b3ae:	b10b      	cbz	r3, 800b3b4 <_free_r+0x50>
 800b3b0:	42a3      	cmp	r3, r4
 800b3b2:	d9fa      	bls.n	800b3aa <_free_r+0x46>
 800b3b4:	6811      	ldr	r1, [r2, #0]
 800b3b6:	1855      	adds	r5, r2, r1
 800b3b8:	42a5      	cmp	r5, r4
 800b3ba:	d10b      	bne.n	800b3d4 <_free_r+0x70>
 800b3bc:	6824      	ldr	r4, [r4, #0]
 800b3be:	4421      	add	r1, r4
 800b3c0:	1854      	adds	r4, r2, r1
 800b3c2:	42a3      	cmp	r3, r4
 800b3c4:	6011      	str	r1, [r2, #0]
 800b3c6:	d1e0      	bne.n	800b38a <_free_r+0x26>
 800b3c8:	681c      	ldr	r4, [r3, #0]
 800b3ca:	685b      	ldr	r3, [r3, #4]
 800b3cc:	6053      	str	r3, [r2, #4]
 800b3ce:	4421      	add	r1, r4
 800b3d0:	6011      	str	r1, [r2, #0]
 800b3d2:	e7da      	b.n	800b38a <_free_r+0x26>
 800b3d4:	d902      	bls.n	800b3dc <_free_r+0x78>
 800b3d6:	230c      	movs	r3, #12
 800b3d8:	6003      	str	r3, [r0, #0]
 800b3da:	e7d6      	b.n	800b38a <_free_r+0x26>
 800b3dc:	6825      	ldr	r5, [r4, #0]
 800b3de:	1961      	adds	r1, r4, r5
 800b3e0:	428b      	cmp	r3, r1
 800b3e2:	bf04      	itt	eq
 800b3e4:	6819      	ldreq	r1, [r3, #0]
 800b3e6:	685b      	ldreq	r3, [r3, #4]
 800b3e8:	6063      	str	r3, [r4, #4]
 800b3ea:	bf04      	itt	eq
 800b3ec:	1949      	addeq	r1, r1, r5
 800b3ee:	6021      	streq	r1, [r4, #0]
 800b3f0:	6054      	str	r4, [r2, #4]
 800b3f2:	e7ca      	b.n	800b38a <_free_r+0x26>
 800b3f4:	b003      	add	sp, #12
 800b3f6:	bd30      	pop	{r4, r5, pc}
 800b3f8:	200007a8 	.word	0x200007a8

0800b3fc <sbrk_aligned>:
 800b3fc:	b570      	push	{r4, r5, r6, lr}
 800b3fe:	4e0e      	ldr	r6, [pc, #56]	; (800b438 <sbrk_aligned+0x3c>)
 800b400:	460c      	mov	r4, r1
 800b402:	6831      	ldr	r1, [r6, #0]
 800b404:	4605      	mov	r5, r0
 800b406:	b911      	cbnz	r1, 800b40e <sbrk_aligned+0x12>
 800b408:	f000 fb5e 	bl	800bac8 <_sbrk_r>
 800b40c:	6030      	str	r0, [r6, #0]
 800b40e:	4621      	mov	r1, r4
 800b410:	4628      	mov	r0, r5
 800b412:	f000 fb59 	bl	800bac8 <_sbrk_r>
 800b416:	1c43      	adds	r3, r0, #1
 800b418:	d00a      	beq.n	800b430 <sbrk_aligned+0x34>
 800b41a:	1cc4      	adds	r4, r0, #3
 800b41c:	f024 0403 	bic.w	r4, r4, #3
 800b420:	42a0      	cmp	r0, r4
 800b422:	d007      	beq.n	800b434 <sbrk_aligned+0x38>
 800b424:	1a21      	subs	r1, r4, r0
 800b426:	4628      	mov	r0, r5
 800b428:	f000 fb4e 	bl	800bac8 <_sbrk_r>
 800b42c:	3001      	adds	r0, #1
 800b42e:	d101      	bne.n	800b434 <sbrk_aligned+0x38>
 800b430:	f04f 34ff 	mov.w	r4, #4294967295
 800b434:	4620      	mov	r0, r4
 800b436:	bd70      	pop	{r4, r5, r6, pc}
 800b438:	200007ac 	.word	0x200007ac

0800b43c <_malloc_r>:
 800b43c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b440:	1ccd      	adds	r5, r1, #3
 800b442:	f025 0503 	bic.w	r5, r5, #3
 800b446:	3508      	adds	r5, #8
 800b448:	2d0c      	cmp	r5, #12
 800b44a:	bf38      	it	cc
 800b44c:	250c      	movcc	r5, #12
 800b44e:	2d00      	cmp	r5, #0
 800b450:	4607      	mov	r7, r0
 800b452:	db01      	blt.n	800b458 <_malloc_r+0x1c>
 800b454:	42a9      	cmp	r1, r5
 800b456:	d905      	bls.n	800b464 <_malloc_r+0x28>
 800b458:	230c      	movs	r3, #12
 800b45a:	603b      	str	r3, [r7, #0]
 800b45c:	2600      	movs	r6, #0
 800b45e:	4630      	mov	r0, r6
 800b460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b464:	4e2e      	ldr	r6, [pc, #184]	; (800b520 <_malloc_r+0xe4>)
 800b466:	f000 fbcd 	bl	800bc04 <__malloc_lock>
 800b46a:	6833      	ldr	r3, [r6, #0]
 800b46c:	461c      	mov	r4, r3
 800b46e:	bb34      	cbnz	r4, 800b4be <_malloc_r+0x82>
 800b470:	4629      	mov	r1, r5
 800b472:	4638      	mov	r0, r7
 800b474:	f7ff ffc2 	bl	800b3fc <sbrk_aligned>
 800b478:	1c43      	adds	r3, r0, #1
 800b47a:	4604      	mov	r4, r0
 800b47c:	d14d      	bne.n	800b51a <_malloc_r+0xde>
 800b47e:	6834      	ldr	r4, [r6, #0]
 800b480:	4626      	mov	r6, r4
 800b482:	2e00      	cmp	r6, #0
 800b484:	d140      	bne.n	800b508 <_malloc_r+0xcc>
 800b486:	6823      	ldr	r3, [r4, #0]
 800b488:	4631      	mov	r1, r6
 800b48a:	4638      	mov	r0, r7
 800b48c:	eb04 0803 	add.w	r8, r4, r3
 800b490:	f000 fb1a 	bl	800bac8 <_sbrk_r>
 800b494:	4580      	cmp	r8, r0
 800b496:	d13a      	bne.n	800b50e <_malloc_r+0xd2>
 800b498:	6821      	ldr	r1, [r4, #0]
 800b49a:	3503      	adds	r5, #3
 800b49c:	1a6d      	subs	r5, r5, r1
 800b49e:	f025 0503 	bic.w	r5, r5, #3
 800b4a2:	3508      	adds	r5, #8
 800b4a4:	2d0c      	cmp	r5, #12
 800b4a6:	bf38      	it	cc
 800b4a8:	250c      	movcc	r5, #12
 800b4aa:	4629      	mov	r1, r5
 800b4ac:	4638      	mov	r0, r7
 800b4ae:	f7ff ffa5 	bl	800b3fc <sbrk_aligned>
 800b4b2:	3001      	adds	r0, #1
 800b4b4:	d02b      	beq.n	800b50e <_malloc_r+0xd2>
 800b4b6:	6823      	ldr	r3, [r4, #0]
 800b4b8:	442b      	add	r3, r5
 800b4ba:	6023      	str	r3, [r4, #0]
 800b4bc:	e00e      	b.n	800b4dc <_malloc_r+0xa0>
 800b4be:	6822      	ldr	r2, [r4, #0]
 800b4c0:	1b52      	subs	r2, r2, r5
 800b4c2:	d41e      	bmi.n	800b502 <_malloc_r+0xc6>
 800b4c4:	2a0b      	cmp	r2, #11
 800b4c6:	d916      	bls.n	800b4f6 <_malloc_r+0xba>
 800b4c8:	1961      	adds	r1, r4, r5
 800b4ca:	42a3      	cmp	r3, r4
 800b4cc:	6025      	str	r5, [r4, #0]
 800b4ce:	bf18      	it	ne
 800b4d0:	6059      	strne	r1, [r3, #4]
 800b4d2:	6863      	ldr	r3, [r4, #4]
 800b4d4:	bf08      	it	eq
 800b4d6:	6031      	streq	r1, [r6, #0]
 800b4d8:	5162      	str	r2, [r4, r5]
 800b4da:	604b      	str	r3, [r1, #4]
 800b4dc:	4638      	mov	r0, r7
 800b4de:	f104 060b 	add.w	r6, r4, #11
 800b4e2:	f000 fb95 	bl	800bc10 <__malloc_unlock>
 800b4e6:	f026 0607 	bic.w	r6, r6, #7
 800b4ea:	1d23      	adds	r3, r4, #4
 800b4ec:	1af2      	subs	r2, r6, r3
 800b4ee:	d0b6      	beq.n	800b45e <_malloc_r+0x22>
 800b4f0:	1b9b      	subs	r3, r3, r6
 800b4f2:	50a3      	str	r3, [r4, r2]
 800b4f4:	e7b3      	b.n	800b45e <_malloc_r+0x22>
 800b4f6:	6862      	ldr	r2, [r4, #4]
 800b4f8:	42a3      	cmp	r3, r4
 800b4fa:	bf0c      	ite	eq
 800b4fc:	6032      	streq	r2, [r6, #0]
 800b4fe:	605a      	strne	r2, [r3, #4]
 800b500:	e7ec      	b.n	800b4dc <_malloc_r+0xa0>
 800b502:	4623      	mov	r3, r4
 800b504:	6864      	ldr	r4, [r4, #4]
 800b506:	e7b2      	b.n	800b46e <_malloc_r+0x32>
 800b508:	4634      	mov	r4, r6
 800b50a:	6876      	ldr	r6, [r6, #4]
 800b50c:	e7b9      	b.n	800b482 <_malloc_r+0x46>
 800b50e:	230c      	movs	r3, #12
 800b510:	603b      	str	r3, [r7, #0]
 800b512:	4638      	mov	r0, r7
 800b514:	f000 fb7c 	bl	800bc10 <__malloc_unlock>
 800b518:	e7a1      	b.n	800b45e <_malloc_r+0x22>
 800b51a:	6025      	str	r5, [r4, #0]
 800b51c:	e7de      	b.n	800b4dc <_malloc_r+0xa0>
 800b51e:	bf00      	nop
 800b520:	200007a8 	.word	0x200007a8

0800b524 <__ssputs_r>:
 800b524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b528:	688e      	ldr	r6, [r1, #8]
 800b52a:	429e      	cmp	r6, r3
 800b52c:	4682      	mov	sl, r0
 800b52e:	460c      	mov	r4, r1
 800b530:	4690      	mov	r8, r2
 800b532:	461f      	mov	r7, r3
 800b534:	d838      	bhi.n	800b5a8 <__ssputs_r+0x84>
 800b536:	898a      	ldrh	r2, [r1, #12]
 800b538:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b53c:	d032      	beq.n	800b5a4 <__ssputs_r+0x80>
 800b53e:	6825      	ldr	r5, [r4, #0]
 800b540:	6909      	ldr	r1, [r1, #16]
 800b542:	eba5 0901 	sub.w	r9, r5, r1
 800b546:	6965      	ldr	r5, [r4, #20]
 800b548:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b54c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b550:	3301      	adds	r3, #1
 800b552:	444b      	add	r3, r9
 800b554:	106d      	asrs	r5, r5, #1
 800b556:	429d      	cmp	r5, r3
 800b558:	bf38      	it	cc
 800b55a:	461d      	movcc	r5, r3
 800b55c:	0553      	lsls	r3, r2, #21
 800b55e:	d531      	bpl.n	800b5c4 <__ssputs_r+0xa0>
 800b560:	4629      	mov	r1, r5
 800b562:	f7ff ff6b 	bl	800b43c <_malloc_r>
 800b566:	4606      	mov	r6, r0
 800b568:	b950      	cbnz	r0, 800b580 <__ssputs_r+0x5c>
 800b56a:	230c      	movs	r3, #12
 800b56c:	f8ca 3000 	str.w	r3, [sl]
 800b570:	89a3      	ldrh	r3, [r4, #12]
 800b572:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b576:	81a3      	strh	r3, [r4, #12]
 800b578:	f04f 30ff 	mov.w	r0, #4294967295
 800b57c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b580:	6921      	ldr	r1, [r4, #16]
 800b582:	464a      	mov	r2, r9
 800b584:	f7fb fec4 	bl	8007310 <memcpy>
 800b588:	89a3      	ldrh	r3, [r4, #12]
 800b58a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b58e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b592:	81a3      	strh	r3, [r4, #12]
 800b594:	6126      	str	r6, [r4, #16]
 800b596:	6165      	str	r5, [r4, #20]
 800b598:	444e      	add	r6, r9
 800b59a:	eba5 0509 	sub.w	r5, r5, r9
 800b59e:	6026      	str	r6, [r4, #0]
 800b5a0:	60a5      	str	r5, [r4, #8]
 800b5a2:	463e      	mov	r6, r7
 800b5a4:	42be      	cmp	r6, r7
 800b5a6:	d900      	bls.n	800b5aa <__ssputs_r+0x86>
 800b5a8:	463e      	mov	r6, r7
 800b5aa:	6820      	ldr	r0, [r4, #0]
 800b5ac:	4632      	mov	r2, r6
 800b5ae:	4641      	mov	r1, r8
 800b5b0:	f000 fb0e 	bl	800bbd0 <memmove>
 800b5b4:	68a3      	ldr	r3, [r4, #8]
 800b5b6:	1b9b      	subs	r3, r3, r6
 800b5b8:	60a3      	str	r3, [r4, #8]
 800b5ba:	6823      	ldr	r3, [r4, #0]
 800b5bc:	4433      	add	r3, r6
 800b5be:	6023      	str	r3, [r4, #0]
 800b5c0:	2000      	movs	r0, #0
 800b5c2:	e7db      	b.n	800b57c <__ssputs_r+0x58>
 800b5c4:	462a      	mov	r2, r5
 800b5c6:	f000 fb29 	bl	800bc1c <_realloc_r>
 800b5ca:	4606      	mov	r6, r0
 800b5cc:	2800      	cmp	r0, #0
 800b5ce:	d1e1      	bne.n	800b594 <__ssputs_r+0x70>
 800b5d0:	6921      	ldr	r1, [r4, #16]
 800b5d2:	4650      	mov	r0, sl
 800b5d4:	f7ff fec6 	bl	800b364 <_free_r>
 800b5d8:	e7c7      	b.n	800b56a <__ssputs_r+0x46>
	...

0800b5dc <_svfiprintf_r>:
 800b5dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5e0:	4698      	mov	r8, r3
 800b5e2:	898b      	ldrh	r3, [r1, #12]
 800b5e4:	061b      	lsls	r3, r3, #24
 800b5e6:	b09d      	sub	sp, #116	; 0x74
 800b5e8:	4607      	mov	r7, r0
 800b5ea:	460d      	mov	r5, r1
 800b5ec:	4614      	mov	r4, r2
 800b5ee:	d50e      	bpl.n	800b60e <_svfiprintf_r+0x32>
 800b5f0:	690b      	ldr	r3, [r1, #16]
 800b5f2:	b963      	cbnz	r3, 800b60e <_svfiprintf_r+0x32>
 800b5f4:	2140      	movs	r1, #64	; 0x40
 800b5f6:	f7ff ff21 	bl	800b43c <_malloc_r>
 800b5fa:	6028      	str	r0, [r5, #0]
 800b5fc:	6128      	str	r0, [r5, #16]
 800b5fe:	b920      	cbnz	r0, 800b60a <_svfiprintf_r+0x2e>
 800b600:	230c      	movs	r3, #12
 800b602:	603b      	str	r3, [r7, #0]
 800b604:	f04f 30ff 	mov.w	r0, #4294967295
 800b608:	e0d1      	b.n	800b7ae <_svfiprintf_r+0x1d2>
 800b60a:	2340      	movs	r3, #64	; 0x40
 800b60c:	616b      	str	r3, [r5, #20]
 800b60e:	2300      	movs	r3, #0
 800b610:	9309      	str	r3, [sp, #36]	; 0x24
 800b612:	2320      	movs	r3, #32
 800b614:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b618:	f8cd 800c 	str.w	r8, [sp, #12]
 800b61c:	2330      	movs	r3, #48	; 0x30
 800b61e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b7c8 <_svfiprintf_r+0x1ec>
 800b622:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b626:	f04f 0901 	mov.w	r9, #1
 800b62a:	4623      	mov	r3, r4
 800b62c:	469a      	mov	sl, r3
 800b62e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b632:	b10a      	cbz	r2, 800b638 <_svfiprintf_r+0x5c>
 800b634:	2a25      	cmp	r2, #37	; 0x25
 800b636:	d1f9      	bne.n	800b62c <_svfiprintf_r+0x50>
 800b638:	ebba 0b04 	subs.w	fp, sl, r4
 800b63c:	d00b      	beq.n	800b656 <_svfiprintf_r+0x7a>
 800b63e:	465b      	mov	r3, fp
 800b640:	4622      	mov	r2, r4
 800b642:	4629      	mov	r1, r5
 800b644:	4638      	mov	r0, r7
 800b646:	f7ff ff6d 	bl	800b524 <__ssputs_r>
 800b64a:	3001      	adds	r0, #1
 800b64c:	f000 80aa 	beq.w	800b7a4 <_svfiprintf_r+0x1c8>
 800b650:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b652:	445a      	add	r2, fp
 800b654:	9209      	str	r2, [sp, #36]	; 0x24
 800b656:	f89a 3000 	ldrb.w	r3, [sl]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	f000 80a2 	beq.w	800b7a4 <_svfiprintf_r+0x1c8>
 800b660:	2300      	movs	r3, #0
 800b662:	f04f 32ff 	mov.w	r2, #4294967295
 800b666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b66a:	f10a 0a01 	add.w	sl, sl, #1
 800b66e:	9304      	str	r3, [sp, #16]
 800b670:	9307      	str	r3, [sp, #28]
 800b672:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b676:	931a      	str	r3, [sp, #104]	; 0x68
 800b678:	4654      	mov	r4, sl
 800b67a:	2205      	movs	r2, #5
 800b67c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b680:	4851      	ldr	r0, [pc, #324]	; (800b7c8 <_svfiprintf_r+0x1ec>)
 800b682:	f7f4 fdad 	bl	80001e0 <memchr>
 800b686:	9a04      	ldr	r2, [sp, #16]
 800b688:	b9d8      	cbnz	r0, 800b6c2 <_svfiprintf_r+0xe6>
 800b68a:	06d0      	lsls	r0, r2, #27
 800b68c:	bf44      	itt	mi
 800b68e:	2320      	movmi	r3, #32
 800b690:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b694:	0711      	lsls	r1, r2, #28
 800b696:	bf44      	itt	mi
 800b698:	232b      	movmi	r3, #43	; 0x2b
 800b69a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b69e:	f89a 3000 	ldrb.w	r3, [sl]
 800b6a2:	2b2a      	cmp	r3, #42	; 0x2a
 800b6a4:	d015      	beq.n	800b6d2 <_svfiprintf_r+0xf6>
 800b6a6:	9a07      	ldr	r2, [sp, #28]
 800b6a8:	4654      	mov	r4, sl
 800b6aa:	2000      	movs	r0, #0
 800b6ac:	f04f 0c0a 	mov.w	ip, #10
 800b6b0:	4621      	mov	r1, r4
 800b6b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6b6:	3b30      	subs	r3, #48	; 0x30
 800b6b8:	2b09      	cmp	r3, #9
 800b6ba:	d94e      	bls.n	800b75a <_svfiprintf_r+0x17e>
 800b6bc:	b1b0      	cbz	r0, 800b6ec <_svfiprintf_r+0x110>
 800b6be:	9207      	str	r2, [sp, #28]
 800b6c0:	e014      	b.n	800b6ec <_svfiprintf_r+0x110>
 800b6c2:	eba0 0308 	sub.w	r3, r0, r8
 800b6c6:	fa09 f303 	lsl.w	r3, r9, r3
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	9304      	str	r3, [sp, #16]
 800b6ce:	46a2      	mov	sl, r4
 800b6d0:	e7d2      	b.n	800b678 <_svfiprintf_r+0x9c>
 800b6d2:	9b03      	ldr	r3, [sp, #12]
 800b6d4:	1d19      	adds	r1, r3, #4
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	9103      	str	r1, [sp, #12]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	bfbb      	ittet	lt
 800b6de:	425b      	neglt	r3, r3
 800b6e0:	f042 0202 	orrlt.w	r2, r2, #2
 800b6e4:	9307      	strge	r3, [sp, #28]
 800b6e6:	9307      	strlt	r3, [sp, #28]
 800b6e8:	bfb8      	it	lt
 800b6ea:	9204      	strlt	r2, [sp, #16]
 800b6ec:	7823      	ldrb	r3, [r4, #0]
 800b6ee:	2b2e      	cmp	r3, #46	; 0x2e
 800b6f0:	d10c      	bne.n	800b70c <_svfiprintf_r+0x130>
 800b6f2:	7863      	ldrb	r3, [r4, #1]
 800b6f4:	2b2a      	cmp	r3, #42	; 0x2a
 800b6f6:	d135      	bne.n	800b764 <_svfiprintf_r+0x188>
 800b6f8:	9b03      	ldr	r3, [sp, #12]
 800b6fa:	1d1a      	adds	r2, r3, #4
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	9203      	str	r2, [sp, #12]
 800b700:	2b00      	cmp	r3, #0
 800b702:	bfb8      	it	lt
 800b704:	f04f 33ff 	movlt.w	r3, #4294967295
 800b708:	3402      	adds	r4, #2
 800b70a:	9305      	str	r3, [sp, #20]
 800b70c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b7d8 <_svfiprintf_r+0x1fc>
 800b710:	7821      	ldrb	r1, [r4, #0]
 800b712:	2203      	movs	r2, #3
 800b714:	4650      	mov	r0, sl
 800b716:	f7f4 fd63 	bl	80001e0 <memchr>
 800b71a:	b140      	cbz	r0, 800b72e <_svfiprintf_r+0x152>
 800b71c:	2340      	movs	r3, #64	; 0x40
 800b71e:	eba0 000a 	sub.w	r0, r0, sl
 800b722:	fa03 f000 	lsl.w	r0, r3, r0
 800b726:	9b04      	ldr	r3, [sp, #16]
 800b728:	4303      	orrs	r3, r0
 800b72a:	3401      	adds	r4, #1
 800b72c:	9304      	str	r3, [sp, #16]
 800b72e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b732:	4826      	ldr	r0, [pc, #152]	; (800b7cc <_svfiprintf_r+0x1f0>)
 800b734:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b738:	2206      	movs	r2, #6
 800b73a:	f7f4 fd51 	bl	80001e0 <memchr>
 800b73e:	2800      	cmp	r0, #0
 800b740:	d038      	beq.n	800b7b4 <_svfiprintf_r+0x1d8>
 800b742:	4b23      	ldr	r3, [pc, #140]	; (800b7d0 <_svfiprintf_r+0x1f4>)
 800b744:	bb1b      	cbnz	r3, 800b78e <_svfiprintf_r+0x1b2>
 800b746:	9b03      	ldr	r3, [sp, #12]
 800b748:	3307      	adds	r3, #7
 800b74a:	f023 0307 	bic.w	r3, r3, #7
 800b74e:	3308      	adds	r3, #8
 800b750:	9303      	str	r3, [sp, #12]
 800b752:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b754:	4433      	add	r3, r6
 800b756:	9309      	str	r3, [sp, #36]	; 0x24
 800b758:	e767      	b.n	800b62a <_svfiprintf_r+0x4e>
 800b75a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b75e:	460c      	mov	r4, r1
 800b760:	2001      	movs	r0, #1
 800b762:	e7a5      	b.n	800b6b0 <_svfiprintf_r+0xd4>
 800b764:	2300      	movs	r3, #0
 800b766:	3401      	adds	r4, #1
 800b768:	9305      	str	r3, [sp, #20]
 800b76a:	4619      	mov	r1, r3
 800b76c:	f04f 0c0a 	mov.w	ip, #10
 800b770:	4620      	mov	r0, r4
 800b772:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b776:	3a30      	subs	r2, #48	; 0x30
 800b778:	2a09      	cmp	r2, #9
 800b77a:	d903      	bls.n	800b784 <_svfiprintf_r+0x1a8>
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d0c5      	beq.n	800b70c <_svfiprintf_r+0x130>
 800b780:	9105      	str	r1, [sp, #20]
 800b782:	e7c3      	b.n	800b70c <_svfiprintf_r+0x130>
 800b784:	fb0c 2101 	mla	r1, ip, r1, r2
 800b788:	4604      	mov	r4, r0
 800b78a:	2301      	movs	r3, #1
 800b78c:	e7f0      	b.n	800b770 <_svfiprintf_r+0x194>
 800b78e:	ab03      	add	r3, sp, #12
 800b790:	9300      	str	r3, [sp, #0]
 800b792:	462a      	mov	r2, r5
 800b794:	4b0f      	ldr	r3, [pc, #60]	; (800b7d4 <_svfiprintf_r+0x1f8>)
 800b796:	a904      	add	r1, sp, #16
 800b798:	4638      	mov	r0, r7
 800b79a:	f7fb fe6f 	bl	800747c <_printf_float>
 800b79e:	1c42      	adds	r2, r0, #1
 800b7a0:	4606      	mov	r6, r0
 800b7a2:	d1d6      	bne.n	800b752 <_svfiprintf_r+0x176>
 800b7a4:	89ab      	ldrh	r3, [r5, #12]
 800b7a6:	065b      	lsls	r3, r3, #25
 800b7a8:	f53f af2c 	bmi.w	800b604 <_svfiprintf_r+0x28>
 800b7ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b7ae:	b01d      	add	sp, #116	; 0x74
 800b7b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7b4:	ab03      	add	r3, sp, #12
 800b7b6:	9300      	str	r3, [sp, #0]
 800b7b8:	462a      	mov	r2, r5
 800b7ba:	4b06      	ldr	r3, [pc, #24]	; (800b7d4 <_svfiprintf_r+0x1f8>)
 800b7bc:	a904      	add	r1, sp, #16
 800b7be:	4638      	mov	r0, r7
 800b7c0:	f7fc f900 	bl	80079c4 <_printf_i>
 800b7c4:	e7eb      	b.n	800b79e <_svfiprintf_r+0x1c2>
 800b7c6:	bf00      	nop
 800b7c8:	0800c304 	.word	0x0800c304
 800b7cc:	0800c30e 	.word	0x0800c30e
 800b7d0:	0800747d 	.word	0x0800747d
 800b7d4:	0800b525 	.word	0x0800b525
 800b7d8:	0800c30a 	.word	0x0800c30a

0800b7dc <__sfputc_r>:
 800b7dc:	6893      	ldr	r3, [r2, #8]
 800b7de:	3b01      	subs	r3, #1
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	b410      	push	{r4}
 800b7e4:	6093      	str	r3, [r2, #8]
 800b7e6:	da08      	bge.n	800b7fa <__sfputc_r+0x1e>
 800b7e8:	6994      	ldr	r4, [r2, #24]
 800b7ea:	42a3      	cmp	r3, r4
 800b7ec:	db01      	blt.n	800b7f2 <__sfputc_r+0x16>
 800b7ee:	290a      	cmp	r1, #10
 800b7f0:	d103      	bne.n	800b7fa <__sfputc_r+0x1e>
 800b7f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7f6:	f7fd bbbf 	b.w	8008f78 <__swbuf_r>
 800b7fa:	6813      	ldr	r3, [r2, #0]
 800b7fc:	1c58      	adds	r0, r3, #1
 800b7fe:	6010      	str	r0, [r2, #0]
 800b800:	7019      	strb	r1, [r3, #0]
 800b802:	4608      	mov	r0, r1
 800b804:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b808:	4770      	bx	lr

0800b80a <__sfputs_r>:
 800b80a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b80c:	4606      	mov	r6, r0
 800b80e:	460f      	mov	r7, r1
 800b810:	4614      	mov	r4, r2
 800b812:	18d5      	adds	r5, r2, r3
 800b814:	42ac      	cmp	r4, r5
 800b816:	d101      	bne.n	800b81c <__sfputs_r+0x12>
 800b818:	2000      	movs	r0, #0
 800b81a:	e007      	b.n	800b82c <__sfputs_r+0x22>
 800b81c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b820:	463a      	mov	r2, r7
 800b822:	4630      	mov	r0, r6
 800b824:	f7ff ffda 	bl	800b7dc <__sfputc_r>
 800b828:	1c43      	adds	r3, r0, #1
 800b82a:	d1f3      	bne.n	800b814 <__sfputs_r+0xa>
 800b82c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b830 <_vfiprintf_r>:
 800b830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b834:	460d      	mov	r5, r1
 800b836:	b09d      	sub	sp, #116	; 0x74
 800b838:	4614      	mov	r4, r2
 800b83a:	4698      	mov	r8, r3
 800b83c:	4606      	mov	r6, r0
 800b83e:	b118      	cbz	r0, 800b848 <_vfiprintf_r+0x18>
 800b840:	6983      	ldr	r3, [r0, #24]
 800b842:	b90b      	cbnz	r3, 800b848 <_vfiprintf_r+0x18>
 800b844:	f7fe fc10 	bl	800a068 <__sinit>
 800b848:	4b89      	ldr	r3, [pc, #548]	; (800ba70 <_vfiprintf_r+0x240>)
 800b84a:	429d      	cmp	r5, r3
 800b84c:	d11b      	bne.n	800b886 <_vfiprintf_r+0x56>
 800b84e:	6875      	ldr	r5, [r6, #4]
 800b850:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b852:	07d9      	lsls	r1, r3, #31
 800b854:	d405      	bmi.n	800b862 <_vfiprintf_r+0x32>
 800b856:	89ab      	ldrh	r3, [r5, #12]
 800b858:	059a      	lsls	r2, r3, #22
 800b85a:	d402      	bmi.n	800b862 <_vfiprintf_r+0x32>
 800b85c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b85e:	f7ff f814 	bl	800a88a <__retarget_lock_acquire_recursive>
 800b862:	89ab      	ldrh	r3, [r5, #12]
 800b864:	071b      	lsls	r3, r3, #28
 800b866:	d501      	bpl.n	800b86c <_vfiprintf_r+0x3c>
 800b868:	692b      	ldr	r3, [r5, #16]
 800b86a:	b9eb      	cbnz	r3, 800b8a8 <_vfiprintf_r+0x78>
 800b86c:	4629      	mov	r1, r5
 800b86e:	4630      	mov	r0, r6
 800b870:	f7fd fbe6 	bl	8009040 <__swsetup_r>
 800b874:	b1c0      	cbz	r0, 800b8a8 <_vfiprintf_r+0x78>
 800b876:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b878:	07dc      	lsls	r4, r3, #31
 800b87a:	d50e      	bpl.n	800b89a <_vfiprintf_r+0x6a>
 800b87c:	f04f 30ff 	mov.w	r0, #4294967295
 800b880:	b01d      	add	sp, #116	; 0x74
 800b882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b886:	4b7b      	ldr	r3, [pc, #492]	; (800ba74 <_vfiprintf_r+0x244>)
 800b888:	429d      	cmp	r5, r3
 800b88a:	d101      	bne.n	800b890 <_vfiprintf_r+0x60>
 800b88c:	68b5      	ldr	r5, [r6, #8]
 800b88e:	e7df      	b.n	800b850 <_vfiprintf_r+0x20>
 800b890:	4b79      	ldr	r3, [pc, #484]	; (800ba78 <_vfiprintf_r+0x248>)
 800b892:	429d      	cmp	r5, r3
 800b894:	bf08      	it	eq
 800b896:	68f5      	ldreq	r5, [r6, #12]
 800b898:	e7da      	b.n	800b850 <_vfiprintf_r+0x20>
 800b89a:	89ab      	ldrh	r3, [r5, #12]
 800b89c:	0598      	lsls	r0, r3, #22
 800b89e:	d4ed      	bmi.n	800b87c <_vfiprintf_r+0x4c>
 800b8a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8a2:	f7fe fff3 	bl	800a88c <__retarget_lock_release_recursive>
 800b8a6:	e7e9      	b.n	800b87c <_vfiprintf_r+0x4c>
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	9309      	str	r3, [sp, #36]	; 0x24
 800b8ac:	2320      	movs	r3, #32
 800b8ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b8b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b8b6:	2330      	movs	r3, #48	; 0x30
 800b8b8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ba7c <_vfiprintf_r+0x24c>
 800b8bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b8c0:	f04f 0901 	mov.w	r9, #1
 800b8c4:	4623      	mov	r3, r4
 800b8c6:	469a      	mov	sl, r3
 800b8c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b8cc:	b10a      	cbz	r2, 800b8d2 <_vfiprintf_r+0xa2>
 800b8ce:	2a25      	cmp	r2, #37	; 0x25
 800b8d0:	d1f9      	bne.n	800b8c6 <_vfiprintf_r+0x96>
 800b8d2:	ebba 0b04 	subs.w	fp, sl, r4
 800b8d6:	d00b      	beq.n	800b8f0 <_vfiprintf_r+0xc0>
 800b8d8:	465b      	mov	r3, fp
 800b8da:	4622      	mov	r2, r4
 800b8dc:	4629      	mov	r1, r5
 800b8de:	4630      	mov	r0, r6
 800b8e0:	f7ff ff93 	bl	800b80a <__sfputs_r>
 800b8e4:	3001      	adds	r0, #1
 800b8e6:	f000 80aa 	beq.w	800ba3e <_vfiprintf_r+0x20e>
 800b8ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8ec:	445a      	add	r2, fp
 800b8ee:	9209      	str	r2, [sp, #36]	; 0x24
 800b8f0:	f89a 3000 	ldrb.w	r3, [sl]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	f000 80a2 	beq.w	800ba3e <_vfiprintf_r+0x20e>
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	f04f 32ff 	mov.w	r2, #4294967295
 800b900:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b904:	f10a 0a01 	add.w	sl, sl, #1
 800b908:	9304      	str	r3, [sp, #16]
 800b90a:	9307      	str	r3, [sp, #28]
 800b90c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b910:	931a      	str	r3, [sp, #104]	; 0x68
 800b912:	4654      	mov	r4, sl
 800b914:	2205      	movs	r2, #5
 800b916:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b91a:	4858      	ldr	r0, [pc, #352]	; (800ba7c <_vfiprintf_r+0x24c>)
 800b91c:	f7f4 fc60 	bl	80001e0 <memchr>
 800b920:	9a04      	ldr	r2, [sp, #16]
 800b922:	b9d8      	cbnz	r0, 800b95c <_vfiprintf_r+0x12c>
 800b924:	06d1      	lsls	r1, r2, #27
 800b926:	bf44      	itt	mi
 800b928:	2320      	movmi	r3, #32
 800b92a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b92e:	0713      	lsls	r3, r2, #28
 800b930:	bf44      	itt	mi
 800b932:	232b      	movmi	r3, #43	; 0x2b
 800b934:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b938:	f89a 3000 	ldrb.w	r3, [sl]
 800b93c:	2b2a      	cmp	r3, #42	; 0x2a
 800b93e:	d015      	beq.n	800b96c <_vfiprintf_r+0x13c>
 800b940:	9a07      	ldr	r2, [sp, #28]
 800b942:	4654      	mov	r4, sl
 800b944:	2000      	movs	r0, #0
 800b946:	f04f 0c0a 	mov.w	ip, #10
 800b94a:	4621      	mov	r1, r4
 800b94c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b950:	3b30      	subs	r3, #48	; 0x30
 800b952:	2b09      	cmp	r3, #9
 800b954:	d94e      	bls.n	800b9f4 <_vfiprintf_r+0x1c4>
 800b956:	b1b0      	cbz	r0, 800b986 <_vfiprintf_r+0x156>
 800b958:	9207      	str	r2, [sp, #28]
 800b95a:	e014      	b.n	800b986 <_vfiprintf_r+0x156>
 800b95c:	eba0 0308 	sub.w	r3, r0, r8
 800b960:	fa09 f303 	lsl.w	r3, r9, r3
 800b964:	4313      	orrs	r3, r2
 800b966:	9304      	str	r3, [sp, #16]
 800b968:	46a2      	mov	sl, r4
 800b96a:	e7d2      	b.n	800b912 <_vfiprintf_r+0xe2>
 800b96c:	9b03      	ldr	r3, [sp, #12]
 800b96e:	1d19      	adds	r1, r3, #4
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	9103      	str	r1, [sp, #12]
 800b974:	2b00      	cmp	r3, #0
 800b976:	bfbb      	ittet	lt
 800b978:	425b      	neglt	r3, r3
 800b97a:	f042 0202 	orrlt.w	r2, r2, #2
 800b97e:	9307      	strge	r3, [sp, #28]
 800b980:	9307      	strlt	r3, [sp, #28]
 800b982:	bfb8      	it	lt
 800b984:	9204      	strlt	r2, [sp, #16]
 800b986:	7823      	ldrb	r3, [r4, #0]
 800b988:	2b2e      	cmp	r3, #46	; 0x2e
 800b98a:	d10c      	bne.n	800b9a6 <_vfiprintf_r+0x176>
 800b98c:	7863      	ldrb	r3, [r4, #1]
 800b98e:	2b2a      	cmp	r3, #42	; 0x2a
 800b990:	d135      	bne.n	800b9fe <_vfiprintf_r+0x1ce>
 800b992:	9b03      	ldr	r3, [sp, #12]
 800b994:	1d1a      	adds	r2, r3, #4
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	9203      	str	r2, [sp, #12]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	bfb8      	it	lt
 800b99e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b9a2:	3402      	adds	r4, #2
 800b9a4:	9305      	str	r3, [sp, #20]
 800b9a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ba8c <_vfiprintf_r+0x25c>
 800b9aa:	7821      	ldrb	r1, [r4, #0]
 800b9ac:	2203      	movs	r2, #3
 800b9ae:	4650      	mov	r0, sl
 800b9b0:	f7f4 fc16 	bl	80001e0 <memchr>
 800b9b4:	b140      	cbz	r0, 800b9c8 <_vfiprintf_r+0x198>
 800b9b6:	2340      	movs	r3, #64	; 0x40
 800b9b8:	eba0 000a 	sub.w	r0, r0, sl
 800b9bc:	fa03 f000 	lsl.w	r0, r3, r0
 800b9c0:	9b04      	ldr	r3, [sp, #16]
 800b9c2:	4303      	orrs	r3, r0
 800b9c4:	3401      	adds	r4, #1
 800b9c6:	9304      	str	r3, [sp, #16]
 800b9c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9cc:	482c      	ldr	r0, [pc, #176]	; (800ba80 <_vfiprintf_r+0x250>)
 800b9ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b9d2:	2206      	movs	r2, #6
 800b9d4:	f7f4 fc04 	bl	80001e0 <memchr>
 800b9d8:	2800      	cmp	r0, #0
 800b9da:	d03f      	beq.n	800ba5c <_vfiprintf_r+0x22c>
 800b9dc:	4b29      	ldr	r3, [pc, #164]	; (800ba84 <_vfiprintf_r+0x254>)
 800b9de:	bb1b      	cbnz	r3, 800ba28 <_vfiprintf_r+0x1f8>
 800b9e0:	9b03      	ldr	r3, [sp, #12]
 800b9e2:	3307      	adds	r3, #7
 800b9e4:	f023 0307 	bic.w	r3, r3, #7
 800b9e8:	3308      	adds	r3, #8
 800b9ea:	9303      	str	r3, [sp, #12]
 800b9ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9ee:	443b      	add	r3, r7
 800b9f0:	9309      	str	r3, [sp, #36]	; 0x24
 800b9f2:	e767      	b.n	800b8c4 <_vfiprintf_r+0x94>
 800b9f4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b9f8:	460c      	mov	r4, r1
 800b9fa:	2001      	movs	r0, #1
 800b9fc:	e7a5      	b.n	800b94a <_vfiprintf_r+0x11a>
 800b9fe:	2300      	movs	r3, #0
 800ba00:	3401      	adds	r4, #1
 800ba02:	9305      	str	r3, [sp, #20]
 800ba04:	4619      	mov	r1, r3
 800ba06:	f04f 0c0a 	mov.w	ip, #10
 800ba0a:	4620      	mov	r0, r4
 800ba0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba10:	3a30      	subs	r2, #48	; 0x30
 800ba12:	2a09      	cmp	r2, #9
 800ba14:	d903      	bls.n	800ba1e <_vfiprintf_r+0x1ee>
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d0c5      	beq.n	800b9a6 <_vfiprintf_r+0x176>
 800ba1a:	9105      	str	r1, [sp, #20]
 800ba1c:	e7c3      	b.n	800b9a6 <_vfiprintf_r+0x176>
 800ba1e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba22:	4604      	mov	r4, r0
 800ba24:	2301      	movs	r3, #1
 800ba26:	e7f0      	b.n	800ba0a <_vfiprintf_r+0x1da>
 800ba28:	ab03      	add	r3, sp, #12
 800ba2a:	9300      	str	r3, [sp, #0]
 800ba2c:	462a      	mov	r2, r5
 800ba2e:	4b16      	ldr	r3, [pc, #88]	; (800ba88 <_vfiprintf_r+0x258>)
 800ba30:	a904      	add	r1, sp, #16
 800ba32:	4630      	mov	r0, r6
 800ba34:	f7fb fd22 	bl	800747c <_printf_float>
 800ba38:	4607      	mov	r7, r0
 800ba3a:	1c78      	adds	r0, r7, #1
 800ba3c:	d1d6      	bne.n	800b9ec <_vfiprintf_r+0x1bc>
 800ba3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba40:	07d9      	lsls	r1, r3, #31
 800ba42:	d405      	bmi.n	800ba50 <_vfiprintf_r+0x220>
 800ba44:	89ab      	ldrh	r3, [r5, #12]
 800ba46:	059a      	lsls	r2, r3, #22
 800ba48:	d402      	bmi.n	800ba50 <_vfiprintf_r+0x220>
 800ba4a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba4c:	f7fe ff1e 	bl	800a88c <__retarget_lock_release_recursive>
 800ba50:	89ab      	ldrh	r3, [r5, #12]
 800ba52:	065b      	lsls	r3, r3, #25
 800ba54:	f53f af12 	bmi.w	800b87c <_vfiprintf_r+0x4c>
 800ba58:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba5a:	e711      	b.n	800b880 <_vfiprintf_r+0x50>
 800ba5c:	ab03      	add	r3, sp, #12
 800ba5e:	9300      	str	r3, [sp, #0]
 800ba60:	462a      	mov	r2, r5
 800ba62:	4b09      	ldr	r3, [pc, #36]	; (800ba88 <_vfiprintf_r+0x258>)
 800ba64:	a904      	add	r1, sp, #16
 800ba66:	4630      	mov	r0, r6
 800ba68:	f7fb ffac 	bl	80079c4 <_printf_i>
 800ba6c:	e7e4      	b.n	800ba38 <_vfiprintf_r+0x208>
 800ba6e:	bf00      	nop
 800ba70:	0800c0ec 	.word	0x0800c0ec
 800ba74:	0800c10c 	.word	0x0800c10c
 800ba78:	0800c0cc 	.word	0x0800c0cc
 800ba7c:	0800c304 	.word	0x0800c304
 800ba80:	0800c30e 	.word	0x0800c30e
 800ba84:	0800747d 	.word	0x0800747d
 800ba88:	0800b80b 	.word	0x0800b80b
 800ba8c:	0800c30a 	.word	0x0800c30a

0800ba90 <_read_r>:
 800ba90:	b538      	push	{r3, r4, r5, lr}
 800ba92:	4d07      	ldr	r5, [pc, #28]	; (800bab0 <_read_r+0x20>)
 800ba94:	4604      	mov	r4, r0
 800ba96:	4608      	mov	r0, r1
 800ba98:	4611      	mov	r1, r2
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	602a      	str	r2, [r5, #0]
 800ba9e:	461a      	mov	r2, r3
 800baa0:	f7f5 fe3e 	bl	8001720 <_read>
 800baa4:	1c43      	adds	r3, r0, #1
 800baa6:	d102      	bne.n	800baae <_read_r+0x1e>
 800baa8:	682b      	ldr	r3, [r5, #0]
 800baaa:	b103      	cbz	r3, 800baae <_read_r+0x1e>
 800baac:	6023      	str	r3, [r4, #0]
 800baae:	bd38      	pop	{r3, r4, r5, pc}
 800bab0:	200007b0 	.word	0x200007b0
 800bab4:	00000000 	.word	0x00000000

0800bab8 <nan>:
 800bab8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bac0 <nan+0x8>
 800babc:	4770      	bx	lr
 800babe:	bf00      	nop
 800bac0:	00000000 	.word	0x00000000
 800bac4:	7ff80000 	.word	0x7ff80000

0800bac8 <_sbrk_r>:
 800bac8:	b538      	push	{r3, r4, r5, lr}
 800baca:	4d06      	ldr	r5, [pc, #24]	; (800bae4 <_sbrk_r+0x1c>)
 800bacc:	2300      	movs	r3, #0
 800bace:	4604      	mov	r4, r0
 800bad0:	4608      	mov	r0, r1
 800bad2:	602b      	str	r3, [r5, #0]
 800bad4:	f7f5 fe92 	bl	80017fc <_sbrk>
 800bad8:	1c43      	adds	r3, r0, #1
 800bada:	d102      	bne.n	800bae2 <_sbrk_r+0x1a>
 800badc:	682b      	ldr	r3, [r5, #0]
 800bade:	b103      	cbz	r3, 800bae2 <_sbrk_r+0x1a>
 800bae0:	6023      	str	r3, [r4, #0]
 800bae2:	bd38      	pop	{r3, r4, r5, pc}
 800bae4:	200007b0 	.word	0x200007b0

0800bae8 <strncmp>:
 800bae8:	b510      	push	{r4, lr}
 800baea:	b17a      	cbz	r2, 800bb0c <strncmp+0x24>
 800baec:	4603      	mov	r3, r0
 800baee:	3901      	subs	r1, #1
 800baf0:	1884      	adds	r4, r0, r2
 800baf2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800baf6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800bafa:	4290      	cmp	r0, r2
 800bafc:	d101      	bne.n	800bb02 <strncmp+0x1a>
 800bafe:	42a3      	cmp	r3, r4
 800bb00:	d101      	bne.n	800bb06 <strncmp+0x1e>
 800bb02:	1a80      	subs	r0, r0, r2
 800bb04:	bd10      	pop	{r4, pc}
 800bb06:	2800      	cmp	r0, #0
 800bb08:	d1f3      	bne.n	800baf2 <strncmp+0xa>
 800bb0a:	e7fa      	b.n	800bb02 <strncmp+0x1a>
 800bb0c:	4610      	mov	r0, r2
 800bb0e:	e7f9      	b.n	800bb04 <strncmp+0x1c>

0800bb10 <__ascii_wctomb>:
 800bb10:	b149      	cbz	r1, 800bb26 <__ascii_wctomb+0x16>
 800bb12:	2aff      	cmp	r2, #255	; 0xff
 800bb14:	bf85      	ittet	hi
 800bb16:	238a      	movhi	r3, #138	; 0x8a
 800bb18:	6003      	strhi	r3, [r0, #0]
 800bb1a:	700a      	strbls	r2, [r1, #0]
 800bb1c:	f04f 30ff 	movhi.w	r0, #4294967295
 800bb20:	bf98      	it	ls
 800bb22:	2001      	movls	r0, #1
 800bb24:	4770      	bx	lr
 800bb26:	4608      	mov	r0, r1
 800bb28:	4770      	bx	lr
	...

0800bb2c <__assert_func>:
 800bb2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bb2e:	4614      	mov	r4, r2
 800bb30:	461a      	mov	r2, r3
 800bb32:	4b09      	ldr	r3, [pc, #36]	; (800bb58 <__assert_func+0x2c>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	4605      	mov	r5, r0
 800bb38:	68d8      	ldr	r0, [r3, #12]
 800bb3a:	b14c      	cbz	r4, 800bb50 <__assert_func+0x24>
 800bb3c:	4b07      	ldr	r3, [pc, #28]	; (800bb5c <__assert_func+0x30>)
 800bb3e:	9100      	str	r1, [sp, #0]
 800bb40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bb44:	4906      	ldr	r1, [pc, #24]	; (800bb60 <__assert_func+0x34>)
 800bb46:	462b      	mov	r3, r5
 800bb48:	f000 f80e 	bl	800bb68 <fiprintf>
 800bb4c:	f000 f895 	bl	800bc7a <abort>
 800bb50:	4b04      	ldr	r3, [pc, #16]	; (800bb64 <__assert_func+0x38>)
 800bb52:	461c      	mov	r4, r3
 800bb54:	e7f3      	b.n	800bb3e <__assert_func+0x12>
 800bb56:	bf00      	nop
 800bb58:	2000000c 	.word	0x2000000c
 800bb5c:	0800c315 	.word	0x0800c315
 800bb60:	0800c322 	.word	0x0800c322
 800bb64:	0800c350 	.word	0x0800c350

0800bb68 <fiprintf>:
 800bb68:	b40e      	push	{r1, r2, r3}
 800bb6a:	b503      	push	{r0, r1, lr}
 800bb6c:	4601      	mov	r1, r0
 800bb6e:	ab03      	add	r3, sp, #12
 800bb70:	4805      	ldr	r0, [pc, #20]	; (800bb88 <fiprintf+0x20>)
 800bb72:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb76:	6800      	ldr	r0, [r0, #0]
 800bb78:	9301      	str	r3, [sp, #4]
 800bb7a:	f7ff fe59 	bl	800b830 <_vfiprintf_r>
 800bb7e:	b002      	add	sp, #8
 800bb80:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb84:	b003      	add	sp, #12
 800bb86:	4770      	bx	lr
 800bb88:	2000000c 	.word	0x2000000c

0800bb8c <_fstat_r>:
 800bb8c:	b538      	push	{r3, r4, r5, lr}
 800bb8e:	4d07      	ldr	r5, [pc, #28]	; (800bbac <_fstat_r+0x20>)
 800bb90:	2300      	movs	r3, #0
 800bb92:	4604      	mov	r4, r0
 800bb94:	4608      	mov	r0, r1
 800bb96:	4611      	mov	r1, r2
 800bb98:	602b      	str	r3, [r5, #0]
 800bb9a:	f7f5 fe06 	bl	80017aa <_fstat>
 800bb9e:	1c43      	adds	r3, r0, #1
 800bba0:	d102      	bne.n	800bba8 <_fstat_r+0x1c>
 800bba2:	682b      	ldr	r3, [r5, #0]
 800bba4:	b103      	cbz	r3, 800bba8 <_fstat_r+0x1c>
 800bba6:	6023      	str	r3, [r4, #0]
 800bba8:	bd38      	pop	{r3, r4, r5, pc}
 800bbaa:	bf00      	nop
 800bbac:	200007b0 	.word	0x200007b0

0800bbb0 <_isatty_r>:
 800bbb0:	b538      	push	{r3, r4, r5, lr}
 800bbb2:	4d06      	ldr	r5, [pc, #24]	; (800bbcc <_isatty_r+0x1c>)
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	4604      	mov	r4, r0
 800bbb8:	4608      	mov	r0, r1
 800bbba:	602b      	str	r3, [r5, #0]
 800bbbc:	f7f5 fe05 	bl	80017ca <_isatty>
 800bbc0:	1c43      	adds	r3, r0, #1
 800bbc2:	d102      	bne.n	800bbca <_isatty_r+0x1a>
 800bbc4:	682b      	ldr	r3, [r5, #0]
 800bbc6:	b103      	cbz	r3, 800bbca <_isatty_r+0x1a>
 800bbc8:	6023      	str	r3, [r4, #0]
 800bbca:	bd38      	pop	{r3, r4, r5, pc}
 800bbcc:	200007b0 	.word	0x200007b0

0800bbd0 <memmove>:
 800bbd0:	4288      	cmp	r0, r1
 800bbd2:	b510      	push	{r4, lr}
 800bbd4:	eb01 0402 	add.w	r4, r1, r2
 800bbd8:	d902      	bls.n	800bbe0 <memmove+0x10>
 800bbda:	4284      	cmp	r4, r0
 800bbdc:	4623      	mov	r3, r4
 800bbde:	d807      	bhi.n	800bbf0 <memmove+0x20>
 800bbe0:	1e43      	subs	r3, r0, #1
 800bbe2:	42a1      	cmp	r1, r4
 800bbe4:	d008      	beq.n	800bbf8 <memmove+0x28>
 800bbe6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bbea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bbee:	e7f8      	b.n	800bbe2 <memmove+0x12>
 800bbf0:	4402      	add	r2, r0
 800bbf2:	4601      	mov	r1, r0
 800bbf4:	428a      	cmp	r2, r1
 800bbf6:	d100      	bne.n	800bbfa <memmove+0x2a>
 800bbf8:	bd10      	pop	{r4, pc}
 800bbfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bbfe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc02:	e7f7      	b.n	800bbf4 <memmove+0x24>

0800bc04 <__malloc_lock>:
 800bc04:	4801      	ldr	r0, [pc, #4]	; (800bc0c <__malloc_lock+0x8>)
 800bc06:	f7fe be40 	b.w	800a88a <__retarget_lock_acquire_recursive>
 800bc0a:	bf00      	nop
 800bc0c:	200007a4 	.word	0x200007a4

0800bc10 <__malloc_unlock>:
 800bc10:	4801      	ldr	r0, [pc, #4]	; (800bc18 <__malloc_unlock+0x8>)
 800bc12:	f7fe be3b 	b.w	800a88c <__retarget_lock_release_recursive>
 800bc16:	bf00      	nop
 800bc18:	200007a4 	.word	0x200007a4

0800bc1c <_realloc_r>:
 800bc1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc20:	4680      	mov	r8, r0
 800bc22:	4614      	mov	r4, r2
 800bc24:	460e      	mov	r6, r1
 800bc26:	b921      	cbnz	r1, 800bc32 <_realloc_r+0x16>
 800bc28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc2c:	4611      	mov	r1, r2
 800bc2e:	f7ff bc05 	b.w	800b43c <_malloc_r>
 800bc32:	b92a      	cbnz	r2, 800bc40 <_realloc_r+0x24>
 800bc34:	f7ff fb96 	bl	800b364 <_free_r>
 800bc38:	4625      	mov	r5, r4
 800bc3a:	4628      	mov	r0, r5
 800bc3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc40:	f000 f822 	bl	800bc88 <_malloc_usable_size_r>
 800bc44:	4284      	cmp	r4, r0
 800bc46:	4607      	mov	r7, r0
 800bc48:	d802      	bhi.n	800bc50 <_realloc_r+0x34>
 800bc4a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bc4e:	d812      	bhi.n	800bc76 <_realloc_r+0x5a>
 800bc50:	4621      	mov	r1, r4
 800bc52:	4640      	mov	r0, r8
 800bc54:	f7ff fbf2 	bl	800b43c <_malloc_r>
 800bc58:	4605      	mov	r5, r0
 800bc5a:	2800      	cmp	r0, #0
 800bc5c:	d0ed      	beq.n	800bc3a <_realloc_r+0x1e>
 800bc5e:	42bc      	cmp	r4, r7
 800bc60:	4622      	mov	r2, r4
 800bc62:	4631      	mov	r1, r6
 800bc64:	bf28      	it	cs
 800bc66:	463a      	movcs	r2, r7
 800bc68:	f7fb fb52 	bl	8007310 <memcpy>
 800bc6c:	4631      	mov	r1, r6
 800bc6e:	4640      	mov	r0, r8
 800bc70:	f7ff fb78 	bl	800b364 <_free_r>
 800bc74:	e7e1      	b.n	800bc3a <_realloc_r+0x1e>
 800bc76:	4635      	mov	r5, r6
 800bc78:	e7df      	b.n	800bc3a <_realloc_r+0x1e>

0800bc7a <abort>:
 800bc7a:	b508      	push	{r3, lr}
 800bc7c:	2006      	movs	r0, #6
 800bc7e:	f000 f833 	bl	800bce8 <raise>
 800bc82:	2001      	movs	r0, #1
 800bc84:	f7f5 fd42 	bl	800170c <_exit>

0800bc88 <_malloc_usable_size_r>:
 800bc88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc8c:	1f18      	subs	r0, r3, #4
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	bfbc      	itt	lt
 800bc92:	580b      	ldrlt	r3, [r1, r0]
 800bc94:	18c0      	addlt	r0, r0, r3
 800bc96:	4770      	bx	lr

0800bc98 <_raise_r>:
 800bc98:	291f      	cmp	r1, #31
 800bc9a:	b538      	push	{r3, r4, r5, lr}
 800bc9c:	4604      	mov	r4, r0
 800bc9e:	460d      	mov	r5, r1
 800bca0:	d904      	bls.n	800bcac <_raise_r+0x14>
 800bca2:	2316      	movs	r3, #22
 800bca4:	6003      	str	r3, [r0, #0]
 800bca6:	f04f 30ff 	mov.w	r0, #4294967295
 800bcaa:	bd38      	pop	{r3, r4, r5, pc}
 800bcac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bcae:	b112      	cbz	r2, 800bcb6 <_raise_r+0x1e>
 800bcb0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bcb4:	b94b      	cbnz	r3, 800bcca <_raise_r+0x32>
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	f000 f830 	bl	800bd1c <_getpid_r>
 800bcbc:	462a      	mov	r2, r5
 800bcbe:	4601      	mov	r1, r0
 800bcc0:	4620      	mov	r0, r4
 800bcc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcc6:	f000 b817 	b.w	800bcf8 <_kill_r>
 800bcca:	2b01      	cmp	r3, #1
 800bccc:	d00a      	beq.n	800bce4 <_raise_r+0x4c>
 800bcce:	1c59      	adds	r1, r3, #1
 800bcd0:	d103      	bne.n	800bcda <_raise_r+0x42>
 800bcd2:	2316      	movs	r3, #22
 800bcd4:	6003      	str	r3, [r0, #0]
 800bcd6:	2001      	movs	r0, #1
 800bcd8:	e7e7      	b.n	800bcaa <_raise_r+0x12>
 800bcda:	2400      	movs	r4, #0
 800bcdc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bce0:	4628      	mov	r0, r5
 800bce2:	4798      	blx	r3
 800bce4:	2000      	movs	r0, #0
 800bce6:	e7e0      	b.n	800bcaa <_raise_r+0x12>

0800bce8 <raise>:
 800bce8:	4b02      	ldr	r3, [pc, #8]	; (800bcf4 <raise+0xc>)
 800bcea:	4601      	mov	r1, r0
 800bcec:	6818      	ldr	r0, [r3, #0]
 800bcee:	f7ff bfd3 	b.w	800bc98 <_raise_r>
 800bcf2:	bf00      	nop
 800bcf4:	2000000c 	.word	0x2000000c

0800bcf8 <_kill_r>:
 800bcf8:	b538      	push	{r3, r4, r5, lr}
 800bcfa:	4d07      	ldr	r5, [pc, #28]	; (800bd18 <_kill_r+0x20>)
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	4604      	mov	r4, r0
 800bd00:	4608      	mov	r0, r1
 800bd02:	4611      	mov	r1, r2
 800bd04:	602b      	str	r3, [r5, #0]
 800bd06:	f7f5 fcf1 	bl	80016ec <_kill>
 800bd0a:	1c43      	adds	r3, r0, #1
 800bd0c:	d102      	bne.n	800bd14 <_kill_r+0x1c>
 800bd0e:	682b      	ldr	r3, [r5, #0]
 800bd10:	b103      	cbz	r3, 800bd14 <_kill_r+0x1c>
 800bd12:	6023      	str	r3, [r4, #0]
 800bd14:	bd38      	pop	{r3, r4, r5, pc}
 800bd16:	bf00      	nop
 800bd18:	200007b0 	.word	0x200007b0

0800bd1c <_getpid_r>:
 800bd1c:	f7f5 bcde 	b.w	80016dc <_getpid>

0800bd20 <_init>:
 800bd20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd22:	bf00      	nop
 800bd24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd26:	bc08      	pop	{r3}
 800bd28:	469e      	mov	lr, r3
 800bd2a:	4770      	bx	lr

0800bd2c <_fini>:
 800bd2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd2e:	bf00      	nop
 800bd30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd32:	bc08      	pop	{r3}
 800bd34:	469e      	mov	lr, r3
 800bd36:	4770      	bx	lr
