<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C(15|20) (0x020B30DD)" sof_file="DE1TG68Test.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="3"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="16"/>
      <single attribute="zoom offset denominator" value="16"/>
      <single attribute="zoom offset numerator" value="130959"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2012/05/13 20:14:44  #0">
      <clock name="TG68Test:myTG68Test|sdram:mysdram|sysclk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="TG68Test:myTG68Test|counter[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cachefill" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|dtack" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|fill" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|hit" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|req" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|reset" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|dtack1" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_cas" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_ras" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_we" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.idle" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.port0" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.port1" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.idle" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.port0" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.port1" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|slot1_bank[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|slot1_bank[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|slot2_bank[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|slot2_bank[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_pending" tap_mode="classic" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="TG68Test:myTG68Test|counter[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cachefill" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|dtack" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|fill" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|hit" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|req" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|reset" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|dtack1" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_cas" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_ras" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_we" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.idle" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.port0" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.port1" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.idle" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.port0" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.port1" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|slot1_bank[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|slot1_bank[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|slot2_bank[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|slot2_bank[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_pending" tap_mode="classic" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="TG68Test:myTG68Test|counter[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|counter[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cachefill" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|dtack" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|fill" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|hit" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|req" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|reset" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|dtack1" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_cas" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_ras" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_we" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.idle" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.port0" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.port1" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.idle" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.port0" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.port1" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|slot1_bank[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|slot1_bank[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|slot2_bank[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|slot2_bank[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_address[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|write_pending" tap_mode="classic" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|dtack"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|fill"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|hit"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|req"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|reset"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|sdata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sd_ras"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sd_cas"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sd_we"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cachefill"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|counter" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|write_address" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|dtack1"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_pending"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.idle"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.port0"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.port1"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|slot2_bank" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|slot2_bank[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|slot2_bank[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.idle"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.port0"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.port1"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|slot1_bank" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|slot1_bank[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|slot1_bank[0]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|dtack"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|fill"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|hit"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|req"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|reset"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|sdata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sd_ras"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sd_cas"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sd_we"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cachefill"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|counter" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|counter[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|write_address" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_address[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|dtack1"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|write_pending"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.idle"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.port0"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot2.port1"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|slot2_bank" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|slot2_bank[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|slot2_bank[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.idle"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.port0"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_slot1.port1"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|slot1_bank" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|slot1_bank[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|slot1_bank[0]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger CRC="7E0D70F5" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2012/05/13 21:52:47  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|fill' == falling edge &amp;&amp; 'TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|reset' == high
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2012/05/13 21:54:24  #0" power_up_mode="false" sample_depth="128" trigger_position="16">101101001001100000000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101001001100010111010000100011010000000011000010100100011000001011010010011000001101001001100010000101100001101000001000010011001101101001001100000000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111101101001001100010111010000100011010000000011000011110000000000011011010010011000101101001001100010000101100001101000001000010011001101101001001100000000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111101101001001100010111010000100011010000000011000011110000000000011011010010011000101101001001100010000101100001101000001000010011001101101001001100000000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111101101001001100010111010000100011010000000011000011110000000000011011010010011000101101001001100010000101100001101000001000010011001101101001001100000000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111101101001001100010111010000100011010000000011000011110000000000011011010010011000101101001001100010000101100001101000001000010011001101101001001100000000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111101101001001100010111010000100011010000000011000011010000000000011011010010011000101101001001100001000100100001101000001000010011001101101001001100000000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111101101001001100010111010000100011010000000011000001110000000000011011010010011000101101001001100001000100100001101000001000010011000101101001001100000000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111101101001001100010111010000100011010000000011000011110000000000010000000000000000101101001001100001000100100001101000001000010011000001101011001100000000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111000000000000000010111010000100011010000000011000010110100000000000000000000000000000000000000000001000100100001101000011000010011001001101011001100000000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111000000000000000010111010000100011010000000011000011110000000000010000000000000000000000000000000001000100100001101000011000010011001001101011001100000000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111000000000000000010111010000100011010000000011000011110000000000010000000000000000000000000000000001000100100001101000011000010011001001101011001100000000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111000000000000000010111010000100011010000000011000011010001101000011000000000000000000000000000000001000100100001101000011000010011001001101011001100010000000000000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111100000000000000010111010000100011110000000011000011110000000000010000000100000000100000000000000001000100100001101000011000010011001001101011001100010000000010000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111000000010000000010111010000100011110000000011001011110000000000011000000100000000000000010000000001000100100001101000011000010011001001101011001100010000000001000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111100000010000000010000000000000001110000000011000111110000000000010000000010000000100000010000000001000100100001101000011000010011001001101011001100010000000011000000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111000000001000000010000000000000000110000000001001111110000000000010000000010000000000000001000000001000100100001101000011000010011001001101011001100000000000000100000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111000000001000000010000000000000000010000000001100010101100011000000011010110011000000000001000000001000100100001101000011000010011001001101011001100000000000000100000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100010000000000000000010000000001100011110000000000010011010110011000001101011001100001000100100001101000011000010011001001101011001100000000000000100000000000000000100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100010000000000000000010000000001100011110000000000010011010110011000001101011001100001000100100001101000011000010011001001101011001100001000000000100000000000000001100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100010000000000000001010000000001100011110000000000010011010110011000001101011001100001000100100001101000011000010011001001101011001100001000000000100000000000000001100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100000000001000000001010000001001100011110000000000010011010110011000001101011001100001000100100001101000011000010011001001101011001100001000000000100000000000000001100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100000000001000000000010000001001100011110000000000010011010110011000001101011001100010000100100001101000011000010011001001101011001100001000000000100000000000000001100000000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100000000001000000000010000001001100001110000000000010011010110011000001101011001100010000100100001101000011000010011000001101011001100000100000000100000000000000000100010000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100000000001000000001010000001001100011110000000000010011010110011000001101011001100010000100100001101000011000010011000101101011001100000100000000100000000000000000100010000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100010000001000000001010000000101100011111100011000000011010110011000001101011001100010000100100001101000001000110011001101101011001100000100000000100000000000000000100010000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100010000001000000000010000000101100011110000000000010011010110011000001101011001100010000100100001101000001000110011001101101011001100000100000000100000000000000000100010000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100010000001000000000010000000101100011110000000000010011010110011000001101011001100010000100100001101000001000110011001101101011001100001100000000100000000000000001100010000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100010000001000000001010000000101100011010001101000010011010110011000001101011001100010000100100001101000001000110011001101101011001100001100000000100000000000000001100010000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100000000000100000001010000001101100011110000000000010011010110011000001101011001100010000100100001101000001000110011001101101011001100001100000000100000000000000001100010000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100000000000100000000010000001101100011110000000000010011010110011000001101011001100010000100100001101000001000110011001101101011001100001100000000100000000000000001100010000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100000000000100000000010000001101100011110000000000010011010110011000001101011001100010000100100001101000001000110011001101101011001100000000000000100000000000000000100001000000000000000010000000000111111111111111111111111111111111111111111111111111111111111111001101011001100000000000100000001000000001101100011110000000000010011010110011000001101011001100010000100100001101000001000110011001101101011001100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101011001100010000000000000001011000000011100010100101011000001011010110011000001101011001100010000100100001101000001000110011001101101011001100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110000000000011011010110011000101101011001100010000100100001101000001000110011001101101011001100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110000000000011011010110011000101101011001100010000100100001101000001000110011001101101011001100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110000000000011011010110011000101101011001100010000100100001101000001000110011001101101011001100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110000000000011011010110011000101101011001100010000100100001101000001000110011001101101011001100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110000000000011011010110011000101101011001100010000100100001101000001000110011001101101011001100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100001110000000000011011010110011000101101011001100010000100100001101000001000110011000101101011001100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110000000000011011010110011000101101011001100010000100100001101000001000110011000001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110101011000001011010110011000101101011001100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110000000000011011010110011000101101011001100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110000000000011011010110011000101101011001100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011010001101000011011010110011000101101011001100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110000000000011011010110011000101101011001100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110000000000011011010110011000101101011001100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110000000000011011010110011000101101011001100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100011110000000000011011010110011000101101011001100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101011001100010111010100100011011000000011100010101101011000000011010001011000101101011001100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011110000000000010011010001011000001101000101100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011110000000000010011010001011000001101000101100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011110000000000010011010001011000001101000101100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011110000000000010011010001011000001101000101100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011110000000000010011010001011000001101000101100010000100100001101000011000110011001001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100001110000000000010011010001011000001101000101100010000100100001101000011000110011000001101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011110000000000010011010001011000001101000101100010000100100001101000011000110011000101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011111101011000000011010001011000001101000101100010000100100001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011110001101000010011010001011000001101000101100010000100100001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011110001101000010011010001011000001101000101100010000100100001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011010001101000010011010001011000001101000101100010000100010001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011110000000000010011010001011000001101000101100010000100010001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011110000000000010011010001011000001101000101100010000100010001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011110000000000010011010001011000001101000101100010000100010001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100011110000000000010011010001011000001101000101100010000100010001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101000101100010111010100100011011000000011100010100100011000001011010001011000001101000101100010000100010001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101000101100010111010100100011011000000011100011110000000000011011010001011000101101000101100010000100010001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101000101100010111010100100011011000000011100011110000000000011011010001011000101101000101100010000100010001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101000101100010111010100100011011000000011100011110000000000011011010001011000101101000101100010000100010001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101000101100010111010100100011011000000011100011110000000000011011010001011000101101000101100010000100010001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101000101100010111010100100011011000000011100011010000000000011011010001011000101101000101100001000110010001101000001000001011001101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101000101100010111010100100011011000000011100001110000000000011011010001011000101101000101100001000110010001101000001000001011000101101000101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111101101000101100010111010100100011011000000011100011110000000000010000000000000000101101000101100001000110010001101000001000001011000001101010101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111000000000000000010111010100100011011000000011100010110100000000000000000000000000000000000000000001000110010001101000011000001011001001101010101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111000000000000000010111010100100011011000000011100011110000000000010000000000000000000000000000000001000110010001101000011000001011001001101010101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111000000000000000010111010100100011011000000011100011110000000000010000000000000000000000000000000001000110010001101000011000001011001001101010101100000010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111000000000000000010111010100100011011000000011100011010001101000011000000010000000000000000000000001000110010001101000011000001011001001101010101100010010000000100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111100000001000000010111010100100011111000000011100011110000000000010000000110000000100000001000000001000110010001101000011000001011001001101010101100010010000010100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111000000011000000010111010100100011111000000011101011110000000000011000000110000000000000011000000001000110010001101000011000001011001001101010101100010010000001100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111100000011000000010000000100000001111000000011100111110000000000010000000001000000100000011000000001000110010001101000011000001011001001101010101100010010000011100000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111000000000100000010000000100000000111000000001101111110000000000010000000001000000000000000100000001000110010001101000011000001011001001101010101100000010000000010000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111000000000100000010000000100000000011000000001010010101100011000000011010101011000000000000100000001000110010001101000011000001011001001101010101100000010000000010000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100010000000100000000011000000001010011110000000000010011010101011000001101010101100001000110010001101000011000001011001001101010101100000010000000010000000000000000100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100010000000100000000011000000001010011110000000000010011010101011000001101010101100001000110010001101000011000001011001001101010101100001010000000010000000000000001100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100010000000100000001011000000001010011110000000000010011010101011000001101010101100001000110010001101000011000001011001001101010101100001010000000010000000000000001100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100000000001100000001011000001001010011110000000000010011010101011000001101010101100001000110010001101000011000001011001001101010101100001010000000010000000000000001100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100000000001100000000011000001001010011110000000000010011010101011000001101010101100010000110010001101000011000001011001001101010101100001010000000010000000000000001100001000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100000000001100000000011000001001010001110000000000010011010101011000001101010101100010000110010001101000011000001011000001101010101100000110000000010000000000000000100011000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100000000001100000001011000001001010011110000000000010011010101011000001101010101100010000110010001101000011000001011000101101010101100000110000000010000000000000000100011000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100010000001100000001011000000101010011111100011000000011010101011000001101010101100010000110010001101000001000101011001101101010101100000110000000010000000000000000100011000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100010000001100000000011000000101010011110000000000010011010101011000001101010101100010000110010001101000001000101011001101101010101100000110000000010000000000000000100011000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100010000001100000000011000000101010011110000000000010011010101011000001101010101100010000110010001101000001000101011001101101010101100001110000000010000000000000001100011000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100010000001100000001011000000101010011010001101000010011010101011000001101010101100010000110010001101000001000101011001101101010101100001110000000010000000000000001100011000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100000000000010000001011000001101010011110000000000010011010101011000001101010101100010000110010001101000001000101011001101101010101100001110000000010000000000000001100011000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100000000000010000000011000001101010011110000000000010011010101011000001101010101100010000110010001101000001000101011001101101010101100001110000000010000000000000001100011000000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100000000000010000000011000001101010011110000000000010011010101011000001101010101100010000110010001101000001000101011001101101010101100000010000000010000000000000000100000100000000000000010000000000000000000010001000000111111111111111111111111111111111111111111001101010101100000000000010000001001000001101010011110000000000010011010101011000001101010101100010000110010001101000001000101011001101101010101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101010101100010000000100000001010100000011010010100101011000001011010101011000001101010101100010000110010001101000001000101011001101101010101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110000000000011011010101011000101101010101100010000110010001101000001000101011001101101010101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110000000000011011010101011000101101010101100010000110010001101000001000101011001101101010101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110000000000011011010101011000101101010101100010000110010001101000001000101011001101101010101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110000000000011011010101011000101101010101100010000110010001101000001000101011001101101010101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110000000000011011010101011000101101010101100010000110010001101000001000101011001101101010101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010001110000000000011011010101011000101101010101100010000110010001101000001000101011000101101010101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110000000000011011010101011000101101010101100010000110010001101000001000101011000001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110101011000001011010101011000101101010101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110000000000011011010101011000101101010101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110000000000011011010101011000101101010101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011010001101000011011010101011000101101010101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110000000000011011010101011000101101010101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110000000000011011010101011000101101010101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110000000000011011010101011000101101010101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010011110000000000011011010101011000101101010101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111101101010101100010111010010100011010100000011010010101101011000000011010011011000101101010101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011110000000000010011010011011000001101001101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011110000000000010011010011011000001101001101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011110000000000010011010011011000001101001101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011110000000000010011010011011000001101001101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011110000000000010011010011011000001101001101100010000110010001101000011000101011001001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010001110000000000010011010011011000001101001101100010000110010001101000011000101011000001101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011110000000000010011010011011000001101001101100010000110010001101000011000101011000101101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011111101011000000011010011011000001101001101100010000110010001101000001000011011001101101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011110001101000010011010011011000001101001101100010000110010001101000001000011011001101101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011110001101000010011010011011000001101001101100010000110010001101000001000011011001101101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011010001101000010011010011011000001101001101100010000110110001101000001000011011001101101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011110000000000010011010011011000001101001101100010000110110001101000001000011011001101101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011110000000000010011010011011000001101001101100010000110110001101000001000011011001101101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011110000000000010011010011011000001101001101100010000110110001101000001000011011001101101001101100000001000000010000000000000000100000100000000000000010000000000000000000010001000000000000000010000100000111111111111111111111001101001101100010111010010100011010100000011010011110000000000010011010011011000001101001101100010000110110001101000001000011011001</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="0"/>
    <single attribute="hierarchy widget visible" value="0"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="sof manager visible" value="0"/>
    <multi attribute="column width" size="23" value="34,34,169,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1202,938"/>
    <multi attribute="jtag widget size" size="2" value="320,120"/>
  </global_info>
</session>
