Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 18 14:27:21 2022
| Host         : fuck running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.315        0.000                      0                   49        0.166        0.000                      0                   49        3.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.315        0.000                      0                   49        0.166        0.000                      0                   49       19.500        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.315ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 2.527ns (43.869%)  route 3.233ns (56.131%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.694    -0.846    my_vga/CLK
    SLICE_X4Y121         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.233     0.843    my_vga/cnt_v_reg[3]_0[0]
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.152     0.995 r  my_vga/ascii_addr_reg_i_26/O
                         net (fo=2, routed)           0.583     1.578    my_vga/ascii_addr_reg_i_26_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.326     1.904 r  my_vga/ascii_addr_reg_i_22/O
                         net (fo=1, routed)           0.000     1.904    my_vga/ascii_addr_reg_i_22_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.482 r  my_vga/ascii_addr_reg_i_9/O[2]
                         net (fo=1, routed)           0.676     3.158    my_vga/my_diaplay/ascii_addr1[7]
    SLICE_X9Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     3.860 r  my_vga/ascii_addr_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.860    my_vga/ascii_addr_reg_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.173 r  my_vga/ascii_addr_reg_i_2/O[3]
                         net (fo=1, routed)           0.742     4.914    my_diaplay/ADDRARDADDR[11]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    38.229    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                 33.315    

Slack (MET) :             33.433ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 2.548ns (45.137%)  route 3.097ns (54.863%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.694    -0.846    my_vga/CLK
    SLICE_X4Y121         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.233     0.843    my_vga/cnt_v_reg[3]_0[0]
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.152     0.995 r  my_vga/ascii_addr_reg_i_26/O
                         net (fo=2, routed)           0.583     1.578    my_vga/ascii_addr_reg_i_26_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.326     1.904 r  my_vga/ascii_addr_reg_i_22/O
                         net (fo=1, routed)           0.000     1.904    my_vga/ascii_addr_reg_i_22_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.482 r  my_vga/ascii_addr_reg_i_9/O[2]
                         net (fo=1, routed)           0.676     3.158    my_vga/my_diaplay/ascii_addr1[7]
    SLICE_X9Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     3.860 r  my_vga/ascii_addr_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.860    my_vga/ascii_addr_reg_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.194 r  my_vga/ascii_addr_reg_i_2/O[1]
                         net (fo=1, routed)           0.605     4.799    my_diaplay/ADDRARDADDR[9]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    38.232    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.232    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                 33.433    

Slack (MET) :             33.675ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 2.453ns (45.391%)  route 2.951ns (54.609%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.694    -0.846    my_vga/CLK
    SLICE_X4Y121         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.233     0.843    my_vga/cnt_v_reg[3]_0[0]
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.152     0.995 r  my_vga/ascii_addr_reg_i_26/O
                         net (fo=2, routed)           0.583     1.578    my_vga/ascii_addr_reg_i_26_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.326     1.904 r  my_vga/ascii_addr_reg_i_22/O
                         net (fo=1, routed)           0.000     1.904    my_vga/ascii_addr_reg_i_22_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.482 r  my_vga/ascii_addr_reg_i_9/O[2]
                         net (fo=1, routed)           0.676     3.158    my_vga/my_diaplay/ascii_addr1[7]
    SLICE_X9Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     3.860 r  my_vga/ascii_addr_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.860    my_vga/ascii_addr_reg_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.099 r  my_vga/ascii_addr_reg_i_2/O[2]
                         net (fo=1, routed)           0.460     4.558    my_diaplay/ADDRARDADDR[10]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    38.233    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.233    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                 33.675    

Slack (MET) :             33.709ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 2.436ns (45.338%)  route 2.937ns (54.662%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.694    -0.846    my_vga/CLK
    SLICE_X4Y121         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.233     0.843    my_vga/cnt_v_reg[3]_0[0]
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.152     0.995 r  my_vga/ascii_addr_reg_i_26/O
                         net (fo=2, routed)           0.583     1.578    my_vga/ascii_addr_reg_i_26_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.326     1.904 r  my_vga/ascii_addr_reg_i_22/O
                         net (fo=1, routed)           0.000     1.904    my_vga/ascii_addr_reg_i_22_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.482 r  my_vga/ascii_addr_reg_i_9/O[2]
                         net (fo=1, routed)           0.676     3.158    my_vga/my_diaplay/ascii_addr1[7]
    SLICE_X9Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     3.860 r  my_vga/ascii_addr_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.860    my_vga/ascii_addr_reg_i_3_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.082 r  my_vga/ascii_addr_reg_i_2/O[0]
                         net (fo=1, routed)           0.445     4.527    my_diaplay/ADDRARDADDR[8]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    38.236    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.236    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 33.709    

Slack (MET) :             33.934ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 2.061ns (40.089%)  route 3.080ns (59.911%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.694    -0.846    my_vga/CLK
    SLICE_X4Y121         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.233     0.843    my_vga/cnt_v_reg[3]_0[0]
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.152     0.995 r  my_vga/ascii_addr_reg_i_26/O
                         net (fo=2, routed)           0.583     1.578    my_vga/ascii_addr_reg_i_26_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.326     1.904 r  my_vga/ascii_addr_reg_i_22/O
                         net (fo=1, routed)           0.000     1.904    my_vga/ascii_addr_reg_i_22_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.482 r  my_vga/ascii_addr_reg_i_9/O[2]
                         net (fo=1, routed)           0.676     3.158    my_vga/my_diaplay/ascii_addr1[7]
    SLICE_X9Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     3.707 r  my_vga/ascii_addr_reg_i_3/O[3]
                         net (fo=1, routed)           0.588     4.295    my_diaplay/ADDRARDADDR[7]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748    38.229    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 33.934    

Slack (MET) :             34.071ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.718ns (34.307%)  route 3.290ns (65.693%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.694    -0.846    my_vga/CLK
    SLICE_X4Y121         FDRE                                         r  my_vga/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  my_vga/cnt_v_reg[0]/Q
                         net (fo=17, routed)          1.233     0.843    my_vga/cnt_v_reg[3]_0[0]
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.152     0.995 r  my_vga/ascii_addr_reg_i_26/O
                         net (fo=2, routed)           0.583     1.578    my_vga/ascii_addr_reg_i_26_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.326     1.904 r  my_vga/ascii_addr_reg_i_22/O
                         net (fo=1, routed)           0.000     1.904    my_vga/ascii_addr_reg_i_22_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.134 r  my_vga/ascii_addr_reg_i_9/O[1]
                         net (fo=2, routed)           0.742     2.876    my_vga/my_diaplay/ascii_addr1[6]
    SLICE_X9Y120         LUT5 (Prop_lut5_I0_O)        0.306     3.182 r  my_vga/ascii_addr_reg_i_11/O
                         net (fo=1, routed)           0.000     3.182    my_vga/ascii_addr_reg_i_11_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.430 r  my_vga/ascii_addr_reg_i_3/O[2]
                         net (fo=1, routed)           0.732     4.162    my_diaplay/ADDRARDADDR[6]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.744    38.233    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.233    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 34.071    

Slack (MET) :             35.082ns  (required time - arrival time)
  Source:                 my_vga/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.354ns (33.884%)  route 2.642ns (66.116%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.694    -0.846    my_vga/CLK
    SLICE_X5Y121         FDRE                                         r  my_vga/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  my_vga/cnt_v_reg[1]/Q
                         net (fo=17, routed)          1.122     0.732    my_vga/cnt_v[1]
    SLICE_X6Y120         LUT6 (Prop_lut6_I2_O)        0.124     0.856 r  my_vga/ascii_addr_reg_i_23/O
                         net (fo=1, routed)           0.000     0.856    my_vga/ascii_addr_reg_i_23_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     1.108 r  my_vga/ascii_addr_reg_i_9/O[0]
                         net (fo=2, routed)           0.880     1.988    my_vga/my_diaplay/ascii_addr1[5]
    SLICE_X9Y120         LUT6 (Prop_lut6_I0_O)        0.295     2.283 r  my_vga/ascii_addr_reg_i_12/O
                         net (fo=1, routed)           0.000     2.283    my_vga/ascii_addr_reg_i_12_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     2.510 r  my_vga/ascii_addr_reg_i_3/O[1]
                         net (fo=1, routed)           0.640     3.150    my_diaplay/ADDRARDADDR[5]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.535    38.515    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.560    39.074    
                         clock uncertainty           -0.098    38.977    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.745    38.232    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                         38.232    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 35.082    

Slack (MET) :             36.317ns  (required time - arrival time)
  Source:                 my_vga/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.018ns (29.749%)  route 2.404ns (70.251%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.613    -0.927    my_vga/CLK
    SLICE_X8Y122         FDRE                                         r  my_vga/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  my_vga/cnt_h_reg[1]/Q
                         net (fo=6, routed)           0.894     0.485    my_vga/Q[1]
    SLICE_X8Y122         LUT5 (Prop_lut5_I1_O)        0.152     0.637 f  my_vga/cnt_h[9]_i_2/O
                         net (fo=6, routed)           0.461     1.099    my_vga/cnt_h[9]_i_2_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.348     1.447 r  my_vga/cnt_v[9]_i_1/O
                         net (fo=10, routed)          1.048     2.495    my_vga/cnt_v_1
    SLICE_X4Y120         FDRE                                         r  my_vga/cnt_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.576    38.555    my_vga/CLK
    SLICE_X4Y120         FDRE                                         r  my_vga/cnt_v_reg[5]/C
                         clock pessimism              0.560    39.115    
                         clock uncertainty           -0.098    39.017    
    SLICE_X4Y120         FDRE (Setup_fdre_C_CE)      -0.205    38.812    my_vga/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         38.812    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                 36.317    

Slack (MET) :             36.317ns  (required time - arrival time)
  Source:                 my_vga/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.018ns (29.749%)  route 2.404ns (70.251%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.613    -0.927    my_vga/CLK
    SLICE_X8Y122         FDRE                                         r  my_vga/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  my_vga/cnt_h_reg[1]/Q
                         net (fo=6, routed)           0.894     0.485    my_vga/Q[1]
    SLICE_X8Y122         LUT5 (Prop_lut5_I1_O)        0.152     0.637 f  my_vga/cnt_h[9]_i_2/O
                         net (fo=6, routed)           0.461     1.099    my_vga/cnt_h[9]_i_2_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.348     1.447 r  my_vga/cnt_v[9]_i_1/O
                         net (fo=10, routed)          1.048     2.495    my_vga/cnt_v_1
    SLICE_X4Y120         FDRE                                         r  my_vga/cnt_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.576    38.555    my_vga/CLK
    SLICE_X4Y120         FDRE                                         r  my_vga/cnt_v_reg[6]/C
                         clock pessimism              0.560    39.115    
                         clock uncertainty           -0.098    39.017    
    SLICE_X4Y120         FDRE (Setup_fdre_C_CE)      -0.205    38.812    my_vga/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         38.812    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                 36.317    

Slack (MET) :             36.317ns  (required time - arrival time)
  Source:                 my_vga/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.018ns (29.749%)  route 2.404ns (70.251%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.613    -0.927    my_vga/CLK
    SLICE_X8Y122         FDRE                                         r  my_vga/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  my_vga/cnt_h_reg[1]/Q
                         net (fo=6, routed)           0.894     0.485    my_vga/Q[1]
    SLICE_X8Y122         LUT5 (Prop_lut5_I1_O)        0.152     0.637 f  my_vga/cnt_h[9]_i_2/O
                         net (fo=6, routed)           0.461     1.099    my_vga/cnt_h[9]_i_2_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.348     1.447 r  my_vga/cnt_v[9]_i_1/O
                         net (fo=10, routed)          1.048     2.495    my_vga/cnt_v_1
    SLICE_X4Y120         FDRE                                         r  my_vga/cnt_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          1.576    38.555    my_vga/CLK
    SLICE_X4Y120         FDRE                                         r  my_vga/cnt_v_reg[7]/C
                         clock pessimism              0.560    39.115    
                         clock uncertainty           -0.098    39.017    
    SLICE_X4Y120         FDRE (Setup_fdre_C_CE)      -0.205    38.812    my_vga/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         38.812    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                 36.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 my_vga/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X9Y122         FDRE                                         r  my_vga/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  my_vga/cnt_h_reg[0]/Q
                         net (fo=6, routed)           0.121    -0.343    my_vga/Q[0]
    SLICE_X8Y122         LUT4 (Prop_lut4_I1_O)        0.048    -0.295 r  my_vga/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    my_vga/cnt_h_0[3]
    SLICE_X8Y122         FDRE                                         r  my_vga/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.827    -0.846    my_vga/CLK
    SLICE_X8Y122         FDRE                                         r  my_vga/cnt_h_reg[3]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X8Y122         FDRE (Hold_fdre_C_D)         0.131    -0.461    my_vga/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_vga/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_h_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X9Y122         FDRE                                         r  my_vga/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  my_vga/cnt_h_reg[0]/Q
                         net (fo=6, routed)           0.121    -0.343    my_vga/Q[0]
    SLICE_X8Y122         LUT3 (Prop_lut3_I1_O)        0.045    -0.298 r  my_vga/cnt_h[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    my_vga/cnt_h_0[2]
    SLICE_X8Y122         FDRE                                         r  my_vga/cnt_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.827    -0.846    my_vga/CLK
    SLICE_X8Y122         FDRE                                         r  my_vga/cnt_h_reg[2]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X8Y122         FDRE (Hold_fdre_C_D)         0.120    -0.472    my_vga/cnt_h_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 my_vga/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.918%)  route 0.096ns (34.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.587    -0.577    my_vga/CLK
    SLICE_X4Y121         FDRE                                         r  my_vga/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  my_vga/cnt_v_reg[9]/Q
                         net (fo=7, routed)           0.096    -0.340    my_vga/cnt_v[9]
    SLICE_X5Y121         LUT6 (Prop_lut6_I3_O)        0.045    -0.295 r  my_vga/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    my_vga/cnt_v[3]_i_1_n_0
    SLICE_X5Y121         FDRE                                         r  my_vga/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.855    -0.817    my_vga/CLK
    SLICE_X5Y121         FDRE                                         r  my_vga/cnt_v_reg[3]/C
                         clock pessimism              0.253    -0.564    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.092    -0.472    my_vga/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 my_vga/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_diaplay/ascii_addr_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.359%)  route 0.228ns (60.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X8Y122         FDRE                                         r  my_vga/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  my_vga/cnt_h_reg[3]/Q
                         net (fo=4, routed)           0.228    -0.229    my_diaplay/ADDRARDADDR[0]
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.867    -0.806    my_diaplay/CLK
    RAMB36_X0Y24         RAMB36E1                                     r  my_diaplay/ascii_addr_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.130    -0.422    my_diaplay/ascii_addr_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 my_vga/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.927%)  route 0.172ns (45.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X8Y121         FDRE                                         r  my_vga/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  my_vga/cnt_h_reg[6]/Q
                         net (fo=12, routed)          0.172    -0.270    my_vga/cnt_h[6]
    SLICE_X10Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  my_vga/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    my_vga/cnt_h_0[9]
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.828    -0.845    my_vga/CLK
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_h_reg[9]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X10Y121        FDRE (Hold_fdre_C_D)         0.121    -0.449    my_vga/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 my_vga/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.640%)  route 0.174ns (45.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X8Y121         FDRE                                         r  my_vga/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  my_vga/cnt_h_reg[6]/Q
                         net (fo=12, routed)          0.174    -0.268    my_vga/cnt_h[6]
    SLICE_X10Y121        LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  my_vga/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    my_vga/cnt_h_0[8]
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.828    -0.845    my_vga/CLK
    SLICE_X10Y121        FDRE                                         r  my_vga/cnt_h_reg[8]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X10Y121        FDRE (Hold_fdre_C_D)         0.120    -0.450    my_vga/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 my_vga/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.536%)  route 0.118ns (32.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X8Y121         FDRE                                         r  my_vga/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  my_vga/cnt_h_reg[7]/Q
                         net (fo=10, routed)          0.118    -0.339    my_vga/cnt_h[7]
    SLICE_X8Y121         LUT6 (Prop_lut6_I2_O)        0.098    -0.241 r  my_vga/cnt_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    my_vga/cnt_h_0[5]
    SLICE_X8Y121         FDRE                                         r  my_vga/cnt_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.828    -0.845    my_vga/CLK
    SLICE_X8Y121         FDRE                                         r  my_vga/cnt_h_reg[5]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.121    -0.484    my_vga/cnt_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 my_vga/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.604%)  route 0.168ns (47.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.587    -0.577    my_vga/CLK
    SLICE_X5Y121         FDRE                                         r  my_vga/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  my_vga/cnt_v_reg[1]/Q
                         net (fo=17, routed)          0.168    -0.269    my_vga/cnt_v[1]
    SLICE_X4Y121         LUT6 (Prop_lut6_I4_O)        0.045    -0.224 r  my_vga/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    my_vga/cnt_v[9]_i_2_n_0
    SLICE_X4Y121         FDRE                                         r  my_vga/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.855    -0.817    my_vga/CLK
    SLICE_X4Y121         FDRE                                         r  my_vga/cnt_v_reg[9]/C
                         clock pessimism              0.253    -0.564    
    SLICE_X4Y121         FDRE (Hold_fdre_C_D)         0.092    -0.472    my_vga/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 my_vga/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.520%)  route 0.182ns (49.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.587    -0.577    my_vga/CLK
    SLICE_X4Y121         FDRE                                         r  my_vga/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  my_vga/cnt_v_reg[9]/Q
                         net (fo=7, routed)           0.182    -0.254    my_vga/cnt_v[9]
    SLICE_X5Y121         LUT6 (Prop_lut6_I0_O)        0.045    -0.209 r  my_vga/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    my_vga/cnt_v[2]_i_1_n_0
    SLICE_X5Y121         FDRE                                         r  my_vga/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.855    -0.817    my_vga/CLK
    SLICE_X5Y121         FDRE                                         r  my_vga/cnt_v_reg[2]/C
                         clock pessimism              0.253    -0.564    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.092    -0.472    my_vga/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 my_vga/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga/cnt_h_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.559    -0.605    my_vga/CLK
    SLICE_X8Y122         FDRE                                         r  my_vga/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  my_vga/cnt_h_reg[2]/Q
                         net (fo=5, routed)           0.175    -0.266    my_vga/Q[2]
    SLICE_X8Y122         LUT5 (Prop_lut5_I3_O)        0.045    -0.221 r  my_vga/cnt_h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    my_vga/cnt_h_0[4]
    SLICE_X8Y122         FDRE                                         r  my_vga/cnt_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my25m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my25m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my25m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=28, routed)          0.827    -0.846    my_vga/CLK
    SLICE_X8Y122         FDRE                                         r  my_vga/cnt_h_reg[4]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X8Y122         FDRE (Hold_fdre_C_D)         0.121    -0.484    my_vga/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { my25m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y24     my_diaplay/ascii_addr_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   my25m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y122     my_diaplay/point_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y123     my_diaplay/point_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y122     my_diaplay/point_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y122     my_diaplay/point_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y122     my_diaplay/point_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y123     my_diaplay/point_addr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y123     my_diaplay/point_addr_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y122     my_vga/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_vga/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_vga/cnt_h_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_vga/cnt_h_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_vga/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y121     my_vga/cnt_h_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y121     my_vga/cnt_h_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y121     my_vga/cnt_h_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y121    my_vga/cnt_h_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y121    my_vga/cnt_h_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y122     my_diaplay/point_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y123     my_diaplay/point_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y122     my_diaplay/point_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y122     my_diaplay/point_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y122     my_diaplay/point_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y123     my_diaplay/point_addr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y123     my_diaplay/point_addr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y122     my_vga/cnt_h_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_vga/cnt_h_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y122     my_vga/cnt_h_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my25m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   my25m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my25m_clk/inst/mmcm_adv_inst/CLKFBOUT



