#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000225532f42c0 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -12;
v000002255336d5c0_0 .var "clk", 0 0;
v000002255336d700_0 .var "reset", 0 0;
S_00000225532f4450 .scope module, "uut" "top" 2 10, 3 372 0, S_00000225532f42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000002255336c4e0_0 .net "ALUOp", 1 0, v000002255336aaa0_0;  1 drivers
v000002255336d480_0 .net "ALUResult", 31 0, v0000022553305430_0;  1 drivers
v000002255336cee0_0 .net "ALUSrc", 0 0, v0000022553369740_0;  1 drivers
v000002255336c6c0_0 .net "Branch", 0 0, v000002255336ab40_0;  1 drivers
v000002255336dac0_0 .net "Control_out", 3 0, v0000022553305250_0;  1 drivers
v000002255336c760_0 .net "DM_read", 31 0, v0000022553369420_0;  1 drivers
v000002255336db60_0 .net "ImmediateOut", 31 0, v000002255336a460_0;  1 drivers
v000002255336dca0_0 .net "InstructionOut", 31 0, v000002255336a280_0;  1 drivers
v000002255336de80_0 .net "MemRead", 0 0, v000002255336ac80_0;  1 drivers
v000002255336d2a0_0 .net "MemWrite", 0 0, v000002255336ad20_0;  1 drivers
v000002255336c9e0_0 .net "MemtoReg", 0 0, v0000022553369380_0;  1 drivers
v000002255336cbc0_0 .net "Mux1Out", 31 0, v000002255336aa00_0;  1 drivers
v000002255336c620_0 .net "Mux2Out", 31 0, v000002255336a820_0;  1 drivers
v000002255336cc60_0 .net "Mux3Out", 31 0, v0000022553369600_0;  1 drivers
v000002255336d0c0_0 .net "PCPlus4", 31 0, L_000002255336d7a0;  1 drivers
v000002255336d340_0 .net "PC_out", 31 0, v00000225533699c0_0;  1 drivers
v000002255336cf80_0 .net "ReadData1Out", 31 0, L_0000022553312630;  1 drivers
v000002255336cd00_0 .net "ReadData2Out", 31 0, L_0000022553312940;  1 drivers
v000002255336d980_0 .net "RegWrite", 0 0, v0000022553369b00_0;  1 drivers
v000002255336d160_0 .net "Select", 0 0, L_0000022553313200;  1 drivers
v000002255336df20_0 .net "SumOut", 31 0, L_000002255336d840;  1 drivers
v000002255336d3e0_0 .net "clk", 0 0, v000002255336d5c0_0;  1 drivers
v000002255336c080_0 .net "reset", 0 0, v000002255336d700_0;  1 drivers
v000002255336dc00_0 .net "zero", 0 0, v00000225533697e0_0;  1 drivers
L_000002255336c120 .part v00000225533699c0_0, 2, 5;
L_000002255336c1c0 .part v000002255336a280_0, 0, 7;
L_00000225534087d0 .part v000002255336a280_0, 15, 5;
L_0000022553409310 .part v000002255336a280_0, 20, 5;
L_0000022553409c70 .part v000002255336a280_0, 7, 5;
L_0000022553409d10 .part v000002255336a280_0, 30, 1;
L_00000225534096d0 .part v000002255336a280_0, 12, 3;
L_0000022553408cd0 .part v0000022553305430_0, 0, 5;
S_00000225532f45e0 .scope module, "AC" "ALU_Control" 3 390, 3 216 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Func7";
    .port_info 1 /INPUT 3 "i_Func3";
    .port_info 2 /INPUT 2 "i_ALUOp";
    .port_info 3 /OUTPUT 4 "o_Operation";
v0000022553305cf0_0 .net "i_ALUOp", 1 0, v000002255336aaa0_0;  alias, 1 drivers
v0000022553305070_0 .net "i_Func3", 2 0, L_00000225534096d0;  1 drivers
v00000225533057f0_0 .net "i_Func7", 0 0, L_0000022553409d10;  1 drivers
v0000022553305250_0 .var "o_Operation", 3 0;
E_0000022553301460 .event anyedge, v0000022553305cf0_0, v00000225533057f0_0, v0000022553305070_0;
S_00000225532ca580 .scope module, "ALU2" "ALU" 3 391, 3 272 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "i_Operation";
    .port_info 3 /OUTPUT 32 "o_ALU_Result";
    .port_info 4 /OUTPUT 1 "o_Zero";
v0000022553305390_0 .net "A", 31 0, L_0000022553312630;  alias, 1 drivers
v0000022553305890_0 .net "B", 31 0, v000002255336a820_0;  alias, 1 drivers
v0000022553305930_0 .net "i_Operation", 3 0, v0000022553305250_0;  alias, 1 drivers
v0000022553305430_0 .var "o_ALU_Result", 31 0;
v00000225533697e0_0 .var "o_Zero", 0 0;
E_0000022553301060 .event anyedge, v0000022553305250_0, v0000022553305390_0, v0000022553305890_0, v0000022553305430_0;
S_00000225532ca710 .scope module, "AND" "AND_Gate" 3 383, 3 63 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "o_Y";
L_0000022553313200 .functor AND 1, v000002255336ab40_0, v00000225533697e0_0, C4<1>, C4<1>;
v000002255336a500_0 .net "A", 0 0, v000002255336ab40_0;  alias, 1 drivers
v00000225533692e0_0 .net "B", 0 0, v00000225533697e0_0;  alias, 1 drivers
v0000022553369240_0 .net "o_Y", 0 0, L_0000022553313200;  alias, 1 drivers
S_00000225532ca8a0 .scope module, "Add" "Adder" 3 382, 3 55 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /INPUT 32 "Imm_in";
    .port_info 2 /OUTPUT 32 "Sum";
v000002255336a1e0_0 .net "Imm_in", 31 0, v000002255336a460_0;  alias, 1 drivers
v000002255336abe0_0 .net "PC_in", 31 0, v00000225533699c0_0;  alias, 1 drivers
v000002255336a000_0 .net "Sum", 31 0, L_000002255336d840;  alias, 1 drivers
L_000002255336d840 .arith/sum 32, v00000225533699c0_0, v000002255336a460_0;
S_00000225532f0c10 .scope module, "Control" "Control" 3 386, 3 109 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "i_Instruction";
    .port_info 1 /OUTPUT 1 "o_Branch";
    .port_info 2 /OUTPUT 1 "o_MemRead";
    .port_info 3 /OUTPUT 1 "o_MemtoReg";
    .port_info 4 /OUTPUT 2 "o_ALUOp";
    .port_info 5 /OUTPUT 1 "o_MemWrite";
    .port_info 6 /OUTPUT 1 "o_ALUSrc";
    .port_info 7 /OUTPUT 1 "o_RegWrite";
v0000022553369a60_0 .net "i_Instruction", 6 0, L_000002255336c1c0;  1 drivers
v000002255336aaa0_0 .var "o_ALUOp", 1 0;
v0000022553369740_0 .var "o_ALUSrc", 0 0;
v000002255336ab40_0 .var "o_Branch", 0 0;
v000002255336ac80_0 .var "o_MemRead", 0 0;
v000002255336ad20_0 .var "o_MemWrite", 0 0;
v0000022553369380_0 .var "o_MemtoReg", 0 0;
v0000022553369b00_0 .var "o_RegWrite", 0 0;
E_00000225533018a0 .event anyedge, v0000022553369a60_0;
S_00000225532f0da0 .scope module, "DM" "Data_Memory" 3 392, 3 300 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_MemWrite";
    .port_info 1 /INPUT 1 "i_MemRead";
    .port_info 2 /INPUT 5 "i_Address";
    .port_info 3 /INPUT 32 "i_WriteData";
    .port_info 4 /OUTPUT 32 "o_ReadData";
    .port_info 5 /INPUT 1 "clk";
v0000022553369880_0 .net "clk", 0 0, v000002255336d5c0_0;  alias, 1 drivers
v00000225533694c0_0 .net "i_Address", 4 0, L_0000022553408cd0;  1 drivers
v000002255336a780_0 .net "i_MemRead", 0 0, v000002255336ac80_0;  alias, 1 drivers
v0000022553369060_0 .net "i_MemWrite", 0 0, v000002255336ad20_0;  alias, 1 drivers
v000002255336a0a0_0 .net "i_WriteData", 31 0, L_0000022553312940;  alias, 1 drivers
v0000022553369d80 .array "memory", 31 0, 31 0;
v0000022553369420_0 .var "o_ReadData", 31 0;
E_0000022553302060 .event posedge, v0000022553369880_0;
v0000022553369d80_0 .array/port v0000022553369d80, 0;
v0000022553369d80_1 .array/port v0000022553369d80, 1;
E_00000225533036e0/0 .event anyedge, v000002255336ac80_0, v00000225533694c0_0, v0000022553369d80_0, v0000022553369d80_1;
v0000022553369d80_2 .array/port v0000022553369d80, 2;
v0000022553369d80_3 .array/port v0000022553369d80, 3;
v0000022553369d80_4 .array/port v0000022553369d80, 4;
v0000022553369d80_5 .array/port v0000022553369d80, 5;
E_00000225533036e0/1 .event anyedge, v0000022553369d80_2, v0000022553369d80_3, v0000022553369d80_4, v0000022553369d80_5;
v0000022553369d80_6 .array/port v0000022553369d80, 6;
v0000022553369d80_7 .array/port v0000022553369d80, 7;
v0000022553369d80_8 .array/port v0000022553369d80, 8;
v0000022553369d80_9 .array/port v0000022553369d80, 9;
E_00000225533036e0/2 .event anyedge, v0000022553369d80_6, v0000022553369d80_7, v0000022553369d80_8, v0000022553369d80_9;
v0000022553369d80_10 .array/port v0000022553369d80, 10;
v0000022553369d80_11 .array/port v0000022553369d80, 11;
v0000022553369d80_12 .array/port v0000022553369d80, 12;
v0000022553369d80_13 .array/port v0000022553369d80, 13;
E_00000225533036e0/3 .event anyedge, v0000022553369d80_10, v0000022553369d80_11, v0000022553369d80_12, v0000022553369d80_13;
v0000022553369d80_14 .array/port v0000022553369d80, 14;
v0000022553369d80_15 .array/port v0000022553369d80, 15;
v0000022553369d80_16 .array/port v0000022553369d80, 16;
v0000022553369d80_17 .array/port v0000022553369d80, 17;
E_00000225533036e0/4 .event anyedge, v0000022553369d80_14, v0000022553369d80_15, v0000022553369d80_16, v0000022553369d80_17;
v0000022553369d80_18 .array/port v0000022553369d80, 18;
v0000022553369d80_19 .array/port v0000022553369d80, 19;
v0000022553369d80_20 .array/port v0000022553369d80, 20;
v0000022553369d80_21 .array/port v0000022553369d80, 21;
E_00000225533036e0/5 .event anyedge, v0000022553369d80_18, v0000022553369d80_19, v0000022553369d80_20, v0000022553369d80_21;
v0000022553369d80_22 .array/port v0000022553369d80, 22;
v0000022553369d80_23 .array/port v0000022553369d80, 23;
v0000022553369d80_24 .array/port v0000022553369d80, 24;
v0000022553369d80_25 .array/port v0000022553369d80, 25;
E_00000225533036e0/6 .event anyedge, v0000022553369d80_22, v0000022553369d80_23, v0000022553369d80_24, v0000022553369d80_25;
v0000022553369d80_26 .array/port v0000022553369d80, 26;
v0000022553369d80_27 .array/port v0000022553369d80, 27;
v0000022553369d80_28 .array/port v0000022553369d80, 28;
v0000022553369d80_29 .array/port v0000022553369d80, 29;
E_00000225533036e0/7 .event anyedge, v0000022553369d80_26, v0000022553369d80_27, v0000022553369d80_28, v0000022553369d80_29;
v0000022553369d80_30 .array/port v0000022553369d80, 30;
v0000022553369d80_31 .array/port v0000022553369d80, 31;
E_00000225533036e0/8 .event anyedge, v0000022553369d80_30, v0000022553369d80_31;
E_00000225533036e0 .event/or E_00000225533036e0/0, E_00000225533036e0/1, E_00000225533036e0/2, E_00000225533036e0/3, E_00000225533036e0/4, E_00000225533036e0/5, E_00000225533036e0/6, E_00000225533036e0/7, E_00000225533036e0/8;
S_00000225532c6ae0 .scope module, "IM" "Instruction_Memory" 3 385, 3 92 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "PC_in";
    .port_info 3 /OUTPUT 32 "Instruction_out";
v000002255336a280_0 .var "Instruction_out", 31 0;
v000002255336a320 .array "Memory", 0 31, 31 0;
v000002255336a3c0_0 .net "PC_in", 4 0, L_000002255336c120;  1 drivers
v000002255336a140_0 .net "clk", 0 0, v000002255336d5c0_0;  alias, 1 drivers
v000002255336a5a0_0 .net "reset", 0 0, v000002255336d700_0;  alias, 1 drivers
E_0000022553302ee0 .event posedge, v000002255336a5a0_0, v0000022553369880_0;
S_00000225532c6c70 .scope module, "ImmGen" "ImmediateGenerator" 3 387, 3 188 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_Instruction";
    .port_info 2 /OUTPUT 32 "o_Immediate";
v000002255336af00_0 .net "clk", 0 0, v000002255336d5c0_0;  alias, 1 drivers
v0000022553369100_0 .net "i_Instruction", 31 0, v000002255336a280_0;  alias, 1 drivers
v000002255336a460_0 .var "o_Immediate", 31 0;
E_0000022553303da0 .event anyedge, v000002255336a280_0;
S_00000225532c6e00 .scope module, "Mux1" "mux" 3 384, 3 70 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v0000022553369920_0 .net "A", 31 0, L_000002255336d7a0;  alias, 1 drivers
v000002255336a640_0 .net "B", 31 0, L_000002255336d840;  alias, 1 drivers
v000002255336aa00_0 .var "Y", 31 0;
v00000225533691a0_0 .net "sel", 0 0, L_0000022553313200;  alias, 1 drivers
E_0000022553303660 .event anyedge, v0000022553369240_0, v000002255336a000_0, v0000022553369920_0;
S_00000225533ae0b0 .scope module, "Mux2" "mux" 3 389, 3 70 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v000002255336a6e0_0 .net "A", 31 0, L_0000022553312940;  alias, 1 drivers
v0000022553369560_0 .net "B", 31 0, v000002255336a460_0;  alias, 1 drivers
v000002255336a820_0 .var "Y", 31 0;
v000002255336a8c0_0 .net "sel", 0 0, v0000022553369740_0;  alias, 1 drivers
E_0000022553303060 .event anyedge, v0000022553369740_0, v000002255336a1e0_0, v000002255336a0a0_0;
S_00000225533ae240 .scope module, "Mux3" "mux3" 3 393, 3 81 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v000002255336a960_0 .net "A", 31 0, v0000022553305430_0;  alias, 1 drivers
v000002255336adc0_0 .net "B", 31 0, v0000022553369420_0;  alias, 1 drivers
v0000022553369600_0 .var "Y", 31 0;
v000002255336ae60_0 .net "sel", 0 0, v0000022553369380_0;  alias, 1 drivers
E_00000225533034a0 .event anyedge, v0000022553369380_0, v0000022553369420_0, v0000022553305430_0;
S_00000225533ae3d0 .scope module, "PC" "Program_counter" 3 380, 3 33 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v00000225533696a0_0 .net "PC_in", 31 0, v000002255336aa00_0;  alias, 1 drivers
v00000225533699c0_0 .var "PC_out", 31 0;
v0000022553369ba0_0 .net "clk", 0 0, v000002255336d5c0_0;  alias, 1 drivers
v0000022553369c40_0 .net "reset", 0 0, v000002255336d700_0;  alias, 1 drivers
S_000002255336bb60 .scope module, "PC4" "PC_Plus_4" 3 381, 3 47 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC_in";
    .port_info 2 /OUTPUT 32 "PC_out";
v0000022553369ce0_0 .net "PC_in", 31 0, v00000225533699c0_0;  alias, 1 drivers
v0000022553369e20_0 .net "PC_out", 31 0, L_000002255336d7a0;  alias, 1 drivers
L_00000225533b0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000022553369ec0_0 .net/2u *"_ivl_0", 31 0, L_00000225533b0088;  1 drivers
o0000022553316ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0000022553369f60_0 .net "clk", 0 0, o0000022553316ba8;  0 drivers
L_000002255336d7a0 .arith/sum 32, v00000225533699c0_0, L_00000225533b0088;
S_000002255336bcf0 .scope module, "Reg" "Register" 3 388, 3 334 0, S_00000225532f4450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "i_RS1";
    .port_info 3 /INPUT 5 "i_RS2";
    .port_info 4 /INPUT 5 "i_RD1";
    .port_info 5 /INPUT 32 "i_WriteData";
    .port_info 6 /INPUT 1 "i_RegWrite";
    .port_info 7 /OUTPUT 32 "o_ReadData1";
    .port_info 8 /OUTPUT 32 "o_ReadData2";
L_0000022553312630 .functor BUFZ 32, L_000002255336c260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022553312940 .functor BUFZ 32, L_000002255336c3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002255336dde0 .array "Reg_Memory", 31 0, 31 0;
v000002255336c800_0 .net *"_ivl_0", 31 0, L_000002255336c260;  1 drivers
v000002255336d8e0_0 .net *"_ivl_10", 6 0, L_0000022553409630;  1 drivers
L_00000225533b0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002255336ca80_0 .net *"_ivl_13", 1 0, L_00000225533b0118;  1 drivers
v000002255336c940_0 .net *"_ivl_2", 6 0, L_000002255336c300;  1 drivers
L_00000225533b00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002255336cb20_0 .net *"_ivl_5", 1 0, L_00000225533b00d0;  1 drivers
v000002255336d660_0 .net *"_ivl_8", 31 0, L_000002255336c3a0;  1 drivers
v000002255336c440_0 .net "clk", 0 0, v000002255336d5c0_0;  alias, 1 drivers
v000002255336c580_0 .net "i_RD1", 4 0, L_0000022553409c70;  1 drivers
v000002255336d200_0 .net "i_RS1", 4 0, L_00000225534087d0;  1 drivers
v000002255336c8a0_0 .net "i_RS2", 4 0, L_0000022553409310;  1 drivers
v000002255336d020_0 .net "i_RegWrite", 0 0, v0000022553369b00_0;  alias, 1 drivers
v000002255336cda0_0 .net "i_WriteData", 31 0, v0000022553369600_0;  alias, 1 drivers
v000002255336ce40_0 .net "o_ReadData1", 31 0, L_0000022553312630;  alias, 1 drivers
v000002255336da20_0 .net "o_ReadData2", 31 0, L_0000022553312940;  alias, 1 drivers
v000002255336dd40_0 .net "reset", 0 0, v000002255336d700_0;  alias, 1 drivers
L_000002255336c260 .array/port v000002255336dde0, L_000002255336c300;
L_000002255336c300 .concat [ 5 2 0 0], L_00000225534087d0, L_00000225533b00d0;
L_000002255336c3a0 .array/port v000002255336dde0, L_0000022553409630;
L_0000022553409630 .concat [ 5 2 0 0], L_0000022553409310, L_00000225533b0118;
    .scope S_00000225533ae3d0;
T_0 ;
    %wait E_0000022553302ee0;
    %load/vec4 v0000022553369c40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000225533696a0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v00000225533699c0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_00000225532c6e00;
T_1 ;
    %wait E_0000022553303660;
    %load/vec4 v00000225533691a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v000002255336a640_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0000022553369920_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v000002255336aa00_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000225532c6ae0;
T_2 ;
    %vpi_call 3 101 "$readmemh", "instructions.mem", v000002255336a320 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000225532c6ae0;
T_3 ;
    %wait E_0000022553302ee0;
    %load/vec4 v000002255336a5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v000002255336a3c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002255336a320, 4;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v000002255336a280_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000225532f0c10;
T_4 ;
    %wait E_00000225533018a0;
    %load/vec4 v0000022553369a60_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022553369380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002255336aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ad20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022553369740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022553369b00_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022553369380_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002255336aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ad20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022553369740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022553369b00_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ab40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002255336ac80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022553369380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002255336aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ad20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022553369740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022553369b00_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022553369380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002255336aaa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002255336ad20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022553369740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022553369b00_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002255336ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022553369380_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002255336aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ad20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022553369740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022553369b00_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022553369380_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002255336aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336ad20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022553369740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022553369b00_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000225532c6c70;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002255336a460_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_00000225532c6c70;
T_6 ;
    %wait E_0000022553303da0;
    %load/vec4 v0000022553369100_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002255336a460_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0000022553369100_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000022553369100_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002255336a460_0, 0, 32;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0000022553369100_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000022553369100_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002255336a460_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000022553369100_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000022553369100_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022553369100_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002255336a460_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0000022553369100_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000022553369100_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022553369100_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022553369100_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002255336a460_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002255336bcf0;
T_7 ;
    %vpi_call 3 349 "$readmemh", "register.mem", v000002255336dde0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000002255336bcf0;
T_8 ;
    %wait E_0000022553302ee0;
    %load/vec4 v000002255336dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002255336d020_0;
    %load/vec4 v000002255336c580_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002255336cda0_0;
    %load/vec4 v000002255336c580_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002255336dde0, 0, 4;
T_8.2 ;
T_8.1 ;
    %vpi_call 3 365 "$writememh", "register.mem", v000002255336dde0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_00000225533ae0b0;
T_9 ;
    %wait E_0000022553303060;
    %load/vec4 v000002255336a8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0000022553369560_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v000002255336a6e0_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v000002255336a820_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000225532f45e0;
T_10 ;
    %wait E_0000022553301460;
    %load/vec4 v0000022553305cf0_0;
    %load/vec4 v00000225533057f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022553305070_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.2 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.3 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.4 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.5 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.6 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.14 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.15 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.16 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.23 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.24 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.25 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.27 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.28 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.29 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.31 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.32 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.33 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022553305250_0, 0, 4;
    %jmp T_10.35;
T_10.35 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000225532ca580;
T_11 ;
    %wait E_0000022553301060;
    %load/vec4 v0000022553305930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %jmp T_11.11;
T_11.0 ;
    %load/vec4 v0000022553305390_0;
    %load/vec4 v0000022553305890_0;
    %and;
    %store/vec4 v0000022553305430_0, 0, 32;
    %jmp T_11.11;
T_11.1 ;
    %load/vec4 v0000022553305390_0;
    %load/vec4 v0000022553305890_0;
    %or;
    %store/vec4 v0000022553305430_0, 0, 32;
    %jmp T_11.11;
T_11.2 ;
    %load/vec4 v0000022553305390_0;
    %load/vec4 v0000022553305890_0;
    %add;
    %store/vec4 v0000022553305430_0, 0, 32;
    %jmp T_11.11;
T_11.3 ;
    %load/vec4 v0000022553305390_0;
    %ix/getv 4, v0000022553305890_0;
    %shiftl 4;
    %store/vec4 v0000022553305430_0, 0, 32;
    %jmp T_11.11;
T_11.4 ;
    %load/vec4 v0000022553305390_0;
    %ix/getv 4, v0000022553305890_0;
    %shiftr 4;
    %store/vec4 v0000022553305430_0, 0, 32;
    %jmp T_11.11;
T_11.5 ;
    %load/vec4 v0000022553305390_0;
    %load/vec4 v0000022553305890_0;
    %sub;
    %store/vec4 v0000022553305430_0, 0, 32;
    %jmp T_11.11;
T_11.6 ;
    %load/vec4 v0000022553305390_0;
    %ix/getv 4, v0000022553305890_0;
    %shiftr/s 4;
    %store/vec4 v0000022553305430_0, 0, 32;
    %jmp T_11.11;
T_11.7 ;
    %load/vec4 v0000022553305390_0;
    %load/vec4 v0000022553305890_0;
    %xor;
    %store/vec4 v0000022553305430_0, 0, 32;
    %jmp T_11.11;
T_11.8 ;
    %load/vec4 v0000022553305390_0;
    %load/vec4 v0000022553305890_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v0000022553305430_0, 0, 32;
    %jmp T_11.11;
T_11.9 ;
    %load/vec4 v0000022553305390_0;
    %load/vec4 v0000022553305890_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0000022553305430_0, 0, 32;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022553305430_0, 0, 32;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %load/vec4 v0000022553305430_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v00000225533697e0_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000225532f0da0;
T_12 ;
    %vpi_call 3 312 "$readmemh", "DataMemory.mem", v0000022553369d80, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000225532f0da0;
T_13 ;
    %wait E_00000225533036e0;
    %load/vec4 v000002255336a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000225533694c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000022553369d80, 4;
    %store/vec4 v0000022553369420_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022553369420_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000225532f0da0;
T_14 ;
    %wait E_0000022553302060;
    %load/vec4 v0000022553369060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002255336a0a0_0;
    %load/vec4 v00000225533694c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022553369d80, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000225533ae240;
T_15 ;
    %wait E_00000225533034a0;
    %load/vec4 v000002255336ae60_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v000002255336adc0_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v000002255336a960_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0000022553369600_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000225532f42c0;
T_16 ;
    %delay 10000, 0;
    %load/vec4 v000002255336d5c0_0;
    %inv;
    %store/vec4 v000002255336d5c0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_00000225532f42c0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336d5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002255336d700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002255336d700_0, 0, 1;
    %delay 800000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_00000225532f42c0;
T_18 ;
    %vpi_call 2 36 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000225532f42c0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "top.v";
