Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 31 20:21:32 2021
| Host         : LAPTOP-0AJMO88D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.615        0.000                      0                47880        0.034        0.000                      0                47880        9.146        0.000                       0                 21818  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.615        0.000                      0                47305        0.034        0.000                      0                47305        9.146        0.000                       0                 21818  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.175        0.000                      0                  575        1.700        0.000                      0                  575  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.615ns  (required time - arrival time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[0][2][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 1.003ns (10.580%)  route 8.477ns (89.420%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 22.283 - 20.000 ) 
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.405     2.484    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X49Y44         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.348     2.832 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/Q
                         net (fo=131, routed)         2.098     4.930    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/w2r_reg[4]_0[1]
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.263     5.193 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/inform_R[9][2][7]_i_3/O
                         net (fo=147, routed)         2.318     7.512    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun_n_4
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.267     7.779 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2/O
                         net (fo=513, routed)         0.704     8.483    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.125     8.608 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_1__0/O
                         net (fo=512, routed)         3.356    11.964    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_1__0_n_0
    SLICE_X70Y17         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[0][2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.301    22.283    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X70Y17         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[0][2][7]/C
                         clock pessimism              0.109    22.392    
                         clock uncertainty           -0.302    22.090    
    SLICE_X70Y17         FDRE (Setup_fdre_C_R)       -0.511    21.579    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[0][2][7]
  -------------------------------------------------------------------
                         required time                         21.579    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  9.615    

Slack (MET) :             9.699ns  (required time - arrival time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[1][1][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 1.003ns (10.678%)  route 8.390ns (89.322%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 22.281 - 20.000 ) 
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.405     2.484    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X49Y44         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.348     2.832 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/Q
                         net (fo=131, routed)         2.098     4.930    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/w2r_reg[4]_0[1]
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.263     5.193 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/inform_R[9][2][7]_i_3/O
                         net (fo=147, routed)         2.318     7.512    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun_n_4
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.267     7.779 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2/O
                         net (fo=513, routed)         0.704     8.483    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.125     8.608 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_1__0/O
                         net (fo=512, routed)         3.270    11.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_1__0_n_0
    SLICE_X63Y16         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[1][1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.299    22.281    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X63Y16         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[1][1][0]/C
                         clock pessimism              0.109    22.390    
                         clock uncertainty           -0.302    22.088    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.511    21.577    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                         21.577    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  9.699    

Slack (MET) :             9.699ns  (required time - arrival time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[1][1][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 1.003ns (10.678%)  route 8.390ns (89.322%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 22.281 - 20.000 ) 
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.405     2.484    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X49Y44         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.348     2.832 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/Q
                         net (fo=131, routed)         2.098     4.930    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/w2r_reg[4]_0[1]
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.263     5.193 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/inform_R[9][2][7]_i_3/O
                         net (fo=147, routed)         2.318     7.512    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun_n_4
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.267     7.779 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2/O
                         net (fo=513, routed)         0.704     8.483    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.125     8.608 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_1__0/O
                         net (fo=512, routed)         3.270    11.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_1__0_n_0
    SLICE_X63Y16         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[1][1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.299    22.281    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X63Y16         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[1][1][5]/C
                         clock pessimism              0.109    22.390    
                         clock uncertainty           -0.302    22.088    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.511    21.577    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[1][1][5]
  -------------------------------------------------------------------
                         required time                         21.577    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  9.699    

Slack (MET) :             9.699ns  (required time - arrival time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[1][1][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 1.003ns (10.678%)  route 8.390ns (89.322%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 22.281 - 20.000 ) 
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.405     2.484    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X49Y44         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.348     2.832 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/Q
                         net (fo=131, routed)         2.098     4.930    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/w2r_reg[4]_0[1]
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.263     5.193 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/inform_R[9][2][7]_i_3/O
                         net (fo=147, routed)         2.318     7.512    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun_n_4
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.267     7.779 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2/O
                         net (fo=513, routed)         0.704     8.483    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.125     8.608 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_1__0/O
                         net (fo=512, routed)         3.270    11.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_1__0_n_0
    SLICE_X63Y16         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[1][1][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.299    22.281    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X63Y16         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[1][1][6]/C
                         clock pessimism              0.109    22.390    
                         clock uncertainty           -0.302    22.088    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.511    21.577    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                         21.577    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  9.699    

Slack (MET) :             9.699ns  (required time - arrival time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[8][2][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 1.003ns (10.678%)  route 8.390ns (89.322%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 22.281 - 20.000 ) 
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.405     2.484    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X49Y44         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.348     2.832 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/Q
                         net (fo=131, routed)         2.098     4.930    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/w2r_reg[4]_0[1]
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.263     5.193 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/inform_R[9][2][7]_i_3/O
                         net (fo=147, routed)         2.318     7.512    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun_n_4
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.267     7.779 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2/O
                         net (fo=513, routed)         0.704     8.483    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.125     8.608 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_1__0/O
                         net (fo=512, routed)         3.270    11.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_1__0_n_0
    SLICE_X63Y16         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[8][2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.299    22.281    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X63Y16         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[8][2][1]/C
                         clock pessimism              0.109    22.390    
                         clock uncertainty           -0.302    22.088    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.511    21.577    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[8][2][1]
  -------------------------------------------------------------------
                         required time                         21.577    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  9.699    

Slack (MET) :             9.699ns  (required time - arrival time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[8][2][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 1.003ns (10.678%)  route 8.390ns (89.322%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 22.281 - 20.000 ) 
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.405     2.484    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X49Y44         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.348     2.832 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/Q
                         net (fo=131, routed)         2.098     4.930    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/w2r_reg[4]_0[1]
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.263     5.193 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/inform_R[9][2][7]_i_3/O
                         net (fo=147, routed)         2.318     7.512    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun_n_4
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.267     7.779 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2/O
                         net (fo=513, routed)         0.704     8.483    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.125     8.608 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_1__0/O
                         net (fo=512, routed)         3.270    11.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_1__0_n_0
    SLICE_X63Y16         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[8][2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.299    22.281    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X63Y16         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[8][2][7]/C
                         clock pessimism              0.109    22.390    
                         clock uncertainty           -0.302    22.088    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.511    21.577    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[8][2][7]
  -------------------------------------------------------------------
                         required time                         21.577    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  9.699    

Slack (MET) :             9.739ns  (required time - arrival time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[0][2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.701ns  (logic 0.878ns (9.051%)  route 8.823ns (90.949%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 22.285 - 20.000 ) 
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.405     2.484    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X49Y44         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.348     2.832 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/w2r_reg[1]/Q
                         net (fo=131, routed)         2.098     4.930    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/w2r_reg[4]_0[1]
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.263     5.193 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun/f2/inform_R[9][2][7]_i_3/O
                         net (fo=147, routed)         2.318     7.512    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[14].fun_n_4
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.267     7.779 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2/O
                         net (fo=513, routed)         4.406    12.185    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R[9][2][7]_i_2_n_0
    SLICE_X76Y18         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[0][2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.303    22.285    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X76Y18         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[0][2][4]/C
                         clock pessimism              0.109    22.394    
                         clock uncertainty           -0.302    22.092    
    SLICE_X76Y18         FDRE (Setup_fdre_C_CE)      -0.168    21.924    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_R_reg[0][2][4]
  -------------------------------------------------------------------
                         required time                         21.924    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  9.739    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/itera_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[17][2][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 1.113ns (11.786%)  route 8.330ns (88.214%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.390     2.469    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/s00_axi_aclk
    SLICE_X40Y55         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/itera_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/itera_time_reg[4]/Q
                         net (fo=4, routed)           0.862     3.679    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/itera_time_reg_n_0_[4]
    SLICE_X40Y55         LUT4 (Prop_lut4_I1_O)        0.240     3.919 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/FSM_sequential_bp_state[1]_i_3/O
                         net (fo=1, routed)           0.394     4.313    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/FSM_sequential_bp_state[1]_i_3_n_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I3_O)        0.105     4.418 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/FSM_sequential_bp_state[1]_i_2/O
                         net (fo=34, routed)          0.668     5.086    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/OUT_16_i_1_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.105     5.191 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/FSM_sequential_bp_state[0]_i_1/O
                         net (fo=122, routed)         0.531     5.721    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_next_state[0]
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.105     5.826 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L[0][1][7]_i_4/O
                         net (fo=90, routed)          0.170     5.997    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L[0][1][7]_i_4_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.105     6.102 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L[0][2][7]_i_2/O
                         net (fo=1027, routed)        2.956     9.057    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L[0][2][7]_i_2_n_0
    SLICE_X87Y96         LUT3 (Prop_lut3_I0_O)        0.105     9.162 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_R[50][3][7]_i_1/O
                         net (fo=232, routed)         2.750    11.912    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_R[50][3][7]_i_1_n_0
    SLICE_X66Y60         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[17][2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.287    22.270    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/s00_axi_aclk
    SLICE_X66Y60         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[17][2][4]/C
                         clock pessimism              0.109    22.378    
                         clock uncertainty           -0.302    22.076    
    SLICE_X66Y60         FDRE (Setup_fdre_C_R)       -0.423    21.653    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[17][2][4]
  -------------------------------------------------------------------
                         required time                         21.653    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  9.741    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/itera_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[18][2][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 1.113ns (11.786%)  route 8.330ns (88.214%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.390     2.469    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/s00_axi_aclk
    SLICE_X40Y55         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/itera_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/itera_time_reg[4]/Q
                         net (fo=4, routed)           0.862     3.679    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/itera_time_reg_n_0_[4]
    SLICE_X40Y55         LUT4 (Prop_lut4_I1_O)        0.240     3.919 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/FSM_sequential_bp_state[1]_i_3/O
                         net (fo=1, routed)           0.394     4.313    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/FSM_sequential_bp_state[1]_i_3_n_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I3_O)        0.105     4.418 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/FSM_sequential_bp_state[1]_i_2/O
                         net (fo=34, routed)          0.668     5.086    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/OUT_16_i_1_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.105     5.191 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/FSM_sequential_bp_state[0]_i_1/O
                         net (fo=122, routed)         0.531     5.721    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_next_state[0]
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.105     5.826 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L[0][1][7]_i_4/O
                         net (fo=90, routed)          0.170     5.997    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L[0][1][7]_i_4_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.105     6.102 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L[0][2][7]_i_2/O
                         net (fo=1027, routed)        2.956     9.057    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L[0][2][7]_i_2_n_0
    SLICE_X87Y96         LUT3 (Prop_lut3_I0_O)        0.105     9.162 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_R[50][3][7]_i_1/O
                         net (fo=232, routed)         2.750    11.912    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_R[50][3][7]_i_1_n_0
    SLICE_X66Y60         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[18][2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.287    22.270    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/s00_axi_aclk
    SLICE_X66Y60         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[18][2][1]/C
                         clock pessimism              0.109    22.378    
                         clock uncertainty           -0.302    22.076    
    SLICE_X66Y60         FDRE (Setup_fdre_C_R)       -0.423    21.653    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[18][2][1]
  -------------------------------------------------------------------
                         required time                         21.653    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  9.741    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/itera_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[18][2][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 1.113ns (11.786%)  route 8.330ns (88.214%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 22.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.390     2.469    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/s00_axi_aclk
    SLICE_X40Y55         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/itera_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/itera_time_reg[4]/Q
                         net (fo=4, routed)           0.862     3.679    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/itera_time_reg_n_0_[4]
    SLICE_X40Y55         LUT4 (Prop_lut4_I1_O)        0.240     3.919 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/FSM_sequential_bp_state[1]_i_3/O
                         net (fo=1, routed)           0.394     4.313    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/FSM_sequential_bp_state[1]_i_3_n_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I3_O)        0.105     4.418 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/FSM_sequential_bp_state[1]_i_2/O
                         net (fo=34, routed)          0.668     5.086    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/OUT_16_i_1_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.105     5.191 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/FSM_sequential_bp_state[0]_i_1/O
                         net (fo=122, routed)         0.531     5.721    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_next_state[0]
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.105     5.826 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L[0][1][7]_i_4/O
                         net (fo=90, routed)          0.170     5.997    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L[0][1][7]_i_4_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.105     6.102 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L[0][2][7]_i_2/O
                         net (fo=1027, routed)        2.956     9.057    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L[0][2][7]_i_2_n_0
    SLICE_X87Y96         LUT3 (Prop_lut3_I0_O)        0.105     9.162 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_R[50][3][7]_i_1/O
                         net (fo=232, routed)         2.750    11.912    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_R[50][3][7]_i_1_n_0
    SLICE_X66Y60         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[18][2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.287    22.270    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/s00_axi_aclk
    SLICE_X66Y60         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[18][2][3]/C
                         clock pessimism              0.109    22.378    
                         clock uncertainty           -0.302    22.076    
    SLICE_X66Y60         FDRE (Setup_fdre_C_R)       -0.423    21.653    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[18][2][3]
  -------------------------------------------------------------------
                         required time                         21.653    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  9.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[6][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[24][6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.107%)  route 0.191ns (59.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.586     0.922    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y49         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[6][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.128     1.050 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[6][29]/Q
                         net (fo=2, routed)           0.191     1.241    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/LLRfromPS_reg[6][31][29]
    SLICE_X61Y50         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[24][6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.849     1.215    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/s00_axi_aclk
    SLICE_X61Y50         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[24][6][5]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.022     1.207    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/inform_L_reg[24][6][5]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.354%)  route 0.247ns (63.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.553     0.889    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y83         FDRE                                         r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/Q
                         net (fo=1, routed)           0.247     1.276    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y16         RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.857     1.223    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.941    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.237    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.297%)  route 0.117ns (41.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.639     0.975    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X38Y100        FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.117     1.256    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[25]
    SLICE_X40Y99         FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.825     1.191    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X40Y99         FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.046     1.202    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_2[52].fun/rin1_delay_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_2[52].fun/f3/Original_code1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.413%)  route 0.156ns (45.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.662     0.998    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_2[52].fun/s00_axi_aclk
    SLICE_X63Y100        FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_2[52].fun/rin1_delay_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_2[52].fun/rin1_delay_1_reg[1]/Q
                         net (fo=5, routed)           0.156     1.295    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_2[52].fun/f3/rin1_delay_1__0[1]
    SLICE_X63Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.340 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_2[52].fun/f3/Original_code1[4]_i_1__30/O
                         net (fo=1, routed)           0.000     1.340    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_2[52].fun/f3/Original_code1[4]_i_1__30_n_0
    SLICE_X63Y99         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_2[52].fun/f3/Original_code1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.849     1.215    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_2[52].fun/f3/s00_axi_aclk
    SLICE_X63Y99         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_2[52].fun/f3/Original_code1_reg[4]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.092     1.272    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_64_32out/bp_2[52].fun/f3/Original_code1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[12].fun/f1/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[12][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.730%)  route 0.186ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.552     0.888    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[12].fun/f1/s00_axi_aclk
    SLICE_X47Y27         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[12].fun/f1/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[12].fun/f1/OUT_reg[0]/Q
                         net (fo=4, routed)           0.186     1.202    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/l_cell_wire[12]_184[0]
    SLICE_X51Y26         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[12][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.810     1.176    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X51Y26         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[12][1][0]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y26         FDRE (Hold_fdre_C_D)        -0.008     1.133    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[12][1][0]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.549%)  route 0.120ns (48.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.639     0.975    system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X43Y100        FDRE                                         r  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/Q
                         net (fo=2, routed)           0.120     1.223    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[22]
    SLICE_X43Y98         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.825     1.191    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X43Y98         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[22]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)        -0.007     1.149    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[7][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[29][5][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.477%)  route 0.243ns (65.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.556     0.892    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y54         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[7][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.128     1.020 r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[7][23]/Q
                         net (fo=2, routed)           0.243     1.263    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/LLRfromPS_reg[7][31][23]
    SLICE_X39Y48         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[29][5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.830     1.196    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X39Y48         FDRE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[29][5][7]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.017     1.183    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/inform_L_reg[29][5][7]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.592%)  route 0.153ns (54.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.639     0.975    system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X41Y101        FDRE                                         r  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]/Q
                         net (fo=2, routed)           0.153     1.256    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rid[7]
    SLICE_X41Y99         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.825     1.191    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X41Y99         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[42]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.019     1.175    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/lin1_delay_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/f1/Original_code1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.213ns (45.279%)  route 0.257ns (54.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.634     0.970    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/s00_axi_aclk
    SLICE_X46Y115        FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/lin1_delay_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.164     1.134 f  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/lin1_delay_1_reg[6]/Q
                         net (fo=2, routed)           0.257     1.391    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/f2/lin1_delay_1__0[5]
    SLICE_X50Y114        LUT5 (Prop_lut5_I1_O)        0.049     1.440 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/f2/Original_code1[7]_i_1__3/O
                         net (fo=1, routed)           0.000     1.440    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/f1/lin1_delay_1_reg[7]
    SLICE_X50Y114        FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/f1/Original_code1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.901     1.267    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/f1/s00_axi_aclk
    SLICE_X50Y114        FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/f1/Original_code1_reg[7]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X50Y114        FDRE (Hold_fdre_C_D)         0.131     1.359    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/bp_8_4out/bp_2[4].fun/f1/Original_code1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.125%)  route 0.158ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.556     0.892    system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y96         FDRE                                         r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/BPDecodeIP_V2018_0/inst/BPDecodeIP_V2018_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.158     1.191    system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X42Y95         SRLC32E                                      r  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.824     1.190    system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y95         SRLC32E                                      r  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X42Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y16    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y16    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y19    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[0].fun/f3/OUT_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X75Y19    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[0].fun/f3/OUT_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X75Y18    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[0].fun/f3/OUT_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X73Y20    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[0].fun/f3/Original_code1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X73Y18    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/bp_2[0].fun/f3/Original_code1_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y116   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y116   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y115   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y115   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y116   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y116   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y116   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y116   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y116   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y116   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y116   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y115   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y115   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y114   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y114   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y114   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y114   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y114   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y114   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X30Y114   system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.175ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/FSM_sequential_bp_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.484ns (5.975%)  route 7.617ns (94.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 22.234 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.416     2.495    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.379     2.874 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.003     4.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.982 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         5.614    10.596    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aresetn
    SLICE_X46Y46         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/FSM_sequential_bp_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.252    22.234    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X46Y46         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/FSM_sequential_bp_state_reg[0]/C
                         clock pessimism              0.097    22.331    
                         clock uncertainty           -0.302    22.029    
    SLICE_X46Y46         FDCE (Recov_fdce_C_CLR)     -0.258    21.771    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/FSM_sequential_bp_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.771    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                 11.175    

Slack (MET) :             11.175ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/FSM_sequential_bp_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.484ns (5.975%)  route 7.617ns (94.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 22.234 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.416     2.495    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.379     2.874 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.003     4.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.982 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         5.614    10.596    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aresetn
    SLICE_X46Y46         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/FSM_sequential_bp_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.252    22.234    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/s00_axi_aclk
    SLICE_X46Y46         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/FSM_sequential_bp_state_reg[1]/C
                         clock pessimism              0.097    22.331    
                         clock uncertainty           -0.302    22.029    
    SLICE_X46Y46         FDCE (Recov_fdce_C_CLR)     -0.258    21.771    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/bp_32_16out/FSM_sequential_bp_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.771    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                 11.175    

Slack (MET) :             11.175ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/busy16_d1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.484ns (5.975%)  route 7.617ns (94.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 22.234 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.416     2.495    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.379     2.874 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.003     4.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.982 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         5.614    10.596    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd_n_0
    SLICE_X46Y46         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/busy16_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.252    22.234    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y46         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/busy16_d1_reg/C
                         clock pessimism              0.097    22.331    
                         clock uncertainty           -0.302    22.029    
    SLICE_X46Y46         FDCE (Recov_fdce_C_CLR)     -0.258    21.771    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/busy16_d1_reg
  -------------------------------------------------------------------
                         required time                         21.771    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                 11.175    

Slack (MET) :             11.209ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 0.484ns (5.996%)  route 7.588ns (94.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.416     2.495    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.379     2.874 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.003     4.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.982 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         5.585    10.567    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd_n_0
    SLICE_X48Y51         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.234    22.217    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y51         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][24]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X48Y51         FDCE (Recov_fdce_C_CLR)     -0.331    21.776    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][24]
  -------------------------------------------------------------------
                         required time                         21.776    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 11.209    

Slack (MET) :             11.209ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 0.484ns (5.996%)  route 7.588ns (94.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.416     2.495    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.379     2.874 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.003     4.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.982 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         5.585    10.567    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd_n_0
    SLICE_X48Y51         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.234    22.217    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y51         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][25]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X48Y51         FDCE (Recov_fdce_C_CLR)     -0.331    21.776    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][25]
  -------------------------------------------------------------------
                         required time                         21.776    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 11.209    

Slack (MET) :             11.209ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 0.484ns (5.996%)  route 7.588ns (94.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.416     2.495    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.379     2.874 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.003     4.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.982 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         5.585    10.567    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd_n_0
    SLICE_X48Y51         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.234    22.217    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y51         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][26]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X48Y51         FDCE (Recov_fdce_C_CLR)     -0.331    21.776    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][26]
  -------------------------------------------------------------------
                         required time                         21.776    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 11.209    

Slack (MET) :             11.209ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 0.484ns (5.996%)  route 7.588ns (94.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.416     2.495    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.379     2.874 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.003     4.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.982 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         5.585    10.567    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd_n_0
    SLICE_X48Y51         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.234    22.217    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y51         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][27]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X48Y51         FDCE (Recov_fdce_C_CLR)     -0.331    21.776    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][27]
  -------------------------------------------------------------------
                         required time                         21.776    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 11.209    

Slack (MET) :             11.209ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 0.484ns (5.996%)  route 7.588ns (94.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.416     2.495    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.379     2.874 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.003     4.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.982 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         5.585    10.567    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd_n_0
    SLICE_X48Y51         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.234    22.217    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y51         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][28]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X48Y51         FDCE (Recov_fdce_C_CLR)     -0.331    21.776    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][28]
  -------------------------------------------------------------------
                         required time                         21.776    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 11.209    

Slack (MET) :             11.209ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 0.484ns (5.996%)  route 7.588ns (94.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.416     2.495    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.379     2.874 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.003     4.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.982 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         5.585    10.567    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd_n_0
    SLICE_X48Y51         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.234    22.217    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y51         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][29]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X48Y51         FDCE (Recov_fdce_C_CLR)     -0.331    21.776    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][29]
  -------------------------------------------------------------------
                         required time                         21.776    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 11.209    

Slack (MET) :             11.209ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 0.484ns (5.996%)  route 7.588ns (94.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.416     2.495    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.379     2.874 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          2.003     4.877    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.105     4.982 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         5.585    10.567    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd_n_0
    SLICE_X48Y51         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       1.234    22.217    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y51         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][30]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X48Y51         FDCE (Recov_fdce_C_CLR)     -0.331    21.776    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/LLRfromPS_reg[8][30]
  -------------------------------------------------------------------
                         required time                         21.776    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 11.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.186ns (11.398%)  route 1.446ns (88.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.565     0.901    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.024     2.065    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.110 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         0.422     2.532    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/read_over_reg_0
    SLICE_X39Y90         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.823     1.189    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aclk
    SLICE_X39Y90         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[17]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X39Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.186ns (11.398%)  route 1.446ns (88.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.565     0.901    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.024     2.065    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.110 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         0.422     2.532    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/read_over_reg_0
    SLICE_X39Y90         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.823     1.189    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aclk
    SLICE_X39Y90         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[23]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X39Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.186ns (11.398%)  route 1.446ns (88.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.565     0.901    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.024     2.065    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.110 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         0.422     2.532    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/read_over_reg_0
    SLICE_X39Y90         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.823     1.189    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aclk
    SLICE_X39Y90         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[25]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X39Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.186ns (11.398%)  route 1.446ns (88.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.565     0.901    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.024     2.065    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.110 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         0.422     2.532    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/read_over_reg_0
    SLICE_X39Y90         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.823     1.189    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aclk
    SLICE_X39Y90         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[30]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X39Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.797ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.186ns (10.605%)  route 1.568ns (89.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.565     0.901    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.024     2.065    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.110 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         0.544     2.654    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/read_over_reg_0
    SLICE_X38Y92         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.823     1.189    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[18]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.797ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.186ns (10.605%)  route 1.568ns (89.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.565     0.901    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.024     2.065    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.110 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         0.544     2.654    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/read_over_reg_0
    SLICE_X38Y92         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.823     1.189    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[26]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.797ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.186ns (10.605%)  route 1.568ns (89.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.565     0.901    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.024     2.065    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.110 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         0.544     2.654    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/read_over_reg_0
    SLICE_X38Y92         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.823     1.189    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[31]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.803ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.186ns (10.718%)  route 1.549ns (89.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.565     0.901    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.024     2.065    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.110 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         0.526     2.636    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/read_over_reg_0
    SLICE_X39Y91         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.823     1.189    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aclk
    SLICE_X39Y91         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[24]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X39Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.803ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.186ns (10.718%)  route 1.549ns (89.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.565     0.901    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.024     2.065    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.110 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         0.526     2.636    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/read_over_reg_0
    SLICE_X39Y91         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.823     1.189    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aclk
    SLICE_X39Y91         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[27]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X39Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.803ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.186ns (10.718%)  route 1.549ns (89.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.565     0.901    system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y80         FDRE                                         r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.024     2.065    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aresetn
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.110 f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_en_i_2/O
                         net (fo=743, routed)         0.526     2.636    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/read_over_reg_0
    SLICE_X39Y91         FDCE                                         f  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21818, routed)       0.823     1.189    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/s00_axi_aclk
    SLICE_X39Y91         FDCE                                         r  system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[28]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X39Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    system_i/BPDecodeBRAM_0/inst/BPDecodeBRAM_v2_0_S00_AXI_inst/u_bram_rd/ram_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  1.803    





