// Seed: 2740022540
`define pp_4 (  pp_5  ,  pp_6  )  0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_4;
  logic id_5;
  logic id_6;
  always #(id_4) id_6 = id_4;
  type_11 id_7 (
      id_2,
      id_4,
      1'b0 == id_6
  );
endmodule
