// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fir,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xqzu5ev-ffrb900-1-i,HLS_INPUT_CLOCK=7.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.232000,HLS_SYN_LAT=34,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=4,HLS_SYN_FF=217,HLS_SYN_LUT=218,HLS_VERSION=2020_1}" *)

module fir (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y,
        y_ap_vld,
        x
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] y;
output   y_ap_vld;
input  [31:0] x;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_ap_vld;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] shift_reg_address0;
reg    shift_reg_ce0;
reg    shift_reg_we0;
reg   [31:0] shift_reg_d0;
wire   [31:0] shift_reg_q0;
wire   [3:0] c1_address0;
reg    c1_ce0;
wire   [9:0] c1_q0;
wire   [31:0] mul_ln18_fu_134_p2;
reg   [31:0] mul_ln18_reg_189;
wire   [0:0] icmp_ln17_fu_152_p2;
reg   [0:0] icmp_ln17_reg_197;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_144_p3;
wire   [63:0] zext_ln21_1_fu_163_p1;
reg   [63:0] zext_ln21_1_reg_206;
wire   [31:0] mul_ln22_fu_172_p2;
wire    ap_CS_fsm_state3;
wire   [4:0] grp_fu_127_p2;
reg   [4:0] i_reg_221;
wire   [31:0] acc_fu_178_p2;
wire    ap_CS_fsm_state4;
reg   [31:0] acc_0_reg_93;
wire  signed [4:0] ap_phi_mux_i_0_phi_fu_110_p4;
reg  signed [4:0] i_0_reg_106;
reg   [31:0] p_pn_reg_118;
wire   [63:0] zext_ln21_fu_158_p1;
reg  signed [4:0] grp_fu_127_p0;
wire  signed [31:0] mul_ln18_fu_134_p0;
wire  signed [31:0] sext_ln16_fu_140_p1;
wire  signed [31:0] mul_ln22_fu_172_p0;
wire  signed [9:0] mul_ln22_fu_172_p1;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
end

fir_shift_reg #(
    .DataWidth( 32 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
shift_reg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_reg_address0),
    .ce0(shift_reg_ce0),
    .we0(shift_reg_we0),
    .d0(shift_reg_d0),
    .q0(shift_reg_q0)
);

fir_c1 #(
    .DataWidth( 10 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(c1_address0),
    .ce0(c1_ce0),
    .q0(c1_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        acc_0_reg_93 <= acc_fu_178_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_0_reg_93 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_0_reg_106 <= i_reg_221;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_106 <= 5'd10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_reg_197 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_pn_reg_118 <= mul_ln22_fu_172_p2;
    end else if (((tmp_fu_144_p3 == 1'd0) & (icmp_ln17_fu_152_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_pn_reg_118 <= mul_ln18_reg_189;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_221 <= grp_fu_127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_144_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln17_reg_197 <= icmp_ln17_fu_152_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_ln18_reg_189 <= mul_ln18_fu_134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_144_p3 == 1'd0) & (icmp_ln17_fu_152_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln21_1_reg_206[31 : 0] <= zext_ln21_1_fu_163_p1[31 : 0];
    end
end

always @ (*) begin
    if (((tmp_fu_144_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_144_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        c1_ce0 = 1'b1;
    end else begin
        c1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_127_p0 = i_0_reg_106;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_127_p0 = ap_phi_mux_i_0_phi_fu_110_p4;
    end else begin
        grp_fu_127_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        shift_reg_address0 = zext_ln21_1_reg_206;
    end else if (((tmp_fu_144_p3 == 1'd0) & (icmp_ln17_fu_152_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        shift_reg_address0 = 4'd0;
    end else if (((tmp_fu_144_p3 == 1'd0) & (icmp_ln17_fu_152_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        shift_reg_address0 = zext_ln21_fu_158_p1;
    end else begin
        shift_reg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((tmp_fu_144_p3 == 1'd0) & (icmp_ln17_fu_152_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_fu_144_p3 == 1'd0) & (icmp_ln17_fu_152_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        shift_reg_ce0 = 1'b1;
    end else begin
        shift_reg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        shift_reg_d0 = shift_reg_q0;
    end else if (((tmp_fu_144_p3 == 1'd0) & (icmp_ln17_fu_152_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        shift_reg_d0 = x;
    end else begin
        shift_reg_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln17_reg_197 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_fu_144_p3 == 1'd0) & (icmp_ln17_fu_152_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        shift_reg_we0 = 1'b1;
    end else begin
        shift_reg_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_144_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        y_ap_vld = 1'b1;
    end else begin
        y_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_fu_144_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_fu_178_p2 = (p_pn_reg_118 + acc_0_reg_93);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_phi_mux_i_0_phi_fu_110_p4 = i_0_reg_106;

assign c1_address0 = zext_ln21_1_fu_163_p1;

assign grp_fu_127_p2 = ($signed(grp_fu_127_p0) + $signed(5'd31));

assign icmp_ln17_fu_152_p2 = ((i_0_reg_106 == 5'd0) ? 1'b1 : 1'b0);

assign mul_ln18_fu_134_p0 = x;

assign mul_ln18_fu_134_p2 = ($signed(mul_ln18_fu_134_p0) * $signed('h35));

assign mul_ln22_fu_172_p0 = shift_reg_q0;

assign mul_ln22_fu_172_p1 = c1_q0;

assign mul_ln22_fu_172_p2 = ($signed(mul_ln22_fu_172_p0) * $signed(mul_ln22_fu_172_p1));

assign sext_ln16_fu_140_p1 = i_0_reg_106;

assign tmp_fu_144_p3 = i_0_reg_106[32'd4];

assign y = acc_0_reg_93;

assign zext_ln21_1_fu_163_p1 = $unsigned(sext_ln16_fu_140_p1);

assign zext_ln21_fu_158_p1 = grp_fu_127_p2;

always @ (posedge ap_clk) begin
    zext_ln21_1_reg_206[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fir
