{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602853469255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602853469255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 16 10:04:29 2020 " "Processing started: Fri Oct 16 10:04:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602853469255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853469255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853469256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602853469720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602853469720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480916 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480918 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasoma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasoma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAsoma-comportamento " "Found design unit 1: ULAsoma-comportamento" {  } { { "ULAsoma.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/ULAsoma.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480919 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAsoma " "Found entity 1: ULAsoma" {  } { { "ULAsoma.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/ULAsoma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-comportamento " "Found design unit 1: fetch-comportamento" {  } { { "fetch.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480921 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480923 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto1-comportamento " "Found design unit 1: projeto1-comportamento" {  } { { "projeto1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/projeto1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480925 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto1 " "Found entity 1: projeto1" {  } { { "projeto1.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/projeto1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoriaROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480927 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-comportamento " "Found design unit 1: processador-comportamento" {  } { { "processador.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/processador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480930 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-comportamento " "Found design unit 1: arquitetura-comportamento" {  } { { "arquitetura.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/arquitetura.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480932 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/arquitetura.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRegistradores-comportamento " "Found design unit 1: memoriaRegistradores-comportamento" {  } { { "memoriaRegistradores.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoriaRegistradores.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480934 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRegistradores " "Found entity 1: memoriaRegistradores" {  } { { "memoriaRegistradores.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoriaRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480936 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag-comportamento " "Found design unit 1: flag-comportamento" {  } { { "flag.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/flag.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480938 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "flag.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/flag.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-comportamento " "Found design unit 1: UC-comportamento" {  } { { "UC.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/UC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480940 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/UC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602853480940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853480940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fetch " "Elaborating entity \"fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602853480988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:somPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:somPC\"" {  } { { "fetch.vhd" "somPC" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602853481012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:muxPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:muxPC\"" {  } { { "fetch.vhd" "muxPC" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602853481014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:registerPC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:registerPC\"" {  } { { "fetch.vhd" "registerPC" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602853481015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "fetch.vhd" "ROM" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602853481016 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[6\] GND " "Pin \"instrucao\[6\]\" is stuck at GND" {  } { { "fetch.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602853482009 "|fetch|instrucao[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[7\] GND " "Pin \"instrucao\[7\]\" is stuck at GND" {  } { { "fetch.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602853482009 "|fetch|instrucao[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[8\] GND " "Pin \"instrucao\[8\]\" is stuck at GND" {  } { { "fetch.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602853482009 "|fetch|instrucao[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[9\] GND " "Pin \"instrucao\[9\]\" is stuck at GND" {  } { { "fetch.vhd" "" { Text "C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602853482009 "|fetch|instrucao[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602853482009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602853482107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602853482778 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602853482778 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602853483049 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602853483049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602853483049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602853483049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602853483087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 16 10:04:43 2020 " "Processing ended: Fri Oct 16 10:04:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602853483087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602853483087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602853483087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602853483087 ""}
