RAM_64K.v,verilog,xil_defaultlib,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/RAM_64K/sim/RAM_64K.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
