
*** Running vivado
    with args -log AFE4400.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AFE4400.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source AFE4400.tcl -notrace
Command: synth_design -top AFE4400 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 361.613 ; gain = 101.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AFE4400' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/AFE4400.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/clk_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/clk_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'spi_total' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/spi_total.v:1]
INFO: [Synth 8-6157] synthesizing module 'spi' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/spi.v:3]
INFO: [Synth 8-6155] done synthesizing module 'spi' (2#1) [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/spi.v:3]
INFO: [Synth 8-6157] synthesizing module 'ini' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/ini.v:1]
	Parameter adder_data bound to: 2'b00 
	Parameter h_data bound to: 2'b01 
	Parameter m_data bound to: 2'b10 
	Parameter l_data bound to: 2'b11 
	Parameter reg_num bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ini' (3#1) [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/ini.v:1]
INFO: [Synth 8-6157] synthesizing module 'adc' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/adc.v:1]
	Parameter adder_data bound to: 2'b00 
	Parameter h_data bound to: 2'b01 
	Parameter m_data bound to: 2'b10 
	Parameter l_data bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'adc' (4#1) [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/adc.v:1]
INFO: [Synth 8-6157] synthesizing module 'brt_adj' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/brt_adj.v:1]
	Parameter adder_data bound to: 2'b00 
	Parameter h_data bound to: 2'b01 
	Parameter m_data bound to: 2'b10 
	Parameter l_data bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'brt_adj' (5#1) [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/brt_adj.v:1]
INFO: [Synth 8-6157] synthesizing module 'diag' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/diag.v:1]
	Parameter adder_data bound to: 2'b00 
	Parameter h_data bound to: 2'b01 
	Parameter m_data bound to: 2'b10 
	Parameter l_data bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element diag_reg_reg was removed.  [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/diag.v:165]
INFO: [Synth 8-6155] done synthesizing module 'diag' (6#1) [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/diag.v:1]
INFO: [Synth 8-6155] done synthesizing module 'spi_total' (7#1) [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/spi_total.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/uart.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_control' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/uart_tx_control.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_control' (8#1) [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/uart_tx_control.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_driver' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/uart_tx_driver.v:6]
	Parameter baudCntEnd bound to: 6'b010001 
	Parameter pulsePoint bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_driver' (9#1) [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/uart_tx_driver.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart' (10#1) [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/uart.v:11]
WARNING: [Synth 8-689] width (48) of port connection 'indata' does not match port width (96) of module 'uart' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/AFE4400.v:291]
INFO: [Synth 8-6155] done synthesizing module 'AFE4400' (11#1) [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/AFE4400.v:1]
WARNING: [Synth 8-3331] design diag has unconnected port diag_rx_data[7]
WARNING: [Synth 8-3331] design diag has unconnected port diag_rx_data[6]
WARNING: [Synth 8-3331] design diag has unconnected port diag_rx_data[5]
WARNING: [Synth 8-3331] design diag has unconnected port diag_rx_data[4]
WARNING: [Synth 8-3331] design diag has unconnected port diag_rx_data[3]
WARNING: [Synth 8-3331] design diag has unconnected port diag_rx_data[2]
WARNING: [Synth 8-3331] design diag has unconnected port diag_rx_data[1]
WARNING: [Synth 8-3331] design diag has unconnected port diag_rx_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 416.117 ; gain = 155.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 416.117 ; gain = 155.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 416.117 ; gain = 155.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/23216/Desktop/test/afe400/afe400.srcs/constrs_1/new/afe400.xdc]
Finished Parsing XDC File [C:/Users/23216/Desktop/test/afe400/afe400.srcs/constrs_1/new/afe400.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/23216/Desktop/test/afe400/afe400.srcs/constrs_1/new/afe400.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AFE4400_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AFE4400_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 776.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 776.613 ; gain = 516.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 776.613 ; gain = 516.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 776.613 ; gain = 516.293
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "spi_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spisimo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ini_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conver" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aled1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aled2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/brt_adj.v:65]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/brt_adj.v:67]
INFO: [Synth 8-5546] ROM "brt_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "brt_adj_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diag_end_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'driverFlag_tmp_reg' into 'busy_tmp_reg' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/uart_tx_control.v:80]
WARNING: [Synth 8-6014] Unused sequential element driverFlag_tmp_reg was removed.  [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/uart_tx_control.v:80]
INFO: [Synth 8-5544] ROM "busy_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uartClk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "txResult_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adc_rdy_temp_a" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 776.613 ; gain = 516.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               96 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 34    
+---Muxes : 
	  15 Input     24 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 47    
	  11 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AFE4400 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module clk_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module ini 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module adc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  15 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module brt_adj 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 1     
Module diag 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module spi_total 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module uart_tx_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module uart_tx_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'i1/u4/brt_rd_en_reg' into 'i1/u2/ini_rd_en_reg' [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/brt_adj.v:117]
WARNING: [Synth 8-6014] Unused sequential element i1/u4/brt_rd_en_reg was removed.  [C:/Users/23216/Desktop/test/afe400/afe400.srcs/sources_1/imports/afe400/brt_adj.v:117]
INFO: [Synth 8-5546] ROM "i1/u2/ini_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i1/u4/brt_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'tx_data_reg[47]' (FDC) to 'tx_data_reg[45]'
INFO: [Synth 8-3886] merging instance 'tx_data_reg[23]' (FDC) to 'tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'tx_data_reg[46]' (FDC) to 'tx_data_reg[45]'
INFO: [Synth 8-3886] merging instance 'tx_data_reg[22]' (FDC) to 'tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'i1/u5/diag_tx_data_reg[0]' (FDCE) to 'i1/u5/diag_tx_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i1/u5/diag_tx_data_reg[1]' (FDCE) to 'i1/u5/diag_tx_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i1/u5/diag_tx_data_reg[3]' (FDCE) to 'i1/u5/diag_tx_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i1/u5/diag_tx_data_reg[4]' (FDCE) to 'i1/u5/diag_tx_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'i1/u5/diag_tx_data_reg[6]' (FDCE) to 'i1/u5/diag_tx_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1/u5/diag_tx_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1/u2/ini_rd_en_reg )
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[87]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[95]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[55]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[63]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[79]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[71]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[47]' (FDCE) to 'i3/I0/buffer_tmp_reg[46]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[23]' (FDCE) to 'i3/I0/buffer_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'i3/I0/tx_flag_reg[7]' (FDCE) to 'i3/I0/tx_flag_reg[2]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[86]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[94]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[54]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[62]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[78]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[70]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[46]' (FDCE) to 'i3/I0/buffer_tmp_reg[45]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[22]' (FDCE) to 'i3/I0/buffer_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'i3/I0/tx_flag_reg[6]' (FDCE) to 'i3/I0/tx_flag_reg[2]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[85]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[93]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[53]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[61]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[77]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[69]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/tx_flag_reg[5]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[84]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[92]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[52]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[60]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[76]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[68]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/tx_flag_reg[4]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[83]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[91]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[51]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[59]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[75]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[67]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/tx_flag_reg[3]' (FDCE) to 'i3/I0/tx_flag_reg[2]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[82]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[90]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[50]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[58]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[74]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[66]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[81]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[89]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[49]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[57]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[73]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[65]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/tx_flag_reg[1]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[80]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[88]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[48]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[56]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[72]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'i3/I0/buffer_tmp_reg[64]' (FDCE) to 'i3/I0/tx_flag_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i3/I0/tx_flag_reg[0] )
WARNING: [Synth 8-3332] Sequential element (i1/u5/diag_tx_data_reg[7]) is unused and will be removed from module AFE4400.
WARNING: [Synth 8-3332] Sequential element (i1/u2/ini_rd_en_reg) is unused and will be removed from module AFE4400.
WARNING: [Synth 8-3332] Sequential element (i1/u3/aled1_reg[23]) is unused and will be removed from module AFE4400.
WARNING: [Synth 8-3332] Sequential element (i1/u3/aled1_reg[22]) is unused and will be removed from module AFE4400.
WARNING: [Synth 8-3332] Sequential element (i1/u3/led1_reg[23]) is unused and will be removed from module AFE4400.
WARNING: [Synth 8-3332] Sequential element (i1/u3/led1_reg[22]) is unused and will be removed from module AFE4400.
WARNING: [Synth 8-3332] Sequential element (i1/u3/aled2_reg[23]) is unused and will be removed from module AFE4400.
WARNING: [Synth 8-3332] Sequential element (i1/u3/aled2_reg[22]) is unused and will be removed from module AFE4400.
WARNING: [Synth 8-3332] Sequential element (i1/u3/led2_reg[23]) is unused and will be removed from module AFE4400.
WARNING: [Synth 8-3332] Sequential element (i1/u3/led2_reg[22]) is unused and will be removed from module AFE4400.
WARNING: [Synth 8-3332] Sequential element (i3/I0/tx_flag_reg[0]) is unused and will be removed from module AFE4400.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 776.613 ; gain = 516.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 777.000 ; gain = 516.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 777.445 ; gain = 517.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 798.762 ; gain = 538.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 798.762 ; gain = 538.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 798.762 ; gain = 538.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 798.762 ; gain = 538.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 798.762 ; gain = 538.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 798.762 ; gain = 538.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 798.762 ; gain = 538.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    20|
|3     |LUT1   |    12|
|4     |LUT2   |    89|
|5     |LUT3   |    17|
|6     |LUT4   |    50|
|7     |LUT5   |    57|
|8     |LUT6   |    90|
|9     |MUXF7  |    13|
|10    |FDCE   |   303|
|11    |FDPE   |     9|
|12    |IBUF   |    10|
|13    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   681|
|2     |  i0     |clk_gen         |     2|
|3     |  i1     |spi_total       |   478|
|4     |    u1   |spi             |    46|
|5     |    u2   |ini             |    71|
|6     |    u3   |adc             |   188|
|7     |    u4   |brt_adj         |   142|
|8     |    u5   |diag            |    21|
|9     |  i3     |uart            |   120|
|10    |    I0   |uart_tx_control |    89|
|11    |    I1   |uart_tx_driver  |    31|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 798.762 ; gain = 538.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 798.762 ; gain = 177.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 798.762 ; gain = 538.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 798.934 ; gain = 550.227
INFO: [Common 17-1381] The checkpoint 'C:/Users/23216/Desktop/test/afe400/afe400.runs/synth_1/AFE4400.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AFE4400_utilization_synth.rpt -pb AFE4400_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 798.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  8 01:02:32 2020...
