# comp-arch
computer arch
reference course
MIT 6.175
MIT 6.375

language:
c/c++
verilog/systemverilog
bluespec/chisel

goal:
(1) learning stage: complete course exs
(2) practice stage:
    level 1:  5 stages base pipeline processor with on chip static ram
    level 2:  5 stages pipeline processor with with cache, and external ram, focus on cache design
    level 3:  5 stages pipeline processor with branch prediction
    level 4:  5 stages pipeline processor with interrupts and exceptions

next plan:
  ..........


just go and do! enjoy it
