# SKALP Documentation Improvement Plan

**Goal:** Create world-class documentation that makes SKALP accessible to both hardware engineers and software developers.

---

## Current State Assessment

### âœ… Strengths
1. **Excellent architecture docs** - 160KB+ of compiler internals
2. **Strong comparison docs** - WHY_SKALP.md and SKALP_VS_VERYL.md
3. **Real-world examples** - 8 working designs with READMEs
4. **Language spec** - 62KB formal specification

### âŒ Weaknesses
1. **No quick start** - Takes too long to get first result
2. **Outdated tutorials** - References unimplemented features
3. **Missing testbench guide** - Users can't test their designs
4. **No reference manual** - Hard to look up syntax
5. **Architecture mixed with user docs** - Confusing organization
6. **No migration guides** - Hard for SV/VHDL users to learn
7. **Examples lack tests** - Can't verify they work

---

## Target Audiences

### 1. **Quick Evaluators** (5 minutes)
*"I want to see if SKALP is worth my time"*
- **Needs:** One-page quick start, side-by-side comparison, running example
- **Success:** Compiles and simulates counter in 5 minutes

### 2. **New Users** (1-2 hours)
*"I'm learning SKALP from scratch"*
- **Needs:** Tutorial, examples, reference docs
- **Success:** Can write FIFO, ALU, simple state machine

### 3. **SystemVerilog Migrants** (30 minutes)
*"I know Verilog/VHDL, teach me SKALP idioms"*
- **Needs:** Migration guide, comparison table, pattern translation
- **Success:** Can translate existing SV design to SKALP

### 4. **Advanced Users** (ongoing)
- **Needs:** Reference manual, cookbook, advanced patterns
- **Success:** Can implement complex designs (CDC, protocols, verification)

### 5. **Contributors** (developers extending SKALP)
- **Needs:** Architecture docs, API reference, compiler internals
- **Success:** Can add features, fix bugs, write backends

---

## Documentation Structure (New Organization)

```
docs/
â”œâ”€â”€ README.md                          # Documentation hub with clear navigation
â”‚
â”œâ”€â”€ user/                              # USER-FACING DOCUMENTATION
â”‚   â”œâ”€â”€ quick-start.md                 # 5-minute getting started
â”‚   â”œâ”€â”€ installation.md                # Detailed installation guide
â”‚   â”œâ”€â”€ tutorial/                      # Step-by-step tutorials
â”‚   â”‚   â”œâ”€â”€ 01-first-design.md         # Hello World counter
â”‚   â”‚   â”œâ”€â”€ 02-combinational.md        # ALU, adders
â”‚   â”‚   â”œâ”€â”€ 03-sequential.md           # Registers, FIFOs
â”‚   â”‚   â”œâ”€â”€ 04-state-machines.md       # FSMs (UART, SPI)
â”‚   â”‚   â”œâ”€â”€ 05-types.md                # Structs, enums, arrays
â”‚   â”‚   â”œâ”€â”€ 06-testing.md              # Testbench API, simulation
â”‚   â”‚   â”œâ”€â”€ 07-multi-clock.md          # CDC, async FIFOs
â”‚   â”‚   â””â”€â”€ 08-verification.md         # Formal verification (future)
â”‚   â”‚
â”‚   â”œâ”€â”€ reference/                     # REFERENCE MANUAL
â”‚   â”‚   â”œâ”€â”€ syntax.md                  # Complete syntax reference
â”‚   â”‚   â”œâ”€â”€ types.md                   # Type system reference
â”‚   â”‚   â”œâ”€â”€ operators.md               # All operators with examples
â”‚   â”‚   â”œâ”€â”€ builtins.md                # Built-in functions (clog2, etc)
â”‚   â”‚   â”œâ”€â”€ attributes.md              # Attributes and annotations
â”‚   â”‚   â””â”€â”€ cli.md                     # CLI command reference
â”‚   â”‚
â”‚   â”œâ”€â”€ cookbook/                      # DESIGN PATTERNS & RECIPES
â”‚   â”‚   â”œâ”€â”€ README.md                  # Index of patterns
â”‚   â”‚   â”œâ”€â”€ combinational.md           # Muxes, decoders, ALUs
â”‚   â”‚   â”œâ”€â”€ sequential.md              # Counters, shift registers
â”‚   â”‚   â”œâ”€â”€ state-machines.md          # FSM patterns
â”‚   â”‚   â”œâ”€â”€ memories.md                # RAMs, ROMs, FIFOs
â”‚   â”‚   â”œâ”€â”€ cdc.md                     # Clock domain crossing patterns
â”‚   â”‚   â”œâ”€â”€ protocols.md               # SPI, I2C, UART, AXI
â”‚   â”‚   â”œâ”€â”€ arithmetic.md              # Adders, multipliers, pipelines
â”‚   â”‚   â””â”€â”€ testing.md                 # Testbench patterns
â”‚   â”‚
â”‚   â”œâ”€â”€ migration/                     # MIGRATION GUIDES
â”‚   â”‚   â”œâ”€â”€ from-systemverilog.md      # SV â†’ SKALP translation
â”‚   â”‚   â”œâ”€â”€ from-vhdl.md               # VHDL â†’ SKALP translation
â”‚   â”‚   â”œâ”€â”€ from-chisel.md             # Chisel â†’ SKALP translation
â”‚   â”‚   â””â”€â”€ comparison-table.md        # Side-by-side syntax comparison
â”‚   â”‚
â”‚   â”œâ”€â”€ guides/                        # HOW-TO GUIDES
â”‚   â”‚   â”œâ”€â”€ testbench.md               # Writing testbenches
â”‚   â”‚   â”œâ”€â”€ simulation.md              # Running simulations
â”‚   â”‚   â”œâ”€â”€ synthesis.md               # Synthesizing to FPGA/ASIC
â”‚   â”‚   â”œâ”€â”€ debugging.md               # Debugging techniques
â”‚   â”‚   â”œâ”€â”€ performance.md             # Optimization tips
â”‚   â”‚   â””â”€â”€ troubleshooting.md         # Common errors and fixes
â”‚   â”‚
â”‚   â””â”€â”€ examples/                      # COMPLETE EXAMPLES
â”‚       â”œâ”€â”€ README.md                  # Index of examples
â”‚       â”œâ”€â”€ basic/                     # Simple examples
â”‚       â”‚   â”œâ”€â”€ counter/
â”‚       â”‚   â”œâ”€â”€ adder/
â”‚       â”‚   â”œâ”€â”€ mux/
â”‚       â”‚   â””â”€â”€ register/
â”‚       â”œâ”€â”€ intermediate/              # Medium complexity
â”‚       â”‚   â”œâ”€â”€ fifo/
â”‚       â”‚   â”œâ”€â”€ uart/
â”‚       â”‚   â”œâ”€â”€ spi/
â”‚       â”‚   â””â”€â”€ alu/
â”‚       â””â”€â”€ advanced/                  # Complex designs
â”‚           â”œâ”€â”€ async-fifo/
â”‚           â”œâ”€â”€ axi4-lite/
â”‚           â”œâ”€â”€ ddr-controller/
â”‚           â””â”€â”€ pipelined-cpu/
â”‚
â”œâ”€â”€ developer/                         # DEVELOPER DOCUMENTATION
â”‚   â”œâ”€â”€ architecture/                  # Compiler internals
â”‚   â”‚   â”œâ”€â”€ overview.md
â”‚   â”‚   â”œâ”€â”€ frontend.md                # Lexer, parser, HIR
â”‚   â”‚   â”œâ”€â”€ mir.md                     # Mid-level IR
â”‚   â”‚   â”œâ”€â”€ sir.md                     # Structural IR
â”‚   â”‚   â”œâ”€â”€ lir.md                     # Low-level IR
â”‚   â”‚   â”œâ”€â”€ codegen.md                 # Code generation
â”‚   â”‚   â”œâ”€â”€ simulation.md              # GPU simulation
â”‚   â”‚   â””â”€â”€ verification.md            # CDC analysis, formal
â”‚   â”‚
â”‚   â”œâ”€â”€ api/                           # API DOCUMENTATION
â”‚   â”‚   â”œâ”€â”€ testbench-api.md           # Testbench Rust API
â”‚   â”‚   â”œâ”€â”€ compiler-api.md            # Programmatic compilation
â”‚   â”‚   â””â”€â”€ plugin-api.md              # Extending SKALP
â”‚   â”‚
â”‚   â””â”€â”€ contributing/                  # CONTRIBUTION GUIDES
â”‚       â”œâ”€â”€ setup.md                   # Dev environment setup
â”‚       â”œâ”€â”€ workflow.md                # Git workflow, CI
â”‚       â”œâ”€â”€ testing.md                 # Writing tests
â”‚       â”œâ”€â”€ adding-features.md         # How to add language features
â”‚       â””â”€â”€ style-guide.md             # Code style
â”‚
â”œâ”€â”€ comparison/                        # COMPETITIVE ANALYSIS
â”‚   â”œâ”€â”€ why-skalp.md                   # Why SKALP vs SystemVerilog
â”‚   â”œâ”€â”€ skalp-vs-veryl.md              # SKALP vs Veryl
â”‚   â”œâ”€â”€ skalp-vs-chisel.md             # SKALP vs Chisel (future)
â”‚   â””â”€â”€ feature-matrix.md              # All HDLs comparison
â”‚
â””â”€â”€ specification/                     # FORMAL SPECIFICATIONS
    â”œâ”€â”€ language-spec.md               # Complete language spec
    â”œâ”€â”€ grammar.ebnf                   # EBNF grammar
    â”œâ”€â”€ type-system.md                 # Formal type system
    â””â”€â”€ semantics.md                   # Formal semantics
```

---

## Phase 1: Essential User Documentation (Week 1)

### Priority 1: Quick Start (Day 1) â­â­â­
**File:** `docs/user/quick-start.md`

**Content:**
1. One-command installation
2. "Hello World" counter (5 lines)
3. Compile to SystemVerilog
4. Simulate (if possible)
5. What to read next

**Success Metric:** User writes working counter in 5 minutes

---

### Priority 2: Fix Tutorial (Day 2) â­â­â­
**File:** `docs/user/tutorial/01-first-design.md` through `08-verification.md`

**Changes:**
- Remove unimplemented features (protocols, traits, clock lifetimes)
- Use only features that work TODAY
- Add "Coming Soon" sections for planned features
- Include testbench examples for each chapter
- Verify every code example compiles

**Success Metric:** Every tutorial example compiles and runs

---

### Priority 3: Testbench Guide (Day 3) â­â­â­
**File:** `docs/user/guides/testbench.md`

**Content:**
1. Setting up Rust testbench
2. Basic API (`set`, `clock`, `expect`)
3. Multi-clock designs
4. Reading outputs
5. VCD waveforms
6. Complete FIFO test example

**Success Metric:** User can test their first design

---

### Priority 4: Reference Manual (Day 4-5) â­â­
**Files:** `docs/user/reference/*.md`

**Content:**
- **syntax.md** - Every language construct with examples
- **types.md** - bit, nat, structs, enums, arrays
- **operators.md** - All operators (+, -, &, |, etc.) with precedence
- **builtins.md** - clog2, width inference
- **cli.md** - Every CLI command and flag

**Format:** Quick lookup, searchable, copy-paste examples

**Success Metric:** User can find any syntax in <30 seconds

---

## Phase 2: Migration & Patterns (Week 2)

### Priority 5: SystemVerilog Migration Guide â­â­
**File:** `docs/user/migration/from-systemverilog.md`

**Content:**
| SystemVerilog | SKALP | Notes |
|---------------|-------|-------|
| `module Counter` | `entity Counter` | Entity declaration |
| `input wire clk` | `in clk: clock` | Dedicated clock type |
| `reg [7:0] data` | `signal data: bit[8]` | Signal declaration |
| `always_ff @(posedge clk)` | `on(clk.rise)` | Sequential logic |
| `assign out = in` | `out = in` | Combinational |
| `case (op)` | `match op { ... }` | Pattern matching |

**Success Metric:** SV engineer can translate basic module in 10 minutes

---

### Priority 6: Cookbook with Patterns â­â­
**File:** `docs/user/cookbook/*.md`

**Examples:**
- **Combinational:** N-input mux, priority encoder, one-hot decoder
- **Sequential:** Loadable counter, shift register, delay line
- **State Machines:** Moore, Mealy, one-hot encoding
- **Memories:** Single-port RAM, dual-port RAM, ROM
- **CDC:** 2-FF synchronizer, gray code FIFO, handshake
- **Protocols:** UART TX/RX, SPI master/slave, I2C controller

**Format:** Problem â†’ Solution â†’ Code â†’ Explanation

**Success Metric:** User finds pattern for common design in <2 minutes

---

## Phase 3: Advanced & Developer Docs (Week 3)

### Priority 7: Reorganize Architecture Docs â­
**Move:** `docs/COMPILER_ARCHITECTURE.md` â†’ `docs/developer/architecture/`

**Split into:**
- overview.md (high-level flow)
- frontend.md (lexer, parser, HIR)
- mir.md (MIR passes, CDC analysis)
- codegen.md (SystemVerilog generation)

**Success Metric:** Clear separation of user vs developer docs

---

### Priority 8: API Documentation â­
**File:** `docs/developer/api/testbench-api.md`

**Content:**
- Full API reference for `Testbench`
- Every method with examples
- Type conversions
- Multi-clock API
- Error handling

**Success Metric:** Developer can use testbench API without reading source

---

### Priority 9: Example Tests â­â­
**Action:** Add testbenches to all real-world examples

**For each example:**
1. Create `test.rs` in example directory
2. Write comprehensive test
3. Document expected behavior
4. Include waveform screenshot (if possible)

**Success Metric:** Every example has passing test

---

## Phase 4: Polish & Completeness (Week 4)

### Priority 10: Troubleshooting Guide
**File:** `docs/user/guides/troubleshooting.md`

**Content:**
- Common compile errors (with fixes)
- Type mismatch errors
- CDC violations
- Width inference failures
- Simulation issues
- Known bugs and workarounds

---

### Priority 11: Complete Examples
**Add missing examples:**
- DDR controller
- Pipelined CPU
- AHB/APB bridges
- Ethernet MAC (simplified)
- DMA controller

---

### Priority 12: Video Tutorials (Future)
**Platform:** YouTube or docs site

**Videos:**
1. "SKALP in 5 minutes"
2. "Building a UART from scratch"
3. "CDC-safe async FIFO"
4. "Testing with the SKALP testbench API"

---

## Documentation Quality Standards

### Every Document Must Have:
1. **Clear objective** - What will reader learn?
2. **Prerequisites** - What should they know first?
3. **Working code examples** - Must compile
4. **Expected output** - Show what success looks like
5. **Next steps** - Where to go next
6. **Last updated date** - Track freshness

### Code Examples Must:
1. âœ… Compile successfully
2. âœ… Include comments
3. âœ… Show complete context (not fragments)
4. âœ… Be copy-pasteable
5. âœ… Include expected output

### Writing Style:
- **Concise** - Respect reader's time
- **Example-driven** - Show, don't just tell
- **Progressive** - Simple â†’ complex
- **Practical** - Real-world use cases
- **Honest** - Acknowledge limitations

---

## Metrics for Success

### User Metrics:
- â±ï¸ Time to first compile: **< 5 minutes**
- â±ï¸ Time to first simulation: **< 15 minutes**
- â±ï¸ Time to write FIFO: **< 30 minutes**
- ğŸ“– Tutorial completion rate: **> 70%**
- ğŸ” Reference lookup time: **< 30 seconds**

### Content Metrics:
- âœ… 100% of examples compile
- âœ… 100% of examples have tests
- âœ… 100% of code snippets compile
- âœ… Zero broken links
- ğŸ“… Docs updated within 7 days of feature changes

---

## Tools & Infrastructure

### Documentation Generation:
- **mdBook** - Generate beautiful docs site
- **rustdoc** - API documentation
- **cargo test --doc** - Test code in docs

### CI/CD:
- **Doc tests** - Verify all code examples compile
- **Link checker** - Find broken links
- **Spell checker** - Professional appearance
- **Auto-deploy** - Docs site updates on commit

### Templates:
- Tutorial template
- Reference page template
- Example project template
- Cookbook pattern template

---

## Timeline Summary

| Week | Focus | Deliverables |
|------|-------|--------------|
| **Week 1** | Essential user docs | Quick start, fixed tutorial, testbench guide, reference manual |
| **Week 2** | Migration & patterns | SV migration guide, cookbook with 20+ patterns |
| **Week 3** | Advanced & developer | Architecture reorganization, API docs, example tests |
| **Week 4** | Polish & completeness | Troubleshooting, advanced examples, doc site |

---

## Success Criteria

### For Users:
âœ… Can evaluate SKALP in 5 minutes
âœ… Can write first design in 15 minutes
âœ… Can find any syntax reference in 30 seconds
âœ… Can migrate SV module to SKALP in 30 minutes
âœ… Can test their design with clear examples

### For Project:
âœ… Documentation as good as Rust or Go
âœ… Lower barrier to entry than SystemVerilog
âœ… Competitive with Veryl's documentation
âœ… Searchable, browsable, beautiful docs site
âœ… Maintained and up-to-date

---

## Next Steps

1. **Approve this plan** - Review and adjust priorities
2. **Create document templates** - Standardize format
3. **Set up doc infrastructure** - mdBook, CI, hosting
4. **Start with Phase 1** - Quick start is critical
5. **Iterate based on feedback** - Track what users struggle with

---

**Documentation is the UI of your language. Let's make it world-class.**
