// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/07/2022 18:09:25"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mcu (
	CLK,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LED,
	SW,
	BTN);
input 	CLK;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[9:0] LED;
input 	[9:0] SW;
input 	[2:0] BTN;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[1]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[2]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[0]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mcu_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \BTN[1]~input_o ;
wire \BTN[2]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \BTN[0]~input_o ;
wire \cpu_test|ps.0000~feeder_combout ;
wire \cpu_test|ps.0000~q ;
wire \cpu_test|pc_next[0]~0_combout ;
wire \cpu_test|Add0~3_combout ;
wire \cpu_test|ps~17_combout ;
wire \cpu_test|ps.T5~q ;
wire \cpu_test|ps~16_combout ;
wire \cpu_test|ps.T6~q ;
wire \cpu_test|ns~0_combout ;
wire \cpu_test|ps.T1~q ;
wire \cpu_test|ps~15_combout ;
wire \cpu_test|ps.T2~q ;
wire \cpu_test|ps~14_combout ;
wire \cpu_test|ps.T3~q ;
wire \cpu_test|ps~13_combout ;
wire \cpu_test|ps.T4~q ;
wire \cpu_test|ROM_unit|Equal17~0_combout ;
wire \cpu_test|ROM_unit|Equal8~0_combout ;
wire \cpu_test|pc_next[0]~1 ;
wire \cpu_test|pc_next[1]~2_combout ;
wire \cpu_test|mar_q~5_combout ;
wire \cpu_test|mar_q[7]~1_combout ;
wire \cpu_test|ir_q~90_combout ;
wire \cpu_test|ir_q~91_combout ;
wire \cpu_test|ir_q~5_combout ;
wire \cpu_test|mar_q~7_combout ;
wire \cpu_test|mar_q~6_combout ;
wire \cpu_test|ir_q~87_combout ;
wire \cpu_test|ROM_unit|Equal24~0_combout ;
wire \cpu_test|ROM_unit|Equal0~2_combout ;
wire \cpu_test|ROM_unit|Equal7~0_combout ;
wire \cpu_test|ROM_unit|WideOr11~0_combout ;
wire \cpu_test|ROM_unit|Equal0~3_combout ;
wire \cpu_test|ROM_unit|Equal1~0_combout ;
wire \cpu_test|ROM_unit|WideOr11~1_combout ;
wire \cpu_test|ir_q~75_combout ;
wire \cpu_test|ir_q~76_combout ;
wire \cpu_test|Add0~4_combout ;
wire \cpu_test|pc_next[1]~3 ;
wire \cpu_test|pc_next[2]~5 ;
wire \cpu_test|pc_next[3]~7 ;
wire \cpu_test|pc_next[4]~9 ;
wire \cpu_test|pc_next[5]~11 ;
wire \cpu_test|pc_next[6]~12_combout ;
wire \cpu_test|Selector16~0_combout ;
wire \cpu_test|pc_q~1_combout ;
wire \cpu_test|pc_next[6]~13 ;
wire \cpu_test|pc_next[7]~14_combout ;
wire \cpu_test|ROM_unit|Equal0~0_combout ;
wire \cpu_test|ROM_unit|Equal32~0_combout ;
wire \cpu_test|ROM_unit|Equal33~0_combout ;
wire \cpu_test|ROM_unit|Equal3~0_combout ;
wire \cpu_test|ROM_unit|WideOr2~3_combout ;
wire \cpu_test|ROM_unit|WideOr2~5_combout ;
wire \cpu_test|ir_q~71_combout ;
wire \cpu_test|ir_q~72_combout ;
wire \cpu_test|ir_q~85_combout ;
wire \cpu_test|ir_q[8]~64_combout ;
wire \cpu_test|Add0~5_combout ;
wire \cpu_test|pc_next[7]~15 ;
wire \cpu_test|pc_next[8]~17 ;
wire \cpu_test|pc_next[9]~18_combout ;
wire \cpu_test|ROM_unit|Equal20~0_combout ;
wire \cpu_test|ROM_unit|WideNor0~61_combout ;
wire \cpu_test|ROM_unit|WideNor0~62_combout ;
wire \cpu_test|ROM_unit|WideNor0~5_combout ;
wire \cpu_test|ROM_unit|WideNor0~60_combout ;
wire \cpu_test|ir_q~84_combout ;
wire \cpu_test|Add0~7_combout ;
wire \cpu_test|mar_q~9_combout ;
wire \cpu_test|ROM_unit|WideNor0~44_combout ;
wire \cpu_test|ROM_unit|WideNor0~41_combout ;
wire \cpu_test|ROM_unit|WideNor0~combout ;
wire \cpu_test|ir_q~82_combout ;
wire \cpu_test|ir_q~83_combout ;
wire \cpu_test|pc_next[5]~10_combout ;
wire \cpu_test|Add0~8_combout ;
wire \cpu_test|mar_q~10_combout ;
wire \cpu_test|ROM_unit|Equal2~0_combout ;
wire \cpu_test|ROM_unit|Equal15~0_combout ;
wire \cpu_test|ROM_unit|Equal13~0_combout ;
wire \cpu_test|ROM_unit|WideOr2~2_combout ;
wire \cpu_test|ir_q~78_combout ;
wire \cpu_test|ir_q~79_combout ;
wire \cpu_test|pc_next[3]~6_combout ;
wire \cpu_test|Add0~1_combout ;
wire \cpu_test|mar_q~2_combout ;
wire \cpu_test|ROM_unit|Equal16~0_combout ;
wire \cpu_test|ROM_unit|Equal18~0_combout ;
wire \cpu_test|ROM_unit|Equal5~0_combout ;
wire \cpu_test|ROM_unit|WideOr1~1_combout ;
wire \cpu_test|ir_q~62_combout ;
wire \cpu_test|ir_q~65_combout ;
wire \cpu_test|pc_next[9]~19 ;
wire \cpu_test|pc_next[10]~20_combout ;
wire \cpu_test|Add0~9_combout ;
wire \cpu_test|mar_q~11_combout ;
wire \cpu_test|ROM_unit|Equal0~1_combout ;
wire \cpu_test|ROM_unit|Equal4~0_combout ;
wire \cpu_test|ROM_unit|Equal22~0_combout ;
wire \cpu_test|ir_q~70_combout ;
wire \cpu_test|ROM_unit|WideOr10~5_combout ;
wire \cpu_test|ROM_unit|WideOr10~6_combout ;
wire \cpu_test|ROM_unit|WideOr10~4_combout ;
wire \cpu_test|ir_q~77_combout ;
wire \cpu_test|pc_next[2]~4_combout ;
wire \cpu_test|Add0~2_combout ;
wire \cpu_test|mar_q~3_combout ;
wire \cpu_test|ROM_unit|Equal6~0_combout ;
wire \cpu_test|ROM_unit|Equal32~1_combout ;
wire \cpu_test|ir_q~66_combout ;
wire \cpu_test|ROM_unit|Equal34~0_combout ;
wire \cpu_test|ir_q~80_combout ;
wire \cpu_test|ir_q~81_combout ;
wire \cpu_test|ir_q[4]~feeder_combout ;
wire \cpu_test|pc_next[4]~8_combout ;
wire \cpu_test|Add0~0_combout ;
wire \cpu_test|mar_q~0_combout ;
wire \cpu_test|ROM_unit|Equal21~0_combout ;
wire \cpu_test|ir_q~86_combout ;
wire \cpu_test|ROM_unit|WideOr2~4_combout ;
wire \cpu_test|ROM_unit|WideOr2~combout ;
wire \cpu_test|ir_q~67_combout ;
wire \cpu_test|ir_q~68_combout ;
wire \cpu_test|ir_q~69_combout ;
wire \cpu_test|Decoder0~1_combout ;
wire \cpu_test|ir_q~48_combout ;
wire \cpu_test|ir_q~49_combout ;
wire \cpu_test|ir_q~45_combout ;
wire \cpu_test|ir_q~42_combout ;
wire \cpu_test|ir_q~89_combout ;
wire \cpu_test|Equal11~0_combout ;
wire \cpu_test|sel_alu~13_combout ;
wire \cpu_test|Equal11~1_combout ;
wire \cpu_test|sel_RAM_mux~17_combout ;
wire \cpu_test|sel_RAM_mux~1_combout ;
wire \cpu_test|sel_RAM_mux~9_combout ;
wire \cpu_test|sel_RAM_mux~21_combout ;
wire \cpu_test|load_w~5_combout ;
wire \cpu_test|sel_RAM_mux~29_combout ;
wire \cpu_test|sel_RAM_mux~16_combout ;
wire \cpu_test|op~69_combout ;
wire \cpu_test|sel_RAM_mux~3_combout ;
wire \cpu_test|sel_RAM_mux~8_combout ;
wire \cpu_test|sel_RAM_mux~7_combout ;
wire \cpu_test|sel_RAM_mux~5_combout ;
wire \cpu_test|sel_RAM_mux~6_combout ;
wire \cpu_test|op~102_combout ;
wire \cpu_test|sel_RAM_mux~4_combout ;
wire \cpu_test|op~87_combout ;
wire \cpu_test|load_w~12_combout ;
wire \cpu_test|op.1001~1_combout ;
wire \cpu_test|WideOr0~0_combout ;
wire \cpu_test|op.1001~0_combout ;
wire \cpu_test|alu_q~0_combout ;
wire \cpu_test|Selector15~0_combout ;
wire \cpu_test|sel_alu~8_combout ;
wire \cpu_test|Equal17~0_combout ;
wire \cpu_test|Selector3~1_combout ;
wire \cpu_test|Decoder0~4_combout ;
wire \cpu_test|sel_RAM_mux.10~0_combout ;
wire \cpu_test|sel_RAM_mux.10~1_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[9]~feeder_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder_combout ;
wire \cpu_test|RAM_unit|Mux0~2_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[6]~feeder_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[7]~feeder_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder_combout ;
wire \cpu_test|RAM_unit|Mux0~1_combout ;
wire \cpu_test|Equal1~0_combout ;
wire \cpu_test|Equal1~1_combout ;
wire \cpu_test|ram_en~25_combout ;
wire \cpu_test|sel_RAM_mux~20_combout ;
wire \cpu_test|sel_RAM_mux~18_combout ;
wire \cpu_test|ram_en~16_combout ;
wire \cpu_test|ram_en~21_combout ;
wire \cpu_test|op~78_combout ;
wire \cpu_test|sel_RAM_mux~19_combout ;
wire \cpu_test|sel_RAM_mux~27_combout ;
wire \cpu_test|load_w~6_combout ;
wire \cpu_test|ram_en~17_combout ;
wire \cpu_test|op~88_combout ;
wire \cpu_test|ram_en~18_combout ;
wire \cpu_test|ram_en~26_combout ;
wire \cpu_test|ram_en~24_combout ;
wire \cpu_test|ram_en~22_combout ;
wire \cpu_test|op~72_combout ;
wire \cpu_test|op~104_combout ;
wire \cpu_test|sel_RAM_mux~15_combout ;
wire \cpu_test|sel_RAM_mux~14_combout ;
wire \cpu_test|op~80_combout ;
wire \cpu_test|sel_RAM_mux~11_combout ;
wire \cpu_test|sel_RAM_mux~28_combout ;
wire \cpu_test|ram_en~19_combout ;
wire \cpu_test|ram_en~20_combout ;
wire \cpu_test|ram_en~23_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[0]~feeder_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder_combout ;
wire \cpu_test|RAM_unit|Mux0~0_combout ;
wire \cpu_test|RAM_unit|Mux0~3_combout ;
wire \cpu_test|sel_RAM_mux~23_combout ;
wire \cpu_test|sel_RAM_mux~24_combout ;
wire \cpu_test|op~73_combout ;
wire \cpu_test|op~43_combout ;
wire \cpu_test|op~105_combout ;
wire \cpu_test|op.0111~0_combout ;
wire \cpu_test|Decoder0~9_combout ;
wire \cpu_test|Decoder0~5_combout ;
wire \cpu_test|sel_bus~0_combout ;
wire \cpu_test|op.0000~13_combout ;
wire \cpu_test|op.0000~10_combout ;
wire \cpu_test|op.0000~14_combout ;
wire \cpu_test|op.0000~15_combout ;
wire \cpu_test|Equal11~2_combout ;
wire \cpu_test|op.0000~11_combout ;
wire \cpu_test|op.0000~12_combout ;
wire \cpu_test|op.0000~16_combout ;
wire \cpu_test|sel_RAM_mux~2_combout ;
wire \cpu_test|sel_alu~17_combout ;
wire \cpu_test|sel_alu~18_combout ;
wire \cpu_test|sel_alu~9_combout ;
wire \cpu_test|sel_alu~10_combout ;
wire \cpu_test|sel_alu~11_combout ;
wire \cpu_test|sel_alu~12_combout ;
wire \cpu_test|op.0101~12_combout ;
wire \cpu_test|op.0101~13_combout ;
wire \cpu_test|sel_alu~14_combout ;
wire \cpu_test|sel_alu~15_combout ;
wire \cpu_test|sel_alu~16_combout ;
wire \cpu_test|Decoder0~6_combout ;
wire \cpu_test|Equal16~0_combout ;
wire \cpu_test|Equal18~0_combout ;
wire \cpu_test|op~95_combout ;
wire \cpu_test|op~96_combout ;
wire \cpu_test|op~93_combout ;
wire \cpu_test|sel_RAM_mux~10_combout ;
wire \cpu_test|op~66_combout ;
wire \cpu_test|op~94_combout ;
wire \cpu_test|sel_RAM_mux~30_combout ;
wire \cpu_test|sel_RAM_mux~31_combout ;
wire \cpu_test|op~89_combout ;
wire \cpu_test|op~29_combout ;
wire \cpu_test|op~103_combout ;
wire \cpu_test|op~100_combout ;
wire \cpu_test|op~82_combout ;
wire \cpu_test|op~99_combout ;
wire \cpu_test|op~90_combout ;
wire \cpu_test|op~91_combout ;
wire \cpu_test|op~92_combout ;
wire \cpu_test|op.0100~0_combout ;
wire \cpu_test|op~64_combout ;
wire \cpu_test|op~98_combout ;
wire \cpu_test|op.0101~22_combout ;
wire \cpu_test|op.0101~15_combout ;
wire \cpu_test|op.0101~14_combout ;
wire \cpu_test|op.0101~16_combout ;
wire \cpu_test|op.0101~18_combout ;
wire \cpu_test|op.0101~19_combout ;
wire \cpu_test|op.0101~20_combout ;
wire \cpu_test|op.0101~17_combout ;
wire \cpu_test|op.0101~21_combout ;
wire \cpu_test|op.0101~23_combout ;
wire \cpu_test|op.0101~7_combout ;
wire \cpu_test|op.0101~30_combout ;
wire \cpu_test|op.0101~24_combout ;
wire \cpu_test|op.0101~25_combout ;
wire \cpu_test|op.0101~26_combout ;
wire \cpu_test|op.0101~27_combout ;
wire \cpu_test|op.0101~28_combout ;
wire \cpu_test|op.0101~29_combout ;
wire \cpu_test|Equal16~1_combout ;
wire \cpu_test|sel_RAM_mux~12_combout ;
wire \cpu_test|op~68_combout ;
wire \cpu_test|op~65_combout ;
wire \cpu_test|op~67_combout ;
wire \cpu_test|op~81_combout ;
wire \cpu_test|op~83_combout ;
wire \cpu_test|op~79_combout ;
wire \cpu_test|op~70_combout ;
wire \cpu_test|op~71_combout ;
wire \cpu_test|op~74_combout ;
wire \cpu_test|sel_RAM_mux~13_combout ;
wire \cpu_test|op~75_combout ;
wire \cpu_test|op~76_combout ;
wire \cpu_test|op~77_combout ;
wire \cpu_test|op~84_combout ;
wire \cpu_test|op.0011~0_combout ;
wire \cpu_test|Selector15~1_combout ;
wire \cpu_test|Selector10~4_combout ;
wire \cpu_test|Selector10~5_combout ;
wire \cpu_test|Decoder0~3_combout ;
wire \cpu_test|Decoder0~8_combout ;
wire \cpu_test|w_q~6_combout ;
wire \cpu_test|load_w~11_combout ;
wire \cpu_test|load_w~4_combout ;
wire \cpu_test|op~85_combout ;
wire \cpu_test|op~86_combout ;
wire \cpu_test|load_w~10_combout ;
wire \cpu_test|load_w~8_combout ;
wire \cpu_test|load_w~7_combout ;
wire \cpu_test|load_w~9_combout ;
wire \cpu_test|w_q[1]~3_combout ;
wire \cpu_test|databus[3]~6_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[17]~feeder_combout ;
wire \cpu_test|Decoder0~7_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[18]~feeder_combout ;
wire \cpu_test|op.1001~2_combout ;
wire \cpu_test|WideOr0~1_combout ;
wire \cpu_test|WideOr0~2_combout ;
wire \cpu_test|Decoder0~2_combout ;
wire \cpu_test|databus[0]~0_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu_test|Selector6~1_combout ;
wire \cpu_test|Selector6~2_combout ;
wire \cpu_test|mux1_out[1]~1_combout ;
wire \cpu_test|Selector14~3_combout ;
wire \cpu_test|Selector14~0_combout ;
wire \cpu_test|Selector14~1_combout ;
wire \cpu_test|Selector14~2_combout ;
wire \cpu_test|sel_RAM_mux~22_combout ;
wire \cpu_test|sel_RAM_mux~0_combout ;
wire \cpu_test|op.0000~19_combout ;
wire \cpu_test|op.0000~20_combout ;
wire \cpu_test|sel_RAM_mux~25_combout ;
wire \cpu_test|op.0000~17_combout ;
wire \cpu_test|op.0000~21_combout ;
wire \cpu_test|op.0000~18_combout ;
wire \cpu_test|op~17_combout ;
wire \cpu_test|op~101_combout ;
wire \cpu_test|Equal17~1_combout ;
wire \cpu_test|sel_RAM_mux~26_combout ;
wire \cpu_test|op~97_combout ;
wire \cpu_test|op.0001~0_combout ;
wire \cpu_test|Add1~2 ;
wire \cpu_test|Add1~3_combout ;
wire \cpu_test|Add2~2 ;
wire \cpu_test|Add2~3_combout ;
wire \cpu_test|Selector14~5_combout ;
wire \cpu_test|op~55_combout ;
wire \cpu_test|op~106_combout ;
wire \cpu_test|op.0110~0_combout ;
wire \cpu_test|Add3~2 ;
wire \cpu_test|Add3~3_combout ;
wire \cpu_test|Add4~2 ;
wire \cpu_test|Add4~3_combout ;
wire \cpu_test|Selector14~4_combout ;
wire \cpu_test|Selector14~6_combout ;
wire \cpu_test|Selector14~7_combout ;
wire \cpu_test|w_q~4_combout ;
wire \cpu_test|databus[1]~1_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu_test|Selector5~1_combout ;
wire \cpu_test|Selector5~2_combout ;
wire \cpu_test|mux1_out[2]~5_combout ;
wire \cpu_test|Selector13~0_combout ;
wire \cpu_test|Selector13~1_combout ;
wire \cpu_test|Selector13~2_combout ;
wire \cpu_test|Add4~4 ;
wire \cpu_test|Add4~5_combout ;
wire \cpu_test|Selector13~3_combout ;
wire \cpu_test|Add3~4 ;
wire \cpu_test|Add3~5_combout ;
wire \cpu_test|Add2~4 ;
wire \cpu_test|Add2~5_combout ;
wire \cpu_test|Selector13~5_combout ;
wire \cpu_test|mux1_out[6]~7_combout ;
wire \cpu_test|Add1~4 ;
wire \cpu_test|Add1~5_combout ;
wire \cpu_test|Selector13~4_combout ;
wire \cpu_test|Selector13~6_combout ;
wire \cpu_test|Selector13~7_combout ;
wire \cpu_test|w_q~5_combout ;
wire \cpu_test|databus[2]~5_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu_test|Selector4~1_combout ;
wire \cpu_test|Selector4~2_combout ;
wire \cpu_test|mux1_out[3]~6_combout ;
wire \cpu_test|Selector11~0_combout ;
wire \cpu_test|Add1~6 ;
wire \cpu_test|Add1~8 ;
wire \cpu_test|Add1~9_combout ;
wire \cpu_test|Selector11~1_combout ;
wire \cpu_test|Selector11~2_combout ;
wire \cpu_test|Add3~6 ;
wire \cpu_test|Add3~8 ;
wire \cpu_test|Add3~9_combout ;
wire \cpu_test|Add2~6 ;
wire \cpu_test|Add2~8 ;
wire \cpu_test|Add2~9_combout ;
wire \cpu_test|Selector11~6_combout ;
wire \cpu_test|Selector11~3_combout ;
wire \cpu_test|Selector11~4_combout ;
wire \cpu_test|Add4~6 ;
wire \cpu_test|Add4~8 ;
wire \cpu_test|Add4~9_combout ;
wire \cpu_test|Selector11~5_combout ;
wire \cpu_test|w_q~10_combout ;
wire \cpu_test|Selector11~7_combout ;
wire \cpu_test|databus[4]~2_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[16]~feeder_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu_test|Selector3~2_combout ;
wire \cpu_test|Selector3~3_combout ;
wire \cpu_test|mux1_out[4]~2_combout ;
wire \cpu_test|Add4~10 ;
wire \cpu_test|Add4~11_combout ;
wire \cpu_test|Selector10~6_combout ;
wire \cpu_test|Add1~10 ;
wire \cpu_test|Add1~11_combout ;
wire \cpu_test|Selector10~0_combout ;
wire \cpu_test|Selector10~2_combout ;
wire \cpu_test|Selector10~1_combout ;
wire \cpu_test|Add2~10 ;
wire \cpu_test|Add2~11_combout ;
wire \cpu_test|Selector10~3_combout ;
wire \cpu_test|Add3~10 ;
wire \cpu_test|Add3~11_combout ;
wire \cpu_test|Selector10~7_combout ;
wire \cpu_test|Selector10~8_combout ;
wire \cpu_test|w_q~7_combout ;
wire \cpu_test|databus[5]~4_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu_test|Selector2~1_combout ;
wire \cpu_test|Selector2~2_combout ;
wire \cpu_test|mux1_out[5]~4_combout ;
wire \cpu_test|Add3~12 ;
wire \cpu_test|Add3~13_combout ;
wire \cpu_test|Selector9~9_combout ;
wire \cpu_test|Selector9~4_combout ;
wire \cpu_test|Selector9~5_combout ;
wire \cpu_test|Selector9~6_combout ;
wire \cpu_test|Add1~12 ;
wire \cpu_test|Add1~13_combout ;
wire \cpu_test|Selector9~3_combout ;
wire \cpu_test|Selector9~7_combout ;
wire \cpu_test|Add2~12 ;
wire \cpu_test|Add2~13_combout ;
wire \cpu_test|Selector9~2_combout ;
wire \cpu_test|Selector9~11_combout ;
wire \cpu_test|Add4~12 ;
wire \cpu_test|Add4~13_combout ;
wire \cpu_test|Selector9~8_combout ;
wire \cpu_test|Selector9~10_combout ;
wire \cpu_test|w_q~8_combout ;
wire \cpu_test|databus[6]~7_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[14]~feeder_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu_test|Selector1~1_combout ;
wire \cpu_test|Selector1~2_combout ;
wire \cpu_test|Add4~14 ;
wire \cpu_test|Add4~15_combout ;
wire \cpu_test|Selector8~12_combout ;
wire \cpu_test|w_q~9_combout ;
wire \cpu_test|Selector8~7_combout ;
wire \cpu_test|Add3~14 ;
wire \cpu_test|Add3~15_combout ;
wire \cpu_test|Selector8~6_combout ;
wire \cpu_test|Selector8~8_combout ;
wire \cpu_test|Selector8~14_combout ;
wire \cpu_test|Selector8~9_combout ;
wire \cpu_test|Selector8~10_combout ;
wire \cpu_test|Add2~14 ;
wire \cpu_test|Add2~15_combout ;
wire \cpu_test|Selector8~11_combout ;
wire \cpu_test|Selector8~3_combout ;
wire \cpu_test|Add1~14 ;
wire \cpu_test|Add1~15_combout ;
wire \cpu_test|Selector8~4_combout ;
wire \cpu_test|Selector8~5_combout ;
wire \cpu_test|Selector8~13_combout ;
wire \cpu_test|databus[7]~3_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu_test|Selector0~1_combout ;
wire \cpu_test|Selector0~2_combout ;
wire \cpu_test|mux1_out[7]~3_combout ;
wire \cpu_test|Selector12~2_combout ;
wire \cpu_test|Selector12~0_combout ;
wire \cpu_test|Selector12~1_combout ;
wire \cpu_test|Selector12~3_combout ;
wire \cpu_test|Add1~7_combout ;
wire \cpu_test|Add2~7_combout ;
wire \cpu_test|Selector12~5_combout ;
wire \cpu_test|Add3~7_combout ;
wire \cpu_test|Add4~7_combout ;
wire \cpu_test|Selector12~4_combout ;
wire \cpu_test|Selector12~6_combout ;
wire \cpu_test|Selector12~7_combout ;
wire \cpu_test|Mux0~1_combout ;
wire \cpu_test|Mux0~2_combout ;
wire \cpu_test|Decoder0~0_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[20]~feeder_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu_test|Selector7~1_combout ;
wire \cpu_test|Selector7~2_combout ;
wire \cpu_test|Mux0~3_combout ;
wire \cpu_test|Mux0~4_combout ;
wire \cpu_test|btfsc_btfss_skip_bit~0_combout ;
wire \cpu_test|load_pc~3_combout ;
wire \cpu_test|load_pc~4_combout ;
wire \cpu_test|load_pc~1_combout ;
wire \cpu_test|load_pc~2_combout ;
wire \cpu_test|load_pc~5_combout ;
wire \cpu_test|load_pc~6_combout ;
wire \cpu_test|pc_q[2]~0_combout ;
wire \cpu_test|mar_q~4_combout ;
wire \cpu_test|ROM_unit|Equal2~1_combout ;
wire \cpu_test|ROM_unit|WideOr1~0_combout ;
wire \cpu_test|ir_q~63_combout ;
wire \cpu_test|sel_pc~0_combout ;
wire \cpu_test|pc_next[8]~16_combout ;
wire \cpu_test|Add0~6_combout ;
wire \cpu_test|mar_q~8_combout ;
wire \cpu_test|ir_q~31_combout ;
wire \cpu_test|ir_q~32_combout ;
wire \cpu_test|ir_q~29_combout ;
wire \cpu_test|ir_q~28_combout ;
wire \cpu_test|ir_q~60_combout ;
wire \cpu_test|ir_q~61_combout ;
wire \cpu_test|ir_q~23_combout ;
wire \cpu_test|ir_q~88_combout ;
wire \cpu_test|ir_q~73_combout ;
wire \cpu_test|ir_q~74_combout ;
wire \cpu_test|ir_q[0]~feeder_combout ;
wire \cpu_test|mux1_out[0]~0_combout ;
wire \cpu_test|Selector15~2_combout ;
wire \cpu_test|Selector15~3_combout ;
wire \cpu_test|Selector15~5_combout ;
wire \cpu_test|Add4~1_combout ;
wire \cpu_test|Selector15~4_combout ;
wire \cpu_test|Add3~1_combout ;
wire \cpu_test|Selector15~6_combout ;
wire \cpu_test|Add1~1_combout ;
wire \cpu_test|Add2~1_combout ;
wire \cpu_test|Selector15~7_combout ;
wire \cpu_test|Selector15~8_combout ;
wire \cpu_test|Selector15~9_combout ;
wire \cpu_test|w_q~2_combout ;
wire \cpu_test|port_b_out~0_combout ;
wire \cpu_test|port_b_out[0]~1_combout ;
wire \cpu_test|port_b_out~2_combout ;
wire \cpu_test|port_b_out~3_combout ;
wire \cpu_test|port_b_out~4_combout ;
wire \cpu_test|port_b_out~5_combout ;
wire \cpu_test|port_b_out~6_combout ;
wire \cpu_test|port_b_out~7_combout ;
wire \cpu_test|port_b_out~8_combout ;
wire [7:0] \cpu_test|port_b_out ;
wire [0:20] \cpu_test|RAM_unit|ram_rtl_0_bypass ;
wire [10:0] \cpu_test|mar_q ;
wire [10:0] \cpu_test|pc_q ;
wire [7:0] \cpu_test|w_q ;
wire [13:0] \cpu_test|ir_q ;

wire [35:0] \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a1  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a2  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a3  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a4  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a5  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a6  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a7  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneiii_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneiii_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneiii_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneiii_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneiii_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneiii_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneiii_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneiii_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneiii_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneiii_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneiii_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneiii_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneiii_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneiii_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneiii_io_obuf \LED[0]~output (
	.i(\cpu_test|port_b_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneiii_io_obuf \LED[1]~output (
	.i(\cpu_test|port_b_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneiii_io_obuf \LED[2]~output (
	.i(\cpu_test|port_b_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneiii_io_obuf \LED[3]~output (
	.i(\cpu_test|port_b_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneiii_io_obuf \LED[4]~output (
	.i(\cpu_test|port_b_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneiii_io_obuf \LED[5]~output (
	.i(\cpu_test|port_b_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneiii_io_obuf \LED[6]~output (
	.i(\cpu_test|port_b_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneiii_io_obuf \LED[7]~output (
	.i(\cpu_test|port_b_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneiii_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneiii_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiii_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneiii_io_ibuf \BTN[0]~input (
	.i(BTN[0]),
	.ibar(gnd),
	.o(\BTN[0]~input_o ));
// synopsys translate_off
defparam \BTN[0]~input .bus_hold = "false";
defparam \BTN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneiii_lcell_comb \cpu_test|ps.0000~feeder (
// Equation(s):
// \cpu_test|ps.0000~feeder_combout  = \BTN[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|ps.0000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps.0000~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|ps.0000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \cpu_test|ps.0000 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ps.0000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.0000 .is_wysiwyg = "true";
defparam \cpu_test|ps.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneiii_lcell_comb \cpu_test|pc_next[0]~0 (
// Equation(s):
// \cpu_test|pc_next[0]~0_combout  = \cpu_test|pc_q [0] $ (VCC)
// \cpu_test|pc_next[0]~1  = CARRY(\cpu_test|pc_q [0])

	.dataa(gnd),
	.datab(\cpu_test|pc_q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_test|pc_next[0]~0_combout ),
	.cout(\cpu_test|pc_next[0]~1 ));
// synopsys translate_off
defparam \cpu_test|pc_next[0]~0 .lut_mask = 16'h33CC;
defparam \cpu_test|pc_next[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneiii_lcell_comb \cpu_test|Add0~3 (
// Equation(s):
// \cpu_test|Add0~3_combout  = (\cpu_test|sel_pc~0_combout  & (\cpu_test|ir_q [0])) # (!\cpu_test|sel_pc~0_combout  & ((\cpu_test|pc_next[0]~0_combout )))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [0]),
	.datac(\cpu_test|pc_next[0]~0_combout ),
	.datad(\cpu_test|sel_pc~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add0~3 .lut_mask = 16'hCCF0;
defparam \cpu_test|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneiii_lcell_comb \cpu_test|ps~17 (
// Equation(s):
// \cpu_test|ps~17_combout  = (\BTN[0]~input_o  & \cpu_test|ps.T4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|ps.T4~q ),
	.cin(gnd),
	.combout(\cpu_test|ps~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~17 .lut_mask = 16'hF000;
defparam \cpu_test|ps~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N7
dffeas \cpu_test|ps.T5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ps~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T5 .is_wysiwyg = "true";
defparam \cpu_test|ps.T5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneiii_lcell_comb \cpu_test|ps~16 (
// Equation(s):
// \cpu_test|ps~16_combout  = (\BTN[0]~input_o  & \cpu_test|ps.T5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|ps.T5~q ),
	.cin(gnd),
	.combout(\cpu_test|ps~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~16 .lut_mask = 16'hF000;
defparam \cpu_test|ps~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N21
dffeas \cpu_test|ps.T6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ps~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T6 .is_wysiwyg = "true";
defparam \cpu_test|ps.T6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneiii_lcell_comb \cpu_test|ns~0 (
// Equation(s):
// \cpu_test|ns~0_combout  = (\cpu_test|ps.T6~q ) # (!\cpu_test|ps.0000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ps.T6~q ),
	.cin(gnd),
	.combout(\cpu_test|ns~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ns~0 .lut_mask = 16'hFF0F;
defparam \cpu_test|ns~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N29
dffeas \cpu_test|ps.T1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ns~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T1 .is_wysiwyg = "true";
defparam \cpu_test|ps.T1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneiii_lcell_comb \cpu_test|ps~15 (
// Equation(s):
// \cpu_test|ps~15_combout  = (\BTN[0]~input_o  & \cpu_test|ps.T1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|ps.T1~q ),
	.cin(gnd),
	.combout(\cpu_test|ps~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~15 .lut_mask = 16'hF000;
defparam \cpu_test|ps~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N17
dffeas \cpu_test|ps.T2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ps~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T2 .is_wysiwyg = "true";
defparam \cpu_test|ps.T2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneiii_lcell_comb \cpu_test|ps~14 (
// Equation(s):
// \cpu_test|ps~14_combout  = (\cpu_test|ps.T2~q  & \BTN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ps.T2~q ),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|ps~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~14 .lut_mask = 16'hF000;
defparam \cpu_test|ps~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \cpu_test|ps.T3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ps~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T3 .is_wysiwyg = "true";
defparam \cpu_test|ps.T3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneiii_lcell_comb \cpu_test|ps~13 (
// Equation(s):
// \cpu_test|ps~13_combout  = (\BTN[0]~input_o  & \cpu_test|ps.T3~q )

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ps.T3~q ),
	.cin(gnd),
	.combout(\cpu_test|ps~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~13 .lut_mask = 16'hAA00;
defparam \cpu_test|ps~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \cpu_test|ps.T4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ps~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T4 .is_wysiwyg = "true";
defparam \cpu_test|ps.T4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal17~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal17~0_combout  = (\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal16~0_combout  & (!\cpu_test|mar_q [2] & \cpu_test|ROM_unit|Equal0~1_combout )))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|ROM_unit|Equal16~0_combout ),
	.datac(\cpu_test|mar_q [2]),
	.datad(\cpu_test|ROM_unit|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal17~0 .lut_mask = 16'h0800;
defparam \cpu_test|ROM_unit|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal8~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal8~0_combout  = (\cpu_test|mar_q [3] & !\cpu_test|mar_q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal8~0 .lut_mask = 16'h00F0;
defparam \cpu_test|ROM_unit|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneiii_lcell_comb \cpu_test|pc_next[1]~2 (
// Equation(s):
// \cpu_test|pc_next[1]~2_combout  = (\cpu_test|pc_q [1] & (!\cpu_test|pc_next[0]~1 )) # (!\cpu_test|pc_q [1] & ((\cpu_test|pc_next[0]~1 ) # (GND)))
// \cpu_test|pc_next[1]~3  = CARRY((!\cpu_test|pc_next[0]~1 ) # (!\cpu_test|pc_q [1]))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[0]~1 ),
	.combout(\cpu_test|pc_next[1]~2_combout ),
	.cout(\cpu_test|pc_next[1]~3 ));
// synopsys translate_off
defparam \cpu_test|pc_next[1]~2 .lut_mask = 16'h3C3F;
defparam \cpu_test|pc_next[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneiii_lcell_comb \cpu_test|mar_q~5 (
// Equation(s):
// \cpu_test|mar_q~5_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [1])

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [1]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~5 .lut_mask = 16'hAA00;
defparam \cpu_test|mar_q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneiii_lcell_comb \cpu_test|mar_q[7]~1 (
// Equation(s):
// \cpu_test|mar_q[7]~1_combout  = (\cpu_test|ps.T1~q ) # (!\BTN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|ps.T1~q ),
	.cin(gnd),
	.combout(\cpu_test|mar_q[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q[7]~1 .lut_mask = 16'hFF0F;
defparam \cpu_test|mar_q[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \cpu_test|mar_q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[1] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneiii_lcell_comb \cpu_test|ir_q~90 (
// Equation(s):
// \cpu_test|ir_q~90_combout  = (\cpu_test|mar_q [0] & ((\cpu_test|mar_q [2]) # ((!\cpu_test|mar_q [4] & !\cpu_test|mar_q [1])))) # (!\cpu_test|mar_q [0] & ((\cpu_test|mar_q [4] & (!\cpu_test|mar_q [1])) # (!\cpu_test|mar_q [4] & ((\cpu_test|mar_q [1]) # 
// (!\cpu_test|mar_q [2])))))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|mar_q [1]),
	.datac(\cpu_test|mar_q [0]),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~90 .lut_mask = 16'hF617;
defparam \cpu_test|ir_q~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneiii_lcell_comb \cpu_test|ir_q~91 (
// Equation(s):
// \cpu_test|ir_q~91_combout  = (\cpu_test|ir_q~90_combout ) # (\cpu_test|mar_q [3] $ (((\cpu_test|mar_q [1]) # (!\cpu_test|mar_q [0]))))

	.dataa(\cpu_test|ir_q~90_combout ),
	.datab(\cpu_test|mar_q [0]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [1]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~91 .lut_mask = 16'hAFEB;
defparam \cpu_test|ir_q~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneiii_lcell_comb \cpu_test|ir_q~5 (
// Equation(s):
// \cpu_test|ir_q~5_combout  = (\cpu_test|mar_q [10]) # ((\cpu_test|mar_q [5]) # ((\cpu_test|mar_q [9]) # (\cpu_test|ir_q~91_combout )))

	.dataa(\cpu_test|mar_q [10]),
	.datab(\cpu_test|mar_q [5]),
	.datac(\cpu_test|mar_q [9]),
	.datad(\cpu_test|ir_q~91_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~5 .lut_mask = 16'hFFFE;
defparam \cpu_test|ir_q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneiii_lcell_comb \cpu_test|mar_q~7 (
// Equation(s):
// \cpu_test|mar_q~7_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [7])

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [7]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~7 .lut_mask = 16'hAA00;
defparam \cpu_test|mar_q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \cpu_test|mar_q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[7] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneiii_lcell_comb \cpu_test|mar_q~6 (
// Equation(s):
// \cpu_test|mar_q~6_combout  = (\cpu_test|pc_q [6] & \BTN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|pc_q [6]),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|mar_q~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~6 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \cpu_test|mar_q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[6] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneiii_lcell_comb \cpu_test|ir_q~87 (
// Equation(s):
// \cpu_test|ir_q~87_combout  = (\cpu_test|ir_q~5_combout ) # ((\cpu_test|mar_q [7]) # ((\cpu_test|mar_q [8]) # (\cpu_test|mar_q [6])))

	.dataa(\cpu_test|ir_q~5_combout ),
	.datab(\cpu_test|mar_q [7]),
	.datac(\cpu_test|mar_q [8]),
	.datad(\cpu_test|mar_q [6]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~87 .lut_mask = 16'hFFFE;
defparam \cpu_test|ir_q~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal24~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal24~0_combout  = (\cpu_test|mar_q [3] & \cpu_test|mar_q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal24~0 .lut_mask = 16'hF000;
defparam \cpu_test|ROM_unit|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal0~2 (
// Equation(s):
// \cpu_test|ROM_unit|Equal0~2_combout  = (!\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal0~1_combout  & !\cpu_test|mar_q [2]))

	.dataa(\cpu_test|mar_q [0]),
	.datab(gnd),
	.datac(\cpu_test|ROM_unit|Equal0~1_combout ),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal0~2 .lut_mask = 16'h0050;
defparam \cpu_test|ROM_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal7~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal7~0_combout  = (\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal2~0_combout  & \cpu_test|mar_q [2]))

	.dataa(\cpu_test|mar_q [0]),
	.datab(gnd),
	.datac(\cpu_test|ROM_unit|Equal2~0_combout ),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal7~0 .lut_mask = 16'hA000;
defparam \cpu_test|ROM_unit|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideOr11~0 (
// Equation(s):
// \cpu_test|ROM_unit|WideOr11~0_combout  = (\cpu_test|ROM_unit|Equal0~2_combout  & (!\cpu_test|ROM_unit|Equal8~0_combout  & ((!\cpu_test|ROM_unit|Equal7~0_combout ) # (!\cpu_test|ROM_unit|Equal16~0_combout )))) # (!\cpu_test|ROM_unit|Equal0~2_combout  & 
// (((!\cpu_test|ROM_unit|Equal7~0_combout )) # (!\cpu_test|ROM_unit|Equal16~0_combout )))

	.dataa(\cpu_test|ROM_unit|Equal0~2_combout ),
	.datab(\cpu_test|ROM_unit|Equal16~0_combout ),
	.datac(\cpu_test|ROM_unit|Equal8~0_combout ),
	.datad(\cpu_test|ROM_unit|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideOr11~0 .lut_mask = 16'h135F;
defparam \cpu_test|ROM_unit|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal0~3 (
// Equation(s):
// \cpu_test|ROM_unit|Equal0~3_combout  = (!\cpu_test|mar_q [3] & !\cpu_test|mar_q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal0~3 .lut_mask = 16'h000F;
defparam \cpu_test|ROM_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal1~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal1~0_combout  = (\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal0~3_combout  & (\cpu_test|ROM_unit|Equal0~1_combout  & !\cpu_test|mar_q [2])))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|ROM_unit|Equal0~3_combout ),
	.datac(\cpu_test|ROM_unit|Equal0~1_combout ),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal1~0 .lut_mask = 16'h0080;
defparam \cpu_test|ROM_unit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideOr11~1 (
// Equation(s):
// \cpu_test|ROM_unit|WideOr11~1_combout  = ((\cpu_test|ROM_unit|Equal1~0_combout ) # ((\cpu_test|ROM_unit|Equal4~0_combout  & \cpu_test|ROM_unit|Equal24~0_combout ))) # (!\cpu_test|ROM_unit|WideOr11~0_combout )

	.dataa(\cpu_test|ROM_unit|Equal4~0_combout ),
	.datab(\cpu_test|ROM_unit|Equal24~0_combout ),
	.datac(\cpu_test|ROM_unit|WideOr11~0_combout ),
	.datad(\cpu_test|ROM_unit|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideOr11~1 .lut_mask = 16'hFF8F;
defparam \cpu_test|ROM_unit|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneiii_lcell_comb \cpu_test|ir_q~75 (
// Equation(s):
// \cpu_test|ir_q~75_combout  = (\cpu_test|ps.T3~q  & (((\cpu_test|ROM_unit|WideOr11~1_combout ) # (\cpu_test|ROM_unit|Equal15~0_combout )) # (!\cpu_test|ir_q~87_combout )))

	.dataa(\cpu_test|ir_q~87_combout ),
	.datab(\cpu_test|ROM_unit|WideOr11~1_combout ),
	.datac(\cpu_test|ROM_unit|Equal15~0_combout ),
	.datad(\cpu_test|ps.T3~q ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~75 .lut_mask = 16'hFD00;
defparam \cpu_test|ir_q~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneiii_lcell_comb \cpu_test|ir_q~76 (
// Equation(s):
// \cpu_test|ir_q~76_combout  = (\cpu_test|ps.0000~q  & ((\cpu_test|ir_q~75_combout ) # ((!\cpu_test|ps.T3~q  & \cpu_test|ir_q [1]))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\cpu_test|ps.0000~q ),
	.datac(\cpu_test|ir_q [1]),
	.datad(\cpu_test|ir_q~75_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~76 .lut_mask = 16'hCC40;
defparam \cpu_test|ir_q~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \cpu_test|ir_q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[1] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneiii_lcell_comb \cpu_test|Add0~4 (
// Equation(s):
// \cpu_test|Add0~4_combout  = (\cpu_test|sel_pc~0_combout  & ((\cpu_test|ir_q [1]))) # (!\cpu_test|sel_pc~0_combout  & (\cpu_test|pc_next[1]~2_combout ))

	.dataa(\cpu_test|pc_next[1]~2_combout ),
	.datab(\cpu_test|ir_q [1]),
	.datac(gnd),
	.datad(\cpu_test|sel_pc~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add0~4 .lut_mask = 16'hCCAA;
defparam \cpu_test|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \cpu_test|pc_q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[1] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneiii_lcell_comb \cpu_test|pc_next[2]~4 (
// Equation(s):
// \cpu_test|pc_next[2]~4_combout  = (\cpu_test|pc_q [2] & (\cpu_test|pc_next[1]~3  $ (GND))) # (!\cpu_test|pc_q [2] & (!\cpu_test|pc_next[1]~3  & VCC))
// \cpu_test|pc_next[2]~5  = CARRY((\cpu_test|pc_q [2] & !\cpu_test|pc_next[1]~3 ))

	.dataa(\cpu_test|pc_q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[1]~3 ),
	.combout(\cpu_test|pc_next[2]~4_combout ),
	.cout(\cpu_test|pc_next[2]~5 ));
// synopsys translate_off
defparam \cpu_test|pc_next[2]~4 .lut_mask = 16'hA50A;
defparam \cpu_test|pc_next[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneiii_lcell_comb \cpu_test|pc_next[3]~6 (
// Equation(s):
// \cpu_test|pc_next[3]~6_combout  = (\cpu_test|pc_q [3] & (!\cpu_test|pc_next[2]~5 )) # (!\cpu_test|pc_q [3] & ((\cpu_test|pc_next[2]~5 ) # (GND)))
// \cpu_test|pc_next[3]~7  = CARRY((!\cpu_test|pc_next[2]~5 ) # (!\cpu_test|pc_q [3]))

	.dataa(\cpu_test|pc_q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[2]~5 ),
	.combout(\cpu_test|pc_next[3]~6_combout ),
	.cout(\cpu_test|pc_next[3]~7 ));
// synopsys translate_off
defparam \cpu_test|pc_next[3]~6 .lut_mask = 16'h5A5F;
defparam \cpu_test|pc_next[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneiii_lcell_comb \cpu_test|pc_next[4]~8 (
// Equation(s):
// \cpu_test|pc_next[4]~8_combout  = (\cpu_test|pc_q [4] & (\cpu_test|pc_next[3]~7  $ (GND))) # (!\cpu_test|pc_q [4] & (!\cpu_test|pc_next[3]~7  & VCC))
// \cpu_test|pc_next[4]~9  = CARRY((\cpu_test|pc_q [4] & !\cpu_test|pc_next[3]~7 ))

	.dataa(\cpu_test|pc_q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[3]~7 ),
	.combout(\cpu_test|pc_next[4]~8_combout ),
	.cout(\cpu_test|pc_next[4]~9 ));
// synopsys translate_off
defparam \cpu_test|pc_next[4]~8 .lut_mask = 16'hA50A;
defparam \cpu_test|pc_next[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneiii_lcell_comb \cpu_test|pc_next[5]~10 (
// Equation(s):
// \cpu_test|pc_next[5]~10_combout  = (\cpu_test|pc_q [5] & (!\cpu_test|pc_next[4]~9 )) # (!\cpu_test|pc_q [5] & ((\cpu_test|pc_next[4]~9 ) # (GND)))
// \cpu_test|pc_next[5]~11  = CARRY((!\cpu_test|pc_next[4]~9 ) # (!\cpu_test|pc_q [5]))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[4]~9 ),
	.combout(\cpu_test|pc_next[5]~10_combout ),
	.cout(\cpu_test|pc_next[5]~11 ));
// synopsys translate_off
defparam \cpu_test|pc_next[5]~10 .lut_mask = 16'h3C3F;
defparam \cpu_test|pc_next[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneiii_lcell_comb \cpu_test|pc_next[6]~12 (
// Equation(s):
// \cpu_test|pc_next[6]~12_combout  = (\cpu_test|pc_q [6] & (\cpu_test|pc_next[5]~11  $ (GND))) # (!\cpu_test|pc_q [6] & (!\cpu_test|pc_next[5]~11  & VCC))
// \cpu_test|pc_next[6]~13  = CARRY((\cpu_test|pc_q [6] & !\cpu_test|pc_next[5]~11 ))

	.dataa(\cpu_test|pc_q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[5]~11 ),
	.combout(\cpu_test|pc_next[6]~12_combout ),
	.cout(\cpu_test|pc_next[6]~13 ));
// synopsys translate_off
defparam \cpu_test|pc_next[6]~12 .lut_mask = 16'hA50A;
defparam \cpu_test|pc_next[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneiii_lcell_comb \cpu_test|Selector16~0 (
// Equation(s):
// \cpu_test|Selector16~0_combout  = (\cpu_test|ps.T2~q ) # ((\cpu_test|ps.T4~q  & \cpu_test|load_pc~6_combout ))

	.dataa(gnd),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|ps.T2~q ),
	.datad(\cpu_test|load_pc~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector16~0 .lut_mask = 16'hFCF0;
defparam \cpu_test|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneiii_lcell_comb \cpu_test|pc_q~1 (
// Equation(s):
// \cpu_test|pc_q~1_combout  = (\cpu_test|Selector16~0_combout  & (\cpu_test|pc_next[6]~12_combout  & (!\cpu_test|sel_pc~0_combout ))) # (!\cpu_test|Selector16~0_combout  & (((\cpu_test|pc_q [6]))))

	.dataa(\cpu_test|pc_next[6]~12_combout ),
	.datab(\cpu_test|sel_pc~0_combout ),
	.datac(\cpu_test|pc_q [6]),
	.datad(\cpu_test|Selector16~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~1 .lut_mask = 16'h22F0;
defparam \cpu_test|pc_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \cpu_test|pc_q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|pc_q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[6] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneiii_lcell_comb \cpu_test|pc_next[7]~14 (
// Equation(s):
// \cpu_test|pc_next[7]~14_combout  = (\cpu_test|pc_q [7] & (!\cpu_test|pc_next[6]~13 )) # (!\cpu_test|pc_q [7] & ((\cpu_test|pc_next[6]~13 ) # (GND)))
// \cpu_test|pc_next[7]~15  = CARRY((!\cpu_test|pc_next[6]~13 ) # (!\cpu_test|pc_q [7]))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[6]~13 ),
	.combout(\cpu_test|pc_next[7]~14_combout ),
	.cout(\cpu_test|pc_next[7]~15 ));
// synopsys translate_off
defparam \cpu_test|pc_next[7]~14 .lut_mask = 16'h3C3F;
defparam \cpu_test|pc_next[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal0~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal0~0_combout  = (!\cpu_test|mar_q [8] & (!\cpu_test|mar_q [9] & (!\cpu_test|mar_q [7] & !\cpu_test|mar_q [6])))

	.dataa(\cpu_test|mar_q [8]),
	.datab(\cpu_test|mar_q [9]),
	.datac(\cpu_test|mar_q [7]),
	.datad(\cpu_test|mar_q [6]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu_test|ROM_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal32~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal32~0_combout  = (!\cpu_test|mar_q [10] & (\cpu_test|ROM_unit|Equal0~0_combout  & (\cpu_test|ROM_unit|Equal0~3_combout  & \cpu_test|mar_q [5])))

	.dataa(\cpu_test|mar_q [10]),
	.datab(\cpu_test|ROM_unit|Equal0~0_combout ),
	.datac(\cpu_test|ROM_unit|Equal0~3_combout ),
	.datad(\cpu_test|mar_q [5]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal32~0 .lut_mask = 16'h4000;
defparam \cpu_test|ROM_unit|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal33~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal33~0_combout  = (\cpu_test|ROM_unit|Equal32~0_combout  & (!\cpu_test|mar_q [2] & (!\cpu_test|mar_q [1] & \cpu_test|mar_q [0])))

	.dataa(\cpu_test|ROM_unit|Equal32~0_combout ),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|mar_q [1]),
	.datad(\cpu_test|mar_q [0]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal33~0 .lut_mask = 16'h0200;
defparam \cpu_test|ROM_unit|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal3~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal3~0_combout  = (\cpu_test|mar_q [0] & (!\cpu_test|mar_q [2] & \cpu_test|ROM_unit|Equal2~0_combout ))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|mar_q [2]),
	.datac(gnd),
	.datad(\cpu_test|ROM_unit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal3~0 .lut_mask = 16'h2200;
defparam \cpu_test|ROM_unit|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideOr2~3 (
// Equation(s):
// \cpu_test|ROM_unit|WideOr2~3_combout  = ((\cpu_test|mar_q [2]) # (!\cpu_test|mar_q [1])) # (!\cpu_test|ROM_unit|Equal32~0_combout )

	.dataa(\cpu_test|ROM_unit|Equal32~0_combout ),
	.datab(gnd),
	.datac(\cpu_test|mar_q [1]),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideOr2~3 .lut_mask = 16'hFF5F;
defparam \cpu_test|ROM_unit|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideOr2~5 (
// Equation(s):
// \cpu_test|ROM_unit|WideOr2~5_combout  = (\cpu_test|ROM_unit|WideOr2~3_combout  & (((\cpu_test|mar_q [3]) # (!\cpu_test|ROM_unit|Equal3~0_combout )) # (!\cpu_test|mar_q [4])))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|mar_q [3]),
	.datac(\cpu_test|ROM_unit|Equal3~0_combout ),
	.datad(\cpu_test|ROM_unit|WideOr2~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideOr2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideOr2~5 .lut_mask = 16'hDF00;
defparam \cpu_test|ROM_unit|WideOr2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneiii_lcell_comb \cpu_test|ir_q~71 (
// Equation(s):
// \cpu_test|ir_q~71_combout  = (\cpu_test|ROM_unit|WideOr2~5_combout  & (\cpu_test|ROM_unit|WideOr2~2_combout  & (!\cpu_test|ROM_unit|Equal1~0_combout  & \cpu_test|ROM_unit|WideOr1~0_combout )))

	.dataa(\cpu_test|ROM_unit|WideOr2~5_combout ),
	.datab(\cpu_test|ROM_unit|WideOr2~2_combout ),
	.datac(\cpu_test|ROM_unit|Equal1~0_combout ),
	.datad(\cpu_test|ROM_unit|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~71 .lut_mask = 16'h0800;
defparam \cpu_test|ir_q~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneiii_lcell_comb \cpu_test|ir_q~72 (
// Equation(s):
// \cpu_test|ir_q~72_combout  = (!\cpu_test|ROM_unit|Equal33~0_combout  & (\cpu_test|ir_q~86_combout  & \cpu_test|ir_q~71_combout ))

	.dataa(\cpu_test|ROM_unit|Equal33~0_combout ),
	.datab(gnd),
	.datac(\cpu_test|ir_q~86_combout ),
	.datad(\cpu_test|ir_q~71_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~72 .lut_mask = 16'h5000;
defparam \cpu_test|ir_q~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneiii_lcell_comb \cpu_test|ir_q~85 (
// Equation(s):
// \cpu_test|ir_q~85_combout  = (\cpu_test|ROM_unit|WideNor0~combout  & (\cpu_test|ps.0000~q  & \cpu_test|ir_q~72_combout ))

	.dataa(gnd),
	.datab(\cpu_test|ROM_unit|WideNor0~combout ),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ir_q~72_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~85 .lut_mask = 16'hC000;
defparam \cpu_test|ir_q~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneiii_lcell_comb \cpu_test|ir_q[8]~64 (
// Equation(s):
// \cpu_test|ir_q[8]~64_combout  = (\cpu_test|ps.T3~q ) # (!\cpu_test|ps.0000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ps.T3~q ),
	.cin(gnd),
	.combout(\cpu_test|ir_q[8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q[8]~64 .lut_mask = 16'hFF0F;
defparam \cpu_test|ir_q[8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \cpu_test|ir_q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[7] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneiii_lcell_comb \cpu_test|Add0~5 (
// Equation(s):
// \cpu_test|Add0~5_combout  = (\cpu_test|sel_pc~0_combout  & ((\cpu_test|ir_q [7]))) # (!\cpu_test|sel_pc~0_combout  & (\cpu_test|pc_next[7]~14_combout ))

	.dataa(\cpu_test|sel_pc~0_combout ),
	.datab(\cpu_test|pc_next[7]~14_combout ),
	.datac(\cpu_test|ir_q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add0~5 .lut_mask = 16'hE4E4;
defparam \cpu_test|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \cpu_test|pc_q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[7] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneiii_lcell_comb \cpu_test|pc_next[8]~16 (
// Equation(s):
// \cpu_test|pc_next[8]~16_combout  = (\cpu_test|pc_q [8] & (\cpu_test|pc_next[7]~15  $ (GND))) # (!\cpu_test|pc_q [8] & (!\cpu_test|pc_next[7]~15  & VCC))
// \cpu_test|pc_next[8]~17  = CARRY((\cpu_test|pc_q [8] & !\cpu_test|pc_next[7]~15 ))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[7]~15 ),
	.combout(\cpu_test|pc_next[8]~16_combout ),
	.cout(\cpu_test|pc_next[8]~17 ));
// synopsys translate_off
defparam \cpu_test|pc_next[8]~16 .lut_mask = 16'hC30C;
defparam \cpu_test|pc_next[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneiii_lcell_comb \cpu_test|pc_next[9]~18 (
// Equation(s):
// \cpu_test|pc_next[9]~18_combout  = (\cpu_test|pc_q [9] & (!\cpu_test|pc_next[8]~17 )) # (!\cpu_test|pc_q [9] & ((\cpu_test|pc_next[8]~17 ) # (GND)))
// \cpu_test|pc_next[9]~19  = CARRY((!\cpu_test|pc_next[8]~17 ) # (!\cpu_test|pc_q [9]))

	.dataa(\cpu_test|pc_q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[8]~17 ),
	.combout(\cpu_test|pc_next[9]~18_combout ),
	.cout(\cpu_test|pc_next[9]~19 ));
// synopsys translate_off
defparam \cpu_test|pc_next[9]~18 .lut_mask = 16'h5A5F;
defparam \cpu_test|pc_next[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal20~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal20~0_combout  = (!\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal0~1_combout  & (\cpu_test|mar_q [2] & \cpu_test|ROM_unit|Equal16~0_combout )))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|ROM_unit|Equal0~1_combout ),
	.datac(\cpu_test|mar_q [2]),
	.datad(\cpu_test|ROM_unit|Equal16~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal20~0 .lut_mask = 16'h4000;
defparam \cpu_test|ROM_unit|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideNor0~61 (
// Equation(s):
// \cpu_test|ROM_unit|WideNor0~61_combout  = (\cpu_test|mar_q [2] & ((\cpu_test|mar_q [4] $ (\cpu_test|mar_q [0])) # (!\cpu_test|mar_q [3]))) # (!\cpu_test|mar_q [2] & ((\cpu_test|mar_q [0] $ (\cpu_test|mar_q [3])) # (!\cpu_test|mar_q [4])))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|mar_q [0]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideNor0~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideNor0~61 .lut_mask = 16'h6F7D;
defparam \cpu_test|ROM_unit|WideNor0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideNor0~62 (
// Equation(s):
// \cpu_test|ROM_unit|WideNor0~62_combout  = (\cpu_test|ROM_unit|WideNor0~61_combout ) # ((!\cpu_test|mar_q [1] & (\cpu_test|mar_q [3] & !\cpu_test|mar_q [2])))

	.dataa(\cpu_test|ROM_unit|WideNor0~61_combout ),
	.datab(\cpu_test|mar_q [1]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideNor0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideNor0~62 .lut_mask = 16'hAABA;
defparam \cpu_test|ROM_unit|WideNor0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideNor0~5 (
// Equation(s):
// \cpu_test|ROM_unit|WideNor0~5_combout  = (\cpu_test|mar_q [10]) # ((\cpu_test|ROM_unit|WideNor0~62_combout ) # ((\cpu_test|mar_q [9]) # (\cpu_test|mar_q [5])))

	.dataa(\cpu_test|mar_q [10]),
	.datab(\cpu_test|ROM_unit|WideNor0~62_combout ),
	.datac(\cpu_test|mar_q [9]),
	.datad(\cpu_test|mar_q [5]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideNor0~5 .lut_mask = 16'hFFFE;
defparam \cpu_test|ROM_unit|WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideNor0~60 (
// Equation(s):
// \cpu_test|ROM_unit|WideNor0~60_combout  = (\cpu_test|mar_q [8]) # ((\cpu_test|mar_q [6]) # ((\cpu_test|mar_q [7]) # (\cpu_test|ROM_unit|WideNor0~5_combout )))

	.dataa(\cpu_test|mar_q [8]),
	.datab(\cpu_test|mar_q [6]),
	.datac(\cpu_test|mar_q [7]),
	.datad(\cpu_test|ROM_unit|WideNor0~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideNor0~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideNor0~60 .lut_mask = 16'hFFFE;
defparam \cpu_test|ROM_unit|WideNor0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneiii_lcell_comb \cpu_test|ir_q~84 (
// Equation(s):
// \cpu_test|ir_q~84_combout  = (\cpu_test|ps.0000~q  & ((\cpu_test|ROM_unit|Equal20~0_combout ) # (!\cpu_test|ROM_unit|WideNor0~60_combout )))

	.dataa(gnd),
	.datab(\cpu_test|ROM_unit|Equal20~0_combout ),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ROM_unit|WideNor0~60_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~84 .lut_mask = 16'hC0F0;
defparam \cpu_test|ir_q~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \cpu_test|ir_q[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[9] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneiii_lcell_comb \cpu_test|Add0~7 (
// Equation(s):
// \cpu_test|Add0~7_combout  = (\cpu_test|sel_pc~0_combout  & ((\cpu_test|ir_q [9]))) # (!\cpu_test|sel_pc~0_combout  & (\cpu_test|pc_next[9]~18_combout ))

	.dataa(\cpu_test|sel_pc~0_combout ),
	.datab(\cpu_test|pc_next[9]~18_combout ),
	.datac(\cpu_test|ir_q [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add0~7 .lut_mask = 16'hE4E4;
defparam \cpu_test|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \cpu_test|pc_q[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Add0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[9] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneiii_lcell_comb \cpu_test|mar_q~9 (
// Equation(s):
// \cpu_test|mar_q~9_combout  = (\cpu_test|pc_q [9] & \BTN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|pc_q [9]),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|mar_q~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~9 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \cpu_test|mar_q[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[9] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideNor0~44 (
// Equation(s):
// \cpu_test|ROM_unit|WideNor0~44_combout  = (!\cpu_test|mar_q [3] & (!\cpu_test|mar_q [4] & ((!\cpu_test|mar_q [1]) # (!\cpu_test|mar_q [2]))))

	.dataa(\cpu_test|mar_q [2]),
	.datab(\cpu_test|mar_q [1]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideNor0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideNor0~44 .lut_mask = 16'h0007;
defparam \cpu_test|ROM_unit|WideNor0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideNor0~41 (
// Equation(s):
// \cpu_test|ROM_unit|WideNor0~41_combout  = (!\cpu_test|mar_q [10] & (!\cpu_test|mar_q [9] & ((\cpu_test|ROM_unit|WideNor0~44_combout ) # (!\cpu_test|mar_q [5]))))

	.dataa(\cpu_test|mar_q [10]),
	.datab(\cpu_test|mar_q [5]),
	.datac(\cpu_test|mar_q [9]),
	.datad(\cpu_test|ROM_unit|WideNor0~44_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideNor0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideNor0~41 .lut_mask = 16'h0501;
defparam \cpu_test|ROM_unit|WideNor0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideNor0 (
// Equation(s):
// \cpu_test|ROM_unit|WideNor0~combout  = (\cpu_test|ROM_unit|WideNor0~41_combout  & (!\cpu_test|mar_q [6] & (!\cpu_test|mar_q [7] & !\cpu_test|mar_q [8])))

	.dataa(\cpu_test|ROM_unit|WideNor0~41_combout ),
	.datab(\cpu_test|mar_q [6]),
	.datac(\cpu_test|mar_q [7]),
	.datad(\cpu_test|mar_q [8]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideNor0 .lut_mask = 16'h0002;
defparam \cpu_test|ROM_unit|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneiii_lcell_comb \cpu_test|ir_q~82 (
// Equation(s):
// \cpu_test|ir_q~82_combout  = (\cpu_test|ps.T3~q  & (\cpu_test|ROM_unit|WideNor0~combout  & (\cpu_test|ir_q~70_combout  & \cpu_test|ir_q~71_combout )))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\cpu_test|ROM_unit|WideNor0~combout ),
	.datac(\cpu_test|ir_q~70_combout ),
	.datad(\cpu_test|ir_q~71_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~82 .lut_mask = 16'h8000;
defparam \cpu_test|ir_q~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneiii_lcell_comb \cpu_test|ir_q~83 (
// Equation(s):
// \cpu_test|ir_q~83_combout  = (\cpu_test|ps.0000~q  & ((\cpu_test|ir_q~82_combout ) # ((!\cpu_test|ps.T3~q  & \cpu_test|ir_q [5]))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\cpu_test|ir_q [5]),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ir_q~82_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~83 .lut_mask = 16'hF040;
defparam \cpu_test|ir_q~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \cpu_test|ir_q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~83_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[5] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneiii_lcell_comb \cpu_test|Add0~8 (
// Equation(s):
// \cpu_test|Add0~8_combout  = (\cpu_test|sel_pc~0_combout  & (\cpu_test|ir_q [5])) # (!\cpu_test|sel_pc~0_combout  & ((\cpu_test|pc_next[5]~10_combout )))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [5]),
	.datac(\cpu_test|pc_next[5]~10_combout ),
	.datad(\cpu_test|sel_pc~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add0~8 .lut_mask = 16'hCCF0;
defparam \cpu_test|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \cpu_test|pc_q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[5] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneiii_lcell_comb \cpu_test|mar_q~10 (
// Equation(s):
// \cpu_test|mar_q~10_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [5])

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [5]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~10 .lut_mask = 16'hAA00;
defparam \cpu_test|mar_q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \cpu_test|mar_q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[5] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal2~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal2~0_combout  = (!\cpu_test|mar_q [10] & (!\cpu_test|mar_q [5] & (\cpu_test|ROM_unit|Equal0~0_combout  & \cpu_test|mar_q [1])))

	.dataa(\cpu_test|mar_q [10]),
	.datab(\cpu_test|mar_q [5]),
	.datac(\cpu_test|ROM_unit|Equal0~0_combout ),
	.datad(\cpu_test|mar_q [1]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal2~0 .lut_mask = 16'h1000;
defparam \cpu_test|ROM_unit|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal15~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal15~0_combout  = (\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal8~0_combout  & (\cpu_test|ROM_unit|Equal2~0_combout  & \cpu_test|mar_q [2])))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|ROM_unit|Equal8~0_combout ),
	.datac(\cpu_test|ROM_unit|Equal2~0_combout ),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal15~0 .lut_mask = 16'h8000;
defparam \cpu_test|ROM_unit|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal13~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal13~0_combout  = (\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal8~0_combout  & (\cpu_test|ROM_unit|Equal0~1_combout  & \cpu_test|mar_q [2])))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|ROM_unit|Equal8~0_combout ),
	.datac(\cpu_test|ROM_unit|Equal0~1_combout ),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal13~0 .lut_mask = 16'h8000;
defparam \cpu_test|ROM_unit|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideOr2~2 (
// Equation(s):
// \cpu_test|ROM_unit|WideOr2~2_combout  = (\cpu_test|ir_q~66_combout  & (!\cpu_test|ROM_unit|Equal17~0_combout  & (!\cpu_test|ROM_unit|Equal15~0_combout  & !\cpu_test|ROM_unit|Equal13~0_combout )))

	.dataa(\cpu_test|ir_q~66_combout ),
	.datab(\cpu_test|ROM_unit|Equal17~0_combout ),
	.datac(\cpu_test|ROM_unit|Equal15~0_combout ),
	.datad(\cpu_test|ROM_unit|Equal13~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideOr2~2 .lut_mask = 16'h0002;
defparam \cpu_test|ROM_unit|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneiii_lcell_comb \cpu_test|ir_q~78 (
// Equation(s):
// \cpu_test|ir_q~78_combout  = (\cpu_test|ps.T3~q  & (((!\cpu_test|ROM_unit|WideOr2~2_combout ) # (!\cpu_test|ir_q~70_combout )))) # (!\cpu_test|ps.T3~q  & (\cpu_test|ir_q [3]))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\cpu_test|ir_q [3]),
	.datac(\cpu_test|ir_q~70_combout ),
	.datad(\cpu_test|ROM_unit|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~78 .lut_mask = 16'h4EEE;
defparam \cpu_test|ir_q~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneiii_lcell_comb \cpu_test|ir_q~79 (
// Equation(s):
// \cpu_test|ir_q~79_combout  = (\cpu_test|ps.0000~q  & \cpu_test|ir_q~78_combout )

	.dataa(gnd),
	.datab(\cpu_test|ps.0000~q ),
	.datac(\cpu_test|ir_q~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|ir_q~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~79 .lut_mask = 16'hC0C0;
defparam \cpu_test|ir_q~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \cpu_test|ir_q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[3] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneiii_lcell_comb \cpu_test|Add0~1 (
// Equation(s):
// \cpu_test|Add0~1_combout  = (\cpu_test|sel_pc~0_combout  & (\cpu_test|ir_q [3])) # (!\cpu_test|sel_pc~0_combout  & ((\cpu_test|pc_next[3]~6_combout )))

	.dataa(\cpu_test|ir_q [3]),
	.datab(gnd),
	.datac(\cpu_test|pc_next[3]~6_combout ),
	.datad(\cpu_test|sel_pc~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add0~1 .lut_mask = 16'hAAF0;
defparam \cpu_test|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \cpu_test|pc_q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[3] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneiii_lcell_comb \cpu_test|mar_q~2 (
// Equation(s):
// \cpu_test|mar_q~2_combout  = (\cpu_test|pc_q [3] & \BTN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|pc_q [3]),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|mar_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~2 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \cpu_test|mar_q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[3] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal16~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal16~0_combout  = (!\cpu_test|mar_q [3] & \cpu_test|mar_q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal16~0 .lut_mask = 16'h0F00;
defparam \cpu_test|ROM_unit|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal18~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal18~0_combout  = (!\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal16~0_combout  & (!\cpu_test|mar_q [2] & \cpu_test|ROM_unit|Equal2~0_combout )))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|ROM_unit|Equal16~0_combout ),
	.datac(\cpu_test|mar_q [2]),
	.datad(\cpu_test|ROM_unit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal18~0 .lut_mask = 16'h0400;
defparam \cpu_test|ROM_unit|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal5~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal5~0_combout  = (\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal0~3_combout  & (\cpu_test|ROM_unit|Equal0~1_combout  & \cpu_test|mar_q [2])))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|ROM_unit|Equal0~3_combout ),
	.datac(\cpu_test|ROM_unit|Equal0~1_combout ),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal5~0 .lut_mask = 16'h8000;
defparam \cpu_test|ROM_unit|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideOr1~1 (
// Equation(s):
// \cpu_test|ROM_unit|WideOr1~1_combout  = (!\cpu_test|ROM_unit|Equal18~0_combout  & (!\cpu_test|ROM_unit|Equal33~0_combout  & (!\cpu_test|ROM_unit|Equal5~0_combout  & !\cpu_test|ROM_unit|Equal20~0_combout )))

	.dataa(\cpu_test|ROM_unit|Equal18~0_combout ),
	.datab(\cpu_test|ROM_unit|Equal33~0_combout ),
	.datac(\cpu_test|ROM_unit|Equal5~0_combout ),
	.datad(\cpu_test|ROM_unit|Equal20~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideOr1~1 .lut_mask = 16'h0001;
defparam \cpu_test|ROM_unit|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
cycloneiii_lcell_comb \cpu_test|ir_q~62 (
// Equation(s):
// \cpu_test|ir_q~62_combout  = (\cpu_test|mar_q [1]) # ((!\cpu_test|mar_q [2]) # (!\cpu_test|ROM_unit|Equal32~0_combout ))

	.dataa(\cpu_test|mar_q [1]),
	.datab(gnd),
	.datac(\cpu_test|ROM_unit|Equal32~0_combout ),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~62 .lut_mask = 16'hAFFF;
defparam \cpu_test|ir_q~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneiii_lcell_comb \cpu_test|ir_q~65 (
// Equation(s):
// \cpu_test|ir_q~65_combout  = (\cpu_test|ps.0000~q  & ((!\cpu_test|ir_q~62_combout ) # (!\cpu_test|ROM_unit|WideOr1~1_combout )))

	.dataa(\cpu_test|ROM_unit|WideOr1~1_combout ),
	.datab(gnd),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ir_q~62_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~65 .lut_mask = 16'h50F0;
defparam \cpu_test|ir_q~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \cpu_test|ir_q[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[10] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneiii_lcell_comb \cpu_test|pc_next[10]~20 (
// Equation(s):
// \cpu_test|pc_next[10]~20_combout  = \cpu_test|pc_next[9]~19  $ (!\cpu_test|pc_q [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [10]),
	.cin(\cpu_test|pc_next[9]~19 ),
	.combout(\cpu_test|pc_next[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_next[10]~20 .lut_mask = 16'hF00F;
defparam \cpu_test|pc_next[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneiii_lcell_comb \cpu_test|Add0~9 (
// Equation(s):
// \cpu_test|Add0~9_combout  = (\cpu_test|sel_pc~0_combout  & (\cpu_test|ir_q [10])) # (!\cpu_test|sel_pc~0_combout  & ((\cpu_test|pc_next[10]~20_combout )))

	.dataa(gnd),
	.datab(\cpu_test|sel_pc~0_combout ),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|pc_next[10]~20_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add0~9 .lut_mask = 16'hF3C0;
defparam \cpu_test|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \cpu_test|pc_q[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Add0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[10] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneiii_lcell_comb \cpu_test|mar_q~11 (
// Equation(s):
// \cpu_test|mar_q~11_combout  = (\cpu_test|pc_q [10] & \BTN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|pc_q [10]),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|mar_q~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~11 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \cpu_test|mar_q[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[10] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal0~1 (
// Equation(s):
// \cpu_test|ROM_unit|Equal0~1_combout  = (!\cpu_test|mar_q [10] & (!\cpu_test|mar_q [5] & (\cpu_test|ROM_unit|Equal0~0_combout  & !\cpu_test|mar_q [1])))

	.dataa(\cpu_test|mar_q [10]),
	.datab(\cpu_test|mar_q [5]),
	.datac(\cpu_test|ROM_unit|Equal0~0_combout ),
	.datad(\cpu_test|mar_q [1]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal0~1 .lut_mask = 16'h0010;
defparam \cpu_test|ROM_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal4~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal4~0_combout  = (!\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal0~1_combout  & \cpu_test|mar_q [2]))

	.dataa(\cpu_test|mar_q [0]),
	.datab(gnd),
	.datac(\cpu_test|ROM_unit|Equal0~1_combout ),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal4~0 .lut_mask = 16'h5000;
defparam \cpu_test|ROM_unit|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal22~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal22~0_combout  = (!\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal16~0_combout  & (\cpu_test|ROM_unit|Equal2~0_combout  & \cpu_test|mar_q [2])))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|ROM_unit|Equal16~0_combout ),
	.datac(\cpu_test|ROM_unit|Equal2~0_combout ),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal22~0 .lut_mask = 16'h4000;
defparam \cpu_test|ROM_unit|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneiii_lcell_comb \cpu_test|ir_q~70 (
// Equation(s):
// \cpu_test|ir_q~70_combout  = (!\cpu_test|ROM_unit|Equal22~0_combout  & (((!\cpu_test|ROM_unit|Equal4~0_combout  & !\cpu_test|ROM_unit|Equal7~0_combout )) # (!\cpu_test|ROM_unit|Equal0~3_combout )))

	.dataa(\cpu_test|ROM_unit|Equal4~0_combout ),
	.datab(\cpu_test|ROM_unit|Equal0~3_combout ),
	.datac(\cpu_test|ROM_unit|Equal22~0_combout ),
	.datad(\cpu_test|ROM_unit|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~70 .lut_mask = 16'h0307;
defparam \cpu_test|ir_q~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideOr10~5 (
// Equation(s):
// \cpu_test|ROM_unit|WideOr10~5_combout  = (\cpu_test|ir_q~70_combout  & (((\cpu_test|mar_q [3]) # (\cpu_test|mar_q [4])) # (!\cpu_test|ROM_unit|Equal3~0_combout )))

	.dataa(\cpu_test|ir_q~70_combout ),
	.datab(\cpu_test|ROM_unit|Equal3~0_combout ),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideOr10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideOr10~5 .lut_mask = 16'hAAA2;
defparam \cpu_test|ROM_unit|WideOr10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideOr10~6 (
// Equation(s):
// \cpu_test|ROM_unit|WideOr10~6_combout  = (\cpu_test|ROM_unit|Equal13~0_combout ) # ((\cpu_test|ROM_unit|Equal0~2_combout  & (!\cpu_test|mar_q [3] & !\cpu_test|mar_q [4])))

	.dataa(\cpu_test|ROM_unit|Equal0~2_combout ),
	.datab(\cpu_test|ROM_unit|Equal13~0_combout ),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideOr10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideOr10~6 .lut_mask = 16'hCCCE;
defparam \cpu_test|ROM_unit|WideOr10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideOr10~4 (
// Equation(s):
// \cpu_test|ROM_unit|WideOr10~4_combout  = (((\cpu_test|ROM_unit|WideOr10~6_combout ) # (!\cpu_test|ROM_unit|WideOr1~1_combout )) # (!\cpu_test|ROM_unit|WideOr2~4_combout )) # (!\cpu_test|ROM_unit|WideOr10~5_combout )

	.dataa(\cpu_test|ROM_unit|WideOr10~5_combout ),
	.datab(\cpu_test|ROM_unit|WideOr2~4_combout ),
	.datac(\cpu_test|ROM_unit|WideOr10~6_combout ),
	.datad(\cpu_test|ROM_unit|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideOr10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideOr10~4 .lut_mask = 16'hF7FF;
defparam \cpu_test|ROM_unit|WideOr10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneiii_lcell_comb \cpu_test|ir_q~77 (
// Equation(s):
// \cpu_test|ir_q~77_combout  = (\cpu_test|ps.0000~q  & ((\cpu_test|ps.T3~q  & ((\cpu_test|ROM_unit|WideOr10~4_combout ))) # (!\cpu_test|ps.T3~q  & (\cpu_test|ir_q [2]))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\cpu_test|ps.0000~q ),
	.datac(\cpu_test|ir_q [2]),
	.datad(\cpu_test|ROM_unit|WideOr10~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~77 .lut_mask = 16'hC840;
defparam \cpu_test|ir_q~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \cpu_test|ir_q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[2] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneiii_lcell_comb \cpu_test|Add0~2 (
// Equation(s):
// \cpu_test|Add0~2_combout  = (\cpu_test|sel_pc~0_combout  & (\cpu_test|ir_q [2])) # (!\cpu_test|sel_pc~0_combout  & ((\cpu_test|pc_next[2]~4_combout )))

	.dataa(gnd),
	.datab(\cpu_test|sel_pc~0_combout ),
	.datac(\cpu_test|ir_q [2]),
	.datad(\cpu_test|pc_next[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add0~2 .lut_mask = 16'hF3C0;
defparam \cpu_test|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \cpu_test|pc_q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[2] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneiii_lcell_comb \cpu_test|mar_q~3 (
// Equation(s):
// \cpu_test|mar_q~3_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [2])

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [2]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~3 .lut_mask = 16'hAA00;
defparam \cpu_test|mar_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \cpu_test|mar_q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[2] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal6~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal6~0_combout  = (!\cpu_test|mar_q [0] & (\cpu_test|mar_q [2] & \cpu_test|ROM_unit|Equal2~0_combout ))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|mar_q [2]),
	.datac(gnd),
	.datad(\cpu_test|ROM_unit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal6~0 .lut_mask = 16'h4400;
defparam \cpu_test|ROM_unit|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal32~1 (
// Equation(s):
// \cpu_test|ROM_unit|Equal32~1_combout  = (!\cpu_test|mar_q [0] & (!\cpu_test|mar_q [2] & (!\cpu_test|mar_q [1] & \cpu_test|ROM_unit|Equal32~0_combout )))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|mar_q [1]),
	.datad(\cpu_test|ROM_unit|Equal32~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal32~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal32~1 .lut_mask = 16'h0100;
defparam \cpu_test|ROM_unit|Equal32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneiii_lcell_comb \cpu_test|ir_q~66 (
// Equation(s):
// \cpu_test|ir_q~66_combout  = (!\cpu_test|ROM_unit|Equal32~1_combout  & (((!\cpu_test|ROM_unit|Equal6~0_combout  & !\cpu_test|ROM_unit|Equal4~0_combout )) # (!\cpu_test|ROM_unit|Equal24~0_combout )))

	.dataa(\cpu_test|ROM_unit|Equal6~0_combout ),
	.datab(\cpu_test|ROM_unit|Equal24~0_combout ),
	.datac(\cpu_test|ROM_unit|Equal4~0_combout ),
	.datad(\cpu_test|ROM_unit|Equal32~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~66 .lut_mask = 16'h0037;
defparam \cpu_test|ir_q~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal34~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal34~0_combout  = (\cpu_test|ROM_unit|Equal32~0_combout  & (\cpu_test|mar_q [1] & (!\cpu_test|mar_q [2] & !\cpu_test|mar_q [0])))

	.dataa(\cpu_test|ROM_unit|Equal32~0_combout ),
	.datab(\cpu_test|mar_q [1]),
	.datac(\cpu_test|mar_q [2]),
	.datad(\cpu_test|mar_q [0]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal34~0 .lut_mask = 16'h0008;
defparam \cpu_test|ROM_unit|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneiii_lcell_comb \cpu_test|ir_q~80 (
// Equation(s):
// \cpu_test|ir_q~80_combout  = (\cpu_test|ps.T3~q  & (((\cpu_test|ROM_unit|Equal34~0_combout )) # (!\cpu_test|ir_q~66_combout ))) # (!\cpu_test|ps.T3~q  & (((\cpu_test|ir_q [4]))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\cpu_test|ir_q~66_combout ),
	.datac(\cpu_test|ROM_unit|Equal34~0_combout ),
	.datad(\cpu_test|ir_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~80 .lut_mask = 16'hF7A2;
defparam \cpu_test|ir_q~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneiii_lcell_comb \cpu_test|ir_q~81 (
// Equation(s):
// \cpu_test|ir_q~81_combout  = (\cpu_test|ps.0000~q  & \cpu_test|ir_q~80_combout )

	.dataa(gnd),
	.datab(\cpu_test|ps.0000~q ),
	.datac(gnd),
	.datad(\cpu_test|ir_q~80_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~81 .lut_mask = 16'hCC00;
defparam \cpu_test|ir_q~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneiii_lcell_comb \cpu_test|ir_q[4]~feeder (
// Equation(s):
// \cpu_test|ir_q[4]~feeder_combout  = \cpu_test|ir_q~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q~81_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|ir_q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \cpu_test|ir_q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[4] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneiii_lcell_comb \cpu_test|Add0~0 (
// Equation(s):
// \cpu_test|Add0~0_combout  = (\cpu_test|sel_pc~0_combout  & (\cpu_test|ir_q [4])) # (!\cpu_test|sel_pc~0_combout  & ((\cpu_test|pc_next[4]~8_combout )))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [4]),
	.datac(\cpu_test|pc_next[4]~8_combout ),
	.datad(\cpu_test|sel_pc~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add0~0 .lut_mask = 16'hCCF0;
defparam \cpu_test|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \cpu_test|pc_q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[4] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneiii_lcell_comb \cpu_test|mar_q~0 (
// Equation(s):
// \cpu_test|mar_q~0_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [4])

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [4]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~0 .lut_mask = 16'hAA00;
defparam \cpu_test|mar_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \cpu_test|mar_q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[4] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal21~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal21~0_combout  = (\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal0~1_combout  & (\cpu_test|mar_q [2] & \cpu_test|ROM_unit|Equal16~0_combout )))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|ROM_unit|Equal0~1_combout ),
	.datac(\cpu_test|mar_q [2]),
	.datad(\cpu_test|ROM_unit|Equal16~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal21~0 .lut_mask = 16'h8000;
defparam \cpu_test|ROM_unit|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneiii_lcell_comb \cpu_test|ir_q~86 (
// Equation(s):
// \cpu_test|ir_q~86_combout  = (!\cpu_test|ROM_unit|Equal21~0_combout  & ((\cpu_test|mar_q [4]) # ((\cpu_test|mar_q [3]) # (!\cpu_test|ROM_unit|Equal6~0_combout ))))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|mar_q [3]),
	.datac(\cpu_test|ROM_unit|Equal21~0_combout ),
	.datad(\cpu_test|ROM_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~86 .lut_mask = 16'h0E0F;
defparam \cpu_test|ir_q~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideOr2~4 (
// Equation(s):
// \cpu_test|ROM_unit|WideOr2~4_combout  = (\cpu_test|ir_q~86_combout  & \cpu_test|ROM_unit|WideOr2~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q~86_combout ),
	.datad(\cpu_test|ROM_unit|WideOr2~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideOr2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideOr2~4 .lut_mask = 16'hF000;
defparam \cpu_test|ROM_unit|WideOr2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideOr2 (
// Equation(s):
// \cpu_test|ROM_unit|WideOr2~combout  = ((\cpu_test|ROM_unit|Equal33~0_combout ) # ((!\cpu_test|ROM_unit|WideNor0~60_combout ) # (!\cpu_test|ROM_unit|WideOr2~2_combout ))) # (!\cpu_test|ROM_unit|WideOr2~4_combout )

	.dataa(\cpu_test|ROM_unit|WideOr2~4_combout ),
	.datab(\cpu_test|ROM_unit|Equal33~0_combout ),
	.datac(\cpu_test|ROM_unit|WideOr2~2_combout ),
	.datad(\cpu_test|ROM_unit|WideNor0~60_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideOr2 .lut_mask = 16'hDFFF;
defparam \cpu_test|ROM_unit|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneiii_lcell_comb \cpu_test|ir_q~67 (
// Equation(s):
// \cpu_test|ir_q~67_combout  = (\cpu_test|ps.0000~q  & \cpu_test|ROM_unit|WideOr2~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ROM_unit|WideOr2~combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~67 .lut_mask = 16'hF000;
defparam \cpu_test|ir_q~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \cpu_test|ir_q[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[11] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneiii_lcell_comb \cpu_test|ir_q~68 (
// Equation(s):
// \cpu_test|ir_q~68_combout  = (\cpu_test|ROM_unit|WideOr2~5_combout  & (\cpu_test|ROM_unit|WideOr2~2_combout  & \cpu_test|ROM_unit|WideOr1~0_combout ))

	.dataa(\cpu_test|ROM_unit|WideOr2~5_combout ),
	.datab(\cpu_test|ROM_unit|WideOr2~2_combout ),
	.datac(gnd),
	.datad(\cpu_test|ROM_unit|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~68 .lut_mask = 16'h8800;
defparam \cpu_test|ir_q~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneiii_lcell_comb \cpu_test|ir_q~69 (
// Equation(s):
// \cpu_test|ir_q~69_combout  = (\cpu_test|ps.0000~q  & (((\cpu_test|ROM_unit|Equal20~0_combout ) # (\cpu_test|ROM_unit|Equal5~0_combout )) # (!\cpu_test|ir_q~68_combout )))

	.dataa(\cpu_test|ir_q~68_combout ),
	.datab(\cpu_test|ROM_unit|Equal20~0_combout ),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ROM_unit|Equal5~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~69 .lut_mask = 16'hF0D0;
defparam \cpu_test|ir_q~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \cpu_test|ir_q[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[13] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneiii_lcell_comb \cpu_test|Decoder0~1 (
// Equation(s):
// \cpu_test|Decoder0~1_combout  = (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder0~1 .lut_mask = 16'h000F;
defparam \cpu_test|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneiii_lcell_comb \cpu_test|ir_q~48 (
// Equation(s):
// \cpu_test|ir_q~48_combout  = (\cpu_test|mar_q [3] & ((\cpu_test|mar_q [1]) # ((\cpu_test|mar_q [0] & \cpu_test|mar_q [4])))) # (!\cpu_test|mar_q [3] & ((\cpu_test|mar_q [4] & (!\cpu_test|mar_q [0])) # (!\cpu_test|mar_q [4] & ((!\cpu_test|mar_q [1])))))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|mar_q [3]),
	.datac(\cpu_test|mar_q [1]),
	.datad(\cpu_test|mar_q [4]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~48 .lut_mask = 16'hD9C3;
defparam \cpu_test|ir_q~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneiii_lcell_comb \cpu_test|ir_q~49 (
// Equation(s):
// \cpu_test|ir_q~49_combout  = (\cpu_test|mar_q [3] & (\cpu_test|mar_q [4] $ ((!\cpu_test|mar_q [0])))) # (!\cpu_test|mar_q [3] & (!\cpu_test|mar_q [4] & (\cpu_test|mar_q [0] & !\cpu_test|mar_q [1])))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|mar_q [0]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [1]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~49 .lut_mask = 16'h9094;
defparam \cpu_test|ir_q~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneiii_lcell_comb \cpu_test|ir_q~45 (
// Equation(s):
// \cpu_test|ir_q~45_combout  = (!\cpu_test|mar_q [10] & ((\cpu_test|mar_q [2] & ((\cpu_test|ir_q~49_combout ))) # (!\cpu_test|mar_q [2] & (\cpu_test|ir_q~48_combout ))))

	.dataa(\cpu_test|ir_q~48_combout ),
	.datab(\cpu_test|ir_q~49_combout ),
	.datac(\cpu_test|mar_q [2]),
	.datad(\cpu_test|mar_q [10]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~45 .lut_mask = 16'h00CA;
defparam \cpu_test|ir_q~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneiii_lcell_comb \cpu_test|ir_q~42 (
// Equation(s):
// \cpu_test|ir_q~42_combout  = (\cpu_test|ir_q~45_combout  & (!\cpu_test|mar_q [5] & (!\cpu_test|mar_q [9] & !\cpu_test|mar_q [8])))

	.dataa(\cpu_test|ir_q~45_combout ),
	.datab(\cpu_test|mar_q [5]),
	.datac(\cpu_test|mar_q [9]),
	.datad(\cpu_test|mar_q [8]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~42 .lut_mask = 16'h0002;
defparam \cpu_test|ir_q~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneiii_lcell_comb \cpu_test|ir_q~89 (
// Equation(s):
// \cpu_test|ir_q~89_combout  = (\cpu_test|ir_q~42_combout  & (!\cpu_test|mar_q [7] & (\cpu_test|ps.0000~q  & !\cpu_test|mar_q [6])))

	.dataa(\cpu_test|ir_q~42_combout ),
	.datab(\cpu_test|mar_q [7]),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|mar_q [6]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~89 .lut_mask = 16'h0020;
defparam \cpu_test|ir_q~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N29
dffeas \cpu_test|ir_q[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_test|ir_q[8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[8] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneiii_lcell_comb \cpu_test|Equal11~0 (
// Equation(s):
// \cpu_test|Equal11~0_combout  = (!\cpu_test|ir_q [10] & (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [12] & !\cpu_test|ir_q [13])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal11~0 .lut_mask = 16'h0001;
defparam \cpu_test|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneiii_lcell_comb \cpu_test|sel_alu~13 (
// Equation(s):
// \cpu_test|sel_alu~13_combout  = (!\cpu_test|ir_q [3] & (!\cpu_test|ir_q [4] & (!\cpu_test|ir_q [5] & !\cpu_test|ir_q [2])))

	.dataa(\cpu_test|ir_q [3]),
	.datab(\cpu_test|ir_q [4]),
	.datac(\cpu_test|ir_q [5]),
	.datad(\cpu_test|ir_q [2]),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~13 .lut_mask = 16'h0001;
defparam \cpu_test|sel_alu~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneiii_lcell_comb \cpu_test|Equal11~1 (
// Equation(s):
// \cpu_test|Equal11~1_combout  = (\cpu_test|Decoder0~1_combout  & (\cpu_test|ir_q [8] & (\cpu_test|Equal11~0_combout  & \cpu_test|sel_alu~13_combout )))

	.dataa(\cpu_test|Decoder0~1_combout ),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|Equal11~0_combout ),
	.datad(\cpu_test|sel_alu~13_combout ),
	.cin(gnd),
	.combout(\cpu_test|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal11~1 .lut_mask = 16'h8000;
defparam \cpu_test|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~17 (
// Equation(s):
// \cpu_test|sel_RAM_mux~17_combout  = (\cpu_test|ir_q [11] & (!\cpu_test|ir_q [10] & (!\cpu_test|ir_q [13] & !\cpu_test|Equal11~1_combout )))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|Equal11~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~17 .lut_mask = 16'h0002;
defparam \cpu_test|sel_RAM_mux~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~1 (
// Equation(s):
// \cpu_test|sel_RAM_mux~1_combout  = (\cpu_test|ir_q [10] & (!\cpu_test|ir_q [13] & (\cpu_test|ir_q [11] & \cpu_test|Equal11~1_combout )))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|Equal11~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~1 .lut_mask = 16'h2000;
defparam \cpu_test|sel_RAM_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~9 (
// Equation(s):
// \cpu_test|sel_RAM_mux~9_combout  = (\cpu_test|ir_q [11] & (!\cpu_test|ir_q [13] & (!\cpu_test|Equal11~1_combout  & \cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|Equal11~1_combout ),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~9 .lut_mask = 16'h0200;
defparam \cpu_test|sel_RAM_mux~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~21 (
// Equation(s):
// \cpu_test|sel_RAM_mux~21_combout  = (\cpu_test|Equal11~1_combout  & (!\cpu_test|ir_q [13] & (\cpu_test|ir_q [11] & !\cpu_test|ir_q [10])))

	.dataa(\cpu_test|Equal11~1_combout ),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~21 .lut_mask = 16'h0020;
defparam \cpu_test|sel_RAM_mux~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneiii_lcell_comb \cpu_test|load_w~5 (
// Equation(s):
// \cpu_test|load_w~5_combout  = (!\cpu_test|sel_RAM_mux~17_combout  & (!\cpu_test|sel_RAM_mux~1_combout  & (!\cpu_test|sel_RAM_mux~9_combout  & !\cpu_test|sel_RAM_mux~21_combout )))

	.dataa(\cpu_test|sel_RAM_mux~17_combout ),
	.datab(\cpu_test|sel_RAM_mux~1_combout ),
	.datac(\cpu_test|sel_RAM_mux~9_combout ),
	.datad(\cpu_test|sel_RAM_mux~21_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~5 .lut_mask = 16'h0001;
defparam \cpu_test|load_w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~29 (
// Equation(s):
// \cpu_test|sel_RAM_mux~29_combout  = (!\cpu_test|ir_q [8] & (!\cpu_test|ir_q [7] & (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~29 .lut_mask = 16'h0001;
defparam \cpu_test|sel_RAM_mux~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~16 (
// Equation(s):
// \cpu_test|sel_RAM_mux~16_combout  = (!\cpu_test|ir_q [8] & (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [9] & \cpu_test|ir_q [7])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~16 .lut_mask = 16'h0100;
defparam \cpu_test|sel_RAM_mux~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneiii_lcell_comb \cpu_test|op~69 (
// Equation(s):
// \cpu_test|op~69_combout  = (!\cpu_test|sel_RAM_mux~29_combout  & !\cpu_test|sel_RAM_mux~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|sel_RAM_mux~29_combout ),
	.datad(\cpu_test|sel_RAM_mux~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~69 .lut_mask = 16'h000F;
defparam \cpu_test|op~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~3 (
// Equation(s):
// \cpu_test|sel_RAM_mux~3_combout  = (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [7])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~3 .lut_mask = 16'h0002;
defparam \cpu_test|sel_RAM_mux~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~8 (
// Equation(s):
// \cpu_test|sel_RAM_mux~8_combout  = (!\cpu_test|ir_q [12] & (\cpu_test|ir_q [7] & (!\cpu_test|ir_q [8] & \cpu_test|ir_q [9])))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~8 .lut_mask = 16'h0400;
defparam \cpu_test|sel_RAM_mux~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~7 (
// Equation(s):
// \cpu_test|sel_RAM_mux~7_combout  = (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [7] & (!\cpu_test|ir_q [8] & \cpu_test|ir_q [9])))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~7 .lut_mask = 16'h0100;
defparam \cpu_test|sel_RAM_mux~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~5 (
// Equation(s):
// \cpu_test|sel_RAM_mux~5_combout  = (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [12] & (\cpu_test|ir_q [9] & !\cpu_test|ir_q [7])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~5 .lut_mask = 16'h0020;
defparam \cpu_test|sel_RAM_mux~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~6 (
// Equation(s):
// \cpu_test|sel_RAM_mux~6_combout  = (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [12] & (\cpu_test|ir_q [9] & \cpu_test|ir_q [7])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~6 .lut_mask = 16'h2000;
defparam \cpu_test|sel_RAM_mux~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneiii_lcell_comb \cpu_test|op~102 (
// Equation(s):
// \cpu_test|op~102_combout  = (!\cpu_test|sel_RAM_mux~8_combout  & (!\cpu_test|sel_RAM_mux~7_combout  & (!\cpu_test|sel_RAM_mux~5_combout  & !\cpu_test|sel_RAM_mux~6_combout )))

	.dataa(\cpu_test|sel_RAM_mux~8_combout ),
	.datab(\cpu_test|sel_RAM_mux~7_combout ),
	.datac(\cpu_test|sel_RAM_mux~5_combout ),
	.datad(\cpu_test|sel_RAM_mux~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~102 .lut_mask = 16'h0001;
defparam \cpu_test|op~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~4 (
// Equation(s):
// \cpu_test|sel_RAM_mux~4_combout  = (\cpu_test|ir_q [7] & (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~4 .lut_mask = 16'h0008;
defparam \cpu_test|sel_RAM_mux~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneiii_lcell_comb \cpu_test|op~87 (
// Equation(s):
// \cpu_test|op~87_combout  = (\cpu_test|op~69_combout  & (!\cpu_test|sel_RAM_mux~3_combout  & (\cpu_test|op~102_combout  & !\cpu_test|sel_RAM_mux~4_combout )))

	.dataa(\cpu_test|op~69_combout ),
	.datab(\cpu_test|sel_RAM_mux~3_combout ),
	.datac(\cpu_test|op~102_combout ),
	.datad(\cpu_test|sel_RAM_mux~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~87 .lut_mask = 16'h0020;
defparam \cpu_test|op~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneiii_lcell_comb \cpu_test|load_w~12 (
// Equation(s):
// \cpu_test|load_w~12_combout  = (!\cpu_test|ir_q [11]) # (!\cpu_test|ir_q [13])

	.dataa(gnd),
	.datab(\cpu_test|ir_q [13]),
	.datac(gnd),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|load_w~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~12 .lut_mask = 16'h33FF;
defparam \cpu_test|load_w~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneiii_lcell_comb \cpu_test|op.1001~1 (
// Equation(s):
// \cpu_test|op.1001~1_combout  = (\cpu_test|ir_q [11] & (!\cpu_test|ir_q [12] & !\cpu_test|ir_q [13]))

	.dataa(\cpu_test|ir_q [11]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|op.1001~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.1001~1 .lut_mask = 16'h000A;
defparam \cpu_test|op.1001~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneiii_lcell_comb \cpu_test|WideOr0~0 (
// Equation(s):
// \cpu_test|WideOr0~0_combout  = (!\cpu_test|ir_q [11] & (\cpu_test|ir_q [12] & \cpu_test|ir_q [13]))

	.dataa(\cpu_test|ir_q [11]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|WideOr0~0 .lut_mask = 16'h5000;
defparam \cpu_test|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneiii_lcell_comb \cpu_test|op.1001~0 (
// Equation(s):
// \cpu_test|op.1001~0_combout  = (!\cpu_test|ir_q [9] & (\cpu_test|ps.T4~q  & \cpu_test|ir_q [8]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ps.T4~q ),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op.1001~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.1001~0 .lut_mask = 16'h3000;
defparam \cpu_test|op.1001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneiii_lcell_comb \cpu_test|alu_q~0 (
// Equation(s):
// \cpu_test|alu_q~0_combout  = (\cpu_test|ir_q [10] & (\cpu_test|op.1001~0_combout  & ((\cpu_test|op.1001~1_combout ) # (\cpu_test|WideOr0~0_combout ))))

	.dataa(\cpu_test|op.1001~1_combout ),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|WideOr0~0_combout ),
	.datad(\cpu_test|op.1001~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|alu_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|alu_q~0 .lut_mask = 16'hC800;
defparam \cpu_test|alu_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneiii_lcell_comb \cpu_test|Selector15~0 (
// Equation(s):
// \cpu_test|Selector15~0_combout  = (\cpu_test|ir_q [10] & (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [12] & \cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector15~0 .lut_mask = 16'h0200;
defparam \cpu_test|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneiii_lcell_comb \cpu_test|sel_alu~8 (
// Equation(s):
// \cpu_test|sel_alu~8_combout  = (\cpu_test|ir_q [9] & (!\cpu_test|ir_q [8] & (\cpu_test|ps.T4~q  & \cpu_test|Selector15~0_combout )))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ps.T4~q ),
	.datad(\cpu_test|Selector15~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~8 .lut_mask = 16'h2000;
defparam \cpu_test|sel_alu~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneiii_lcell_comb \cpu_test|Equal17~0 (
// Equation(s):
// \cpu_test|Equal17~0_combout  = (!\cpu_test|ir_q [10] & (!\cpu_test|ir_q [13] & !\cpu_test|ir_q [11]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal17~0 .lut_mask = 16'h0003;
defparam \cpu_test|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneiii_lcell_comb \cpu_test|Selector3~1 (
// Equation(s):
// \cpu_test|Selector3~1_combout  = (\cpu_test|ps.T4~q  & (\cpu_test|ir_q [12] & \cpu_test|Equal17~0_combout ))

	.dataa(gnd),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|Equal17~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector3~1 .lut_mask = 16'hC000;
defparam \cpu_test|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneiii_lcell_comb \cpu_test|Decoder0~4 (
// Equation(s):
// \cpu_test|Decoder0~4_combout  = (\cpu_test|ir_q [8] & (\cpu_test|ir_q [7] & \cpu_test|ir_q [9]))

	.dataa(\cpu_test|ir_q [8]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder0~4 .lut_mask = 16'hA000;
defparam \cpu_test|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux.10~0 (
// Equation(s):
// \cpu_test|sel_RAM_mux.10~0_combout  = (\cpu_test|ir_q [10] & (\cpu_test|ps.T4~q  & (\cpu_test|ir_q [12] & !\cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux.10~0 .lut_mask = 16'h0080;
defparam \cpu_test|sel_RAM_mux.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux.10~1 (
// Equation(s):
// \cpu_test|sel_RAM_mux.10~1_combout  = (!\cpu_test|ir_q [13] & \cpu_test|sel_RAM_mux.10~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|sel_RAM_mux.10~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux.10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux.10~1 .lut_mask = 16'h0F00;
defparam \cpu_test|sel_RAM_mux.10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[9]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[9]~feeder_combout  = \cpu_test|ir_q [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q [4]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~81_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder_combout  = \cpu_test|ir_q~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q~83_combout ),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneiii_lcell_comb \cpu_test|RAM_unit|Mux0~2 (
// Equation(s):
// \cpu_test|RAM_unit|Mux0~2_combout  = (\cpu_test|RAM_unit|ram_rtl_0_bypass [9] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [10] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [11] $ (!\cpu_test|RAM_unit|ram_rtl_0_bypass [12])))) # (!\cpu_test|RAM_unit|ram_rtl_0_bypass 
// [9] & (!\cpu_test|RAM_unit|ram_rtl_0_bypass [10] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [11] $ (!\cpu_test|RAM_unit|ram_rtl_0_bypass [12]))))

	.dataa(\cpu_test|RAM_unit|ram_rtl_0_bypass [9]),
	.datab(\cpu_test|RAM_unit|ram_rtl_0_bypass [11]),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [10]),
	.datad(\cpu_test|RAM_unit|ram_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|Mux0~2 .lut_mask = 16'h8421;
defparam \cpu_test|RAM_unit|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[6]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[6]~feeder_combout  = \cpu_test|ir_q~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q~77_combout ),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[7]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[7]~feeder_combout  = \cpu_test|ir_q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q [3]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder_combout  = \cpu_test|ir_q [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q [2]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneiii_lcell_comb \cpu_test|RAM_unit|Mux0~1 (
// Equation(s):
// \cpu_test|RAM_unit|Mux0~1_combout  = (\cpu_test|RAM_unit|ram_rtl_0_bypass [6] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [5] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [7] $ (!\cpu_test|RAM_unit|ram_rtl_0_bypass [8])))) # (!\cpu_test|RAM_unit|ram_rtl_0_bypass [6] 
// & (!\cpu_test|RAM_unit|ram_rtl_0_bypass [5] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [7] $ (!\cpu_test|RAM_unit|ram_rtl_0_bypass [8]))))

	.dataa(\cpu_test|RAM_unit|ram_rtl_0_bypass [6]),
	.datab(\cpu_test|RAM_unit|ram_rtl_0_bypass [7]),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [8]),
	.datad(\cpu_test|RAM_unit|ram_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|Mux0~1 .lut_mask = 16'h8241;
defparam \cpu_test|RAM_unit|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneiii_lcell_comb \cpu_test|Equal1~0 (
// Equation(s):
// \cpu_test|Equal1~0_combout  = (\cpu_test|ir_q [3] & (!\cpu_test|ir_q [5] & (\cpu_test|ir_q [0] & !\cpu_test|ir_q [4])))

	.dataa(\cpu_test|ir_q [3]),
	.datab(\cpu_test|ir_q [5]),
	.datac(\cpu_test|ir_q [0]),
	.datad(\cpu_test|ir_q [4]),
	.cin(gnd),
	.combout(\cpu_test|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal1~0 .lut_mask = 16'h0020;
defparam \cpu_test|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneiii_lcell_comb \cpu_test|Equal1~1 (
// Equation(s):
// \cpu_test|Equal1~1_combout  = (!\cpu_test|ir_q [1] & (\cpu_test|ir_q [2] & \cpu_test|Equal1~0_combout ))

	.dataa(\cpu_test|ir_q [1]),
	.datab(\cpu_test|ir_q [2]),
	.datac(gnd),
	.datad(\cpu_test|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal1~1 .lut_mask = 16'h4400;
defparam \cpu_test|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N12
cycloneiii_lcell_comb \cpu_test|ram_en~25 (
// Equation(s):
// \cpu_test|ram_en~25_combout  = (\cpu_test|ir_q [9] & ((\cpu_test|ir_q [12]) # ((!\cpu_test|ir_q [7] & !\cpu_test|ir_q [8])))) # (!\cpu_test|ir_q [9] & ((\cpu_test|ir_q [8] & ((\cpu_test|ir_q [12]) # (!\cpu_test|ir_q [7]))) # (!\cpu_test|ir_q [8] & 
// ((!\cpu_test|ir_q [12])))))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|ram_en~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~25 .lut_mask = 16'hFC17;
defparam \cpu_test|ram_en~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N0
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~20 (
// Equation(s):
// \cpu_test|sel_RAM_mux~20_combout  = (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [10] & \cpu_test|Equal11~1_combout )))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|Equal11~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~20 .lut_mask = 16'h0100;
defparam \cpu_test|sel_RAM_mux~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~18 (
// Equation(s):
// \cpu_test|sel_RAM_mux~18_combout  = (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [10] & (!\cpu_test|Equal11~1_combout  & !\cpu_test|ir_q [13])))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|Equal11~1_combout ),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~18 .lut_mask = 16'h0001;
defparam \cpu_test|sel_RAM_mux~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneiii_lcell_comb \cpu_test|ram_en~16 (
// Equation(s):
// \cpu_test|ram_en~16_combout  = (!\cpu_test|sel_RAM_mux~20_combout  & !\cpu_test|sel_RAM_mux~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|sel_RAM_mux~20_combout ),
	.datad(\cpu_test|sel_RAM_mux~18_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~16 .lut_mask = 16'h000F;
defparam \cpu_test|ram_en~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N26
cycloneiii_lcell_comb \cpu_test|ram_en~21 (
// Equation(s):
// \cpu_test|ram_en~21_combout  = (!\cpu_test|ram_en~16_combout  & (((\cpu_test|sel_RAM_mux~16_combout  & !\cpu_test|Equal1~1_combout )) # (!\cpu_test|ram_en~25_combout )))

	.dataa(\cpu_test|sel_RAM_mux~16_combout ),
	.datab(\cpu_test|Equal1~1_combout ),
	.datac(\cpu_test|ram_en~25_combout ),
	.datad(\cpu_test|ram_en~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~21 .lut_mask = 16'h002F;
defparam \cpu_test|ram_en~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneiii_lcell_comb \cpu_test|op~78 (
// Equation(s):
// \cpu_test|op~78_combout  = (\cpu_test|ir_q [9]) # ((\cpu_test|ir_q [8]) # (!\cpu_test|ir_q [12]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~78 .lut_mask = 16'hFFCF;
defparam \cpu_test|op~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~19 (
// Equation(s):
// \cpu_test|sel_RAM_mux~19_combout  = (\cpu_test|ir_q [10] & (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [11] & !\cpu_test|Equal11~1_combout )))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|Equal11~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~19 .lut_mask = 16'h0002;
defparam \cpu_test|sel_RAM_mux~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~27 (
// Equation(s):
// \cpu_test|sel_RAM_mux~27_combout  = (\cpu_test|Equal11~1_combout  & (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [11] & \cpu_test|ir_q [10])))

	.dataa(\cpu_test|Equal11~1_combout ),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~27 .lut_mask = 16'h0200;
defparam \cpu_test|sel_RAM_mux~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cycloneiii_lcell_comb \cpu_test|load_w~6 (
// Equation(s):
// \cpu_test|load_w~6_combout  = (!\cpu_test|sel_RAM_mux~19_combout  & !\cpu_test|sel_RAM_mux~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|sel_RAM_mux~19_combout ),
	.datad(\cpu_test|sel_RAM_mux~27_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~6 .lut_mask = 16'h000F;
defparam \cpu_test|load_w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneiii_lcell_comb \cpu_test|ram_en~17 (
// Equation(s):
// \cpu_test|ram_en~17_combout  = (\cpu_test|ir_q [7] & ((\cpu_test|sel_RAM_mux~9_combout ) # ((\cpu_test|sel_RAM_mux~1_combout ) # (!\cpu_test|load_w~6_combout ))))

	.dataa(\cpu_test|sel_RAM_mux~9_combout ),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|sel_RAM_mux~1_combout ),
	.datad(\cpu_test|load_w~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~17 .lut_mask = 16'hC8CC;
defparam \cpu_test|ram_en~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneiii_lcell_comb \cpu_test|op~88 (
// Equation(s):
// \cpu_test|op~88_combout  = (!\cpu_test|sel_RAM_mux~17_combout  & !\cpu_test|sel_RAM_mux~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|sel_RAM_mux~17_combout ),
	.datad(\cpu_test|sel_RAM_mux~21_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~88 .lut_mask = 16'h000F;
defparam \cpu_test|op~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneiii_lcell_comb \cpu_test|ram_en~18 (
// Equation(s):
// \cpu_test|ram_en~18_combout  = (\cpu_test|sel_RAM_mux~4_combout  & (((\cpu_test|ram_en~17_combout ) # (!\cpu_test|op~88_combout )))) # (!\cpu_test|sel_RAM_mux~4_combout  & (\cpu_test|sel_RAM_mux~3_combout  & ((\cpu_test|ram_en~17_combout ) # 
// (!\cpu_test|op~88_combout ))))

	.dataa(\cpu_test|sel_RAM_mux~4_combout ),
	.datab(\cpu_test|sel_RAM_mux~3_combout ),
	.datac(\cpu_test|ram_en~17_combout ),
	.datad(\cpu_test|op~88_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~18 .lut_mask = 16'hE0EE;
defparam \cpu_test|ram_en~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N6
cycloneiii_lcell_comb \cpu_test|ram_en~26 (
// Equation(s):
// \cpu_test|ram_en~26_combout  = (\cpu_test|ir_q [7] & (!\cpu_test|ir_q [12] & ((\cpu_test|ir_q [9]) # (!\cpu_test|ir_q [8]))))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|ram_en~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~26 .lut_mask = 16'h008A;
defparam \cpu_test|ram_en~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N10
cycloneiii_lcell_comb \cpu_test|ram_en~24 (
// Equation(s):
// \cpu_test|ram_en~24_combout  = (\cpu_test|ram_en~26_combout  & ((\cpu_test|sel_RAM_mux~19_combout ) # ((\cpu_test|sel_RAM_mux~27_combout ) # (!\cpu_test|load_w~5_combout ))))

	.dataa(\cpu_test|sel_RAM_mux~19_combout ),
	.datab(\cpu_test|sel_RAM_mux~27_combout ),
	.datac(\cpu_test|load_w~5_combout ),
	.datad(\cpu_test|ram_en~26_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~24 .lut_mask = 16'hEF00;
defparam \cpu_test|ram_en~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N16
cycloneiii_lcell_comb \cpu_test|ram_en~22 (
// Equation(s):
// \cpu_test|ram_en~22_combout  = (\cpu_test|ram_en~18_combout ) # ((\cpu_test|ram_en~24_combout ) # ((!\cpu_test|op~78_combout  & !\cpu_test|load_w~6_combout )))

	.dataa(\cpu_test|op~78_combout ),
	.datab(\cpu_test|load_w~6_combout ),
	.datac(\cpu_test|ram_en~18_combout ),
	.datad(\cpu_test|ram_en~24_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~22 .lut_mask = 16'hFFF1;
defparam \cpu_test|ram_en~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneiii_lcell_comb \cpu_test|op~72 (
// Equation(s):
// \cpu_test|op~72_combout  = (!\cpu_test|sel_RAM_mux~19_combout  & !\cpu_test|sel_RAM_mux~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|sel_RAM_mux~19_combout ),
	.datad(\cpu_test|sel_RAM_mux~18_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~72 .lut_mask = 16'h000F;
defparam \cpu_test|op~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneiii_lcell_comb \cpu_test|op~104 (
// Equation(s):
// \cpu_test|op~104_combout  = (!\cpu_test|ir_q [8]) # (!\cpu_test|ir_q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~104 .lut_mask = 16'h0FFF;
defparam \cpu_test|op~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~15 (
// Equation(s):
// \cpu_test|sel_RAM_mux~15_combout  = (!\cpu_test|ir_q [8] & (\cpu_test|ir_q [9] & (\cpu_test|ir_q [12] & \cpu_test|ir_q [7])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~15 .lut_mask = 16'h4000;
defparam \cpu_test|sel_RAM_mux~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~14 (
// Equation(s):
// \cpu_test|sel_RAM_mux~14_combout  = (!\cpu_test|ir_q [8] & (\cpu_test|ir_q [9] & (\cpu_test|ir_q [12] & !\cpu_test|ir_q [7])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~14 .lut_mask = 16'h0040;
defparam \cpu_test|sel_RAM_mux~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneiii_lcell_comb \cpu_test|op~80 (
// Equation(s):
// \cpu_test|op~80_combout  = (\cpu_test|op~104_combout  & (!\cpu_test|sel_RAM_mux~15_combout  & !\cpu_test|sel_RAM_mux~14_combout ))

	.dataa(\cpu_test|op~104_combout ),
	.datab(gnd),
	.datac(\cpu_test|sel_RAM_mux~15_combout ),
	.datad(\cpu_test|sel_RAM_mux~14_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~80 .lut_mask = 16'h000A;
defparam \cpu_test|op~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~11 (
// Equation(s):
// \cpu_test|sel_RAM_mux~11_combout  = (!\cpu_test|ir_q [11] & (\cpu_test|ir_q [13] & (!\cpu_test|Equal11~1_combout  & \cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|Equal11~1_combout ),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~11 .lut_mask = 16'h0400;
defparam \cpu_test|sel_RAM_mux~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~28 (
// Equation(s):
// \cpu_test|sel_RAM_mux~28_combout  = (\cpu_test|Equal11~1_combout  & (\cpu_test|ir_q [13] & (!\cpu_test|ir_q [11] & \cpu_test|ir_q [10])))

	.dataa(\cpu_test|Equal11~1_combout ),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~28 .lut_mask = 16'h0800;
defparam \cpu_test|sel_RAM_mux~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneiii_lcell_comb \cpu_test|ram_en~19 (
// Equation(s):
// \cpu_test|ram_en~19_combout  = (\cpu_test|sel_RAM_mux~20_combout ) # ((\cpu_test|ir_q [7] & ((\cpu_test|sel_RAM_mux~11_combout ) # (\cpu_test|sel_RAM_mux~28_combout ))))

	.dataa(\cpu_test|sel_RAM_mux~20_combout ),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|sel_RAM_mux~11_combout ),
	.datad(\cpu_test|sel_RAM_mux~28_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~19 .lut_mask = 16'hEEEA;
defparam \cpu_test|ram_en~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cycloneiii_lcell_comb \cpu_test|ram_en~20 (
// Equation(s):
// \cpu_test|ram_en~20_combout  = (!\cpu_test|op~80_combout  & (((\cpu_test|sel_RAM_mux~27_combout ) # (\cpu_test|ram_en~19_combout )) # (!\cpu_test|op~72_combout )))

	.dataa(\cpu_test|op~72_combout ),
	.datab(\cpu_test|sel_RAM_mux~27_combout ),
	.datac(\cpu_test|op~80_combout ),
	.datad(\cpu_test|ram_en~19_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~20 .lut_mask = 16'h0F0D;
defparam \cpu_test|ram_en~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneiii_lcell_comb \cpu_test|ram_en~23 (
// Equation(s):
// \cpu_test|ram_en~23_combout  = (\cpu_test|ps.T4~q  & ((\cpu_test|ram_en~21_combout ) # ((\cpu_test|ram_en~22_combout ) # (\cpu_test|ram_en~20_combout ))))

	.dataa(\cpu_test|ram_en~21_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|ram_en~22_combout ),
	.datad(\cpu_test|ram_en~20_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~23 .lut_mask = 16'hCCC8;
defparam \cpu_test|ram_en~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[0]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[0]~feeder_combout  = \cpu_test|ram_en~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ram_en~23_combout ),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder_combout  = \cpu_test|ir_q~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q~74_combout ),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder_combout  = \cpu_test|ir_q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q [0]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneiii_lcell_comb \cpu_test|RAM_unit|Mux0~0 (
// Equation(s):
// \cpu_test|RAM_unit|Mux0~0_combout  = (\cpu_test|RAM_unit|ram_rtl_0_bypass [3] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [4] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [2] $ (!\cpu_test|RAM_unit|ram_rtl_0_bypass [1])))) # (!\cpu_test|RAM_unit|ram_rtl_0_bypass [3] 
// & (!\cpu_test|RAM_unit|ram_rtl_0_bypass [4] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [2] $ (!\cpu_test|RAM_unit|ram_rtl_0_bypass [1]))))

	.dataa(\cpu_test|RAM_unit|ram_rtl_0_bypass [3]),
	.datab(\cpu_test|RAM_unit|ram_rtl_0_bypass [2]),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [4]),
	.datad(\cpu_test|RAM_unit|ram_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|Mux0~0 .lut_mask = 16'h8421;
defparam \cpu_test|RAM_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneiii_lcell_comb \cpu_test|RAM_unit|Mux0~3 (
// Equation(s):
// \cpu_test|RAM_unit|Mux0~3_combout  = (\cpu_test|RAM_unit|Mux0~2_combout  & (\cpu_test|RAM_unit|Mux0~1_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [0] & \cpu_test|RAM_unit|Mux0~0_combout )))

	.dataa(\cpu_test|RAM_unit|Mux0~2_combout ),
	.datab(\cpu_test|RAM_unit|Mux0~1_combout ),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [0]),
	.datad(\cpu_test|RAM_unit|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|Mux0~3 .lut_mask = 16'h8000;
defparam \cpu_test|RAM_unit|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~23 (
// Equation(s):
// \cpu_test|sel_RAM_mux~23_combout  = (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [8] & !\cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~23 .lut_mask = 16'h0001;
defparam \cpu_test|sel_RAM_mux~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~24 (
// Equation(s):
// \cpu_test|sel_RAM_mux~24_combout  = (\cpu_test|ir_q [7] & (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [9] & \cpu_test|sel_RAM_mux~23_combout )))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|sel_RAM_mux~23_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~24 .lut_mask = 16'h0200;
defparam \cpu_test|sel_RAM_mux~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneiii_lcell_comb \cpu_test|op~73 (
// Equation(s):
// \cpu_test|op~73_combout  = (!\cpu_test|sel_RAM_mux~5_combout  & !\cpu_test|sel_RAM_mux~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|sel_RAM_mux~5_combout ),
	.datad(\cpu_test|sel_RAM_mux~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~73 .lut_mask = 16'h000F;
defparam \cpu_test|op~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneiii_lcell_comb \cpu_test|op~43 (
// Equation(s):
// \cpu_test|op~43_combout  = (!\cpu_test|ir_q [10] & (\cpu_test|ir_q [9] & \cpu_test|ir_q [8]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~43 .lut_mask = 16'h3000;
defparam \cpu_test|op~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneiii_lcell_comb \cpu_test|op~105 (
// Equation(s):
// \cpu_test|op~105_combout  = (\cpu_test|ir_q [11] & (\cpu_test|op~43_combout  & (!\cpu_test|ir_q [12] & !\cpu_test|ir_q [13])))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|op~43_combout ),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|op~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~105 .lut_mask = 16'h0008;
defparam \cpu_test|op~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneiii_lcell_comb \cpu_test|op.0111~0 (
// Equation(s):
// \cpu_test|op.0111~0_combout  = (\cpu_test|ps.T4~q  & ((\cpu_test|op~105_combout ) # ((!\cpu_test|op~73_combout  & !\cpu_test|ram_en~16_combout ))))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|op~73_combout ),
	.datac(\cpu_test|op~105_combout ),
	.datad(\cpu_test|ram_en~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0111~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0111~0 .lut_mask = 16'hA0A2;
defparam \cpu_test|op.0111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneiii_lcell_comb \cpu_test|Decoder0~9 (
// Equation(s):
// \cpu_test|Decoder0~9_combout  = (\cpu_test|ir_q [8] & (\cpu_test|ir_q [9] & !\cpu_test|ir_q [7]))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder0~9 .lut_mask = 16'h0808;
defparam \cpu_test|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneiii_lcell_comb \cpu_test|Decoder0~5 (
// Equation(s):
// \cpu_test|Decoder0~5_combout  = (!\cpu_test|ir_q [9] & \cpu_test|ir_q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder0~5 .lut_mask = 16'h0F00;
defparam \cpu_test|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneiii_lcell_comb \cpu_test|sel_bus~0 (
// Equation(s):
// \cpu_test|sel_bus~0_combout  = (\cpu_test|sel_RAM_mux~23_combout  & (\cpu_test|ps.T4~q  & (\cpu_test|Decoder0~5_combout  & !\cpu_test|ir_q [12])))

	.dataa(\cpu_test|sel_RAM_mux~23_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|Decoder0~5_combout ),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|sel_bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_bus~0 .lut_mask = 16'h0080;
defparam \cpu_test|sel_bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneiii_lcell_comb \cpu_test|op.0000~13 (
// Equation(s):
// \cpu_test|op.0000~13_combout  = (\cpu_test|ir_q [9] & (\cpu_test|ir_q [10] & (\cpu_test|ir_q [11]))) # (!\cpu_test|ir_q [9] & (((!\cpu_test|ir_q [11] & !\cpu_test|ir_q [7]))))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|op.0000~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~13 .lut_mask = 16'h8083;
defparam \cpu_test|op.0000~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneiii_lcell_comb \cpu_test|op.0000~10 (
// Equation(s):
// \cpu_test|op.0000~10_combout  = (\cpu_test|ir_q [11] & (\cpu_test|ir_q [8] & ((\cpu_test|ir_q [10]) # (\cpu_test|ir_q [9])))) # (!\cpu_test|ir_q [11] & (\cpu_test|ir_q [10] $ (((\cpu_test|ir_q [8]) # (\cpu_test|ir_q [9])))))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|op.0000~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~10 .lut_mask = 16'hC856;
defparam \cpu_test|op.0000~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneiii_lcell_comb \cpu_test|op.0000~14 (
// Equation(s):
// \cpu_test|op.0000~14_combout  = (!\cpu_test|ir_q [12] & (\cpu_test|op.0000~10_combout  $ (((\cpu_test|ir_q [11]) # (!\cpu_test|ir_q [8])))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|op.0000~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~14 .lut_mask = 16'h040B;
defparam \cpu_test|op.0000~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneiii_lcell_comb \cpu_test|op.0000~15 (
// Equation(s):
// \cpu_test|op.0000~15_combout  = (\cpu_test|op.0000~13_combout  & \cpu_test|op.0000~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|op.0000~13_combout ),
	.datad(\cpu_test|op.0000~14_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~15 .lut_mask = 16'hF000;
defparam \cpu_test|op.0000~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneiii_lcell_comb \cpu_test|Equal11~2 (
// Equation(s):
// \cpu_test|Equal11~2_combout  = (!\cpu_test|ir_q [9] & (!\cpu_test|ir_q [7] & (\cpu_test|Equal11~0_combout  & \cpu_test|sel_alu~13_combout )))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|Equal11~0_combout ),
	.datad(\cpu_test|sel_alu~13_combout ),
	.cin(gnd),
	.combout(\cpu_test|Equal11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal11~2 .lut_mask = 16'h1000;
defparam \cpu_test|Equal11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneiii_lcell_comb \cpu_test|op.0000~11 (
// Equation(s):
// \cpu_test|op.0000~11_combout  = (\cpu_test|op.0000~10_combout  & (((!\cpu_test|ir_q [8] & \cpu_test|ir_q [13])) # (!\cpu_test|Equal11~2_combout ))) # (!\cpu_test|op.0000~10_combout  & (((!\cpu_test|ir_q [13]))))

	.dataa(\cpu_test|op.0000~10_combout ),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|Equal11~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~11 .lut_mask = 16'h25AF;
defparam \cpu_test|op.0000~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneiii_lcell_comb \cpu_test|op.0000~12 (
// Equation(s):
// \cpu_test|op.0000~12_combout  = (\cpu_test|ir_q [12] & (((\cpu_test|op.0000~11_combout )))) # (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [11] & ((!\cpu_test|Equal11~1_combout ))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|op.0000~11_combout ),
	.datad(\cpu_test|Equal11~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~12 .lut_mask = 16'hC0D1;
defparam \cpu_test|op.0000~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneiii_lcell_comb \cpu_test|op.0000~16 (
// Equation(s):
// \cpu_test|op.0000~16_combout  = (\cpu_test|ir_q [13] & (((\cpu_test|op.0000~12_combout )))) # (!\cpu_test|ir_q [13] & (\cpu_test|op.0000~15_combout  & (\cpu_test|op.0000~11_combout )))

	.dataa(\cpu_test|op.0000~15_combout ),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|op.0000~11_combout ),
	.datad(\cpu_test|op.0000~12_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~16 .lut_mask = 16'hEC20;
defparam \cpu_test|op.0000~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~2 (
// Equation(s):
// \cpu_test|sel_RAM_mux~2_combout  = (\cpu_test|ir_q [9] & (\cpu_test|ir_q [12] & (\cpu_test|ir_q [8] & \cpu_test|ir_q [7])))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~2 .lut_mask = 16'h8000;
defparam \cpu_test|sel_RAM_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneiii_lcell_comb \cpu_test|sel_alu~17 (
// Equation(s):
// \cpu_test|sel_alu~17_combout  = (\cpu_test|ir_q [11] & (!\cpu_test|ir_q [10] & ((!\cpu_test|ir_q [9]) # (!\cpu_test|ir_q [8])))) # (!\cpu_test|ir_q [11] & (((\cpu_test|ir_q [10]) # (\cpu_test|ir_q [9]))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~17 .lut_mask = 16'h575A;
defparam \cpu_test|sel_alu~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneiii_lcell_comb \cpu_test|sel_alu~18 (
// Equation(s):
// \cpu_test|sel_alu~18_combout  = (!\cpu_test|ir_q [13] & ((\cpu_test|ir_q [12] & (!\cpu_test|ir_q [11])) # (!\cpu_test|ir_q [12] & ((\cpu_test|sel_alu~17_combout )))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|sel_alu~17_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~18 .lut_mask = 16'h0704;
defparam \cpu_test|sel_alu~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneiii_lcell_comb \cpu_test|sel_alu~9 (
// Equation(s):
// \cpu_test|sel_alu~9_combout  = (\cpu_test|ir_q [10]) # ((\cpu_test|ir_q [8]) # ((\cpu_test|ir_q [9]) # (!\cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~9 .lut_mask = 16'hFFEF;
defparam \cpu_test|sel_alu~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneiii_lcell_comb \cpu_test|sel_alu~10 (
// Equation(s):
// \cpu_test|sel_alu~10_combout  = (\cpu_test|ir_q [13] & (!\cpu_test|ir_q [11] & \cpu_test|sel_alu~9_combout ))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|sel_alu~9_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~10 .lut_mask = 16'h0C00;
defparam \cpu_test|sel_alu~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneiii_lcell_comb \cpu_test|sel_alu~11 (
// Equation(s):
// \cpu_test|sel_alu~11_combout  = (\cpu_test|ir_q [13] & (((\cpu_test|ir_q [12] & \cpu_test|ir_q [8])))) # (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [12] & ((\cpu_test|ir_q [10]) # (\cpu_test|ir_q [8]))))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~11 .lut_mask = 16'hC302;
defparam \cpu_test|sel_alu~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneiii_lcell_comb \cpu_test|sel_alu~12 (
// Equation(s):
// \cpu_test|sel_alu~12_combout  = (\cpu_test|ir_q [11] & (\cpu_test|sel_alu~11_combout  & ((\cpu_test|ir_q [10]) # (\cpu_test|ir_q [9]))))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|sel_alu~11_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~12 .lut_mask = 16'hC800;
defparam \cpu_test|sel_alu~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneiii_lcell_comb \cpu_test|op.0101~12 (
// Equation(s):
// \cpu_test|op.0101~12_combout  = (!\cpu_test|ir_q [10] & (!\cpu_test|ir_q [7] & (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|op.0101~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~12 .lut_mask = 16'h0001;
defparam \cpu_test|op.0101~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneiii_lcell_comb \cpu_test|op.0101~13 (
// Equation(s):
// \cpu_test|op.0101~13_combout  = (\cpu_test|op.0101~12_combout  & ((!\cpu_test|sel_alu~13_combout ) # (!\cpu_test|ir_q [8])))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|sel_alu~13_combout ),
	.datad(\cpu_test|op.0101~12_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0101~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~13 .lut_mask = 16'h3F00;
defparam \cpu_test|op.0101~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneiii_lcell_comb \cpu_test|sel_alu~14 (
// Equation(s):
// \cpu_test|sel_alu~14_combout  = (\cpu_test|sel_alu~10_combout ) # ((\cpu_test|sel_alu~12_combout ) # ((!\cpu_test|ir_q [12] & \cpu_test|op.0101~13_combout )))

	.dataa(\cpu_test|sel_alu~10_combout ),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|sel_alu~12_combout ),
	.datad(\cpu_test|op.0101~13_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~14 .lut_mask = 16'hFBFA;
defparam \cpu_test|sel_alu~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneiii_lcell_comb \cpu_test|sel_alu~15 (
// Equation(s):
// \cpu_test|sel_alu~15_combout  = (\cpu_test|sel_alu~18_combout ) # ((\cpu_test|sel_alu~14_combout  & ((!\cpu_test|sel_RAM_mux~1_combout ) # (!\cpu_test|sel_RAM_mux~2_combout ))))

	.dataa(\cpu_test|sel_RAM_mux~2_combout ),
	.datab(\cpu_test|sel_alu~18_combout ),
	.datac(\cpu_test|sel_RAM_mux~1_combout ),
	.datad(\cpu_test|sel_alu~14_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~15 .lut_mask = 16'hDFCC;
defparam \cpu_test|sel_alu~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneiii_lcell_comb \cpu_test|sel_alu~16 (
// Equation(s):
// \cpu_test|sel_alu~16_combout  = (\cpu_test|op.0000~16_combout  & (\cpu_test|sel_alu~8_combout )) # (!\cpu_test|op.0000~16_combout  & (((\cpu_test|ps.T4~q  & \cpu_test|sel_alu~15_combout ))))

	.dataa(\cpu_test|sel_alu~8_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|op.0000~16_combout ),
	.datad(\cpu_test|sel_alu~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~16 .lut_mask = 16'hACA0;
defparam \cpu_test|sel_alu~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneiii_lcell_comb \cpu_test|Decoder0~6 (
// Equation(s):
// \cpu_test|Decoder0~6_combout  = (!\cpu_test|ir_q [8] & (\cpu_test|ir_q [7] & \cpu_test|ir_q [9]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder0~6 .lut_mask = 16'h3000;
defparam \cpu_test|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneiii_lcell_comb \cpu_test|Equal16~0 (
// Equation(s):
// \cpu_test|Equal16~0_combout  = (!\cpu_test|ir_q [11] & (\cpu_test|ir_q [10] & (!\cpu_test|ir_q [8] & !\cpu_test|ir_q [13])))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal16~0 .lut_mask = 16'h0004;
defparam \cpu_test|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneiii_lcell_comb \cpu_test|Equal18~0 (
// Equation(s):
// \cpu_test|Equal18~0_combout  = (!\cpu_test|ir_q [12] & (\cpu_test|Equal16~0_combout  & \cpu_test|ir_q [9]))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|Equal16~0_combout ),
	.datac(\cpu_test|ir_q [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal18~0 .lut_mask = 16'h4040;
defparam \cpu_test|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneiii_lcell_comb \cpu_test|op~95 (
// Equation(s):
// \cpu_test|op~95_combout  = (\cpu_test|op~104_combout  & (\cpu_test|op~78_combout  & (!\cpu_test|sel_RAM_mux~15_combout  & !\cpu_test|sel_RAM_mux~14_combout )))

	.dataa(\cpu_test|op~104_combout ),
	.datab(\cpu_test|op~78_combout ),
	.datac(\cpu_test|sel_RAM_mux~15_combout ),
	.datad(\cpu_test|sel_RAM_mux~14_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~95 .lut_mask = 16'h0008;
defparam \cpu_test|op~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneiii_lcell_comb \cpu_test|op~96 (
// Equation(s):
// \cpu_test|op~96_combout  = (\cpu_test|Equal18~0_combout  & (!\cpu_test|op~95_combout  & ((\cpu_test|sel_RAM_mux~17_combout ) # (!\cpu_test|op~72_combout ))))

	.dataa(\cpu_test|Equal18~0_combout ),
	.datab(\cpu_test|op~95_combout ),
	.datac(\cpu_test|sel_RAM_mux~17_combout ),
	.datad(\cpu_test|op~72_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~96 .lut_mask = 16'h2022;
defparam \cpu_test|op~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneiii_lcell_comb \cpu_test|op~93 (
// Equation(s):
// \cpu_test|op~93_combout  = ((\cpu_test|sel_RAM_mux~14_combout ) # ((\cpu_test|sel_RAM_mux~15_combout ) # (!\cpu_test|op~104_combout ))) # (!\cpu_test|op~87_combout )

	.dataa(\cpu_test|op~87_combout ),
	.datab(\cpu_test|sel_RAM_mux~14_combout ),
	.datac(\cpu_test|sel_RAM_mux~15_combout ),
	.datad(\cpu_test|op~104_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~93 .lut_mask = 16'hFDFF;
defparam \cpu_test|op~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~10 (
// Equation(s):
// \cpu_test|sel_RAM_mux~10_combout  = (!\cpu_test|ir_q [11] & (\cpu_test|ir_q [13] & (!\cpu_test|Equal11~1_combout  & !\cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|Equal11~1_combout ),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~10 .lut_mask = 16'h0004;
defparam \cpu_test|sel_RAM_mux~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cycloneiii_lcell_comb \cpu_test|op~66 (
// Equation(s):
// \cpu_test|op~66_combout  = (!\cpu_test|sel_RAM_mux~11_combout  & !\cpu_test|sel_RAM_mux~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|sel_RAM_mux~11_combout ),
	.datad(\cpu_test|sel_RAM_mux~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~66 .lut_mask = 16'h000F;
defparam \cpu_test|op~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneiii_lcell_comb \cpu_test|op~94 (
// Equation(s):
// \cpu_test|op~94_combout  = (\cpu_test|Equal18~0_combout  & (\cpu_test|op~93_combout  & ((\cpu_test|sel_RAM_mux~9_combout ) # (!\cpu_test|op~66_combout ))))

	.dataa(\cpu_test|Equal18~0_combout ),
	.datab(\cpu_test|op~93_combout ),
	.datac(\cpu_test|sel_RAM_mux~9_combout ),
	.datad(\cpu_test|op~66_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~94 .lut_mask = 16'h8088;
defparam \cpu_test|op~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~30 (
// Equation(s):
// \cpu_test|sel_RAM_mux~30_combout  = (\cpu_test|ir_q [13] & (!\cpu_test|ir_q [10] & (\cpu_test|ir_q [11] & !\cpu_test|Equal11~1_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|Equal11~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~30 .lut_mask = 16'h0020;
defparam \cpu_test|sel_RAM_mux~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~31 (
// Equation(s):
// \cpu_test|sel_RAM_mux~31_combout  = (\cpu_test|ir_q [13] & (!\cpu_test|ir_q [10] & (\cpu_test|ir_q [11] & \cpu_test|Equal11~1_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|Equal11~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~31 .lut_mask = 16'h2000;
defparam \cpu_test|sel_RAM_mux~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneiii_lcell_comb \cpu_test|op~89 (
// Equation(s):
// \cpu_test|op~89_combout  = (\cpu_test|sel_RAM_mux~30_combout  & (((\cpu_test|sel_RAM_mux~15_combout ) # (\cpu_test|sel_RAM_mux~14_combout )))) # (!\cpu_test|sel_RAM_mux~30_combout  & (\cpu_test|sel_RAM_mux~31_combout  & ((\cpu_test|sel_RAM_mux~15_combout 
// ) # (\cpu_test|sel_RAM_mux~14_combout ))))

	.dataa(\cpu_test|sel_RAM_mux~30_combout ),
	.datab(\cpu_test|sel_RAM_mux~31_combout ),
	.datac(\cpu_test|sel_RAM_mux~15_combout ),
	.datad(\cpu_test|sel_RAM_mux~14_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~89 .lut_mask = 16'hEEE0;
defparam \cpu_test|op~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneiii_lcell_comb \cpu_test|op~29 (
// Equation(s):
// \cpu_test|op~29_combout  = ((!\cpu_test|ir_q [10] & !\cpu_test|ir_q [9])) # (!\cpu_test|ir_q [11])

	.dataa(\cpu_test|ir_q [10]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|op~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~29 .lut_mask = 16'h0F5F;
defparam \cpu_test|op~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneiii_lcell_comb \cpu_test|op~103 (
// Equation(s):
// \cpu_test|op~103_combout  = (((\cpu_test|op~29_combout ) # (!\cpu_test|ir_q [8])) # (!\cpu_test|ir_q [13])) # (!\cpu_test|ir_q [12])

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|op~29_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~103 .lut_mask = 16'hFF7F;
defparam \cpu_test|op~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneiii_lcell_comb \cpu_test|op~100 (
// Equation(s):
// \cpu_test|op~100_combout  = (\cpu_test|op~103_combout  & (((!\cpu_test|sel_RAM_mux~8_combout  & !\cpu_test|sel_RAM_mux~7_combout )) # (!\cpu_test|sel_RAM_mux~19_combout )))

	.dataa(\cpu_test|op~103_combout ),
	.datab(\cpu_test|sel_RAM_mux~8_combout ),
	.datac(\cpu_test|sel_RAM_mux~7_combout ),
	.datad(\cpu_test|sel_RAM_mux~19_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~100 .lut_mask = 16'h02AA;
defparam \cpu_test|op~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneiii_lcell_comb \cpu_test|op~82 (
// Equation(s):
// \cpu_test|op~82_combout  = (!\cpu_test|sel_RAM_mux~11_combout  & !\cpu_test|sel_RAM_mux~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|sel_RAM_mux~11_combout ),
	.datad(\cpu_test|sel_RAM_mux~9_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~82 .lut_mask = 16'h000F;
defparam \cpu_test|op~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneiii_lcell_comb \cpu_test|op~99 (
// Equation(s):
// \cpu_test|op~99_combout  = (\cpu_test|sel_RAM_mux~17_combout  & (((\cpu_test|sel_RAM_mux~6_combout ) # (\cpu_test|sel_RAM_mux~5_combout )) # (!\cpu_test|op~69_combout )))

	.dataa(\cpu_test|op~69_combout ),
	.datab(\cpu_test|sel_RAM_mux~6_combout ),
	.datac(\cpu_test|sel_RAM_mux~5_combout ),
	.datad(\cpu_test|sel_RAM_mux~17_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~99 .lut_mask = 16'hFD00;
defparam \cpu_test|op~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneiii_lcell_comb \cpu_test|op~90 (
// Equation(s):
// \cpu_test|op~90_combout  = (\cpu_test|op~99_combout ) # ((\cpu_test|sel_RAM_mux~18_combout  & ((\cpu_test|sel_RAM_mux~3_combout ) # (!\cpu_test|op~69_combout ))))

	.dataa(\cpu_test|op~69_combout ),
	.datab(\cpu_test|sel_RAM_mux~3_combout ),
	.datac(\cpu_test|sel_RAM_mux~18_combout ),
	.datad(\cpu_test|op~99_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~90 .lut_mask = 16'hFFD0;
defparam \cpu_test|op~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneiii_lcell_comb \cpu_test|op~91 (
// Equation(s):
// \cpu_test|op~91_combout  = ((\cpu_test|op~90_combout ) # ((!\cpu_test|op~78_combout  & !\cpu_test|op~82_combout ))) # (!\cpu_test|op~100_combout )

	.dataa(\cpu_test|op~100_combout ),
	.datab(\cpu_test|op~78_combout ),
	.datac(\cpu_test|op~82_combout ),
	.datad(\cpu_test|op~90_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~91 .lut_mask = 16'hFF57;
defparam \cpu_test|op~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneiii_lcell_comb \cpu_test|op~92 (
// Equation(s):
// \cpu_test|op~92_combout  = (\cpu_test|op~89_combout ) # ((\cpu_test|Equal18~0_combout  & \cpu_test|op~91_combout ))

	.dataa(\cpu_test|Equal18~0_combout ),
	.datab(gnd),
	.datac(\cpu_test|op~89_combout ),
	.datad(\cpu_test|op~91_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~92 .lut_mask = 16'hFAF0;
defparam \cpu_test|op~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneiii_lcell_comb \cpu_test|op.0100~0 (
// Equation(s):
// \cpu_test|op.0100~0_combout  = (\cpu_test|ps.T4~q  & ((\cpu_test|op~96_combout ) # ((\cpu_test|op~94_combout ) # (\cpu_test|op~92_combout ))))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|op~96_combout ),
	.datac(\cpu_test|op~94_combout ),
	.datad(\cpu_test|op~92_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0100~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0100~0 .lut_mask = 16'hAAA8;
defparam \cpu_test|op.0100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneiii_lcell_comb \cpu_test|op~64 (
// Equation(s):
// \cpu_test|op~64_combout  = (\cpu_test|ir_q [11] & (\cpu_test|ir_q [13] & (!\cpu_test|ir_q [10] & \cpu_test|ir_q [12]))) # (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [13] & (\cpu_test|ir_q [10] & !\cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|op~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~64 .lut_mask = 16'h0810;
defparam \cpu_test|op~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneiii_lcell_comb \cpu_test|op~98 (
// Equation(s):
// \cpu_test|op~98_combout  = (!\cpu_test|ir_q [9] & (\cpu_test|ir_q [8] & (\cpu_test|op~64_combout  & \cpu_test|ps.T4~q )))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|op~64_combout ),
	.datad(\cpu_test|ps.T4~q ),
	.cin(gnd),
	.combout(\cpu_test|op~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~98 .lut_mask = 16'h4000;
defparam \cpu_test|op~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
cycloneiii_lcell_comb \cpu_test|op.0101~22 (
// Equation(s):
// \cpu_test|op.0101~22_combout  = (!\cpu_test|ir_q [8] & ((\cpu_test|ir_q [11] & ((!\cpu_test|ir_q [13]))) # (!\cpu_test|ir_q [11] & ((\cpu_test|ir_q [12]) # (\cpu_test|ir_q [13])))))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|op.0101~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~22 .lut_mask = 16'h0332;
defparam \cpu_test|op.0101~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
cycloneiii_lcell_comb \cpu_test|op.0101~15 (
// Equation(s):
// \cpu_test|op.0101~15_combout  = (\cpu_test|ir_q [9] & (((!\cpu_test|ir_q [13])))) # (!\cpu_test|ir_q [9] & ((\cpu_test|ir_q [12]) # ((\cpu_test|ir_q [7] & !\cpu_test|ir_q [13]))))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|op.0101~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~15 .lut_mask = 16'h22FE;
defparam \cpu_test|op.0101~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
cycloneiii_lcell_comb \cpu_test|op.0101~14 (
// Equation(s):
// \cpu_test|op.0101~14_combout  = (\cpu_test|ir_q [12] & (\cpu_test|ir_q [11] & !\cpu_test|ir_q [13]))

	.dataa(\cpu_test|ir_q [12]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|op.0101~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~14 .lut_mask = 16'h00A0;
defparam \cpu_test|op.0101~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
cycloneiii_lcell_comb \cpu_test|op.0101~16 (
// Equation(s):
// \cpu_test|op.0101~16_combout  = (!\cpu_test|ir_q [8] & ((\cpu_test|op.0101~14_combout ) # ((!\cpu_test|op.0101~15_combout  & !\cpu_test|ir_q [11]))))

	.dataa(\cpu_test|op.0101~15_combout ),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|op.0101~14_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0101~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~16 .lut_mask = 16'h3301;
defparam \cpu_test|op.0101~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneiii_lcell_comb \cpu_test|op.0101~18 (
// Equation(s):
// \cpu_test|op.0101~18_combout  = (\cpu_test|ir_q [11] & (((\cpu_test|ir_q [13]) # (!\cpu_test|ir_q [12])))) # (!\cpu_test|ir_q [11] & ((\cpu_test|ir_q [9] & (!\cpu_test|ir_q [13])) # (!\cpu_test|ir_q [9] & ((\cpu_test|ir_q [12])))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|op.0101~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~18 .lut_mask = 16'hC7F2;
defparam \cpu_test|op.0101~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneiii_lcell_comb \cpu_test|op.0101~19 (
// Equation(s):
// \cpu_test|op.0101~19_combout  = (\cpu_test|ir_q [13] & (((\cpu_test|ir_q [9] & \cpu_test|ir_q [12])) # (!\cpu_test|ir_q [11]))) # (!\cpu_test|ir_q [13] & (\cpu_test|ir_q [11] & ((\cpu_test|ir_q [9]) # (\cpu_test|ir_q [12]))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|op.0101~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~19 .lut_mask = 16'hBC2C;
defparam \cpu_test|op.0101~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneiii_lcell_comb \cpu_test|op.0101~20 (
// Equation(s):
// \cpu_test|op.0101~20_combout  = (\cpu_test|op.0101~18_combout  & (((\cpu_test|ir_q [8] & \cpu_test|op.0101~19_combout )))) # (!\cpu_test|op.0101~18_combout  & (((\cpu_test|op.0101~19_combout )) # (!\cpu_test|ir_q [7])))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|op.0101~18_combout ),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|op.0101~19_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0101~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~20 .lut_mask = 16'hF311;
defparam \cpu_test|op.0101~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneiii_lcell_comb \cpu_test|op.0101~17 (
// Equation(s):
// \cpu_test|op.0101~17_combout  = (\cpu_test|ir_q [11] & (((\cpu_test|ir_q [8] & \cpu_test|ir_q [12])) # (!\cpu_test|ir_q [13]))) # (!\cpu_test|ir_q [11] & ((\cpu_test|ir_q [13]) # ((\cpu_test|ir_q [12]))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|op.0101~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~17 .lut_mask = 16'hF766;
defparam \cpu_test|op.0101~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneiii_lcell_comb \cpu_test|op.0101~21 (
// Equation(s):
// \cpu_test|op.0101~21_combout  = (\cpu_test|ir_q [10] & (((\cpu_test|Equal11~2_combout ) # (\cpu_test|op.0101~17_combout )))) # (!\cpu_test|ir_q [10] & (\cpu_test|op.0101~20_combout  & (!\cpu_test|Equal11~2_combout )))

	.dataa(\cpu_test|op.0101~20_combout ),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|Equal11~2_combout ),
	.datad(\cpu_test|op.0101~17_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0101~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~21 .lut_mask = 16'hCEC2;
defparam \cpu_test|op.0101~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneiii_lcell_comb \cpu_test|op.0101~23 (
// Equation(s):
// \cpu_test|op.0101~23_combout  = (\cpu_test|Equal11~2_combout  & ((\cpu_test|op.0101~21_combout  & (\cpu_test|op.0101~22_combout )) # (!\cpu_test|op.0101~21_combout  & ((\cpu_test|op.0101~16_combout ))))) # (!\cpu_test|Equal11~2_combout  & 
// (((\cpu_test|op.0101~21_combout ))))

	.dataa(\cpu_test|op.0101~22_combout ),
	.datab(\cpu_test|op.0101~16_combout ),
	.datac(\cpu_test|Equal11~2_combout ),
	.datad(\cpu_test|op.0101~21_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0101~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~23 .lut_mask = 16'hAFC0;
defparam \cpu_test|op.0101~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneiii_lcell_comb \cpu_test|op.0101~7 (
// Equation(s):
// \cpu_test|op.0101~7_combout  = (\cpu_test|ir_q [13] & (!\cpu_test|ir_q [11] & \cpu_test|ir_q [12])) # (!\cpu_test|ir_q [13] & (\cpu_test|ir_q [11] & !\cpu_test|ir_q [12]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|op.0101~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~7 .lut_mask = 16'h0C30;
defparam \cpu_test|op.0101~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneiii_lcell_comb \cpu_test|op.0101~30 (
// Equation(s):
// \cpu_test|op.0101~30_combout  = (!\cpu_test|ir_q [8] & (\cpu_test|op.0101~7_combout  & (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|op.0101~7_combout ),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|op.0101~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~30 .lut_mask = 16'h0004;
defparam \cpu_test|op.0101~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneiii_lcell_comb \cpu_test|op.0101~24 (
// Equation(s):
// \cpu_test|op.0101~24_combout  = (\cpu_test|ir_q [11] & ((\cpu_test|ir_q [10]) # ((\cpu_test|ir_q [9] & \cpu_test|ir_q [8]))))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op.0101~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~24 .lut_mask = 16'hC888;
defparam \cpu_test|op.0101~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneiii_lcell_comb \cpu_test|op.0101~25 (
// Equation(s):
// \cpu_test|op.0101~25_combout  = (!\cpu_test|ir_q [13] & ((\cpu_test|op.0101~13_combout ) # ((\cpu_test|ir_q [12]) # (\cpu_test|op.0101~24_combout ))))

	.dataa(\cpu_test|op.0101~13_combout ),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|op.0101~24_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0101~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~25 .lut_mask = 16'h3332;
defparam \cpu_test|op.0101~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneiii_lcell_comb \cpu_test|op.0101~26 (
// Equation(s):
// \cpu_test|op.0101~26_combout  = (\cpu_test|ir_q [11] & (\cpu_test|ir_q [8] & ((\cpu_test|ir_q [10]) # (\cpu_test|ir_q [9])))) # (!\cpu_test|ir_q [11] & ((\cpu_test|ir_q [10]) # ((\cpu_test|ir_q [9]) # (\cpu_test|ir_q [8]))))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op.0101~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~26 .lut_mask = 16'hFB32;
defparam \cpu_test|op.0101~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneiii_lcell_comb \cpu_test|op.0101~27 (
// Equation(s):
// \cpu_test|op.0101~27_combout  = (\cpu_test|ir_q [12] & (((\cpu_test|op.0101~26_combout )))) # (!\cpu_test|ir_q [12] & (\cpu_test|ir_q [13] & ((!\cpu_test|ir_q [11]))))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|op.0101~26_combout ),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|op.0101~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~27 .lut_mask = 16'hCC0A;
defparam \cpu_test|op.0101~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cycloneiii_lcell_comb \cpu_test|op.0101~28 (
// Equation(s):
// \cpu_test|op.0101~28_combout  = (\cpu_test|sel_RAM_mux~16_combout  & (!\cpu_test|sel_RAM_mux~20_combout  & ((\cpu_test|op.0101~25_combout ) # (\cpu_test|op.0101~27_combout )))) # (!\cpu_test|sel_RAM_mux~16_combout  & ((\cpu_test|op.0101~25_combout ) # 
// ((\cpu_test|op.0101~27_combout ))))

	.dataa(\cpu_test|sel_RAM_mux~16_combout ),
	.datab(\cpu_test|op.0101~25_combout ),
	.datac(\cpu_test|op.0101~27_combout ),
	.datad(\cpu_test|sel_RAM_mux~20_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0101~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~28 .lut_mask = 16'h54FC;
defparam \cpu_test|op.0101~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneiii_lcell_comb \cpu_test|op.0101~29 (
// Equation(s):
// \cpu_test|op.0101~29_combout  = (\cpu_test|ps.T4~q  & (!\cpu_test|op.0101~23_combout  & ((\cpu_test|op.0101~30_combout ) # (\cpu_test|op.0101~28_combout ))))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|op.0101~30_combout ),
	.datac(\cpu_test|op.0101~28_combout ),
	.datad(\cpu_test|op.0101~23_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0101~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0101~29 .lut_mask = 16'h00A8;
defparam \cpu_test|op.0101~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneiii_lcell_comb \cpu_test|Equal16~1 (
// Equation(s):
// \cpu_test|Equal16~1_combout  = (\cpu_test|Equal16~0_combout  & (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [12]))

	.dataa(gnd),
	.datab(\cpu_test|Equal16~0_combout ),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal16~1 .lut_mask = 16'h000C;
defparam \cpu_test|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~12 (
// Equation(s):
// \cpu_test|sel_RAM_mux~12_combout  = (\cpu_test|ir_q [11] & (\cpu_test|ir_q [10] & (!\cpu_test|Equal11~1_combout  & \cpu_test|ir_q [13])))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|Equal11~1_combout ),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~12 .lut_mask = 16'h0800;
defparam \cpu_test|sel_RAM_mux~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
cycloneiii_lcell_comb \cpu_test|op~68 (
// Equation(s):
// \cpu_test|op~68_combout  = (!\cpu_test|op~104_combout  & (\cpu_test|Equal16~1_combout  & ((\cpu_test|sel_RAM_mux~10_combout ) # (\cpu_test|sel_RAM_mux~12_combout ))))

	.dataa(\cpu_test|op~104_combout ),
	.datab(\cpu_test|sel_RAM_mux~10_combout ),
	.datac(\cpu_test|Equal16~1_combout ),
	.datad(\cpu_test|sel_RAM_mux~12_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~68 .lut_mask = 16'h5040;
defparam \cpu_test|op~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneiii_lcell_comb \cpu_test|op~65 (
// Equation(s):
// \cpu_test|op~65_combout  = (\cpu_test|sel_RAM_mux~4_combout ) # ((\cpu_test|sel_RAM_mux~3_combout ) # (!\cpu_test|op~102_combout ))

	.dataa(\cpu_test|sel_RAM_mux~4_combout ),
	.datab(gnd),
	.datac(\cpu_test|op~102_combout ),
	.datad(\cpu_test|sel_RAM_mux~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~65 .lut_mask = 16'hFFAF;
defparam \cpu_test|op~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cycloneiii_lcell_comb \cpu_test|op~67 (
// Equation(s):
// \cpu_test|op~67_combout  = (\cpu_test|op~65_combout  & (\cpu_test|Equal16~1_combout  & ((\cpu_test|sel_RAM_mux~9_combout ) # (!\cpu_test|op~66_combout ))))

	.dataa(\cpu_test|op~65_combout ),
	.datab(\cpu_test|sel_RAM_mux~9_combout ),
	.datac(\cpu_test|Equal16~1_combout ),
	.datad(\cpu_test|op~66_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~67 .lut_mask = 16'h80A0;
defparam \cpu_test|op~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneiii_lcell_comb \cpu_test|op~81 (
// Equation(s):
// \cpu_test|op~81_combout  = ((\cpu_test|sel_RAM_mux~29_combout ) # ((\cpu_test|sel_RAM_mux~16_combout ) # (!\cpu_test|op~80_combout ))) # (!\cpu_test|op~78_combout )

	.dataa(\cpu_test|op~78_combout ),
	.datab(\cpu_test|sel_RAM_mux~29_combout ),
	.datac(\cpu_test|sel_RAM_mux~16_combout ),
	.datad(\cpu_test|op~80_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~81 .lut_mask = 16'hFDFF;
defparam \cpu_test|op~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneiii_lcell_comb \cpu_test|op~83 (
// Equation(s):
// \cpu_test|op~83_combout  = (\cpu_test|Equal16~1_combout  & ((\cpu_test|sel_RAM_mux~17_combout ) # ((!\cpu_test|op~82_combout ) # (!\cpu_test|op~72_combout ))))

	.dataa(\cpu_test|Equal16~1_combout ),
	.datab(\cpu_test|sel_RAM_mux~17_combout ),
	.datac(\cpu_test|op~72_combout ),
	.datad(\cpu_test|op~82_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~83 .lut_mask = 16'h8AAA;
defparam \cpu_test|op~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneiii_lcell_comb \cpu_test|op~79 (
// Equation(s):
// \cpu_test|op~79_combout  = (!\cpu_test|op~78_combout  & ((\cpu_test|sel_RAM_mux~30_combout ) # (\cpu_test|sel_RAM_mux~31_combout )))

	.dataa(\cpu_test|sel_RAM_mux~30_combout ),
	.datab(gnd),
	.datac(\cpu_test|op~78_combout ),
	.datad(\cpu_test|sel_RAM_mux~31_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~79 .lut_mask = 16'h0F0A;
defparam \cpu_test|op~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cycloneiii_lcell_comb \cpu_test|op~70 (
// Equation(s):
// \cpu_test|op~70_combout  = (\cpu_test|sel_RAM_mux~10_combout  & ((\cpu_test|sel_RAM_mux~15_combout ) # ((\cpu_test|sel_RAM_mux~14_combout ) # (!\cpu_test|op~69_combout ))))

	.dataa(\cpu_test|sel_RAM_mux~15_combout ),
	.datab(\cpu_test|op~69_combout ),
	.datac(\cpu_test|sel_RAM_mux~14_combout ),
	.datad(\cpu_test|sel_RAM_mux~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~70 .lut_mask = 16'hFB00;
defparam \cpu_test|op~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneiii_lcell_comb \cpu_test|op~71 (
// Equation(s):
// \cpu_test|op~71_combout  = (!\cpu_test|sel_RAM_mux~7_combout  & !\cpu_test|sel_RAM_mux~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|sel_RAM_mux~7_combout ),
	.datad(\cpu_test|sel_RAM_mux~8_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~71 .lut_mask = 16'h000F;
defparam \cpu_test|op~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneiii_lcell_comb \cpu_test|op~74 (
// Equation(s):
// \cpu_test|op~74_combout  = (\cpu_test|op~71_combout  & (!\cpu_test|op~73_combout  & ((\cpu_test|sel_RAM_mux~17_combout )))) # (!\cpu_test|op~71_combout  & (((!\cpu_test|op~73_combout  & \cpu_test|sel_RAM_mux~17_combout )) # (!\cpu_test|op~72_combout )))

	.dataa(\cpu_test|op~71_combout ),
	.datab(\cpu_test|op~73_combout ),
	.datac(\cpu_test|op~72_combout ),
	.datad(\cpu_test|sel_RAM_mux~17_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~74 .lut_mask = 16'h3705;
defparam \cpu_test|op~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~13 (
// Equation(s):
// \cpu_test|sel_RAM_mux~13_combout  = (\cpu_test|ir_q [9] & (!\cpu_test|ir_q [7] & (\cpu_test|ir_q [8] & \cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~13 .lut_mask = 16'h2000;
defparam \cpu_test|sel_RAM_mux~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
cycloneiii_lcell_comb \cpu_test|op~75 (
// Equation(s):
// \cpu_test|op~75_combout  = (\cpu_test|sel_RAM_mux~30_combout  & ((\cpu_test|sel_RAM_mux~2_combout ) # (\cpu_test|sel_RAM_mux~13_combout )))

	.dataa(gnd),
	.datab(\cpu_test|sel_RAM_mux~2_combout ),
	.datac(\cpu_test|sel_RAM_mux~30_combout ),
	.datad(\cpu_test|sel_RAM_mux~13_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~75 .lut_mask = 16'hF0C0;
defparam \cpu_test|op~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneiii_lcell_comb \cpu_test|op~76 (
// Equation(s):
// \cpu_test|op~76_combout  = (\cpu_test|op~75_combout ) # ((\cpu_test|sel_RAM_mux~3_combout  & \cpu_test|sel_RAM_mux~18_combout ))

	.dataa(gnd),
	.datab(\cpu_test|sel_RAM_mux~3_combout ),
	.datac(\cpu_test|op~75_combout ),
	.datad(\cpu_test|sel_RAM_mux~18_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~76 .lut_mask = 16'hFCF0;
defparam \cpu_test|op~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneiii_lcell_comb \cpu_test|op~77 (
// Equation(s):
// \cpu_test|op~77_combout  = (\cpu_test|Equal16~1_combout  & ((\cpu_test|op~70_combout ) # ((\cpu_test|op~74_combout ) # (\cpu_test|op~76_combout ))))

	.dataa(\cpu_test|Equal16~1_combout ),
	.datab(\cpu_test|op~70_combout ),
	.datac(\cpu_test|op~74_combout ),
	.datad(\cpu_test|op~76_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~77 .lut_mask = 16'hAAA8;
defparam \cpu_test|op~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneiii_lcell_comb \cpu_test|op~84 (
// Equation(s):
// \cpu_test|op~84_combout  = (\cpu_test|op~79_combout ) # ((\cpu_test|op~77_combout ) # ((\cpu_test|op~81_combout  & \cpu_test|op~83_combout )))

	.dataa(\cpu_test|op~81_combout ),
	.datab(\cpu_test|op~83_combout ),
	.datac(\cpu_test|op~79_combout ),
	.datad(\cpu_test|op~77_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~84 .lut_mask = 16'hFFF8;
defparam \cpu_test|op~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneiii_lcell_comb \cpu_test|op.0011~0 (
// Equation(s):
// \cpu_test|op.0011~0_combout  = (\cpu_test|ps.T4~q  & ((\cpu_test|op~68_combout ) # ((\cpu_test|op~67_combout ) # (\cpu_test|op~84_combout ))))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|op~68_combout ),
	.datac(\cpu_test|op~67_combout ),
	.datad(\cpu_test|op~84_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0011~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0011~0 .lut_mask = 16'hAAA8;
defparam \cpu_test|op.0011~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneiii_lcell_comb \cpu_test|Selector15~1 (
// Equation(s):
// \cpu_test|Selector15~1_combout  = (!\cpu_test|op.0101~29_combout  & (!\cpu_test|op.0011~0_combout  & ((!\cpu_test|op.0101~23_combout ) # (!\cpu_test|sel_RAM_mux.10~1_combout ))))

	.dataa(\cpu_test|sel_RAM_mux.10~1_combout ),
	.datab(\cpu_test|op.0101~23_combout ),
	.datac(\cpu_test|op.0101~29_combout ),
	.datad(\cpu_test|op.0011~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector15~1 .lut_mask = 16'h0007;
defparam \cpu_test|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneiii_lcell_comb \cpu_test|Selector10~4 (
// Equation(s):
// \cpu_test|Selector10~4_combout  = (\cpu_test|mux1_out[5]~4_combout  & (((\cpu_test|w_q [5] & \cpu_test|op~98_combout )) # (!\cpu_test|Selector15~1_combout )))

	.dataa(\cpu_test|w_q [5]),
	.datab(\cpu_test|mux1_out[5]~4_combout ),
	.datac(\cpu_test|op~98_combout ),
	.datad(\cpu_test|Selector15~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector10~4 .lut_mask = 16'h80CC;
defparam \cpu_test|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneiii_lcell_comb \cpu_test|Selector10~5 (
// Equation(s):
// \cpu_test|Selector10~5_combout  = (\cpu_test|Selector10~4_combout ) # ((\cpu_test|op.0100~0_combout  & (\cpu_test|w_q [5] $ (\cpu_test|mux1_out[5]~4_combout ))))

	.dataa(\cpu_test|w_q [5]),
	.datab(\cpu_test|mux1_out[5]~4_combout ),
	.datac(\cpu_test|op.0100~0_combout ),
	.datad(\cpu_test|Selector10~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector10~5 .lut_mask = 16'hFF60;
defparam \cpu_test|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneiii_lcell_comb \cpu_test|Decoder0~3 (
// Equation(s):
// \cpu_test|Decoder0~3_combout  = (!\cpu_test|ir_q [8] & (\cpu_test|ir_q [9] & !\cpu_test|ir_q [7]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder0~3 .lut_mask = 16'h0030;
defparam \cpu_test|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneiii_lcell_comb \cpu_test|Decoder0~8 (
// Equation(s):
// \cpu_test|Decoder0~8_combout  = (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [9] & \cpu_test|ir_q [7]))

	.dataa(\cpu_test|ir_q [8]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder0~8 .lut_mask = 16'h0A00;
defparam \cpu_test|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneiii_lcell_comb \cpu_test|w_q~6 (
// Equation(s):
// \cpu_test|w_q~6_combout  = (\BTN[0]~input_o  & \cpu_test|Selector12~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|Selector12~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~6 .lut_mask = 16'hF000;
defparam \cpu_test|w_q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
cycloneiii_lcell_comb \cpu_test|load_w~11 (
// Equation(s):
// \cpu_test|load_w~11_combout  = (!\cpu_test|op~87_combout  & (((\cpu_test|sel_RAM_mux~11_combout ) # (\cpu_test|sel_RAM_mux~10_combout )) # (!\cpu_test|load_w~12_combout )))

	.dataa(\cpu_test|load_w~12_combout ),
	.datab(\cpu_test|sel_RAM_mux~11_combout ),
	.datac(\cpu_test|op~87_combout ),
	.datad(\cpu_test|sel_RAM_mux~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~11 .lut_mask = 16'h0F0D;
defparam \cpu_test|load_w~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cycloneiii_lcell_comb \cpu_test|load_w~4 (
// Equation(s):
// \cpu_test|load_w~4_combout  = (\cpu_test|load_w~11_combout ) # ((!\cpu_test|ram_en~16_combout  & ((\cpu_test|sel_RAM_mux~16_combout ) # (!\cpu_test|ram_en~25_combout ))))

	.dataa(\cpu_test|sel_RAM_mux~16_combout ),
	.datab(\cpu_test|ram_en~25_combout ),
	.datac(\cpu_test|load_w~11_combout ),
	.datad(\cpu_test|ram_en~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~4 .lut_mask = 16'hF0FB;
defparam \cpu_test|load_w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneiii_lcell_comb \cpu_test|op~85 (
// Equation(s):
// \cpu_test|op~85_combout  = (\cpu_test|sel_RAM_mux~3_combout ) # (\cpu_test|sel_RAM_mux~29_combout )

	.dataa(gnd),
	.datab(\cpu_test|sel_RAM_mux~3_combout ),
	.datac(\cpu_test|sel_RAM_mux~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|op~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~85 .lut_mask = 16'hFCFC;
defparam \cpu_test|op~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneiii_lcell_comb \cpu_test|op~86 (
// Equation(s):
// \cpu_test|op~86_combout  = (\cpu_test|sel_RAM_mux~18_combout  & (!\cpu_test|op~85_combout  & ((\cpu_test|op~78_combout ) # (!\cpu_test|sel_RAM_mux~11_combout )))) # (!\cpu_test|sel_RAM_mux~18_combout  & ((\cpu_test|op~78_combout ) # 
// ((!\cpu_test|sel_RAM_mux~11_combout ))))

	.dataa(\cpu_test|sel_RAM_mux~18_combout ),
	.datab(\cpu_test|op~78_combout ),
	.datac(\cpu_test|sel_RAM_mux~11_combout ),
	.datad(\cpu_test|op~85_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~86 .lut_mask = 16'h45CF;
defparam \cpu_test|op~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneiii_lcell_comb \cpu_test|load_w~10 (
// Equation(s):
// \cpu_test|load_w~10_combout  = (((\cpu_test|ram_en~18_combout ) # (!\cpu_test|op~86_combout )) # (!\cpu_test|ps.T4~q )) # (!\cpu_test|op~103_combout )

	.dataa(\cpu_test|op~103_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|ram_en~18_combout ),
	.datad(\cpu_test|op~86_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~10 .lut_mask = 16'hF7FF;
defparam \cpu_test|load_w~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneiii_lcell_comb \cpu_test|load_w~8 (
// Equation(s):
// \cpu_test|load_w~8_combout  = (\cpu_test|sel_RAM_mux~10_combout ) # ((\cpu_test|ir_q [7] & ((\cpu_test|sel_RAM_mux~11_combout ) # (\cpu_test|sel_RAM_mux~28_combout ))))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|sel_RAM_mux~11_combout ),
	.datac(\cpu_test|sel_RAM_mux~28_combout ),
	.datad(\cpu_test|sel_RAM_mux~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~8 .lut_mask = 16'hFFA8;
defparam \cpu_test|load_w~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N18
cycloneiii_lcell_comb \cpu_test|load_w~7 (
// Equation(s):
// \cpu_test|load_w~7_combout  = (\cpu_test|ram_en~26_combout  & (((!\cpu_test|load_w~6_combout ) # (!\cpu_test|load_w~5_combout )))) # (!\cpu_test|ram_en~26_combout  & (!\cpu_test|op~95_combout  & ((!\cpu_test|load_w~6_combout ) # 
// (!\cpu_test|load_w~5_combout ))))

	.dataa(\cpu_test|ram_en~26_combout ),
	.datab(\cpu_test|op~95_combout ),
	.datac(\cpu_test|load_w~5_combout ),
	.datad(\cpu_test|load_w~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~7 .lut_mask = 16'h0BBB;
defparam \cpu_test|load_w~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N24
cycloneiii_lcell_comb \cpu_test|load_w~9 (
// Equation(s):
// \cpu_test|load_w~9_combout  = (\cpu_test|load_w~7_combout ) # ((!\cpu_test|op~80_combout  & ((\cpu_test|load_w~8_combout ) # (!\cpu_test|ram_en~16_combout ))))

	.dataa(\cpu_test|load_w~8_combout ),
	.datab(\cpu_test|ram_en~16_combout ),
	.datac(\cpu_test|op~80_combout ),
	.datad(\cpu_test|load_w~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_w~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_w~9 .lut_mask = 16'hFF0B;
defparam \cpu_test|load_w~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneiii_lcell_comb \cpu_test|w_q[1]~3 (
// Equation(s):
// \cpu_test|w_q[1]~3_combout  = ((!\cpu_test|load_w~4_combout  & (!\cpu_test|load_w~10_combout  & !\cpu_test|load_w~9_combout ))) # (!\BTN[0]~input_o )

	.dataa(\cpu_test|load_w~4_combout ),
	.datab(\BTN[0]~input_o ),
	.datac(\cpu_test|load_w~10_combout ),
	.datad(\cpu_test|load_w~9_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q[1]~3 .lut_mask = 16'h3337;
defparam \cpu_test|w_q[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N31
dffeas \cpu_test|w_q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|w_q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[3] .is_wysiwyg = "true";
defparam \cpu_test|w_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneiii_lcell_comb \cpu_test|databus[3]~6 (
// Equation(s):
// \cpu_test|databus[3]~6_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [3])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector12~7_combout )))

	.dataa(\cpu_test|w_q [3]),
	.datab(\cpu_test|sel_bus~0_combout ),
	.datac(gnd),
	.datad(\cpu_test|Selector12~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[3]~6 .lut_mask = 16'hBB88;
defparam \cpu_test|databus[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[17]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[17]~feeder_combout  = \cpu_test|databus[3]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|databus[3]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N7
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneiii_lcell_comb \cpu_test|Decoder0~7 (
// Equation(s):
// \cpu_test|Decoder0~7_combout  = (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [9] & !\cpu_test|ir_q [7]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder0~7 .lut_mask = 16'h000C;
defparam \cpu_test|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[18]~feeder_combout  = \cpu_test|databus[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|databus[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[18]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N15
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneiii_lcell_comb \cpu_test|op.1001~2 (
// Equation(s):
// \cpu_test|op.1001~2_combout  = (\cpu_test|op.1001~1_combout  & (!\cpu_test|ir_q [10] & \cpu_test|op.1001~0_combout ))

	.dataa(\cpu_test|op.1001~1_combout ),
	.datab(gnd),
	.datac(\cpu_test|ir_q [10]),
	.datad(\cpu_test|op.1001~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.1001~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.1001~2 .lut_mask = 16'h0A00;
defparam \cpu_test|op.1001~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneiii_lcell_comb \cpu_test|WideOr0~1 (
// Equation(s):
// \cpu_test|WideOr0~1_combout  = (\cpu_test|ir_q [9] & (((\cpu_test|WideOr0~0_combout )))) # (!\cpu_test|ir_q [9] & (\cpu_test|op.1001~1_combout  & ((!\cpu_test|ir_q [8]))))

	.dataa(\cpu_test|op.1001~1_combout ),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|WideOr0~0_combout ),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|WideOr0~1 .lut_mask = 16'hC0E2;
defparam \cpu_test|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneiii_lcell_comb \cpu_test|WideOr0~2 (
// Equation(s):
// \cpu_test|WideOr0~2_combout  = (\cpu_test|ir_q [10] & (\cpu_test|ps.T4~q  & \cpu_test|WideOr0~1_combout ))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ps.T4~q ),
	.datad(\cpu_test|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|WideOr0~2 .lut_mask = 16'hC000;
defparam \cpu_test|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneiii_lcell_comb \cpu_test|Decoder0~2 (
// Equation(s):
// \cpu_test|Decoder0~2_combout  = (!\cpu_test|ir_q [8] & (\cpu_test|ir_q [7] & !\cpu_test|ir_q [9]))

	.dataa(\cpu_test|ir_q [8]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder0~2 .lut_mask = 16'h0050;
defparam \cpu_test|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|databus[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneiii_lcell_comb \cpu_test|databus[0]~0 (
// Equation(s):
// \cpu_test|databus[0]~0_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [0])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector15~9_combout )))

	.dataa(gnd),
	.datab(\cpu_test|w_q [0]),
	.datac(\cpu_test|Selector15~9_combout ),
	.datad(\cpu_test|sel_bus~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[0]~0 .lut_mask = 16'hCCF0;
defparam \cpu_test|databus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y17_N0
cycloneiii_ram_block \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu_test|ram_en~23_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu_test|databus[0]~0_combout ,\cpu_test|databus[1]~1_combout ,\cpu_test|databus[2]~5_combout ,\cpu_test|databus[3]~6_combout ,\cpu_test|databus[4]~2_combout ,
\cpu_test|databus[5]~4_combout ,\cpu_test|databus[6]~7_combout ,\cpu_test|databus[7]~3_combout }),
	.portaaddr({\cpu_test|ir_q [5],\cpu_test|ir_q [4],\cpu_test|ir_q [3],\cpu_test|ir_q [2],\cpu_test|ir_q [1],\cpu_test|ir_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu_test|ir_q~83_combout ,\cpu_test|ir_q~81_combout ,\cpu_test|ir_q~79_combout ,\cpu_test|ir_q~77_combout ,\cpu_test|ir_q~76_combout ,\cpu_test|ir_q~74_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu_test|single_port_ram_128x8:RAM_unit|altsyncram:ram_rtl_0|altsyncram_nog1:auto_generated|ALTSYNCRAM";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneiii_lcell_comb \cpu_test|Selector6~1 (
// Equation(s):
// \cpu_test|Selector6~1_combout  = (\cpu_test|RAM_unit|Mux0~3_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [19])) # (!\cpu_test|RAM_unit|Mux0~3_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\cpu_test|RAM_unit|ram_rtl_0_bypass [19]),
	.datab(gnd),
	.datac(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\cpu_test|RAM_unit|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector6~1 .lut_mask = 16'hAAF0;
defparam \cpu_test|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneiii_lcell_comb \cpu_test|Selector6~2 (
// Equation(s):
// \cpu_test|Selector6~2_combout  = (\cpu_test|Selector3~1_combout  & ((\cpu_test|sel_RAM_mux.10~1_combout ) # ((!\cpu_test|Decoder0~2_combout  & \cpu_test|Selector6~1_combout )))) # (!\cpu_test|Selector3~1_combout  & ((\cpu_test|Selector6~1_combout ) # 
// ((\cpu_test|sel_RAM_mux.10~1_combout  & \cpu_test|Decoder0~2_combout ))))

	.dataa(\cpu_test|Selector3~1_combout ),
	.datab(\cpu_test|sel_RAM_mux.10~1_combout ),
	.datac(\cpu_test|Decoder0~2_combout ),
	.datad(\cpu_test|Selector6~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector6~2 .lut_mask = 16'hDFC8;
defparam \cpu_test|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneiii_lcell_comb \cpu_test|mux1_out[1]~1 (
// Equation(s):
// \cpu_test|mux1_out[1]~1_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|Selector6~2_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [1]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [1]),
	.datac(\cpu_test|sel_alu~16_combout ),
	.datad(\cpu_test|Selector6~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[1]~1 .lut_mask = 16'hFC0C;
defparam \cpu_test|mux1_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneiii_lcell_comb \cpu_test|Selector14~3 (
// Equation(s):
// \cpu_test|Selector14~3_combout  = (\cpu_test|op.1001~2_combout  & (((\cpu_test|WideOr0~2_combout  & \cpu_test|mux1_out[2]~5_combout )) # (!\cpu_test|mux1_out[1]~1_combout ))) # (!\cpu_test|op.1001~2_combout  & (\cpu_test|WideOr0~2_combout  & 
// ((\cpu_test|mux1_out[2]~5_combout ))))

	.dataa(\cpu_test|op.1001~2_combout ),
	.datab(\cpu_test|WideOr0~2_combout ),
	.datac(\cpu_test|mux1_out[1]~1_combout ),
	.datad(\cpu_test|mux1_out[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector14~3 .lut_mask = 16'hCE0A;
defparam \cpu_test|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneiii_lcell_comb \cpu_test|Selector14~0 (
// Equation(s):
// \cpu_test|Selector14~0_combout  = (\cpu_test|mux1_out[1]~1_combout  & (((\cpu_test|op~98_combout  & \cpu_test|w_q [1])) # (!\cpu_test|Selector15~1_combout )))

	.dataa(\cpu_test|op~98_combout ),
	.datab(\cpu_test|w_q [1]),
	.datac(\cpu_test|Selector15~1_combout ),
	.datad(\cpu_test|mux1_out[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector14~0 .lut_mask = 16'h8F00;
defparam \cpu_test|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneiii_lcell_comb \cpu_test|Selector14~1 (
// Equation(s):
// \cpu_test|Selector14~1_combout  = (\cpu_test|Selector14~0_combout ) # ((\cpu_test|op.0100~0_combout  & (\cpu_test|mux1_out[1]~1_combout  $ (\cpu_test|w_q [1]))))

	.dataa(\cpu_test|mux1_out[1]~1_combout ),
	.datab(\cpu_test|w_q [1]),
	.datac(\cpu_test|op.0100~0_combout ),
	.datad(\cpu_test|Selector14~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector14~1 .lut_mask = 16'hFF60;
defparam \cpu_test|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneiii_lcell_comb \cpu_test|Selector14~2 (
// Equation(s):
// \cpu_test|Selector14~2_combout  = (\cpu_test|alu_q~0_combout  & ((\cpu_test|mux1_out[0]~0_combout ) # ((\cpu_test|sel_alu~8_combout  & \cpu_test|mux1_out[5]~4_combout )))) # (!\cpu_test|alu_q~0_combout  & (\cpu_test|sel_alu~8_combout  & 
// (\cpu_test|mux1_out[5]~4_combout )))

	.dataa(\cpu_test|alu_q~0_combout ),
	.datab(\cpu_test|sel_alu~8_combout ),
	.datac(\cpu_test|mux1_out[5]~4_combout ),
	.datad(\cpu_test|mux1_out[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector14~2 .lut_mask = 16'hEAC0;
defparam \cpu_test|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~22 (
// Equation(s):
// \cpu_test|sel_RAM_mux~22_combout  = (\cpu_test|sel_RAM_mux~1_combout  & (\cpu_test|sel_RAM_mux~2_combout  & \cpu_test|sel_alu~14_combout ))

	.dataa(gnd),
	.datab(\cpu_test|sel_RAM_mux~1_combout ),
	.datac(\cpu_test|sel_RAM_mux~2_combout ),
	.datad(\cpu_test|sel_alu~14_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~22 .lut_mask = 16'hC000;
defparam \cpu_test|sel_RAM_mux~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~0 (
// Equation(s):
// \cpu_test|sel_RAM_mux~0_combout  = (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [11] & \cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~0 .lut_mask = 16'h0200;
defparam \cpu_test|sel_RAM_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneiii_lcell_comb \cpu_test|op.0000~19 (
// Equation(s):
// \cpu_test|op.0000~19_combout  = (\cpu_test|ir_q [11] & ((\cpu_test|ir_q [13]) # ((\cpu_test|ir_q [9] & \cpu_test|sel_RAM_mux~0_combout )))) # (!\cpu_test|ir_q [11] & (((\cpu_test|ir_q [9] & \cpu_test|sel_RAM_mux~0_combout ))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|sel_RAM_mux~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~19 .lut_mask = 16'hF888;
defparam \cpu_test|op.0000~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneiii_lcell_comb \cpu_test|op.0000~20 (
// Equation(s):
// \cpu_test|op.0000~20_combout  = (\cpu_test|ir_q [12] & (!\cpu_test|ir_q [13] & (\cpu_test|ir_q [11]))) # (!\cpu_test|ir_q [12] & (((\cpu_test|op.0000~19_combout ))))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|op.0000~19_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~20 .lut_mask = 16'h7520;
defparam \cpu_test|op.0000~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~25 (
// Equation(s):
// \cpu_test|sel_RAM_mux~25_combout  = (\cpu_test|ir_q [13] & (\cpu_test|ir_q [11] & (!\cpu_test|ir_q [8] & \cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~25 .lut_mask = 16'h0800;
defparam \cpu_test|sel_RAM_mux~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneiii_lcell_comb \cpu_test|op.0000~17 (
// Equation(s):
// \cpu_test|op.0000~17_combout  = ((\cpu_test|op.0000~16_combout ) # ((\cpu_test|sel_RAM_mux~25_combout  & \cpu_test|ir_q [9]))) # (!\cpu_test|ps.T4~q )

	.dataa(\cpu_test|sel_RAM_mux~25_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|op.0000~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~17 .lut_mask = 16'hFFB3;
defparam \cpu_test|op.0000~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneiii_lcell_comb \cpu_test|op.0000~21 (
// Equation(s):
// \cpu_test|op.0000~21_combout  = (\cpu_test|op.0000~20_combout ) # ((\cpu_test|sel_RAM_mux~24_combout ) # (\cpu_test|op.0000~17_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op.0000~20_combout ),
	.datac(\cpu_test|sel_RAM_mux~24_combout ),
	.datad(\cpu_test|op.0000~17_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~21 .lut_mask = 16'hFFFC;
defparam \cpu_test|op.0000~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneiii_lcell_comb \cpu_test|op.0000~18 (
// Equation(s):
// \cpu_test|op.0000~18_combout  = (\cpu_test|sel_alu~8_combout  & (!\cpu_test|op.0000~16_combout  & ((\cpu_test|sel_RAM_mux~22_combout ) # (\cpu_test|op.0000~21_combout )))) # (!\cpu_test|sel_alu~8_combout  & ((\cpu_test|sel_RAM_mux~22_combout ) # 
// ((\cpu_test|op.0000~21_combout ))))

	.dataa(\cpu_test|sel_alu~8_combout ),
	.datab(\cpu_test|sel_RAM_mux~22_combout ),
	.datac(\cpu_test|op.0000~21_combout ),
	.datad(\cpu_test|op.0000~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~18 .lut_mask = 16'h54FC;
defparam \cpu_test|op.0000~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
cycloneiii_lcell_comb \cpu_test|op~17 (
// Equation(s):
// \cpu_test|op~17_combout  = (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [8] & !\cpu_test|ir_q [10]))

	.dataa(\cpu_test|ir_q [12]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|op~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~17 .lut_mask = 16'h0005;
defparam \cpu_test|op~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
cycloneiii_lcell_comb \cpu_test|op~101 (
// Equation(s):
// \cpu_test|op~101_combout  = (\cpu_test|ir_q [9] & (!\cpu_test|ir_q [13] & (!\cpu_test|ir_q [11] & \cpu_test|op~17_combout )))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [13]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|op~17_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~101 .lut_mask = 16'h0200;
defparam \cpu_test|op~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneiii_lcell_comb \cpu_test|Equal17~1 (
// Equation(s):
// \cpu_test|Equal17~1_combout  = (\cpu_test|ir_q [9] & (!\cpu_test|ir_q [8] & (!\cpu_test|ir_q [12] & \cpu_test|Equal17~0_combout )))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [12]),
	.datad(\cpu_test|Equal17~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Equal17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal17~1 .lut_mask = 16'h0200;
defparam \cpu_test|Equal17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneiii_lcell_comb \cpu_test|sel_RAM_mux~26 (
// Equation(s):
// \cpu_test|sel_RAM_mux~26_combout  = (\cpu_test|ir_q [11] & (\cpu_test|ir_q [10] & (\cpu_test|ir_q [13] & \cpu_test|Equal11~1_combout )))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|Equal11~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_RAM_mux~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_RAM_mux~26 .lut_mask = 16'h8000;
defparam \cpu_test|sel_RAM_mux~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneiii_lcell_comb \cpu_test|op~97 (
// Equation(s):
// \cpu_test|op~97_combout  = (\cpu_test|sel_RAM_mux~26_combout ) # ((\cpu_test|sel_RAM_mux~12_combout ) # ((\cpu_test|Equal17~1_combout  & \cpu_test|sel_RAM_mux~18_combout )))

	.dataa(\cpu_test|Equal17~1_combout ),
	.datab(\cpu_test|sel_RAM_mux~26_combout ),
	.datac(\cpu_test|sel_RAM_mux~12_combout ),
	.datad(\cpu_test|sel_RAM_mux~18_combout ),
	.cin(gnd),
	.combout(\cpu_test|op~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~97 .lut_mask = 16'hFEFC;
defparam \cpu_test|op~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneiii_lcell_comb \cpu_test|op.0001~0 (
// Equation(s):
// \cpu_test|op.0001~0_combout  = (\cpu_test|ps.T4~q  & ((\cpu_test|op~101_combout ) # ((!\cpu_test|op~78_combout  & \cpu_test|op~97_combout ))))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|op~101_combout ),
	.datac(\cpu_test|op~78_combout ),
	.datad(\cpu_test|op~97_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0001~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0001~0 .lut_mask = 16'h8A88;
defparam \cpu_test|op.0001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneiii_lcell_comb \cpu_test|Add1~1 (
// Equation(s):
// \cpu_test|Add1~1_combout  = (\cpu_test|w_q [0] & (\cpu_test|mux1_out[0]~0_combout  $ (VCC))) # (!\cpu_test|w_q [0] & (\cpu_test|mux1_out[0]~0_combout  & VCC))
// \cpu_test|Add1~2  = CARRY((\cpu_test|w_q [0] & \cpu_test|mux1_out[0]~0_combout ))

	.dataa(\cpu_test|w_q [0]),
	.datab(\cpu_test|mux1_out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_test|Add1~1_combout ),
	.cout(\cpu_test|Add1~2 ));
// synopsys translate_off
defparam \cpu_test|Add1~1 .lut_mask = 16'h6688;
defparam \cpu_test|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneiii_lcell_comb \cpu_test|Add1~3 (
// Equation(s):
// \cpu_test|Add1~3_combout  = (\cpu_test|w_q [1] & ((\cpu_test|mux1_out[1]~1_combout  & (\cpu_test|Add1~2  & VCC)) # (!\cpu_test|mux1_out[1]~1_combout  & (!\cpu_test|Add1~2 )))) # (!\cpu_test|w_q [1] & ((\cpu_test|mux1_out[1]~1_combout  & (!\cpu_test|Add1~2 
// )) # (!\cpu_test|mux1_out[1]~1_combout  & ((\cpu_test|Add1~2 ) # (GND)))))
// \cpu_test|Add1~4  = CARRY((\cpu_test|w_q [1] & (!\cpu_test|mux1_out[1]~1_combout  & !\cpu_test|Add1~2 )) # (!\cpu_test|w_q [1] & ((!\cpu_test|Add1~2 ) # (!\cpu_test|mux1_out[1]~1_combout ))))

	.dataa(\cpu_test|w_q [1]),
	.datab(\cpu_test|mux1_out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~2 ),
	.combout(\cpu_test|Add1~3_combout ),
	.cout(\cpu_test|Add1~4 ));
// synopsys translate_off
defparam \cpu_test|Add1~3 .lut_mask = 16'h9617;
defparam \cpu_test|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneiii_lcell_comb \cpu_test|Add2~1 (
// Equation(s):
// \cpu_test|Add2~1_combout  = (\cpu_test|w_q [0] & (\cpu_test|mux1_out[0]~0_combout  $ (VCC))) # (!\cpu_test|w_q [0] & ((\cpu_test|mux1_out[0]~0_combout ) # (GND)))
// \cpu_test|Add2~2  = CARRY((\cpu_test|mux1_out[0]~0_combout ) # (!\cpu_test|w_q [0]))

	.dataa(\cpu_test|w_q [0]),
	.datab(\cpu_test|mux1_out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_test|Add2~1_combout ),
	.cout(\cpu_test|Add2~2 ));
// synopsys translate_off
defparam \cpu_test|Add2~1 .lut_mask = 16'h66DD;
defparam \cpu_test|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneiii_lcell_comb \cpu_test|Add2~3 (
// Equation(s):
// \cpu_test|Add2~3_combout  = (\cpu_test|mux1_out[1]~1_combout  & ((\cpu_test|w_q [1] & (!\cpu_test|Add2~2 )) # (!\cpu_test|w_q [1] & (\cpu_test|Add2~2  & VCC)))) # (!\cpu_test|mux1_out[1]~1_combout  & ((\cpu_test|w_q [1] & ((\cpu_test|Add2~2 ) # (GND))) # 
// (!\cpu_test|w_q [1] & (!\cpu_test|Add2~2 ))))
// \cpu_test|Add2~4  = CARRY((\cpu_test|mux1_out[1]~1_combout  & (\cpu_test|w_q [1] & !\cpu_test|Add2~2 )) # (!\cpu_test|mux1_out[1]~1_combout  & ((\cpu_test|w_q [1]) # (!\cpu_test|Add2~2 ))))

	.dataa(\cpu_test|mux1_out[1]~1_combout ),
	.datab(\cpu_test|w_q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add2~2 ),
	.combout(\cpu_test|Add2~3_combout ),
	.cout(\cpu_test|Add2~4 ));
// synopsys translate_off
defparam \cpu_test|Add2~3 .lut_mask = 16'h694D;
defparam \cpu_test|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneiii_lcell_comb \cpu_test|Selector14~5 (
// Equation(s):
// \cpu_test|Selector14~5_combout  = (\cpu_test|op.0000~18_combout  & ((\cpu_test|Add1~3_combout ) # ((\cpu_test|op.0001~0_combout  & \cpu_test|Add2~3_combout )))) # (!\cpu_test|op.0000~18_combout  & (\cpu_test|op.0001~0_combout  & ((\cpu_test|Add2~3_combout 
// ))))

	.dataa(\cpu_test|op.0000~18_combout ),
	.datab(\cpu_test|op.0001~0_combout ),
	.datac(\cpu_test|Add1~3_combout ),
	.datad(\cpu_test|Add2~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector14~5 .lut_mask = 16'hECA0;
defparam \cpu_test|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneiii_lcell_comb \cpu_test|op~55 (
// Equation(s):
// \cpu_test|op~55_combout  = (\cpu_test|ir_q [8] & (\cpu_test|ir_q [9] & !\cpu_test|ir_q [13]))

	.dataa(\cpu_test|ir_q [8]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|op~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~55 .lut_mask = 16'h00A0;
defparam \cpu_test|op~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneiii_lcell_comb \cpu_test|op~106 (
// Equation(s):
// \cpu_test|op~106_combout  = (!\cpu_test|ir_q [12] & (\cpu_test|ir_q [11] & (\cpu_test|op~55_combout  & \cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|op~55_combout ),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|op~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~106 .lut_mask = 16'h4000;
defparam \cpu_test|op~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneiii_lcell_comb \cpu_test|op.0110~0 (
// Equation(s):
// \cpu_test|op.0110~0_combout  = (\cpu_test|ps.T4~q  & ((\cpu_test|op~106_combout ) # ((!\cpu_test|op~71_combout  & !\cpu_test|op~88_combout ))))

	.dataa(\cpu_test|op~71_combout ),
	.datab(\cpu_test|op~106_combout ),
	.datac(\cpu_test|ps.T4~q ),
	.datad(\cpu_test|op~88_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0110~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0110~0 .lut_mask = 16'hC0D0;
defparam \cpu_test|op.0110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneiii_lcell_comb \cpu_test|Add3~1 (
// Equation(s):
// \cpu_test|Add3~1_combout  = \cpu_test|mux1_out[0]~0_combout  $ (VCC)
// \cpu_test|Add3~2  = CARRY(\cpu_test|mux1_out[0]~0_combout )

	.dataa(\cpu_test|mux1_out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_test|Add3~1_combout ),
	.cout(\cpu_test|Add3~2 ));
// synopsys translate_off
defparam \cpu_test|Add3~1 .lut_mask = 16'h55AA;
defparam \cpu_test|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneiii_lcell_comb \cpu_test|Add3~3 (
// Equation(s):
// \cpu_test|Add3~3_combout  = (\cpu_test|mux1_out[1]~1_combout  & (!\cpu_test|Add3~2 )) # (!\cpu_test|mux1_out[1]~1_combout  & ((\cpu_test|Add3~2 ) # (GND)))
// \cpu_test|Add3~4  = CARRY((!\cpu_test|Add3~2 ) # (!\cpu_test|mux1_out[1]~1_combout ))

	.dataa(gnd),
	.datab(\cpu_test|mux1_out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add3~2 ),
	.combout(\cpu_test|Add3~3_combout ),
	.cout(\cpu_test|Add3~4 ));
// synopsys translate_off
defparam \cpu_test|Add3~3 .lut_mask = 16'h3C3F;
defparam \cpu_test|Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneiii_lcell_comb \cpu_test|Add4~1 (
// Equation(s):
// \cpu_test|Add4~1_combout  = \cpu_test|mux1_out[0]~0_combout  $ (VCC)
// \cpu_test|Add4~2  = CARRY(\cpu_test|mux1_out[0]~0_combout )

	.dataa(\cpu_test|mux1_out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_test|Add4~1_combout ),
	.cout(\cpu_test|Add4~2 ));
// synopsys translate_off
defparam \cpu_test|Add4~1 .lut_mask = 16'h55AA;
defparam \cpu_test|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneiii_lcell_comb \cpu_test|Add4~3 (
// Equation(s):
// \cpu_test|Add4~3_combout  = (\cpu_test|mux1_out[1]~1_combout  & (\cpu_test|Add4~2  & VCC)) # (!\cpu_test|mux1_out[1]~1_combout  & (!\cpu_test|Add4~2 ))
// \cpu_test|Add4~4  = CARRY((!\cpu_test|mux1_out[1]~1_combout  & !\cpu_test|Add4~2 ))

	.dataa(\cpu_test|mux1_out[1]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add4~2 ),
	.combout(\cpu_test|Add4~3_combout ),
	.cout(\cpu_test|Add4~4 ));
// synopsys translate_off
defparam \cpu_test|Add4~3 .lut_mask = 16'hA505;
defparam \cpu_test|Add4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneiii_lcell_comb \cpu_test|Selector14~4 (
// Equation(s):
// \cpu_test|Selector14~4_combout  = (\cpu_test|op.0110~0_combout  & ((\cpu_test|Add3~3_combout ) # ((\cpu_test|op.0111~0_combout  & \cpu_test|Add4~3_combout )))) # (!\cpu_test|op.0110~0_combout  & (\cpu_test|op.0111~0_combout  & ((\cpu_test|Add4~3_combout 
// ))))

	.dataa(\cpu_test|op.0110~0_combout ),
	.datab(\cpu_test|op.0111~0_combout ),
	.datac(\cpu_test|Add3~3_combout ),
	.datad(\cpu_test|Add4~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector14~4 .lut_mask = 16'hECA0;
defparam \cpu_test|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneiii_lcell_comb \cpu_test|Selector14~6 (
// Equation(s):
// \cpu_test|Selector14~6_combout  = (\cpu_test|Selector14~5_combout ) # ((\cpu_test|Selector14~4_combout ) # ((\cpu_test|w_q [1] & \cpu_test|op.0011~0_combout )))

	.dataa(\cpu_test|w_q [1]),
	.datab(\cpu_test|op.0011~0_combout ),
	.datac(\cpu_test|Selector14~5_combout ),
	.datad(\cpu_test|Selector14~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector14~6 .lut_mask = 16'hFFF8;
defparam \cpu_test|Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneiii_lcell_comb \cpu_test|Selector14~7 (
// Equation(s):
// \cpu_test|Selector14~7_combout  = (\cpu_test|Selector14~3_combout ) # ((\cpu_test|Selector14~1_combout ) # ((\cpu_test|Selector14~2_combout ) # (\cpu_test|Selector14~6_combout )))

	.dataa(\cpu_test|Selector14~3_combout ),
	.datab(\cpu_test|Selector14~1_combout ),
	.datac(\cpu_test|Selector14~2_combout ),
	.datad(\cpu_test|Selector14~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector14~7 .lut_mask = 16'hFFFE;
defparam \cpu_test|Selector14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneiii_lcell_comb \cpu_test|w_q~4 (
// Equation(s):
// \cpu_test|w_q~4_combout  = (\BTN[0]~input_o  & \cpu_test|Selector14~7_combout )

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(gnd),
	.datad(\cpu_test|Selector14~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~4 .lut_mask = 16'hCC00;
defparam \cpu_test|w_q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N9
dffeas \cpu_test|w_q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|w_q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[1] .is_wysiwyg = "true";
defparam \cpu_test|w_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneiii_lcell_comb \cpu_test|databus[1]~1 (
// Equation(s):
// \cpu_test|databus[1]~1_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [1])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector14~7_combout )))

	.dataa(gnd),
	.datab(\cpu_test|w_q [1]),
	.datac(\cpu_test|sel_bus~0_combout ),
	.datad(\cpu_test|Selector14~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[1]~1 .lut_mask = 16'hCFC0;
defparam \cpu_test|databus[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneiii_lcell_comb \cpu_test|Selector5~1 (
// Equation(s):
// \cpu_test|Selector5~1_combout  = (\cpu_test|RAM_unit|Mux0~3_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [18])) # (!\cpu_test|RAM_unit|Mux0~3_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(gnd),
	.datab(\cpu_test|RAM_unit|ram_rtl_0_bypass [18]),
	.datac(\cpu_test|RAM_unit|Mux0~3_combout ),
	.datad(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\cpu_test|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector5~1 .lut_mask = 16'hCFC0;
defparam \cpu_test|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneiii_lcell_comb \cpu_test|Selector5~2 (
// Equation(s):
// \cpu_test|Selector5~2_combout  = (\cpu_test|Selector3~1_combout  & ((\cpu_test|sel_RAM_mux.10~1_combout ) # ((!\cpu_test|Decoder0~7_combout  & \cpu_test|Selector5~1_combout )))) # (!\cpu_test|Selector3~1_combout  & ((\cpu_test|Selector5~1_combout ) # 
// ((\cpu_test|sel_RAM_mux.10~1_combout  & \cpu_test|Decoder0~7_combout ))))

	.dataa(\cpu_test|Selector3~1_combout ),
	.datab(\cpu_test|sel_RAM_mux.10~1_combout ),
	.datac(\cpu_test|Decoder0~7_combout ),
	.datad(\cpu_test|Selector5~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector5~2 .lut_mask = 16'hDFC8;
defparam \cpu_test|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneiii_lcell_comb \cpu_test|mux1_out[2]~5 (
// Equation(s):
// \cpu_test|mux1_out[2]~5_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|Selector5~2_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [2]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|sel_alu~16_combout ),
	.datad(\cpu_test|Selector5~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[2]~5 .lut_mask = 16'hFC0C;
defparam \cpu_test|mux1_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneiii_lcell_comb \cpu_test|Selector13~0 (
// Equation(s):
// \cpu_test|Selector13~0_combout  = (\cpu_test|mux1_out[2]~5_combout  & (((\cpu_test|w_q [2] & \cpu_test|op~98_combout )) # (!\cpu_test|Selector15~1_combout )))

	.dataa(\cpu_test|mux1_out[2]~5_combout ),
	.datab(\cpu_test|w_q [2]),
	.datac(\cpu_test|op~98_combout ),
	.datad(\cpu_test|Selector15~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector13~0 .lut_mask = 16'h80AA;
defparam \cpu_test|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneiii_lcell_comb \cpu_test|Selector13~1 (
// Equation(s):
// \cpu_test|Selector13~1_combout  = (\cpu_test|Selector13~0_combout ) # ((\cpu_test|op.0100~0_combout  & (\cpu_test|mux1_out[2]~5_combout  $ (\cpu_test|w_q [2]))))

	.dataa(\cpu_test|mux1_out[2]~5_combout ),
	.datab(\cpu_test|w_q [2]),
	.datac(\cpu_test|op.0100~0_combout ),
	.datad(\cpu_test|Selector13~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector13~1 .lut_mask = 16'hFF60;
defparam \cpu_test|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneiii_lcell_comb \cpu_test|Selector13~2 (
// Equation(s):
// \cpu_test|Selector13~2_combout  = (\cpu_test|alu_q~0_combout  & ((\cpu_test|mux1_out[1]~1_combout ) # ((\cpu_test|WideOr0~2_combout  & \cpu_test|mux1_out[3]~6_combout )))) # (!\cpu_test|alu_q~0_combout  & (\cpu_test|WideOr0~2_combout  & 
// ((\cpu_test|mux1_out[3]~6_combout ))))

	.dataa(\cpu_test|alu_q~0_combout ),
	.datab(\cpu_test|WideOr0~2_combout ),
	.datac(\cpu_test|mux1_out[1]~1_combout ),
	.datad(\cpu_test|mux1_out[3]~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector13~2 .lut_mask = 16'hECA0;
defparam \cpu_test|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneiii_lcell_comb \cpu_test|Add4~5 (
// Equation(s):
// \cpu_test|Add4~5_combout  = (\cpu_test|mux1_out[2]~5_combout  & ((GND) # (!\cpu_test|Add4~4 ))) # (!\cpu_test|mux1_out[2]~5_combout  & (\cpu_test|Add4~4  $ (GND)))
// \cpu_test|Add4~6  = CARRY((\cpu_test|mux1_out[2]~5_combout ) # (!\cpu_test|Add4~4 ))

	.dataa(gnd),
	.datab(\cpu_test|mux1_out[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add4~4 ),
	.combout(\cpu_test|Add4~5_combout ),
	.cout(\cpu_test|Add4~6 ));
// synopsys translate_off
defparam \cpu_test|Add4~5 .lut_mask = 16'h3CCF;
defparam \cpu_test|Add4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
cycloneiii_lcell_comb \cpu_test|Selector13~3 (
// Equation(s):
// \cpu_test|Selector13~3_combout  = (\cpu_test|mux1_out[2]~5_combout  & (((\cpu_test|Add4~5_combout  & \cpu_test|op.0111~0_combout )))) # (!\cpu_test|mux1_out[2]~5_combout  & ((\cpu_test|op.1001~2_combout ) # ((\cpu_test|Add4~5_combout  & 
// \cpu_test|op.0111~0_combout ))))

	.dataa(\cpu_test|mux1_out[2]~5_combout ),
	.datab(\cpu_test|op.1001~2_combout ),
	.datac(\cpu_test|Add4~5_combout ),
	.datad(\cpu_test|op.0111~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector13~3 .lut_mask = 16'hF444;
defparam \cpu_test|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneiii_lcell_comb \cpu_test|Add3~5 (
// Equation(s):
// \cpu_test|Add3~5_combout  = (\cpu_test|mux1_out[2]~5_combout  & (\cpu_test|Add3~4  $ (GND))) # (!\cpu_test|mux1_out[2]~5_combout  & (!\cpu_test|Add3~4  & VCC))
// \cpu_test|Add3~6  = CARRY((\cpu_test|mux1_out[2]~5_combout  & !\cpu_test|Add3~4 ))

	.dataa(\cpu_test|mux1_out[2]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add3~4 ),
	.combout(\cpu_test|Add3~5_combout ),
	.cout(\cpu_test|Add3~6 ));
// synopsys translate_off
defparam \cpu_test|Add3~5 .lut_mask = 16'hA50A;
defparam \cpu_test|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneiii_lcell_comb \cpu_test|Add2~5 (
// Equation(s):
// \cpu_test|Add2~5_combout  = ((\cpu_test|w_q [2] $ (\cpu_test|mux1_out[2]~5_combout  $ (\cpu_test|Add2~4 )))) # (GND)
// \cpu_test|Add2~6  = CARRY((\cpu_test|w_q [2] & (\cpu_test|mux1_out[2]~5_combout  & !\cpu_test|Add2~4 )) # (!\cpu_test|w_q [2] & ((\cpu_test|mux1_out[2]~5_combout ) # (!\cpu_test|Add2~4 ))))

	.dataa(\cpu_test|w_q [2]),
	.datab(\cpu_test|mux1_out[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add2~4 ),
	.combout(\cpu_test|Add2~5_combout ),
	.cout(\cpu_test|Add2~6 ));
// synopsys translate_off
defparam \cpu_test|Add2~5 .lut_mask = 16'h964D;
defparam \cpu_test|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneiii_lcell_comb \cpu_test|Selector13~5 (
// Equation(s):
// \cpu_test|Selector13~5_combout  = (\cpu_test|op.0001~0_combout  & ((\cpu_test|Add2~5_combout ) # ((\cpu_test|w_q [2] & \cpu_test|op.0011~0_combout )))) # (!\cpu_test|op.0001~0_combout  & (\cpu_test|w_q [2] & (\cpu_test|op.0011~0_combout )))

	.dataa(\cpu_test|op.0001~0_combout ),
	.datab(\cpu_test|w_q [2]),
	.datac(\cpu_test|op.0011~0_combout ),
	.datad(\cpu_test|Add2~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector13~5 .lut_mask = 16'hEAC0;
defparam \cpu_test|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneiii_lcell_comb \cpu_test|mux1_out[6]~7 (
// Equation(s):
// \cpu_test|mux1_out[6]~7_combout  = (\cpu_test|sel_alu~16_combout  & \cpu_test|Selector1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|sel_alu~16_combout ),
	.datad(\cpu_test|Selector1~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[6]~7 .lut_mask = 16'hF000;
defparam \cpu_test|mux1_out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneiii_lcell_comb \cpu_test|Add1~5 (
// Equation(s):
// \cpu_test|Add1~5_combout  = ((\cpu_test|w_q [2] $ (\cpu_test|mux1_out[2]~5_combout  $ (!\cpu_test|Add1~4 )))) # (GND)
// \cpu_test|Add1~6  = CARRY((\cpu_test|w_q [2] & ((\cpu_test|mux1_out[2]~5_combout ) # (!\cpu_test|Add1~4 ))) # (!\cpu_test|w_q [2] & (\cpu_test|mux1_out[2]~5_combout  & !\cpu_test|Add1~4 )))

	.dataa(\cpu_test|w_q [2]),
	.datab(\cpu_test|mux1_out[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~4 ),
	.combout(\cpu_test|Add1~5_combout ),
	.cout(\cpu_test|Add1~6 ));
// synopsys translate_off
defparam \cpu_test|Add1~5 .lut_mask = 16'h698E;
defparam \cpu_test|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneiii_lcell_comb \cpu_test|Selector13~4 (
// Equation(s):
// \cpu_test|Selector13~4_combout  = (\cpu_test|mux1_out[6]~7_combout  & ((\cpu_test|sel_alu~8_combout ) # ((\cpu_test|op.0000~18_combout  & \cpu_test|Add1~5_combout )))) # (!\cpu_test|mux1_out[6]~7_combout  & (\cpu_test|op.0000~18_combout  & 
// (\cpu_test|Add1~5_combout )))

	.dataa(\cpu_test|mux1_out[6]~7_combout ),
	.datab(\cpu_test|op.0000~18_combout ),
	.datac(\cpu_test|Add1~5_combout ),
	.datad(\cpu_test|sel_alu~8_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector13~4 .lut_mask = 16'hEAC0;
defparam \cpu_test|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneiii_lcell_comb \cpu_test|Selector13~6 (
// Equation(s):
// \cpu_test|Selector13~6_combout  = (\cpu_test|Selector13~5_combout ) # ((\cpu_test|Selector13~4_combout ) # ((\cpu_test|op.0110~0_combout  & \cpu_test|Add3~5_combout )))

	.dataa(\cpu_test|op.0110~0_combout ),
	.datab(\cpu_test|Add3~5_combout ),
	.datac(\cpu_test|Selector13~5_combout ),
	.datad(\cpu_test|Selector13~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector13~6 .lut_mask = 16'hFFF8;
defparam \cpu_test|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneiii_lcell_comb \cpu_test|Selector13~7 (
// Equation(s):
// \cpu_test|Selector13~7_combout  = (\cpu_test|Selector13~1_combout ) # ((\cpu_test|Selector13~2_combout ) # ((\cpu_test|Selector13~3_combout ) # (\cpu_test|Selector13~6_combout )))

	.dataa(\cpu_test|Selector13~1_combout ),
	.datab(\cpu_test|Selector13~2_combout ),
	.datac(\cpu_test|Selector13~3_combout ),
	.datad(\cpu_test|Selector13~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector13~7 .lut_mask = 16'hFFFE;
defparam \cpu_test|Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneiii_lcell_comb \cpu_test|w_q~5 (
// Equation(s):
// \cpu_test|w_q~5_combout  = (\BTN[0]~input_o  & \cpu_test|Selector13~7_combout )

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(gnd),
	.datad(\cpu_test|Selector13~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~5 .lut_mask = 16'hCC00;
defparam \cpu_test|w_q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N1
dffeas \cpu_test|w_q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|w_q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[2] .is_wysiwyg = "true";
defparam \cpu_test|w_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneiii_lcell_comb \cpu_test|databus[2]~5 (
// Equation(s):
// \cpu_test|databus[2]~5_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [2])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector13~7_combout )))

	.dataa(\cpu_test|sel_bus~0_combout ),
	.datab(gnd),
	.datac(\cpu_test|w_q [2]),
	.datad(\cpu_test|Selector13~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[2]~5 .lut_mask = 16'hF5A0;
defparam \cpu_test|databus[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneiii_lcell_comb \cpu_test|Selector4~1 (
// Equation(s):
// \cpu_test|Selector4~1_combout  = (\cpu_test|RAM_unit|Mux0~3_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [17])) # (!\cpu_test|RAM_unit|Mux0~3_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\cpu_test|RAM_unit|ram_rtl_0_bypass [17]),
	.datab(gnd),
	.datac(\cpu_test|RAM_unit|Mux0~3_combout ),
	.datad(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\cpu_test|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector4~1 .lut_mask = 16'hAFA0;
defparam \cpu_test|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneiii_lcell_comb \cpu_test|Selector4~2 (
// Equation(s):
// \cpu_test|Selector4~2_combout  = (\cpu_test|sel_RAM_mux.10~1_combout  & ((\cpu_test|Selector3~1_combout ) # ((\cpu_test|Decoder0~8_combout ) # (\cpu_test|Selector4~1_combout )))) # (!\cpu_test|sel_RAM_mux.10~1_combout  & (\cpu_test|Selector4~1_combout  & 
// ((!\cpu_test|Decoder0~8_combout ) # (!\cpu_test|Selector3~1_combout ))))

	.dataa(\cpu_test|sel_RAM_mux.10~1_combout ),
	.datab(\cpu_test|Selector3~1_combout ),
	.datac(\cpu_test|Decoder0~8_combout ),
	.datad(\cpu_test|Selector4~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector4~2 .lut_mask = 16'hBFA8;
defparam \cpu_test|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneiii_lcell_comb \cpu_test|mux1_out[3]~6 (
// Equation(s):
// \cpu_test|mux1_out[3]~6_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|Selector4~2_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [3]))

	.dataa(\cpu_test|ir_q [3]),
	.datab(gnd),
	.datac(\cpu_test|sel_alu~16_combout ),
	.datad(\cpu_test|Selector4~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[3]~6 .lut_mask = 16'hFA0A;
defparam \cpu_test|mux1_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneiii_lcell_comb \cpu_test|Selector11~0 (
// Equation(s):
// \cpu_test|Selector11~0_combout  = (\cpu_test|sel_alu~8_combout  & ((\cpu_test|mux1_out[0]~0_combout ) # ((\cpu_test|alu_q~0_combout  & \cpu_test|mux1_out[3]~6_combout )))) # (!\cpu_test|sel_alu~8_combout  & (\cpu_test|alu_q~0_combout  & 
// (\cpu_test|mux1_out[3]~6_combout )))

	.dataa(\cpu_test|sel_alu~8_combout ),
	.datab(\cpu_test|alu_q~0_combout ),
	.datac(\cpu_test|mux1_out[3]~6_combout ),
	.datad(\cpu_test|mux1_out[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector11~0 .lut_mask = 16'hEAC0;
defparam \cpu_test|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneiii_lcell_comb \cpu_test|Add1~7 (
// Equation(s):
// \cpu_test|Add1~7_combout  = (\cpu_test|w_q [3] & ((\cpu_test|mux1_out[3]~6_combout  & (\cpu_test|Add1~6  & VCC)) # (!\cpu_test|mux1_out[3]~6_combout  & (!\cpu_test|Add1~6 )))) # (!\cpu_test|w_q [3] & ((\cpu_test|mux1_out[3]~6_combout  & (!\cpu_test|Add1~6 
// )) # (!\cpu_test|mux1_out[3]~6_combout  & ((\cpu_test|Add1~6 ) # (GND)))))
// \cpu_test|Add1~8  = CARRY((\cpu_test|w_q [3] & (!\cpu_test|mux1_out[3]~6_combout  & !\cpu_test|Add1~6 )) # (!\cpu_test|w_q [3] & ((!\cpu_test|Add1~6 ) # (!\cpu_test|mux1_out[3]~6_combout ))))

	.dataa(\cpu_test|w_q [3]),
	.datab(\cpu_test|mux1_out[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~6 ),
	.combout(\cpu_test|Add1~7_combout ),
	.cout(\cpu_test|Add1~8 ));
// synopsys translate_off
defparam \cpu_test|Add1~7 .lut_mask = 16'h9617;
defparam \cpu_test|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneiii_lcell_comb \cpu_test|Add1~9 (
// Equation(s):
// \cpu_test|Add1~9_combout  = ((\cpu_test|mux1_out[4]~2_combout  $ (\cpu_test|w_q [4] $ (!\cpu_test|Add1~8 )))) # (GND)
// \cpu_test|Add1~10  = CARRY((\cpu_test|mux1_out[4]~2_combout  & ((\cpu_test|w_q [4]) # (!\cpu_test|Add1~8 ))) # (!\cpu_test|mux1_out[4]~2_combout  & (\cpu_test|w_q [4] & !\cpu_test|Add1~8 )))

	.dataa(\cpu_test|mux1_out[4]~2_combout ),
	.datab(\cpu_test|w_q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~8 ),
	.combout(\cpu_test|Add1~9_combout ),
	.cout(\cpu_test|Add1~10 ));
// synopsys translate_off
defparam \cpu_test|Add1~9 .lut_mask = 16'h698E;
defparam \cpu_test|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneiii_lcell_comb \cpu_test|Selector11~1 (
// Equation(s):
// \cpu_test|Selector11~1_combout  = (\cpu_test|mux1_out[4]~2_combout  & (((\cpu_test|WideOr0~2_combout  & \cpu_test|mux1_out[5]~4_combout )))) # (!\cpu_test|mux1_out[4]~2_combout  & ((\cpu_test|op.1001~2_combout ) # ((\cpu_test|WideOr0~2_combout  & 
// \cpu_test|mux1_out[5]~4_combout ))))

	.dataa(\cpu_test|mux1_out[4]~2_combout ),
	.datab(\cpu_test|op.1001~2_combout ),
	.datac(\cpu_test|WideOr0~2_combout ),
	.datad(\cpu_test|mux1_out[5]~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector11~1 .lut_mask = 16'hF444;
defparam \cpu_test|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneiii_lcell_comb \cpu_test|Selector11~2 (
// Equation(s):
// \cpu_test|Selector11~2_combout  = (\cpu_test|Selector11~0_combout ) # ((\cpu_test|Selector11~1_combout ) # ((\cpu_test|op.0000~18_combout  & \cpu_test|Add1~9_combout )))

	.dataa(\cpu_test|Selector11~0_combout ),
	.datab(\cpu_test|op.0000~18_combout ),
	.datac(\cpu_test|Add1~9_combout ),
	.datad(\cpu_test|Selector11~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector11~2 .lut_mask = 16'hFFEA;
defparam \cpu_test|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneiii_lcell_comb \cpu_test|Add3~7 (
// Equation(s):
// \cpu_test|Add3~7_combout  = (\cpu_test|mux1_out[3]~6_combout  & (!\cpu_test|Add3~6 )) # (!\cpu_test|mux1_out[3]~6_combout  & ((\cpu_test|Add3~6 ) # (GND)))
// \cpu_test|Add3~8  = CARRY((!\cpu_test|Add3~6 ) # (!\cpu_test|mux1_out[3]~6_combout ))

	.dataa(gnd),
	.datab(\cpu_test|mux1_out[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add3~6 ),
	.combout(\cpu_test|Add3~7_combout ),
	.cout(\cpu_test|Add3~8 ));
// synopsys translate_off
defparam \cpu_test|Add3~7 .lut_mask = 16'h3C3F;
defparam \cpu_test|Add3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneiii_lcell_comb \cpu_test|Add3~9 (
// Equation(s):
// \cpu_test|Add3~9_combout  = (\cpu_test|mux1_out[4]~2_combout  & (\cpu_test|Add3~8  $ (GND))) # (!\cpu_test|mux1_out[4]~2_combout  & (!\cpu_test|Add3~8  & VCC))
// \cpu_test|Add3~10  = CARRY((\cpu_test|mux1_out[4]~2_combout  & !\cpu_test|Add3~8 ))

	.dataa(gnd),
	.datab(\cpu_test|mux1_out[4]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add3~8 ),
	.combout(\cpu_test|Add3~9_combout ),
	.cout(\cpu_test|Add3~10 ));
// synopsys translate_off
defparam \cpu_test|Add3~9 .lut_mask = 16'hC30C;
defparam \cpu_test|Add3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneiii_lcell_comb \cpu_test|Add2~7 (
// Equation(s):
// \cpu_test|Add2~7_combout  = (\cpu_test|mux1_out[3]~6_combout  & ((\cpu_test|w_q [3] & (!\cpu_test|Add2~6 )) # (!\cpu_test|w_q [3] & (\cpu_test|Add2~6  & VCC)))) # (!\cpu_test|mux1_out[3]~6_combout  & ((\cpu_test|w_q [3] & ((\cpu_test|Add2~6 ) # (GND))) # 
// (!\cpu_test|w_q [3] & (!\cpu_test|Add2~6 ))))
// \cpu_test|Add2~8  = CARRY((\cpu_test|mux1_out[3]~6_combout  & (\cpu_test|w_q [3] & !\cpu_test|Add2~6 )) # (!\cpu_test|mux1_out[3]~6_combout  & ((\cpu_test|w_q [3]) # (!\cpu_test|Add2~6 ))))

	.dataa(\cpu_test|mux1_out[3]~6_combout ),
	.datab(\cpu_test|w_q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add2~6 ),
	.combout(\cpu_test|Add2~7_combout ),
	.cout(\cpu_test|Add2~8 ));
// synopsys translate_off
defparam \cpu_test|Add2~7 .lut_mask = 16'h694D;
defparam \cpu_test|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneiii_lcell_comb \cpu_test|Add2~9 (
// Equation(s):
// \cpu_test|Add2~9_combout  = ((\cpu_test|w_q [4] $ (\cpu_test|mux1_out[4]~2_combout  $ (\cpu_test|Add2~8 )))) # (GND)
// \cpu_test|Add2~10  = CARRY((\cpu_test|w_q [4] & (\cpu_test|mux1_out[4]~2_combout  & !\cpu_test|Add2~8 )) # (!\cpu_test|w_q [4] & ((\cpu_test|mux1_out[4]~2_combout ) # (!\cpu_test|Add2~8 ))))

	.dataa(\cpu_test|w_q [4]),
	.datab(\cpu_test|mux1_out[4]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add2~8 ),
	.combout(\cpu_test|Add2~9_combout ),
	.cout(\cpu_test|Add2~10 ));
// synopsys translate_off
defparam \cpu_test|Add2~9 .lut_mask = 16'h964D;
defparam \cpu_test|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneiii_lcell_comb \cpu_test|Selector11~6 (
// Equation(s):
// \cpu_test|Selector11~6_combout  = (\cpu_test|op.0001~0_combout  & ((\cpu_test|Add2~9_combout ) # ((\cpu_test|op.0110~0_combout  & \cpu_test|Add3~9_combout )))) # (!\cpu_test|op.0001~0_combout  & (\cpu_test|op.0110~0_combout  & (\cpu_test|Add3~9_combout 
// )))

	.dataa(\cpu_test|op.0001~0_combout ),
	.datab(\cpu_test|op.0110~0_combout ),
	.datac(\cpu_test|Add3~9_combout ),
	.datad(\cpu_test|Add2~9_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector11~6 .lut_mask = 16'hEAC0;
defparam \cpu_test|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneiii_lcell_comb \cpu_test|Selector11~3 (
// Equation(s):
// \cpu_test|Selector11~3_combout  = (\cpu_test|mux1_out[4]~2_combout  & (((\cpu_test|op~98_combout  & \cpu_test|w_q [4])) # (!\cpu_test|Selector15~1_combout )))

	.dataa(\cpu_test|op~98_combout ),
	.datab(\cpu_test|w_q [4]),
	.datac(\cpu_test|Selector15~1_combout ),
	.datad(\cpu_test|mux1_out[4]~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector11~3 .lut_mask = 16'h8F00;
defparam \cpu_test|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneiii_lcell_comb \cpu_test|Selector11~4 (
// Equation(s):
// \cpu_test|Selector11~4_combout  = (\cpu_test|w_q [4] & ((\cpu_test|op.0011~0_combout ) # ((!\cpu_test|mux1_out[4]~2_combout  & \cpu_test|op.0100~0_combout )))) # (!\cpu_test|w_q [4] & (\cpu_test|mux1_out[4]~2_combout  & (\cpu_test|op.0100~0_combout )))

	.dataa(\cpu_test|w_q [4]),
	.datab(\cpu_test|mux1_out[4]~2_combout ),
	.datac(\cpu_test|op.0100~0_combout ),
	.datad(\cpu_test|op.0011~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector11~4 .lut_mask = 16'hEA60;
defparam \cpu_test|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneiii_lcell_comb \cpu_test|Add4~7 (
// Equation(s):
// \cpu_test|Add4~7_combout  = (\cpu_test|mux1_out[3]~6_combout  & (\cpu_test|Add4~6  & VCC)) # (!\cpu_test|mux1_out[3]~6_combout  & (!\cpu_test|Add4~6 ))
// \cpu_test|Add4~8  = CARRY((!\cpu_test|mux1_out[3]~6_combout  & !\cpu_test|Add4~6 ))

	.dataa(\cpu_test|mux1_out[3]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add4~6 ),
	.combout(\cpu_test|Add4~7_combout ),
	.cout(\cpu_test|Add4~8 ));
// synopsys translate_off
defparam \cpu_test|Add4~7 .lut_mask = 16'hA505;
defparam \cpu_test|Add4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneiii_lcell_comb \cpu_test|Add4~9 (
// Equation(s):
// \cpu_test|Add4~9_combout  = (\cpu_test|mux1_out[4]~2_combout  & ((GND) # (!\cpu_test|Add4~8 ))) # (!\cpu_test|mux1_out[4]~2_combout  & (\cpu_test|Add4~8  $ (GND)))
// \cpu_test|Add4~10  = CARRY((\cpu_test|mux1_out[4]~2_combout ) # (!\cpu_test|Add4~8 ))

	.dataa(gnd),
	.datab(\cpu_test|mux1_out[4]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add4~8 ),
	.combout(\cpu_test|Add4~9_combout ),
	.cout(\cpu_test|Add4~10 ));
// synopsys translate_off
defparam \cpu_test|Add4~9 .lut_mask = 16'h3CCF;
defparam \cpu_test|Add4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneiii_lcell_comb \cpu_test|Selector11~5 (
// Equation(s):
// \cpu_test|Selector11~5_combout  = (\cpu_test|Selector11~3_combout ) # ((\cpu_test|Selector11~4_combout ) # ((\cpu_test|op.0111~0_combout  & \cpu_test|Add4~9_combout )))

	.dataa(\cpu_test|Selector11~3_combout ),
	.datab(\cpu_test|op.0111~0_combout ),
	.datac(\cpu_test|Selector11~4_combout ),
	.datad(\cpu_test|Add4~9_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector11~5 .lut_mask = 16'hFEFA;
defparam \cpu_test|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneiii_lcell_comb \cpu_test|w_q~10 (
// Equation(s):
// \cpu_test|w_q~10_combout  = (\BTN[0]~input_o  & ((\cpu_test|Selector11~2_combout ) # ((\cpu_test|Selector11~6_combout ) # (\cpu_test|Selector11~5_combout ))))

	.dataa(\cpu_test|Selector11~2_combout ),
	.datab(\cpu_test|Selector11~6_combout ),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|Selector11~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~10 .lut_mask = 16'hF0E0;
defparam \cpu_test|w_q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \cpu_test|w_q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|w_q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[4] .is_wysiwyg = "true";
defparam \cpu_test|w_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneiii_lcell_comb \cpu_test|Selector11~7 (
// Equation(s):
// \cpu_test|Selector11~7_combout  = (\cpu_test|Selector11~2_combout ) # ((\cpu_test|Selector11~6_combout ) # (\cpu_test|Selector11~5_combout ))

	.dataa(gnd),
	.datab(\cpu_test|Selector11~2_combout ),
	.datac(\cpu_test|Selector11~6_combout ),
	.datad(\cpu_test|Selector11~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector11~7 .lut_mask = 16'hFFFC;
defparam \cpu_test|Selector11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneiii_lcell_comb \cpu_test|databus[4]~2 (
// Equation(s):
// \cpu_test|databus[4]~2_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [4])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector11~7_combout )))

	.dataa(gnd),
	.datab(\cpu_test|w_q [4]),
	.datac(\cpu_test|sel_bus~0_combout ),
	.datad(\cpu_test|Selector11~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[4]~2 .lut_mask = 16'hCFC0;
defparam \cpu_test|databus[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[16]~feeder_combout  = \cpu_test|databus[4]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|databus[4]~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneiii_lcell_comb \cpu_test|Selector3~2 (
// Equation(s):
// \cpu_test|Selector3~2_combout  = (\cpu_test|RAM_unit|Mux0~3_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [16])) # (!\cpu_test|RAM_unit|Mux0~3_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(gnd),
	.datab(\cpu_test|RAM_unit|Mux0~3_combout ),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [16]),
	.datad(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\cpu_test|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector3~2 .lut_mask = 16'hF3C0;
defparam \cpu_test|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneiii_lcell_comb \cpu_test|Selector3~3 (
// Equation(s):
// \cpu_test|Selector3~3_combout  = (\cpu_test|sel_RAM_mux.10~1_combout  & ((\cpu_test|Decoder0~3_combout ) # ((\cpu_test|Selector3~1_combout ) # (\cpu_test|Selector3~2_combout )))) # (!\cpu_test|sel_RAM_mux.10~1_combout  & (\cpu_test|Selector3~2_combout  & 
// ((!\cpu_test|Selector3~1_combout ) # (!\cpu_test|Decoder0~3_combout ))))

	.dataa(\cpu_test|sel_RAM_mux.10~1_combout ),
	.datab(\cpu_test|Decoder0~3_combout ),
	.datac(\cpu_test|Selector3~1_combout ),
	.datad(\cpu_test|Selector3~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector3~3 .lut_mask = 16'hBFA8;
defparam \cpu_test|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneiii_lcell_comb \cpu_test|mux1_out[4]~2 (
// Equation(s):
// \cpu_test|mux1_out[4]~2_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|Selector3~3_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [4]))

	.dataa(\cpu_test|ir_q [4]),
	.datab(gnd),
	.datac(\cpu_test|Selector3~3_combout ),
	.datad(\cpu_test|sel_alu~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[4]~2 .lut_mask = 16'hF0AA;
defparam \cpu_test|mux1_out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneiii_lcell_comb \cpu_test|Add4~11 (
// Equation(s):
// \cpu_test|Add4~11_combout  = (\cpu_test|mux1_out[5]~4_combout  & (\cpu_test|Add4~10  & VCC)) # (!\cpu_test|mux1_out[5]~4_combout  & (!\cpu_test|Add4~10 ))
// \cpu_test|Add4~12  = CARRY((!\cpu_test|mux1_out[5]~4_combout  & !\cpu_test|Add4~10 ))

	.dataa(gnd),
	.datab(\cpu_test|mux1_out[5]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add4~10 ),
	.combout(\cpu_test|Add4~11_combout ),
	.cout(\cpu_test|Add4~12 ));
// synopsys translate_off
defparam \cpu_test|Add4~11 .lut_mask = 16'hC303;
defparam \cpu_test|Add4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneiii_lcell_comb \cpu_test|Selector10~6 (
// Equation(s):
// \cpu_test|Selector10~6_combout  = (\cpu_test|Selector10~5_combout ) # ((\cpu_test|op.0111~0_combout  & \cpu_test|Add4~11_combout ))

	.dataa(\cpu_test|op.0111~0_combout ),
	.datab(\cpu_test|Selector10~5_combout ),
	.datac(gnd),
	.datad(\cpu_test|Add4~11_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector10~6 .lut_mask = 16'hEECC;
defparam \cpu_test|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneiii_lcell_comb \cpu_test|Add1~11 (
// Equation(s):
// \cpu_test|Add1~11_combout  = (\cpu_test|w_q [5] & ((\cpu_test|mux1_out[5]~4_combout  & (\cpu_test|Add1~10  & VCC)) # (!\cpu_test|mux1_out[5]~4_combout  & (!\cpu_test|Add1~10 )))) # (!\cpu_test|w_q [5] & ((\cpu_test|mux1_out[5]~4_combout  & 
// (!\cpu_test|Add1~10 )) # (!\cpu_test|mux1_out[5]~4_combout  & ((\cpu_test|Add1~10 ) # (GND)))))
// \cpu_test|Add1~12  = CARRY((\cpu_test|w_q [5] & (!\cpu_test|mux1_out[5]~4_combout  & !\cpu_test|Add1~10 )) # (!\cpu_test|w_q [5] & ((!\cpu_test|Add1~10 ) # (!\cpu_test|mux1_out[5]~4_combout ))))

	.dataa(\cpu_test|w_q [5]),
	.datab(\cpu_test|mux1_out[5]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~10 ),
	.combout(\cpu_test|Add1~11_combout ),
	.cout(\cpu_test|Add1~12 ));
// synopsys translate_off
defparam \cpu_test|Add1~11 .lut_mask = 16'h9617;
defparam \cpu_test|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneiii_lcell_comb \cpu_test|Selector10~0 (
// Equation(s):
// \cpu_test|Selector10~0_combout  = (\cpu_test|WideOr0~2_combout  & ((\cpu_test|mux1_out[6]~7_combout ) # ((\cpu_test|op.0000~18_combout  & \cpu_test|Add1~11_combout )))) # (!\cpu_test|WideOr0~2_combout  & (((\cpu_test|op.0000~18_combout  & 
// \cpu_test|Add1~11_combout ))))

	.dataa(\cpu_test|WideOr0~2_combout ),
	.datab(\cpu_test|mux1_out[6]~7_combout ),
	.datac(\cpu_test|op.0000~18_combout ),
	.datad(\cpu_test|Add1~11_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector10~0 .lut_mask = 16'hF888;
defparam \cpu_test|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneiii_lcell_comb \cpu_test|Selector10~2 (
// Equation(s):
// \cpu_test|Selector10~2_combout  = (\cpu_test|w_q [5] & ((\cpu_test|op.0011~0_combout ) # ((\cpu_test|op.1001~2_combout  & !\cpu_test|mux1_out[5]~4_combout )))) # (!\cpu_test|w_q [5] & (\cpu_test|op.1001~2_combout  & ((!\cpu_test|mux1_out[5]~4_combout ))))

	.dataa(\cpu_test|w_q [5]),
	.datab(\cpu_test|op.1001~2_combout ),
	.datac(\cpu_test|op.0011~0_combout ),
	.datad(\cpu_test|mux1_out[5]~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector10~2 .lut_mask = 16'hA0EC;
defparam \cpu_test|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneiii_lcell_comb \cpu_test|Selector10~1 (
// Equation(s):
// \cpu_test|Selector10~1_combout  = (\cpu_test|sel_alu~8_combout  & ((\cpu_test|mux1_out[1]~1_combout ) # ((\cpu_test|alu_q~0_combout  & \cpu_test|mux1_out[4]~2_combout )))) # (!\cpu_test|sel_alu~8_combout  & (\cpu_test|alu_q~0_combout  & 
// ((\cpu_test|mux1_out[4]~2_combout ))))

	.dataa(\cpu_test|sel_alu~8_combout ),
	.datab(\cpu_test|alu_q~0_combout ),
	.datac(\cpu_test|mux1_out[1]~1_combout ),
	.datad(\cpu_test|mux1_out[4]~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector10~1 .lut_mask = 16'hECA0;
defparam \cpu_test|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneiii_lcell_comb \cpu_test|Add2~11 (
// Equation(s):
// \cpu_test|Add2~11_combout  = (\cpu_test|w_q [5] & ((\cpu_test|mux1_out[5]~4_combout  & (!\cpu_test|Add2~10 )) # (!\cpu_test|mux1_out[5]~4_combout  & ((\cpu_test|Add2~10 ) # (GND))))) # (!\cpu_test|w_q [5] & ((\cpu_test|mux1_out[5]~4_combout  & 
// (\cpu_test|Add2~10  & VCC)) # (!\cpu_test|mux1_out[5]~4_combout  & (!\cpu_test|Add2~10 ))))
// \cpu_test|Add2~12  = CARRY((\cpu_test|w_q [5] & ((!\cpu_test|Add2~10 ) # (!\cpu_test|mux1_out[5]~4_combout ))) # (!\cpu_test|w_q [5] & (!\cpu_test|mux1_out[5]~4_combout  & !\cpu_test|Add2~10 )))

	.dataa(\cpu_test|w_q [5]),
	.datab(\cpu_test|mux1_out[5]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add2~10 ),
	.combout(\cpu_test|Add2~11_combout ),
	.cout(\cpu_test|Add2~12 ));
// synopsys translate_off
defparam \cpu_test|Add2~11 .lut_mask = 16'h692B;
defparam \cpu_test|Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneiii_lcell_comb \cpu_test|Selector10~3 (
// Equation(s):
// \cpu_test|Selector10~3_combout  = (\cpu_test|Selector10~2_combout ) # ((\cpu_test|Selector10~1_combout ) # ((\cpu_test|op.0001~0_combout  & \cpu_test|Add2~11_combout )))

	.dataa(\cpu_test|op.0001~0_combout ),
	.datab(\cpu_test|Selector10~2_combout ),
	.datac(\cpu_test|Selector10~1_combout ),
	.datad(\cpu_test|Add2~11_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector10~3 .lut_mask = 16'hFEFC;
defparam \cpu_test|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneiii_lcell_comb \cpu_test|Add3~11 (
// Equation(s):
// \cpu_test|Add3~11_combout  = (\cpu_test|mux1_out[5]~4_combout  & (!\cpu_test|Add3~10 )) # (!\cpu_test|mux1_out[5]~4_combout  & ((\cpu_test|Add3~10 ) # (GND)))
// \cpu_test|Add3~12  = CARRY((!\cpu_test|Add3~10 ) # (!\cpu_test|mux1_out[5]~4_combout ))

	.dataa(\cpu_test|mux1_out[5]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add3~10 ),
	.combout(\cpu_test|Add3~11_combout ),
	.cout(\cpu_test|Add3~12 ));
// synopsys translate_off
defparam \cpu_test|Add3~11 .lut_mask = 16'h5A5F;
defparam \cpu_test|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneiii_lcell_comb \cpu_test|Selector10~7 (
// Equation(s):
// \cpu_test|Selector10~7_combout  = (\cpu_test|op.0110~0_combout  & \cpu_test|Add3~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|op.0110~0_combout ),
	.datad(\cpu_test|Add3~11_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector10~7 .lut_mask = 16'hF000;
defparam \cpu_test|Selector10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneiii_lcell_comb \cpu_test|Selector10~8 (
// Equation(s):
// \cpu_test|Selector10~8_combout  = (\cpu_test|Selector10~6_combout ) # ((\cpu_test|Selector10~0_combout ) # ((\cpu_test|Selector10~3_combout ) # (\cpu_test|Selector10~7_combout )))

	.dataa(\cpu_test|Selector10~6_combout ),
	.datab(\cpu_test|Selector10~0_combout ),
	.datac(\cpu_test|Selector10~3_combout ),
	.datad(\cpu_test|Selector10~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector10~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector10~8 .lut_mask = 16'hFFFE;
defparam \cpu_test|Selector10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneiii_lcell_comb \cpu_test|w_q~7 (
// Equation(s):
// \cpu_test|w_q~7_combout  = (\BTN[0]~input_o  & \cpu_test|Selector10~8_combout )

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(\cpu_test|Selector10~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|w_q~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~7 .lut_mask = 16'hC0C0;
defparam \cpu_test|w_q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N13
dffeas \cpu_test|w_q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|w_q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[5] .is_wysiwyg = "true";
defparam \cpu_test|w_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneiii_lcell_comb \cpu_test|databus[5]~4 (
// Equation(s):
// \cpu_test|databus[5]~4_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [5])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector10~8_combout )))

	.dataa(\cpu_test|sel_bus~0_combout ),
	.datab(gnd),
	.datac(\cpu_test|w_q [5]),
	.datad(\cpu_test|Selector10~8_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[5]~4 .lut_mask = 16'hF5A0;
defparam \cpu_test|databus[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_test|databus[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneiii_lcell_comb \cpu_test|Selector2~1 (
// Equation(s):
// \cpu_test|Selector2~1_combout  = (\cpu_test|RAM_unit|Mux0~3_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [15])) # (!\cpu_test|RAM_unit|Mux0~3_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\cpu_test|RAM_unit|Mux0~3_combout ),
	.datab(gnd),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [15]),
	.datad(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\cpu_test|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector2~1 .lut_mask = 16'hF5A0;
defparam \cpu_test|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneiii_lcell_comb \cpu_test|Selector2~2 (
// Equation(s):
// \cpu_test|Selector2~2_combout  = (\cpu_test|sel_RAM_mux.10~1_combout  & ((\cpu_test|Decoder0~6_combout ) # ((\cpu_test|Selector2~1_combout ) # (\cpu_test|Selector3~1_combout )))) # (!\cpu_test|sel_RAM_mux.10~1_combout  & (\cpu_test|Selector2~1_combout  & 
// ((!\cpu_test|Selector3~1_combout ) # (!\cpu_test|Decoder0~6_combout ))))

	.dataa(\cpu_test|sel_RAM_mux.10~1_combout ),
	.datab(\cpu_test|Decoder0~6_combout ),
	.datac(\cpu_test|Selector2~1_combout ),
	.datad(\cpu_test|Selector3~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector2~2 .lut_mask = 16'hBAF8;
defparam \cpu_test|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneiii_lcell_comb \cpu_test|mux1_out[5]~4 (
// Equation(s):
// \cpu_test|mux1_out[5]~4_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|Selector2~2_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [5]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [5]),
	.datac(\cpu_test|sel_alu~16_combout ),
	.datad(\cpu_test|Selector2~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[5]~4 .lut_mask = 16'hFC0C;
defparam \cpu_test|mux1_out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneiii_lcell_comb \cpu_test|Add3~13 (
// Equation(s):
// \cpu_test|Add3~13_combout  = (\cpu_test|Add3~12  & (\cpu_test|Selector1~2_combout  & (\cpu_test|sel_alu~16_combout  & VCC))) # (!\cpu_test|Add3~12  & ((((\cpu_test|Selector1~2_combout  & \cpu_test|sel_alu~16_combout )))))
// \cpu_test|Add3~14  = CARRY((\cpu_test|Selector1~2_combout  & (\cpu_test|sel_alu~16_combout  & !\cpu_test|Add3~12 )))

	.dataa(\cpu_test|Selector1~2_combout ),
	.datab(\cpu_test|sel_alu~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add3~12 ),
	.combout(\cpu_test|Add3~13_combout ),
	.cout(\cpu_test|Add3~14 ));
// synopsys translate_off
defparam \cpu_test|Add3~13 .lut_mask = 16'h8708;
defparam \cpu_test|Add3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneiii_lcell_comb \cpu_test|Selector9~9 (
// Equation(s):
// \cpu_test|Selector9~9_combout  = (\cpu_test|Add3~13_combout  & \cpu_test|op.0110~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|Add3~13_combout ),
	.datad(\cpu_test|op.0110~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector9~9 .lut_mask = 16'hF000;
defparam \cpu_test|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneiii_lcell_comb \cpu_test|Selector9~4 (
// Equation(s):
// \cpu_test|Selector9~4_combout  = (\cpu_test|alu_q~0_combout  & ((\cpu_test|mux1_out[5]~4_combout ) # ((\cpu_test|sel_alu~8_combout  & \cpu_test|mux1_out[2]~5_combout )))) # (!\cpu_test|alu_q~0_combout  & (\cpu_test|sel_alu~8_combout  & 
// ((\cpu_test|mux1_out[2]~5_combout ))))

	.dataa(\cpu_test|alu_q~0_combout ),
	.datab(\cpu_test|sel_alu~8_combout ),
	.datac(\cpu_test|mux1_out[5]~4_combout ),
	.datad(\cpu_test|mux1_out[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector9~4 .lut_mask = 16'hECA0;
defparam \cpu_test|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneiii_lcell_comb \cpu_test|Selector9~5 (
// Equation(s):
// \cpu_test|Selector9~5_combout  = (\cpu_test|op.1001~2_combout  & ((!\cpu_test|sel_alu~16_combout ) # (!\cpu_test|Selector1~2_combout )))

	.dataa(gnd),
	.datab(\cpu_test|op.1001~2_combout ),
	.datac(\cpu_test|Selector1~2_combout ),
	.datad(\cpu_test|sel_alu~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector9~5 .lut_mask = 16'h0CCC;
defparam \cpu_test|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneiii_lcell_comb \cpu_test|Selector9~6 (
// Equation(s):
// \cpu_test|Selector9~6_combout  = (\cpu_test|Selector9~4_combout ) # ((\cpu_test|Selector9~5_combout ) # ((\cpu_test|WideOr0~2_combout  & \cpu_test|mux1_out[7]~3_combout )))

	.dataa(\cpu_test|WideOr0~2_combout ),
	.datab(\cpu_test|mux1_out[7]~3_combout ),
	.datac(\cpu_test|Selector9~4_combout ),
	.datad(\cpu_test|Selector9~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector9~6 .lut_mask = 16'hFFF8;
defparam \cpu_test|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneiii_lcell_comb \cpu_test|Add1~13 (
// Equation(s):
// \cpu_test|Add1~13_combout  = ((\cpu_test|mux1_out[6]~7_combout  $ (\cpu_test|w_q [6] $ (!\cpu_test|Add1~12 )))) # (GND)
// \cpu_test|Add1~14  = CARRY((\cpu_test|mux1_out[6]~7_combout  & ((\cpu_test|w_q [6]) # (!\cpu_test|Add1~12 ))) # (!\cpu_test|mux1_out[6]~7_combout  & (\cpu_test|w_q [6] & !\cpu_test|Add1~12 )))

	.dataa(\cpu_test|mux1_out[6]~7_combout ),
	.datab(\cpu_test|w_q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~12 ),
	.combout(\cpu_test|Add1~13_combout ),
	.cout(\cpu_test|Add1~14 ));
// synopsys translate_off
defparam \cpu_test|Add1~13 .lut_mask = 16'h698E;
defparam \cpu_test|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneiii_lcell_comb \cpu_test|Selector9~3 (
// Equation(s):
// \cpu_test|Selector9~3_combout  = (\cpu_test|mux1_out[6]~7_combout  & (((\cpu_test|w_q [6] & \cpu_test|op~98_combout )) # (!\cpu_test|Selector15~1_combout )))

	.dataa(\cpu_test|w_q [6]),
	.datab(\cpu_test|mux1_out[6]~7_combout ),
	.datac(\cpu_test|op~98_combout ),
	.datad(\cpu_test|Selector15~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector9~3 .lut_mask = 16'h80CC;
defparam \cpu_test|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneiii_lcell_comb \cpu_test|Selector9~7 (
// Equation(s):
// \cpu_test|Selector9~7_combout  = (\cpu_test|Selector9~6_combout ) # ((\cpu_test|Selector9~3_combout ) # ((\cpu_test|op.0000~18_combout  & \cpu_test|Add1~13_combout )))

	.dataa(\cpu_test|op.0000~18_combout ),
	.datab(\cpu_test|Selector9~6_combout ),
	.datac(\cpu_test|Add1~13_combout ),
	.datad(\cpu_test|Selector9~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector9~7 .lut_mask = 16'hFFEC;
defparam \cpu_test|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneiii_lcell_comb \cpu_test|Add2~13 (
// Equation(s):
// \cpu_test|Add2~13_combout  = ((\cpu_test|mux1_out[6]~7_combout  $ (\cpu_test|w_q [6] $ (\cpu_test|Add2~12 )))) # (GND)
// \cpu_test|Add2~14  = CARRY((\cpu_test|mux1_out[6]~7_combout  & ((!\cpu_test|Add2~12 ) # (!\cpu_test|w_q [6]))) # (!\cpu_test|mux1_out[6]~7_combout  & (!\cpu_test|w_q [6] & !\cpu_test|Add2~12 )))

	.dataa(\cpu_test|mux1_out[6]~7_combout ),
	.datab(\cpu_test|w_q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add2~12 ),
	.combout(\cpu_test|Add2~13_combout ),
	.cout(\cpu_test|Add2~14 ));
// synopsys translate_off
defparam \cpu_test|Add2~13 .lut_mask = 16'h962B;
defparam \cpu_test|Add2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneiii_lcell_comb \cpu_test|Selector9~2 (
// Equation(s):
// \cpu_test|Selector9~2_combout  = (\cpu_test|op.0001~0_combout  & ((\cpu_test|Add2~13_combout ) # ((\cpu_test|op.0011~0_combout  & \cpu_test|w_q [6])))) # (!\cpu_test|op.0001~0_combout  & (\cpu_test|op.0011~0_combout  & ((\cpu_test|w_q [6]))))

	.dataa(\cpu_test|op.0001~0_combout ),
	.datab(\cpu_test|op.0011~0_combout ),
	.datac(\cpu_test|Add2~13_combout ),
	.datad(\cpu_test|w_q [6]),
	.cin(gnd),
	.combout(\cpu_test|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector9~2 .lut_mask = 16'hECA0;
defparam \cpu_test|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneiii_lcell_comb \cpu_test|Selector9~11 (
// Equation(s):
// \cpu_test|Selector9~11_combout  = (\cpu_test|op.0100~0_combout  & (\cpu_test|w_q [6] $ (((\cpu_test|sel_alu~16_combout  & \cpu_test|Selector1~2_combout )))))

	.dataa(\cpu_test|sel_alu~16_combout ),
	.datab(\cpu_test|Selector1~2_combout ),
	.datac(\cpu_test|op.0100~0_combout ),
	.datad(\cpu_test|w_q [6]),
	.cin(gnd),
	.combout(\cpu_test|Selector9~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector9~11 .lut_mask = 16'h7080;
defparam \cpu_test|Selector9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneiii_lcell_comb \cpu_test|Add4~13 (
// Equation(s):
// \cpu_test|Add4~13_combout  = (\cpu_test|Add4~12  & ((((\cpu_test|Selector1~2_combout  & \cpu_test|sel_alu~16_combout ))))) # (!\cpu_test|Add4~12  & (((\cpu_test|Selector1~2_combout  & \cpu_test|sel_alu~16_combout )) # (GND)))
// \cpu_test|Add4~14  = CARRY(((\cpu_test|Selector1~2_combout  & \cpu_test|sel_alu~16_combout )) # (!\cpu_test|Add4~12 ))

	.dataa(\cpu_test|Selector1~2_combout ),
	.datab(\cpu_test|sel_alu~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add4~12 ),
	.combout(\cpu_test|Add4~13_combout ),
	.cout(\cpu_test|Add4~14 ));
// synopsys translate_off
defparam \cpu_test|Add4~13 .lut_mask = 16'h788F;
defparam \cpu_test|Add4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneiii_lcell_comb \cpu_test|Selector9~8 (
// Equation(s):
// \cpu_test|Selector9~8_combout  = (\cpu_test|Selector9~11_combout ) # ((\cpu_test|Add4~13_combout  & ((\cpu_test|op.0111~0_combout ) # (\cpu_test|Selector9~6_combout ))))

	.dataa(\cpu_test|op.0111~0_combout ),
	.datab(\cpu_test|Selector9~6_combout ),
	.datac(\cpu_test|Selector9~11_combout ),
	.datad(\cpu_test|Add4~13_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector9~8 .lut_mask = 16'hFEF0;
defparam \cpu_test|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneiii_lcell_comb \cpu_test|Selector9~10 (
// Equation(s):
// \cpu_test|Selector9~10_combout  = (\cpu_test|Selector9~9_combout ) # ((\cpu_test|Selector9~7_combout ) # ((\cpu_test|Selector9~2_combout ) # (\cpu_test|Selector9~8_combout )))

	.dataa(\cpu_test|Selector9~9_combout ),
	.datab(\cpu_test|Selector9~7_combout ),
	.datac(\cpu_test|Selector9~2_combout ),
	.datad(\cpu_test|Selector9~8_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector9~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector9~10 .lut_mask = 16'hFFFE;
defparam \cpu_test|Selector9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneiii_lcell_comb \cpu_test|w_q~8 (
// Equation(s):
// \cpu_test|w_q~8_combout  = (\BTN[0]~input_o  & \cpu_test|Selector9~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|Selector9~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~8 .lut_mask = 16'hF000;
defparam \cpu_test|w_q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N11
dffeas \cpu_test|w_q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|w_q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[6] .is_wysiwyg = "true";
defparam \cpu_test|w_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneiii_lcell_comb \cpu_test|databus[6]~7 (
// Equation(s):
// \cpu_test|databus[6]~7_combout  = (\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [6])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector9~10_combout )))

	.dataa(\cpu_test|sel_bus~0_combout ),
	.datab(gnd),
	.datac(\cpu_test|w_q [6]),
	.datad(\cpu_test|Selector9~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|databus[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[6]~7 .lut_mask = 16'hF5A0;
defparam \cpu_test|databus[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[14]~feeder_combout  = \cpu_test|databus[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|databus[6]~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneiii_lcell_comb \cpu_test|Selector1~1 (
// Equation(s):
// \cpu_test|Selector1~1_combout  = (\cpu_test|RAM_unit|Mux0~3_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [14])) # (!\cpu_test|RAM_unit|Mux0~3_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(gnd),
	.datab(\cpu_test|RAM_unit|ram_rtl_0_bypass [14]),
	.datac(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\cpu_test|RAM_unit|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector1~1 .lut_mask = 16'hCCF0;
defparam \cpu_test|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneiii_lcell_comb \cpu_test|Selector1~2 (
// Equation(s):
// \cpu_test|Selector1~2_combout  = (\cpu_test|Selector3~1_combout  & ((\cpu_test|sel_RAM_mux.10~1_combout ) # ((!\cpu_test|Decoder0~9_combout  & \cpu_test|Selector1~1_combout )))) # (!\cpu_test|Selector3~1_combout  & ((\cpu_test|Selector1~1_combout ) # 
// ((\cpu_test|sel_RAM_mux.10~1_combout  & \cpu_test|Decoder0~9_combout ))))

	.dataa(\cpu_test|Selector3~1_combout ),
	.datab(\cpu_test|sel_RAM_mux.10~1_combout ),
	.datac(\cpu_test|Decoder0~9_combout ),
	.datad(\cpu_test|Selector1~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector1~2 .lut_mask = 16'hDFC8;
defparam \cpu_test|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneiii_lcell_comb \cpu_test|Add4~15 (
// Equation(s):
// \cpu_test|Add4~15_combout  = \cpu_test|Add4~14  $ (!\cpu_test|mux1_out[7]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|mux1_out[7]~3_combout ),
	.cin(\cpu_test|Add4~14 ),
	.combout(\cpu_test|Add4~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add4~15 .lut_mask = 16'hF00F;
defparam \cpu_test|Add4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneiii_lcell_comb \cpu_test|Selector8~12 (
// Equation(s):
// \cpu_test|Selector8~12_combout  = (\cpu_test|op.0111~0_combout  & \cpu_test|Add4~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|op.0111~0_combout ),
	.datad(\cpu_test|Add4~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~12 .lut_mask = 16'hF000;
defparam \cpu_test|Selector8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneiii_lcell_comb \cpu_test|w_q~9 (
// Equation(s):
// \cpu_test|w_q~9_combout  = (\BTN[0]~input_o  & \cpu_test|Selector8~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|Selector8~13_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~9 .lut_mask = 16'hF000;
defparam \cpu_test|w_q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N25
dffeas \cpu_test|w_q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|w_q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[7] .is_wysiwyg = "true";
defparam \cpu_test|w_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneiii_lcell_comb \cpu_test|Selector8~7 (
// Equation(s):
// \cpu_test|Selector8~7_combout  = (\cpu_test|op.1001~2_combout  & (((\cpu_test|w_q [7] & \cpu_test|op.0011~0_combout )) # (!\cpu_test|mux1_out[7]~3_combout ))) # (!\cpu_test|op.1001~2_combout  & (((\cpu_test|w_q [7] & \cpu_test|op.0011~0_combout ))))

	.dataa(\cpu_test|op.1001~2_combout ),
	.datab(\cpu_test|mux1_out[7]~3_combout ),
	.datac(\cpu_test|w_q [7]),
	.datad(\cpu_test|op.0011~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~7 .lut_mask = 16'hF222;
defparam \cpu_test|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneiii_lcell_comb \cpu_test|Add3~15 (
// Equation(s):
// \cpu_test|Add3~15_combout  = \cpu_test|Add3~14  $ (\cpu_test|mux1_out[7]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|mux1_out[7]~3_combout ),
	.cin(\cpu_test|Add3~14 ),
	.combout(\cpu_test|Add3~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add3~15 .lut_mask = 16'h0FF0;
defparam \cpu_test|Add3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneiii_lcell_comb \cpu_test|Selector8~6 (
// Equation(s):
// \cpu_test|Selector8~6_combout  = (\cpu_test|sel_alu~8_combout  & ((\cpu_test|sel_alu~16_combout  & ((\cpu_test|Selector4~2_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [3]))))

	.dataa(\cpu_test|sel_alu~8_combout ),
	.datab(\cpu_test|ir_q [3]),
	.datac(\cpu_test|sel_alu~16_combout ),
	.datad(\cpu_test|Selector4~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~6 .lut_mask = 16'hA808;
defparam \cpu_test|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneiii_lcell_comb \cpu_test|Selector8~8 (
// Equation(s):
// \cpu_test|Selector8~8_combout  = (\cpu_test|Selector8~7_combout ) # ((\cpu_test|Selector8~6_combout ) # ((\cpu_test|op.0110~0_combout  & \cpu_test|Add3~15_combout )))

	.dataa(\cpu_test|op.0110~0_combout ),
	.datab(\cpu_test|Selector8~7_combout ),
	.datac(\cpu_test|Add3~15_combout ),
	.datad(\cpu_test|Selector8~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~8 .lut_mask = 16'hFFEC;
defparam \cpu_test|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneiii_lcell_comb \cpu_test|Selector8~14 (
// Equation(s):
// \cpu_test|Selector8~14_combout  = (\cpu_test|ir_q [13] & (\cpu_test|ir_q [8] & (\cpu_test|ir_q [9] & \cpu_test|sel_RAM_mux.10~0_combout )))

	.dataa(\cpu_test|ir_q [13]),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|sel_RAM_mux.10~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~14 .lut_mask = 16'h8000;
defparam \cpu_test|Selector8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneiii_lcell_comb \cpu_test|Selector8~9 (
// Equation(s):
// \cpu_test|Selector8~9_combout  = (\cpu_test|Selector8~14_combout ) # (((\cpu_test|w_q [7] & \cpu_test|op~98_combout )) # (!\cpu_test|Selector15~1_combout ))

	.dataa(\cpu_test|Selector8~14_combout ),
	.datab(\cpu_test|w_q [7]),
	.datac(\cpu_test|op~98_combout ),
	.datad(\cpu_test|Selector15~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~9 .lut_mask = 16'hEAFF;
defparam \cpu_test|Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneiii_lcell_comb \cpu_test|Selector8~10 (
// Equation(s):
// \cpu_test|Selector8~10_combout  = (\cpu_test|mux1_out[7]~3_combout  & ((\cpu_test|Selector8~9_combout ) # ((\cpu_test|op.0100~0_combout  & !\cpu_test|w_q [7])))) # (!\cpu_test|mux1_out[7]~3_combout  & (\cpu_test|op.0100~0_combout  & (\cpu_test|w_q [7])))

	.dataa(\cpu_test|op.0100~0_combout ),
	.datab(\cpu_test|w_q [7]),
	.datac(\cpu_test|Selector8~9_combout ),
	.datad(\cpu_test|mux1_out[7]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~10 .lut_mask = 16'hF288;
defparam \cpu_test|Selector8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneiii_lcell_comb \cpu_test|Add2~15 (
// Equation(s):
// \cpu_test|Add2~15_combout  = \cpu_test|w_q [7] $ (\cpu_test|Add2~14  $ (!\cpu_test|mux1_out[7]~3_combout ))

	.dataa(\cpu_test|w_q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|mux1_out[7]~3_combout ),
	.cin(\cpu_test|Add2~14 ),
	.combout(\cpu_test|Add2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add2~15 .lut_mask = 16'h5AA5;
defparam \cpu_test|Add2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneiii_lcell_comb \cpu_test|Selector8~11 (
// Equation(s):
// \cpu_test|Selector8~11_combout  = (\cpu_test|Selector8~10_combout ) # ((\cpu_test|op.0001~0_combout  & \cpu_test|Add2~15_combout ))

	.dataa(gnd),
	.datab(\cpu_test|Selector8~10_combout ),
	.datac(\cpu_test|op.0001~0_combout ),
	.datad(\cpu_test|Add2~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~11 .lut_mask = 16'hFCCC;
defparam \cpu_test|Selector8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneiii_lcell_comb \cpu_test|Selector8~3 (
// Equation(s):
// \cpu_test|Selector8~3_combout  = (\cpu_test|ps.T4~q  & (!\cpu_test|ir_q [8] & (!\cpu_test|ir_q [9] & \cpu_test|Selector15~0_combout )))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|Selector15~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~3 .lut_mask = 16'h0200;
defparam \cpu_test|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneiii_lcell_comb \cpu_test|Add1~15 (
// Equation(s):
// \cpu_test|Add1~15_combout  = \cpu_test|w_q [7] $ (\cpu_test|Add1~14  $ (\cpu_test|mux1_out[7]~3_combout ))

	.dataa(\cpu_test|w_q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|mux1_out[7]~3_combout ),
	.cin(\cpu_test|Add1~14 ),
	.combout(\cpu_test|Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~15 .lut_mask = 16'hA55A;
defparam \cpu_test|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneiii_lcell_comb \cpu_test|Selector8~4 (
// Equation(s):
// \cpu_test|Selector8~4_combout  = (\cpu_test|op.0000~18_combout  & ((\cpu_test|Add1~15_combout ) # ((\cpu_test|mux1_out[0]~0_combout  & \cpu_test|Selector8~3_combout )))) # (!\cpu_test|op.0000~18_combout  & (\cpu_test|mux1_out[0]~0_combout  & 
// (\cpu_test|Selector8~3_combout )))

	.dataa(\cpu_test|op.0000~18_combout ),
	.datab(\cpu_test|mux1_out[0]~0_combout ),
	.datac(\cpu_test|Selector8~3_combout ),
	.datad(\cpu_test|Add1~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~4 .lut_mask = 16'hEAC0;
defparam \cpu_test|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneiii_lcell_comb \cpu_test|Selector8~5 (
// Equation(s):
// \cpu_test|Selector8~5_combout  = (\cpu_test|Selector8~4_combout ) # ((\cpu_test|Selector1~2_combout  & (\cpu_test|sel_alu~16_combout  & \cpu_test|alu_q~0_combout )))

	.dataa(\cpu_test|Selector1~2_combout ),
	.datab(\cpu_test|sel_alu~16_combout ),
	.datac(\cpu_test|alu_q~0_combout ),
	.datad(\cpu_test|Selector8~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~5 .lut_mask = 16'hFF80;
defparam \cpu_test|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneiii_lcell_comb \cpu_test|Selector8~13 (
// Equation(s):
// \cpu_test|Selector8~13_combout  = (\cpu_test|Selector8~12_combout ) # ((\cpu_test|Selector8~8_combout ) # ((\cpu_test|Selector8~11_combout ) # (\cpu_test|Selector8~5_combout )))

	.dataa(\cpu_test|Selector8~12_combout ),
	.datab(\cpu_test|Selector8~8_combout ),
	.datac(\cpu_test|Selector8~11_combout ),
	.datad(\cpu_test|Selector8~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector8~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector8~13 .lut_mask = 16'hFFFE;
defparam \cpu_test|Selector8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneiii_lcell_comb \cpu_test|databus[7]~3 (
// Equation(s):
// \cpu_test|databus[7]~3_combout  = (\cpu_test|sel_RAM_mux~24_combout  & ((\cpu_test|ps.T4~q  & ((\cpu_test|w_q [7]))) # (!\cpu_test|ps.T4~q  & (\cpu_test|Selector8~13_combout )))) # (!\cpu_test|sel_RAM_mux~24_combout  & (((\cpu_test|Selector8~13_combout 
// ))))

	.dataa(\cpu_test|sel_RAM_mux~24_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|Selector8~13_combout ),
	.datad(\cpu_test|w_q [7]),
	.cin(gnd),
	.combout(\cpu_test|databus[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|databus[7]~3 .lut_mask = 16'hF870;
defparam \cpu_test|databus[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|databus[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneiii_lcell_comb \cpu_test|Selector0~1 (
// Equation(s):
// \cpu_test|Selector0~1_combout  = (\cpu_test|RAM_unit|Mux0~3_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [13])) # (!\cpu_test|RAM_unit|Mux0~3_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\cpu_test|RAM_unit|Mux0~3_combout ),
	.datab(gnd),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [13]),
	.datad(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\cpu_test|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector0~1 .lut_mask = 16'hF5A0;
defparam \cpu_test|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneiii_lcell_comb \cpu_test|Selector0~2 (
// Equation(s):
// \cpu_test|Selector0~2_combout  = (\cpu_test|Selector3~1_combout  & ((\cpu_test|sel_RAM_mux.10~1_combout ) # ((!\cpu_test|Decoder0~4_combout  & \cpu_test|Selector0~1_combout )))) # (!\cpu_test|Selector3~1_combout  & ((\cpu_test|Selector0~1_combout ) # 
// ((\cpu_test|Decoder0~4_combout  & \cpu_test|sel_RAM_mux.10~1_combout ))))

	.dataa(\cpu_test|Selector3~1_combout ),
	.datab(\cpu_test|Decoder0~4_combout ),
	.datac(\cpu_test|sel_RAM_mux.10~1_combout ),
	.datad(\cpu_test|Selector0~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector0~2 .lut_mask = 16'hF7E0;
defparam \cpu_test|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneiii_lcell_comb \cpu_test|mux1_out[7]~3 (
// Equation(s):
// \cpu_test|mux1_out[7]~3_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|Selector0~2_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [7]))

	.dataa(\cpu_test|ir_q [7]),
	.datab(gnd),
	.datac(\cpu_test|Selector0~2_combout ),
	.datad(\cpu_test|sel_alu~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[7]~3 .lut_mask = 16'hF0AA;
defparam \cpu_test|mux1_out[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cycloneiii_lcell_comb \cpu_test|Selector12~2 (
// Equation(s):
// \cpu_test|Selector12~2_combout  = (\cpu_test|alu_q~0_combout  & ((\cpu_test|mux1_out[2]~5_combout ) # ((\cpu_test|sel_alu~8_combout  & \cpu_test|mux1_out[7]~3_combout )))) # (!\cpu_test|alu_q~0_combout  & (\cpu_test|sel_alu~8_combout  & 
// (\cpu_test|mux1_out[7]~3_combout )))

	.dataa(\cpu_test|alu_q~0_combout ),
	.datab(\cpu_test|sel_alu~8_combout ),
	.datac(\cpu_test|mux1_out[7]~3_combout ),
	.datad(\cpu_test|mux1_out[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector12~2 .lut_mask = 16'hEAC0;
defparam \cpu_test|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneiii_lcell_comb \cpu_test|Selector12~0 (
// Equation(s):
// \cpu_test|Selector12~0_combout  = (\cpu_test|mux1_out[3]~6_combout  & (((\cpu_test|w_q [3] & \cpu_test|op~98_combout )) # (!\cpu_test|Selector15~1_combout )))

	.dataa(\cpu_test|w_q [3]),
	.datab(\cpu_test|op~98_combout ),
	.datac(\cpu_test|Selector15~1_combout ),
	.datad(\cpu_test|mux1_out[3]~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector12~0 .lut_mask = 16'h8F00;
defparam \cpu_test|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneiii_lcell_comb \cpu_test|Selector12~1 (
// Equation(s):
// \cpu_test|Selector12~1_combout  = (\cpu_test|Selector12~0_combout ) # ((\cpu_test|op.0100~0_combout  & (\cpu_test|w_q [3] $ (\cpu_test|mux1_out[3]~6_combout ))))

	.dataa(\cpu_test|w_q [3]),
	.datab(\cpu_test|op.0100~0_combout ),
	.datac(\cpu_test|Selector12~0_combout ),
	.datad(\cpu_test|mux1_out[3]~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector12~1 .lut_mask = 16'hF4F8;
defparam \cpu_test|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneiii_lcell_comb \cpu_test|Selector12~3 (
// Equation(s):
// \cpu_test|Selector12~3_combout  = (\cpu_test|WideOr0~2_combout  & ((\cpu_test|mux1_out[4]~2_combout ) # ((\cpu_test|op.1001~2_combout  & !\cpu_test|mux1_out[3]~6_combout )))) # (!\cpu_test|WideOr0~2_combout  & (\cpu_test|op.1001~2_combout  & 
// (!\cpu_test|mux1_out[3]~6_combout )))

	.dataa(\cpu_test|WideOr0~2_combout ),
	.datab(\cpu_test|op.1001~2_combout ),
	.datac(\cpu_test|mux1_out[3]~6_combout ),
	.datad(\cpu_test|mux1_out[4]~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector12~3 .lut_mask = 16'hAE0C;
defparam \cpu_test|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneiii_lcell_comb \cpu_test|Selector12~5 (
// Equation(s):
// \cpu_test|Selector12~5_combout  = (\cpu_test|op.0000~18_combout  & ((\cpu_test|Add1~7_combout ) # ((\cpu_test|op.0001~0_combout  & \cpu_test|Add2~7_combout )))) # (!\cpu_test|op.0000~18_combout  & (\cpu_test|op.0001~0_combout  & ((\cpu_test|Add2~7_combout 
// ))))

	.dataa(\cpu_test|op.0000~18_combout ),
	.datab(\cpu_test|op.0001~0_combout ),
	.datac(\cpu_test|Add1~7_combout ),
	.datad(\cpu_test|Add2~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector12~5 .lut_mask = 16'hECA0;
defparam \cpu_test|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneiii_lcell_comb \cpu_test|Selector12~4 (
// Equation(s):
// \cpu_test|Selector12~4_combout  = (\cpu_test|op.0111~0_combout  & ((\cpu_test|Add4~7_combout ) # ((\cpu_test|op.0110~0_combout  & \cpu_test|Add3~7_combout )))) # (!\cpu_test|op.0111~0_combout  & (\cpu_test|op.0110~0_combout  & (\cpu_test|Add3~7_combout 
// )))

	.dataa(\cpu_test|op.0111~0_combout ),
	.datab(\cpu_test|op.0110~0_combout ),
	.datac(\cpu_test|Add3~7_combout ),
	.datad(\cpu_test|Add4~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector12~4 .lut_mask = 16'hEAC0;
defparam \cpu_test|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneiii_lcell_comb \cpu_test|Selector12~6 (
// Equation(s):
// \cpu_test|Selector12~6_combout  = (\cpu_test|Selector12~5_combout ) # ((\cpu_test|Selector12~4_combout ) # ((\cpu_test|w_q [3] & \cpu_test|op.0011~0_combout )))

	.dataa(\cpu_test|w_q [3]),
	.datab(\cpu_test|op.0011~0_combout ),
	.datac(\cpu_test|Selector12~5_combout ),
	.datad(\cpu_test|Selector12~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector12~6 .lut_mask = 16'hFFF8;
defparam \cpu_test|Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneiii_lcell_comb \cpu_test|Selector12~7 (
// Equation(s):
// \cpu_test|Selector12~7_combout  = (\cpu_test|Selector12~2_combout ) # ((\cpu_test|Selector12~1_combout ) # ((\cpu_test|Selector12~3_combout ) # (\cpu_test|Selector12~6_combout )))

	.dataa(\cpu_test|Selector12~2_combout ),
	.datab(\cpu_test|Selector12~1_combout ),
	.datac(\cpu_test|Selector12~3_combout ),
	.datad(\cpu_test|Selector12~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector12~7 .lut_mask = 16'hFFFE;
defparam \cpu_test|Selector12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneiii_lcell_comb \cpu_test|Mux0~1 (
// Equation(s):
// \cpu_test|Mux0~1_combout  = (\cpu_test|ir_q [7] & (((\cpu_test|ir_q [8]) # (\cpu_test|Selector2~2_combout )))) # (!\cpu_test|ir_q [7] & (\cpu_test|Selector3~3_combout  & (!\cpu_test|ir_q [8])))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|Selector3~3_combout ),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|Selector2~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Mux0~1 .lut_mask = 16'hAEA4;
defparam \cpu_test|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneiii_lcell_comb \cpu_test|Mux0~2 (
// Equation(s):
// \cpu_test|Mux0~2_combout  = (\cpu_test|ir_q [8] & ((\cpu_test|Mux0~1_combout  & ((\cpu_test|Selector0~2_combout ))) # (!\cpu_test|Mux0~1_combout  & (\cpu_test|Selector1~2_combout )))) # (!\cpu_test|ir_q [8] & (((\cpu_test|Mux0~1_combout ))))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|Selector1~2_combout ),
	.datac(\cpu_test|Selector0~2_combout ),
	.datad(\cpu_test|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Mux0~2 .lut_mask = 16'hF588;
defparam \cpu_test|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneiii_lcell_comb \cpu_test|Decoder0~0 (
// Equation(s):
// \cpu_test|Decoder0~0_combout  = (!\cpu_test|ir_q [8] & (!\cpu_test|ir_q [7] & !\cpu_test|ir_q [9]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Decoder0~0 .lut_mask = 16'h0003;
defparam \cpu_test|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[20]~feeder_combout  = \cpu_test|databus[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|databus[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneiii_lcell_comb \cpu_test|Selector7~1 (
// Equation(s):
// \cpu_test|Selector7~1_combout  = (\cpu_test|RAM_unit|Mux0~3_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [20])) # (!\cpu_test|RAM_unit|Mux0~3_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(gnd),
	.datab(\cpu_test|RAM_unit|ram_rtl_0_bypass [20]),
	.datac(\cpu_test|RAM_unit|Mux0~3_combout ),
	.datad(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\cpu_test|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector7~1 .lut_mask = 16'hCFC0;
defparam \cpu_test|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneiii_lcell_comb \cpu_test|Selector7~2 (
// Equation(s):
// \cpu_test|Selector7~2_combout  = (\cpu_test|Selector3~1_combout  & ((\cpu_test|sel_RAM_mux.10~1_combout ) # ((!\cpu_test|Decoder0~0_combout  & \cpu_test|Selector7~1_combout )))) # (!\cpu_test|Selector3~1_combout  & ((\cpu_test|Selector7~1_combout ) # 
// ((\cpu_test|sel_RAM_mux.10~1_combout  & \cpu_test|Decoder0~0_combout ))))

	.dataa(\cpu_test|Selector3~1_combout ),
	.datab(\cpu_test|sel_RAM_mux.10~1_combout ),
	.datac(\cpu_test|Decoder0~0_combout ),
	.datad(\cpu_test|Selector7~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector7~2 .lut_mask = 16'hDFC8;
defparam \cpu_test|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneiii_lcell_comb \cpu_test|Mux0~3 (
// Equation(s):
// \cpu_test|Mux0~3_combout  = (\cpu_test|ir_q [8] & (\cpu_test|ir_q [7])) # (!\cpu_test|ir_q [8] & ((\cpu_test|ir_q [7] & ((\cpu_test|Selector6~2_combout ))) # (!\cpu_test|ir_q [7] & (\cpu_test|Selector7~2_combout ))))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [7]),
	.datac(\cpu_test|Selector7~2_combout ),
	.datad(\cpu_test|Selector6~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Mux0~3 .lut_mask = 16'hDC98;
defparam \cpu_test|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneiii_lcell_comb \cpu_test|Mux0~4 (
// Equation(s):
// \cpu_test|Mux0~4_combout  = (\cpu_test|ir_q [8] & ((\cpu_test|Mux0~3_combout  & ((\cpu_test|Selector4~2_combout ))) # (!\cpu_test|Mux0~3_combout  & (\cpu_test|Selector5~2_combout )))) # (!\cpu_test|ir_q [8] & (((\cpu_test|Mux0~3_combout ))))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|Selector5~2_combout ),
	.datac(\cpu_test|Selector4~2_combout ),
	.datad(\cpu_test|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Mux0~4 .lut_mask = 16'hF588;
defparam \cpu_test|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneiii_lcell_comb \cpu_test|btfsc_btfss_skip_bit~0 (
// Equation(s):
// \cpu_test|btfsc_btfss_skip_bit~0_combout  = \cpu_test|ir_q [10] $ (((\cpu_test|ir_q [9] & (!\cpu_test|Mux0~2_combout )) # (!\cpu_test|ir_q [9] & ((!\cpu_test|Mux0~4_combout )))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|Mux0~2_combout ),
	.datad(\cpu_test|Mux0~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|btfsc_btfss_skip_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|btfsc_btfss_skip_bit~0 .lut_mask = 16'hC693;
defparam \cpu_test|btfsc_btfss_skip_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneiii_lcell_comb \cpu_test|load_pc~3 (
// Equation(s):
// \cpu_test|load_pc~3_combout  = (!\cpu_test|op~95_combout  & (\cpu_test|op.0101~14_combout  & \cpu_test|btfsc_btfss_skip_bit~0_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op~95_combout ),
	.datac(\cpu_test|op.0101~14_combout ),
	.datad(\cpu_test|btfsc_btfss_skip_bit~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~3 .lut_mask = 16'h3000;
defparam \cpu_test|load_pc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneiii_lcell_comb \cpu_test|load_pc~4 (
// Equation(s):
// \cpu_test|load_pc~4_combout  = (\cpu_test|Selector8~13_combout ) # ((\cpu_test|Selector10~8_combout ) # ((\cpu_test|Selector9~10_combout ) # (\cpu_test|Selector13~7_combout )))

	.dataa(\cpu_test|Selector8~13_combout ),
	.datab(\cpu_test|Selector10~8_combout ),
	.datac(\cpu_test|Selector9~10_combout ),
	.datad(\cpu_test|Selector13~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~4 .lut_mask = 16'hFFFE;
defparam \cpu_test|load_pc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneiii_lcell_comb \cpu_test|load_pc~1 (
// Equation(s):
// \cpu_test|load_pc~1_combout  = (\cpu_test|op~73_combout ) # ((\cpu_test|Selector15~9_combout ) # ((\cpu_test|Selector11~7_combout ) # (\cpu_test|Selector14~7_combout )))

	.dataa(\cpu_test|op~73_combout ),
	.datab(\cpu_test|Selector15~9_combout ),
	.datac(\cpu_test|Selector11~7_combout ),
	.datad(\cpu_test|Selector14~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~1 .lut_mask = 16'hFFFE;
defparam \cpu_test|load_pc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneiii_lcell_comb \cpu_test|load_pc~2 (
// Equation(s):
// \cpu_test|load_pc~2_combout  = (\cpu_test|load_pc~1_combout  & (((\cpu_test|op~95_combout ) # (!\cpu_test|op.0101~14_combout )) # (!\cpu_test|btfsc_btfss_skip_bit~0_combout )))

	.dataa(\cpu_test|btfsc_btfss_skip_bit~0_combout ),
	.datab(\cpu_test|op~95_combout ),
	.datac(\cpu_test|op.0101~14_combout ),
	.datad(\cpu_test|load_pc~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~2 .lut_mask = 16'hDF00;
defparam \cpu_test|load_pc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneiii_lcell_comb \cpu_test|load_pc~5 (
// Equation(s):
// \cpu_test|load_pc~5_combout  = (\cpu_test|load_pc~3_combout ) # ((!\cpu_test|Selector12~7_combout  & (!\cpu_test|load_pc~4_combout  & !\cpu_test|load_pc~2_combout )))

	.dataa(\cpu_test|Selector12~7_combout ),
	.datab(\cpu_test|load_pc~3_combout ),
	.datac(\cpu_test|load_pc~4_combout ),
	.datad(\cpu_test|load_pc~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~5 .lut_mask = 16'hCCCD;
defparam \cpu_test|load_pc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneiii_lcell_comb \cpu_test|load_pc~6 (
// Equation(s):
// \cpu_test|load_pc~6_combout  = (\cpu_test|load_w~5_combout  & (!\cpu_test|op~87_combout  & (!\cpu_test|load_w~12_combout ))) # (!\cpu_test|load_w~5_combout  & ((\cpu_test|load_pc~5_combout ) # ((!\cpu_test|op~87_combout  & !\cpu_test|load_w~12_combout 
// ))))

	.dataa(\cpu_test|load_w~5_combout ),
	.datab(\cpu_test|op~87_combout ),
	.datac(\cpu_test|load_w~12_combout ),
	.datad(\cpu_test|load_pc~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|load_pc~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|load_pc~6 .lut_mask = 16'h5703;
defparam \cpu_test|load_pc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneiii_lcell_comb \cpu_test|pc_q[2]~0 (
// Equation(s):
// \cpu_test|pc_q[2]~0_combout  = ((\cpu_test|ps.T2~q ) # ((\cpu_test|ps.T4~q  & \cpu_test|load_pc~6_combout ))) # (!\BTN[0]~input_o )

	.dataa(\BTN[0]~input_o ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|ps.T2~q ),
	.datad(\cpu_test|load_pc~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q[2]~0 .lut_mask = 16'hFDF5;
defparam \cpu_test|pc_q[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \cpu_test|pc_q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Add0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[0] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneiii_lcell_comb \cpu_test|mar_q~4 (
// Equation(s):
// \cpu_test|mar_q~4_combout  = (\cpu_test|pc_q [0] & \BTN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|pc_q [0]),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|mar_q~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~4 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \cpu_test|mar_q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[0] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal2~1 (
// Equation(s):
// \cpu_test|ROM_unit|Equal2~1_combout  = (!\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal2~0_combout  & !\cpu_test|mar_q [2]))

	.dataa(\cpu_test|mar_q [0]),
	.datab(gnd),
	.datac(\cpu_test|ROM_unit|Equal2~0_combout ),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal2~1 .lut_mask = 16'h0050;
defparam \cpu_test|ROM_unit|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideOr1~0 (
// Equation(s):
// \cpu_test|ROM_unit|WideOr1~0_combout  = (\cpu_test|ROM_unit|WideOr11~0_combout  & (\cpu_test|ir_q~62_combout  & ((!\cpu_test|ROM_unit|Equal0~3_combout ) # (!\cpu_test|ROM_unit|Equal2~1_combout ))))

	.dataa(\cpu_test|ROM_unit|Equal2~1_combout ),
	.datab(\cpu_test|ROM_unit|Equal0~3_combout ),
	.datac(\cpu_test|ROM_unit|WideOr11~0_combout ),
	.datad(\cpu_test|ir_q~62_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideOr1~0 .lut_mask = 16'h7000;
defparam \cpu_test|ROM_unit|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneiii_lcell_comb \cpu_test|ir_q~63 (
// Equation(s):
// \cpu_test|ir_q~63_combout  = (\cpu_test|ps.0000~q  & ((!\cpu_test|ROM_unit|WideOr1~1_combout ) # (!\cpu_test|ROM_unit|WideOr1~0_combout )))

	.dataa(gnd),
	.datab(\cpu_test|ROM_unit|WideOr1~0_combout ),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ROM_unit|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~63 .lut_mask = 16'h30F0;
defparam \cpu_test|ir_q~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \cpu_test|ir_q[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[8]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[12] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneiii_lcell_comb \cpu_test|sel_pc~0 (
// Equation(s):
// \cpu_test|sel_pc~0_combout  = (!\cpu_test|ir_q [12] & (\cpu_test|ps.T4~q  & (\cpu_test|ir_q [11] & \cpu_test|ir_q [13])))

	.dataa(\cpu_test|ir_q [12]),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|sel_pc~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_pc~0 .lut_mask = 16'h4000;
defparam \cpu_test|sel_pc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneiii_lcell_comb \cpu_test|Add0~6 (
// Equation(s):
// \cpu_test|Add0~6_combout  = (\cpu_test|sel_pc~0_combout  & ((\cpu_test|ir_q [8]))) # (!\cpu_test|sel_pc~0_combout  & (\cpu_test|pc_next[8]~16_combout ))

	.dataa(\cpu_test|sel_pc~0_combout ),
	.datab(\cpu_test|pc_next[8]~16_combout ),
	.datac(\cpu_test|ir_q [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add0~6 .lut_mask = 16'hE4E4;
defparam \cpu_test|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \cpu_test|pc_q[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[8] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneiii_lcell_comb \cpu_test|mar_q~8 (
// Equation(s):
// \cpu_test|mar_q~8_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [8])

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [8]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~8 .lut_mask = 16'hAA00;
defparam \cpu_test|mar_q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \cpu_test|mar_q[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|mar_q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[8] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneiii_lcell_comb \cpu_test|ir_q~31 (
// Equation(s):
// \cpu_test|ir_q~31_combout  = (\cpu_test|mar_q [4]) # ((\cpu_test|mar_q [1]) # ((\cpu_test|mar_q [5]) # (!\cpu_test|mar_q [3])))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|mar_q [1]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [5]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~31 .lut_mask = 16'hFFEF;
defparam \cpu_test|ir_q~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneiii_lcell_comb \cpu_test|ir_q~32 (
// Equation(s):
// \cpu_test|ir_q~32_combout  = (\cpu_test|mar_q [4] & (((\cpu_test|mar_q [5]) # (!\cpu_test|mar_q [3])) # (!\cpu_test|mar_q [1]))) # (!\cpu_test|mar_q [4] & ((\cpu_test|mar_q [1]) # (\cpu_test|mar_q [3] $ (!\cpu_test|mar_q [5]))))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|mar_q [1]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [5]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~32 .lut_mask = 16'hFE6F;
defparam \cpu_test|ir_q~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneiii_lcell_comb \cpu_test|ir_q~29 (
// Equation(s):
// \cpu_test|ir_q~29_combout  = (\cpu_test|mar_q [4]) # (((\cpu_test|mar_q [3]) # (\cpu_test|mar_q [1])) # (!\cpu_test|mar_q [5]))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|mar_q [5]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [1]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~29 .lut_mask = 16'hFFFB;
defparam \cpu_test|ir_q~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneiii_lcell_comb \cpu_test|ir_q~28 (
// Equation(s):
// \cpu_test|ir_q~28_combout  = (\cpu_test|mar_q [4] & ((\cpu_test|mar_q [5]) # ((\cpu_test|mar_q [1])))) # (!\cpu_test|mar_q [4] & (((\cpu_test|mar_q [3]) # (!\cpu_test|mar_q [1])) # (!\cpu_test|mar_q [5])))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|mar_q [5]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [1]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~28 .lut_mask = 16'hFBDD;
defparam \cpu_test|ir_q~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneiii_lcell_comb \cpu_test|ir_q~60 (
// Equation(s):
// \cpu_test|ir_q~60_combout  = (\cpu_test|mar_q [0] & (((\cpu_test|mar_q [2])))) # (!\cpu_test|mar_q [0] & ((\cpu_test|mar_q [2] & (\cpu_test|ir_q~29_combout )) # (!\cpu_test|mar_q [2] & ((\cpu_test|ir_q~28_combout )))))

	.dataa(\cpu_test|ir_q~29_combout ),
	.datab(\cpu_test|ir_q~28_combout ),
	.datac(\cpu_test|mar_q [0]),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~60 .lut_mask = 16'hFA0C;
defparam \cpu_test|ir_q~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneiii_lcell_comb \cpu_test|ir_q~61 (
// Equation(s):
// \cpu_test|ir_q~61_combout  = (\cpu_test|mar_q [0] & ((\cpu_test|ir_q~60_combout  & ((\cpu_test|ir_q~32_combout ))) # (!\cpu_test|ir_q~60_combout  & (\cpu_test|ir_q~31_combout )))) # (!\cpu_test|mar_q [0] & (((\cpu_test|ir_q~60_combout ))))

	.dataa(\cpu_test|ir_q~31_combout ),
	.datab(\cpu_test|mar_q [0]),
	.datac(\cpu_test|ir_q~32_combout ),
	.datad(\cpu_test|ir_q~60_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~61 .lut_mask = 16'hF388;
defparam \cpu_test|ir_q~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneiii_lcell_comb \cpu_test|ir_q~23 (
// Equation(s):
// \cpu_test|ir_q~23_combout  = (\cpu_test|mar_q [9]) # ((\cpu_test|ir_q~61_combout ) # (\cpu_test|mar_q [10]))

	.dataa(gnd),
	.datab(\cpu_test|mar_q [9]),
	.datac(\cpu_test|ir_q~61_combout ),
	.datad(\cpu_test|mar_q [10]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~23 .lut_mask = 16'hFFFC;
defparam \cpu_test|ir_q~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneiii_lcell_comb \cpu_test|ir_q~88 (
// Equation(s):
// \cpu_test|ir_q~88_combout  = (\cpu_test|mar_q [8]) # ((\cpu_test|mar_q [6]) # ((\cpu_test|mar_q [7]) # (\cpu_test|ir_q~23_combout )))

	.dataa(\cpu_test|mar_q [8]),
	.datab(\cpu_test|mar_q [6]),
	.datac(\cpu_test|mar_q [7]),
	.datad(\cpu_test|ir_q~23_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~88 .lut_mask = 16'hFFFE;
defparam \cpu_test|ir_q~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneiii_lcell_comb \cpu_test|ir_q~73 (
// Equation(s):
// \cpu_test|ir_q~73_combout  = (\cpu_test|ir_q~88_combout  & (\cpu_test|ROM_unit|WideNor0~combout  & (\cpu_test|ir_q~87_combout  & \cpu_test|ps.T3~q )))

	.dataa(\cpu_test|ir_q~88_combout ),
	.datab(\cpu_test|ROM_unit|WideNor0~combout ),
	.datac(\cpu_test|ir_q~87_combout ),
	.datad(\cpu_test|ps.T3~q ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~73 .lut_mask = 16'h8000;
defparam \cpu_test|ir_q~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneiii_lcell_comb \cpu_test|ir_q~74 (
// Equation(s):
// \cpu_test|ir_q~74_combout  = (\cpu_test|ps.0000~q  & ((\cpu_test|ir_q~73_combout ) # ((\cpu_test|ir_q [0] & !\cpu_test|ps.T3~q ))))

	.dataa(\cpu_test|ir_q [0]),
	.datab(\cpu_test|ps.0000~q ),
	.datac(\cpu_test|ir_q~73_combout ),
	.datad(\cpu_test|ps.T3~q ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~74 .lut_mask = 16'hC0C8;
defparam \cpu_test|ir_q~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneiii_lcell_comb \cpu_test|ir_q[0]~feeder (
// Equation(s):
// \cpu_test|ir_q[0]~feeder_combout  = \cpu_test|ir_q~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q~74_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|ir_q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \cpu_test|ir_q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|ir_q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[0] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneiii_lcell_comb \cpu_test|mux1_out[0]~0 (
// Equation(s):
// \cpu_test|mux1_out[0]~0_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|Selector7~2_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [0]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [0]),
	.datac(\cpu_test|sel_alu~16_combout ),
	.datad(\cpu_test|Selector7~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[0]~0 .lut_mask = 16'hFC0C;
defparam \cpu_test|mux1_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneiii_lcell_comb \cpu_test|Selector15~2 (
// Equation(s):
// \cpu_test|Selector15~2_combout  = (\cpu_test|mux1_out[0]~0_combout  & (((\cpu_test|w_q [0] & \cpu_test|op~98_combout )) # (!\cpu_test|Selector15~1_combout )))

	.dataa(\cpu_test|w_q [0]),
	.datab(\cpu_test|mux1_out[0]~0_combout ),
	.datac(\cpu_test|op~98_combout ),
	.datad(\cpu_test|Selector15~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector15~2 .lut_mask = 16'h80CC;
defparam \cpu_test|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneiii_lcell_comb \cpu_test|Selector15~3 (
// Equation(s):
// \cpu_test|Selector15~3_combout  = (\cpu_test|WideOr0~2_combout  & ((\cpu_test|mux1_out[1]~1_combout ) # ((\cpu_test|sel_alu~8_combout  & \cpu_test|mux1_out[4]~2_combout )))) # (!\cpu_test|WideOr0~2_combout  & (\cpu_test|sel_alu~8_combout  & 
// (\cpu_test|mux1_out[4]~2_combout )))

	.dataa(\cpu_test|WideOr0~2_combout ),
	.datab(\cpu_test|sel_alu~8_combout ),
	.datac(\cpu_test|mux1_out[4]~2_combout ),
	.datad(\cpu_test|mux1_out[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector15~3 .lut_mask = 16'hEAC0;
defparam \cpu_test|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneiii_lcell_comb \cpu_test|Selector15~5 (
// Equation(s):
// \cpu_test|Selector15~5_combout  = (\cpu_test|Selector15~0_combout  & (\cpu_test|op.1001~0_combout  & \cpu_test|mux1_out[7]~3_combout ))

	.dataa(gnd),
	.datab(\cpu_test|Selector15~0_combout ),
	.datac(\cpu_test|op.1001~0_combout ),
	.datad(\cpu_test|mux1_out[7]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector15~5 .lut_mask = 16'hC000;
defparam \cpu_test|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneiii_lcell_comb \cpu_test|Selector15~4 (
// Equation(s):
// \cpu_test|Selector15~4_combout  = (\cpu_test|op.1001~2_combout  & (((\cpu_test|op.0111~0_combout  & \cpu_test|Add4~1_combout )) # (!\cpu_test|mux1_out[0]~0_combout ))) # (!\cpu_test|op.1001~2_combout  & (((\cpu_test|op.0111~0_combout  & 
// \cpu_test|Add4~1_combout ))))

	.dataa(\cpu_test|op.1001~2_combout ),
	.datab(\cpu_test|mux1_out[0]~0_combout ),
	.datac(\cpu_test|op.0111~0_combout ),
	.datad(\cpu_test|Add4~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector15~4 .lut_mask = 16'hF222;
defparam \cpu_test|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneiii_lcell_comb \cpu_test|Selector15~6 (
// Equation(s):
// \cpu_test|Selector15~6_combout  = (\cpu_test|Selector15~5_combout ) # ((\cpu_test|Selector15~4_combout ) # ((\cpu_test|op.0110~0_combout  & \cpu_test|Add3~1_combout )))

	.dataa(\cpu_test|op.0110~0_combout ),
	.datab(\cpu_test|Selector15~5_combout ),
	.datac(\cpu_test|Selector15~4_combout ),
	.datad(\cpu_test|Add3~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector15~6 .lut_mask = 16'hFEFC;
defparam \cpu_test|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneiii_lcell_comb \cpu_test|Selector15~7 (
// Equation(s):
// \cpu_test|Selector15~7_combout  = (\cpu_test|op.0011~0_combout  & ((\cpu_test|w_q [0]) # ((\cpu_test|Add2~1_combout  & \cpu_test|op.0001~0_combout )))) # (!\cpu_test|op.0011~0_combout  & (((\cpu_test|Add2~1_combout  & \cpu_test|op.0001~0_combout ))))

	.dataa(\cpu_test|op.0011~0_combout ),
	.datab(\cpu_test|w_q [0]),
	.datac(\cpu_test|Add2~1_combout ),
	.datad(\cpu_test|op.0001~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector15~7 .lut_mask = 16'hF888;
defparam \cpu_test|Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneiii_lcell_comb \cpu_test|Selector15~8 (
// Equation(s):
// \cpu_test|Selector15~8_combout  = (\cpu_test|Selector15~7_combout ) # ((\cpu_test|Add1~1_combout  & ((\cpu_test|op.0100~0_combout ) # (\cpu_test|op.0000~18_combout ))))

	.dataa(\cpu_test|op.0100~0_combout ),
	.datab(\cpu_test|op.0000~18_combout ),
	.datac(\cpu_test|Add1~1_combout ),
	.datad(\cpu_test|Selector15~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector15~8 .lut_mask = 16'hFFE0;
defparam \cpu_test|Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneiii_lcell_comb \cpu_test|Selector15~9 (
// Equation(s):
// \cpu_test|Selector15~9_combout  = (\cpu_test|Selector15~2_combout ) # ((\cpu_test|Selector15~3_combout ) # ((\cpu_test|Selector15~6_combout ) # (\cpu_test|Selector15~8_combout )))

	.dataa(\cpu_test|Selector15~2_combout ),
	.datab(\cpu_test|Selector15~3_combout ),
	.datac(\cpu_test|Selector15~6_combout ),
	.datad(\cpu_test|Selector15~8_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector15~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector15~9 .lut_mask = 16'hFFFE;
defparam \cpu_test|Selector15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneiii_lcell_comb \cpu_test|w_q~2 (
// Equation(s):
// \cpu_test|w_q~2_combout  = (\BTN[0]~input_o  & \cpu_test|Selector15~9_combout )

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(gnd),
	.datad(\cpu_test|Selector15~9_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~2 .lut_mask = 16'hCC00;
defparam \cpu_test|w_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N15
dffeas \cpu_test|w_q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|w_q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[0] .is_wysiwyg = "true";
defparam \cpu_test|w_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneiii_lcell_comb \cpu_test|port_b_out~0 (
// Equation(s):
// \cpu_test|port_b_out~0_combout  = (\BTN[0]~input_o  & ((\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [0])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector15~9_combout )))))

	.dataa(\cpu_test|w_q [0]),
	.datab(\cpu_test|sel_bus~0_combout ),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|Selector15~9_combout ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out~0 .lut_mask = 16'hB080;
defparam \cpu_test|port_b_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneiii_lcell_comb \cpu_test|port_b_out[0]~1 (
// Equation(s):
// \cpu_test|port_b_out[0]~1_combout  = ((\cpu_test|sel_bus~0_combout  & \cpu_test|Equal1~1_combout )) # (!\BTN[0]~input_o )

	.dataa(\cpu_test|sel_bus~0_combout ),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|Equal1~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out[0]~1 .lut_mask = 16'hAF0F;
defparam \cpu_test|port_b_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \cpu_test|port_b_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|port_b_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|port_b_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|port_b_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|port_b_out[0] .is_wysiwyg = "true";
defparam \cpu_test|port_b_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneiii_lcell_comb \cpu_test|port_b_out~2 (
// Equation(s):
// \cpu_test|port_b_out~2_combout  = (\BTN[0]~input_o  & ((\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [1])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector14~7_combout )))))

	.dataa(\BTN[0]~input_o ),
	.datab(\cpu_test|w_q [1]),
	.datac(\cpu_test|sel_bus~0_combout ),
	.datad(\cpu_test|Selector14~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out~2 .lut_mask = 16'h8A80;
defparam \cpu_test|port_b_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \cpu_test|port_b_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|port_b_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|port_b_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|port_b_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|port_b_out[1] .is_wysiwyg = "true";
defparam \cpu_test|port_b_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneiii_lcell_comb \cpu_test|port_b_out~3 (
// Equation(s):
// \cpu_test|port_b_out~3_combout  = (\BTN[0]~input_o  & ((\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [2])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector13~7_combout )))))

	.dataa(\BTN[0]~input_o ),
	.datab(\cpu_test|w_q [2]),
	.datac(\cpu_test|sel_bus~0_combout ),
	.datad(\cpu_test|Selector13~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out~3 .lut_mask = 16'h8A80;
defparam \cpu_test|port_b_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \cpu_test|port_b_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|port_b_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|port_b_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|port_b_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|port_b_out[2] .is_wysiwyg = "true";
defparam \cpu_test|port_b_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneiii_lcell_comb \cpu_test|port_b_out~4 (
// Equation(s):
// \cpu_test|port_b_out~4_combout  = (\BTN[0]~input_o  & ((\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [3])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector12~7_combout )))))

	.dataa(\cpu_test|w_q [3]),
	.datab(\cpu_test|sel_bus~0_combout ),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|Selector12~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out~4 .lut_mask = 16'hB080;
defparam \cpu_test|port_b_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N29
dffeas \cpu_test|port_b_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|port_b_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|port_b_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|port_b_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|port_b_out[3] .is_wysiwyg = "true";
defparam \cpu_test|port_b_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneiii_lcell_comb \cpu_test|port_b_out~5 (
// Equation(s):
// \cpu_test|port_b_out~5_combout  = (\BTN[0]~input_o  & ((\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [4])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector11~7_combout )))))

	.dataa(\cpu_test|sel_bus~0_combout ),
	.datab(\cpu_test|w_q [4]),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|Selector11~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out~5 .lut_mask = 16'hD080;
defparam \cpu_test|port_b_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \cpu_test|port_b_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|port_b_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|port_b_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|port_b_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|port_b_out[4] .is_wysiwyg = "true";
defparam \cpu_test|port_b_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneiii_lcell_comb \cpu_test|port_b_out~6 (
// Equation(s):
// \cpu_test|port_b_out~6_combout  = (\BTN[0]~input_o  & ((\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [5])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector10~8_combout )))))

	.dataa(\cpu_test|sel_bus~0_combout ),
	.datab(\BTN[0]~input_o ),
	.datac(\cpu_test|w_q [5]),
	.datad(\cpu_test|Selector10~8_combout ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out~6 .lut_mask = 16'hC480;
defparam \cpu_test|port_b_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \cpu_test|port_b_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|port_b_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|port_b_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|port_b_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|port_b_out[5] .is_wysiwyg = "true";
defparam \cpu_test|port_b_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneiii_lcell_comb \cpu_test|port_b_out~7 (
// Equation(s):
// \cpu_test|port_b_out~7_combout  = (\BTN[0]~input_o  & ((\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [6])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector9~10_combout )))))

	.dataa(\cpu_test|w_q [6]),
	.datab(\BTN[0]~input_o ),
	.datac(\cpu_test|sel_bus~0_combout ),
	.datad(\cpu_test|Selector9~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out~7 .lut_mask = 16'h8C80;
defparam \cpu_test|port_b_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \cpu_test|port_b_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|port_b_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|port_b_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|port_b_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|port_b_out[6] .is_wysiwyg = "true";
defparam \cpu_test|port_b_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneiii_lcell_comb \cpu_test|port_b_out~8 (
// Equation(s):
// \cpu_test|port_b_out~8_combout  = (\BTN[0]~input_o  & ((\cpu_test|sel_bus~0_combout  & (\cpu_test|w_q [7])) # (!\cpu_test|sel_bus~0_combout  & ((\cpu_test|Selector8~13_combout )))))

	.dataa(\cpu_test|w_q [7]),
	.datab(\cpu_test|sel_bus~0_combout ),
	.datac(\cpu_test|Selector8~13_combout ),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|port_b_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|port_b_out~8 .lut_mask = 16'hB800;
defparam \cpu_test|port_b_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \cpu_test|port_b_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu_test|port_b_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|port_b_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|port_b_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|port_b_out[7] .is_wysiwyg = "true";
defparam \cpu_test|port_b_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneiii_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneiii_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneiii_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneiii_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneiii_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneiii_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneiii_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
cycloneiii_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N1
cycloneiii_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneiii_io_ibuf \BTN[1]~input (
	.i(BTN[1]),
	.ibar(gnd),
	.o(\BTN[1]~input_o ));
// synopsys translate_off
defparam \BTN[1]~input .bus_hold = "false";
defparam \BTN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneiii_io_ibuf \BTN[2]~input (
	.i(BTN[2]),
	.ibar(gnd),
	.o(\BTN[2]~input_o ));
// synopsys translate_off
defparam \BTN[2]~input .bus_hold = "false";
defparam \BTN[2]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

endmodule
