[2025-09-16 23:24:01] START suite=qualcomm_srv trace=srv667_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv667_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2579767 heartbeat IPC: 3.876 cumulative IPC: 3.876 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4998148 heartbeat IPC: 4.135 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 11 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4998148 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4998148 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13153078 heartbeat IPC: 1.226 cumulative IPC: 1.226 (Simulation time: 00 hr 01 min 50 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 21270815 heartbeat IPC: 1.232 cumulative IPC: 1.229 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 29385083 heartbeat IPC: 1.232 cumulative IPC: 1.23 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 37493960 heartbeat IPC: 1.233 cumulative IPC: 1.231 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 45590488 heartbeat IPC: 1.235 cumulative IPC: 1.232 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 53699932 heartbeat IPC: 1.233 cumulative IPC: 1.232 (Simulation time: 00 hr 05 min 07 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv667_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000011 cycles: 61856938 heartbeat IPC: 1.226 cumulative IPC: 1.231 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 70079492 heartbeat IPC: 1.216 cumulative IPC: 1.229 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 78304513 heartbeat IPC: 1.216 cumulative IPC: 1.228 (Simulation time: 00 hr 07 min 28 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 81531131 cumulative IPC: 1.227 (Simulation time: 00 hr 08 min 04 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 81531131 cumulative IPC: 1.227 (Simulation time: 00 hr 08 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv667_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.227 instructions: 100000002 cycles: 81531131
CPU 0 Branch Prediction Accuracy: 92.6% MPKI: 13.14 Average ROB Occupancy at Mispredict: 30
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08543
BRANCH_INDIRECT: 0.3705
BRANCH_CONDITIONAL: 11.32
BRANCH_DIRECT_CALL: 0.4206
BRANCH_INDIRECT_CALL: 0.5442
BRANCH_RETURN: 0.4058


====Backend Stall Breakdown====
ROB_STALL: 117
LQ_STALL: 0
SQ_STALL: 40356


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 4
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 16

== Total ==
ADDR_TRANS: 4
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 96

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 6

cpu0->cpu0_STLB TOTAL        ACCESS:    2117632 HIT:    2116840 MISS:        792 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2117632 HIT:    2116840 MISS:        792 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 107.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9464356 HIT:    8867015 MISS:     597341 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7739319 HIT:    7222282 MISS:     517037 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580231 HIT:     511750 MISS:      68481 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1143387 HIT:    1132404 MISS:      10983 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1419 HIT:        579 MISS:        840 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.29 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15837375 HIT:    7711589 MISS:    8125786 MSHR_MERGE:    2013262
cpu0->cpu0_L1I LOAD         ACCESS:   15837375 HIT:    7711589 MISS:    8125786 MSHR_MERGE:    2013262
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.91 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30614830 HIT:   26715935 MISS:    3898895 MSHR_MERGE:    1690447
cpu0->cpu0_L1D LOAD         ACCESS:   16722874 HIT:   14596989 MISS:    2125885 MSHR_MERGE:     499091
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13890365 HIT:   12118821 MISS:    1771544 MSHR_MERGE:    1191309
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1591 HIT:        125 MISS:       1466 MSHR_MERGE:         47
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12977528 HIT:   10693642 MISS:    2283886 MSHR_MERGE:    1152040
cpu0->cpu0_ITLB LOAD         ACCESS:   12977528 HIT:   10693642 MISS:    2283886 MSHR_MERGE:    1152040
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.017 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29116428 HIT:   27790491 MISS:    1325937 MSHR_MERGE:     340151
cpu0->cpu0_DTLB LOAD         ACCESS:   29116428 HIT:   27790491 MISS:    1325937 MSHR_MERGE:     340151
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.081 cycles
cpu0->LLC TOTAL        ACCESS:     701921 HIT:     692291 MISS:       9630 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     517037 HIT:     507629 MISS:       9408 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      68479 HIT:      68475 MISS:          4 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     115565 HIT:     115564 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        840 HIT:        623 MISS:        217 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:       9614
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6794

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       549037       533264        58805          654
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8           49           60            9
  STLB miss resolved @ L2C                0           44          276          302           28
  STLB miss resolved @ LLC                0           28          243          389           41
  STLB miss resolved @ MEM                0            0           89          102           94

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             203727        55759      1584701        82607           22
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           12            3            6
  STLB miss resolved @ L2C                0            6            9            1            0
  STLB miss resolved @ LLC                0            9           31           36            0
  STLB miss resolved @ MEM                0            0            7           18           18
[2025-09-16 23:32:06] END   suite=qualcomm_srv trace=srv667_ap (rc=0)
