/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        allregs_l.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L0_COSWEIGHTSr */
        soc_block_list[5],
        soc_portreg,
        10,
        0x18000300,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HES_Q_COSWEIGHTSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        60,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L0_WERRCOUNTr */
        soc_block_list[5],
        soc_portreg,
        10,
        0x18001700,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HES_Q_WERRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        60,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2GRE_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa004100,
        0,
        2,
        soc_EGR_L2GRE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00026558, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2GRE_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa009000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_L2GRE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00026558, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2GRE_DEFAULT_NETWORK_SVPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x52000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_MIM_DEFAULT_NETWORK_SVP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2GRE_DEFAULT_SVPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12000700,
        0,
        1,
        soc_L2GRE_DEFAULT_SVPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L2GRE_DEFAULT_SVP_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12000700,
        0,
        1,
        soc_L2GRE_DEFAULT_SVP_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2MC_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c0f,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2MC_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010000,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2MC_DBGCTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x908014b,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2MC_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010000,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2MC_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080163,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2MC_DBGCTRL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x908013d,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2MC_DBGCTRL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c0f,
        0,
        2,
        soc_CFAPMEMDEBUG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2MC_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c11,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2MC_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010100,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x908014c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010100,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080001,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080164,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010700,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x908013e,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080225,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d06,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c12,
        SOC_REG_FLAG_RO,
        2,
        soc_L2MC_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010200,
        0,
        3,
        soc_EGR_ETAG_PCP_DE_MAPPING_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x908014d,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010200,
        0,
        3,
        soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080002,
        SOC_REG_FLAG_RO,
        2,
        soc_ING_L3_NEXT_HOP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080165,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x908013f,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080226,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d07,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010800,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d07,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080227,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d08,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010900,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2MC_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d08,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_L2_AGE_DEBUGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80005,
        0,
        3,
        soc_L2_AGE_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80007,
        0,
        1,
        soc_L2_AGE_DEBUG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_2_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000700,
        0,
        1,
        soc_L2_AGE_DEBUG_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_2_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000700,
        0,
        1,
        soc_L2_AGE_DEBUG_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010700,
        0,
        1,
        soc_L2_AGE_DEBUG_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_2_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80207,
        0,
        1,
        soc_L2_AGE_DEBUG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_2_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80707,
        0,
        1,
        soc_L2_AGE_DEBUG_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x77070000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_L2_AGE_DEBUG_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000600,
        0,
        3,
        soc_L2_AGE_DEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80006,
        0,
        3,
        soc_L2_AGE_DEBUG_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000600,
        0,
        3,
        soc_L2_AGE_DEBUG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80005,
        0,
        3,
        soc_L2_AGE_DEBUG_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80005,
        0,
        3,
        soc_L2_AGE_DEBUG_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56304_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80005,
        0,
        3,
        soc_L2_AGE_DEBUG_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80306,
        0,
        4,
        soc_L2_AGE_DEBUG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010600,
        0,
        4,
        soc_L2_AGE_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80005,
        0,
        3,
        soc_L2_AGE_DEBUG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80006,
        0,
        3,
        soc_L2_AGE_DEBUG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80206,
        0,
        3,
        soc_L2_AGE_DEBUG_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80206,
        0,
        5,
        soc_L2_AGE_DEBUG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x01008001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ffdffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80306,
        0,
        4,
        soc_L2_AGE_DEBUG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUG_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x77060000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L2_AGE_DEBUG_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_AGE_TIMERr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80003,
        0,
        2,
        soc_L2_AGE_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0010012c, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_AGE_TIMER_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000400,
        0,
        2,
        soc_L2_AGE_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_AGE_TIMER_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000400,
        0,
        2,
        soc_L2_AGE_TIMER_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_AGE_TIMER_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010400,
        0,
        2,
        soc_L2_AGE_TIMER_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_AGE_TIMER_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80004,
        0,
        2,
        soc_L2_AGE_TIMER_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_AGE_TIMER_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80204,
        0,
        2,
        soc_L2_AGE_TIMER_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_AGE_TIMER_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80304,
        0,
        2,
        soc_L2_AGE_TIMER_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_AGE_TIMER_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x77040000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_L2_AGE_TIMER_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_AUX_HASH_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000e,
        0,
        2,
        soc_L2_AUX_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000c,
        0,
        2,
        soc_L2_AUX_HASH_CONTROL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e000100,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080015,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e000100,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000c,
        0,
        2,
        soc_L2_AUX_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080615,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a000000,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080015,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080617,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080600,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_BULK_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80305,
        0,
        4,
        soc_L2_BULK_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000017, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L2_BULK_CONTROL_BCM56340_A0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe000200,
        0,
        8,
        soc_L2_BULK_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_BULK_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010500,
        0,
        4,
        soc_L2_BULK_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000017, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_BULK_CONTROL_BCM56640_A0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe000200,
        0,
        8,
        soc_L2_BULK_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_BULK_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x77050000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L2_BULK_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000017, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_BULK_KEY_TYPE_PORT_Ar */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe000500,
        0,
        1,
        soc_FLOOD_LEARN_KEY_TYPE_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_BULK_KEY_TYPE_PORT_A_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a000600,
        0,
        1,
        soc_FLOOD_LEARN_KEY_TYPE_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_BULK_KEY_TYPE_PORT_Br */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe000600,
        0,
        1,
        soc_FLOOD_LEARN_KEY_TYPE_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_BULK_KEY_TYPE_PORT_B_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a000700,
        0,
        1,
        soc_FLOOD_LEARN_KEY_TYPE_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_BULK_MATCH_PORT_Ar */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe000300,
        0,
        4,
        soc_L2_BULK_MATCH_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_BULK_MATCH_PORT_A_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a000400,
        0,
        4,
        soc_L2_BULK_MATCH_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_BULK_MATCH_PORT_Br */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe000400,
        0,
        4,
        soc_L2_BULK_MATCH_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_BULK_MATCH_PORT_B_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a000500,
        0,
        4,
        soc_L2_BULK_MATCH_PORT_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_ENDPOINT_ID_DBGCTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b160000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L2_ENDPOINT_ID_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_ENDPOINT_ID_DBGCTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b170000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L2_ENDPOINT_ID_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_ENDPOINT_ID_HASH_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a001900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_ENTRY_ADDR_MASKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000f,
        0,
        1,
        soc_L2_ENTRY_ADDR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2_ENTRY_ADDR_MASK_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000e,
        0,
        1,
        soc_L2_ENTRY_ADDR_MASK_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_ENTRY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080009,
        0,
        16,
        soc_L2_ENTRY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_ENTRY_CONTROL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b000000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_L2_ENTRY_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_ENTRY_CONTROL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b010000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L2_ENTRY_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_ENTRY_CONTROL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_L2_ENTRY_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_ENTRY_CONTROL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b030000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_L2_ENTRY_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_ENTRY_CONTROL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b040000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_L2_ENTRY_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_ENTRY_CONTROL_5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_L2_ENTRY_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_ENTRY_CONTROL_6r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b060000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_L2_ENTRY_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d07,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d08,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d09,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d0a,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d0b,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d0c,
        0,
        1,
        soc_L2_ENTRY_DA_DBGCTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_6r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d0d,
        0,
        16,
        soc_L2_ENTRY_DA_DBGCTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_7r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d0e,
        0,
        16,
        soc_L2_ENTRY_DA_DBGCTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_8r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d0f,
        0,
        2,
        soc_L2_ENTRY_DA_DBGCTRL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080209,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608020a,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL0_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080209,
        0,
        2,
        soc_L2_ENTRY_DBGCTRL0_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080131,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080132,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080181,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080182,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010900,
        0,
        1,
        soc_L2_ENTRY_DBGCTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010a00,
        0,
        1,
        soc_L2_ENTRY_DBGCTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_6r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010b00,
        0,
        1,
        soc_L2_ENTRY_DBGCTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_7r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010c00,
        0,
        1,
        soc_L2_ENTRY_DBGCTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_0_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010500,
        0,
        1,
        soc_L2_ENTRY_DBGCTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_0_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080139,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_0_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010500,
        0,
        3,
        soc_MPLS_ENTRY_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_0_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080151,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_0_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080305,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010500,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_L2_ENTRY_DBGCTRL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_0_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708017f,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_1_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010600,
        0,
        1,
        soc_L2_ENTRY_DBGCTRL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_1_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708013a,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_1_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010600,
        0,
        3,
        soc_MPLS_ENTRY_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_1_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080152,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_1_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080306,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010600,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_L2_ENTRY_DBGCTRL_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_1_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080180,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_2_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010700,
        0,
        1,
        soc_L2_ENTRY_DBGCTRL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_2_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010700,
        0,
        2,
        soc_MPLS_ENTRY_DBGCTRL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_2_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080307,
        0,
        2,
        soc_MPLS_ENTRY_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010700,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_L2_ENTRY_DBGCTRL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_ENTRY_DBGCTRL_3_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010800,
        0,
        1,
        soc_L2_ENTRY_DBGCTRL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_ENTRY_LP_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010800,
        0,
        8,
        soc_L2_ENTRY_LP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000c,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011100,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708013d,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010c00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080007,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080155,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608030c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010d00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080135,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080185,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608020d,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d1e,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b0a0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_L2_ENTRY_PARITY_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000d,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_ENTRY_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080136,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080137,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_0_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011200,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_0_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708013e,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_0_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_0_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010d00,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_0_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080156,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_1_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011300,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_1_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708013f,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_1_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_1_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010e00,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_1_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080157,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080008,
        SOC_REG_FLAG_RO,
        4,
        soc_L2_ENTRY_PARITY_STATUS_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080008,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_ENTRY_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_BCM56304_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000d,
        SOC_REG_FLAG_RO,
        3,
        soc_L3_ENTRY_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000d,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_ENTRY_PARITY_STATUS_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608020e,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_ENTRY_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608020e,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_ENTRY_PARITY_STATUS_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080186,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080187,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_0_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608030d,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010e00,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d1f,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_1_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608030e,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010f00,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_INTR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d20,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080188,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080189,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_0_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608030f,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a011000,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_0_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d21,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_1_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080310,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a011100,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_INTR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d22,
        0,
        3,
        soc_L2_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d10,
        0,
        4,
        soc_L2_ENTRY_SA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d11,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d12,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d13,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d14,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d15,
        0,
        1,
        soc_L2_ENTRY_DA_DBGCTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_6r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d16,
        0,
        16,
        soc_L2_ENTRY_DA_DBGCTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_7r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d17,
        0,
        16,
        soc_L2_ENTRY_DA_DBGCTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_8r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d18,
        0,
        2,
        soc_L2_ENTRY_DA_DBGCTRL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_HITDA_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080207,
        0,
        2,
        soc_L2_HITDA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_HITSA_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080206,
        0,
        2,
        soc_L2_HITDA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_HIT_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000b,
        0,
        4,
        soc_L2_HIT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2_HIT_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080006,
        0,
        4,
        soc_L2_HIT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608020c,
        0,
        2,
        soc_L2_HIT_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d19,
        0,
        3,
        soc_L2_HIT_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d1a,
        0,
        3,
        soc_L2_HIT_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d1b,
        0,
        3,
        soc_L2_HIT_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d1c,
        0,
        3,
        soc_L2_HIT_DBGCTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d1d,
        0,
        24,
        soc_L2_HIT_DBGCTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_0_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010f00,
        0,
        1,
        soc_L2_HIT_DBGCTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_0_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010a00,
        0,
        2,
        soc_L2_HIT_DBGCTRL_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_0_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608030a,
        0,
        3,
        soc_L2_HIT_DBGCTRL_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010b00,
        0,
        3,
        soc_L2_HIT_DBGCTRL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_0_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b070000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_L2_HIT_DBGCTRL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_1_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011000,
        0,
        1,
        soc_L2_HIT_DBGCTRL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_1_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010b00,
        0,
        2,
        soc_L2_HIT_DBGCTRL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_1_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608030b,
        0,
        1,
        soc_L2_HIT_DBGCTRL_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010c00,
        0,
        1,
        soc_L2_HIT_DBGCTRL_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b080000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_L2_HIT_DBGCTRL_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b090000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_L2_HIT_DBGCTRL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708013c,
        0,
        4,
        soc_L2_HIT_DBGCTRL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080154,
        0,
        4,
        soc_L2_HIT_DBGCTRL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080134,
        0,
        4,
        soc_L2_HIT_DBGCTRL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_HIT_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080184,
        0,
        4,
        soc_L2_HIT_DBGCTRL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_LEARN_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080033,
        0,
        3,
        soc_L2_LEARN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_LEARN_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e000700,
        0,
        2,
        soc_L2_LEARN_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_LEARN_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e000700,
        0,
        2,
        soc_L2_LEARN_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_LEARN_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080633,
        0,
        2,
        soc_L2_LEARN_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_LEARN_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a000300,
        0,
        2,
        soc_L2_LEARN_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_LEARN_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x70800a3,
        0,
        3,
        soc_L2_LEARN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_LEARN_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608061d,
        0,
        3,
        soc_L2_LEARN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_LEARN_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080617,
        0,
        2,
        soc_L2_LEARN_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_LP_CONTROL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b070000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L2_LP_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_LP_CONTROL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b080000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_L2_LP_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_LP_CONTROL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b090000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_L2_LP_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CLAIM_AVAILr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001900,
        0,
        1,
        soc_L2_MOD_FIFO_CLAIM_AVAILr_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608000a,
        0,
        1,
        soc_L2_MOD_FIFO_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011800,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_MOD_FIFO_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080144,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_MOD_FIFO_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011300,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_MOD_FIFO_CNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080005,
        0,
        1,
        soc_L2_MOD_FIFO_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708015c,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_MOD_FIFO_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080315,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_MOD_FIFO_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a011600,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_MOD_FIFO_CNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708013c,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_MOD_FIFO_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x70801a0,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_MOD_FIFO_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56640_A0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001800,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_MOD_FIFO_CNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608020b,
        0,
        1,
        soc_L2_MOD_FIFO_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608021a,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_MOD_FIFO_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d2d,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_MOD_FIFO_CNT_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b110000,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_L2_MOD_FIFO_CNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080139,
        0,
        1,
        soc_L2_MOD_FIFO_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011500,
        0,
        1,
        soc_L2_MOD_FIFO_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080141,
        0,
        1,
        soc_L2_MOD_FIFO_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011000,
        0,
        1,
        soc_L2_MOD_FIFO_DBGCTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080159,
        0,
        1,
        soc_L2_MOD_FIFO_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080312,
        0,
        1,
        soc_L2_MOD_FIFO_DBGCTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a011300,
        0,
        1,
        soc_L2_MOD_FIFO_DBGCTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708019d,
        0,
        1,
        soc_L2_MOD_FIFO_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c08,
        0,
        2,
        soc_CFAPMEMDEBUG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d2a,
        0,
        2,
        soc_L2_MOD_FIFO_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b0e0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_L2_MOD_FIFO_DBGCTRL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_ENABLEr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001000,
        0,
        6,
        soc_L2_MOD_FIFO_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_ENABLE_BCM56340_A0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001000,
        0,
        6,
        soc_L2_MOD_FIFO_ENABLE_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_MEMORY_CONTROL_0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe009200,
        0,
        2,
        soc_L2_MOD_FIFO_MEMORY_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708018d,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080316,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a011700,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_CONTROL_BCM56640_A0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001c00,
        0,
        1,
        soc_L2_MOD_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d26,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b0c0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708018e,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080317,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a011800,
        0,
        3,
        soc_L2_MOD_FIFO_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d27,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708018f,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080318,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a011900,
        0,
        3,
        soc_L2_MOD_FIFO_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d28,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_RD_PTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708013a,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011600,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080142,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011100,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708015a,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080313,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a011400,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708019e,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56640_A0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001600,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608021b,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d2b,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b0f0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_L2_MOD_FIFO_RD_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_WR_PTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708013b,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011700,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080143,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011200,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708015b,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080314,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a011500,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708019f,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56640_A0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001700,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x608021c,
        0,
        1,
        soc_L2_MOD_FIFO_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d2c,
        0,
        1,
        soc_L2_MOD_FIFO_WR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b100000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_L2_MOD_FIFO_WR_PTR_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_TABLE_HASH_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a001800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L2_TABLE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000c30, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708012f,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010300,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080137,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010300,
        0,
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080003,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708014f,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080303,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010300,
        0,
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708017d,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010300,
        0,
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c03,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d05,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080001,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c01,
        0,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708012d,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010100,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080135,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010100,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708014d,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080301,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010100,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708017b,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010100,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d03,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b030000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_CPU_COS_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATAr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080130,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010400,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080138,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010400,
        0,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080004,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080150,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080304,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010400,
        0,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708017e,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010400,
        0,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c04,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d06,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b060000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S10_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080008,
        SOC_REG_FLAG_RO,
        2,
        soc_FP_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S10_STATUS_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080008,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S10_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c08,
        SOC_REG_FLAG_RO,
        2,
        soc_FP_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S2_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080003,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S2_STATUS_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080003,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S2_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c03,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S3_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080004,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S3_STATUS_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080004,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S3_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c04,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S5_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080005,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S5_STATUS_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080005,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S5_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S5_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c05,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S6_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080006,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S6_STATUS_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080006,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S6_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S6_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c06,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S8_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080007,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S8_STATUS_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080007,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S8_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c07,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080002,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010200,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080136,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010200,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080002,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708014e,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080302,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010200,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708012e,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708017c,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010200,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c02,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c02,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d04,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b040000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080001,
        0,
        2,
        soc_EGR_VXLT_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c01,
        0,
        2,
        soc_EGR_VXLT_CAM_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010000,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080134,
        0,
        1,
        soc_FP_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010000,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708014c,
        0,
        1,
        soc_FP_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080300,
        0,
        1,
        soc_FP_CAM_CONTROL_SLICE_3_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010000,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708012c,
        0,
        1,
        soc_FP_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708017a,
        0,
        1,
        soc_FP_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010000,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d02,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_L2_USER_ENTRY_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c10,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011400,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080140,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e010f00,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080158,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080311,
        0,
        1,
        soc_CFAPMEMDEBUG_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a011200,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080138,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708019c,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1a010600,
        0,
        2,
        soc_IFP_ING_DVP_2_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c10,
        0,
        2,
        soc_CFAPMEMDEBUG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d29,
        0,
        2,
        soc_IFP_ING_DVP_2_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b0d0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IFP_ING_DVP_2_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_ONLY_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011900,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_ONLY_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1e011a00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708018a,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d23,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1b0b0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708018b,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d24,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x708018c,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080d25,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080c0a,
        0,
        1,
        soc_FP_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3MC_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080c00,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3MC_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010000,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3MC_DBGCTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08015d,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3MC_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010000,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3MC_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080180,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3MC_DBGCTRL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08015b,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3MC_DBGCTRL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080c00,
        0,
        2,
        soc_CFAPMEMDEBUG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3MC_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080c01,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3MC_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010100,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3MC_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08015e,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3MC_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010100,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3MC_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080181,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3MC_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080c02,
        SOC_REG_FLAG_RO,
        2,
        soc_L3MC_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3MC_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010200,
        0,
        3,
        soc_EGR_MOD_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3MC_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08015f,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3MC_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e010200,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3MC_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080182,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_AUX_HASH_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808000e,
        0,
        2,
        soc_L2_AUX_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000000,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080010,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000000,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080007,
        0,
        2,
        soc_L2_AUX_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000000,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080010,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080000,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808060f,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080600,
        0,
        3,
        soc_L2_AUX_HASH_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080157,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIG_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08017c,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIG_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0f,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIG_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801ba,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIG_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080d03,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIG_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d10,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080155,
        0,
        4,
        soc_L3_DEFIP_128_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08017a,
        0,
        4,
        soc_L3_DEFIP_128_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0d,
        0,
        4,
        soc_L3_DEFIP_128_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801b8,
        0,
        4,
        soc_L3_DEFIP_128_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080d01,
        0,
        5,
        soc_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0e,
        0,
        4,
        soc_L3_DEFIP_128_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATAr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080158,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATA_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08017d,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATA_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d10,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATA_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801bb,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATA_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080d04,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATA_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d11,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080156,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08017b,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUS_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0e,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUS_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801b9,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080d02,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUS_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0f,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080153,
        0,
        2,
        soc_L3_DEFIP_128_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRL0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080d00,
        0,
        1,
        soc_L3_DEFIP_CAM_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080178,
        0,
        2,
        soc_L3_DEFIP_128_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0b,
        0,
        2,
        soc_L3_DEFIP_128_CAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801b6,
        0,
        2,
        soc_L3_DEFIP_128_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0c,
        0,
        2,
        soc_L3_DEFIP_128_CAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_ENABLEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080154,
        0,
        2,
        soc_L3_DEFIP_128_CAM_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_ENABLE_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080179,
        0,
        2,
        soc_L3_DEFIP_128_CAM_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_ENABLE_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0c,
        0,
        2,
        soc_L3_DEFIP_128_CAM_ENABLE_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_ENABLE_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801b7,
        0,
        2,
        soc_L3_DEFIP_128_CAM_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_ENABLE_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080d09,
        0,
        2,
        soc_L3_DEFIP_128_CAM_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_CAM_ENABLE_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0d,
        0,
        2,
        soc_L3_DEFIP_128_CAM_ENABLE_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080151,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080176,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0a,
        0,
        3,
        soc_L3_DEFIP_128_DATA_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801b4,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080d0e,
        0,
        2,
        soc_L3_DEFIP_128_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0b,
        0,
        3,
        soc_L3_DEFIP_128_DATA_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801bf,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d14,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d15,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801c0,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d15,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d16,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801c1,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d17,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_ALPM_CFGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_L3_DEFIP_ALPM_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_AUX_CTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_L3_DEFIP_AUX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_AUX_CTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000400,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_L3_DEFIP_AUX_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_AUX_RAM_CTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b900000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_L3_DEFIP_AUX_RAM_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_AUX_RAM_CTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b910000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_L3_DEFIP_AUX_RAM_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080148,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010700,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010700,
        0,
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080002,
        0,
        5,
        soc_L3_DEFIP_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08016d,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011b00,
        0,
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d05,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010a00,
        0,
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801a9,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010800,
        0,
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c03,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d06,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b880000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080000,
        0,
        8,
        soc_L3_DEFIP_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c01,
        0,
        13,
        soc_L3_DEFIP_CAM_BIST_CONTROL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080146,
        0,
        17,
        soc_L3_DEFIP_CAM_BIST_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011800,
        0,
        1,
        soc_L3_DEFIP_CAM_BIST_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011900,
        0,
        32,
        soc_L3_DEFIP_CAM_BIST_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010500,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010500,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08016b,
        0,
        13,
        soc_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d03,
        0,
        7,
        soc_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010800,
        0,
        17,
        soc_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801a7,
        0,
        17,
        soc_L3_DEFIP_CAM_BIST_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010600,
        0,
        9,
        soc_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d04,
        0,
        17,
        soc_L3_DEFIP_CAM_BIST_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b860000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATAr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080149,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010800,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010800,
        0,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080003,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08016e,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011c00,
        0,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d06,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010b00,
        0,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801aa,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010900,
        0,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c04,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d07,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b890000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S10_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080008,
        SOC_REG_FLAG_RO,
        2,
        soc_L3_DEFIP_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S10_STATUS_BCM56304_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080008,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S10_STATUS_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S10_STATUS_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080008,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S10_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S10_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c08,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_VXLT_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S12_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080009,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S2_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080003,
        SOC_REG_FLAG_RO,
        3,
        soc_L3_DEFIP_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56304_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080003,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080003,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c03,
        SOC_REG_FLAG_RO,
        3,
        soc_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S3_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080004,
        SOC_REG_FLAG_RO,
        4,
        soc_L3_DEFIP_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S3_STATUS_BCM56304_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080004,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S3_STATUS_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S3_STATUS_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080004,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S3_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S3_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c04,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S5_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080005,
        SOC_REG_FLAG_RO,
        3,
        soc_L3_DEFIP_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S5_STATUS_BCM56304_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080005,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S5_STATUS_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S5_STATUS_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080005,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S5_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S5_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c05,
        SOC_REG_FLAG_RO,
        3,
        soc_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S6_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080006,
        SOC_REG_FLAG_RO,
        4,
        soc_L3_DEFIP_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S6_STATUS_BCM56304_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080006,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S6_STATUS_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S6_STATUS_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080006,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S6_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S6_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c06,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S8_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080007,
        SOC_REG_FLAG_RO,
        4,
        soc_L3_DEFIP_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S8_STATUS_BCM56304_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080007,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S8_STATUS_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S8_STATUS_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080007,
        SOC_REG_FLAG_RO,
        1,
        soc_L3_DEFIP_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_S8_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c07,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080002,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010600,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010600,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080001,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08016c,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011a00,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d04,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010900,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080147,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801a8,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010700,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c02,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c02,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d05,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b870000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_CONTROL0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080000,
        0,
        6,
        soc_L3_DEFIP_CAM_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_CONTROL1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080001,
        0,
        7,
        soc_L3_DEFIP_CAM_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_CONTROL0_BCM56304_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080000,
        0,
        1,
        soc_L3_DEFIP_CAM_CONTROL0_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_CONTROL1_BCM56304_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080001,
        0,
        2,
        soc_L3_DEFIP_CAM_CONTROL1_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_CONTROL1_BCM56314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080001,
        0,
        3,
        soc_L3_DEFIP_CAM_CONTROL1_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_CONTROL1_BCM56504_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080001,
        0,
        8,
        soc_L3_DEFIP_CAM_CONTROL1_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_CONTROL1_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080001,
        0,
        14,
        soc_L3_DEFIP_CAM_CONTROL1_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c00,
        0,
        1,
        soc_L3_DEFIP_CAM_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL01r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010600,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c01,
        0,
        2,
        soc_L3_DEFIP_CAM_CONTROL1_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL02r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010c00,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL02r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080144,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL03r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011200,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL03r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080145,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010400,
        0,
        4,
        soc_L3_DEFIP_CAM_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010500,
        0,
        4,
        soc_L3_DEFIP_CAM_DBGCTRL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL6r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010600,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL7r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010700,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL11r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010700,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL12r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010d00,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL13r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011300,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL21r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010800,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL22r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010e00,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL22r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL23r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011400,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL31r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010900,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL32r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010f00,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL33r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011500,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL33r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL41r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010a00,
        0,
        4,
        soc_L3_DEFIP_CAM_DBGCTRL41r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL42r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011000,
        0,
        4,
        soc_L3_DEFIP_CAM_DBGCTRL42r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL43r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011600,
        0,
        4,
        soc_L3_DEFIP_CAM_DBGCTRL43r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL51r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010b00,
        0,
        4,
        soc_L3_DEFIP_CAM_DBGCTRL51r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL52r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011100,
        0,
        4,
        soc_L3_DEFIP_CAM_DBGCTRL52r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL53r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011700,
        0,
        4,
        soc_L3_DEFIP_CAM_DBGCTRL53r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010200,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080150,
        0,
        2,
        soc_L3_DEFIP_128_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010200,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080168,
        0,
        2,
        soc_L3_DEFIP_128_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010000,
        0,
        3,
        soc_L3_DEFIP_CAM_DBGCTRL0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080142,
        0,
        2,
        soc_L3_DEFIP_128_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801a3,
        0,
        2,
        soc_L3_DEFIP_128_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010000,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d00,
        0,
        2,
        soc_L3_DEFIP_128_CAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b800000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_L3_DEFIP_CAM_DBGCTRL0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010300,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080151,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010300,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080169,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010100,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080143,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801a4,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010100,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d01,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b810000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_L3_DEFIP_CAM_DBGCTRL1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010400,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080152,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010400,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08016a,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010200,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801a5,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010200,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d02,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b820000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_L3_DEFIP_CAM_DBGCTRL2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL3_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010300,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL3_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801a6,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL3_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010300,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL3_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d03,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL3_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL3_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b830000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_L3_DEFIP_CAM_DBGCTRL3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL4_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010400,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL4_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b840000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L3_DEFIP_CAM_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL5_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010500,
        0,
        2,
        soc_L3_DEFIP_CAM_DBGCTRL5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL5_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b850000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L3_DEFIP_CAM_DBGCTRL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DEBUG_DATA_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808000f,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DEBUG_DATA_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080010,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DEBUG_DATA_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080011,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_DEBUG_SENDr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080012,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080009,
        0,
        6,
        soc_L3_DEFIP_CAM_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010900,
        0,
        6,
        soc_L3_DEFIP_CAM_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080153,
        0,
        6,
        soc_L3_DEFIP_CAM_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010900,
        0,
        6,
        soc_L3_DEFIP_CAM_ENABLE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080004,
        0,
        4,
        soc_L3_DEFIP_CAM_ENABLE_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56304_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080009,
        0,
        1,
        soc_L3_DEFIP_CAM_ENABLE_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08016f,
        0,
        6,
        soc_L3_DEFIP_CAM_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011d00,
        0,
        16,
        soc_L3_DEFIP_CAM_ENABLE_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d07,
        0,
        6,
        soc_L3_DEFIP_CAM_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010c00,
        0,
        16,
        soc_L3_DEFIP_CAM_ENABLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808000a,
        0,
        6,
        soc_L3_DEFIP_CAM_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08014a,
        0,
        8,
        soc_L3_DEFIP_CAM_ENABLE_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801ab,
        0,
        8,
        soc_L3_DEFIP_CAM_ENABLE_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010a00,
        0,
        8,
        soc_L3_DEFIP_CAM_ENABLE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c09,
        0,
        1,
        soc_L3_DEFIP_CAM_ENABLE_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c09,
        0,
        6,
        soc_L3_DEFIP_CAM_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d08,
        0,
        9,
        soc_L3_DEFIP_CAM_ENABLE_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b8a0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_L3_DEFIP_CAM_ENABLE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c0e,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d09,
        0,
        3,
        soc_L3_DEFIP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0a,
        0,
        9,
        soc_L3_DEFIP_DATA_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22012000,
        0,
        3,
        soc_L3_DEFIP_DATA_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22012100,
        0,
        3,
        soc_L3_DEFIP_DATA_DBGCTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22012200,
        0,
        3,
        soc_L3_DEFIP_DATA_DBGCTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22012300,
        0,
        1,
        soc_L3_DEFIP_DATA_DBGCTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_0_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011e00,
        0,
        3,
        soc_L3_DEFIP_DATA_DBGCTRL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_0_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d08,
        0,
        2,
        soc_L3_DEFIP_DATA_DBGCTRL_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010d00,
        0,
        4,
        soc_L3_DEFIP_DATA_DBGCTRL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_0_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010b00,
        0,
        3,
        soc_L3_DEFIP_DATA_DBGCTRL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_0_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b8b0000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_L3_DEFIP_DATA_DBGCTRL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_1_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011f00,
        0,
        3,
        soc_L3_DEFIP_DATA_DBGCTRL_1_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_1_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d09,
        0,
        1,
        soc_L3_DEFIP_DATA_DBGCTRL_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_1_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010c00,
        0,
        9,
        soc_L3_DEFIP_DATA_DBGCTRL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_1_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d0a,
        0,
        11,
        soc_L3_DEFIP_DATA_DBGCTRL_1_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b8c0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L3_DEFIP_DATA_DBGCTRL_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011d00,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080159,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a011000,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080175,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080150,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801b3,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080c0e,
        0,
        2,
        soc_L3_DEFIP_128_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801bc,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d11,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010f00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d12,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801bd,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d12,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a011000,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d13,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801be,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a011100,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080d14,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PDA_CONTROL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010f00,
        0,
        2,
        soc_L3_DEFIP_DATA_PDA_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PDA_CONTROL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22011000,
        0,
        2,
        soc_L3_DEFIP_DATA_PDA_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PDA_CONTROL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22012800,
        0,
        4,
        soc_L3_DEFIP_DATA_PDA_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PDA_CONTROL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22012900,
        0,
        4,
        soc_L3_DEFIP_DATA_PDA_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PDA_CONTROL_0_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22012600,
        0,
        4,
        soc_VFI_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PDA_CONTROL_0_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b8e0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L3_DEFIP_DATA_PDA_CONTROL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PDA_CONTROL_1_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22012700,
        0,
        4,
        soc_L3_DEFIP_DATA_PDA_CONTROL_1_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_DATA_PDA_CONTROL_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b8f0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L3_DEFIP_DATA_PDA_CONTROL_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_DEFIP_KEY_SELr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080602,
        0,
        9,
        soc_L3_DEFIP_KEY_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_KEY_SEL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22000200,
        0,
        16,
        soc_L3_DEFIP_KEY_SEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_DEFIP_KEY_SEL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22000300,
        0,
        32,
        soc_L3_DEFIP_KEY_SEL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_KEY_SEL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000100,
        0,
        8,
        soc_L3_DEFIP_KEY_SEL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_KEY_SEL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22000200,
        0,
        10,
        soc_L3_DEFIP_KEY_SEL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_KEY_SEL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_L3_DEFIP_KEY_SEL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080000,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010000,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc08015b,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010000,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc08017e,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc080159,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080c00,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080001,
        SOC_REG_FLAG_RO,
        2,
        soc_L3_DEFIP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010100,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc08015c,
        0,
        3,
        soc_MAC_BLOCK_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32010100,
        0,
        3,
        soc_EGR_FP_COUNTER_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM56314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080001,
        SOC_REG_FLAG_RO,
        2,
        soc_L3_DEFIP_PARITY_STATUS_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc08017f,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc08015a,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080c01,
        SOC_REG_FLAG_RO,
        3,
        soc_L3_DEFIP_PARITY_STATUS_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_DEFIP_RPF_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080002,
        0,
        1,
        soc_L3_DEFIP_RPF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000000,
        0,
        1,
        soc_L3_DEFIP_RPF_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xc080002,
        0,
        1,
        soc_L3_DEFIP_RPF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080001,
        0,
        1,
        soc_L3_DEFIP_RPF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22000100,
        0,
        1,
        soc_L3_DEFIP_RPF_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080602,
        0,
        1,
        soc_L3_DEFIP_RPF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080601,
        0,
        1,
        soc_L3_DEFIP_RPF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_L3_DEFIP_RPF_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_ECMP_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080c00,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ECMP_GROUP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08022e,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ECMP_GROUP_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e010300,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ECMP_GROUP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a011300,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ECMP_GROUP_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d0f,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e010400,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08022f,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a011400,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d10,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080230,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a011500,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d11,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080231,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e010500,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a011600,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d12,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e010600,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080232,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d13,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a011700,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d13,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080233,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d14,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a011800,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ECMP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d14,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_ENTRY_ADDR_MASKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080013,
        0,
        1,
        soc_L3_ENTRY_ADDR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808000a,
        0,
        16,
        soc_L2_ENTRY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b0a0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_ISS_MEMORY_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b0b0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_ISS_MEMORY_CONTROL_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b0c0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_STAGE0_MEMORY_CONTROL_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b0d0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_ISS_MEMORY_CONTROL_27r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b0e0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_STAGE0_MEMORY_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROL_5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b0f0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_L3_ENTRY_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROL_6r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b100000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_L3_ENTRY_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROL_7r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b110000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_L3_ENTRY_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROL_8r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b120000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_ISS_MEMORY_CONTROL_72r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROL_9r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b130000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_L3_ENTRY_CONTROL_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROL_10r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b140000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_L3_ENTRY_CONTROL_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_ENTRY_CONTROL_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808000b,
        0,
        16,
        soc_L2_ENTRY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808020a,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL00r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010a00,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL01r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010b00,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL01r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808020b,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d02,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d03,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d04,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL5r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d05,
        0,
        17,
        soc_L3_ENTRY_DBGCTRL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL6r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d06,
        0,
        17,
        soc_L3_ENTRY_DBGCTRL6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL10r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010c00,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL11r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010d00,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL20r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010e00,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL21r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010f00,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL30r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011000,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL30r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL31r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011100,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL40r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011200,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL40r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL41r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011300,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL41r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL50r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011400,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL50r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL51r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011500,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL51r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL60r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011600,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL60r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL61r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011700,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL61r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL70r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011800,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL70r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL71r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011900,
        0,
        1,
        soc_L3_ENTRY_DBGCTRL71r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080154,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010a00,
        0,
        3,
        soc_MPLS_ENTRY_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080170,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010000,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_L2_ENTRY_DBGCTRL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08014b,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801ac,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808020a,
        0,
        2,
        soc_L2_ENTRY_DBGCTRL0_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d00,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080155,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010b00,
        0,
        3,
        soc_MPLS_ENTRY_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080171,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010100,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_L2_ENTRY_DBGCTRL_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08014c,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801ad,
        0,
        4,
        soc_L2_ENTRY_DBGCTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d01,
        0,
        3,
        soc_L2_ENTRY_DA_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL2_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010c00,
        0,
        2,
        soc_MPLS_ENTRY_DBGCTRL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL2_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010200,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_L3_ENTRY_DBGCTRL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL3_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010300,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_L3_ENTRY_DBGCTRL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL4_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010400,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_L3_ENTRY_DBGCTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL5_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010500,
        0,
        2,
        soc_L3_ENTRY_DBGCTRL5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_DBGCTRL6_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010600,
        0,
        17,
        soc_L3_ENTRY_DBGCTRL6_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_LP_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26012000,
        0,
        16,
        soc_L3_ENTRY_LP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808000b,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011a00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080156,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010d00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080005,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080172,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010700,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808000c,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08014d,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801ae,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808020c,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d07,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x27000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        7,
        soc_L3_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808000c,
        SOC_REG_FLAG_RO,
        3,
        soc_L3_ENTRY_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08014e,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa08014f,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_0_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011b00,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_0_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080157,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_0_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_0_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010e00,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_0_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080173,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_0_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_1_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011c00,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_1_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080158,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_1_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_1_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a010f00,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_1_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080174,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_1_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080006,
        SOC_REG_FLAG_RO,
        3,
        soc_L3_ENTRY_PARITY_STATUS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_BCM56304_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808000c,
        SOC_REG_FLAG_RO,
        3,
        soc_L3_ENTRY_PARITY_STATUS_BCM56304_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808000d,
        SOC_REG_FLAG_RO,
        3,
        soc_L3_ENTRY_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808020d,
        SOC_REG_FLAG_RO,
        3,
        soc_L3_ENTRY_PARITY_STATUS_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x808020d,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_ENTRY_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801af,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801b0,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010800,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d08,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d08,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010900,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d09,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_1_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d09,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801b1,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x90801b2,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010a00,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_0_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d0a,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_0_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d0a,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010b00,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d0b,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_1_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080d0b,
        0,
        3,
        soc_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_HIT_DEBUGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080007,
        0,
        2,
        soc_L3_HIT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_HIT_DEBUG_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080007,
        0,
        6,
        soc_L3_HIT_DEBUG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080128,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080141,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010f00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080169,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d0f,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_IIF_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x17060000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080129,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508016a,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_STATUS_INTR_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x6080142,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16011000,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d10,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x508016b,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16011100,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_IIF_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080d11,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_IIF_PDA_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010c00,
        0,
        3,
        soc_L3_IIF_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_L3_IIF_PDA_CONTROL_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16010c00,
        0,
        2,
        soc_L3_IIF_PDA_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_IPMC_1_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801e8,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_IPMC_1_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d19,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IPMC_1_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e011900,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_IPMC_1_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d1d,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801e9,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d1a,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e011a00,
        0,
        3,
        soc_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d1e,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa0801ea,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d1b,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e011b00,
        0,
        3,
        soc_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb080d1f,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IPMC_2_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010d00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IPMC_2_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010e00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IPMC_2_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010f00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08015c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080000,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010a00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080228,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d09,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08015d,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_STATUS_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080001,
        SOC_REG_FLAG_RO,
        2,
        soc_L3_IPMC_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080229,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010b00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d0a,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08022a,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a010c00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_IPMC_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d0b,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_IPMC_REMAP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08022b,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IPMC_REMAP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a011000,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_IPMC_REMAP_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d0c,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_IPMC_REMAP_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08022c,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IPMC_REMAP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a011100,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_IPMC_REMAP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d0d,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_IPMC_REMAP_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd08022d,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_IPMC_REMAP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a011200,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_IPMC_REMAP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d0e,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_LP_CONTROL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b150000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L2_LP_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_LP_CONTROL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b160000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_L3_LP_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_LP_CONTROL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b170000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_L2_LP_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_LP_CONTROL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b180000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_L3_LP_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_LP_CONTROL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2b190000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_STAGE0_MEMORY_CONTROL_20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108017d,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42010200,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080180,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46010200,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801ac,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e010600,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080240,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d06,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108017e,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42010300,
        0,
        3,
        soc_EGR_ETAG_PCP_DE_MAPPING_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080181,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46010300,
        0,
        3,
        soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801ad,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080241,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e010700,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d07,
        0,
        3,
        soc_L3_MTU_VALUES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080242,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e010800,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d08,
        0,
        3,
        soc_L3_MTU_VALUES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_TABLE_HASH_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_L3_TABLE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00c30c30, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080104,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010200,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010200,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208010c,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080112,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010200,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c10,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d02,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATAr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080105,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010300,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010300,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208010d,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080113,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010300,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c11,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d03,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb030000,
        SOC_REG_FLAG_WO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S10_STATUSr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080015,
        SOC_REG_FLAG_RO,
        2,
        soc_FP_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S10_STATUS_BCM56504_B0r */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080015,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S10_STATUS_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080015,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S10_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c15,
        SOC_REG_FLAG_RO,
        2,
        soc_FP_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S2_STATUSr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080010,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S2_STATUS_BCM56504_B0r */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080010,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S2_STATUS_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080010,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S2_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c10,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S3_STATUSr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080011,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S3_STATUS_BCM56504_B0r */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080011,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S3_STATUS_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080011,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S3_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c11,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S5_STATUSr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080012,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S5_STATUS_BCM56504_B0r */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080012,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S5_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S5_STATUS_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080012,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S5_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S5_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c12,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S6_STATUSr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080013,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S6_STATUS_BCM56504_B0r */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080013,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S6_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S6_STATUS_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080013,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S6_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S6_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c13,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S8_STATUSr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080014,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S8_STATUS_BCM56504_B0r */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080014,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S8_STATUS_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080014,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_S8_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c14,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUSr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080017,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_VXLT_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010100,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010100,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208010b,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080017,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_VXLT_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080103,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080111,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010100,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c17,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_VXLT_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c17,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d01,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb010000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_CONTROLr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080018,
        0,
        2,
        soc_EGR_VXLT_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_CONTROL_BCM56514_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080018,
        0,
        2,
        soc_EGR_VXLT_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c18,
        0,
        2,
        soc_EGR_VXLT_CAM_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010000,
        0,
        3,
        soc_L3_TUNNEL_CAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010000,
        0,
        3,
        soc_L3_TUNNEL_CAM_DBGCTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208010a,
        0,
        3,
        soc_L3_TUNNEL_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080102,
        0,
        3,
        soc_L3_TUNNEL_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080110,
        0,
        3,
        soc_L3_TUNNEL_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010000,
        0,
        3,
        soc_L3_TUNNEL_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080c18,
        0,
        3,
        soc_L3_TUNNEL_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d00,
        0,
        3,
        soc_L3_TUNNEL_CAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb000000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_L3_TUNNEL_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208011b,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_TUNNEL_DATA_ONLY_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010700,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_TUNNEL_DATA_ONLY_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010700,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_L3_TUNNEL_DATA_ONLY_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208011c,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_L3_TUNNEL_DATA_ONLY_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010800,
        0,
        3,
        soc_EGR_MOD_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_L3_TUNNEL_DATA_ONLY_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa010800,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_TUNNEL_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080125,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_TUNNEL_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011500,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_TUNNEL_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d15,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_TUNNEL_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080126,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_TUNNEL_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011600,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_TUNNEL_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d16,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_L3_TUNNEL_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080127,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_L3_TUNNEL_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011700,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_L3_TUNNEL_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d17,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_L4PORTRANGES_2TCTABLEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60ed,
        0,
        1,
        soc_L4PORTRANGES_2TCTABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_L4PROTOCOLCODEREG0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58b9,
        0,
        4,
        soc_L4PROTOCOLCODEREG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_L4PROTOCOLCODEREG1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58ba,
        0,
        4,
        soc_L4PROTOCOLCODEREG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_L4PROTOCOLCODEREG2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58bb,
        0,
        4,
        soc_L4PROTOCOLCODEREG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_L4PROTOCOLCODEREG3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58bc,
        0,
        3,
        soc_L4PROTOCOLCODEREG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LAGLBKEYCFGr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6160,
        0,
        5,
        soc_LAGLBKEYCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_LAG_FAILOVER_CONFIGr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x224,
        0,
        4,
        soc_LAG_FAILOVER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_LAG_FAILOVER_CONFIG_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x24600,
        0,
        4,
        soc_LAG_FAILOVER_CONFIG_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LAG_FAILOVER_CONFIG_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21a,
        0,
        4,
        soc_LAG_FAILOVER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LAG_FAILOVER_CONFIG_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21a00,
        0,
        4,
        soc_LAG_FAILOVER_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_LAG_FAILOVER_CONFIG_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24600,
        0,
        4,
        soc_LAG_FAILOVER_CONFIG_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_LAG_FAILOVER_CONFIG_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x224,
        0,
        4,
        soc_LAG_FAILOVER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LAG_FAILOVER_CONFIG_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24600,
        0,
        4,
        soc_LAG_FAILOVER_CONFIG_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LAG_FAILOVER_CONFIG_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x224,
        0,
        4,
        soc_LAG_FAILOVER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_LAG_FAILOVER_RATE_LIMITERr */
        soc_block_list[162],
        soc_portreg,
        1,
        0x24700,
        0,
        1,
        soc_LAG_FAILOVER_RATE_LIMITERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_LAG_FAILOVER_RATE_LIMITER_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x24700,
        0,
        1,
        soc_LAG_FAILOVER_RATE_LIMITER_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_LAG_FAILOVER_RATE_LIMITER_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24700,
        0,
        1,
        soc_LAG_FAILOVER_RATE_LIMITER_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LAG_FAILOVER_RATE_LIMITER_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24700,
        0,
        1,
        soc_LAG_FAILOVER_RATE_LIMITER_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_LAG_FAILOVER_STATUSr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x225,
        SOC_REG_FLAG_RO,
        1,
        soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_LAG_FAILOVER_STATUS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x24800,
        SOC_REG_FLAG_RO,
        1,
        soc_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LAG_FAILOVER_STATUS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        1,
        soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LAG_FAILOVER_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21b00,
        SOC_REG_FLAG_RO,
        1,
        soc_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_LAG_FAILOVER_STATUS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24800,
        SOC_REG_FLAG_RO,
        1,
        soc_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_LAG_FAILOVER_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x225,
        SOC_REG_FLAG_RO,
        1,
        soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LAG_FAILOVER_STATUS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24800,
        SOC_REG_FLAG_RO,
        1,
        soc_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LAG_FAILOVER_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x225,
        SOC_REG_FLAG_RO,
        1,
        soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LAG_LB_KEYSELECTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6110,
        0,
        8,
        soc_LAG_LB_KEYSELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LANE_BAD_FRAMING_LAYER_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b62,
        SOC_REG_FLAG_RO,
        1,
        soc_LANE_BAD_FRAMING_LAYER_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LANE_FRAMING_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b61,
        SOC_REG_FLAG_RO,
        1,
        soc_LANE_FRAMING_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LANE_META_FRAME_LENGTH_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b65,
        SOC_REG_FLAG_RO,
        1,
        soc_LANE_META_FRAME_LENGTH_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LANE_META_FRAME_REPEAT_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b66,
        SOC_REG_FLAG_RO,
        1,
        soc_LANE_META_FRAME_REPEAT_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LANE_META_FRAME_SYNC_WORD_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b63,
        SOC_REG_FLAG_RO,
        1,
        soc_LANE_META_FRAME_SYNC_WORD_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LANE_SCRAMBLER_STATE_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b64,
        0,
        1,
        soc_LANE_SCRAMBLER_STATE_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LANE_SYNCHRONIZATION_ACHIEVEDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b5f,
        SOC_REG_FLAG_RO,
        1,
        soc_LANE_SYNCHRONIZATION_ACHIEVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LANE_SYNCHRONIZATION_ERRr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b60,
        SOC_REG_FLAG_RO,
        1,
        soc_LANE_SYNCHRONIZATION_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTERRORSEQUENCERXr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6212,
        0,
        1,
        soc_LASTERRORSEQUENCERXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTGENERATEDVALUESr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60b0,
        SOC_REG_FLAG_RO,
        4,
        soc_LASTGENERATEDVALUESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff773f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6090,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6092,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_2r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6094,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_3r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6096,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_4r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6098,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_5r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x609a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_6r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x609c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_7r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x609e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_8r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60a0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_9r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60a2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_10r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60a4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_11r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60a6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_12r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60a8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_13r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60aa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_14r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60ac,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDHEADERREG_15r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60ae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LASTRECEIVEDHEADERREG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LASTRECEIVEDPORTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60b1,
        0,
        3,
        soc_LASTRECEIVEDPORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00017f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LAST_FLOW_RESTART_EVENTr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x426a,
        0,
        2,
        soc_LAST_FLOW_RESTART_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKET0r */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c74,
        SOC_REG_FLAG_RO,
        2,
        soc_LEAKYBUCKET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKET1r */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c75,
        SOC_REG_FLAG_RO,
        2,
        soc_LEAKYBUCKET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKET2r */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c76,
        SOC_REG_FLAG_RO,
        2,
        soc_LEAKYBUCKET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKET3r */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c77,
        SOC_REG_FLAG_RO,
        2,
        soc_LEAKYBUCKET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKET4r */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c78,
        SOC_REG_FLAG_RO,
        2,
        soc_LEAKYBUCKET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKET5r */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c79,
        SOC_REG_FLAG_RO,
        2,
        soc_LEAKYBUCKET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKET6r */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c7a,
        SOC_REG_FLAG_RO,
        2,
        soc_LEAKYBUCKET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKET7r */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c7b,
        SOC_REG_FLAG_RO,
        2,
        soc_LEAKYBUCKET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKET8r */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c7c,
        SOC_REG_FLAG_RO,
        2,
        soc_LEAKYBUCKET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKET9r */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c7d,
        SOC_REG_FLAG_RO,
        2,
        soc_LEAKYBUCKET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKET10r */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c7e,
        SOC_REG_FLAG_RO,
        2,
        soc_LEAKYBUCKET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKET11r */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c7f,
        SOC_REG_FLAG_RO,
        2,
        soc_LEAKYBUCKET0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEAKYBUCKETCONTROLREGISTERr */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c61,
        0,
        6,
        soc_LEAKYBUCKETCONTROLREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xd003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEARNINGCFGr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60b1,
        0,
        3,
        soc_LEARNINGCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEARNINGDIS_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58b3,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_LEARNINGDIS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEARNINGDIS_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58b5,
        0,
        1,
        soc_LEARNINGDIS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LEARNSCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6216,
        0,
        1,
        soc_LEARNSCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_LEARN_CONTROLr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001100,
        0,
        4,
        soc_LEARN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_LEARN_CONTROL_BCM56340_A0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001100,
        0,
        4,
        soc_LEARN_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_LEARN_FIFO_ECC_CONTROLr */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001d00,
        0,
        3,
        soc_LEARN_FIFO_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_LEARN_FIFO_ECC_CONTROL_BCM56340_A0r */
        soc_block_list[128],
        soc_genreg,
        1,
        0xfe001d00,
        0,
        4,
        soc_LEARN_FIFO_ECC_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LINKLAYERLOOKUPCFGr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60de,
        0,
        2,
        soc_LINKLAYERLOOKUPCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LINKLEVELFLOWCONTROLr */
        soc_block_list[40],
        soc_genreg,
        1,
        0x2e65,
        0,
        1,
        soc_LINKLEVELFLOWCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LINKLEVELFLOWCONTROLANDCOMMACONFIGURATIONREGISTERr */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c64,
        0,
        5,
        soc_LINKLEVELFLOWCONTROLANDCOMMACONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LINKLEVELFLOWCONTROLENABLEREGISTERr */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c17,
        0,
        2,
        soc_LINKLEVELFLOWCONTROLENABLEREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LINKSTATUSREGISTERr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5208,
        0,
        12,
        soc_LINKSTATUSREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff13fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LINK_ACTIVE_MASKr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3668,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LINK_ACTIVE_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_LINK_LIST_DEBUG_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92016100,
        0,
        1,
        soc_UCQDBMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LINK_PARTNER_INTERFACE_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b5c,
        SOC_REG_FLAG_RO,
        1,
        soc_LINK_PARTNER_INTERFACE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LINK_PARTNER_LANES_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4b5b,
        SOC_REG_FLAG_RO,
        1,
        soc_LINK_PARTNER_LANES_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_LINK_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080639,
        0,
        1,
        soc_LINK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_LINK_STATUS_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080039,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_LINK_STATUS_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LINK_STATUS_64_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42002c00,
        0,
        2,
        soc_LINK_STATUS_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_LINK_STATUS_64_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080094,
        0,
        2,
        soc_LINK_STATUS_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_LINK_STATUS_64_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46002c00,
        0,
        2,
        soc_LINK_STATUS_64_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_LINK_STATUS_64_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080039,
        0,
        2,
        soc_LINK_STATUS_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LINK_STATUS_64_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080049,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_LINK_STATUS_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_LINK_STATUS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080687,
        0,
        1,
        soc_LINK_STATUS_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUTr */
        soc_block_list[109],
        soc_genreg,
        64,
        0x200af00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8002a,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8002b,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8002c,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8002d,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8002e,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8002f,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80030,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80031,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80032,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80033,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80034,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80035,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80036,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80037,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80038,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80039,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_16r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8003a,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_17r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8003b,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_18r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8003c,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_19r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8003d,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_20r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8003e,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_21r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8003f,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_22r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80040,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_23r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80041,
        0,
        1,
        soc_LINK_STATUS_DEBOUNCE_TIMEOUT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_GLITCH_DETECTr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80028,
        0,
        1,
        soc_LINK_STATUS_GLITCH_DETECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LINK_STATUS_GLITCH_DETECT_0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x200ac00,
        0,
        1,
        soc_LINK_STATUS_GLITCH_DETECT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LINK_STATUS_GLITCH_DETECT_1r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x200ad00,
        0,
        1,
        soc_LINK_STATUS_GLITCH_DETECT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LINK_STATUS_TIMERr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80029,
        0,
        1,
        soc_LINK_STATUS_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x000596dc, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LINK_STATUS_TIMER_BCM88030_A0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x200ae00,
        0,
        1,
        soc_LINK_STATUS_TIMER_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00064b54, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LLFC_PAUSEQUANTAr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5220,
        0,
        1,
        soc_LLFC_PAUSEQUANTAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LLMIRRORVID01r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60d0,
        0,
        2,
        soc_LLMIRRORVID01r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LLMIRRORVID23r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60d1,
        0,
        2,
        soc_LLMIRRORVID23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LLMIRRORVID45r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60d2,
        0,
        2,
        soc_LLMIRRORVID45r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_ACTIVATION_EVENT_SEENr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80038,
        0,
        19,
        soc_LLS_ACTIVATION_EVENT_SEENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_ACTIVATION_EVENT_SEEN_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80040,
        0,
        19,
        soc_LLS_ACTIVATION_EVENT_SEENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_ACTIVATION_EVENT_SEEN_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010c00,
        0,
        19,
        soc_LLS_ACTIVATION_EVENT_SEEN_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ACTIVATION_EVENT_SEEN_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00a600,
        0,
        19,
        soc_LLS_ACTIVATION_EVENT_SEEN_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_32_37r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00a800,
        0,
        6,
        soc_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_32_37r_fields,
        SOC_RESET_VAL_DEC(0x0e739ce7, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_38_43r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00a900,
        0,
        6,
        soc_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_38_43r_fields,
        SOC_RESET_VAL_DEC(0x0e739ce7, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_44_49r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00aa00,
        0,
        6,
        soc_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_44_49r_fields,
        SOC_RESET_VAL_DEC(0x0e739ce7, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_50_55r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00ab00,
        0,
        6,
        soc_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_50_55r_fields,
        SOC_RESET_VAL_DEC(0x0e739ce7, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_15_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000f00,
        0,
        8,
        soc_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_15_8r_fields,
        SOC_RESET_VAL_DEC(0x11111111, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_23_16r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001000,
        0,
        8,
        soc_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_23_16r_fields,
        SOC_RESET_VAL_DEC(0x11111111, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_31_24r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001100,
        0,
        8,
        soc_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_31_24r_fields,
        SOC_RESET_VAL_DEC(0x11111111, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_39_32r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001200,
        0,
        8,
        soc_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_39_32r_fields,
        SOC_RESET_VAL_DEC(0x11111111, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_47_40r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001300,
        0,
        8,
        soc_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_47_40r_fields,
        SOC_RESET_VAL_DEC(0x11111111, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_55_48r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001400,
        0,
        8,
        soc_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_55_48r_fields,
        SOC_RESET_VAL_DEC(0x11111111, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_63_56r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001500,
        0,
        8,
        soc_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_63_56r_fields,
        SOC_RESET_VAL_DEC(0x11111111, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_7_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000e00,
        0,
        8,
        soc_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_7_0r_fields,
        SOC_RESET_VAL_DEC(0x11111111, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_AXP_PORT_56_CFG_WEIGHTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00a100,
        0,
        1,
        soc_LLS_AXP_PORT_56_CFG_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_AXP_PORT_57_CFG_WEIGHTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00a200,
        0,
        1,
        soc_LLS_AXP_PORT_56_CFG_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_AXP_PORT_58_CFG_WEIGHTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00a300,
        0,
        1,
        soc_LLS_AXP_PORT_56_CFG_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_AXP_PORT_61_CFG_WEIGHTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00a400,
        0,
        1,
        soc_LLS_AXP_PORT_56_CFG_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_AXP_PORT_62_CFG_WEIGHTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00a500,
        0,
        1,
        soc_LLS_AXP_PORT_56_CFG_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_ENQUEUE_VIOL_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8001b,
        0,
        1,
        soc_LLS_CAPT_ENQUEUE_VIOL_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_ENQUEUE_VIOL_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002700,
        0,
        1,
        soc_LLS_CAPT_ENQUEUE_VIOL_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8001e,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002c00,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80027,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003700,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8001f,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002d00,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80028,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003800,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80021,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002f00,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8002a,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003a00,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80020,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002e00,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80029,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003900,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8001d,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002b00,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80026,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003600,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_S0_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002a00,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_S0_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_S0_UNDERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003500,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_S0_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_S1_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002900,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_S1_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_S1_UNDERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003400,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_S1_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80022,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003000,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8002b,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003b00,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80023,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003100,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8002c,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003c00,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80025,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003300,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8002e,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003e00,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80024,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003200,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8002d,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003d00,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_PORT_1_IN_4_VIOL_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8001c,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_PORT_1_IN_4_VIOL_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002800,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_PORT_L2_COUNT_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002600,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_PORT_L2_COUNT_UNDERRUN_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002300,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80032,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004600,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80031,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004500,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80034,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004800,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80033,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004700,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80036,
        0,
        1,
        soc_LLS_CAPT_ENQUEUE_VIOL_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004a00,
        0,
        1,
        soc_LLS_CAPT_ENQUEUE_VIOL_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80035,
        0,
        1,
        soc_LLS_CAPT_ENQUEUE_VIOL_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004900,
        0,
        1,
        soc_LLS_CAPT_ENQUEUE_VIOL_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80030,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004400,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8002f,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_ID_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004300,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_S0_ERROR_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004000,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_S0_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_S0_ERROR_UNDERRUN_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2003f00,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_S0_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_S1_ERROR_OVERFLOW_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004200,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_S1_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CAPT_UPD2_S1_ERROR_UNDERRUN_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004100,
        0,
        1,
        soc_LLS_CAPT_MAX_SHAPER_BUCKET_S1_OVERFLOW_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_CFG_ERR_BYTE_ADJUSTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00a000,
        0,
        1,
        soc_LLS_CFG_ERR_BYTE_ADJUSTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CLEAR_S1_CREDITSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005900,
        0,
        2,
        soc_LLS_CLEAR_S1_CREDITSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_CONFIG0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80003,
        0,
        6,
        soc_LLS_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CONFIG0_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80003,
        0,
        9,
        soc_LLS_CONFIG0_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CONFIG0_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000300,
        0,
        9,
        soc_LLS_CONFIG0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_CONFIG0_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000200,
        0,
        12,
        soc_LLS_CONFIG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_CONFIG_SPAREr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00ac00,
        0,
        1,
        soc_LLS_CONFIG_SPAREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_CONFIG_SP_MIN_PRIORITYr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8000c,
        0,
        3,
        soc_LLS_CONFIG_SP_MIN_PRIORITYr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_CONFIG_SP_MIN_PRIORITY_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001000,
        0,
        3,
        soc_LLS_CONFIG_SP_MIN_PRIORITY_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_CONFIG_SP_MIN_PRIORITY_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000600,
        0,
        3,
        soc_LLS_CONFIG_SP_MIN_PRIORITY_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_DEBUG_DEQ_BLOCKr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80011,
        0,
        4,
        soc_LLS_DEBUG_DEQ_BLOCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_DEBUG_DEQ_BLOCK_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001500,
        0,
        4,
        soc_LLS_DEBUG_DEQ_BLOCK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8000e,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8000f,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L1r_fields,
        SOC_RESET_VAL_DEC(0x00004008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L2r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80010,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L0_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001200,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L0_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000900,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001300,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000a00,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L2_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001400,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L2_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000b00,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_PORTr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8000d,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_PORT_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001100,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_PORT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_PORT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000800,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_PORT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_DEBUG_INJECT_ACTIVATIONr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80037,
        0,
        4,
        soc_LLS_DEBUG_INJECT_ACTIVATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_DEBUG_INJECT_ACTIVATION_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8003f,
        0,
        4,
        soc_LLS_DEBUG_INJECT_ACTIVATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_DEBUG_INJECT_ACTIVATION_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010900,
        0,
        4,
        soc_LLS_DEBUG_INJECT_ACTIVATION_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_DEBUG_INJECT_ACTIVATION_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000c00,
        0,
        4,
        soc_LLS_DEBUG_INJECT_ACTIVATION_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_DEBUG_INJECT_S0_MAX_ACTIVATIONr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010b00,
        0,
        2,
        soc_LLS_DEBUG_INJECT_S0_MAX_ACTIVATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_DEBUG_INJECT_S1_MAX_ACTIVATIONr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010a00,
        0,
        2,
        soc_LLS_DEBUG_INJECT_S1_MAX_ACTIVATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_DEBUG_P_WERR_MAX_SC_RESETr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009f00,
        0,
        1,
        soc_LLS_DEBUG_P_WERR_MAX_SC_RESETr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_DEQUEUE_EVENT_SEENr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80039,
        0,
        25,
        soc_LLS_DEQUEUE_EVENT_SEENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_DEQUEUE_EVENT_SEEN_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80041,
        0,
        25,
        soc_LLS_DEQUEUE_EVENT_SEENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_DEQUEUE_EVENT_SEEN_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010d00,
        0,
        25,
        soc_LLS_DEQUEUE_EVENT_SEEN_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_DEQUEUE_EVENT_SEEN_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00a700,
        0,
        25,
        soc_LLS_DEQUEUE_EVENT_SEEN_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_DYNAMIC_UPDATE_INTr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002100,
        0,
        4,
        soc_LLS_DYNAMIC_UPDATE_INTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_DYNAMIC_UPDATE_INT_MASKr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002200,
        0,
        4,
        soc_LLS_DYNAMIC_UPDATE_INT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_ERRORr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80017,
        0,
        29,
        soc_LLS_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_ERROR2r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001d00,
        0,
        8,
        soc_LLS_ERROR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_ERROR2_MASKr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001e00,
        0,
        8,
        soc_LLS_ERROR2_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_ERROR_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001b00,
        0,
        32,
        soc_LLS_ERROR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_ERROR_ECC_DEBUGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80072,
        0,
        6,
        soc_LLS_ERROR_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_ERROR_ECC_DEBUG_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8007a,
        0,
        12,
        soc_LLS_ERROR_ECC_DEBUG_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000555, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_ERROR_ECC_DEBUG_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014f00,
        0,
        16,
        soc_LLS_ERROR_ECC_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_ERROR_MASKr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80018,
        0,
        29,
        soc_LLS_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_ERROR_MASK_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001c00,
        0,
        32,
        soc_LLS_ERROR_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_ERROR_UPD2r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80019,
        0,
        9,
        soc_LLS_ERROR_UPD2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_ERROR_UPD2_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001f00,
        0,
        13,
        soc_LLS_ERROR_UPD2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_ERROR_UPD2_MASKr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8001a,
        0,
        9,
        soc_LLS_ERROR_UPD2_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_ERROR_UPD2_MASK_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002000,
        0,
        13,
        soc_LLS_ERROR_UPD2_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_ERROR_VIOLATE_1IN4_TDMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000d00,
        0,
        1,
        soc_LLS_ERROR_VIOLATE_1IN4_TDMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_FC_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8000b,
        0,
        5,
        soc_LLS_FC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_FC_CONFIG_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000e00,
        0,
        7,
        soc_LLS_FC_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_FC_CONFIG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000500,
        0,
        6,
        soc_LLS_FC_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_FIXED_DEQ_LENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000700,
        0,
        1,
        soc_LLS_FIXED_DEQ_LENr_fields,
        SOC_RESET_VAL_DEC(0x000000be, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_INITr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80002,
        0,
        2,
        soc_QSB_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_INIT_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000200,
        0,
        2,
        soc_LLS_INIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_INIT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000100,
        0,
        2,
        soc_LLS_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_CHILD_STATE1_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80086,
        0,
        1,
        soc_LLS_L0_CHILD_STATE1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_CHILD_STATE1_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8008e,
        0,
        1,
        soc_LLS_L0_CHILD_STATE1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_CHILD_STATE1_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016800,
        0,
        1,
        soc_LLS_L0_CHILD_STATE1_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_CHILD_STATE1_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008500,
        0,
        1,
        soc_LLS_L0_CHILD_STATE1_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80087,
        0,
        1,
        soc_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8008f,
        0,
        1,
        soc_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016900,
        0,
        1,
        soc_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_CHILD_WEIGHT_CFG_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008600,
        0,
        1,
        soc_LLS_L0_CHILD_WEIGHT_CFG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_CHILD_WEIGHT_WORKING_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008700,
        0,
        1,
        soc_LLS_L0_CHILD_WEIGHT_WORKING_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_CONFIG_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80080,
        0,
        1,
        soc_LLS_L0_CONFIG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_CONFIG_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80088,
        0,
        1,
        soc_LLS_L0_CONFIG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_CONFIG_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016200,
        0,
        1,
        soc_LLS_L0_CONFIG_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_CONFIG_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008100,
        0,
        1,
        soc_LLS_L0_CONFIG_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_ECC_1B_COUNTERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80065,
        0,
        1,
        soc_LLS_L0_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_ECC_1B_COUNTER_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8006d,
        0,
        1,
        soc_LLS_L0_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_ECC_1B_COUNTER_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014200,
        0,
        1,
        soc_LLS_L0_ECC_1B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_ECC_2B_COUNTERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80066,
        0,
        1,
        soc_LLS_L0_ECC_2B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_ECC_2B_COUNTER_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8006e,
        0,
        1,
        soc_LLS_L0_ECC_2B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_ECC_2B_COUNTER_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014300,
        0,
        1,
        soc_LLS_L0_ECC_2B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_ECC_DEBUGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8006c,
        0,
        24,
        soc_LLS_L0_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00555555, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_ECC_DEBUG1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8006d,
        0,
        4,
        soc_LLS_L0_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_ECC_DEBUG1_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80075,
        0,
        4,
        soc_LLS_L0_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_ECC_DEBUG1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014a00,
        0,
        4,
        soc_LLS_L0_ECC_DEBUG1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_ECC_DEBUG_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80074,
        0,
        24,
        soc_LLS_L0_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00555555, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_ECC_DEBUG_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014900,
        0,
        24,
        soc_LLS_L0_ECC_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00555555, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_ECC_DEBUG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007700,
        0,
        12,
        soc_LLS_L0_ECC_DEBUG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_ECC_ERROR1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80075,
        0,
        28,
        soc_LLS_L0_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_ECC_ERROR1_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8007d,
        0,
        28,
        soc_LLS_L0_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_ECC_ERROR1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015200,
        0,
        28,
        soc_LLS_L0_ECC_ERROR1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_ECC_ERROR1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007b00,
        0,
        24,
        soc_LLS_L0_ECC_ERROR1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_ECC_ERROR1_MASKr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80076,
        0,
        28,
        soc_LLS_L0_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_ECC_ERROR1_MASK_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8007e,
        0,
        28,
        soc_LLS_L0_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_ECC_ERROR1_MASK_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015300,
        0,
        28,
        soc_LLS_L0_ECC_ERROR1_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_EF_NEXT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8008a,
        0,
        1,
        soc_LLS_L0_EF_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_EF_NEXT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80092,
        0,
        1,
        soc_LLS_L0_EF_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_EF_NEXT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016c00,
        0,
        1,
        soc_LLS_L0_EF_NEXT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_EF_NEXT_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008a00,
        0,
        1,
        soc_LLS_L0_EF_NEXT_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_EMPTY_SEEN_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010f00,
        0,
        1,
        soc_LLS_L0_EMPTY_SEEN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_ERROR_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a8,
        0,
        1,
        soc_LLS_L0_ERROR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_ERROR_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800b0,
        0,
        1,
        soc_LLS_L0_ERROR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_ERROR_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018c00,
        0,
        1,
        soc_LLS_L0_ERROR_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_ERROR_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008b00,
        0,
        1,
        soc_LLS_L0_ERROR_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_ERROR_MIN_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800b3,
        0,
        1,
        soc_LLS_L0_ERROR_MIN_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_ERROR_MIN_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018f00,
        0,
        1,
        soc_LLS_L0_ERROR_MIN_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_HEADS_TAILS_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80083,
        0,
        1,
        soc_LLS_L0_HEADS_TAILS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_HEADS_TAILS_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8008b,
        0,
        1,
        soc_LLS_L0_HEADS_TAILS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_HEADS_TAILS_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016500,
        0,
        1,
        soc_LLS_L0_HEADS_TAILS_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_HEADS_TAILS_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008300,
        0,
        1,
        soc_LLS_L0_HEADS_TAILS_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_MIN_BUCKET_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80085,
        0,
        1,
        soc_LLS_L0_MIN_BUCKET_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_MIN_BUCKET_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8008d,
        0,
        1,
        soc_LLS_L0_MIN_BUCKET_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_MIN_BUCKET_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016700,
        0,
        1,
        soc_LLS_L0_MIN_BUCKET_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_MIN_CONFIG_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80081,
        0,
        1,
        soc_LLS_L0_MIN_CONFIG_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_MIN_CONFIG_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80089,
        0,
        1,
        soc_LLS_L0_MIN_CONFIG_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_MIN_CONFIG_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016300,
        0,
        1,
        soc_LLS_L0_MIN_CONFIG_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_MIN_NEXT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80089,
        0,
        1,
        soc_LLS_L0_MIN_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_MIN_NEXT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80091,
        0,
        1,
        soc_LLS_L0_MIN_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_MIN_NEXT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016b00,
        0,
        1,
        soc_LLS_L0_MIN_NEXT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_MIN_NEXT_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008900,
        0,
        1,
        soc_LLS_L0_MIN_NEXT_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_PARENT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8007f,
        0,
        1,
        soc_LLS_L0_PARENT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_PARENT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80087,
        0,
        1,
        soc_LLS_L0_PARENT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_PARENT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016100,
        0,
        1,
        soc_LLS_L0_PARENT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_PARENT_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008000,
        0,
        1,
        soc_LLS_L0_PARENT_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_PARENT_STATE_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80082,
        0,
        1,
        soc_LLS_L0_PARENT_STATE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_PARENT_STATE_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8008a,
        0,
        1,
        soc_LLS_L0_PARENT_STATE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_PARENT_STATE_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016400,
        0,
        1,
        soc_LLS_L0_PARENT_STATE_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_PARENT_STATE_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008200,
        0,
        1,
        soc_LLS_L0_PARENT_STATE_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8008c,
        0,
        1,
        soc_LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_SHAPER_BUCKET_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80094,
        0,
        1,
        soc_LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_SHAPER_BUCKET_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016e00,
        0,
        1,
        soc_LLS_L0_SHAPER_BUCKET_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8008b,
        0,
        1,
        soc_LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_SHAPER_CONFIG_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80093,
        0,
        1,
        soc_LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_SHAPER_CONFIG_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016d00,
        0,
        1,
        soc_LLS_L0_SHAPER_CONFIG_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_WERR_MAX_SC_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80084,
        0,
        1,
        soc_LLS_L0_WERR_MAX_SC_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_WERR_MAX_SC_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8008c,
        0,
        1,
        soc_LLS_L0_WERR_MAX_SC_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_WERR_MAX_SC_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016600,
        0,
        1,
        soc_LLS_L0_WERR_MAX_SC_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_WERR_MAX_SC_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008400,
        0,
        1,
        soc_LLS_L0_WERR_MAX_SC_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L0_WERR_NEXT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80088,
        0,
        1,
        soc_LLS_L0_WERR_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L0_WERR_NEXT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80090,
        0,
        1,
        soc_LLS_L0_WERR_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L0_WERR_NEXT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016a00,
        0,
        1,
        soc_LLS_L0_WERR_NEXT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L0_WERR_NEXT_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008800,
        0,
        1,
        soc_LLS_L0_WERR_NEXT_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_CHILD_STATE1_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80094,
        0,
        1,
        soc_LLS_L1_CHILD_STATE1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_CHILD_STATE1_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8009c,
        0,
        1,
        soc_LLS_L1_CHILD_STATE1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_CHILD_STATE1_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017600,
        0,
        1,
        soc_LLS_L1_CHILD_STATE1_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_CHILD_STATE1_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009100,
        0,
        1,
        soc_LLS_L1_CHILD_STATE1_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80095,
        0,
        1,
        soc_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8009d,
        0,
        1,
        soc_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017700,
        0,
        1,
        soc_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_CHILD_WEIGHT_CFG_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009200,
        0,
        1,
        soc_LLS_L1_CHILD_WEIGHT_CFG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_CHILD_WEIGHT_WORKING_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009300,
        0,
        1,
        soc_LLS_L1_CHILD_WEIGHT_WORKING_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_CONFIG_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8008f,
        0,
        1,
        soc_LLS_L1_CONFIG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_CONFIG_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80097,
        0,
        1,
        soc_LLS_L1_CONFIG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_CONFIG_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017100,
        0,
        1,
        soc_LLS_L1_CONFIG_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_CONFIG_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008e00,
        0,
        1,
        soc_LLS_L1_CONFIG_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_ECC_1B_COUNTERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80067,
        0,
        1,
        soc_LLS_L1_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_ECC_1B_COUNTER_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8006f,
        0,
        1,
        soc_LLS_L1_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_ECC_1B_COUNTER_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014400,
        0,
        1,
        soc_LLS_L1_ECC_1B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_ECC_2B_COUNTERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80068,
        0,
        1,
        soc_LLS_L1_ECC_2B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_ECC_2B_COUNTER_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80070,
        0,
        1,
        soc_LLS_L1_ECC_2B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_ECC_2B_COUNTER_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014500,
        0,
        1,
        soc_LLS_L1_ECC_2B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_ECC_DEBUG1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8006e,
        0,
        28,
        soc_LLS_L1_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x05555555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_ECC_DEBUG1_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80076,
        0,
        28,
        soc_LLS_L1_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x05555555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_ECC_DEBUG1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014b00,
        0,
        28,
        soc_LLS_L1_ECC_DEBUG1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x05555555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_ECC_DEBUG1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007800,
        0,
        12,
        soc_LLS_L1_ECC_DEBUG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_ECC_ERROR1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80077,
        0,
        28,
        soc_LLS_L1_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_ECC_ERROR1_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8007f,
        0,
        28,
        soc_LLS_L1_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_ECC_ERROR1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015400,
        0,
        28,
        soc_LLS_L1_ECC_ERROR1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_ECC_ERROR1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007c00,
        0,
        24,
        soc_LLS_L1_ECC_ERROR1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_ECC_ERROR1_MASKr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80078,
        0,
        28,
        soc_LLS_L1_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_ECC_ERROR1_MASK_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80080,
        0,
        28,
        soc_LLS_L1_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_ECC_ERROR1_MASK_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015500,
        0,
        28,
        soc_LLS_L1_ECC_ERROR1_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_EF_NEXT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80098,
        0,
        1,
        soc_LLS_L1_EF_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_EF_NEXT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a0,
        0,
        1,
        soc_LLS_L1_EF_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_EF_NEXT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017a00,
        0,
        1,
        soc_LLS_L1_EF_NEXT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_EF_NEXT_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009600,
        0,
        1,
        soc_LLS_L1_EF_NEXT_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_EMPTY_SEEN_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011000,
        0,
        1,
        soc_LLS_L1_EMPTY_SEEN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_ERROR_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a9,
        0,
        1,
        soc_LLS_L1_ERROR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_ERROR_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800b1,
        0,
        1,
        soc_LLS_L1_ERROR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_ERROR_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018d00,
        0,
        1,
        soc_LLS_L1_ERROR_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_ERROR_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009700,
        0,
        1,
        soc_LLS_L1_ERROR_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_ERROR_MIN_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800b4,
        0,
        1,
        soc_LLS_L1_ERROR_MIN_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_ERROR_MIN_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2019000,
        0,
        1,
        soc_LLS_L1_ERROR_MIN_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_HEADS_TAILS_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8008e,
        0,
        1,
        soc_LLS_L1_HEADS_TAILS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_HEADS_TAILS_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80096,
        0,
        1,
        soc_LLS_L1_HEADS_TAILS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_HEADS_TAILS_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017000,
        0,
        1,
        soc_LLS_L1_HEADS_TAILS_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_HEADS_TAILS_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008d00,
        0,
        1,
        soc_LLS_L1_HEADS_TAILS_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_MIN_BUCKET_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80092,
        0,
        1,
        soc_LLS_L1_MIN_BUCKET_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_MIN_BUCKET_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8009a,
        0,
        1,
        soc_LLS_L1_MIN_BUCKET_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_MIN_BUCKET_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017400,
        0,
        1,
        soc_LLS_L1_MIN_BUCKET_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_MIN_CONFIG_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80090,
        0,
        1,
        soc_LLS_L1_MIN_CONFIG_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_MIN_CONFIG_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80098,
        0,
        1,
        soc_LLS_L1_MIN_CONFIG_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_MIN_CONFIG_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017200,
        0,
        1,
        soc_LLS_L1_MIN_CONFIG_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_MIN_NEXT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80097,
        0,
        1,
        soc_LLS_L1_MIN_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_MIN_NEXT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8009f,
        0,
        1,
        soc_LLS_L1_MIN_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_MIN_NEXT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017900,
        0,
        1,
        soc_LLS_L1_MIN_NEXT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_MIN_NEXT_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009500,
        0,
        1,
        soc_LLS_L1_MIN_NEXT_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_PARENT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8008d,
        0,
        1,
        soc_LLS_L1_PARENT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_PARENT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80095,
        0,
        1,
        soc_LLS_L1_PARENT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_PARENT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016f00,
        0,
        1,
        soc_LLS_L1_PARENT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_PARENT_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008c00,
        0,
        1,
        soc_LLS_L1_PARENT_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_PARENT_STATE_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80093,
        0,
        1,
        soc_LLS_L1_PARENT_STATE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_PARENT_STATE_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8009b,
        0,
        1,
        soc_LLS_L1_PARENT_STATE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_PARENT_STATE_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017500,
        0,
        1,
        soc_LLS_L1_PARENT_STATE_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_PARENT_STATE_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009000,
        0,
        1,
        soc_LLS_L1_PARENT_STATE_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8009a,
        0,
        1,
        soc_LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_SHAPER_BUCKET_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a2,
        0,
        1,
        soc_LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_SHAPER_BUCKET_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017c00,
        0,
        1,
        soc_LLS_L1_SHAPER_BUCKET_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80099,
        0,
        1,
        soc_LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_SHAPER_CONFIG_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a1,
        0,
        1,
        soc_LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_SHAPER_CONFIG_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017b00,
        0,
        1,
        soc_LLS_L1_SHAPER_CONFIG_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_WERR_MAX_SC_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80091,
        0,
        1,
        soc_LLS_L1_WERR_MAX_SC_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_WERR_MAX_SC_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80099,
        0,
        1,
        soc_LLS_L1_WERR_MAX_SC_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_WERR_MAX_SC_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017300,
        0,
        1,
        soc_LLS_L1_WERR_MAX_SC_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_WERR_MAX_SC_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a008f00,
        0,
        1,
        soc_LLS_L1_WERR_MAX_SC_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L1_WERR_NEXT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80096,
        0,
        1,
        soc_LLS_L1_WERR_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L1_WERR_NEXT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8009e,
        0,
        1,
        soc_LLS_L1_WERR_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L1_WERR_NEXT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017800,
        0,
        1,
        soc_LLS_L1_WERR_NEXT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L1_WERR_NEXT_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009400,
        0,
        1,
        soc_LLS_L1_WERR_NEXT_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_ACT_MIN_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800ab,
        0,
        1,
        soc_LLS_L2_ACT_MIN_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_ACT_MIN_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800b6,
        0,
        1,
        soc_LLS_L2_ACT_MIN_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_ACT_MIN_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2019200,
        0,
        1,
        soc_LLS_L2_ACT_MIN_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_ACT_SHAPER_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800ac,
        0,
        1,
        soc_LLS_L2_ACT_SHAPER_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_ACT_SHAPER_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800b7,
        0,
        1,
        soc_LLS_L2_ACT_SHAPER_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_ACT_SHAPER_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2019300,
        0,
        1,
        soc_LLS_L2_ACT_SHAPER_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_ACT_XON_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800ad,
        0,
        1,
        soc_LLS_L2_ACT_XON_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_ACT_XON_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800b8,
        0,
        1,
        soc_LLS_L2_ACT_XON_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_ACT_XON_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2019400,
        0,
        1,
        soc_LLS_L2_ACT_XON_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_CHILD_STATE1_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a7,
        0,
        1,
        soc_LLS_L2_CHILD_STATE1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_CHILD_STATE1_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800af,
        0,
        1,
        soc_LLS_L2_CHILD_STATE1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_CHILD_STATE1_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018900,
        0,
        1,
        soc_LLS_L2_CHILD_STATE1_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L2_CHILD_STATE1_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009d00,
        0,
        1,
        soc_LLS_L2_CHILD_STATE1_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8009c,
        0,
        1,
        soc_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a4,
        0,
        1,
        soc_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017e00,
        0,
        1,
        soc_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009900,
        0,
        1,
        soc_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L2_CHILD_WEIGHT_WORKING_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009a00,
        0,
        1,
        soc_LLS_L2_CHILD_WEIGHT_WORKING_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_ECC_1B_COUNTERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80069,
        0,
        1,
        soc_LLS_L2_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_1B_COUNTER_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80071,
        0,
        1,
        soc_LLS_L2_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_1B_COUNTER_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014600,
        0,
        1,
        soc_LLS_L2_ECC_1B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_ECC_2B_COUNTERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8006a,
        0,
        1,
        soc_LLS_L2_ECC_2B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_2B_COUNTER_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80072,
        0,
        1,
        soc_LLS_L2_ECC_2B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_2B_COUNTER_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014700,
        0,
        1,
        soc_LLS_L2_ECC_2B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_ECC_DEBUG1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8006f,
        0,
        10,
        soc_LLS_L2_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000155, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_ECC_DEBUG2r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80070,
        0,
        16,
        soc_LLS_L2_ECC_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_ECC_DEBUG3r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80071,
        0,
        6,
        soc_LLS_L2_ECC_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_DEBUG1_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80077,
        0,
        10,
        soc_LLS_L2_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000155, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_DEBUG1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014c00,
        0,
        10,
        soc_LLS_L2_ECC_DEBUG1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000155, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L2_ECC_DEBUG1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007900,
        0,
        7,
        soc_LLS_L2_ECC_DEBUG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_DEBUG2_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80078,
        0,
        16,
        soc_LLS_L2_ECC_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_DEBUG2_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014d00,
        0,
        16,
        soc_LLS_L2_ECC_DEBUG2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_DEBUG3_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80079,
        0,
        6,
        soc_LLS_L2_ECC_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_DEBUG3_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014e00,
        0,
        6,
        soc_LLS_L2_ECC_DEBUG3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_ECC_ERROR1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80079,
        0,
        26,
        soc_LLS_L2_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_ERROR1_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80081,
        0,
        26,
        soc_LLS_L2_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_ERROR1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015600,
        0,
        26,
        soc_LLS_L2_ECC_ERROR1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L2_ECC_ERROR1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007d00,
        0,
        14,
        soc_LLS_L2_ECC_ERROR1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_ECC_ERROR1_MASKr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8007a,
        0,
        26,
        soc_LLS_L2_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_ERROR1_MASK_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80082,
        0,
        26,
        soc_LLS_L2_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_ECC_ERROR1_MASK_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015700,
        0,
        26,
        soc_LLS_L2_ECC_ERROR1_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_EMPTY_SEEN_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011100,
        0,
        1,
        soc_LLS_L2_EMPTY_SEEN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_ERROR_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800aa,
        0,
        1,
        soc_LLS_L2_ERROR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_ERROR_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800b2,
        0,
        1,
        soc_LLS_L2_ERROR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_ERROR_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018e00,
        0,
        1,
        soc_LLS_L2_ERROR_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L2_ERROR_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009e00,
        0,
        1,
        soc_LLS_L2_ERROR_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_ERROR_MIN_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800b5,
        0,
        1,
        soc_LLS_L2_ERROR_MIN_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_ERROR_MIN_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2019100,
        0,
        1,
        soc_LLS_L2_ERROR_MIN_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a6,
        0,
        1,
        soc_LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800ae,
        0,
        1,
        soc_LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018800,
        0,
        1,
        soc_LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a2,
        0,
        1,
        soc_LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800aa,
        0,
        1,
        soc_LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018400,
        0,
        1,
        soc_LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a5,
        0,
        1,
        soc_LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800ad,
        0,
        1,
        soc_LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018700,
        0,
        1,
        soc_LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a1,
        0,
        1,
        soc_LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a9,
        0,
        1,
        soc_LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018300,
        0,
        1,
        soc_LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_MIN_NEXT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8009e,
        0,
        1,
        soc_LLS_L2_MIN_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_MIN_NEXT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a6,
        0,
        1,
        soc_LLS_L2_MIN_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_MIN_NEXT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018000,
        0,
        1,
        soc_LLS_L2_MIN_NEXT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L2_MIN_NEXT_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009c00,
        0,
        1,
        soc_LLS_L2_MIN_NEXT_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_PARENT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8009b,
        0,
        1,
        soc_LLS_L2_PARENT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_PARENT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a3,
        0,
        1,
        soc_LLS_L2_PARENT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_PARENT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017d00,
        0,
        1,
        soc_LLS_L2_PARENT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L2_PARENT_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009800,
        0,
        1,
        soc_LLS_L2_PARENT_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a4,
        0,
        1,
        soc_LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800ac,
        0,
        1,
        soc_LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018600,
        0,
        1,
        soc_LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a0,
        0,
        1,
        soc_LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a8,
        0,
        1,
        soc_LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018200,
        0,
        1,
        soc_LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a3,
        0,
        1,
        soc_LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800ab,
        0,
        1,
        soc_LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018500,
        0,
        1,
        soc_LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8009f,
        0,
        1,
        soc_LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a7,
        0,
        1,
        soc_LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018100,
        0,
        1,
        soc_LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_L2_WERR_NEXT_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8009d,
        0,
        1,
        soc_LLS_L2_WERR_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_L2_WERR_NEXT_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800a5,
        0,
        1,
        soc_LLS_L2_WERR_NEXT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_L2_WERR_NEXT_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2017f00,
        0,
        1,
        soc_LLS_L2_WERR_NEXT_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_L2_WERR_NEXT_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a009b00,
        0,
        1,
        soc_LLS_L2_WERR_NEXT_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LB_L0_COSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000f00,
        0,
        2,
        soc_LLS_LB_L0_COSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_COUNT_S1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010600,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_COUNT_S1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_001_000r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010500,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_001_000r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_003_002r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010400,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_003_002r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_005_004r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010300,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_005_004r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_007_006r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010200,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_007_006r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_009_008r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010100,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_009_008r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_011_010r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010000,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_011_010r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_013_012r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ff00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_013_012r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_015_014r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200fe00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_015_014r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_017_016r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200fd00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_017_016r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_019_018r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200fc00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_019_018r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_021_020r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200fb00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_021_020r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_023_022r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200fa00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_023_022r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_025_024r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200f900,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_025_024r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_027_026r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200f800,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_027_026r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_029_028r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200f700,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_029_028r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_031_030r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200f600,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_031_030r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_033_032r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200f500,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_033_032r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_035_034r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200f400,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_035_034r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_037_036r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200f300,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_037_036r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_039_038r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200f200,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_039_038r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_041_040r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200f100,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_041_040r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_043_042r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200f000,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_043_042r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_045_044r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ef00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_045_044r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_047_046r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ee00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_047_046r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_049_048r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ed00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_049_048r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_051_050r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ec00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_051_050r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_053_052r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200eb00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_053_052r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_055_054r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ea00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_055_054r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_057_056r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200e900,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_057_056r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_059_058r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200e800,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_059_058r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_061_060r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200e700,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_061_060r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_063_062r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200e600,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_063_062r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_065_064r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200e500,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_065_064r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_067_066r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200e400,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_067_066r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_069_068r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200e300,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_069_068r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_071_070r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200e200,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_071_070r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_073_072r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200e100,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_073_072r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_075_074r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200e000,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_075_074r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_077_076r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200df00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_077_076r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_079_078r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200de00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_079_078r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_081_080r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200dd00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_081_080r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_083_082r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200dc00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_083_082r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_085_084r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200db00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_085_084r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_087_086r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200da00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_087_086r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_089_088r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200d900,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_089_088r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_091_090r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200d800,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_091_090r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_093_092r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200d700,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_093_092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_095_094r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200d600,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_095_094r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_097_096r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200d500,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_097_096r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_099_098r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200d400,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_099_098r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_101_100r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200d300,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_101_100r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_103_102r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200d200,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_103_102r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_105_104r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200d100,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_105_104r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_107_106r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200d000,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_107_106r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_109_108r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200cf00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_109_108r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_111_110r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ce00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_111_110r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_113_112r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200cd00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_113_112r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_115_114r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200cc00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_115_114r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_117_116r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200cb00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_117_116r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_119_118r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ca00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_119_118r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_121_120r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200c900,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_121_120r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_123_122r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200c800,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_123_122r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_125_124r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200c700,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_125_124r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_127_126r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200c600,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_127_126r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_129_128r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200c500,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_129_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_131_130r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200c400,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_131_130r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_133_132r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200c300,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_133_132r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_135_134r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200c200,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_135_134r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_137_136r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200c100,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_137_136r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_139_138r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200c000,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_139_138r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_141_140r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200bf00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_141_140r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_143_142r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200be00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_143_142r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_145_144r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200bd00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_145_144r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_147_146r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200bc00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_147_146r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_149_148r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200bb00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_149_148r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_151_150r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ba00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_151_150r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_153_152r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200b900,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_153_152r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_155_154r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200b800,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_155_154r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_157_156r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200b700,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_157_156r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_159_158r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200b600,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_159_158r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_161_160r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200b500,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_161_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_163_162r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200b400,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_163_162r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_165_164r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200b300,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_165_164r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_167_166r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200b200,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_167_166r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_169_168r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200b100,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_169_168r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_171_170r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200b000,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_171_170r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_173_172r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200af00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_173_172r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_175_174r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ae00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_175_174r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_177_176r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ad00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_177_176r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_179_178r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ac00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_179_178r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_181_180r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200ab00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_181_180r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_183_182r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200aa00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_183_182r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_185_184r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200a900,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_185_184r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_187_186r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200a800,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_187_186r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_189_188r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200a700,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_189_188r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_191_190r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200a600,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_191_190r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_193_192r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200a500,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_193_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_195_194r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200a400,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_195_194r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_197_196r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200a300,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_197_196r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_199_198r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200a200,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_199_198r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_201_200r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200a100,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_201_200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_203_202r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x200a000,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_203_202r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_205_204r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009f00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_205_204r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_207_206r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009e00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_207_206r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_209_208r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009d00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_209_208r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_211_210r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009c00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_211_210r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_213_212r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009b00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_213_212r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_215_214r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009a00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_215_214r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_217_216r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009900,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_217_216r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_219_218r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009800,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_219_218r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_221_220r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009700,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_221_220r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_223_222r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009600,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_223_222r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_225_224r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009500,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_225_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_227_226r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009400,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_227_226r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_229_228r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009300,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_229_228r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_231_230r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009200,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_231_230r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_233_232r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009100,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_233_232r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_235_234r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2009000,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_235_234r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_237_236r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008f00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_237_236r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_239_238r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008e00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_239_238r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_241_240r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008d00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_241_240r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_243_242r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008c00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_243_242r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_245_244r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008b00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_245_244r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_247_246r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008a00,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_247_246r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_249_248r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008900,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_249_248r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_251_250r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008800,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_251_250r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_253_252r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008700,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_253_252r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_255_254r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008600,
        0,
        2,
        soc_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_255_254r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_127_96r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008200,
        0,
        1,
        soc_LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_31_0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008500,
        0,
        1,
        soc_LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_63_32r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008400,
        0,
        1,
        soc_LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_95_64r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008300,
        0,
        1,
        soc_LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CPU_READ_S1_CREDITr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010800,
        0,
        1,
        soc_LLS_LINKPHY_CPU_READ_S1_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_LINKPHY_CREDIT_READ_IDr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010700,
        0,
        1,
        soc_LLS_LINKPHY_CREDIT_READ_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MAX_REFRESH_ENABLEr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80016,
        0,
        4,
        soc_LLS_MAX_REFRESH_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MAX_REFRESH_ENABLE_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001a00,
        0,
        6,
        soc_LLS_MAX_REFRESH_ENABLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DCM_ERRORr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80061,
        0,
        3,
        soc_LLS_MEM_DCM_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DCM_ERROR_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80069,
        0,
        6,
        soc_LLS_MEM_DCM_ERROR_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DCM_L0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8005e,
        0,
        14,
        soc_LLS_MEM_DCM_L0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DCM_L1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8005f,
        0,
        14,
        soc_LLS_MEM_DCM_L1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DCM_L2r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80060,
        0,
        13,
        soc_LLS_MEM_DCM_L2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DCM_L0_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80066,
        0,
        14,
        soc_LLS_MEM_DCM_L0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DCM_L1_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80067,
        0,
        14,
        soc_LLS_MEM_DCM_L1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DCM_L2_ACTr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80062,
        0,
        3,
        soc_LLS_MEM_DCM_L2_ACTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DCM_L2_ACT_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8006a,
        0,
        3,
        soc_LLS_MEM_DCM_L2_ACTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DCM_L2_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80068,
        0,
        13,
        soc_LLS_MEM_DCM_L2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DCM_PORTr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8005d,
        0,
        2,
        soc_LLS_MEM_DCM_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DCM_PORT_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80065,
        0,
        2,
        soc_LLS_MEM_DCM_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8003d,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8003e,
        0,
        2,
        soc_LLS_MEM_DEBUG_L0_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_2r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8003f,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_3r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80040,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_4r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80041,
        0,
        2,
        soc_LLS_MEM_DEBUG_L0_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_5r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80042,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_6r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80043,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_7r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80044,
        0,
        3,
        soc_LLS_MEM_DEBUG_L0_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_8r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80045,
        0,
        2,
        soc_LLS_MEM_DEBUG_L0_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_0_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80045,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_0_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011c00,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_L0_TM_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_1_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80046,
        0,
        2,
        soc_LLS_MEM_DEBUG_L0_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011d00,
        0,
        2,
        soc_LLS_MEM_DEBUG_L0_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_2_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80047,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_2_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011e00,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_3_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80048,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_3_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011f00,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_4_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80049,
        0,
        2,
        soc_LLS_MEM_DEBUG_L0_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_4_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012000,
        0,
        2,
        soc_LLS_MEM_DEBUG_L0_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_5_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8004a,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_5_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012100,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_6_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8004b,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_6_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012200,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_6_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_7_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8004c,
        0,
        3,
        soc_LLS_MEM_DEBUG_L0_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_7_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012300,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_7_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_8_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8004d,
        0,
        2,
        soc_LLS_MEM_DEBUG_L0_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_8_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012400,
        0,
        2,
        soc_LLS_MEM_DEBUG_L0_8_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_ERRORr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8005a,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_ERROR_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80062,
        0,
        2,
        soc_LLS_MEM_DEBUG_L0_ERROR_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L0_ERROR_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013b00,
        0,
        1,
        soc_LLS_MEM_DEBUG_L0_ERROR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_2r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80049,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_3r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8004a,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_4r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8004b,
        0,
        2,
        soc_LLS_MEM_DEBUG_L1_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_5r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8004c,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_6r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8004d,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_7r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8004e,
        0,
        3,
        soc_LLS_MEM_DEBUG_L1_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_8r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8004f,
        0,
        2,
        soc_LLS_MEM_DEBUG_L1_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_1Ar */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80046,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_1Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_1A_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8004e,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_1Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_1A_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012500,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_L1_TM_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_1Br */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80047,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_1Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_1B_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8004f,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_1Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_1B_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012600,
        0,
        1,
        soc_LLS_MEM_L1_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_1Dr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80048,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_1Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_1D_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80050,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_1Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_1D_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012700,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_1D_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_2_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80051,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_2_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012800,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_3_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80052,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_3_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012900,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_4_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80053,
        0,
        2,
        soc_LLS_MEM_DEBUG_L1_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_4_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012a00,
        0,
        2,
        soc_LLS_MEM_DEBUG_L1_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_5_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80054,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_5_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012b00,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_6_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80055,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_6_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012c00,
        0,
        1,
        soc_LLS_MEM_L1_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_7_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80056,
        0,
        3,
        soc_LLS_MEM_DEBUG_L1_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_7_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012d00,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_7_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_8_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80057,
        0,
        2,
        soc_LLS_MEM_DEBUG_L1_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_8_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012e00,
        0,
        2,
        soc_LLS_MEM_DEBUG_L1_8_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_ERRORr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8005b,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_ERROR_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80063,
        0,
        2,
        soc_LLS_MEM_DEBUG_L1_ERROR_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L1_ERROR_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013c00,
        0,
        1,
        soc_LLS_MEM_DEBUG_L1_ERROR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80050,
        0,
        3,
        soc_LLS_MEM_DEBUG_L2_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_2r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80051,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_3r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80052,
        0,
        2,
        soc_LLS_MEM_DEBUG_L2_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_4r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80053,
        0,
        2,
        soc_LLS_MEM_DEBUG_L2_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_5r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80054,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_6r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80055,
        0,
        2,
        soc_LLS_MEM_DEBUG_L2_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_7r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80056,
        0,
        2,
        soc_LLS_MEM_DEBUG_L2_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_1_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80058,
        0,
        3,
        soc_LLS_MEM_DEBUG_L2_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2012f00,
        0,
        3,
        soc_LLS_MEM_DEBUG_L2_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_2_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80059,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_2_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013000,
        0,
        1,
        soc_LLS_MEM_L2_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_3_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8005a,
        0,
        2,
        soc_LLS_MEM_DEBUG_L2_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_3_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013100,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_4_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8005b,
        0,
        2,
        soc_LLS_MEM_DEBUG_L2_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_4_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013200,
        0,
        2,
        soc_LLS_MEM_DEBUG_L2_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_5_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8005c,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_5_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013300,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_6_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8005d,
        0,
        2,
        soc_LLS_MEM_DEBUG_L2_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_6_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013400,
        0,
        2,
        soc_LLS_MEM_DEBUG_L2_6_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_7_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8005e,
        0,
        2,
        soc_LLS_MEM_DEBUG_L2_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_7_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013500,
        0,
        2,
        soc_LLS_MEM_DEBUG_L2_7_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_MINr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80058,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_ACT_MINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_MIN_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80060,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_ACT_MINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_MIN_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013700,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_ACT_MIN_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_SHAPERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80057,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_ACT_SHAPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_SHAPER_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8005f,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_ACT_SHAPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_SHAPER_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013600,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_ACT_SHAPER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_XONr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80059,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_ACT_XONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_XON_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80061,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_ACT_XONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_XON_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013800,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_ACT_XON_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_ERRORr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8005c,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_ERROR_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80064,
        0,
        2,
        soc_LLS_MEM_DEBUG_L2_ERROR_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_L2_ERROR_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013d00,
        0,
        1,
        soc_LLS_MEM_DEBUG_L2_ERROR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_PORT1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8003b,
        0,
        1,
        soc_LLS_MEM_DEBUG_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_PORT4r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8003c,
        0,
        1,
        soc_LLS_MEM_DEBUG_PORT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_PORT1_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80043,
        0,
        1,
        soc_LLS_MEM_DEBUG_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_PORT1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011800,
        0,
        1,
        soc_LLS_MEM_DEBUG_PORT1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_PORT4_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80044,
        0,
        1,
        soc_LLS_MEM_DEBUG_PORT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_PORT4_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011900,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_PORT_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_PORT_TDMr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8003a,
        0,
        1,
        soc_LLS_MEM_DEBUG_PORT_TDMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_PORT_TDM_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80042,
        0,
        1,
        soc_LLS_MEM_DEBUG_PORT_TDMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_PORT_TDM_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011700,
        0,
        1,
        soc_LLS_MEM_PORT_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_S0_0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011a00,
        0,
        2,
        soc_LLS_MEM_DEBUG_S0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_S0_ERRORr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013900,
        0,
        1,
        soc_LLS_MEM_DEBUG_S0_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_S1_0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011b00,
        0,
        3,
        soc_LLS_MEM_DEBUG_S1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MEM_DEBUG_S1_ERRORr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013a00,
        0,
        1,
        soc_LLS_MEM_DEBUG_S1_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L0_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005c00,
        0,
        1,
        soc_LLS_MEM_L0_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L0_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005d00,
        0,
        1,
        soc_LLS_MEM_L0_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L0_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005e00,
        0,
        1,
        soc_LLS_MEM_L0_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L0_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005f00,
        0,
        1,
        soc_LLS_MEM_L0_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L0_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006000,
        0,
        1,
        soc_LLS_MEM_L0_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L0_TM_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006100,
        0,
        1,
        soc_LLS_MEM_L0_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L0_TM_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006200,
        0,
        3,
        soc_LLS_MEM_L0_TM_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L0_TM_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006300,
        0,
        1,
        soc_LLS_MEM_L0_TM_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L0_TM_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006400,
        0,
        1,
        soc_LLS_MEM_L0_TM_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L0_TM_9r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006500,
        0,
        1,
        soc_LLS_MEM_L0_TM_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L1_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006600,
        0,
        1,
        soc_LLS_MEM_L1_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L1_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006700,
        0,
        1,
        soc_LLS_MEM_L1_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L1_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006800,
        0,
        1,
        soc_LLS_MEM_L1_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L1_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006900,
        0,
        1,
        soc_LLS_MEM_L1_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L1_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006a00,
        0,
        1,
        soc_LLS_MEM_L1_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L1_TM_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006b00,
        0,
        1,
        soc_LLS_MEM_L1_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L1_TM_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006c00,
        0,
        3,
        soc_LLS_MEM_L1_TM_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L1_TM_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006d00,
        0,
        1,
        soc_LLS_MEM_L1_TM_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L1_TM_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006e00,
        0,
        1,
        soc_LLS_MEM_L1_TM_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L1_TM_9r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a006f00,
        0,
        1,
        soc_LLS_MEM_L1_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L2_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007000,
        0,
        1,
        soc_LLS_MEM_L2_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L2_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007100,
        0,
        1,
        soc_LLS_MEM_L2_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L2_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007200,
        0,
        2,
        soc_LLS_MEM_L2_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L2_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007300,
        0,
        1,
        soc_LLS_MEM_L2_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L2_TM_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007400,
        0,
        1,
        soc_LLS_MEM_L2_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_L2_TM_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007500,
        0,
        1,
        soc_LLS_MEM_L2_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_PORT_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005a00,
        0,
        1,
        soc_LLS_MEM_PORT_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_MEM_PORT_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005b00,
        0,
        1,
        soc_LLS_MEM_PORT_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MIN_CAP_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8000a,
        0,
        4,
        soc_LLS_MIN_CAP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MIN_CAP_CONFIG_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000d00,
        0,
        4,
        soc_LLS_MIN_CAP_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MIN_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80014,
        0,
        9,
        soc_LLS_MIN_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MIN_CONFIG_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001800,
        0,
        9,
        soc_LLS_MIN_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MIN_REFRESH_ENABLEr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80015,
        0,
        3,
        soc_LLS_MIN_REFRESH_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MIN_REFRESH_ENABLE_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001900,
        0,
        3,
        soc_LLS_MIN_REFRESH_ENABLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MISC_ECC_ERROR1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8007b,
        0,
        12,
        soc_LLS_MISC_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MISC_ECC_ERROR1_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80083,
        0,
        18,
        soc_LLS_MISC_ECC_ERROR1_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MISC_ECC_ERROR1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015800,
        0,
        22,
        soc_LLS_MISC_ECC_ERROR1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_MISC_ECC_ERROR1_MASKr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8007c,
        0,
        12,
        soc_LLS_MISC_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_MISC_ECC_ERROR1_MASK_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80084,
        0,
        18,
        soc_LLS_MISC_ECC_ERROR1_MASK_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_MISC_ECC_ERROR1_MASK_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015900,
        0,
        22,
        soc_LLS_MISC_ECC_ERROR1_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_PKT_ACC_CONFIG1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80008,
        0,
        2,
        soc_LLS_PKT_ACC_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x007d007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_PKT_ACC_CONFIG2r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80009,
        0,
        2,
        soc_LLS_PKT_ACC_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x007d007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PKT_ACC_CONFIG1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000b00,
        0,
        2,
        soc_LLS_PKT_ACC_CONFIG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x007d007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PKT_ACC_CONFIG1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000300,
        0,
        2,
        soc_LLS_PKT_ACC_CONFIG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x007d007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PKT_ACC_CONFIG2_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000c00,
        0,
        2,
        soc_LLS_PKT_ACC_CONFIG2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x007d007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PKT_ACC_CONFIG2_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000400,
        0,
        2,
        soc_LLS_PKT_ACC_CONFIG2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x007d007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_01_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005a00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_02_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005b00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_03_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005c00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_04_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005d00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_05_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005e00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_06_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005f00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_07_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006000,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_08_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006100,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_09_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006200,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_0_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001b00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_10_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002500,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_10_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006300,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_11_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002600,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_11_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006400,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_12_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002700,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_12_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006500,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_13_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002800,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_13_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006600,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_14_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002900,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_14_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006700,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_15_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002a00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_15_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006800,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_16_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002b00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_16_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006900,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_17_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002c00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_17_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006a00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_18_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002d00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_18_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006b00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_19_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002e00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_19_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006c00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_1_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001c00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_20_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002f00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_20_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006d00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_21_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003000,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_21_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006e00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_22_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003100,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_22_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2006f00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_23_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003200,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_23_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007000,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_24_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003300,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_24_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007100,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_25_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003400,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_25_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007200,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_26_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003500,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_26_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007300,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_27_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003600,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_27_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007400,
        0,
        4,
        soc_LLS_PORT_27_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_28_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003700,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_28_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007500,
        0,
        4,
        soc_LLS_PORT_27_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_29_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003800,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_29_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007600,
        0,
        4,
        soc_LLS_PORT_27_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_2_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001d00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_30_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003900,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_30_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007700,
        0,
        4,
        soc_LLS_PORT_27_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_31_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003a00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_31_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007800,
        0,
        4,
        soc_LLS_PORT_27_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_32_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003b00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_32_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007900,
        0,
        4,
        soc_LLS_PORT_27_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_33_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003c00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_33_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007a00,
        0,
        4,
        soc_LLS_PORT_27_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_34_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003d00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_34_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007b00,
        0,
        4,
        soc_LLS_PORT_27_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_35_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003e00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_35_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007c00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_36_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003f00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_36_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007d00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_37_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004000,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_37_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007e00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_38_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004100,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_38_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2007f00,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_39_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004200,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_39_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008000,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_3_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001e00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_40_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004300,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_40_LINKPHY_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2008100,
        0,
        2,
        soc_LLS_PORT_01_LINKPHY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_41_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004400,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_42_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004500,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_43_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004600,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_44_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004700,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_45_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004800,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_46_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004900,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_47_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004a00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_48_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004b00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_49_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004c00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_4_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001f00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_50_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004d00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_51_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004e00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_52_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004f00,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_53_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005000,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_54_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005100,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_55_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005200,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_56_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005300,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_57_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005400,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_58_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005500,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_59_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005600,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_5_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002000,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_60_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005700,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_61_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005800,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_62_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005900,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_6_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002100,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_7_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002200,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_8_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002300,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_9_CREDITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a002400,
        0,
        1,
        soc_LLS_PORT_0_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_COE_LINKPHY_ENABLE_LOWERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005800,
        0,
        32,
        soc_LLS_PORT_COE_LINKPHY_ENABLE_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_COE_LINKPHY_ENABLE_UPPERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005700,
        0,
        9,
        soc_LLS_PORT_COE_LINKPHY_ENABLE_UPPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_PORT_ECC_1B_COUNTERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80063,
        0,
        1,
        soc_LLS_PORT_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_PORT_ECC_1B_COUNTER_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8006b,
        0,
        1,
        soc_LLS_PORT_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_ECC_1B_COUNTER_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013e00,
        0,
        1,
        soc_LLS_PORT_ECC_1B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_PORT_ECC_2B_COUNTERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80064,
        0,
        1,
        soc_LLS_PORT_ECC_2B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_PORT_ECC_2B_COUNTER_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8006c,
        0,
        1,
        soc_LLS_PORT_ECC_2B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_ECC_2B_COUNTER_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2013f00,
        0,
        1,
        soc_LLS_PORT_ECC_2B_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_PORT_ECC_DEBUGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8006b,
        0,
        6,
        soc_LLS_PORT_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_PORT_ECC_DEBUG_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80073,
        0,
        6,
        soc_LLS_PORT_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_ECC_DEBUG_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014800,
        0,
        16,
        soc_LLS_PORT_ECC_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_ECC_DEBUG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007600,
        0,
        2,
        soc_LLS_PORT_ECC_DEBUG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_PORT_ECC_ERRORr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80073,
        0,
        6,
        soc_LLS_PORT_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_PORT_ECC_ERROR_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8007b,
        0,
        6,
        soc_LLS_PORT_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_ECC_ERROR_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015000,
        0,
        16,
        soc_LLS_PORT_ECC_ERROR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_ECC_ERROR_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007a00,
        0,
        4,
        soc_LLS_PORT_ECC_ERROR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_PORT_ECC_ERROR_MASKr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80074,
        0,
        6,
        soc_LLS_PORT_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_PORT_ECC_ERROR_MASK_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8007c,
        0,
        6,
        soc_LLS_PORT_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_ECC_ERROR_MASK_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015100,
        0,
        16,
        soc_LLS_PORT_ECC_ERROR_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_EMPTY_SEEN_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2010e00,
        0,
        1,
        soc_LLS_PORT_EMPTY_SEEN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_L2_COUNT_CPU_ADDRr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002400,
        0,
        1,
        soc_LLS_PORT_L2_COUNT_CPU_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_L2_COUNT_CPU_DATAr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2002500,
        0,
        1,
        soc_LLS_PORT_L2_COUNT_CPU_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8007d,
        0,
        1,
        soc_LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_PORT_SHAPER_CONFIG_C_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80085,
        0,
        1,
        soc_LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_SHAPER_CONFIG_C_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015f00,
        0,
        1,
        soc_LLS_PORT_SHAPER_CONFIG_C_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_PORT_TDM_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800ae,
        0,
        1,
        soc_LLS_PORT_TDM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_PORT_TDM_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x800b9,
        0,
        1,
        soc_LLS_PORT_TDM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_TDM_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2019500,
        0,
        1,
        soc_LLS_PORT_TDM_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_TDM_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007f00,
        0,
        1,
        soc_LLS_PORT_TDM_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_LLS_PORT_WERR_MAX_SC_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8007e,
        0,
        1,
        soc_LLS_PORT_WERR_MAX_SC_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_PORT_WERR_MAX_SC_ECC_STATUS_BCM56440_B0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80086,
        0,
        1,
        soc_LLS_PORT_WERR_MAX_SC_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_PORT_WERR_MAX_SC_ECC_STATUS_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2016000,
        0,
        1,
        soc_LLS_PORT_WERR_MAX_SC_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_PORT_WERR_MAX_SC_ECC_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a007e00,
        0,
        1,
        soc_LLS_PORT_WERR_MAX_SC_ECC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_S0S1_ECC_1B_COUNTERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014000,
        0,
        1,
        soc_LLS_S0S1_ECC_1B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_S0S1_ECC_2B_COUNTERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2014100,
        0,
        1,
        soc_LLS_S0S1_ECC_2B_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_S0_ERROR_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018b00,
        0,
        1,
        soc_LLS_S0_ERROR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_S0_SHAPER_BUCKET_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015d00,
        0,
        1,
        soc_LLS_S0_SHAPER_BUCKET_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_S0_SHAPER_CONFIG_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015e00,
        0,
        1,
        soc_LLS_S0_SHAPER_CONFIG_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_S1_ERROR_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2018a00,
        0,
        1,
        soc_LLS_S1_ERROR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_S1_SHAPER_BUCKET_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015b00,
        0,
        1,
        soc_LLS_S1_SHAPER_BUCKET_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_S1_SHAPER_CONFIG_C_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015c00,
        0,
        1,
        soc_LLS_S1_SHAPER_CONFIG_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_S1_TAILS_ECC_STATUSr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2015a00,
        0,
        1,
        soc_LLS_S1_TAILS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SHAPER_CONFIG_CALC_REORDERr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000a00,
        0,
        9,
        soc_LLS_SHAPER_CONFIG_CALC_REORDERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80005,
        0,
        3,
        soc_LLS_SHAPER_LAST_ADDR_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x003fffe3, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80006,
        0,
        3,
        soc_LLS_SHAPER_LAST_ADDR_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG2r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80007,
        0,
        3,
        soc_LLS_SHAPER_LAST_ADDR_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG3r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000900,
        0,
        2,
        soc_LLS_SHAPER_LAST_ADDR_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG0_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000600,
        0,
        3,
        soc_LLS_SHAPER_LAST_ADDR_CONFIG0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffe9, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG1_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000700,
        0,
        3,
        soc_LLS_SHAPER_LAST_ADDR_CONFIG1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG2_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000800,
        0,
        3,
        soc_LLS_SHAPER_LAST_ADDR_CONFIG2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SHAPER_REFRESH_CONFIGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80004,
        0,
        9,
        soc_LLS_SHAPER_REFRESH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x04924924, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SHAPER_REFRESH_CONFIG1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000400,
        0,
        2,
        soc_LLS_SHAPER_REFRESH_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000024, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SHAPER_REFRESH_CONFIG_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000500,
        0,
        9,
        soc_LLS_SHAPER_REFRESH_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x04924924, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SHAPER_UNDERRUN_MONITOR_0_CFGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011500,
        0,
        3,
        soc_LLS_SHAPER_UNDERRUN_MONITOR_0_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SHAPER_UNDERRUN_MONITOR_1_CFGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011400,
        0,
        3,
        soc_LLS_SHAPER_UNDERRUN_MONITOR_0_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SHAPER_UNDERRUN_MONITOR_2_CFGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011300,
        0,
        3,
        soc_LLS_SHAPER_UNDERRUN_MONITOR_0_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SHAPER_UNDERRUN_MONITOR_3_CFGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011200,
        0,
        3,
        soc_LLS_SHAPER_UNDERRUN_MONITOR_0_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SHAPER_UNDERRUN_MONITOR_SEENr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2011600,
        0,
        8,
        soc_LLS_SHAPER_UNDERRUN_MONITOR_SEENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SOFT_RESETr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80001,
        0,
        1,
        soc_QMA_SW_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SOFT_RESET_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000100,
        0,
        1,
        soc_LLS_SOFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SOFT_RESET_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000000,
        0,
        1,
        soc_LLS_SOFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SPARE_REGS1r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2019600,
        0,
        1,
        soc_LLS_SPARE_REGS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SPARE_REGS2r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2019700,
        0,
        1,
        soc_LLS_SPARE_REGS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00b600,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00b300,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00b000,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00ad00,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_0Ar */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8003d,
        0,
        4,
        soc_LLS_SP_WERR_DYN_CHANGE_0Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_0A_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005400,
        0,
        6,
        soc_LLS_SP_WERR_DYN_CHANGE_0A_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_0A_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00b700,
        0,
        4,
        soc_LLS_SP_WERR_DYN_CHANGE_0A_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_0Br */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8003e,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_0B_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005500,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0B_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_0B_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00b800,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0B_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_0Cr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005600,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_0_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00b600,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_1Ar */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8003b,
        0,
        4,
        soc_LLS_SP_WERR_DYN_CHANGE_0Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_1A_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005100,
        0,
        6,
        soc_LLS_SP_WERR_DYN_CHANGE_0A_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_1A_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00b400,
        0,
        4,
        soc_LLS_SP_WERR_DYN_CHANGE_0A_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_1Br */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8003c,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_1B_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005200,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0B_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_1B_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00b500,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0B_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_1Cr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005300,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_1_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00b300,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_2Ar */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80039,
        0,
        4,
        soc_LLS_SP_WERR_DYN_CHANGE_0Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_2A_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004e00,
        0,
        6,
        soc_LLS_SP_WERR_DYN_CHANGE_0A_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_2A_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00b100,
        0,
        4,
        soc_LLS_SP_WERR_DYN_CHANGE_0A_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_2Br */
        soc_block_list[106],
        soc_genreg,
        1,
        0x8003a,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_2B_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004f00,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0B_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_2B_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00b200,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0B_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_2Cr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2005000,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_2_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00b000,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_3Ar */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80037,
        0,
        4,
        soc_LLS_SP_WERR_DYN_CHANGE_0Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_3A_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004b00,
        0,
        6,
        soc_LLS_SP_WERR_DYN_CHANGE_0A_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_3A_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00ae00,
        0,
        4,
        soc_LLS_SP_WERR_DYN_CHANGE_0A_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_3Br */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80038,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_3B_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004c00,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0B_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_3B_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00af00,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0B_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_3Cr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2004d00,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_LLS_SP_WERR_DYN_CHANGE_3_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a00ad00,
        0,
        1,
        soc_LLS_SP_WERR_DYN_CHANGE_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_TDM_AXP_SCHEDULINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001900,
        0,
        1,
        soc_LLS_TDM_AXP_SCHEDULINGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_TDM_CAL_CFGr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80012,
        0,
        5,
        soc_LLS_TDM_CAL_CFGr_fields,
        SOC_RESET_VAL_DEC(0x001f8000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_TDM_CAL_CFG_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001600,
        0,
        5,
        soc_LLS_TDM_CAL_CFG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x007e0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_TDM_CAL_CFG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001600,
        0,
        6,
        soc_LLS_TDM_CAL_CFG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x03f00000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_TDM_CAL_CFG_SWITCHr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80013,
        0,
        1,
        soc_LLS_TDM_CAL_CFG_SWITCHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_TDM_CAL_CFG_SWITCH_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2001700,
        0,
        1,
        soc_LLS_TDM_CAL_CFG_SWITCH_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_TDM_CAL_CFG_SWITCH_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001700,
        0,
        1,
        soc_LLS_TDM_CAL_CFG_SWITCH_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_TDM_OPPORTUNISTIC_SPACINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001a00,
        0,
        1,
        soc_LLS_TDM_OPPORTUNISTIC_SPACINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LLS_TDM_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001800,
        0,
        1,
        soc_LLS_TDM_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LLS_TREX2_DEBUG_ENABLEr */
        soc_block_list[106],
        soc_genreg,
        1,
        0x80000,
        0,
        1,
        soc_LLS_TREX2_DEBUG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LLS_TREX2_DEBUG_ENABLE_BCM56450_A0r */
        soc_block_list[106],
        soc_genreg,
        1,
        0x2000000,
        0,
        1,
        soc_LLS_TREX2_DEBUG_ENABLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LMEP_1_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80316,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LMEP_1_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2011400,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LMEP_1_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80317,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LMEP_1_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2011500,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LMEP_1_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80318,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LMEP_1_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2011600,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LMEP_COMMONr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000000,
        0,
        3,
        soc_LMEP_COMMONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LMEP_COMMON_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80010,
        0,
        1,
        soc_LMEP_COMMON_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LMEP_COMMON_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80011,
        0,
        4,
        soc_LMEP_COMMON_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_LMEP_COMMON_1_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80010,
        0,
        1,
        soc_LMEP_COMMON_1_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LMEP_COMMON_1_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8030d,
        0,
        1,
        soc_LMEP_COMMON_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_LMEP_COMMON_2_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80011,
        0,
        4,
        soc_LMEP_COMMON_2_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f0007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LMEP_COMMON_2_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80310,
        0,
        4,
        soc_LMEP_COMMON_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LMEP_COMMON_2_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8030e,
        0,
        4,
        soc_LMEP_COMMON_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LMEP_COMMON_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000e00,
        0,
        3,
        soc_LMEP_COMMON_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_LMEP_COMMON_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2000e00,
        0,
        3,
        soc_LMEP_COMMON_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_LMEP_COMMON_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x770c0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_LMEP_COMMON_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LMEP_DA_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010400,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LMEP_DA_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010500,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LMEP_DA_PDA_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2011200,
        0,
        1,
        soc_LMEP_DA_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_LMEP_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80101,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LMEP_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010200,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_LMEP_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010100,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LMEP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2011100,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LMEP_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80313,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_LMEP_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010200,
        0,
        3,
        soc_EGR_FP_COUNTER_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LMEP_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2010300,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_LMEP_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80102,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LMEP_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80314,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LMEP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2011200,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LMEP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80314,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LMEP_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80103,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LMEP_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80315,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LMEP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2011300,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LMEP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80315,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_LMEP_PDA_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2011100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_LMEP_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_LMEP_PDA_CONTROL_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2011100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_LMEP_PDA_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_LOADING_BAND_THRESHOLDr */
        soc_block_list[6],
        soc_genreg,
        7,
        0x6080061,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_LOADING_BAND_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOCALFIFORCILEVELr */
        soc_block_list[40],
        soc_genreg,
        1,
        0x2e6f,
        0,
        2,
        soc_LOCALFIFORCILEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOCALLY_GENERATED_ACLr */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3672,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_LOCALLY_GENERATED_ACLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOCALROUTECELLSCOUNTERr */
        soc_block_list[64],
        soc_genreg,
        1,
        0x3072,
        0,
        2,
        soc_LOCALROUTECELLSCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOCALTDMCELLSCOUNTERr */
        soc_block_list[59],
        soc_genreg,
        1,
        0x2cad,
        0,
        2,
        soc_LOCALTDMCELLSCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_CTRLr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000066,
        0,
        3,
        soc_LOCAL_SW_DISABLE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40001f00,
        0,
        3,
        soc_LOCAL_SW_DISABLE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000083,
        0,
        3,
        soc_LOCAL_SW_DISABLE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001f00,
        0,
        3,
        soc_LOCAL_SW_DISABLE_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56450_A0r */
        soc_block_list[6],
        soc_ppportreg,
        1,
        0x3c004400,
        0,
        3,
        soc_LOCAL_SW_DISABLE_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000066,
        0,
        3,
        soc_LOCAL_SW_DISABLE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56640_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x38000400,
        0,
        3,
        soc_LOCAL_SW_DISABLE_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000066,
        0,
        3,
        soc_LOCAL_SW_DISABLE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56840_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000666,
        0,
        3,
        soc_LOCAL_SW_DISABLE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56850_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44006600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_LOCAL_SW_DISABLE_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBMr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000048,
        0,
        1,
        soc_EPC_LINK_BMAP_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_64r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000048,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EPC_LINK_BMAP_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40001000,
        0,
        2,
        soc_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000068,
        0,
        2,
        soc_EPC_LINK_BMAP_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001000,
        0,
        2,
        soc_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56334_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000048,
        0,
        2,
        soc_EPC_LINK_BMAP_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000048,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_ILOCAL_SW_DISABLE_DEFAULT_PBM_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_BCM53314_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000136,
        0,
        1,
        soc_E2E_HOL_PBM_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000136,
        0,
        1,
        soc_EPC_LINK_BMAP_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_BCM56514_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000136,
        0,
        1,
        soc_EPC_LINK_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000048,
        0,
        1,
        soc_EPC_LINK_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00004b,
        0,
        1,
        soc_EPC_LINK_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100004b,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EPC_LINK_BMAP_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40001600,
        0,
        2,
        soc_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100006b,
        0,
        2,
        soc_EPC_LINK_BMAP_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001600,
        0,
        2,
        soc_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56334_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100004b,
        0,
        2,
        soc_EPC_LINK_BMAP_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00004b,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_ILOCAL_SW_DISABLE_DEFAULT_PBM_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080285,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d54,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e015400,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d55,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080286,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d55,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e015500,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d56,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080287,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d56,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e015600,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d57,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080282,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d51,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e015100,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d52,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080283,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d52,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e015200,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d53,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080284,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d53,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e015300,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d54,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_LOG_TO_PHY_PORT_MAPPINGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x86000,
        0,
        1,
        soc_LOG_TO_PHY_PORT_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LOG_TO_PHY_PORT_MAPPING_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x86000,
        0,
        1,
        soc_LOG_TO_PHY_PORT_MAPPING_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOOKUPCONTROLr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x621b,
        0,
        3,
        soc_LOOKUPCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOOKUPREPLYr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x621e,
        0,
        2,
        soc_LOOKUPREPLYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOOKUPREPLYDATAr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x621f,
        SOC_REG_FLAG_RO,
        1,
        soc_LOOKUPREPLYDATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOOKUPREPLYSEQNUMr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6221,
        SOC_REG_FLAG_RO,
        1,
        soc_LOOKUPREPLYSEQNUMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOOKUPSCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6215,
        0,
        1,
        soc_LOOKUPSCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOOPBACKENABLEREGISTERr */
        soc_block_list[41],
        soc_genreg,
        1,
        0x3c16,
        0,
        2,
        soc_LOOPBACKENABLEREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_LOPSTHr */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80940,
        0,
        2,
        soc_LOPSTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOSTCREDITQUEUENUMBERr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x341,
        0,
        4,
        soc_LOSTCREDITQUEUENUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x011f7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOWPRIORITYDQCQDEPTHCONFIG1r */
        soc_block_list[52],
        soc_genreg,
        1,
        0x308,
        0,
        2,
        soc_LOWPRIORITYDQCQDEPTHCONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOWPRIORITYDQCQDEPTHCONFIG2r */
        soc_block_list[52],
        soc_genreg,
        1,
        0x309,
        0,
        2,
        soc_LOWPRIORITYDQCQDEPTHCONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOWPRIORITYDQCQDEPTHCONFIG3r */
        soc_block_list[52],
        soc_genreg,
        1,
        0x30a,
        0,
        2,
        soc_LOWPRIORITYDQCQDEPTHCONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LOWPRIORITYDQCQDEPTHCONFIG4r */
        soc_block_list[52],
        soc_genreg,
        1,
        0x30b,
        0,
        2,
        soc_LOWPRIORITYDQCQDEPTHCONFIG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LPGLBRSCTONIFCLSBMAP_0r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x4655,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_LPGLBRSCTONIFCLSBMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LPGLBRSCTONIFCLSBMAP_1r */
        soc_block_list[43],
        soc_genreg,
        1,
        0x4657,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_LPGLBRSCTONIFCLSBMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LPMQUERYCNTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61b4,
        0,
        2,
        soc_LPMQUERYCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LPMQUERYCONFIGURATIONr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61b0,
        0,
        5,
        soc_LPMQUERYCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_LPM_MEMORY_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22010e00,
        0,
        6,
        soc_LPM_MEMORY_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_LPM_MEMORY_DBGCTRL_BCM56340_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x22012500,
        0,
        6,
        soc_LPM_MEMORY_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LPORT_ECC_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208012e,
        0,
        1,
        soc_EGR_INITBUF_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LPORT_ECC_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011b00,
        0,
        1,
        soc_IARB_HDR_ECC_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LPORT_ECC_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d1b,
        0,
        1,
        soc_IARB_HDR_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LPORT_ECC_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208012f,
        0,
        4,
        soc_IARB_HDR_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LPORT_ECC_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011c00,
        0,
        4,
        soc_PORT_TABLE_ECC_STATUS_NACKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LPORT_ECC_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d1c,
        0,
        4,
        soc_IARB_HDR_ECC_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_LPORT_ECC_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080130,
        0,
        4,
        soc_IARB_HDR_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_LPORT_ECC_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011d00,
        0,
        4,
        soc_PORT_TABLE_ECC_STATUS_NACKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_LPORT_ECC_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080d1d,
        0,
        4,
        soc_IARB_HDR_ECC_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LPORT_TABLE_ECC_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011000,
        0,
        1,
        soc_EGR_INITBUF_ECC_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LPORT_TABLE_ECC_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011100,
        0,
        4,
        soc_LPORT_TABLE_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LPORT_TABLE_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa011200,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_BANK_ACTIVEr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2002600,
        0,
        1,
        soc_LRA_BANK_ACTIVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_BUBBLEr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2001100,
        0,
        4,
        soc_LRA_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_BUBBLE_CNTr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2001d00,
        0,
        1,
        soc_LRA_BUBBLE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_BUBBLE_DATAr */
        soc_block_list[123],
        soc_genreg,
        8,
        0x2001200,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_BUBBLE_TIMER_CONFIGr */
        soc_block_list[123],
        soc_genreg,
        5,
        0x2000700,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_LRA_BUBBLE_TIMER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_CONFIG0r */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2000000,
        0,
        7,
        soc_LRA_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ff9e, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_CONFIG1r */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2000100,
        0,
        5,
        soc_LRA_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00401aa3, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_DEBUGr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2002500,
        0,
        2,
        soc_LRA_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_ECC_DEBUGr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2002100,
        0,
        3,
        soc_LRA_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_ECC_ERR_CORR_STATUSr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2001f00,
        0,
        2,
        soc_LRA_ECC_ERR_CORR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_ECC_ERR_UCOR_STATUSr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2002000,
        0,
        2,
        soc_LRA_ECC_ERR_CORR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_EPOCH_CONTROLr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2000400,
        0,
        2,
        soc_LRA_EPOCH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_EPOCH_COUNT0r */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2000300,
        0,
        1,
        soc_LRA_EPOCH_COUNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_EPOCH_COUNT1r */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2000200,
        0,
        1,
        soc_LRA_EPOCH_COUNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_EPOCH_TIMERr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2000c00,
        0,
        3,
        soc_LRA_EPOCH_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_ERRORr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2000f00,
        0,
        7,
        soc_LRA_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_ERROR_MASKr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2001000,
        0,
        7,
        soc_LRA_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_ERROR_STATUSr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2000e00,
        0,
        1,
        soc_LRA_ERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_EVENTr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2000500,
        0,
        4,
        soc_LRA_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_EVENT_MASKr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2000600,
        0,
        4,
        soc_LRA_EVENT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_PAR_ERR_STATUSr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2001e00,
        0,
        2,
        soc_LRA_PAR_ERR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_PD_ASSISTr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2002700,
        0,
        2,
        soc_LRA_PD_ASSISTr_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_RECEIVE_CNTr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2001a00,
        0,
        1,
        soc_LRA_BUBBLE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_RECIRC_CNTr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2001c00,
        0,
        1,
        soc_LRA_BUBBLE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_RESULT_TIMERr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2000d00,
        0,
        1,
        soc_LRA_RESULT_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_SER_EVENTr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2002200,
        0,
        6,
        soc_LRA_SER_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_SER_EVENT_MASKr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2002300,
        0,
        6,
        soc_LRA_SER_EVENT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_TMr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2002400,
        0,
        4,
        soc_LRA_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRA_TRANSMIT_CNTr */
        soc_block_list[123],
        soc_genreg,
        1,
        0x2001b00,
        0,
        1,
        soc_LRA_BUBBLE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_BUBBLE_TABLE_CONFIGr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2007900,
        0,
        2,
        soc_LRB_BUBBLE_TABLE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_BUBBLE_TABLE_TIMERr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2007a00,
        0,
        1,
        soc_LRB_BUBBLE_TABLE_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_BUBBLE_TABLE_TIMER_UPDATEr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2007b00,
        0,
        1,
        soc_LRB_BUBBLE_TABLE_TIMER_UPDATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_CONFIG0r */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2000000,
        0,
        1,
        soc_LRB_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_DEBUGr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2007c00,
        0,
        5,
        soc_LRB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_ECC_DEBUGr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2007f00,
        0,
        2,
        soc_LRB_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_ECC_ERR_CORR_STATUSr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2007d00,
        0,
        2,
        soc_LRA_ECC_ERR_CORR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_ECC_ERR_UCOR_STATUSr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2007e00,
        0,
        2,
        soc_LRA_ECC_ERR_CORR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_ERRORr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2000700,
        0,
        3,
        soc_LRB_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_ERROR_MASKr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2000800,
        0,
        3,
        soc_LRB_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_EVENTr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2000100,
        0,
        1,
        soc_LRB_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00008000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_EVENT_MASKr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2000200,
        0,
        1,
        soc_LRB_EVENT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00008000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_LIST_CONFIG0_REGr */
        soc_block_list[118],
        soc_genreg,
        20,
        0x2001300,
        SOC_REG_FLAG_ARRAY,
        7,
        soc_LRB_LIST_CONFIG0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_LIST_CONFIG1_REGr */
        soc_block_list[118],
        soc_genreg,
        20,
        0x2002700,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_LRB_LIST_CONFIG1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_LIST_CONFIG2_REGr */
        soc_block_list[118],
        soc_genreg,
        20,
        0x2003b00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_LRB_LIST_CONFIG2_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_LIST_CONFIG3_REGr */
        soc_block_list[118],
        soc_genreg,
        20,
        0x2004f00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_LRB_LIST_CONFIG3_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_LIST_CONFIG4_REGr */
        soc_block_list[118],
        soc_genreg,
        20,
        0x2006300,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_LRB_LIST_CONFIG4_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_LIST_DEQ_EVENTr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2000500,
        0,
        1,
        soc_LRB_LIST_DEQ_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_LIST_DEQ_EVENT_MASKr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2000600,
        0,
        1,
        soc_LRB_LIST_DEQ_EVENT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_LIST_ENQ_EVENTr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2000300,
        0,
        1,
        soc_LRB_LIST_ENQ_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_LIST_ENQ_EVENT_MASKr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2000400,
        0,
        1,
        soc_LRB_LIST_ENQ_EVENT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_PD_ASSISTr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2008400,
        0,
        2,
        soc_LRA_PD_ASSISTr_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_RESULT_RAM_INITr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2008300,
        0,
        8,
        soc_LRB_RESULT_RAM_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_SER_EVENTr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2008000,
        0,
        12,
        soc_LRB_SER_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_SER_EVENT_MASKr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2008100,
        0,
        12,
        soc_LRB_SER_EVENT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00001ffb, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_SHARED_DATAr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2007700,
        0,
        1,
        soc_CI_MEM_ACC_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_SHARED_DATA_ACCr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2007800,
        0,
        3,
        soc_LRB_SHARED_DATA_ACCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_SVP_SEM_CONFIGr */
        soc_block_list[118],
        soc_genreg,
        5,
        0x2000900,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_LRB_SVP_SEM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_SVP_SEM_UPDATEr */
        soc_block_list[118],
        soc_genreg,
        5,
        0x2000e00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_LRB_SVP_SEM_UPDATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_LRB_TMr */
        soc_block_list[118],
        soc_genreg,
        1,
        0x2008200,
        0,
        3,
        soc_LRB_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LSRACTIONPROFILEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60b0,
        0,
        11,
        soc_LSRACTIONPROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LSRELSPRANGEMAXr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60ad,
        0,
        1,
        soc_LSRELSPRANGEMAXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LSRELSPRANGEMINr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60ac,
        0,
        1,
        soc_LSRELSPRANGEMINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LSTQDRREADDATAr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x57b,
        0,
        1,
        soc_LSTQDRREADDATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_LSTRDDBUFFr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x9d6,
        0,
        3,
        soc_LSTRDDBUFFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x901fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_LWMCOSCELLSETLIMITr */
        soc_block_list[5],
        soc_portreg,
        8,
        0x30,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_LWMCOSCELLSETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00004100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        4,
        0x3c,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_LWMCOSCELLSETLIMIT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000c00c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xcd00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_LWMCOSCELLSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00044020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xcd,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_LWMCOSCELLSETLIMIT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00044020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0xcd00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_LWMCOSCELLSETLIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00044020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x27,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_LWMCOSCELLSETLIMIT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00011020, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x3c,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_LWMCOSCELLSETLIMIT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00044020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM56314_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x30,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_LWMCOSCELLSETLIMIT_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x001c0100, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM56514_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x30,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_LWMCOSCELLSETLIMIT_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00300100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

