

================================================================
== Vivado HLS Report for 'getVoltages'
================================================================
* Date:           Sat Jan 11 14:24:31 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.000|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    3|  5001|    3|  5001|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    2|  5000|         2|          -|          -| 1 ~ 2500 |    no    |
        +----------+-----+------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_22_i)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%V_SIZE_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %V_SIZE)"   --->   Operation 4 'read' 'V_SIZE_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input_V_data, [5 x i8]* @p_str918, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211, [1 x i8]* @p_str211, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.preheader.i" [modules/blockControl/blockControl.cpp:17]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_i = phi i27 [ %i_V, %0 ], [ 0, %entry ]"   --->   Operation 11 'phi' 'p_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_i = sext i27 %p_i to i32" [modules/blockControl/blockControl.cpp:17]   --->   Operation 12 'sext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.47ns)   --->   "%tmp_22_i = icmp slt i32 %tmp_i, %V_SIZE_read" [modules/blockControl/blockControl.cpp:17]   --->   Operation 13 'icmp' 'tmp_22_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_22_i, label %0, label %"getVoltages<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>.exit"" [modules/blockControl/blockControl.cpp:17]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %input_V_data)"   --->   Operation 15 'read' 'tmp_data' <Predicate = (tmp_22_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %tmp_data to i32" [modules/blockControl/blockControl.cpp:19]   --->   Operation 16 'trunc' 'tmp' <Predicate = (tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_4_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data, i32 32, i32 63)" [modules/blockControl/blockControl.cpp:19]   --->   Operation 17 'partselect' 'tmp_4_i' <Predicate = (tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.40ns)   --->   "%i_V = add i27 4, %p_i" [modules/blockControl/blockControl.cpp:17]   --->   Operation 18 'add' 'i_V' <Predicate = (tmp_22_i)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 19 'ret' <Predicate = (!tmp_22_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str749)" [modules/blockControl/blockControl.cpp:17]   --->   Operation 20 'specregionbegin' 'tmp_i_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2500, i32 0, [1 x i8]* @p_str345) nounwind" [modules/blockControl/blockControl.cpp:18]   --->   Operation 21 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_0 = bitcast i32 %tmp to float" [modules/blockControl/blockControl.cpp:19]   --->   Operation 22 'bitcast' 'tmp_data_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_1 = bitcast i32 %tmp_4_i to float" [modules/blockControl/blockControl.cpp:19]   --->   Operation 23 'bitcast' 'tmp_data_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_4 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %input_V_data)"   --->   Operation 24 'read' 'tmp_data_4' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i64 %tmp_data_4 to i32" [modules/blockControl/blockControl.cpp:23]   --->   Operation 25 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_2 = bitcast i32 %tmp_1 to float" [modules/blockControl/blockControl.cpp:23]   --->   Operation 26 'bitcast' 'tmp_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_8_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_4, i32 32, i32 63)" [modules/blockControl/blockControl.cpp:23]   --->   Operation 27 'partselect' 'tmp_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_3 = bitcast i32 %tmp_8_i to float" [modules/blockControl/blockControl.cpp:23]   --->   Operation 28 'bitcast' 'tmp_data_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @V_data_V_data_0, float* @V_data_V_data_1, float* @V_data_V_data_2, float* @V_data_V_data_3, float %tmp_data_0, float %tmp_data_1, float %tmp_data_2, float %tmp_data_3)" [modules/blockControl/blockControl.cpp:27]   --->   Operation 29 'write' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str749, i32 %tmp_i_20)" [modules/blockControl/blockControl.cpp:28]   --->   Operation 30 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader.i" [modules/blockControl/blockControl.cpp:17]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 4ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V', modules/blockControl/blockControl.cpp:17) [15]  (1.77 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', modules/blockControl/blockControl.cpp:17) [15]  (0 ns)
	'icmp' operation ('tmp_22_i', modules/blockControl/blockControl.cpp:17) [17]  (2.47 ns)

 <State 3>: 3ns
The critical path consists of the following:
	fifo write on port 'V_data_V_data_0' (modules/blockControl/blockControl.cpp:27) [32]  (3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
