
MPU6050_DMP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011e24  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ed8  08012010  08012010  00013010  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013ee8  08013ee8  00015270  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013ee8  08013ee8  00014ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013ef0  08013ef0  00015270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013ef0  08013ef0  00014ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013ef4  08013ef4  00014ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000270  20000000  08013ef8  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000708  20000270  08014168  00015270  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000978  08014168  00015978  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00015270  2**0
                  CONTENTS, READONLY
 12 .debug_info   000183cb  00000000  00000000  00015299  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004665  00000000  00000000  0002d664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001888  00000000  00000000  00031cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012eb  00000000  00000000  00033558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000235d3  00000000  00000000  00034843  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023516  00000000  00000000  00057e16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad464  00000000  00000000  0007b32c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00128790  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c2c  00000000  00000000  001287d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00130400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000270 	.word	0x20000270
 8000204:	00000000 	.word	0x00000000
 8000208:	08011ff4 	.word	0x08011ff4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000274 	.word	0x20000274
 8000224:	08011ff4 	.word	0x08011ff4

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	@ 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eae:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	@ 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	@ 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	@ 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_f2iz>:
 80011e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80011f0:	d30f      	bcc.n	8001212 <__aeabi_f2iz+0x2a>
 80011f2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80011f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011fa:	d90d      	bls.n	8001218 <__aeabi_f2iz+0x30>
 80011fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001200:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001204:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001208:	fa23 f002 	lsr.w	r0, r3, r2
 800120c:	bf18      	it	ne
 800120e:	4240      	negne	r0, r0
 8001210:	4770      	bx	lr
 8001212:	f04f 0000 	mov.w	r0, #0
 8001216:	4770      	bx	lr
 8001218:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800121c:	d101      	bne.n	8001222 <__aeabi_f2iz+0x3a>
 800121e:	0242      	lsls	r2, r0, #9
 8001220:	d105      	bne.n	800122e <__aeabi_f2iz+0x46>
 8001222:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001226:	bf08      	it	eq
 8001228:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800122c:	4770      	bx	lr
 800122e:	f04f 0000 	mov.w	r0, #0
 8001232:	4770      	bx	lr

08001234 <__aeabi_f2uiz>:
 8001234:	0042      	lsls	r2, r0, #1
 8001236:	d20e      	bcs.n	8001256 <__aeabi_f2uiz+0x22>
 8001238:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800123c:	d30b      	bcc.n	8001256 <__aeabi_f2uiz+0x22>
 800123e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001242:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001246:	d409      	bmi.n	800125c <__aeabi_f2uiz+0x28>
 8001248:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800124c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001250:	fa23 f002 	lsr.w	r0, r3, r2
 8001254:	4770      	bx	lr
 8001256:	f04f 0000 	mov.w	r0, #0
 800125a:	4770      	bx	lr
 800125c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001260:	d101      	bne.n	8001266 <__aeabi_f2uiz+0x32>
 8001262:	0242      	lsls	r2, r0, #9
 8001264:	d102      	bne.n	800126c <__aeabi_f2uiz+0x38>
 8001266:	f04f 30ff 	mov.w	r0, #4294967295
 800126a:	4770      	bx	lr
 800126c:	f04f 0000 	mov.w	r0, #0
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop

08001274 <__aeabi_ldivmod>:
 8001274:	b97b      	cbnz	r3, 8001296 <__aeabi_ldivmod+0x22>
 8001276:	b972      	cbnz	r2, 8001296 <__aeabi_ldivmod+0x22>
 8001278:	2900      	cmp	r1, #0
 800127a:	bfbe      	ittt	lt
 800127c:	2000      	movlt	r0, #0
 800127e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8001282:	e006      	blt.n	8001292 <__aeabi_ldivmod+0x1e>
 8001284:	bf08      	it	eq
 8001286:	2800      	cmpeq	r0, #0
 8001288:	bf1c      	itt	ne
 800128a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800128e:	f04f 30ff 	movne.w	r0, #4294967295
 8001292:	f000 b9f5 	b.w	8001680 <__aeabi_idiv0>
 8001296:	f1ad 0c08 	sub.w	ip, sp, #8
 800129a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800129e:	2900      	cmp	r1, #0
 80012a0:	db09      	blt.n	80012b6 <__aeabi_ldivmod+0x42>
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	db1a      	blt.n	80012dc <__aeabi_ldivmod+0x68>
 80012a6:	f000 f86b 	bl	8001380 <__udivmoddi4>
 80012aa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012b2:	b004      	add	sp, #16
 80012b4:	4770      	bx	lr
 80012b6:	4240      	negs	r0, r0
 80012b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012bc:	2b00      	cmp	r3, #0
 80012be:	db1b      	blt.n	80012f8 <__aeabi_ldivmod+0x84>
 80012c0:	f000 f85e 	bl	8001380 <__udivmoddi4>
 80012c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012cc:	b004      	add	sp, #16
 80012ce:	4240      	negs	r0, r0
 80012d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012d4:	4252      	negs	r2, r2
 80012d6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012da:	4770      	bx	lr
 80012dc:	4252      	negs	r2, r2
 80012de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012e2:	f000 f84d 	bl	8001380 <__udivmoddi4>
 80012e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012ee:	b004      	add	sp, #16
 80012f0:	4240      	negs	r0, r0
 80012f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012f6:	4770      	bx	lr
 80012f8:	4252      	negs	r2, r2
 80012fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012fe:	f000 f83f 	bl	8001380 <__udivmoddi4>
 8001302:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001306:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800130a:	b004      	add	sp, #16
 800130c:	4252      	negs	r2, r2
 800130e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001312:	4770      	bx	lr

08001314 <__aeabi_d2lz>:
 8001314:	b538      	push	{r3, r4, r5, lr}
 8001316:	2200      	movs	r2, #0
 8001318:	2300      	movs	r3, #0
 800131a:	4604      	mov	r4, r0
 800131c:	460d      	mov	r5, r1
 800131e:	f7ff fbb9 	bl	8000a94 <__aeabi_dcmplt>
 8001322:	b928      	cbnz	r0, 8001330 <__aeabi_d2lz+0x1c>
 8001324:	4620      	mov	r0, r4
 8001326:	4629      	mov	r1, r5
 8001328:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800132c:	f000 b80a 	b.w	8001344 <__aeabi_d2ulz>
 8001330:	4620      	mov	r0, r4
 8001332:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001336:	f000 f805 	bl	8001344 <__aeabi_d2ulz>
 800133a:	4240      	negs	r0, r0
 800133c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001340:	bd38      	pop	{r3, r4, r5, pc}
 8001342:	bf00      	nop

08001344 <__aeabi_d2ulz>:
 8001344:	b5d0      	push	{r4, r6, r7, lr}
 8001346:	2200      	movs	r2, #0
 8001348:	4b0b      	ldr	r3, [pc, #44]	@ (8001378 <__aeabi_d2ulz+0x34>)
 800134a:	4606      	mov	r6, r0
 800134c:	460f      	mov	r7, r1
 800134e:	f7ff f92f 	bl	80005b0 <__aeabi_dmul>
 8001352:	f7ff fc05 	bl	8000b60 <__aeabi_d2uiz>
 8001356:	4604      	mov	r4, r0
 8001358:	f7ff f8b0 	bl	80004bc <__aeabi_ui2d>
 800135c:	2200      	movs	r2, #0
 800135e:	4b07      	ldr	r3, [pc, #28]	@ (800137c <__aeabi_d2ulz+0x38>)
 8001360:	f7ff f926 	bl	80005b0 <__aeabi_dmul>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	4630      	mov	r0, r6
 800136a:	4639      	mov	r1, r7
 800136c:	f7fe ff68 	bl	8000240 <__aeabi_dsub>
 8001370:	f7ff fbf6 	bl	8000b60 <__aeabi_d2uiz>
 8001374:	4621      	mov	r1, r4
 8001376:	bdd0      	pop	{r4, r6, r7, pc}
 8001378:	3df00000 	.word	0x3df00000
 800137c:	41f00000 	.word	0x41f00000

08001380 <__udivmoddi4>:
 8001380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001384:	9d08      	ldr	r5, [sp, #32]
 8001386:	468e      	mov	lr, r1
 8001388:	4604      	mov	r4, r0
 800138a:	4688      	mov	r8, r1
 800138c:	2b00      	cmp	r3, #0
 800138e:	d14a      	bne.n	8001426 <__udivmoddi4+0xa6>
 8001390:	428a      	cmp	r2, r1
 8001392:	4617      	mov	r7, r2
 8001394:	d962      	bls.n	800145c <__udivmoddi4+0xdc>
 8001396:	fab2 f682 	clz	r6, r2
 800139a:	b14e      	cbz	r6, 80013b0 <__udivmoddi4+0x30>
 800139c:	f1c6 0320 	rsb	r3, r6, #32
 80013a0:	fa01 f806 	lsl.w	r8, r1, r6
 80013a4:	fa20 f303 	lsr.w	r3, r0, r3
 80013a8:	40b7      	lsls	r7, r6
 80013aa:	ea43 0808 	orr.w	r8, r3, r8
 80013ae:	40b4      	lsls	r4, r6
 80013b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80013b4:	fbb8 f1fe 	udiv	r1, r8, lr
 80013b8:	fa1f fc87 	uxth.w	ip, r7
 80013bc:	fb0e 8811 	mls	r8, lr, r1, r8
 80013c0:	fb01 f20c 	mul.w	r2, r1, ip
 80013c4:	0c23      	lsrs	r3, r4, #16
 80013c6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d909      	bls.n	80013e2 <__udivmoddi4+0x62>
 80013ce:	18fb      	adds	r3, r7, r3
 80013d0:	f101 30ff 	add.w	r0, r1, #4294967295
 80013d4:	f080 80eb 	bcs.w	80015ae <__udivmoddi4+0x22e>
 80013d8:	429a      	cmp	r2, r3
 80013da:	f240 80e8 	bls.w	80015ae <__udivmoddi4+0x22e>
 80013de:	3902      	subs	r1, #2
 80013e0:	443b      	add	r3, r7
 80013e2:	1a9a      	subs	r2, r3, r2
 80013e4:	fbb2 f0fe 	udiv	r0, r2, lr
 80013e8:	fb0e 2210 	mls	r2, lr, r0, r2
 80013ec:	fb00 fc0c 	mul.w	ip, r0, ip
 80013f0:	b2a3      	uxth	r3, r4
 80013f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80013f6:	459c      	cmp	ip, r3
 80013f8:	d909      	bls.n	800140e <__udivmoddi4+0x8e>
 80013fa:	18fb      	adds	r3, r7, r3
 80013fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8001400:	f080 80d7 	bcs.w	80015b2 <__udivmoddi4+0x232>
 8001404:	459c      	cmp	ip, r3
 8001406:	f240 80d4 	bls.w	80015b2 <__udivmoddi4+0x232>
 800140a:	443b      	add	r3, r7
 800140c:	3802      	subs	r0, #2
 800140e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001412:	2100      	movs	r1, #0
 8001414:	eba3 030c 	sub.w	r3, r3, ip
 8001418:	b11d      	cbz	r5, 8001422 <__udivmoddi4+0xa2>
 800141a:	2200      	movs	r2, #0
 800141c:	40f3      	lsrs	r3, r6
 800141e:	e9c5 3200 	strd	r3, r2, [r5]
 8001422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001426:	428b      	cmp	r3, r1
 8001428:	d905      	bls.n	8001436 <__udivmoddi4+0xb6>
 800142a:	b10d      	cbz	r5, 8001430 <__udivmoddi4+0xb0>
 800142c:	e9c5 0100 	strd	r0, r1, [r5]
 8001430:	2100      	movs	r1, #0
 8001432:	4608      	mov	r0, r1
 8001434:	e7f5      	b.n	8001422 <__udivmoddi4+0xa2>
 8001436:	fab3 f183 	clz	r1, r3
 800143a:	2900      	cmp	r1, #0
 800143c:	d146      	bne.n	80014cc <__udivmoddi4+0x14c>
 800143e:	4573      	cmp	r3, lr
 8001440:	d302      	bcc.n	8001448 <__udivmoddi4+0xc8>
 8001442:	4282      	cmp	r2, r0
 8001444:	f200 8108 	bhi.w	8001658 <__udivmoddi4+0x2d8>
 8001448:	1a84      	subs	r4, r0, r2
 800144a:	eb6e 0203 	sbc.w	r2, lr, r3
 800144e:	2001      	movs	r0, #1
 8001450:	4690      	mov	r8, r2
 8001452:	2d00      	cmp	r5, #0
 8001454:	d0e5      	beq.n	8001422 <__udivmoddi4+0xa2>
 8001456:	e9c5 4800 	strd	r4, r8, [r5]
 800145a:	e7e2      	b.n	8001422 <__udivmoddi4+0xa2>
 800145c:	2a00      	cmp	r2, #0
 800145e:	f000 8091 	beq.w	8001584 <__udivmoddi4+0x204>
 8001462:	fab2 f682 	clz	r6, r2
 8001466:	2e00      	cmp	r6, #0
 8001468:	f040 80a5 	bne.w	80015b6 <__udivmoddi4+0x236>
 800146c:	1a8a      	subs	r2, r1, r2
 800146e:	2101      	movs	r1, #1
 8001470:	0c03      	lsrs	r3, r0, #16
 8001472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001476:	b280      	uxth	r0, r0
 8001478:	b2bc      	uxth	r4, r7
 800147a:	fbb2 fcfe 	udiv	ip, r2, lr
 800147e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001486:	fb04 f20c 	mul.w	r2, r4, ip
 800148a:	429a      	cmp	r2, r3
 800148c:	d907      	bls.n	800149e <__udivmoddi4+0x11e>
 800148e:	18fb      	adds	r3, r7, r3
 8001490:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001494:	d202      	bcs.n	800149c <__udivmoddi4+0x11c>
 8001496:	429a      	cmp	r2, r3
 8001498:	f200 80e3 	bhi.w	8001662 <__udivmoddi4+0x2e2>
 800149c:	46c4      	mov	ip, r8
 800149e:	1a9b      	subs	r3, r3, r2
 80014a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80014a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80014a8:	fb02 f404 	mul.w	r4, r2, r4
 80014ac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80014b0:	429c      	cmp	r4, r3
 80014b2:	d907      	bls.n	80014c4 <__udivmoddi4+0x144>
 80014b4:	18fb      	adds	r3, r7, r3
 80014b6:	f102 30ff 	add.w	r0, r2, #4294967295
 80014ba:	d202      	bcs.n	80014c2 <__udivmoddi4+0x142>
 80014bc:	429c      	cmp	r4, r3
 80014be:	f200 80cd 	bhi.w	800165c <__udivmoddi4+0x2dc>
 80014c2:	4602      	mov	r2, r0
 80014c4:	1b1b      	subs	r3, r3, r4
 80014c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80014ca:	e7a5      	b.n	8001418 <__udivmoddi4+0x98>
 80014cc:	f1c1 0620 	rsb	r6, r1, #32
 80014d0:	408b      	lsls	r3, r1
 80014d2:	fa22 f706 	lsr.w	r7, r2, r6
 80014d6:	431f      	orrs	r7, r3
 80014d8:	fa2e fa06 	lsr.w	sl, lr, r6
 80014dc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80014e0:	fbba f8f9 	udiv	r8, sl, r9
 80014e4:	fa0e fe01 	lsl.w	lr, lr, r1
 80014e8:	fa20 f306 	lsr.w	r3, r0, r6
 80014ec:	fb09 aa18 	mls	sl, r9, r8, sl
 80014f0:	fa1f fc87 	uxth.w	ip, r7
 80014f4:	ea43 030e 	orr.w	r3, r3, lr
 80014f8:	fa00 fe01 	lsl.w	lr, r0, r1
 80014fc:	fb08 f00c 	mul.w	r0, r8, ip
 8001500:	0c1c      	lsrs	r4, r3, #16
 8001502:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001506:	42a0      	cmp	r0, r4
 8001508:	fa02 f201 	lsl.w	r2, r2, r1
 800150c:	d90a      	bls.n	8001524 <__udivmoddi4+0x1a4>
 800150e:	193c      	adds	r4, r7, r4
 8001510:	f108 3aff 	add.w	sl, r8, #4294967295
 8001514:	f080 809e 	bcs.w	8001654 <__udivmoddi4+0x2d4>
 8001518:	42a0      	cmp	r0, r4
 800151a:	f240 809b 	bls.w	8001654 <__udivmoddi4+0x2d4>
 800151e:	f1a8 0802 	sub.w	r8, r8, #2
 8001522:	443c      	add	r4, r7
 8001524:	1a24      	subs	r4, r4, r0
 8001526:	b298      	uxth	r0, r3
 8001528:	fbb4 f3f9 	udiv	r3, r4, r9
 800152c:	fb09 4413 	mls	r4, r9, r3, r4
 8001530:	fb03 fc0c 	mul.w	ip, r3, ip
 8001534:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001538:	45a4      	cmp	ip, r4
 800153a:	d909      	bls.n	8001550 <__udivmoddi4+0x1d0>
 800153c:	193c      	adds	r4, r7, r4
 800153e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001542:	f080 8085 	bcs.w	8001650 <__udivmoddi4+0x2d0>
 8001546:	45a4      	cmp	ip, r4
 8001548:	f240 8082 	bls.w	8001650 <__udivmoddi4+0x2d0>
 800154c:	3b02      	subs	r3, #2
 800154e:	443c      	add	r4, r7
 8001550:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001554:	eba4 040c 	sub.w	r4, r4, ip
 8001558:	fba0 8c02 	umull	r8, ip, r0, r2
 800155c:	4564      	cmp	r4, ip
 800155e:	4643      	mov	r3, r8
 8001560:	46e1      	mov	r9, ip
 8001562:	d364      	bcc.n	800162e <__udivmoddi4+0x2ae>
 8001564:	d061      	beq.n	800162a <__udivmoddi4+0x2aa>
 8001566:	b15d      	cbz	r5, 8001580 <__udivmoddi4+0x200>
 8001568:	ebbe 0203 	subs.w	r2, lr, r3
 800156c:	eb64 0409 	sbc.w	r4, r4, r9
 8001570:	fa04 f606 	lsl.w	r6, r4, r6
 8001574:	fa22 f301 	lsr.w	r3, r2, r1
 8001578:	431e      	orrs	r6, r3
 800157a:	40cc      	lsrs	r4, r1
 800157c:	e9c5 6400 	strd	r6, r4, [r5]
 8001580:	2100      	movs	r1, #0
 8001582:	e74e      	b.n	8001422 <__udivmoddi4+0xa2>
 8001584:	fbb1 fcf2 	udiv	ip, r1, r2
 8001588:	0c01      	lsrs	r1, r0, #16
 800158a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800158e:	b280      	uxth	r0, r0
 8001590:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001594:	463b      	mov	r3, r7
 8001596:	fbb1 f1f7 	udiv	r1, r1, r7
 800159a:	4638      	mov	r0, r7
 800159c:	463c      	mov	r4, r7
 800159e:	46b8      	mov	r8, r7
 80015a0:	46be      	mov	lr, r7
 80015a2:	2620      	movs	r6, #32
 80015a4:	eba2 0208 	sub.w	r2, r2, r8
 80015a8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80015ac:	e765      	b.n	800147a <__udivmoddi4+0xfa>
 80015ae:	4601      	mov	r1, r0
 80015b0:	e717      	b.n	80013e2 <__udivmoddi4+0x62>
 80015b2:	4610      	mov	r0, r2
 80015b4:	e72b      	b.n	800140e <__udivmoddi4+0x8e>
 80015b6:	f1c6 0120 	rsb	r1, r6, #32
 80015ba:	fa2e fc01 	lsr.w	ip, lr, r1
 80015be:	40b7      	lsls	r7, r6
 80015c0:	fa0e fe06 	lsl.w	lr, lr, r6
 80015c4:	fa20 f101 	lsr.w	r1, r0, r1
 80015c8:	ea41 010e 	orr.w	r1, r1, lr
 80015cc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80015d0:	fbbc f8fe 	udiv	r8, ip, lr
 80015d4:	b2bc      	uxth	r4, r7
 80015d6:	fb0e cc18 	mls	ip, lr, r8, ip
 80015da:	fb08 f904 	mul.w	r9, r8, r4
 80015de:	0c0a      	lsrs	r2, r1, #16
 80015e0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80015e4:	40b0      	lsls	r0, r6
 80015e6:	4591      	cmp	r9, r2
 80015e8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80015ec:	b280      	uxth	r0, r0
 80015ee:	d93e      	bls.n	800166e <__udivmoddi4+0x2ee>
 80015f0:	18ba      	adds	r2, r7, r2
 80015f2:	f108 3cff 	add.w	ip, r8, #4294967295
 80015f6:	d201      	bcs.n	80015fc <__udivmoddi4+0x27c>
 80015f8:	4591      	cmp	r9, r2
 80015fa:	d81f      	bhi.n	800163c <__udivmoddi4+0x2bc>
 80015fc:	eba2 0209 	sub.w	r2, r2, r9
 8001600:	fbb2 f9fe 	udiv	r9, r2, lr
 8001604:	fb09 f804 	mul.w	r8, r9, r4
 8001608:	fb0e 2a19 	mls	sl, lr, r9, r2
 800160c:	b28a      	uxth	r2, r1
 800160e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001612:	4542      	cmp	r2, r8
 8001614:	d229      	bcs.n	800166a <__udivmoddi4+0x2ea>
 8001616:	18ba      	adds	r2, r7, r2
 8001618:	f109 31ff 	add.w	r1, r9, #4294967295
 800161c:	d2c2      	bcs.n	80015a4 <__udivmoddi4+0x224>
 800161e:	4542      	cmp	r2, r8
 8001620:	d2c0      	bcs.n	80015a4 <__udivmoddi4+0x224>
 8001622:	f1a9 0102 	sub.w	r1, r9, #2
 8001626:	443a      	add	r2, r7
 8001628:	e7bc      	b.n	80015a4 <__udivmoddi4+0x224>
 800162a:	45c6      	cmp	lr, r8
 800162c:	d29b      	bcs.n	8001566 <__udivmoddi4+0x1e6>
 800162e:	ebb8 0302 	subs.w	r3, r8, r2
 8001632:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001636:	3801      	subs	r0, #1
 8001638:	46e1      	mov	r9, ip
 800163a:	e794      	b.n	8001566 <__udivmoddi4+0x1e6>
 800163c:	eba7 0909 	sub.w	r9, r7, r9
 8001640:	444a      	add	r2, r9
 8001642:	fbb2 f9fe 	udiv	r9, r2, lr
 8001646:	f1a8 0c02 	sub.w	ip, r8, #2
 800164a:	fb09 f804 	mul.w	r8, r9, r4
 800164e:	e7db      	b.n	8001608 <__udivmoddi4+0x288>
 8001650:	4603      	mov	r3, r0
 8001652:	e77d      	b.n	8001550 <__udivmoddi4+0x1d0>
 8001654:	46d0      	mov	r8, sl
 8001656:	e765      	b.n	8001524 <__udivmoddi4+0x1a4>
 8001658:	4608      	mov	r0, r1
 800165a:	e6fa      	b.n	8001452 <__udivmoddi4+0xd2>
 800165c:	443b      	add	r3, r7
 800165e:	3a02      	subs	r2, #2
 8001660:	e730      	b.n	80014c4 <__udivmoddi4+0x144>
 8001662:	f1ac 0c02 	sub.w	ip, ip, #2
 8001666:	443b      	add	r3, r7
 8001668:	e719      	b.n	800149e <__udivmoddi4+0x11e>
 800166a:	4649      	mov	r1, r9
 800166c:	e79a      	b.n	80015a4 <__udivmoddi4+0x224>
 800166e:	eba2 0209 	sub.w	r2, r2, r9
 8001672:	fbb2 f9fe 	udiv	r9, r2, lr
 8001676:	46c4      	mov	ip, r8
 8001678:	fb09 f804 	mul.w	r8, r9, r4
 800167c:	e7c4      	b.n	8001608 <__udivmoddi4+0x288>
 800167e:	bf00      	nop

08001680 <__aeabi_idiv0>:
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop

08001684 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8001688:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800168c:	23c8      	movs	r3, #200	@ 0xc8
 800168e:	4904      	ldr	r1, [pc, #16]	@ (80016a0 <dmp_load_motion_driver_firmware+0x1c>)
 8001690:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8001694:	f004 fe2a 	bl	80062ec <mpu_load_firmware>
 8001698:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800169a:	4618      	mov	r0, r3
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	08012640 	.word	0x08012640

080016a4 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b088      	sub	sp, #32
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 80016ae:	4a6e      	ldr	r2, [pc, #440]	@ (8001868 <dmp_set_orientation+0x1c4>)
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	6812      	ldr	r2, [r2, #0]
 80016b6:	4611      	mov	r1, r2
 80016b8:	8019      	strh	r1, [r3, #0]
 80016ba:	3302      	adds	r3, #2
 80016bc:	0c12      	lsrs	r2, r2, #16
 80016be:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 80016c0:	4a6a      	ldr	r2, [pc, #424]	@ (800186c <dmp_set_orientation+0x1c8>)
 80016c2:	f107 0310 	add.w	r3, r7, #16
 80016c6:	6812      	ldr	r2, [r2, #0]
 80016c8:	4611      	mov	r1, r2
 80016ca:	8019      	strh	r1, [r3, #0]
 80016cc:	3302      	adds	r3, #2
 80016ce:	0c12      	lsrs	r2, r2, #16
 80016d0:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 80016d2:	4a67      	ldr	r2, [pc, #412]	@ (8001870 <dmp_set_orientation+0x1cc>)
 80016d4:	f107 030c 	add.w	r3, r7, #12
 80016d8:	6812      	ldr	r2, [r2, #0]
 80016da:	4611      	mov	r1, r2
 80016dc:	8019      	strh	r1, [r3, #0]
 80016de:	3302      	adds	r3, #2
 80016e0:	0c12      	lsrs	r2, r2, #16
 80016e2:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 80016e4:	4a63      	ldr	r2, [pc, #396]	@ (8001874 <dmp_set_orientation+0x1d0>)
 80016e6:	f107 0308 	add.w	r3, r7, #8
 80016ea:	6812      	ldr	r2, [r2, #0]
 80016ec:	4611      	mov	r1, r2
 80016ee:	8019      	strh	r1, [r3, #0]
 80016f0:	3302      	adds	r3, #2
 80016f2:	0c12      	lsrs	r2, r2, #16
 80016f4:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 80016f6:	88fb      	ldrh	r3, [r7, #6]
 80016f8:	f003 0303 	and.w	r3, r3, #3
 80016fc:	3320      	adds	r3, #32
 80016fe:	443b      	add	r3, r7
 8001700:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001704:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8001706:	88fb      	ldrh	r3, [r7, #6]
 8001708:	08db      	lsrs	r3, r3, #3
 800170a:	b29b      	uxth	r3, r3
 800170c:	f003 0303 	and.w	r3, r3, #3
 8001710:	3320      	adds	r3, #32
 8001712:	443b      	add	r3, r7
 8001714:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001718:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	099b      	lsrs	r3, r3, #6
 800171e:	b29b      	uxth	r3, r3
 8001720:	f003 0303 	and.w	r3, r3, #3
 8001724:	3320      	adds	r3, #32
 8001726:	443b      	add	r3, r7
 8001728:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800172c:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 800172e:	88fb      	ldrh	r3, [r7, #6]
 8001730:	f003 0303 	and.w	r3, r3, #3
 8001734:	3320      	adds	r3, #32
 8001736:	443b      	add	r3, r7
 8001738:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800173c:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	08db      	lsrs	r3, r3, #3
 8001742:	b29b      	uxth	r3, r3
 8001744:	f003 0303 	and.w	r3, r3, #3
 8001748:	3320      	adds	r3, #32
 800174a:	443b      	add	r3, r7
 800174c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001750:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8001752:	88fb      	ldrh	r3, [r7, #6]
 8001754:	099b      	lsrs	r3, r3, #6
 8001756:	b29b      	uxth	r3, r3
 8001758:	f003 0303 	and.w	r3, r3, #3
 800175c:	3320      	adds	r3, #32
 800175e:	443b      	add	r3, r7
 8001760:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001764:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8001766:	f107 031c 	add.w	r3, r7, #28
 800176a:	461a      	mov	r2, r3
 800176c:	2103      	movs	r1, #3
 800176e:	f240 4026 	movw	r0, #1062	@ 0x426
 8001772:	f004 fd17 	bl	80061a4 <mpu_write_mem>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d002      	beq.n	8001782 <dmp_set_orientation+0xde>
        return -1;
 800177c:	f04f 33ff 	mov.w	r3, #4294967295
 8001780:	e06e      	b.n	8001860 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8001782:	f107 0318 	add.w	r3, r7, #24
 8001786:	461a      	mov	r2, r3
 8001788:	2103      	movs	r1, #3
 800178a:	f240 402a 	movw	r0, #1066	@ 0x42a
 800178e:	f004 fd09 	bl	80061a4 <mpu_write_mem>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d002      	beq.n	800179e <dmp_set_orientation+0xfa>
        return -1;
 8001798:	f04f 33ff 	mov.w	r3, #4294967295
 800179c:	e060      	b.n	8001860 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 800179e:	f107 031c 	add.w	r3, r7, #28
 80017a2:	f107 020c 	add.w	r2, r7, #12
 80017a6:	6812      	ldr	r2, [r2, #0]
 80017a8:	4611      	mov	r1, r2
 80017aa:	8019      	strh	r1, [r3, #0]
 80017ac:	3302      	adds	r3, #2
 80017ae:	0c12      	lsrs	r2, r2, #16
 80017b0:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 80017b2:	f107 0318 	add.w	r3, r7, #24
 80017b6:	f107 0208 	add.w	r2, r7, #8
 80017ba:	6812      	ldr	r2, [r2, #0]
 80017bc:	4611      	mov	r1, r2
 80017be:	8019      	strh	r1, [r3, #0]
 80017c0:	3302      	adds	r3, #2
 80017c2:	0c12      	lsrs	r2, r2, #16
 80017c4:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 80017c6:	88fb      	ldrh	r3, [r7, #6]
 80017c8:	f003 0304 	and.w	r3, r3, #4
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d009      	beq.n	80017e4 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 80017d0:	7f3b      	ldrb	r3, [r7, #28]
 80017d2:	f043 0301 	orr.w	r3, r3, #1
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 80017da:	7e3b      	ldrb	r3, [r7, #24]
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 80017e4:	88fb      	ldrh	r3, [r7, #6]
 80017e6:	f003 0320 	and.w	r3, r3, #32
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d009      	beq.n	8001802 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 80017ee:	7f7b      	ldrb	r3, [r7, #29]
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 80017f8:	7e7b      	ldrb	r3, [r7, #25]
 80017fa:	f043 0301 	orr.w	r3, r3, #1
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8001802:	88fb      	ldrh	r3, [r7, #6]
 8001804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001808:	2b00      	cmp	r3, #0
 800180a:	d009      	beq.n	8001820 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 800180c:	7fbb      	ldrb	r3, [r7, #30]
 800180e:	f043 0301 	orr.w	r3, r3, #1
 8001812:	b2db      	uxtb	r3, r3
 8001814:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 8001816:	7ebb      	ldrb	r3, [r7, #26]
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	b2db      	uxtb	r3, r3
 800181e:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8001820:	f107 031c 	add.w	r3, r7, #28
 8001824:	461a      	mov	r2, r3
 8001826:	2103      	movs	r1, #3
 8001828:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 800182c:	f004 fcba 	bl	80061a4 <mpu_write_mem>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d002      	beq.n	800183c <dmp_set_orientation+0x198>
        return -1;
 8001836:	f04f 33ff 	mov.w	r3, #4294967295
 800183a:	e011      	b.n	8001860 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 800183c:	f107 0318 	add.w	r3, r7, #24
 8001840:	461a      	mov	r2, r3
 8001842:	2103      	movs	r1, #3
 8001844:	f240 4031 	movw	r0, #1073	@ 0x431
 8001848:	f004 fcac 	bl	80061a4 <mpu_write_mem>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d002      	beq.n	8001858 <dmp_set_orientation+0x1b4>
        return -1;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
 8001856:	e003      	b.n	8001860 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 8001858:	4a07      	ldr	r2, [pc, #28]	@ (8001878 <dmp_set_orientation+0x1d4>)
 800185a:	88fb      	ldrh	r3, [r7, #6]
 800185c:	8113      	strh	r3, [r2, #8]
    return 0;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	3720      	adds	r7, #32
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	08012010 	.word	0x08012010
 800186c:	08012014 	.word	0x08012014
 8001870:	08012018 	.word	0x08012018
 8001874:	0801201c 	.word	0x0801201c
 8001878:	2000028c 	.word	0x2000028c

0800187c <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 800187c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001880:	b08c      	sub	sp, #48	@ 0x30
 8001882:	af00      	add	r7, sp, #0
 8001884:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8001886:	4b80      	ldr	r3, [pc, #512]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 8001888:	891b      	ldrh	r3, [r3, #8]
 800188a:	f003 0303 	and.w	r3, r3, #3
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	69fa      	ldr	r2, [r7, #28]
 8001892:	4413      	add	r3, r2
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 8001898:	4b7b      	ldr	r3, [pc, #492]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 800189a:	891b      	ldrh	r3, [r3, #8]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d002      	beq.n	80018aa <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 80018a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a6:	425b      	negs	r3, r3
 80018a8:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 80018aa:	4b77      	ldr	r3, [pc, #476]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 80018ac:	891b      	ldrh	r3, [r3, #8]
 80018ae:	08db      	lsrs	r3, r3, #3
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	f003 0303 	and.w	r3, r3, #3
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	69fa      	ldr	r2, [r7, #28]
 80018ba:	4413      	add	r3, r2
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 80018c0:	4b71      	ldr	r3, [pc, #452]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 80018c2:	891b      	ldrh	r3, [r3, #8]
 80018c4:	f003 0320 	and.w	r3, r3, #32
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d002      	beq.n	80018d2 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 80018cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ce:	425b      	negs	r3, r3
 80018d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 80018d2:	4b6d      	ldr	r3, [pc, #436]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 80018d4:	891b      	ldrh	r3, [r3, #8]
 80018d6:	099b      	lsrs	r3, r3, #6
 80018d8:	b29b      	uxth	r3, r3
 80018da:	f003 0303 	and.w	r3, r3, #3
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	69fa      	ldr	r2, [r7, #28]
 80018e2:	4413      	add	r3, r2
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 80018e8:	4b67      	ldr	r3, [pc, #412]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 80018ea:	891b      	ldrh	r3, [r3, #8]
 80018ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d002      	beq.n	80018fa <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 80018f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018f6:	425b      	negs	r3, r3
 80018f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 80018fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fc:	17da      	asrs	r2, r3, #31
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	617a      	str	r2, [r7, #20]
 8001902:	4b62      	ldr	r3, [pc, #392]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 8001904:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001908:	460a      	mov	r2, r1
 800190a:	fb03 f202 	mul.w	r2, r3, r2
 800190e:	2300      	movs	r3, #0
 8001910:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001914:	4601      	mov	r1, r0
 8001916:	fb01 f303 	mul.w	r3, r1, r3
 800191a:	4413      	add	r3, r2
 800191c:	4a5b      	ldr	r2, [pc, #364]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 800191e:	6939      	ldr	r1, [r7, #16]
 8001920:	fba1 ab02 	umull	sl, fp, r1, r2
 8001924:	445b      	add	r3, fp
 8001926:	469b      	mov	fp, r3
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	f04f 0300 	mov.w	r3, #0
 8001930:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8001934:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8001938:	ea4f 73ab 	mov.w	r3, fp, asr #30
 800193c:	4613      	mov	r3, r2
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8001940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001942:	17da      	asrs	r2, r3, #31
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	60fa      	str	r2, [r7, #12]
 8001948:	4b50      	ldr	r3, [pc, #320]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 800194a:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800194e:	465a      	mov	r2, fp
 8001950:	fb03 f202 	mul.w	r2, r3, r2
 8001954:	2300      	movs	r3, #0
 8001956:	4651      	mov	r1, sl
 8001958:	fb01 f303 	mul.w	r3, r1, r3
 800195c:	4413      	add	r3, r2
 800195e:	4a4b      	ldr	r2, [pc, #300]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 8001960:	4651      	mov	r1, sl
 8001962:	fba1 8902 	umull	r8, r9, r1, r2
 8001966:	444b      	add	r3, r9
 8001968:	4699      	mov	r9, r3
 800196a:	f04f 0200 	mov.w	r2, #0
 800196e:	f04f 0300 	mov.w	r3, #0
 8001972:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8001976:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 800197a:	ea4f 73a9 	mov.w	r3, r9, asr #30
 800197e:	4613      	mov	r3, r2
 8001980:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8001982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001984:	17da      	asrs	r2, r3, #31
 8001986:	603b      	str	r3, [r7, #0]
 8001988:	607a      	str	r2, [r7, #4]
 800198a:	4b40      	ldr	r3, [pc, #256]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 800198c:	e9d7 8900 	ldrd	r8, r9, [r7]
 8001990:	464a      	mov	r2, r9
 8001992:	fb03 f202 	mul.w	r2, r3, r2
 8001996:	2300      	movs	r3, #0
 8001998:	4641      	mov	r1, r8
 800199a:	fb01 f303 	mul.w	r3, r1, r3
 800199e:	4413      	add	r3, r2
 80019a0:	4a3a      	ldr	r2, [pc, #232]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 80019a2:	4641      	mov	r1, r8
 80019a4:	fba1 4502 	umull	r4, r5, r1, r2
 80019a8:	442b      	add	r3, r5
 80019aa:	461d      	mov	r5, r3
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	f04f 0300 	mov.w	r3, #0
 80019b4:	0fa2      	lsrs	r2, r4, #30
 80019b6:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 80019ba:	17ab      	asrs	r3, r5, #30
 80019bc:	4613      	mov	r3, r2
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 80019c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c2:	161b      	asrs	r3, r3, #24
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 80019ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019cc:	141b      	asrs	r3, r3, #16
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 80019d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d6:	121b      	asrs	r3, r3, #8
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 80019de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 80019e6:	f107 0320 	add.w	r3, r7, #32
 80019ea:	461a      	mov	r2, r3
 80019ec:	2104      	movs	r1, #4
 80019ee:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 80019f2:	f004 fbd7 	bl	80061a4 <mpu_write_mem>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d002      	beq.n	8001a02 <dmp_set_gyro_bias+0x186>
        return -1;
 80019fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001a00:	e03c      	b.n	8001a7c <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8001a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a04:	161b      	asrs	r3, r3, #24
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8001a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a0e:	141b      	asrs	r3, r3, #16
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8001a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a18:	121b      	asrs	r3, r3, #8
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8001a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8001a28:	f107 0320 	add.w	r3, r7, #32
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	2104      	movs	r1, #4
 8001a30:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 8001a34:	f004 fbb6 	bl	80061a4 <mpu_write_mem>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d002      	beq.n	8001a44 <dmp_set_gyro_bias+0x1c8>
        return -1;
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a42:	e01b      	b.n	8001a7c <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8001a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a46:	161b      	asrs	r3, r3, #24
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8001a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a50:	141b      	asrs	r3, r3, #16
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 8001a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a5a:	121b      	asrs	r3, r3, #8
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8001a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8001a6a:	f107 0320 	add.w	r3, r7, #32
 8001a6e:	461a      	mov	r2, r3
 8001a70:	2104      	movs	r1, #4
 8001a72:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 8001a76:	f004 fb95 	bl	80061a4 <mpu_write_mem>
 8001a7a:	4603      	mov	r3, r0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3730      	adds	r7, #48	@ 0x30
 8001a80:	46bd      	mov	sp, r7
 8001a82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a86:	bf00      	nop
 8001a88:	2000028c 	.word	0x2000028c
 8001a8c:	02cae309 	.word	0x02cae309

08001a90 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8001a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a94:	b094      	sub	sp, #80	@ 0x50
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 8001a9a:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f003 fab6 	bl	8005010 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8001aa4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	617a      	str	r2, [r7, #20]
 8001aae:	f04f 0200 	mov.w	r2, #0
 8001ab2:	f04f 0300 	mov.w	r3, #0
 8001ab6:	6979      	ldr	r1, [r7, #20]
 8001ab8:	03cb      	lsls	r3, r1, #15
 8001aba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001abe:	4684      	mov	ip, r0
 8001ac0:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 8001ac4:	4601      	mov	r1, r0
 8001ac6:	03ca      	lsls	r2, r1, #15
 8001ac8:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 8001acc:	4b71      	ldr	r3, [pc, #452]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001ace:	891b      	ldrh	r3, [r3, #8]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ad8:	4413      	add	r3, r2
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 8001ade:	4b6d      	ldr	r3, [pc, #436]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001ae0:	891b      	ldrh	r3, [r3, #8]
 8001ae2:	f003 0304 	and.w	r3, r3, #4
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d002      	beq.n	8001af0 <dmp_set_accel_bias+0x60>
        accel_bias_body[0] *= -1;
 8001aea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001aec:	425b      	negs	r3, r3
 8001aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8001af0:	4b68      	ldr	r3, [pc, #416]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001af2:	891b      	ldrh	r3, [r3, #8]
 8001af4:	08db      	lsrs	r3, r3, #3
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	f003 0303 	and.w	r3, r3, #3
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b00:	4413      	add	r3, r2
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 8001b06:	4b63      	ldr	r3, [pc, #396]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001b08:	891b      	ldrh	r3, [r3, #8]
 8001b0a:	f003 0320 	and.w	r3, r3, #32
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d002      	beq.n	8001b18 <dmp_set_accel_bias+0x88>
        accel_bias_body[1] *= -1;
 8001b12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b14:	425b      	negs	r3, r3
 8001b16:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8001b18:	4b5e      	ldr	r3, [pc, #376]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001b1a:	891b      	ldrh	r3, [r3, #8]
 8001b1c:	099b      	lsrs	r3, r3, #6
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	f003 0303 	and.w	r3, r3, #3
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b28:	4413      	add	r3, r2
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 8001b2e:	4b59      	ldr	r3, [pc, #356]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001b30:	891b      	ldrh	r3, [r3, #8]
 8001b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d002      	beq.n	8001b40 <dmp_set_accel_bias+0xb0>
        accel_bias_body[2] *= -1;
 8001b3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b3c:	425b      	negs	r3, r3
 8001b3e:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8001b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b42:	17da      	asrs	r2, r3, #31
 8001b44:	61bb      	str	r3, [r7, #24]
 8001b46:	61fa      	str	r2, [r7, #28]
 8001b48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b4a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b4e:	460a      	mov	r2, r1
 8001b50:	fb02 f203 	mul.w	r2, r2, r3
 8001b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b56:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001b5a:	4601      	mov	r1, r0
 8001b5c:	fb01 f303 	mul.w	r3, r1, r3
 8001b60:	4413      	add	r3, r2
 8001b62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001b64:	69b9      	ldr	r1, [r7, #24]
 8001b66:	fba2 ab01 	umull	sl, fp, r2, r1
 8001b6a:	445b      	add	r3, fp
 8001b6c:	469b      	mov	fp, r3
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	f04f 0300 	mov.w	r3, #0
 8001b76:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8001b7a:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8001b7e:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8001b82:	4613      	mov	r3, r2
 8001b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8001b86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b88:	17da      	asrs	r2, r3, #31
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	60fa      	str	r2, [r7, #12]
 8001b8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b90:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001b94:	465a      	mov	r2, fp
 8001b96:	fb02 f203 	mul.w	r2, r2, r3
 8001b9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b9c:	4651      	mov	r1, sl
 8001b9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ba2:	4413      	add	r3, r2
 8001ba4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001ba6:	4651      	mov	r1, sl
 8001ba8:	fba2 8901 	umull	r8, r9, r2, r1
 8001bac:	444b      	add	r3, r9
 8001bae:	4699      	mov	r9, r3
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	f04f 0300 	mov.w	r3, #0
 8001bb8:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8001bbc:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8001bc0:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8001bc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bca:	17da      	asrs	r2, r3, #31
 8001bcc:	603b      	str	r3, [r7, #0]
 8001bce:	607a      	str	r2, [r7, #4]
 8001bd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bd2:	e9d7 8900 	ldrd	r8, r9, [r7]
 8001bd6:	464a      	mov	r2, r9
 8001bd8:	fb02 f203 	mul.w	r2, r2, r3
 8001bdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bde:	4641      	mov	r1, r8
 8001be0:	fb01 f303 	mul.w	r3, r1, r3
 8001be4:	4413      	add	r3, r2
 8001be6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001be8:	4641      	mov	r1, r8
 8001bea:	fba2 4501 	umull	r4, r5, r2, r1
 8001bee:	442b      	add	r3, r5
 8001bf0:	461d      	mov	r5, r3
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	f04f 0300 	mov.w	r3, #0
 8001bfa:	0fa2      	lsrs	r2, r4, #30
 8001bfc:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8001c00:	17ab      	asrs	r3, r5, #30
 8001c02:	4613      	mov	r3, r2
 8001c04:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8001c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c08:	161b      	asrs	r3, r3, #24
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8001c10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c12:	141b      	asrs	r3, r3, #16
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8001c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c1c:	121b      	asrs	r3, r3, #8
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8001c24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8001c2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c2e:	161b      	asrs	r3, r3, #24
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 8001c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c38:	141b      	asrs	r3, r3, #16
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 8001c40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c42:	121b      	asrs	r3, r3, #8
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 8001c4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8001c52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c54:	161b      	asrs	r3, r3, #24
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8001c5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c5e:	141b      	asrs	r3, r3, #16
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8001c66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c68:	121b      	asrs	r3, r3, #8
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8001c70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8001c78:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	210c      	movs	r1, #12
 8001c80:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8001c84:	f004 fa8e 	bl	80061a4 <mpu_write_mem>
 8001c88:	4603      	mov	r3, r0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3750      	adds	r7, #80	@ 0x50
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c94:	2000028c 	.word	0x2000028c

08001c98 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b088      	sub	sp, #32
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8001ca2:	4a1f      	ldr	r2, [pc, #124]	@ (8001d20 <dmp_set_fifo_rate+0x88>)
 8001ca4:	f107 0310 	add.w	r3, r7, #16
 8001ca8:	ca07      	ldmia	r2, {r0, r1, r2}
 8001caa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8001cae:	88fb      	ldrh	r3, [r7, #6]
 8001cb0:	2bc8      	cmp	r3, #200	@ 0xc8
 8001cb2:	d902      	bls.n	8001cba <dmp_set_fifo_rate+0x22>
        return -1;
 8001cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb8:	e02e      	b.n	8001d18 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8001cba:	88fb      	ldrh	r3, [r7, #6]
 8001cbc:	22c8      	movs	r2, #200	@ 0xc8
 8001cbe:	fb92 f3f3 	sdiv	r3, r2, r3
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	3b01      	subs	r3, #1
 8001cc6:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8001cc8:	8bfb      	ldrh	r3, [r7, #30]
 8001cca:	0a1b      	lsrs	r3, r3, #8
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8001cd2:	8bfb      	ldrh	r3, [r7, #30]
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8001cd8:	f107 0308 	add.w	r3, r7, #8
 8001cdc:	461a      	mov	r2, r3
 8001cde:	2102      	movs	r1, #2
 8001ce0:	f240 2016 	movw	r0, #534	@ 0x216
 8001ce4:	f004 fa5e 	bl	80061a4 <mpu_write_mem>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d002      	beq.n	8001cf4 <dmp_set_fifo_rate+0x5c>
        return -1;
 8001cee:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf2:	e011      	b.n	8001d18 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8001cf4:	f107 0310 	add.w	r3, r7, #16
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	210c      	movs	r1, #12
 8001cfc:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8001d00:	f004 fa50 	bl	80061a4 <mpu_write_mem>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d002      	beq.n	8001d10 <dmp_set_fifo_rate+0x78>
        return -1;
 8001d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0e:	e003      	b.n	8001d18 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8001d10:	4a04      	ldr	r2, [pc, #16]	@ (8001d24 <dmp_set_fifo_rate+0x8c>)
 8001d12:	88fb      	ldrh	r3, [r7, #6]
 8001d14:	8193      	strh	r3, [r2, #12]
    return 0;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3720      	adds	r7, #32
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	08012020 	.word	0x08012020
 8001d24:	2000028c 	.word	0x2000028c

08001d28 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	460a      	mov	r2, r1
 8001d32:	71fb      	strb	r3, [r7, #7]
 8001d34:	4613      	mov	r3, r2
 8001d36:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d003      	beq.n	8001d4a <dmp_set_tap_thresh+0x22>
 8001d42:	88bb      	ldrh	r3, [r7, #4]
 8001d44:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8001d48:	d902      	bls.n	8001d50 <dmp_set_tap_thresh+0x28>
        return -1;
 8001d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4e:	e107      	b.n	8001f60 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8001d50:	88bb      	ldrh	r3, [r7, #4]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff f82a 	bl	8000dac <__aeabi_ui2f>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	4983      	ldr	r1, [pc, #524]	@ (8001f68 <dmp_set_tap_thresh+0x240>)
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff f931 	bl	8000fc4 <__aeabi_fdiv>
 8001d62:	4603      	mov	r3, r0
 8001d64:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8001d66:	f107 030b 	add.w	r3, r7, #11
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f002 ff6e 	bl	8004c4c <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8001d70:	7afb      	ldrb	r3, [r7, #11]
 8001d72:	3b02      	subs	r3, #2
 8001d74:	2b0e      	cmp	r3, #14
 8001d76:	d879      	bhi.n	8001e6c <dmp_set_tap_thresh+0x144>
 8001d78:	a201      	add	r2, pc, #4	@ (adr r2, 8001d80 <dmp_set_tap_thresh+0x58>)
 8001d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d7e:	bf00      	nop
 8001d80:	08001dbd 	.word	0x08001dbd
 8001d84:	08001e6d 	.word	0x08001e6d
 8001d88:	08001de9 	.word	0x08001de9
 8001d8c:	08001e6d 	.word	0x08001e6d
 8001d90:	08001e6d 	.word	0x08001e6d
 8001d94:	08001e6d 	.word	0x08001e6d
 8001d98:	08001e15 	.word	0x08001e15
 8001d9c:	08001e6d 	.word	0x08001e6d
 8001da0:	08001e6d 	.word	0x08001e6d
 8001da4:	08001e6d 	.word	0x08001e6d
 8001da8:	08001e6d 	.word	0x08001e6d
 8001dac:	08001e6d 	.word	0x08001e6d
 8001db0:	08001e6d 	.word	0x08001e6d
 8001db4:	08001e6d 	.word	0x08001e6d
 8001db8:	08001e41 	.word	0x08001e41
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8001dbc:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001dc0:	6938      	ldr	r0, [r7, #16]
 8001dc2:	f7ff f84b 	bl	8000e5c <__aeabi_fmul>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fa33 	bl	8001234 <__aeabi_f2uiz>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8001dd2:	4966      	ldr	r1, [pc, #408]	@ (8001f6c <dmp_set_tap_thresh+0x244>)
 8001dd4:	6938      	ldr	r0, [r7, #16]
 8001dd6:	f7ff f841 	bl	8000e5c <__aeabi_fmul>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff fa29 	bl	8001234 <__aeabi_f2uiz>
 8001de2:	4603      	mov	r3, r0
 8001de4:	82bb      	strh	r3, [r7, #20]
        break;
 8001de6:	e044      	b.n	8001e72 <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8001de8:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8001dec:	6938      	ldr	r0, [r7, #16]
 8001dee:	f7ff f835 	bl	8000e5c <__aeabi_fmul>
 8001df2:	4603      	mov	r3, r0
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fa1d 	bl	8001234 <__aeabi_f2uiz>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8001dfe:	495c      	ldr	r1, [pc, #368]	@ (8001f70 <dmp_set_tap_thresh+0x248>)
 8001e00:	6938      	ldr	r0, [r7, #16]
 8001e02:	f7ff f82b 	bl	8000e5c <__aeabi_fmul>
 8001e06:	4603      	mov	r3, r0
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fa13 	bl	8001234 <__aeabi_f2uiz>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	82bb      	strh	r3, [r7, #20]
        break;
 8001e12:	e02e      	b.n	8001e72 <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8001e14:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8001e18:	6938      	ldr	r0, [r7, #16]
 8001e1a:	f7ff f81f 	bl	8000e5c <__aeabi_fmul>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff fa07 	bl	8001234 <__aeabi_f2uiz>
 8001e26:	4603      	mov	r3, r0
 8001e28:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8001e2a:	4952      	ldr	r1, [pc, #328]	@ (8001f74 <dmp_set_tap_thresh+0x24c>)
 8001e2c:	6938      	ldr	r0, [r7, #16]
 8001e2e:	f7ff f815 	bl	8000e5c <__aeabi_fmul>
 8001e32:	4603      	mov	r3, r0
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff f9fd 	bl	8001234 <__aeabi_f2uiz>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	82bb      	strh	r3, [r7, #20]
        break;
 8001e3e:	e018      	b.n	8001e72 <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8001e40:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8001e44:	6938      	ldr	r0, [r7, #16]
 8001e46:	f7ff f809 	bl	8000e5c <__aeabi_fmul>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff f9f1 	bl	8001234 <__aeabi_f2uiz>
 8001e52:	4603      	mov	r3, r0
 8001e54:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8001e56:	4948      	ldr	r1, [pc, #288]	@ (8001f78 <dmp_set_tap_thresh+0x250>)
 8001e58:	6938      	ldr	r0, [r7, #16]
 8001e5a:	f7fe ffff 	bl	8000e5c <__aeabi_fmul>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff f9e7 	bl	8001234 <__aeabi_f2uiz>
 8001e66:	4603      	mov	r3, r0
 8001e68:	82bb      	strh	r3, [r7, #20]
        break;
 8001e6a:	e002      	b.n	8001e72 <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8001e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e70:	e076      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8001e72:	8afb      	ldrh	r3, [r7, #22]
 8001e74:	0a1b      	lsrs	r3, r3, #8
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8001e7c:	8afb      	ldrh	r3, [r7, #22]
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8001e82:	8abb      	ldrh	r3, [r7, #20]
 8001e84:	0a1b      	lsrs	r3, r3, #8
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8001e8c:	8abb      	ldrh	r3, [r7, #20]
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d01c      	beq.n	8001ed6 <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8001e9c:	f107 030c 	add.w	r3, r7, #12
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	2102      	movs	r1, #2
 8001ea4:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8001ea8:	f004 f97c 	bl	80061a4 <mpu_write_mem>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d002      	beq.n	8001eb8 <dmp_set_tap_thresh+0x190>
            return -1;
 8001eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb6:	e053      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8001eb8:	f107 030c 	add.w	r3, r7, #12
 8001ebc:	3302      	adds	r3, #2
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	2102      	movs	r1, #2
 8001ec2:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8001ec6:	f004 f96d 	bl	80061a4 <mpu_write_mem>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d002      	beq.n	8001ed6 <dmp_set_tap_thresh+0x1ae>
            return -1;
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed4:	e044      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	f003 0302 	and.w	r3, r3, #2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d01c      	beq.n	8001f1a <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8001ee0:	f107 030c 	add.w	r3, r7, #12
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	2102      	movs	r1, #2
 8001ee8:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8001eec:	f004 f95a 	bl	80061a4 <mpu_write_mem>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d002      	beq.n	8001efc <dmp_set_tap_thresh+0x1d4>
            return -1;
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8001efa:	e031      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8001efc:	f107 030c 	add.w	r3, r7, #12
 8001f00:	3302      	adds	r3, #2
 8001f02:	461a      	mov	r2, r3
 8001f04:	2102      	movs	r1, #2
 8001f06:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8001f0a:	f004 f94b 	bl	80061a4 <mpu_write_mem>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d002      	beq.n	8001f1a <dmp_set_tap_thresh+0x1f2>
            return -1;
 8001f14:	f04f 33ff 	mov.w	r3, #4294967295
 8001f18:	e022      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	f003 0304 	and.w	r3, r3, #4
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d01c      	beq.n	8001f5e <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8001f24:	f107 030c 	add.w	r3, r7, #12
 8001f28:	461a      	mov	r2, r3
 8001f2a:	2102      	movs	r1, #2
 8001f2c:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8001f30:	f004 f938 	bl	80061a4 <mpu_write_mem>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d002      	beq.n	8001f40 <dmp_set_tap_thresh+0x218>
            return -1;
 8001f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3e:	e00f      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	3302      	adds	r3, #2
 8001f46:	461a      	mov	r2, r3
 8001f48:	2102      	movs	r1, #2
 8001f4a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001f4e:	f004 f929 	bl	80061a4 <mpu_write_mem>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d002      	beq.n	8001f5e <dmp_set_tap_thresh+0x236>
            return -1;
 8001f58:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5c:	e000      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3718      	adds	r7, #24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	43480000 	.word	0x43480000
 8001f6c:	46400000 	.word	0x46400000
 8001f70:	45c00000 	.word	0x45c00000
 8001f74:	45400000 	.word	0x45400000
 8001f78:	44c00000 	.word	0x44c00000

08001f7c <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8001f86:	2300      	movs	r3, #0
 8001f88:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d004      	beq.n	8001f9e <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8001f94:	7bfb      	ldrb	r3, [r7, #15]
 8001f96:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d004      	beq.n	8001fb2 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	f043 030c 	orr.w	r3, r3, #12
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d004      	beq.n	8001fc6 <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
 8001fbe:	f043 0303 	orr.w	r3, r3, #3
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8001fc6:	f107 030f 	add.w	r3, r7, #15
 8001fca:	461a      	mov	r2, r3
 8001fcc:	2101      	movs	r1, #1
 8001fce:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8001fd2:	f004 f8e7 	bl	80061a4 <mpu_write_mem>
 8001fd6:	4603      	mov	r3, r0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d102      	bne.n	8001ff6 <dmp_set_tap_count+0x16>
        min_taps = 1;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	71fb      	strb	r3, [r7, #7]
 8001ff4:	e004      	b.n	8002000 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	2b04      	cmp	r3, #4
 8001ffa:	d901      	bls.n	8002000 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8001ffc:	2304      	movs	r3, #4
 8001ffe:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	3b01      	subs	r3, #1
 8002004:	b2db      	uxtb	r3, r3
 8002006:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8002008:	f107 030f 	add.w	r3, r7, #15
 800200c:	461a      	mov	r2, r3
 800200e:	2101      	movs	r1, #1
 8002010:	f240 104f 	movw	r0, #335	@ 0x14f
 8002014:	f004 f8c6 	bl	80061a4 <mpu_write_mem>
 8002018:	4603      	mov	r3, r0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800202e:	88fb      	ldrh	r3, [r7, #6]
 8002030:	4a0c      	ldr	r2, [pc, #48]	@ (8002064 <dmp_set_tap_time+0x40>)
 8002032:	fba2 2303 	umull	r2, r3, r2, r3
 8002036:	089b      	lsrs	r3, r3, #2
 8002038:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800203a:	89fb      	ldrh	r3, [r7, #14]
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	b29b      	uxth	r3, r3
 8002040:	b2db      	uxtb	r3, r3
 8002042:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8002044:	89fb      	ldrh	r3, [r7, #14]
 8002046:	b2db      	uxtb	r3, r3
 8002048:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 800204a:	f107 030c 	add.w	r3, r7, #12
 800204e:	461a      	mov	r2, r3
 8002050:	2102      	movs	r1, #2
 8002052:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8002056:	f004 f8a5 	bl	80061a4 <mpu_write_mem>
 800205a:	4603      	mov	r3, r0
}
 800205c:	4618      	mov	r0, r3
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	cccccccd 	.word	0xcccccccd

08002068 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	4a0c      	ldr	r2, [pc, #48]	@ (80020a8 <dmp_set_tap_time_multi+0x40>)
 8002076:	fba2 2303 	umull	r2, r3, r2, r3
 800207a:	089b      	lsrs	r3, r3, #2
 800207c:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800207e:	89fb      	ldrh	r3, [r7, #14]
 8002080:	0a1b      	lsrs	r3, r3, #8
 8002082:	b29b      	uxth	r3, r3
 8002084:	b2db      	uxtb	r3, r3
 8002086:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8002088:	89fb      	ldrh	r3, [r7, #14]
 800208a:	b2db      	uxtb	r3, r3
 800208c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 800208e:	f107 030c 	add.w	r3, r7, #12
 8002092:	461a      	mov	r2, r3
 8002094:	2102      	movs	r1, #2
 8002096:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 800209a:	f004 f883 	bl	80061a4 <mpu_write_mem>
 800209e:	4603      	mov	r3, r0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	cccccccd 	.word	0xcccccccd

080020ac <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	460b      	mov	r3, r1
 80020b6:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a13      	ldr	r2, [pc, #76]	@ (8002108 <dmp_set_shake_reject_thresh+0x5c>)
 80020bc:	fb82 1203 	smull	r1, r2, r2, r3
 80020c0:	1192      	asrs	r2, r2, #6
 80020c2:	17db      	asrs	r3, r3, #31
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	887a      	ldrh	r2, [r7, #2]
 80020c8:	fb02 f303 	mul.w	r3, r2, r3
 80020cc:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	161b      	asrs	r3, r3, #24
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	141b      	asrs	r3, r3, #16
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	121b      	asrs	r3, r3, #8
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 80020ec:	f107 0308 	add.w	r3, r7, #8
 80020f0:	461a      	mov	r2, r3
 80020f2:	2104      	movs	r1, #4
 80020f4:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 80020f8:	f004 f854 	bl	80061a4 <mpu_write_mem>
 80020fc:	4603      	mov	r3, r0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	10624dd3 	.word	0x10624dd3

0800210c <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8002116:	88fb      	ldrh	r3, [r7, #6]
 8002118:	4a0c      	ldr	r2, [pc, #48]	@ (800214c <dmp_set_shake_reject_time+0x40>)
 800211a:	fba2 2303 	umull	r2, r3, r2, r3
 800211e:	089b      	lsrs	r3, r3, #2
 8002120:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8002122:	88fb      	ldrh	r3, [r7, #6]
 8002124:	0a1b      	lsrs	r3, r3, #8
 8002126:	b29b      	uxth	r3, r3
 8002128:	b2db      	uxtb	r3, r3
 800212a:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800212c:	88fb      	ldrh	r3, [r7, #6]
 800212e:	b2db      	uxtb	r3, r3
 8002130:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8002132:	f107 030c 	add.w	r3, r7, #12
 8002136:	461a      	mov	r2, r3
 8002138:	2102      	movs	r1, #2
 800213a:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 800213e:	f004 f831 	bl	80061a4 <mpu_write_mem>
 8002142:	4603      	mov	r3, r0
}
 8002144:	4618      	mov	r0, r3
 8002146:	3710      	adds	r7, #16
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	cccccccd 	.word	0xcccccccd

08002150 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800215a:	88fb      	ldrh	r3, [r7, #6]
 800215c:	4a0c      	ldr	r2, [pc, #48]	@ (8002190 <dmp_set_shake_reject_timeout+0x40>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	089b      	lsrs	r3, r3, #2
 8002164:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8002166:	88fb      	ldrh	r3, [r7, #6]
 8002168:	0a1b      	lsrs	r3, r3, #8
 800216a:	b29b      	uxth	r3, r3
 800216c:	b2db      	uxtb	r3, r3
 800216e:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8002170:	88fb      	ldrh	r3, [r7, #6]
 8002172:	b2db      	uxtb	r3, r3
 8002174:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8002176:	f107 030c 	add.w	r3, r7, #12
 800217a:	461a      	mov	r2, r3
 800217c:	2102      	movs	r1, #2
 800217e:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8002182:	f004 f80f 	bl	80061a4 <mpu_write_mem>
 8002186:	4603      	mov	r3, r0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	cccccccd 	.word	0xcccccccd

08002194 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 800219e:	2302      	movs	r3, #2
 80021a0:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 80021a2:	23ca      	movs	r3, #202	@ 0xca
 80021a4:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 80021a6:	23e3      	movs	r3, #227	@ 0xe3
 80021a8:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 80021aa:	2309      	movs	r3, #9
 80021ac:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 80021ae:	f107 030c 	add.w	r3, r7, #12
 80021b2:	461a      	mov	r2, r3
 80021b4:	2104      	movs	r1, #4
 80021b6:	2068      	movs	r0, #104	@ 0x68
 80021b8:	f003 fff4 	bl	80061a4 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 80021bc:	23a3      	movs	r3, #163	@ 0xa3
 80021be:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80021c0:	88fb      	ldrh	r3, [r7, #6]
 80021c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d006      	beq.n	80021d8 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 80021ca:	23c0      	movs	r3, #192	@ 0xc0
 80021cc:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 80021ce:	23c8      	movs	r3, #200	@ 0xc8
 80021d0:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 80021d2:	23c2      	movs	r3, #194	@ 0xc2
 80021d4:	73fb      	strb	r3, [r7, #15]
 80021d6:	e005      	b.n	80021e4 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 80021d8:	23a3      	movs	r3, #163	@ 0xa3
 80021da:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 80021dc:	23a3      	movs	r3, #163	@ 0xa3
 80021de:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 80021e0:	23a3      	movs	r3, #163	@ 0xa3
 80021e2:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80021e4:	88fb      	ldrh	r3, [r7, #6]
 80021e6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d006      	beq.n	80021fc <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 80021ee:	23c4      	movs	r3, #196	@ 0xc4
 80021f0:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 80021f2:	23cc      	movs	r3, #204	@ 0xcc
 80021f4:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 80021f6:	23c6      	movs	r3, #198	@ 0xc6
 80021f8:	74bb      	strb	r3, [r7, #18]
 80021fa:	e005      	b.n	8002208 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 80021fc:	23a3      	movs	r3, #163	@ 0xa3
 80021fe:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8002200:	23a3      	movs	r3, #163	@ 0xa3
 8002202:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8002204:	23a3      	movs	r3, #163	@ 0xa3
 8002206:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8002208:	23a3      	movs	r3, #163	@ 0xa3
 800220a:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 800220c:	23a3      	movs	r3, #163	@ 0xa3
 800220e:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8002210:	23a3      	movs	r3, #163	@ 0xa3
 8002212:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8002214:	f107 030c 	add.w	r3, r7, #12
 8002218:	461a      	mov	r2, r3
 800221a:	210a      	movs	r1, #10
 800221c:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8002220:	f003 ffc0 	bl	80061a4 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d002      	beq.n	8002234 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 800222e:	2320      	movs	r3, #32
 8002230:	733b      	strb	r3, [r7, #12]
 8002232:	e001      	b.n	8002238 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8002234:	23d8      	movs	r3, #216	@ 0xd8
 8002236:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8002238:	f107 030c 	add.w	r3, r7, #12
 800223c:	461a      	mov	r2, r3
 800223e:	2101      	movs	r1, #1
 8002240:	f640 20b6 	movw	r0, #2742	@ 0xab6
 8002244:	f003 ffae 	bl	80061a4 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8002248:	88fb      	ldrh	r3, [r7, #6]
 800224a:	f003 0320 	and.w	r3, r3, #32
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8002252:	2001      	movs	r0, #1
 8002254:	f000 f8c6 	bl	80023e4 <dmp_enable_gyro_cal>
 8002258:	e002      	b.n	8002260 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 800225a:	2000      	movs	r0, #0
 800225c:	f000 f8c2 	bl	80023e4 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8002260:	88fb      	ldrh	r3, [r7, #6]
 8002262:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002266:	2b00      	cmp	r3, #0
 8002268:	d01d      	beq.n	80022a6 <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002270:	2b00      	cmp	r3, #0
 8002272:	d008      	beq.n	8002286 <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8002274:	23b2      	movs	r3, #178	@ 0xb2
 8002276:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8002278:	238b      	movs	r3, #139	@ 0x8b
 800227a:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 800227c:	23b6      	movs	r3, #182	@ 0xb6
 800227e:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8002280:	239b      	movs	r3, #155	@ 0x9b
 8002282:	73fb      	strb	r3, [r7, #15]
 8002284:	e007      	b.n	8002296 <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 8002286:	23b0      	movs	r3, #176	@ 0xb0
 8002288:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 800228a:	2380      	movs	r3, #128	@ 0x80
 800228c:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 800228e:	23b4      	movs	r3, #180	@ 0xb4
 8002290:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 8002292:	2390      	movs	r3, #144	@ 0x90
 8002294:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 8002296:	f107 030c 	add.w	r3, r7, #12
 800229a:	461a      	mov	r2, r3
 800229c:	2104      	movs	r1, #4
 800229e:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 80022a2:	f003 ff7f 	bl	80061a4 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d025      	beq.n	80022fc <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 80022b0:	23f8      	movs	r3, #248	@ 0xf8
 80022b2:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80022b4:	f107 030c 	add.w	r3, r7, #12
 80022b8:	461a      	mov	r2, r3
 80022ba:	2101      	movs	r1, #1
 80022bc:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 80022c0:	f003 ff70 	bl	80061a4 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 80022c4:	21fa      	movs	r1, #250	@ 0xfa
 80022c6:	2007      	movs	r0, #7
 80022c8:	f7ff fd2e 	bl	8001d28 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 80022cc:	2007      	movs	r0, #7
 80022ce:	f7ff fe55 	bl	8001f7c <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 80022d2:	2001      	movs	r0, #1
 80022d4:	f7ff fe84 	bl	8001fe0 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 80022d8:	2064      	movs	r0, #100	@ 0x64
 80022da:	f7ff fea3 	bl	8002024 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 80022de:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022e2:	f7ff fec1 	bl	8002068 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 80022e6:	21c8      	movs	r1, #200	@ 0xc8
 80022e8:	483c      	ldr	r0, [pc, #240]	@ (80023dc <dmp_enable_feature+0x248>)
 80022ea:	f7ff fedf 	bl	80020ac <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 80022ee:	2028      	movs	r0, #40	@ 0x28
 80022f0:	f7ff ff0c 	bl	800210c <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 80022f4:	200a      	movs	r0, #10
 80022f6:	f7ff ff2b 	bl	8002150 <dmp_set_shake_reject_timeout>
 80022fa:	e009      	b.n	8002310 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 80022fc:	23d8      	movs	r3, #216	@ 0xd8
 80022fe:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8002300:	f107 030c 	add.w	r3, r7, #12
 8002304:	461a      	mov	r2, r3
 8002306:	2101      	movs	r1, #1
 8002308:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 800230c:	f003 ff4a 	bl	80061a4 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8002310:	88fb      	ldrh	r3, [r7, #6]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d002      	beq.n	8002320 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 800231a:	23d9      	movs	r3, #217	@ 0xd9
 800231c:	733b      	strb	r3, [r7, #12]
 800231e:	e001      	b.n	8002324 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8002320:	23d8      	movs	r3, #216	@ 0xd8
 8002322:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8002324:	f107 030c 	add.w	r3, r7, #12
 8002328:	461a      	mov	r2, r3
 800232a:	2101      	movs	r1, #1
 800232c:	f240 703d 	movw	r0, #1853	@ 0x73d
 8002330:	f003 ff38 	bl	80061a4 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 8002334:	88fb      	ldrh	r3, [r7, #6]
 8002336:	f003 0304 	and.w	r3, r3, #4
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 800233e:	2001      	movs	r0, #1
 8002340:	f000 f880 	bl	8002444 <dmp_enable_lp_quat>
 8002344:	e002      	b.n	800234c <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 8002346:	2000      	movs	r0, #0
 8002348:	f000 f87c 	bl	8002444 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 800234c:	88fb      	ldrh	r3, [r7, #6]
 800234e:	f003 0310 	and.w	r3, r3, #16
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 8002356:	2001      	movs	r0, #1
 8002358:	f000 f89b 	bl	8002492 <dmp_enable_6x_lp_quat>
 800235c:	e002      	b.n	8002364 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 800235e:	2000      	movs	r0, #0
 8002360:	f000 f897 	bl	8002492 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8002364:	88fb      	ldrh	r3, [r7, #6]
 8002366:	f043 0308 	orr.w	r3, r3, #8
 800236a:	b29a      	uxth	r2, r3
 800236c:	4b1c      	ldr	r3, [pc, #112]	@ (80023e0 <dmp_enable_feature+0x24c>)
 800236e:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8002370:	f002 fae6 	bl	8004940 <mpu_reset_fifo>

    dmp.packet_length = 0;
 8002374:	4b1a      	ldr	r3, [pc, #104]	@ (80023e0 <dmp_enable_feature+0x24c>)
 8002376:	2200      	movs	r2, #0
 8002378:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800237a:	88fb      	ldrh	r3, [r7, #6]
 800237c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002380:	2b00      	cmp	r3, #0
 8002382:	d005      	beq.n	8002390 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8002384:	4b16      	ldr	r3, [pc, #88]	@ (80023e0 <dmp_enable_feature+0x24c>)
 8002386:	7b9b      	ldrb	r3, [r3, #14]
 8002388:	3306      	adds	r3, #6
 800238a:	b2da      	uxtb	r2, r3
 800238c:	4b14      	ldr	r3, [pc, #80]	@ (80023e0 <dmp_enable_feature+0x24c>)
 800238e:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8002390:	88fb      	ldrh	r3, [r7, #6]
 8002392:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002396:	2b00      	cmp	r3, #0
 8002398:	d005      	beq.n	80023a6 <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 800239a:	4b11      	ldr	r3, [pc, #68]	@ (80023e0 <dmp_enable_feature+0x24c>)
 800239c:	7b9b      	ldrb	r3, [r3, #14]
 800239e:	3306      	adds	r3, #6
 80023a0:	b2da      	uxtb	r2, r3
 80023a2:	4b0f      	ldr	r3, [pc, #60]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023a4:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 80023a6:	88fb      	ldrh	r3, [r7, #6]
 80023a8:	f003 0314 	and.w	r3, r3, #20
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d005      	beq.n	80023bc <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 80023b0:	4b0b      	ldr	r3, [pc, #44]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023b2:	7b9b      	ldrb	r3, [r3, #14]
 80023b4:	3310      	adds	r3, #16
 80023b6:	b2da      	uxtb	r2, r3
 80023b8:	4b09      	ldr	r3, [pc, #36]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023ba:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80023bc:	88fb      	ldrh	r3, [r7, #6]
 80023be:	f003 0303 	and.w	r3, r3, #3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d005      	beq.n	80023d2 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 80023c6:	4b06      	ldr	r3, [pc, #24]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023c8:	7b9b      	ldrb	r3, [r3, #14]
 80023ca:	3304      	adds	r3, #4
 80023cc:	b2da      	uxtb	r2, r3
 80023ce:	4b04      	ldr	r3, [pc, #16]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023d0:	739a      	strb	r2, [r3, #14]

    return 0;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	02cae309 	.word	0x02cae309
 80023e0:	2000028c 	.word	0x2000028c

080023e4 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b088      	sub	sp, #32
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00f      	beq.n	8002414 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 80023f4:	4a11      	ldr	r2, [pc, #68]	@ (800243c <dmp_enable_gyro_cal+0x58>)
 80023f6:	f107 0314 	add.w	r3, r7, #20
 80023fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80023fc:	c303      	stmia	r3!, {r0, r1}
 80023fe:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8002400:	f107 0314 	add.w	r3, r7, #20
 8002404:	461a      	mov	r2, r3
 8002406:	2109      	movs	r1, #9
 8002408:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 800240c:	f003 feca 	bl	80061a4 <mpu_write_mem>
 8002410:	4603      	mov	r3, r0
 8002412:	e00e      	b.n	8002432 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 8002414:	4a0a      	ldr	r2, [pc, #40]	@ (8002440 <dmp_enable_gyro_cal+0x5c>)
 8002416:	f107 0308 	add.w	r3, r7, #8
 800241a:	ca07      	ldmia	r2, {r0, r1, r2}
 800241c:	c303      	stmia	r3!, {r0, r1}
 800241e:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8002420:	f107 0308 	add.w	r3, r7, #8
 8002424:	461a      	mov	r2, r3
 8002426:	2109      	movs	r1, #9
 8002428:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 800242c:	f003 feba 	bl	80061a4 <mpu_write_mem>
 8002430:	4603      	mov	r3, r0
    }
}
 8002432:	4618      	mov	r0, r3
 8002434:	3720      	adds	r7, #32
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	0801202c 	.word	0x0801202c
 8002440:	08012038 	.word	0x08012038

08002444 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800244e:	79fb      	ldrb	r3, [r7, #7]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d008      	beq.n	8002466 <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8002454:	23c0      	movs	r3, #192	@ 0xc0
 8002456:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8002458:	23c2      	movs	r3, #194	@ 0xc2
 800245a:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 800245c:	23c4      	movs	r3, #196	@ 0xc4
 800245e:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8002460:	23c6      	movs	r3, #198	@ 0xc6
 8002462:	73fb      	strb	r3, [r7, #15]
 8002464:	e006      	b.n	8002474 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 8002466:	f107 030c 	add.w	r3, r7, #12
 800246a:	2204      	movs	r2, #4
 800246c:	218b      	movs	r1, #139	@ 0x8b
 800246e:	4618      	mov	r0, r3
 8002470:	f00b fd22 	bl	800deb8 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8002474:	f107 030c 	add.w	r3, r7, #12
 8002478:	461a      	mov	r2, r3
 800247a:	2104      	movs	r1, #4
 800247c:	f640 2098 	movw	r0, #2712	@ 0xa98
 8002480:	f003 fe90 	bl	80061a4 <mpu_write_mem>

    return mpu_reset_fifo();
 8002484:	f002 fa5c 	bl	8004940 <mpu_reset_fifo>
 8002488:	4603      	mov	r3, r0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3710      	adds	r7, #16
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b084      	sub	sp, #16
 8002496:	af00      	add	r7, sp, #0
 8002498:	4603      	mov	r3, r0
 800249a:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800249c:	79fb      	ldrb	r3, [r7, #7]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d008      	beq.n	80024b4 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 80024a2:	2320      	movs	r3, #32
 80024a4:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 80024a6:	2328      	movs	r3, #40	@ 0x28
 80024a8:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 80024aa:	2330      	movs	r3, #48	@ 0x30
 80024ac:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 80024ae:	2338      	movs	r3, #56	@ 0x38
 80024b0:	73fb      	strb	r3, [r7, #15]
 80024b2:	e006      	b.n	80024c2 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 80024b4:	f107 030c 	add.w	r3, r7, #12
 80024b8:	2204      	movs	r2, #4
 80024ba:	21a3      	movs	r1, #163	@ 0xa3
 80024bc:	4618      	mov	r0, r3
 80024be:	f00b fcfb 	bl	800deb8 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 80024c2:	f107 030c 	add.w	r3, r7, #12
 80024c6:	461a      	mov	r2, r3
 80024c8:	2104      	movs	r1, #4
 80024ca:	f640 209e 	movw	r0, #2718	@ 0xa9e
 80024ce:	f003 fe69 	bl	80061a4 <mpu_write_mem>

    return mpu_reset_fifo();
 80024d2:	f002 fa35 	bl	8004940 <mpu_reset_fifo>
 80024d6:	4603      	mov	r3, r0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3303      	adds	r3, #3
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024f2:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	3303      	adds	r3, #3
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024fe:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	3301      	adds	r3, #1
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	2b00      	cmp	r3, #0
 800250c:	d012      	beq.n	8002534 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 800250e:	7bbb      	ldrb	r3, [r7, #14]
 8002510:	08db      	lsrs	r3, r3, #3
 8002512:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 8002514:	7bbb      	ldrb	r3, [r7, #14]
 8002516:	f003 0307 	and.w	r3, r3, #7
 800251a:	b2db      	uxtb	r3, r3
 800251c:	3301      	adds	r3, #1
 800251e:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 8002520:	4b10      	ldr	r3, [pc, #64]	@ (8002564 <decode_gesture+0x84>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d005      	beq.n	8002534 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 8002528:	4b0e      	ldr	r3, [pc, #56]	@ (8002564 <decode_gesture+0x84>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	7b39      	ldrb	r1, [r7, #12]
 800252e:	7b7a      	ldrb	r2, [r7, #13]
 8002530:	4610      	mov	r0, r2
 8002532:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3301      	adds	r3, #1
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00a      	beq.n	8002558 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 8002542:	4b08      	ldr	r3, [pc, #32]	@ (8002564 <decode_gesture+0x84>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d006      	beq.n	8002558 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 800254a:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <decode_gesture+0x84>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	7bfa      	ldrb	r2, [r7, #15]
 8002550:	0992      	lsrs	r2, r2, #6
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	4610      	mov	r0, r2
 8002556:	4798      	blx	r3
    }

    return 0;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	2000028c 	.word	0x2000028c

08002568 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b092      	sub	sp, #72	@ 0x48
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
 8002574:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 8002576:	2300      	movs	r3, #0
 8002578:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    sensors[0] = 0;
 800257c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800257e:	2200      	movs	r2, #0
 8002580:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 8002582:	4bb1      	ldr	r3, [pc, #708]	@ (8002848 <dmp_read_fifo+0x2e0>)
 8002584:	7b9b      	ldrb	r3, [r3, #14]
 8002586:	4618      	mov	r0, r3
 8002588:	f107 0320 	add.w	r3, r7, #32
 800258c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800258e:	4619      	mov	r1, r3
 8002590:	f002 fe64 	bl	800525c <mpu_read_fifo_stream>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d002      	beq.n	80025a0 <dmp_read_fifo+0x38>
        return -1;
 800259a:	f04f 33ff 	mov.w	r3, #4294967295
 800259e:	e14e      	b.n	800283e <dmp_read_fifo+0x2d6>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 80025a0:	4ba9      	ldr	r3, [pc, #676]	@ (8002848 <dmp_read_fifo+0x2e0>)
 80025a2:	895b      	ldrh	r3, [r3, #10]
 80025a4:	f003 0314 	and.w	r3, r3, #20
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f000 808a 	beq.w	80026c2 <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80025ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025b2:	061a      	lsls	r2, r3, #24
 80025b4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80025b8:	041b      	lsls	r3, r3, #16
 80025ba:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 80025bc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80025c0:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80025c2:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 80025c4:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80025c8:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80025ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80025d2:	061a      	lsls	r2, r3, #24
 80025d4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80025d8:	041b      	lsls	r3, r3, #16
 80025da:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80025dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025e0:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80025e2:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80025e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025e8:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80025ee:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80025f0:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80025f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80025f6:	061a      	lsls	r2, r3, #24
 80025f8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80025fc:	041b      	lsls	r3, r3, #16
 80025fe:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8002600:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002604:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8002606:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8002608:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800260c:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8002612:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8002614:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8002616:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800261a:	061a      	lsls	r2, r3, #24
 800261c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002620:	041b      	lsls	r3, r3, #16
 8002622:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8002624:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002628:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800262a:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800262c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002630:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8002636:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8002638:	601a      	str	r2, [r3, #0]
        ii += 16;
 800263a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800263e:	3310      	adds	r3, #16
 8002640:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	141b      	asrs	r3, r3, #16
 800264a:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3304      	adds	r3, #4
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	141b      	asrs	r3, r3, #16
 8002654:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	3308      	adds	r3, #8
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	141b      	asrs	r3, r3, #16
 800265e:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	330c      	adds	r3, #12
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	141b      	asrs	r3, r3, #16
 8002668:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	fb03 f202 	mul.w	r2, r3, r2
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	6979      	ldr	r1, [r7, #20]
 8002676:	fb01 f303 	mul.w	r3, r1, r3
 800267a:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	69b9      	ldr	r1, [r7, #24]
 8002680:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8002684:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	69f9      	ldr	r1, [r7, #28]
 800268a:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800268e:	4413      	add	r3, r2
 8002690:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 8002692:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002694:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002698:	db03      	blt.n	80026a2 <dmp_read_fifo+0x13a>
 800269a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800269c:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 80026a0:	dd07      	ble.n	80026b2 <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 80026a2:	f002 f94d 	bl	8004940 <mpu_reset_fifo>
            sensors[0] = 0;
 80026a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026a8:	2200      	movs	r2, #0
 80026aa:	801a      	strh	r2, [r3, #0]
            return -1;
 80026ac:	f04f 33ff 	mov.w	r3, #4294967295
 80026b0:	e0c5      	b.n	800283e <dmp_read_fifo+0x2d6>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 80026b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026bc:	b21a      	sxth	r2, r3
 80026be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026c0:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80026c2:	4b61      	ldr	r3, [pc, #388]	@ (8002848 <dmp_read_fifo+0x2e0>)
 80026c4:	895b      	ldrh	r3, [r3, #10]
 80026c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d04f      	beq.n	800276e <dmp_read_fifo+0x206>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 80026ce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80026d2:	3348      	adds	r3, #72	@ 0x48
 80026d4:	443b      	add	r3, r7
 80026d6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80026da:	b21b      	sxth	r3, r3
 80026dc:	021b      	lsls	r3, r3, #8
 80026de:	b21a      	sxth	r2, r3
 80026e0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80026e4:	3301      	adds	r3, #1
 80026e6:	3348      	adds	r3, #72	@ 0x48
 80026e8:	443b      	add	r3, r7
 80026ea:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80026ee:	b21b      	sxth	r3, r3
 80026f0:	4313      	orrs	r3, r2
 80026f2:	b21a      	sxth	r2, r3
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80026f8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80026fc:	3302      	adds	r3, #2
 80026fe:	3348      	adds	r3, #72	@ 0x48
 8002700:	443b      	add	r3, r7
 8002702:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002706:	b21b      	sxth	r3, r3
 8002708:	021b      	lsls	r3, r3, #8
 800270a:	b219      	sxth	r1, r3
 800270c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002710:	3303      	adds	r3, #3
 8002712:	3348      	adds	r3, #72	@ 0x48
 8002714:	443b      	add	r3, r7
 8002716:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800271a:	b21a      	sxth	r2, r3
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	3302      	adds	r3, #2
 8002720:	430a      	orrs	r2, r1
 8002722:	b212      	sxth	r2, r2
 8002724:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8002726:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800272a:	3304      	adds	r3, #4
 800272c:	3348      	adds	r3, #72	@ 0x48
 800272e:	443b      	add	r3, r7
 8002730:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002734:	b21b      	sxth	r3, r3
 8002736:	021b      	lsls	r3, r3, #8
 8002738:	b219      	sxth	r1, r3
 800273a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800273e:	3305      	adds	r3, #5
 8002740:	3348      	adds	r3, #72	@ 0x48
 8002742:	443b      	add	r3, r7
 8002744:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002748:	b21a      	sxth	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	3304      	adds	r3, #4
 800274e:	430a      	orrs	r2, r1
 8002750:	b212      	sxth	r2, r2
 8002752:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8002754:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002758:	3306      	adds	r3, #6
 800275a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 800275e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002760:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002764:	f043 0308 	orr.w	r3, r3, #8
 8002768:	b21a      	sxth	r2, r3
 800276a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800276c:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800276e:	4b36      	ldr	r3, [pc, #216]	@ (8002848 <dmp_read_fifo+0x2e0>)
 8002770:	895b      	ldrh	r3, [r3, #10]
 8002772:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002776:	2b00      	cmp	r3, #0
 8002778:	d04f      	beq.n	800281a <dmp_read_fifo+0x2b2>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 800277a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800277e:	3348      	adds	r3, #72	@ 0x48
 8002780:	443b      	add	r3, r7
 8002782:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002786:	b21b      	sxth	r3, r3
 8002788:	021b      	lsls	r3, r3, #8
 800278a:	b21a      	sxth	r2, r3
 800278c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002790:	3301      	adds	r3, #1
 8002792:	3348      	adds	r3, #72	@ 0x48
 8002794:	443b      	add	r3, r7
 8002796:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800279a:	b21b      	sxth	r3, r3
 800279c:	4313      	orrs	r3, r2
 800279e:	b21a      	sxth	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80027a4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027a8:	3302      	adds	r3, #2
 80027aa:	3348      	adds	r3, #72	@ 0x48
 80027ac:	443b      	add	r3, r7
 80027ae:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027b2:	b21b      	sxth	r3, r3
 80027b4:	021b      	lsls	r3, r3, #8
 80027b6:	b219      	sxth	r1, r3
 80027b8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027bc:	3303      	adds	r3, #3
 80027be:	3348      	adds	r3, #72	@ 0x48
 80027c0:	443b      	add	r3, r7
 80027c2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027c6:	b21a      	sxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	3302      	adds	r3, #2
 80027cc:	430a      	orrs	r2, r1
 80027ce:	b212      	sxth	r2, r2
 80027d0:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 80027d2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027d6:	3304      	adds	r3, #4
 80027d8:	3348      	adds	r3, #72	@ 0x48
 80027da:	443b      	add	r3, r7
 80027dc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027e0:	b21b      	sxth	r3, r3
 80027e2:	021b      	lsls	r3, r3, #8
 80027e4:	b219      	sxth	r1, r3
 80027e6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027ea:	3305      	adds	r3, #5
 80027ec:	3348      	adds	r3, #72	@ 0x48
 80027ee:	443b      	add	r3, r7
 80027f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027f4:	b21a      	sxth	r2, r3
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	3304      	adds	r3, #4
 80027fa:	430a      	orrs	r2, r1
 80027fc:	b212      	sxth	r2, r2
 80027fe:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8002800:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002804:	3306      	adds	r3, #6
 8002806:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 800280a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800280c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002810:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002814:	b21a      	sxth	r2, r3
 8002816:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002818:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800281a:	4b0b      	ldr	r3, [pc, #44]	@ (8002848 <dmp_read_fifo+0x2e0>)
 800281c:	895b      	ldrh	r3, [r3, #10]
 800281e:	f003 0303 	and.w	r3, r3, #3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d007      	beq.n	8002836 <dmp_read_fifo+0x2ce>
        decode_gesture(fifo_data + ii);
 8002826:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800282a:	f107 0220 	add.w	r2, r7, #32
 800282e:	4413      	add	r3, r2
 8002830:	4618      	mov	r0, r3
 8002832:	f7ff fe55 	bl	80024e0 <decode_gesture>

    myget_ms(timestamp);
 8002836:	6838      	ldr	r0, [r7, #0]
 8002838:	f003 fe2a 	bl	8006490 <myget_ms>
    return 0;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3748      	adds	r7, #72	@ 0x48
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	2000028c 	.word	0x2000028c

0800284c <KF_X>:
Input: angular velocity, acceleration
Output: None

**************************************************************************/
float KF_X(float acce_Y, float acce_Z, float gyro_X) //   Input quantities: Y-axis acceleration, Z-axis acceleration, X-axis angular velocity.
{
 800284c:	b5b0      	push	{r4, r5, r7, lr}
 800284e:	b0ae      	sub	sp, #184	@ 0xb8
 8002850:	af04      	add	r7, sp, #16
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
    static float x_hat[2][1] = {0}; // Posterior Estimation
    static float x_hat_minus[2][1] = {0}; //Prior estimates
    static float p_hat[2][2] = {{1, 0}, {0, 1}}; //  Posterior error covariance matrix
    static float p_hat_minus[2][2] = {0}; //  Prior error covariance matrix
    static float K[2][1] = {0}; //  Kalman Gain
    const float Ts = 0.005; //  Sampling interval (5ms)
 8002858:	4bb6      	ldr	r3, [pc, #728]	@ (8002b34 <KF_X+0x2e8>)
 800285a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    const float I[2][2] = {{1, 0}, {0, 1}};
    float u[1][1] = {{gyro_X}};
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    float A[2][2] = {{1, -Ts}, {0, 1}}; // A Matrix
 8002864:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002868:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800286c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002870:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002874:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002878:	f04f 0300 	mov.w	r3, #0
 800287c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002880:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002884:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    float B[2][1] = {{Ts}, {0}}; //  B Matrix
 8002888:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800288c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002890:	f04f 0300 	mov.w	r3, #0
 8002894:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    float C[1][2] = {{1, 0}};//  C Matrix
 8002898:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800289c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800289e:	f04f 0300 	mov.w	r3, #0
 80028a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    float Q[2][2] = {{1e-10, 0}, {0, 1e-10}}; // Process noise
 80028a6:	4ba4      	ldr	r3, [pc, #656]	@ (8002b38 <KF_X+0x2ec>)
 80028a8:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 80028ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    float R[1][1] = {{1e-4}}; //   Measurement noise
 80028b2:	4ba2      	ldr	r3, [pc, #648]	@ (8002b3c <KF_X+0x2f0>)
 80028b4:	66bb      	str	r3, [r7, #104]	@ 0x68
    float A_T[2][2] = {{1, 0}, {-Ts, 1}}; //   Transpose of matrix A
 80028b6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80028ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80028bc:	f04f 0300 	mov.w	r3, #0
 80028c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80028c6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80028ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80028cc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80028d0:	667b      	str	r3, [r7, #100]	@ 0x64
    float C_T[2][1] = {{1}, {0}}; //   Transpose of the C matrix
 80028d2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80028d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80028d8:	f04f 0300 	mov.w	r3, #0
 80028dc:	657b      	str	r3, [r7, #84]	@ 0x54
    float temp_1[2][1] = {0}; //  Used to store intermediate calculation results
 80028de:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80028e2:	2200      	movs	r2, #0
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	605a      	str	r2, [r3, #4]
    float temp_2[2][1] = {0}; //  Used to store intermediate calculation results
 80028e8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80028ec:	2200      	movs	r2, #0
 80028ee:	601a      	str	r2, [r3, #0]
 80028f0:	605a      	str	r2, [r3, #4]
    float temp_3[2][2] = {0}; //   Used to store intermediate calculation results
 80028f2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80028f6:	2200      	movs	r2, #0
 80028f8:	601a      	str	r2, [r3, #0]
 80028fa:	605a      	str	r2, [r3, #4]
 80028fc:	609a      	str	r2, [r3, #8]
 80028fe:	60da      	str	r2, [r3, #12]
    float temp_4[2][2] = {0}; //  Used to store intermediate calculation results
 8002900:	f107 0320 	add.w	r3, r7, #32
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	605a      	str	r2, [r3, #4]
 800290a:	609a      	str	r2, [r3, #8]
 800290c:	60da      	str	r2, [r3, #12]
    float temp_5[1][2] = {0}; //   Used to store intermediate calculation results
 800290e:	f107 0318 	add.w	r3, r7, #24
 8002912:	2200      	movs	r2, #0
 8002914:	601a      	str	r2, [r3, #0]
 8002916:	605a      	str	r2, [r3, #4]
    float temp_6[1][1] = {0}; //   Used to store intermediate calculation results
 8002918:	f04f 0300 	mov.w	r3, #0
 800291c:	617b      	str	r3, [r7, #20]
    float y = atan2(-acce_Y, acce_Z); //   Calculating Angle Using Acceleration
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002924:	4618      	mov	r0, r3
 8002926:	f7fd fdeb 	bl	8000500 <__aeabi_f2d>
 800292a:	4604      	mov	r4, r0
 800292c:	460d      	mov	r5, r1
 800292e:	68b8      	ldr	r0, [r7, #8]
 8002930:	f7fd fde6 	bl	8000500 <__aeabi_f2d>
 8002934:	4602      	mov	r2, r0
 8002936:	460b      	mov	r3, r1
 8002938:	4620      	mov	r0, r4
 800293a:	4629      	mov	r1, r5
 800293c:	f00e fe20 	bl	8011580 <atan2>
 8002940:	4602      	mov	r2, r0
 8002942:	460b      	mov	r3, r1
 8002944:	4610      	mov	r0, r2
 8002946:	4619      	mov	r1, r3
 8002948:	f7fe f92a 	bl	8000ba0 <__aeabi_d2f>
 800294c:	4603      	mov	r3, r0
 800294e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    //  Prediction section
    //   A priori estimation formula
    mul(2, 2, 2, 1, A, x_hat, temp_1);
 8002952:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002956:	9302      	str	r3, [sp, #8]
 8002958:	4b79      	ldr	r3, [pc, #484]	@ (8002b40 <KF_X+0x2f4>)
 800295a:	9301      	str	r3, [sp, #4]
 800295c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	2301      	movs	r3, #1
 8002964:	2202      	movs	r2, #2
 8002966:	2102      	movs	r1, #2
 8002968:	2002      	movs	r0, #2
 800296a:	f000 fb23 	bl	8002fb4 <mul>
    mul(2, 1, 1, 1, B, u, temp_2);
 800296e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002972:	9302      	str	r3, [sp, #8]
 8002974:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002978:	9301      	str	r3, [sp, #4]
 800297a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	2301      	movs	r3, #1
 8002982:	2201      	movs	r2, #1
 8002984:	2101      	movs	r1, #1
 8002986:	2002      	movs	r0, #2
 8002988:	f000 fb14 	bl	8002fb4 <mul>
    x_hat_minus[0][0] = temp_1[0][0] + temp_2[0][0];
 800298c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800298e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002990:	4611      	mov	r1, r2
 8002992:	4618      	mov	r0, r3
 8002994:	f7fe f95a 	bl	8000c4c <__addsf3>
 8002998:	4603      	mov	r3, r0
 800299a:	461a      	mov	r2, r3
 800299c:	4b69      	ldr	r3, [pc, #420]	@ (8002b44 <KF_X+0x2f8>)
 800299e:	601a      	str	r2, [r3, #0]
    x_hat_minus[1][0] = temp_1[1][0] + temp_2[1][0];
 80029a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80029a4:	4611      	mov	r1, r2
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7fe f950 	bl	8000c4c <__addsf3>
 80029ac:	4603      	mov	r3, r0
 80029ae:	461a      	mov	r2, r3
 80029b0:	4b64      	ldr	r3, [pc, #400]	@ (8002b44 <KF_X+0x2f8>)
 80029b2:	605a      	str	r2, [r3, #4]
    //   A priori Error Covariance Formula
    mul(2, 2, 2, 2, A, p_hat, temp_3);
 80029b4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80029b8:	9302      	str	r3, [sp, #8]
 80029ba:	4b63      	ldr	r3, [pc, #396]	@ (8002b48 <KF_X+0x2fc>)
 80029bc:	9301      	str	r3, [sp, #4]
 80029be:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	2302      	movs	r3, #2
 80029c6:	2202      	movs	r2, #2
 80029c8:	2102      	movs	r1, #2
 80029ca:	2002      	movs	r0, #2
 80029cc:	f000 faf2 	bl	8002fb4 <mul>
    mul(2, 2, 2, 2, temp_3, A_T, temp_4);
 80029d0:	f107 0320 	add.w	r3, r7, #32
 80029d4:	9302      	str	r3, [sp, #8]
 80029d6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80029da:	9301      	str	r3, [sp, #4]
 80029dc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80029e0:	9300      	str	r3, [sp, #0]
 80029e2:	2302      	movs	r3, #2
 80029e4:	2202      	movs	r2, #2
 80029e6:	2102      	movs	r1, #2
 80029e8:	2002      	movs	r0, #2
 80029ea:	f000 fae3 	bl	8002fb4 <mul>
    p_hat_minus[0][0] = temp_4[0][0] + Q[0][0];
 80029ee:	6a3b      	ldr	r3, [r7, #32]
 80029f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80029f2:	4611      	mov	r1, r2
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7fe f929 	bl	8000c4c <__addsf3>
 80029fa:	4603      	mov	r3, r0
 80029fc:	461a      	mov	r2, r3
 80029fe:	4b53      	ldr	r3, [pc, #332]	@ (8002b4c <KF_X+0x300>)
 8002a00:	601a      	str	r2, [r3, #0]
    p_hat_minus[0][1] = temp_4[0][1] + Q[0][1];
 8002a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a04:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002a06:	4611      	mov	r1, r2
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7fe f91f 	bl	8000c4c <__addsf3>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	461a      	mov	r2, r3
 8002a12:	4b4e      	ldr	r3, [pc, #312]	@ (8002b4c <KF_X+0x300>)
 8002a14:	605a      	str	r2, [r3, #4]
    p_hat_minus[1][0] = temp_4[1][0] + Q[1][0];
 8002a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a18:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7fe f915 	bl	8000c4c <__addsf3>
 8002a22:	4603      	mov	r3, r0
 8002a24:	461a      	mov	r2, r3
 8002a26:	4b49      	ldr	r3, [pc, #292]	@ (8002b4c <KF_X+0x300>)
 8002a28:	609a      	str	r2, [r3, #8]
    p_hat_minus[1][1] = temp_4[1][1] + Q[1][1];
 8002a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a2c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8002a2e:	4611      	mov	r1, r2
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7fe f90b 	bl	8000c4c <__addsf3>
 8002a36:	4603      	mov	r3, r0
 8002a38:	461a      	mov	r2, r3
 8002a3a:	4b44      	ldr	r3, [pc, #272]	@ (8002b4c <KF_X+0x300>)
 8002a3c:	60da      	str	r2, [r3, #12]
    //   Correction part
    //  Kalman Gain Formula
    mul(1, 2, 2, 2, C, p_hat_minus, temp_5);
 8002a3e:	f107 0318 	add.w	r3, r7, #24
 8002a42:	9302      	str	r3, [sp, #8]
 8002a44:	4b41      	ldr	r3, [pc, #260]	@ (8002b4c <KF_X+0x300>)
 8002a46:	9301      	str	r3, [sp, #4]
 8002a48:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002a4c:	9300      	str	r3, [sp, #0]
 8002a4e:	2302      	movs	r3, #2
 8002a50:	2202      	movs	r2, #2
 8002a52:	2102      	movs	r1, #2
 8002a54:	2001      	movs	r0, #1
 8002a56:	f000 faad 	bl	8002fb4 <mul>
    mul(1, 2, 2, 1, temp_5, C_T, temp_6);
 8002a5a:	f107 0314 	add.w	r3, r7, #20
 8002a5e:	9302      	str	r3, [sp, #8]
 8002a60:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002a64:	9301      	str	r3, [sp, #4]
 8002a66:	f107 0318 	add.w	r3, r7, #24
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	2202      	movs	r2, #2
 8002a70:	2102      	movs	r1, #2
 8002a72:	2001      	movs	r0, #1
 8002a74:	f000 fa9e 	bl	8002fb4 <mul>
    temp_6[0][0] = 1.0f / (temp_6[0][0] + R[0][0]);
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002a7c:	4611      	mov	r1, r2
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fe f8e4 	bl	8000c4c <__addsf3>
 8002a84:	4603      	mov	r3, r0
 8002a86:	4619      	mov	r1, r3
 8002a88:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002a8c:	f7fe fa9a 	bl	8000fc4 <__aeabi_fdiv>
 8002a90:	4603      	mov	r3, r0
 8002a92:	617b      	str	r3, [r7, #20]
    mul(2, 2, 2, 1, p_hat_minus, C_T, temp_1);
 8002a94:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002a98:	9302      	str	r3, [sp, #8]
 8002a9a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002a9e:	9301      	str	r3, [sp, #4]
 8002aa0:	4b2a      	ldr	r3, [pc, #168]	@ (8002b4c <KF_X+0x300>)
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	2202      	movs	r2, #2
 8002aa8:	2102      	movs	r1, #2
 8002aaa:	2002      	movs	r0, #2
 8002aac:	f000 fa82 	bl	8002fb4 <mul>
    mul(2, 1, 1, 1, temp_1, temp_6, K);
 8002ab0:	4b27      	ldr	r3, [pc, #156]	@ (8002b50 <KF_X+0x304>)
 8002ab2:	9302      	str	r3, [sp, #8]
 8002ab4:	f107 0314 	add.w	r3, r7, #20
 8002ab8:	9301      	str	r3, [sp, #4]
 8002aba:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	2101      	movs	r1, #1
 8002ac6:	2002      	movs	r0, #2
 8002ac8:	f000 fa74 	bl	8002fb4 <mul>
    //  Posterior Estimation Formula
    mul(1, 2, 2, 1, C, x_hat_minus, temp_6);
 8002acc:	f107 0314 	add.w	r3, r7, #20
 8002ad0:	9302      	str	r3, [sp, #8]
 8002ad2:	4b1c      	ldr	r3, [pc, #112]	@ (8002b44 <KF_X+0x2f8>)
 8002ad4:	9301      	str	r3, [sp, #4]
 8002ad6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	2301      	movs	r3, #1
 8002ade:	2202      	movs	r2, #2
 8002ae0:	2102      	movs	r1, #2
 8002ae2:	2001      	movs	r0, #1
 8002ae4:	f000 fa66 	bl	8002fb4 <mul>
    temp_6[0][0] = y - temp_6[0][0];
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	4619      	mov	r1, r3
 8002aec:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8002af0:	f7fe f8aa 	bl	8000c48 <__aeabi_fsub>
 8002af4:	4603      	mov	r3, r0
 8002af6:	617b      	str	r3, [r7, #20]
    mul(2, 1, 1, 1, K, temp_6, temp_1);
 8002af8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002afc:	9302      	str	r3, [sp, #8]
 8002afe:	f107 0314 	add.w	r3, r7, #20
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	4b12      	ldr	r3, [pc, #72]	@ (8002b50 <KF_X+0x304>)
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	2301      	movs	r3, #1
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	2101      	movs	r1, #1
 8002b0e:	2002      	movs	r0, #2
 8002b10:	f000 fa50 	bl	8002fb4 <mul>
    x_hat[0][0] = x_hat_minus[0][0] + temp_1[0][0];
 8002b14:	4b0b      	ldr	r3, [pc, #44]	@ (8002b44 <KF_X+0x2f8>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b1a:	4611      	mov	r1, r2
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fe f895 	bl	8000c4c <__addsf3>
 8002b22:	4603      	mov	r3, r0
 8002b24:	461a      	mov	r2, r3
 8002b26:	4b06      	ldr	r3, [pc, #24]	@ (8002b40 <KF_X+0x2f4>)
 8002b28:	601a      	str	r2, [r3, #0]
    x_hat[1][0] = x_hat_minus[1][0] + temp_1[1][0];
 8002b2a:	4b06      	ldr	r3, [pc, #24]	@ (8002b44 <KF_X+0x2f8>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b30:	4611      	mov	r1, r2
 8002b32:	e00f      	b.n	8002b54 <KF_X+0x308>
 8002b34:	3ba3d70a 	.word	0x3ba3d70a
 8002b38:	0801205c 	.word	0x0801205c
 8002b3c:	38d1b717 	.word	0x38d1b717
 8002b40:	2000029c 	.word	0x2000029c
 8002b44:	200002a4 	.word	0x200002a4
 8002b48:	20000000 	.word	0x20000000
 8002b4c:	200002ac 	.word	0x200002ac
 8002b50:	200002bc 	.word	0x200002bc
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7fe f879 	bl	8000c4c <__addsf3>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4b23      	ldr	r3, [pc, #140]	@ (8002bec <KF_X+0x3a0>)
 8002b60:	605a      	str	r2, [r3, #4]
    //  Update error covariance formula
    mul(2, 1, 1, 2, K, C, temp_3);
 8002b62:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002b66:	9302      	str	r3, [sp, #8]
 8002b68:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002b6c:	9301      	str	r3, [sp, #4]
 8002b6e:	4b20      	ldr	r3, [pc, #128]	@ (8002bf0 <KF_X+0x3a4>)
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	2302      	movs	r3, #2
 8002b74:	2201      	movs	r2, #1
 8002b76:	2101      	movs	r1, #1
 8002b78:	2002      	movs	r0, #2
 8002b7a:	f000 fa1b 	bl	8002fb4 <mul>
    temp_3[0][0] = I[0][0] - temp_3[0][0];
 8002b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8002bf4 <KF_X+0x3a8>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b84:	4611      	mov	r1, r2
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fe f85e 	bl	8000c48 <__aeabi_fsub>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	633b      	str	r3, [r7, #48]	@ 0x30
    temp_3[0][1] = I[0][1] - temp_3[0][1];
 8002b90:	4b18      	ldr	r3, [pc, #96]	@ (8002bf4 <KF_X+0x3a8>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002b96:	4611      	mov	r1, r2
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7fe f855 	bl	8000c48 <__aeabi_fsub>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	637b      	str	r3, [r7, #52]	@ 0x34
    temp_3[1][0] = I[1][0] - temp_3[1][0];
 8002ba2:	4b14      	ldr	r3, [pc, #80]	@ (8002bf4 <KF_X+0x3a8>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002ba8:	4611      	mov	r1, r2
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe f84c 	bl	8000c48 <__aeabi_fsub>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
    temp_3[1][1] = I[1][1] - temp_3[1][1];
 8002bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf4 <KF_X+0x3a8>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002bba:	4611      	mov	r1, r2
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fe f843 	bl	8000c48 <__aeabi_fsub>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    mul(2, 2, 2, 2, temp_3, p_hat_minus, p_hat);
 8002bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf8 <KF_X+0x3ac>)
 8002bc8:	9302      	str	r3, [sp, #8]
 8002bca:	4b0c      	ldr	r3, [pc, #48]	@ (8002bfc <KF_X+0x3b0>)
 8002bcc:	9301      	str	r3, [sp, #4]
 8002bce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	2102      	movs	r1, #2
 8002bda:	2002      	movs	r0, #2
 8002bdc:	f000 f9ea 	bl	8002fb4 <mul>
    //  Return Value
    return x_hat[0][0];
 8002be0:	4b02      	ldr	r3, [pc, #8]	@ (8002bec <KF_X+0x3a0>)
 8002be2:	681b      	ldr	r3, [r3, #0]
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	37a8      	adds	r7, #168	@ 0xa8
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bdb0      	pop	{r4, r5, r7, pc}
 8002bec:	2000029c 	.word	0x2000029c
 8002bf0:	200002bc 	.word	0x200002bc
 8002bf4:	08013238 	.word	0x08013238
 8002bf8:	20000000 	.word	0x20000000
 8002bfc:	200002ac 	.word	0x200002ac

08002c00 <KF_Y>:
Input: angular velocity, acceleration
Output: None

**************************************************************************/
float KF_Y(float acce_X, float acce_Z, float gyro_Y) // Input quantities: X-axis acceleration, Z-axis acceleration, Y-axis angular velocity.
{
 8002c00:	b5b0      	push	{r4, r5, r7, lr}
 8002c02:	b0ae      	sub	sp, #184	@ 0xb8
 8002c04:	af04      	add	r7, sp, #16
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
    static float x_hat[2][1] = {0}; //  Posterior Estimation
    static float x_hat_minus[2][1] = {0}; //   Prior estimates
    static float p_hat[2][2] = {{1, 0}, {0, 1}}; // Posterior error covariance matrix
    static float p_hat_minus[2][2] = {0}; //   Prior error covariance matrix
    static float K[2][1] = {0}; //  Kalman Gain
    const float Ts = 0.005; //  Sampling interval (5ms)
 8002c0c:	4bb6      	ldr	r3, [pc, #728]	@ (8002ee8 <KF_Y+0x2e8>)
 8002c0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    const float I[2][2] = {{1, 0}, {0, 1}};
    float u[1][1] = {{gyro_Y}};
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    float A[2][2] = {{1, -Ts}, {0, 1}}; //  A Matrix
 8002c18:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002c20:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c24:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002c28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002c2c:	f04f 0300 	mov.w	r3, #0
 8002c30:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002c34:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    float B[2][1] = {{Ts}, {0}}; // B Matrix
 8002c3c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002c44:	f04f 0300 	mov.w	r3, #0
 8002c48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    float C[1][2] = {{1, 0}};//  C Matrix
 8002c4c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c50:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002c52:	f04f 0300 	mov.w	r3, #0
 8002c56:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    float Q[2][2] = {{1e-10, 0}, {0, 1e-10}}; // Process noise
 8002c5a:	4ba4      	ldr	r3, [pc, #656]	@ (8002eec <KF_Y+0x2ec>)
 8002c5c:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 8002c60:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c62:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    float R[1][1] = {{1e-4}}; //  Measurement noise
 8002c66:	4ba2      	ldr	r3, [pc, #648]	@ (8002ef0 <KF_Y+0x2f0>)
 8002c68:	66bb      	str	r3, [r7, #104]	@ 0x68
    float A_T[2][2] = {{1, 0}, {-Ts, 1}}; //  Transpose of matrix A
 8002c6a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c6e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002c70:	f04f 0300 	mov.w	r3, #0
 8002c74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c7a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002c7e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c80:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c84:	667b      	str	r3, [r7, #100]	@ 0x64
    float C_T[2][1] = {{1}, {0}}; //  Transpose of the C matrix
 8002c86:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c8c:	f04f 0300 	mov.w	r3, #0
 8002c90:	657b      	str	r3, [r7, #84]	@ 0x54
    float temp_1[2][1] = {0}; //   Used to store intermediate calculation results
 8002c92:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002c96:	2200      	movs	r2, #0
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	605a      	str	r2, [r3, #4]
    float temp_2[2][1] = {0}; //   Used to store intermediate calculation results
 8002c9c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	605a      	str	r2, [r3, #4]
    float temp_3[2][2] = {0}; //   Used to store intermediate calculation results
 8002ca6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002caa:	2200      	movs	r2, #0
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	605a      	str	r2, [r3, #4]
 8002cb0:	609a      	str	r2, [r3, #8]
 8002cb2:	60da      	str	r2, [r3, #12]
    float temp_4[2][2] = {0}; //   Used to store intermediate calculation results
 8002cb4:	f107 0320 	add.w	r3, r7, #32
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	605a      	str	r2, [r3, #4]
 8002cbe:	609a      	str	r2, [r3, #8]
 8002cc0:	60da      	str	r2, [r3, #12]
    float temp_5[1][2] = {0}; //  Used to store intermediate calculation results
 8002cc2:	f107 0318 	add.w	r3, r7, #24
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	601a      	str	r2, [r3, #0]
 8002cca:	605a      	str	r2, [r3, #4]
    float temp_6[1][1] = {0}; //   Used to store intermediate calculation results
 8002ccc:	f04f 0300 	mov.w	r3, #0
 8002cd0:	617b      	str	r3, [r7, #20]
    float y = atan2(-acce_X, acce_Z); //   Calculating Angle Using Acceleration
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7fd fc11 	bl	8000500 <__aeabi_f2d>
 8002cde:	4604      	mov	r4, r0
 8002ce0:	460d      	mov	r5, r1
 8002ce2:	68b8      	ldr	r0, [r7, #8]
 8002ce4:	f7fd fc0c 	bl	8000500 <__aeabi_f2d>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	460b      	mov	r3, r1
 8002cec:	4620      	mov	r0, r4
 8002cee:	4629      	mov	r1, r5
 8002cf0:	f00e fc46 	bl	8011580 <atan2>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	460b      	mov	r3, r1
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	f7fd ff50 	bl	8000ba0 <__aeabi_d2f>
 8002d00:	4603      	mov	r3, r0
 8002d02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    //   Prediction section
    //   A priori estimation formula
    mul(2, 2, 2, 1, A, x_hat, temp_1);
 8002d06:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002d0a:	9302      	str	r3, [sp, #8]
 8002d0c:	4b79      	ldr	r3, [pc, #484]	@ (8002ef4 <KF_Y+0x2f4>)
 8002d0e:	9301      	str	r3, [sp, #4]
 8002d10:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	2301      	movs	r3, #1
 8002d18:	2202      	movs	r2, #2
 8002d1a:	2102      	movs	r1, #2
 8002d1c:	2002      	movs	r0, #2
 8002d1e:	f000 f949 	bl	8002fb4 <mul>
    mul(2, 1, 1, 1, B, u, temp_2);
 8002d22:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002d26:	9302      	str	r3, [sp, #8]
 8002d28:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002d2c:	9301      	str	r3, [sp, #4]
 8002d2e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	2301      	movs	r3, #1
 8002d36:	2201      	movs	r2, #1
 8002d38:	2101      	movs	r1, #1
 8002d3a:	2002      	movs	r0, #2
 8002d3c:	f000 f93a 	bl	8002fb4 <mul>
    x_hat_minus[0][0] = temp_1[0][0] + temp_2[0][0];
 8002d40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d44:	4611      	mov	r1, r2
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fd ff80 	bl	8000c4c <__addsf3>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	461a      	mov	r2, r3
 8002d50:	4b69      	ldr	r3, [pc, #420]	@ (8002ef8 <KF_Y+0x2f8>)
 8002d52:	601a      	str	r2, [r3, #0]
    x_hat_minus[1][0] = temp_1[1][0] + temp_2[1][0];
 8002d54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d58:	4611      	mov	r1, r2
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fd ff76 	bl	8000c4c <__addsf3>
 8002d60:	4603      	mov	r3, r0
 8002d62:	461a      	mov	r2, r3
 8002d64:	4b64      	ldr	r3, [pc, #400]	@ (8002ef8 <KF_Y+0x2f8>)
 8002d66:	605a      	str	r2, [r3, #4]
    //  A priori Error Covariance Formula
    mul(2, 2, 2, 2, A, p_hat, temp_3);
 8002d68:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002d6c:	9302      	str	r3, [sp, #8]
 8002d6e:	4b63      	ldr	r3, [pc, #396]	@ (8002efc <KF_Y+0x2fc>)
 8002d70:	9301      	str	r3, [sp, #4]
 8002d72:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	2302      	movs	r3, #2
 8002d7a:	2202      	movs	r2, #2
 8002d7c:	2102      	movs	r1, #2
 8002d7e:	2002      	movs	r0, #2
 8002d80:	f000 f918 	bl	8002fb4 <mul>
    mul(2, 2, 2, 2, temp_3, A_T, temp_4);
 8002d84:	f107 0320 	add.w	r3, r7, #32
 8002d88:	9302      	str	r3, [sp, #8]
 8002d8a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002d8e:	9301      	str	r3, [sp, #4]
 8002d90:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002d94:	9300      	str	r3, [sp, #0]
 8002d96:	2302      	movs	r3, #2
 8002d98:	2202      	movs	r2, #2
 8002d9a:	2102      	movs	r1, #2
 8002d9c:	2002      	movs	r0, #2
 8002d9e:	f000 f909 	bl	8002fb4 <mul>
    p_hat_minus[0][0] = temp_4[0][0] + Q[0][0];
 8002da2:	6a3b      	ldr	r3, [r7, #32]
 8002da4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002da6:	4611      	mov	r1, r2
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7fd ff4f 	bl	8000c4c <__addsf3>
 8002dae:	4603      	mov	r3, r0
 8002db0:	461a      	mov	r2, r3
 8002db2:	4b53      	ldr	r3, [pc, #332]	@ (8002f00 <KF_Y+0x300>)
 8002db4:	601a      	str	r2, [r3, #0]
    p_hat_minus[0][1] = temp_4[0][1] + Q[0][1];
 8002db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002dba:	4611      	mov	r1, r2
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7fd ff45 	bl	8000c4c <__addsf3>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	4b4e      	ldr	r3, [pc, #312]	@ (8002f00 <KF_Y+0x300>)
 8002dc8:	605a      	str	r2, [r3, #4]
    p_hat_minus[1][0] = temp_4[1][0] + Q[1][0];
 8002dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dcc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002dce:	4611      	mov	r1, r2
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7fd ff3b 	bl	8000c4c <__addsf3>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4b49      	ldr	r3, [pc, #292]	@ (8002f00 <KF_Y+0x300>)
 8002ddc:	609a      	str	r2, [r3, #8]
    p_hat_minus[1][1] = temp_4[1][1] + Q[1][1];
 8002dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8002de2:	4611      	mov	r1, r2
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7fd ff31 	bl	8000c4c <__addsf3>
 8002dea:	4603      	mov	r3, r0
 8002dec:	461a      	mov	r2, r3
 8002dee:	4b44      	ldr	r3, [pc, #272]	@ (8002f00 <KF_Y+0x300>)
 8002df0:	60da      	str	r2, [r3, #12]
    // Correction part
    // Kalman Gain Formula
    mul(1, 2, 2, 2, C, p_hat_minus, temp_5);
 8002df2:	f107 0318 	add.w	r3, r7, #24
 8002df6:	9302      	str	r3, [sp, #8]
 8002df8:	4b41      	ldr	r3, [pc, #260]	@ (8002f00 <KF_Y+0x300>)
 8002dfa:	9301      	str	r3, [sp, #4]
 8002dfc:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	2302      	movs	r3, #2
 8002e04:	2202      	movs	r2, #2
 8002e06:	2102      	movs	r1, #2
 8002e08:	2001      	movs	r0, #1
 8002e0a:	f000 f8d3 	bl	8002fb4 <mul>
    mul(1, 2, 2, 1, temp_5, C_T, temp_6);
 8002e0e:	f107 0314 	add.w	r3, r7, #20
 8002e12:	9302      	str	r3, [sp, #8]
 8002e14:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002e18:	9301      	str	r3, [sp, #4]
 8002e1a:	f107 0318 	add.w	r3, r7, #24
 8002e1e:	9300      	str	r3, [sp, #0]
 8002e20:	2301      	movs	r3, #1
 8002e22:	2202      	movs	r2, #2
 8002e24:	2102      	movs	r1, #2
 8002e26:	2001      	movs	r0, #1
 8002e28:	f000 f8c4 	bl	8002fb4 <mul>
    temp_6[0][0] = 1.0f / (temp_6[0][0] + R[0][0]);
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002e30:	4611      	mov	r1, r2
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7fd ff0a 	bl	8000c4c <__addsf3>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002e40:	f7fe f8c0 	bl	8000fc4 <__aeabi_fdiv>
 8002e44:	4603      	mov	r3, r0
 8002e46:	617b      	str	r3, [r7, #20]
    mul(2, 2, 2, 1, p_hat_minus, C_T, temp_1);
 8002e48:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002e4c:	9302      	str	r3, [sp, #8]
 8002e4e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002e52:	9301      	str	r3, [sp, #4]
 8002e54:	4b2a      	ldr	r3, [pc, #168]	@ (8002f00 <KF_Y+0x300>)
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	2301      	movs	r3, #1
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	2102      	movs	r1, #2
 8002e5e:	2002      	movs	r0, #2
 8002e60:	f000 f8a8 	bl	8002fb4 <mul>
    mul(2, 1, 1, 1, temp_1, temp_6, K);
 8002e64:	4b27      	ldr	r3, [pc, #156]	@ (8002f04 <KF_Y+0x304>)
 8002e66:	9302      	str	r3, [sp, #8]
 8002e68:	f107 0314 	add.w	r3, r7, #20
 8002e6c:	9301      	str	r3, [sp, #4]
 8002e6e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	2301      	movs	r3, #1
 8002e76:	2201      	movs	r2, #1
 8002e78:	2101      	movs	r1, #1
 8002e7a:	2002      	movs	r0, #2
 8002e7c:	f000 f89a 	bl	8002fb4 <mul>
    //    Posterior Estimation Formula
    mul(1, 2, 2, 1, C, x_hat_minus, temp_6);
 8002e80:	f107 0314 	add.w	r3, r7, #20
 8002e84:	9302      	str	r3, [sp, #8]
 8002e86:	4b1c      	ldr	r3, [pc, #112]	@ (8002ef8 <KF_Y+0x2f8>)
 8002e88:	9301      	str	r3, [sp, #4]
 8002e8a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2301      	movs	r3, #1
 8002e92:	2202      	movs	r2, #2
 8002e94:	2102      	movs	r1, #2
 8002e96:	2001      	movs	r0, #1
 8002e98:	f000 f88c 	bl	8002fb4 <mul>
    temp_6[0][0] = y - temp_6[0][0];
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8002ea4:	f7fd fed0 	bl	8000c48 <__aeabi_fsub>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	617b      	str	r3, [r7, #20]
    mul(2, 1, 1, 1, K, temp_6, temp_1);
 8002eac:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002eb0:	9302      	str	r3, [sp, #8]
 8002eb2:	f107 0314 	add.w	r3, r7, #20
 8002eb6:	9301      	str	r3, [sp, #4]
 8002eb8:	4b12      	ldr	r3, [pc, #72]	@ (8002f04 <KF_Y+0x304>)
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	2002      	movs	r0, #2
 8002ec4:	f000 f876 	bl	8002fb4 <mul>
    x_hat[0][0] = x_hat_minus[0][0] + temp_1[0][0];
 8002ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef8 <KF_Y+0x2f8>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ece:	4611      	mov	r1, r2
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7fd febb 	bl	8000c4c <__addsf3>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4b06      	ldr	r3, [pc, #24]	@ (8002ef4 <KF_Y+0x2f4>)
 8002edc:	601a      	str	r2, [r3, #0]
    x_hat[1][0] = x_hat_minus[1][0] + temp_1[1][0];
 8002ede:	4b06      	ldr	r3, [pc, #24]	@ (8002ef8 <KF_Y+0x2f8>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ee4:	4611      	mov	r1, r2
 8002ee6:	e00f      	b.n	8002f08 <KF_Y+0x308>
 8002ee8:	3ba3d70a 	.word	0x3ba3d70a
 8002eec:	0801205c 	.word	0x0801205c
 8002ef0:	38d1b717 	.word	0x38d1b717
 8002ef4:	200002c4 	.word	0x200002c4
 8002ef8:	200002cc 	.word	0x200002cc
 8002efc:	20000010 	.word	0x20000010
 8002f00:	200002d4 	.word	0x200002d4
 8002f04:	200002e4 	.word	0x200002e4
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7fd fe9f 	bl	8000c4c <__addsf3>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	461a      	mov	r2, r3
 8002f12:	4b23      	ldr	r3, [pc, #140]	@ (8002fa0 <KF_Y+0x3a0>)
 8002f14:	605a      	str	r2, [r3, #4]
    // Update error covariance formula
    mul(2, 1, 1, 2, K, C, temp_3);
 8002f16:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002f1a:	9302      	str	r3, [sp, #8]
 8002f1c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002f20:	9301      	str	r3, [sp, #4]
 8002f22:	4b20      	ldr	r3, [pc, #128]	@ (8002fa4 <KF_Y+0x3a4>)
 8002f24:	9300      	str	r3, [sp, #0]
 8002f26:	2302      	movs	r3, #2
 8002f28:	2201      	movs	r2, #1
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	2002      	movs	r0, #2
 8002f2e:	f000 f841 	bl	8002fb4 <mul>
    temp_3[0][0] = I[0][0] - temp_3[0][0];
 8002f32:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa8 <KF_Y+0x3a8>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f38:	4611      	mov	r1, r2
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fd fe84 	bl	8000c48 <__aeabi_fsub>
 8002f40:	4603      	mov	r3, r0
 8002f42:	633b      	str	r3, [r7, #48]	@ 0x30
    temp_3[0][1] = I[0][1] - temp_3[0][1];
 8002f44:	4b18      	ldr	r3, [pc, #96]	@ (8002fa8 <KF_Y+0x3a8>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f4a:	4611      	mov	r1, r2
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7fd fe7b 	bl	8000c48 <__aeabi_fsub>
 8002f52:	4603      	mov	r3, r0
 8002f54:	637b      	str	r3, [r7, #52]	@ 0x34
    temp_3[1][0] = I[1][0] - temp_3[1][0];
 8002f56:	4b14      	ldr	r3, [pc, #80]	@ (8002fa8 <KF_Y+0x3a8>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002f5c:	4611      	mov	r1, r2
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fd fe72 	bl	8000c48 <__aeabi_fsub>
 8002f64:	4603      	mov	r3, r0
 8002f66:	63bb      	str	r3, [r7, #56]	@ 0x38
    temp_3[1][1] = I[1][1] - temp_3[1][1];
 8002f68:	4b0f      	ldr	r3, [pc, #60]	@ (8002fa8 <KF_Y+0x3a8>)
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002f6e:	4611      	mov	r1, r2
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7fd fe69 	bl	8000c48 <__aeabi_fsub>
 8002f76:	4603      	mov	r3, r0
 8002f78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    mul(2, 2, 2, 2, temp_3, p_hat_minus, p_hat);
 8002f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002fac <KF_Y+0x3ac>)
 8002f7c:	9302      	str	r3, [sp, #8]
 8002f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb0 <KF_Y+0x3b0>)
 8002f80:	9301      	str	r3, [sp, #4]
 8002f82:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	2302      	movs	r3, #2
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	2102      	movs	r1, #2
 8002f8e:	2002      	movs	r0, #2
 8002f90:	f000 f810 	bl	8002fb4 <mul>
    // Return Value
    return x_hat[0][0];
 8002f94:	4b02      	ldr	r3, [pc, #8]	@ (8002fa0 <KF_Y+0x3a0>)
 8002f96:	681b      	ldr	r3, [r3, #0]
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	37a8      	adds	r7, #168	@ 0xa8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bdb0      	pop	{r4, r5, r7, pc}
 8002fa0:	200002c4 	.word	0x200002c4
 8002fa4:	200002e4 	.word	0x200002e4
 8002fa8:	08013248 	.word	0x08013248
 8002fac:	20000010 	.word	0x20000010
 8002fb0:	200002d4 	.word	0x200002d4

08002fb4 <mul>:
Function: Matrix multiplication
Input: The two matrices to be multiplied and their sizes

**************************************************************************/
void mul(int A_row, int A_col, int B_row, int B_col, float A[][A_col], float B[][B_col], float C[][B_col])
{
 8002fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fb8:	b08d      	sub	sp, #52	@ 0x34
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6178      	str	r0, [r7, #20]
 8002fbe:	6139      	str	r1, [r7, #16]
 8002fc0:	60fa      	str	r2, [r7, #12]
 8002fc2:	60bb      	str	r3, [r7, #8]
void mul(int A_row, int A_col, int B_row, int B_col, float A[][A_col], float B[][B_col], float C[][B_col])
 8002fc4:	693a      	ldr	r2, [r7, #16]
 8002fc6:	607a      	str	r2, [r7, #4]
 8002fc8:	1e53      	subs	r3, r2, #1
 8002fca:	623b      	str	r3, [r7, #32]
 8002fcc:	2300      	movs	r3, #0
 8002fce:	4692      	mov	sl, r2
 8002fd0:	469b      	mov	fp, r3
 8002fd2:	f04f 0200 	mov.w	r2, #0
 8002fd6:	f04f 0300 	mov.w	r3, #0
 8002fda:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8002fde:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8002fe2:	ea4f 124a 	mov.w	r2, sl, lsl #5
 8002fe6:	68ba      	ldr	r2, [r7, #8]
 8002fe8:	603a      	str	r2, [r7, #0]
 8002fea:	1e53      	subs	r3, r2, #1
 8002fec:	61fb      	str	r3, [r7, #28]
 8002fee:	2300      	movs	r3, #0
 8002ff0:	4690      	mov	r8, r2
 8002ff2:	4699      	mov	r9, r3
 8002ff4:	f04f 0200 	mov.w	r2, #0
 8002ff8:	f04f 0300 	mov.w	r3, #0
 8002ffc:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8003000:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8003004:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8003008:	68be      	ldr	r6, [r7, #8]
 800300a:	1e73      	subs	r3, r6, #1
 800300c:	61bb      	str	r3, [r7, #24]
 800300e:	4632      	mov	r2, r6
 8003010:	2300      	movs	r3, #0
 8003012:	4614      	mov	r4, r2
 8003014:	461d      	mov	r5, r3
 8003016:	f04f 0200 	mov.w	r2, #0
 800301a:	f04f 0300 	mov.w	r3, #0
 800301e:	016b      	lsls	r3, r5, #5
 8003020:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8003024:	0162      	lsls	r2, r4, #5
    if (A_col == B_row)
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	429a      	cmp	r2, r3
 800302c:	d15b      	bne.n	80030e6 <mul+0x132>
    {
        for (int i = 0; i < A_row; i++)
 800302e:	2300      	movs	r3, #0
 8003030:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003032:	e053      	b.n	80030dc <mul+0x128>
        {
            for (int j = 0; j < B_col; j++)
 8003034:	2300      	movs	r3, #0
 8003036:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003038:	e049      	b.n	80030ce <mul+0x11a>
            {
                C[i][j] = 0; // initialization
 800303a:	4632      	mov	r2, r6
 800303c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800303e:	fb02 f303 	mul.w	r3, r2, r3
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003046:	4413      	add	r3, r2
 8003048:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800304a:	f04f 0100 	mov.w	r1, #0
 800304e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                for (int k = 0; k < A_col; k++)
 8003052:	2300      	movs	r3, #0
 8003054:	627b      	str	r3, [r7, #36]	@ 0x24
 8003056:	e033      	b.n	80030c0 <mul+0x10c>
                {
                    C[i][j] += A[i][k]*B[k][j];
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800305c:	fb02 f303 	mul.w	r3, r2, r3
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003064:	4413      	add	r3, r2
 8003066:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003068:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800306c:	683a      	ldr	r2, [r7, #0]
 800306e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003070:	fb02 f303 	mul.w	r3, r2, r3
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003078:	4413      	add	r3, r2
 800307a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800307c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003080:	4619      	mov	r1, r3
 8003082:	f7fd feeb 	bl	8000e5c <__aeabi_fmul>
 8003086:	4603      	mov	r3, r0
 8003088:	4618      	mov	r0, r3
 800308a:	4632      	mov	r2, r6
 800308c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800308e:	fb02 f303 	mul.w	r3, r2, r3
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003096:	4413      	add	r3, r2
 8003098:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800309a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800309e:	4632      	mov	r2, r6
 80030a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030a2:	fb02 f303 	mul.w	r3, r2, r3
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80030aa:	18d4      	adds	r4, r2, r3
 80030ac:	f7fd fdce 	bl	8000c4c <__addsf3>
 80030b0:	4603      	mov	r3, r0
 80030b2:	461a      	mov	r2, r3
 80030b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030b6:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
                for (int k = 0; k < A_col; k++)
 80030ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030bc:	3301      	adds	r3, #1
 80030be:	627b      	str	r3, [r7, #36]	@ 0x24
 80030c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	dbc7      	blt.n	8003058 <mul+0xa4>
            for (int j = 0; j < B_col; j++)
 80030c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ca:	3301      	adds	r3, #1
 80030cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	dbb1      	blt.n	800303a <mul+0x86>
        for (int i = 0; i < A_row; i++)
 80030d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030d8:	3301      	adds	r3, #1
 80030da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	dba7      	blt.n	8003034 <mul+0x80>
    }
    else
    {
        printf("Error: Matrix has wrong dimensions!");
    }
}
 80030e4:	e002      	b.n	80030ec <mul+0x138>
        printf("Error: Matrix has wrong dimensions!");
 80030e6:	4804      	ldr	r0, [pc, #16]	@ (80030f8 <mul+0x144>)
 80030e8:	f00a fd6c 	bl	800dbc4 <iprintf>
}
 80030ec:	bf00      	nop
 80030ee:	3734      	adds	r7, #52	@ 0x34
 80030f0:	46bd      	mov	sp, r7
 80030f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030f6:	bf00      	nop
 80030f8:	0801206c 	.word	0x0801206c
 80030fc:	00000000 	.word	0x00000000

08003100 <LQR_Balance_Only>:




void LQR_Balance_Only(void)
{
 8003100:	b5b0      	push	{r4, r5, r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
	int Encoder_Left, Encoder_Right;
	int Motor_Left, Motor_Right;

	//  Lire angle et gyroscope
	Get_Angle(GET_Angle_Way);
 8003106:	4bae      	ldr	r3, [pc, #696]	@ (80033c0 <LQR_Balance_Only+0x2c0>)
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	4618      	mov	r0, r3
 800310c:	f000 faf8 	bl	8003700 <Get_Angle>

	// Lire encodeurs
	Encoder_Left = Read_Encoder(MOTOR_ID_ML);
 8003110:	2000      	movs	r0, #0
 8003112:	f000 fe1b 	bl	8003d4c <Read_Encoder>
 8003116:	60f8      	str	r0, [r7, #12]
	Encoder_Right = -Read_Encoder(MOTOR_ID_MR);
 8003118:	2001      	movs	r0, #1
 800311a:	f000 fe17 	bl	8003d4c <Read_Encoder>
 800311e:	4603      	mov	r3, r0
 8003120:	425b      	negs	r3, r3
 8003122:	60bb      	str	r3, [r7, #8]
	Get_Velocity_Form_Encoder(Encoder_Left, Encoder_Right);
 8003124:	68b9      	ldr	r1, [r7, #8]
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f003 ff72 	bl	8007010 <Get_Velocity_Form_Encoder>

	// Calculer vitesse linaire (m/s)
	x_speed = (Encoder_Left + Encoder_Right) / 2.0f * PI * Diameter_67 / 1000.0f / 1560.0f * Control_Frequency;
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	4413      	add	r3, r2
 8003132:	4618      	mov	r0, r3
 8003134:	f7fd fe3e 	bl	8000db4 <__aeabi_i2f>
 8003138:	4603      	mov	r3, r0
 800313a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800313e:	4618      	mov	r0, r3
 8003140:	f7fd ff40 	bl	8000fc4 <__aeabi_fdiv>
 8003144:	4603      	mov	r3, r0
 8003146:	4618      	mov	r0, r3
 8003148:	f7fd f9da 	bl	8000500 <__aeabi_f2d>
 800314c:	a39a      	add	r3, pc, #616	@ (adr r3, 80033b8 <LQR_Balance_Only+0x2b8>)
 800314e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003152:	f7fd fa2d 	bl	80005b0 <__aeabi_dmul>
 8003156:	4602      	mov	r2, r0
 8003158:	460b      	mov	r3, r1
 800315a:	4614      	mov	r4, r2
 800315c:	461d      	mov	r5, r3
 800315e:	4b99      	ldr	r3, [pc, #612]	@ (80033c4 <LQR_Balance_Only+0x2c4>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4618      	mov	r0, r3
 8003164:	f7fd f9cc 	bl	8000500 <__aeabi_f2d>
 8003168:	4602      	mov	r2, r0
 800316a:	460b      	mov	r3, r1
 800316c:	4620      	mov	r0, r4
 800316e:	4629      	mov	r1, r5
 8003170:	f7fd fa1e 	bl	80005b0 <__aeabi_dmul>
 8003174:	4602      	mov	r2, r0
 8003176:	460b      	mov	r3, r1
 8003178:	4610      	mov	r0, r2
 800317a:	4619      	mov	r1, r3
 800317c:	f04f 0200 	mov.w	r2, #0
 8003180:	4b91      	ldr	r3, [pc, #580]	@ (80033c8 <LQR_Balance_Only+0x2c8>)
 8003182:	f7fd fb3f 	bl	8000804 <__aeabi_ddiv>
 8003186:	4602      	mov	r2, r0
 8003188:	460b      	mov	r3, r1
 800318a:	4610      	mov	r0, r2
 800318c:	4619      	mov	r1, r3
 800318e:	f04f 0200 	mov.w	r2, #0
 8003192:	4b8e      	ldr	r3, [pc, #568]	@ (80033cc <LQR_Balance_Only+0x2cc>)
 8003194:	f7fd fb36 	bl	8000804 <__aeabi_ddiv>
 8003198:	4602      	mov	r2, r0
 800319a:	460b      	mov	r3, r1
 800319c:	4614      	mov	r4, r2
 800319e:	461d      	mov	r5, r3
 80031a0:	4b8b      	ldr	r3, [pc, #556]	@ (80033d0 <LQR_Balance_Only+0x2d0>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7fd f9ab 	bl	8000500 <__aeabi_f2d>
 80031aa:	4602      	mov	r2, r0
 80031ac:	460b      	mov	r3, r1
 80031ae:	4620      	mov	r0, r4
 80031b0:	4629      	mov	r1, r5
 80031b2:	f7fd f9fd 	bl	80005b0 <__aeabi_dmul>
 80031b6:	4602      	mov	r2, r0
 80031b8:	460b      	mov	r3, r1
 80031ba:	4610      	mov	r0, r2
 80031bc:	4619      	mov	r1, r3
 80031be:	f7fd fcef 	bl	8000ba0 <__aeabi_d2f>
 80031c2:	4603      	mov	r3, r0
 80031c4:	4a83      	ldr	r2, [pc, #524]	@ (80033d4 <LQR_Balance_Only+0x2d4>)
 80031c6:	6013      	str	r3, [r2, #0]
	x_pose += x_speed / Control_Frequency;
 80031c8:	4b82      	ldr	r3, [pc, #520]	@ (80033d4 <LQR_Balance_Only+0x2d4>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a80      	ldr	r2, [pc, #512]	@ (80033d0 <LQR_Balance_Only+0x2d0>)
 80031ce:	6812      	ldr	r2, [r2, #0]
 80031d0:	4611      	mov	r1, r2
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7fd fef6 	bl	8000fc4 <__aeabi_fdiv>
 80031d8:	4603      	mov	r3, r0
 80031da:	461a      	mov	r2, r3
 80031dc:	4b7e      	ldr	r3, [pc, #504]	@ (80033d8 <LQR_Balance_Only+0x2d8>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4619      	mov	r1, r3
 80031e2:	4610      	mov	r0, r2
 80031e4:	f7fd fd32 	bl	8000c4c <__addsf3>
 80031e8:	4603      	mov	r3, r0
 80031ea:	461a      	mov	r2, r3
 80031ec:	4b7a      	ldr	r3, [pc, #488]	@ (80033d8 <LQR_Balance_Only+0x2d8>)
 80031ee:	601a      	str	r2, [r3, #0]

	// Obtenir angle d'inclinaison (rad) et vitesse angulaire (rad/s)
	angle_x = Angle_Balance / 180.0f * PI;
 80031f0:	4b7a      	ldr	r3, [pc, #488]	@ (80033dc <LQR_Balance_Only+0x2dc>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	497a      	ldr	r1, [pc, #488]	@ (80033e0 <LQR_Balance_Only+0x2e0>)
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fd fee4 	bl	8000fc4 <__aeabi_fdiv>
 80031fc:	4603      	mov	r3, r0
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fd f97e 	bl	8000500 <__aeabi_f2d>
 8003204:	a36c      	add	r3, pc, #432	@ (adr r3, 80033b8 <LQR_Balance_Only+0x2b8>)
 8003206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800320a:	f7fd f9d1 	bl	80005b0 <__aeabi_dmul>
 800320e:	4602      	mov	r2, r0
 8003210:	460b      	mov	r3, r1
 8003212:	4610      	mov	r0, r2
 8003214:	4619      	mov	r1, r3
 8003216:	f7fd fcc3 	bl	8000ba0 <__aeabi_d2f>
 800321a:	4603      	mov	r3, r0
 800321c:	4a71      	ldr	r2, [pc, #452]	@ (80033e4 <LQR_Balance_Only+0x2e4>)
 800321e:	6013      	str	r3, [r2, #0]
	gyro_x = (angle_x - last_angle) * Control_Frequency;
 8003220:	4b70      	ldr	r3, [pc, #448]	@ (80033e4 <LQR_Balance_Only+0x2e4>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a70      	ldr	r2, [pc, #448]	@ (80033e8 <LQR_Balance_Only+0x2e8>)
 8003226:	6812      	ldr	r2, [r2, #0]
 8003228:	4611      	mov	r1, r2
 800322a:	4618      	mov	r0, r3
 800322c:	f7fd fd0c 	bl	8000c48 <__aeabi_fsub>
 8003230:	4603      	mov	r3, r0
 8003232:	461a      	mov	r2, r3
 8003234:	4b66      	ldr	r3, [pc, #408]	@ (80033d0 <LQR_Balance_Only+0x2d0>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4619      	mov	r1, r3
 800323a:	4610      	mov	r0, r2
 800323c:	f7fd fe0e 	bl	8000e5c <__aeabi_fmul>
 8003240:	4603      	mov	r3, r0
 8003242:	461a      	mov	r2, r3
 8003244:	4b69      	ldr	r3, [pc, #420]	@ (80033ec <LQR_Balance_Only+0x2ec>)
 8003246:	601a      	str	r2, [r3, #0]
	last_angle = angle_x;
 8003248:	4b66      	ldr	r3, [pc, #408]	@ (80033e4 <LQR_Balance_Only+0x2e4>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a66      	ldr	r2, [pc, #408]	@ (80033e8 <LQR_Balance_Only+0x2e8>)
 800324e:	6013      	str	r3, [r2, #0]

	// Obtenir vitesse de rotation (rad/s) et angle de rotation (rad)
	gyro_z = (Encoder_Right - Encoder_Left) / Wheel_spacing / 1000.0f * PI * Diameter_67 / 1000.0f / 1560.0f * Control_Frequency;
 8003250:	68ba      	ldr	r2, [r7, #8]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	4618      	mov	r0, r3
 8003258:	f7fd fdac 	bl	8000db4 <__aeabi_i2f>
 800325c:	4602      	mov	r2, r0
 800325e:	4b64      	ldr	r3, [pc, #400]	@ (80033f0 <LQR_Balance_Only+0x2f0>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4619      	mov	r1, r3
 8003264:	4610      	mov	r0, r2
 8003266:	f7fd fead 	bl	8000fc4 <__aeabi_fdiv>
 800326a:	4603      	mov	r3, r0
 800326c:	4961      	ldr	r1, [pc, #388]	@ (80033f4 <LQR_Balance_Only+0x2f4>)
 800326e:	4618      	mov	r0, r3
 8003270:	f7fd fea8 	bl	8000fc4 <__aeabi_fdiv>
 8003274:	4603      	mov	r3, r0
 8003276:	4618      	mov	r0, r3
 8003278:	f7fd f942 	bl	8000500 <__aeabi_f2d>
 800327c:	a34e      	add	r3, pc, #312	@ (adr r3, 80033b8 <LQR_Balance_Only+0x2b8>)
 800327e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003282:	f7fd f995 	bl	80005b0 <__aeabi_dmul>
 8003286:	4602      	mov	r2, r0
 8003288:	460b      	mov	r3, r1
 800328a:	4614      	mov	r4, r2
 800328c:	461d      	mov	r5, r3
 800328e:	4b4d      	ldr	r3, [pc, #308]	@ (80033c4 <LQR_Balance_Only+0x2c4>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f7fd f934 	bl	8000500 <__aeabi_f2d>
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	4620      	mov	r0, r4
 800329e:	4629      	mov	r1, r5
 80032a0:	f7fd f986 	bl	80005b0 <__aeabi_dmul>
 80032a4:	4602      	mov	r2, r0
 80032a6:	460b      	mov	r3, r1
 80032a8:	4610      	mov	r0, r2
 80032aa:	4619      	mov	r1, r3
 80032ac:	f04f 0200 	mov.w	r2, #0
 80032b0:	4b45      	ldr	r3, [pc, #276]	@ (80033c8 <LQR_Balance_Only+0x2c8>)
 80032b2:	f7fd faa7 	bl	8000804 <__aeabi_ddiv>
 80032b6:	4602      	mov	r2, r0
 80032b8:	460b      	mov	r3, r1
 80032ba:	4610      	mov	r0, r2
 80032bc:	4619      	mov	r1, r3
 80032be:	f04f 0200 	mov.w	r2, #0
 80032c2:	4b42      	ldr	r3, [pc, #264]	@ (80033cc <LQR_Balance_Only+0x2cc>)
 80032c4:	f7fd fa9e 	bl	8000804 <__aeabi_ddiv>
 80032c8:	4602      	mov	r2, r0
 80032ca:	460b      	mov	r3, r1
 80032cc:	4614      	mov	r4, r2
 80032ce:	461d      	mov	r5, r3
 80032d0:	4b3f      	ldr	r3, [pc, #252]	@ (80033d0 <LQR_Balance_Only+0x2d0>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7fd f913 	bl	8000500 <__aeabi_f2d>
 80032da:	4602      	mov	r2, r0
 80032dc:	460b      	mov	r3, r1
 80032de:	4620      	mov	r0, r4
 80032e0:	4629      	mov	r1, r5
 80032e2:	f7fd f965 	bl	80005b0 <__aeabi_dmul>
 80032e6:	4602      	mov	r2, r0
 80032e8:	460b      	mov	r3, r1
 80032ea:	4610      	mov	r0, r2
 80032ec:	4619      	mov	r1, r3
 80032ee:	f7fd fc57 	bl	8000ba0 <__aeabi_d2f>
 80032f2:	4603      	mov	r3, r0
 80032f4:	4a40      	ldr	r2, [pc, #256]	@ (80033f8 <LQR_Balance_Only+0x2f8>)
 80032f6:	6013      	str	r3, [r2, #0]
	angle_z += gyro_z / Control_Frequency;
 80032f8:	4b3f      	ldr	r3, [pc, #252]	@ (80033f8 <LQR_Balance_Only+0x2f8>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a34      	ldr	r2, [pc, #208]	@ (80033d0 <LQR_Balance_Only+0x2d0>)
 80032fe:	6812      	ldr	r2, [r2, #0]
 8003300:	4611      	mov	r1, r2
 8003302:	4618      	mov	r0, r3
 8003304:	f7fd fe5e 	bl	8000fc4 <__aeabi_fdiv>
 8003308:	4603      	mov	r3, r0
 800330a:	461a      	mov	r2, r3
 800330c:	4b3b      	ldr	r3, [pc, #236]	@ (80033fc <LQR_Balance_Only+0x2fc>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4619      	mov	r1, r3
 8003312:	4610      	mov	r0, r2
 8003314:	f7fd fc9a 	bl	8000c4c <__addsf3>
 8003318:	4603      	mov	r3, r0
 800331a:	461a      	mov	r2, r3
 800331c:	4b37      	ldr	r3, [pc, #220]	@ (80033fc <LQR_Balance_Only+0x2fc>)
 800331e:	601a      	str	r2, [r3, #0]
	// QUILIBRE UNIQUEMENT - Pas de mouvement
	//Target_x_speed = 6/10.0f;      // Vitesse nulle
	//Target_gyro_z = 0;       // Pas de rotation
	//K5 = K5OLD;
	//K6 = K6OLD;
	Target_x_speed =  0; // Car_Target_Velocity / 10.0f;  // Conversion
 8003320:	4b37      	ldr	r3, [pc, #220]	@ (8003400 <LQR_Balance_Only+0x300>)
 8003322:	f04f 0200 	mov.w	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
	x_pose = 0;  // Reset position pour vitesse constante
 8003328:	4b2b      	ldr	r3, [pc, #172]	@ (80033d8 <LQR_Balance_Only+0x2d8>)
 800332a:	f04f 0200 	mov.w	r2, #0
 800332e:	601a      	str	r2, [r3, #0]
	Target_gyro_z = -( Car_Turn_Amplitude_speed / 3.0f);  // Rotation
 8003330:	4b34      	ldr	r3, [pc, #208]	@ (8003404 <LQR_Balance_Only+0x304>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4934      	ldr	r1, [pc, #208]	@ (8003408 <LQR_Balance_Only+0x308>)
 8003336:	4618      	mov	r0, r3
 8003338:	f7fd fe44 	bl	8000fc4 <__aeabi_fdiv>
 800333c:	4603      	mov	r3, r0
 800333e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003342:	4a32      	ldr	r2, [pc, #200]	@ (800340c <LQR_Balance_Only+0x30c>)
 8003344:	6013      	str	r3, [r2, #0]
	angle_z = 0;
 8003346:	4b2d      	ldr	r3, [pc, #180]	@ (80033fc <LQR_Balance_Only+0x2fc>)
 8003348:	f04f 0200 	mov.w	r2, #0
 800334c:	601a      	str	r2, [r3, #0]

	//  Calculer les acclrations (contrleur LQR)
	L_accel = -(K1 * x_pose +
 800334e:	4b30      	ldr	r3, [pc, #192]	@ (8003410 <LQR_Balance_Only+0x310>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a21      	ldr	r2, [pc, #132]	@ (80033d8 <LQR_Balance_Only+0x2d8>)
 8003354:	6812      	ldr	r2, [r2, #0]
 8003356:	4611      	mov	r1, r2
 8003358:	4618      	mov	r0, r3
 800335a:	f7fd fd7f 	bl	8000e5c <__aeabi_fmul>
 800335e:	4603      	mov	r3, r0
 8003360:	461c      	mov	r4, r3
				K2 * (x_speed - Target_x_speed) +
 8003362:	4b1c      	ldr	r3, [pc, #112]	@ (80033d4 <LQR_Balance_Only+0x2d4>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a26      	ldr	r2, [pc, #152]	@ (8003400 <LQR_Balance_Only+0x300>)
 8003368:	6812      	ldr	r2, [r2, #0]
 800336a:	4611      	mov	r1, r2
 800336c:	4618      	mov	r0, r3
 800336e:	f7fd fc6b 	bl	8000c48 <__aeabi_fsub>
 8003372:	4603      	mov	r3, r0
 8003374:	461a      	mov	r2, r3
 8003376:	4b27      	ldr	r3, [pc, #156]	@ (8003414 <LQR_Balance_Only+0x314>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4619      	mov	r1, r3
 800337c:	4610      	mov	r0, r2
 800337e:	f7fd fd6d 	bl	8000e5c <__aeabi_fmul>
 8003382:	4603      	mov	r3, r0
	L_accel = -(K1 * x_pose +
 8003384:	4619      	mov	r1, r3
 8003386:	4620      	mov	r0, r4
 8003388:	f7fd fc60 	bl	8000c4c <__addsf3>
 800338c:	4603      	mov	r3, r0
 800338e:	461c      	mov	r4, r3
				K3 * (angle_x - Target_angle_x) +
 8003390:	4b14      	ldr	r3, [pc, #80]	@ (80033e4 <LQR_Balance_Only+0x2e4>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a20      	ldr	r2, [pc, #128]	@ (8003418 <LQR_Balance_Only+0x318>)
 8003396:	6812      	ldr	r2, [r2, #0]
 8003398:	4611      	mov	r1, r2
 800339a:	4618      	mov	r0, r3
 800339c:	f7fd fc54 	bl	8000c48 <__aeabi_fsub>
 80033a0:	4603      	mov	r3, r0
 80033a2:	461a      	mov	r2, r3
 80033a4:	4b1d      	ldr	r3, [pc, #116]	@ (800341c <LQR_Balance_Only+0x31c>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4619      	mov	r1, r3
 80033aa:	4610      	mov	r0, r2
 80033ac:	f7fd fd56 	bl	8000e5c <__aeabi_fmul>
 80033b0:	e036      	b.n	8003420 <LQR_Balance_Only+0x320>
 80033b2:	bf00      	nop
 80033b4:	f3af 8000 	nop.w
 80033b8:	53c8d4f1 	.word	0x53c8d4f1
 80033bc:	400921fb 	.word	0x400921fb
 80033c0:	20000088 	.word	0x20000088
 80033c4:	20000044 	.word	0x20000044
 80033c8:	408f4000 	.word	0x408f4000
 80033cc:	40986000 	.word	0x40986000
 80033d0:	20000040 	.word	0x20000040
 80033d4:	200002f0 	.word	0x200002f0
 80033d8:	200002ec 	.word	0x200002ec
 80033dc:	20000334 	.word	0x20000334
 80033e0:	43340000 	.word	0x43340000
 80033e4:	200002f4 	.word	0x200002f4
 80033e8:	20000304 	.word	0x20000304
 80033ec:	200002f8 	.word	0x200002f8
 80033f0:	20000048 	.word	0x20000048
 80033f4:	447a0000 	.word	0x447a0000
 80033f8:	20000300 	.word	0x20000300
 80033fc:	200002fc 	.word	0x200002fc
 8003400:	20000318 	.word	0x20000318
 8003404:	2000080c 	.word	0x2000080c
 8003408:	40400000 	.word	0x40400000
 800340c:	2000031c 	.word	0x2000031c
 8003410:	20000020 	.word	0x20000020
 8003414:	20000024 	.word	0x20000024
 8003418:	20000038 	.word	0x20000038
 800341c:	20000028 	.word	0x20000028
 8003420:	4603      	mov	r3, r0
				K2 * (x_speed - Target_x_speed) +
 8003422:	4619      	mov	r1, r3
 8003424:	4620      	mov	r0, r4
 8003426:	f7fd fc11 	bl	8000c4c <__addsf3>
 800342a:	4603      	mov	r3, r0
 800342c:	461c      	mov	r4, r3
				K4 * gyro_x +
 800342e:	4b91      	ldr	r3, [pc, #580]	@ (8003674 <LQR_Balance_Only+0x574>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a91      	ldr	r2, [pc, #580]	@ (8003678 <LQR_Balance_Only+0x578>)
 8003434:	6812      	ldr	r2, [r2, #0]
 8003436:	4611      	mov	r1, r2
 8003438:	4618      	mov	r0, r3
 800343a:	f7fd fd0f 	bl	8000e5c <__aeabi_fmul>
 800343e:	4603      	mov	r3, r0
				K3 * (angle_x - Target_angle_x) +
 8003440:	4619      	mov	r1, r3
 8003442:	4620      	mov	r0, r4
 8003444:	f7fd fc02 	bl	8000c4c <__addsf3>
 8003448:	4603      	mov	r3, r0
 800344a:	461c      	mov	r4, r3
				K5 * angle_z +
 800344c:	4b8b      	ldr	r3, [pc, #556]	@ (800367c <LQR_Balance_Only+0x57c>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a8b      	ldr	r2, [pc, #556]	@ (8003680 <LQR_Balance_Only+0x580>)
 8003452:	6812      	ldr	r2, [r2, #0]
 8003454:	4611      	mov	r1, r2
 8003456:	4618      	mov	r0, r3
 8003458:	f7fd fd00 	bl	8000e5c <__aeabi_fmul>
 800345c:	4603      	mov	r3, r0
				K4 * gyro_x +
 800345e:	4619      	mov	r1, r3
 8003460:	4620      	mov	r0, r4
 8003462:	f7fd fbf3 	bl	8000c4c <__addsf3>
 8003466:	4603      	mov	r3, r0
 8003468:	461c      	mov	r4, r3
				K6 * (gyro_z - Target_gyro_z));
 800346a:	4b86      	ldr	r3, [pc, #536]	@ (8003684 <LQR_Balance_Only+0x584>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a86      	ldr	r2, [pc, #536]	@ (8003688 <LQR_Balance_Only+0x588>)
 8003470:	6812      	ldr	r2, [r2, #0]
 8003472:	4611      	mov	r1, r2
 8003474:	4618      	mov	r0, r3
 8003476:	f7fd fbe7 	bl	8000c48 <__aeabi_fsub>
 800347a:	4603      	mov	r3, r0
 800347c:	461a      	mov	r2, r3
 800347e:	4b83      	ldr	r3, [pc, #524]	@ (800368c <LQR_Balance_Only+0x58c>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4619      	mov	r1, r3
 8003484:	4610      	mov	r0, r2
 8003486:	f7fd fce9 	bl	8000e5c <__aeabi_fmul>
 800348a:	4603      	mov	r3, r0
				K5 * angle_z +
 800348c:	4619      	mov	r1, r3
 800348e:	4620      	mov	r0, r4
 8003490:	f7fd fbdc 	bl	8000c4c <__addsf3>
 8003494:	4603      	mov	r3, r0
	L_accel = -(K1 * x_pose +
 8003496:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800349a:	4a7d      	ldr	r2, [pc, #500]	@ (8003690 <LQR_Balance_Only+0x590>)
 800349c:	6013      	str	r3, [r2, #0]

	R_accel = -(K1 * x_pose +
 800349e:	4b7d      	ldr	r3, [pc, #500]	@ (8003694 <LQR_Balance_Only+0x594>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a7d      	ldr	r2, [pc, #500]	@ (8003698 <LQR_Balance_Only+0x598>)
 80034a4:	6812      	ldr	r2, [r2, #0]
 80034a6:	4611      	mov	r1, r2
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7fd fcd7 	bl	8000e5c <__aeabi_fmul>
 80034ae:	4603      	mov	r3, r0
 80034b0:	461c      	mov	r4, r3
				K2 * (x_speed - Target_x_speed) +
 80034b2:	4b7a      	ldr	r3, [pc, #488]	@ (800369c <LQR_Balance_Only+0x59c>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a7a      	ldr	r2, [pc, #488]	@ (80036a0 <LQR_Balance_Only+0x5a0>)
 80034b8:	6812      	ldr	r2, [r2, #0]
 80034ba:	4611      	mov	r1, r2
 80034bc:	4618      	mov	r0, r3
 80034be:	f7fd fbc3 	bl	8000c48 <__aeabi_fsub>
 80034c2:	4603      	mov	r3, r0
 80034c4:	461a      	mov	r2, r3
 80034c6:	4b77      	ldr	r3, [pc, #476]	@ (80036a4 <LQR_Balance_Only+0x5a4>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4619      	mov	r1, r3
 80034cc:	4610      	mov	r0, r2
 80034ce:	f7fd fcc5 	bl	8000e5c <__aeabi_fmul>
 80034d2:	4603      	mov	r3, r0
	R_accel = -(K1 * x_pose +
 80034d4:	4619      	mov	r1, r3
 80034d6:	4620      	mov	r0, r4
 80034d8:	f7fd fbb8 	bl	8000c4c <__addsf3>
 80034dc:	4603      	mov	r3, r0
 80034de:	461c      	mov	r4, r3
				K3 * (angle_x - Target_angle_x) +
 80034e0:	4b71      	ldr	r3, [pc, #452]	@ (80036a8 <LQR_Balance_Only+0x5a8>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a71      	ldr	r2, [pc, #452]	@ (80036ac <LQR_Balance_Only+0x5ac>)
 80034e6:	6812      	ldr	r2, [r2, #0]
 80034e8:	4611      	mov	r1, r2
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7fd fbac 	bl	8000c48 <__aeabi_fsub>
 80034f0:	4603      	mov	r3, r0
 80034f2:	461a      	mov	r2, r3
 80034f4:	4b6e      	ldr	r3, [pc, #440]	@ (80036b0 <LQR_Balance_Only+0x5b0>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4619      	mov	r1, r3
 80034fa:	4610      	mov	r0, r2
 80034fc:	f7fd fcae 	bl	8000e5c <__aeabi_fmul>
 8003500:	4603      	mov	r3, r0
				K2 * (x_speed - Target_x_speed) +
 8003502:	4619      	mov	r1, r3
 8003504:	4620      	mov	r0, r4
 8003506:	f7fd fba1 	bl	8000c4c <__addsf3>
 800350a:	4603      	mov	r3, r0
 800350c:	461c      	mov	r4, r3
				K4 * gyro_x -
 800350e:	4b59      	ldr	r3, [pc, #356]	@ (8003674 <LQR_Balance_Only+0x574>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a59      	ldr	r2, [pc, #356]	@ (8003678 <LQR_Balance_Only+0x578>)
 8003514:	6812      	ldr	r2, [r2, #0]
 8003516:	4611      	mov	r1, r2
 8003518:	4618      	mov	r0, r3
 800351a:	f7fd fc9f 	bl	8000e5c <__aeabi_fmul>
 800351e:	4603      	mov	r3, r0
				K3 * (angle_x - Target_angle_x) +
 8003520:	4619      	mov	r1, r3
 8003522:	4620      	mov	r0, r4
 8003524:	f7fd fb92 	bl	8000c4c <__addsf3>
 8003528:	4603      	mov	r3, r0
 800352a:	461c      	mov	r4, r3
				K5 * angle_z -
 800352c:	4b53      	ldr	r3, [pc, #332]	@ (800367c <LQR_Balance_Only+0x57c>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a53      	ldr	r2, [pc, #332]	@ (8003680 <LQR_Balance_Only+0x580>)
 8003532:	6812      	ldr	r2, [r2, #0]
 8003534:	4611      	mov	r1, r2
 8003536:	4618      	mov	r0, r3
 8003538:	f7fd fc90 	bl	8000e5c <__aeabi_fmul>
 800353c:	4603      	mov	r3, r0
				K4 * gyro_x -
 800353e:	4619      	mov	r1, r3
 8003540:	4620      	mov	r0, r4
 8003542:	f7fd fb81 	bl	8000c48 <__aeabi_fsub>
 8003546:	4603      	mov	r3, r0
 8003548:	461c      	mov	r4, r3
				K6 * (gyro_z - Target_gyro_z));
 800354a:	4b4e      	ldr	r3, [pc, #312]	@ (8003684 <LQR_Balance_Only+0x584>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a4e      	ldr	r2, [pc, #312]	@ (8003688 <LQR_Balance_Only+0x588>)
 8003550:	6812      	ldr	r2, [r2, #0]
 8003552:	4611      	mov	r1, r2
 8003554:	4618      	mov	r0, r3
 8003556:	f7fd fb77 	bl	8000c48 <__aeabi_fsub>
 800355a:	4603      	mov	r3, r0
 800355c:	461a      	mov	r2, r3
 800355e:	4b4b      	ldr	r3, [pc, #300]	@ (800368c <LQR_Balance_Only+0x58c>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4619      	mov	r1, r3
 8003564:	4610      	mov	r0, r2
 8003566:	f7fd fc79 	bl	8000e5c <__aeabi_fmul>
 800356a:	4603      	mov	r3, r0
				K5 * angle_z -
 800356c:	4619      	mov	r1, r3
 800356e:	4620      	mov	r0, r4
 8003570:	f7fd fb6a 	bl	8000c48 <__aeabi_fsub>
 8003574:	4603      	mov	r3, r0
	R_accel = -(K1 * x_pose +
 8003576:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800357a:	4a4e      	ldr	r2, [pc, #312]	@ (80036b4 <LQR_Balance_Only+0x5b4>)
 800357c:	6013      	str	r3, [r2, #0]

	// 8 Convertir vitesse en PWM
	velocity_L = (int)(Ratio_accel * (x_speed + L_accel / Control_Frequency));
 800357e:	4b44      	ldr	r3, [pc, #272]	@ (8003690 <LQR_Balance_Only+0x590>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a4d      	ldr	r2, [pc, #308]	@ (80036b8 <LQR_Balance_Only+0x5b8>)
 8003584:	6812      	ldr	r2, [r2, #0]
 8003586:	4611      	mov	r1, r2
 8003588:	4618      	mov	r0, r3
 800358a:	f7fd fd1b 	bl	8000fc4 <__aeabi_fdiv>
 800358e:	4603      	mov	r3, r0
 8003590:	461a      	mov	r2, r3
 8003592:	4b42      	ldr	r3, [pc, #264]	@ (800369c <LQR_Balance_Only+0x59c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4619      	mov	r1, r3
 8003598:	4610      	mov	r0, r2
 800359a:	f7fd fb57 	bl	8000c4c <__addsf3>
 800359e:	4603      	mov	r3, r0
 80035a0:	461a      	mov	r2, r3
 80035a2:	4b46      	ldr	r3, [pc, #280]	@ (80036bc <LQR_Balance_Only+0x5bc>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4619      	mov	r1, r3
 80035a8:	4610      	mov	r0, r2
 80035aa:	f7fd fc57 	bl	8000e5c <__aeabi_fmul>
 80035ae:	4603      	mov	r3, r0
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7fd fe19 	bl	80011e8 <__aeabi_f2iz>
 80035b6:	4603      	mov	r3, r0
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7fd fbfb 	bl	8000db4 <__aeabi_i2f>
 80035be:	4603      	mov	r3, r0
 80035c0:	4a3f      	ldr	r2, [pc, #252]	@ (80036c0 <LQR_Balance_Only+0x5c0>)
 80035c2:	6013      	str	r3, [r2, #0]
	velocity_R = (int)(Ratio_accel * (x_speed + R_accel / Control_Frequency));
 80035c4:	4b3b      	ldr	r3, [pc, #236]	@ (80036b4 <LQR_Balance_Only+0x5b4>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a3b      	ldr	r2, [pc, #236]	@ (80036b8 <LQR_Balance_Only+0x5b8>)
 80035ca:	6812      	ldr	r2, [r2, #0]
 80035cc:	4611      	mov	r1, r2
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7fd fcf8 	bl	8000fc4 <__aeabi_fdiv>
 80035d4:	4603      	mov	r3, r0
 80035d6:	461a      	mov	r2, r3
 80035d8:	4b30      	ldr	r3, [pc, #192]	@ (800369c <LQR_Balance_Only+0x59c>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4619      	mov	r1, r3
 80035de:	4610      	mov	r0, r2
 80035e0:	f7fd fb34 	bl	8000c4c <__addsf3>
 80035e4:	4603      	mov	r3, r0
 80035e6:	461a      	mov	r2, r3
 80035e8:	4b34      	ldr	r3, [pc, #208]	@ (80036bc <LQR_Balance_Only+0x5bc>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4619      	mov	r1, r3
 80035ee:	4610      	mov	r0, r2
 80035f0:	f7fd fc34 	bl	8000e5c <__aeabi_fmul>
 80035f4:	4603      	mov	r3, r0
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7fd fdf6 	bl	80011e8 <__aeabi_f2iz>
 80035fc:	4603      	mov	r3, r0
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fd fbd8 	bl	8000db4 <__aeabi_i2f>
 8003604:	4603      	mov	r3, r0
 8003606:	4a2f      	ldr	r2, [pc, #188]	@ (80036c4 <LQR_Balance_Only+0x5c4>)
 8003608:	6013      	str	r3, [r2, #0]

	//  Limiter PWM
	Motor_Left = PWM_Limit(velocity_L, 2600, -2600);
 800360a:	4b2d      	ldr	r3, [pc, #180]	@ (80036c0 <LQR_Balance_Only+0x5c0>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4618      	mov	r0, r3
 8003610:	f7fd fdea 	bl	80011e8 <__aeabi_f2iz>
 8003614:	4603      	mov	r3, r0
 8003616:	4a2c      	ldr	r2, [pc, #176]	@ (80036c8 <LQR_Balance_Only+0x5c8>)
 8003618:	f640 2128 	movw	r1, #2600	@ 0xa28
 800361c:	4618      	mov	r0, r3
 800361e:	f003 fcdd 	bl	8006fdc <PWM_Limit>
 8003622:	6078      	str	r0, [r7, #4]
	Motor_Right = PWM_Limit(velocity_R, 2600, -2600);
 8003624:	4b27      	ldr	r3, [pc, #156]	@ (80036c4 <LQR_Balance_Only+0x5c4>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4618      	mov	r0, r3
 800362a:	f7fd fddd 	bl	80011e8 <__aeabi_f2iz>
 800362e:	4603      	mov	r3, r0
 8003630:	4a25      	ldr	r2, [pc, #148]	@ (80036c8 <LQR_Balance_Only+0x5c8>)
 8003632:	f640 2128 	movw	r1, #2600	@ 0xa28
 8003636:	4618      	mov	r0, r3
 8003638:	f003 fcd0 	bl	8006fdc <PWM_Limit>
 800363c:	6038      	str	r0, [r7, #0]

	Motor_Left = PWM_Ignore(Motor_Left);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f003 fc6a 	bl	8006f18 <PWM_Ignore>
 8003644:	6078      	str	r0, [r7, #4]
	Motor_Right = PWM_Ignore(Motor_Right);
 8003646:	6838      	ldr	r0, [r7, #0]
 8003648:	f003 fc66 	bl	8006f18 <PWM_Ignore>
 800364c:	6038      	str	r0, [r7, #0]

	if(Turn_Off(Angle_Balance, battery) == 0)
 800364e:	4b1f      	ldr	r3, [pc, #124]	@ (80036cc <LQR_Balance_Only+0x5cc>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a1f      	ldr	r2, [pc, #124]	@ (80036d0 <LQR_Balance_Only+0x5d0>)
 8003654:	6812      	ldr	r2, [r2, #0]
 8003656:	4611      	mov	r1, r2
 8003658:	4618      	mov	r0, r3
 800365a:	f003 fda5 	bl	80071a8 <Turn_Off>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d103      	bne.n	800366c <LQR_Balance_Only+0x56c>
	{
		Set_Pwm(Motor_Left, Motor_Right);
 8003664:	6839      	ldr	r1, [r7, #0]
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f003 fc6e 	bl	8006f48 <Set_Pwm>
	}
}
 800366c:	bf00      	nop
 800366e:	3710      	adds	r7, #16
 8003670:	46bd      	mov	sp, r7
 8003672:	bdb0      	pop	{r4, r5, r7, pc}
 8003674:	2000002c 	.word	0x2000002c
 8003678:	200002f8 	.word	0x200002f8
 800367c:	20000030 	.word	0x20000030
 8003680:	200002fc 	.word	0x200002fc
 8003684:	20000300 	.word	0x20000300
 8003688:	2000031c 	.word	0x2000031c
 800368c:	20000034 	.word	0x20000034
 8003690:	20000308 	.word	0x20000308
 8003694:	20000020 	.word	0x20000020
 8003698:	200002ec 	.word	0x200002ec
 800369c:	200002f0 	.word	0x200002f0
 80036a0:	20000318 	.word	0x20000318
 80036a4:	20000024 	.word	0x20000024
 80036a8:	200002f4 	.word	0x200002f4
 80036ac:	20000038 	.word	0x20000038
 80036b0:	20000028 	.word	0x20000028
 80036b4:	2000030c 	.word	0x2000030c
 80036b8:	20000040 	.word	0x20000040
 80036bc:	2000003c 	.word	0x2000003c
 80036c0:	20000310 	.word	0x20000310
 80036c4:	20000314 	.word	0x20000314
 80036c8:	fffff5d8 	.word	0xfffff5d8
 80036cc:	20000334 	.word	0x20000334
 80036d0:	2000004c 	.word	0x2000004c

080036d4 <HAL_GPIO_EXTI_Callback>:


extern uint8_t mpu_data_ready ;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	4603      	mov	r3, r0
 80036dc:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == MPU6050_Int_Pin && Stop_Flag == 0)
 80036de:	88fb      	ldrh	r3, [r7, #6]
 80036e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036e4:	d105      	bne.n	80036f2 <HAL_GPIO_EXTI_Callback+0x1e>
 80036e6:	4b05      	ldr	r3, [pc, #20]	@ (80036fc <HAL_GPIO_EXTI_Callback+0x28>)
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d101      	bne.n	80036f2 <HAL_GPIO_EXTI_Callback+0x1e>
    {
    	 LQR_Balance_Only();
 80036ee:	f7ff fd07 	bl	8003100 <LQR_Balance_Only>
		}


*/
    }
}
 80036f2:	bf00      	nop
 80036f4:	3708      	adds	r7, #8
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	20000089 	.word	0x20000089

08003700 <Get_Angle>:

**************************************************************************/


void Get_Angle(u8 way)
{
 8003700:	b5b0      	push	{r4, r5, r7, lr}
 8003702:	b08c      	sub	sp, #48	@ 0x30
 8003704:	af02      	add	r7, sp, #8
 8003706:	4603      	mov	r3, r0
 8003708:	71fb      	strb	r3, [r7, #7]
	float Accel_Y,Accel_Z,Accel_X,Accel_Angle_x,Accel_Angle_y,Gyro_X,Gyro_Z,Gyro_Y;



	//Temperature=Read_Temperature();        //Read the data from the MPU6050 built-in temperature sensor, which ap temperature.
	if(way==1)                           //The reading of DMP is interrupted during data collection, string requirements
 800370a:	79fb      	ldrb	r3, [r7, #7]
 800370c:	2b01      	cmp	r3, #1
 800370e:	d121      	bne.n	8003754 <Get_Angle+0x54>
	{
		Read_DMP();                      	 //Read acceleration, angular velocity, and tilt angle
 8003710:	f003 ff72 	bl	80075f8 <Read_DMP>

  //  UTILISATION DIRECTE DES DONNES DMP (pas de filtre)
		Angle_Balance = Pitch;      // Angle d'inclinaison
 8003714:	4b7a      	ldr	r3, [pc, #488]	@ (8003900 <Get_Angle+0x200>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a7a      	ldr	r2, [pc, #488]	@ (8003904 <Get_Angle+0x204>)
 800371a:	6013      	str	r3, [r2, #0]
		Gyro_Balance = gyro[0];     // Vitesse angulaire
 800371c:	4b7a      	ldr	r3, [pc, #488]	@ (8003908 <Get_Angle+0x208>)
 800371e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003722:	4618      	mov	r0, r3
 8003724:	f7fd fb46 	bl	8000db4 <__aeabi_i2f>
 8003728:	4603      	mov	r3, r0
 800372a:	4a78      	ldr	r2, [pc, #480]	@ (800390c <Get_Angle+0x20c>)
 800372c:	6013      	str	r3, [r2, #0]
		Gyro_Turn = gyro[2];        // Gyro de rotation
 800372e:	4b76      	ldr	r3, [pc, #472]	@ (8003908 <Get_Angle+0x208>)
 8003730:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003734:	4618      	mov	r0, r3
 8003736:	f7fd fb3d 	bl	8000db4 <__aeabi_i2f>
 800373a:	4603      	mov	r3, r0
 800373c:	4a74      	ldr	r2, [pc, #464]	@ (8003910 <Get_Angle+0x210>)
 800373e:	6013      	str	r3, [r2, #0]
		Acceleration_Z = accel[2];  // Acclration Z
 8003740:	4b74      	ldr	r3, [pc, #464]	@ (8003914 <Get_Angle+0x214>)
 8003742:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003746:	4618      	mov	r0, r3
 8003748:	f7fd fb34 	bl	8000db4 <__aeabi_i2f>
 800374c:	4603      	mov	r3, r0
 800374e:	4a72      	ldr	r2, [pc, #456]	@ (8003918 <Get_Angle+0x218>)
 8003750:	6013      	str	r3, [r2, #0]
		}
		Angle_Balance=Pitch;                              //    Update the balance tilt angle

	}

}
 8003752:	e0cb      	b.n	80038ec <Get_Angle+0x1ec>
		 Read_MPU6050_Burst(&gyro_x, &gyro_y, &gyro_z, &accel_x, &accel_y, &accel_z);
 8003754:	f107 0414 	add.w	r4, r7, #20
 8003758:	f107 0208 	add.w	r2, r7, #8
 800375c:	f107 0118 	add.w	r1, r7, #24
 8003760:	f107 001c 	add.w	r0, r7, #28
 8003764:	f107 030c 	add.w	r3, r7, #12
 8003768:	9301      	str	r3, [sp, #4]
 800376a:	f107 0310 	add.w	r3, r7, #16
 800376e:	9300      	str	r3, [sp, #0]
 8003770:	4623      	mov	r3, r4
 8003772:	f000 f8db 	bl	800392c <Read_MPU6050_Burst>
		if(GET_Angle_Way==2)
 8003776:	4b69      	ldr	r3, [pc, #420]	@ (800391c <Get_Angle+0x21c>)
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	2b02      	cmp	r3, #2
 800377c:	d144      	bne.n	8003808 <Get_Angle+0x108>
			 Pitch= KF_X(accel_y,accel_z,-gyro_x)/PI*180;//Kalman filtering
 800377e:	6938      	ldr	r0, [r7, #16]
 8003780:	68f9      	ldr	r1, [r7, #12]
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003788:	461a      	mov	r2, r3
 800378a:	f7ff f85f 	bl	800284c <KF_X>
 800378e:	4603      	mov	r3, r0
 8003790:	4618      	mov	r0, r3
 8003792:	f7fc feb5 	bl	8000500 <__aeabi_f2d>
 8003796:	a358      	add	r3, pc, #352	@ (adr r3, 80038f8 <Get_Angle+0x1f8>)
 8003798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800379c:	f7fd f832 	bl	8000804 <__aeabi_ddiv>
 80037a0:	4602      	mov	r2, r0
 80037a2:	460b      	mov	r3, r1
 80037a4:	4610      	mov	r0, r2
 80037a6:	4619      	mov	r1, r3
 80037a8:	f04f 0200 	mov.w	r2, #0
 80037ac:	4b5c      	ldr	r3, [pc, #368]	@ (8003920 <Get_Angle+0x220>)
 80037ae:	f7fc feff 	bl	80005b0 <__aeabi_dmul>
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	4610      	mov	r0, r2
 80037b8:	4619      	mov	r1, r3
 80037ba:	f7fd f9f1 	bl	8000ba0 <__aeabi_d2f>
 80037be:	4603      	mov	r3, r0
 80037c0:	4a4f      	ldr	r2, [pc, #316]	@ (8003900 <Get_Angle+0x200>)
 80037c2:	6013      	str	r3, [r2, #0]
			 Roll = KF_Y(accel_x,accel_z,gyro_y)/PI*180;
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	68f9      	ldr	r1, [r7, #12]
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff fa18 	bl	8002c00 <KF_Y>
 80037d0:	4603      	mov	r3, r0
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fc fe94 	bl	8000500 <__aeabi_f2d>
 80037d8:	a347      	add	r3, pc, #284	@ (adr r3, 80038f8 <Get_Angle+0x1f8>)
 80037da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037de:	f7fd f811 	bl	8000804 <__aeabi_ddiv>
 80037e2:	4602      	mov	r2, r0
 80037e4:	460b      	mov	r3, r1
 80037e6:	4610      	mov	r0, r2
 80037e8:	4619      	mov	r1, r3
 80037ea:	f04f 0200 	mov.w	r2, #0
 80037ee:	4b4c      	ldr	r3, [pc, #304]	@ (8003920 <Get_Angle+0x220>)
 80037f0:	f7fc fede 	bl	80005b0 <__aeabi_dmul>
 80037f4:	4602      	mov	r2, r0
 80037f6:	460b      	mov	r3, r1
 80037f8:	4610      	mov	r0, r2
 80037fa:	4619      	mov	r1, r3
 80037fc:	f7fd f9d0 	bl	8000ba0 <__aeabi_d2f>
 8003800:	4603      	mov	r3, r0
 8003802:	4a48      	ldr	r2, [pc, #288]	@ (8003924 <Get_Angle+0x224>)
 8003804:	6013      	str	r3, [r2, #0]
 8003806:	e06d      	b.n	80038e4 <Get_Angle+0x1e4>
		else if(GET_Angle_Way==3)
 8003808:	4b44      	ldr	r3, [pc, #272]	@ (800391c <Get_Angle+0x21c>)
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	2b03      	cmp	r3, #3
 800380e:	d169      	bne.n	80038e4 <Get_Angle+0x1e4>
			 Accel_Angle_x = atan2(accel_y, accel_z) * 180.0f / PI;
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	4618      	mov	r0, r3
 8003814:	f7fc fe74 	bl	8000500 <__aeabi_f2d>
 8003818:	4604      	mov	r4, r0
 800381a:	460d      	mov	r5, r1
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	4618      	mov	r0, r3
 8003820:	f7fc fe6e 	bl	8000500 <__aeabi_f2d>
 8003824:	4602      	mov	r2, r0
 8003826:	460b      	mov	r3, r1
 8003828:	4620      	mov	r0, r4
 800382a:	4629      	mov	r1, r5
 800382c:	f00d fea8 	bl	8011580 <atan2>
 8003830:	f04f 0200 	mov.w	r2, #0
 8003834:	4b3a      	ldr	r3, [pc, #232]	@ (8003920 <Get_Angle+0x220>)
 8003836:	f7fc febb 	bl	80005b0 <__aeabi_dmul>
 800383a:	4602      	mov	r2, r0
 800383c:	460b      	mov	r3, r1
 800383e:	4610      	mov	r0, r2
 8003840:	4619      	mov	r1, r3
 8003842:	a32d      	add	r3, pc, #180	@ (adr r3, 80038f8 <Get_Angle+0x1f8>)
 8003844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003848:	f7fc ffdc 	bl	8000804 <__aeabi_ddiv>
 800384c:	4602      	mov	r2, r0
 800384e:	460b      	mov	r3, r1
 8003850:	4610      	mov	r0, r2
 8003852:	4619      	mov	r1, r3
 8003854:	f7fd f9a4 	bl	8000ba0 <__aeabi_d2f>
 8003858:	4603      	mov	r3, r0
 800385a:	627b      	str	r3, [r7, #36]	@ 0x24
			 Accel_Angle_y = atan2(accel_x, accel_z) * 180.0f / PI;
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	4618      	mov	r0, r3
 8003860:	f7fc fe4e 	bl	8000500 <__aeabi_f2d>
 8003864:	4604      	mov	r4, r0
 8003866:	460d      	mov	r5, r1
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4618      	mov	r0, r3
 800386c:	f7fc fe48 	bl	8000500 <__aeabi_f2d>
 8003870:	4602      	mov	r2, r0
 8003872:	460b      	mov	r3, r1
 8003874:	4620      	mov	r0, r4
 8003876:	4629      	mov	r1, r5
 8003878:	f00d fe82 	bl	8011580 <atan2>
 800387c:	f04f 0200 	mov.w	r2, #0
 8003880:	4b27      	ldr	r3, [pc, #156]	@ (8003920 <Get_Angle+0x220>)
 8003882:	f7fc fe95 	bl	80005b0 <__aeabi_dmul>
 8003886:	4602      	mov	r2, r0
 8003888:	460b      	mov	r3, r1
 800388a:	4610      	mov	r0, r2
 800388c:	4619      	mov	r1, r3
 800388e:	a31a      	add	r3, pc, #104	@ (adr r3, 80038f8 <Get_Angle+0x1f8>)
 8003890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003894:	f7fc ffb6 	bl	8000804 <__aeabi_ddiv>
 8003898:	4602      	mov	r2, r0
 800389a:	460b      	mov	r3, r1
 800389c:	4610      	mov	r0, r2
 800389e:	4619      	mov	r1, r3
 80038a0:	f7fd f97e 	bl	8000ba0 <__aeabi_d2f>
 80038a4:	4603      	mov	r3, r0
 80038a6:	623b      	str	r3, [r7, #32]
			 Pitch = -Complementary_Filter_x(Accel_Angle_x, gyro_x / (16.4f / 939.8f));
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	491f      	ldr	r1, [pc, #124]	@ (8003928 <Get_Angle+0x228>)
 80038ac:	4618      	mov	r0, r3
 80038ae:	f7fd fb89 	bl	8000fc4 <__aeabi_fdiv>
 80038b2:	4603      	mov	r3, r0
 80038b4:	4619      	mov	r1, r3
 80038b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80038b8:	f000 fa70 	bl	8003d9c <Complementary_Filter_x>
 80038bc:	4603      	mov	r3, r0
 80038be:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80038c2:	4a0f      	ldr	r2, [pc, #60]	@ (8003900 <Get_Angle+0x200>)
 80038c4:	6013      	str	r3, [r2, #0]
			 Roll = -Complementary_Filter_y(Accel_Angle_y, gyro_y / (16.4f / 939.8f));
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	4917      	ldr	r1, [pc, #92]	@ (8003928 <Get_Angle+0x228>)
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fd fb7a 	bl	8000fc4 <__aeabi_fdiv>
 80038d0:	4603      	mov	r3, r0
 80038d2:	4619      	mov	r1, r3
 80038d4:	6a38      	ldr	r0, [r7, #32]
 80038d6:	f000 fa9d 	bl	8003e14 <Complementary_Filter_y>
 80038da:	4603      	mov	r3, r0
 80038dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80038e0:	4a10      	ldr	r2, [pc, #64]	@ (8003924 <Get_Angle+0x224>)
 80038e2:	6013      	str	r3, [r2, #0]
		Angle_Balance=Pitch;                              //    Update the balance tilt angle
 80038e4:	4b06      	ldr	r3, [pc, #24]	@ (8003900 <Get_Angle+0x200>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a06      	ldr	r2, [pc, #24]	@ (8003904 <Get_Angle+0x204>)
 80038ea:	6013      	str	r3, [r2, #0]
}
 80038ec:	bf00      	nop
 80038ee:	3728      	adds	r7, #40	@ 0x28
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bdb0      	pop	{r4, r5, r7, pc}
 80038f4:	f3af 8000 	nop.w
 80038f8:	53c8d4f1 	.word	0x53c8d4f1
 80038fc:	400921fb 	.word	0x400921fb
 8003900:	200005ec 	.word	0x200005ec
 8003904:	20000334 	.word	0x20000334
 8003908:	200005d8 	.word	0x200005d8
 800390c:	20000338 	.word	0x20000338
 8003910:	2000033c 	.word	0x2000033c
 8003914:	200005e0 	.word	0x200005e0
 8003918:	20000340 	.word	0x20000340
 800391c:	20000088 	.word	0x20000088
 8003920:	40668000 	.word	0x40668000
 8003924:	200005e8 	.word	0x200005e8
 8003928:	3c8ef465 	.word	0x3c8ef465

0800392c <Read_MPU6050_Burst>:
// ========================================
// FONCTION OPTIMISE : Lecture I2C Burst
// ========================================
void Read_MPU6050_Burst(float *gyro_x, float *gyro_y, float *gyro_z,
                        float *accel_x, float *accel_y, float *accel_z)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b08c      	sub	sp, #48	@ 0x30
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	607a      	str	r2, [r7, #4]
 8003938:	603b      	str	r3, [r7, #0]
    int16_t Gyro_X, Gyro_Y, Gyro_Z;
    int16_t Accel_X, Accel_Y, Accel_Z;

    //  LECTURE BURST : 14 octets en UNE SEULE transaction I2C
    // Au lieu de 12 appels I2C_ReadOneByte()  gain de ~1000s !
    IICreadBytes(devAddr, MPU6050_RA_ACCEL_XOUT_H, 14, buffer);
 800393a:	f107 0314 	add.w	r3, r7, #20
 800393e:	220e      	movs	r2, #14
 8003940:	213b      	movs	r1, #59	@ 0x3b
 8003942:	20d0      	movs	r0, #208	@ 0xd0
 8003944:	f000 fcd1 	bl	80042ea <IICreadBytes>

    // Parsing des donnes (mme mthode qu'avant)
    Accel_X = (buffer[0] << 8) | buffer[1];
 8003948:	7d3b      	ldrb	r3, [r7, #20]
 800394a:	b21b      	sxth	r3, r3
 800394c:	021b      	lsls	r3, r3, #8
 800394e:	b21a      	sxth	r2, r3
 8003950:	7d7b      	ldrb	r3, [r7, #21]
 8003952:	b21b      	sxth	r3, r3
 8003954:	4313      	orrs	r3, r2
 8003956:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    Accel_Y = (buffer[2] << 8) | buffer[3];
 8003958:	7dbb      	ldrb	r3, [r7, #22]
 800395a:	b21b      	sxth	r3, r3
 800395c:	021b      	lsls	r3, r3, #8
 800395e:	b21a      	sxth	r2, r3
 8003960:	7dfb      	ldrb	r3, [r7, #23]
 8003962:	b21b      	sxth	r3, r3
 8003964:	4313      	orrs	r3, r2
 8003966:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    Accel_Z = (buffer[4] << 8) | buffer[5];
 8003968:	7e3b      	ldrb	r3, [r7, #24]
 800396a:	b21b      	sxth	r3, r3
 800396c:	021b      	lsls	r3, r3, #8
 800396e:	b21a      	sxth	r2, r3
 8003970:	7e7b      	ldrb	r3, [r7, #25]
 8003972:	b21b      	sxth	r3, r3
 8003974:	4313      	orrs	r3, r2
 8003976:	857b      	strh	r3, [r7, #42]	@ 0x2a
    // buffer[6-7] = temprature (ignore)
    Gyro_X = (buffer[8] << 8) | buffer[9];
 8003978:	7f3b      	ldrb	r3, [r7, #28]
 800397a:	b21b      	sxth	r3, r3
 800397c:	021b      	lsls	r3, r3, #8
 800397e:	b21a      	sxth	r2, r3
 8003980:	7f7b      	ldrb	r3, [r7, #29]
 8003982:	b21b      	sxth	r3, r3
 8003984:	4313      	orrs	r3, r2
 8003986:	853b      	strh	r3, [r7, #40]	@ 0x28
    Gyro_Y = (buffer[10] << 8) | buffer[11];
 8003988:	7fbb      	ldrb	r3, [r7, #30]
 800398a:	b21b      	sxth	r3, r3
 800398c:	021b      	lsls	r3, r3, #8
 800398e:	b21a      	sxth	r2, r3
 8003990:	7ffb      	ldrb	r3, [r7, #31]
 8003992:	b21b      	sxth	r3, r3
 8003994:	4313      	orrs	r3, r2
 8003996:	84fb      	strh	r3, [r7, #38]	@ 0x26
    Gyro_Z = (buffer[12] << 8) | buffer[13];
 8003998:	f897 3020 	ldrb.w	r3, [r7, #32]
 800399c:	b21b      	sxth	r3, r3
 800399e:	021b      	lsls	r3, r3, #8
 80039a0:	b21a      	sxth	r2, r3
 80039a2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80039a6:	b21b      	sxth	r3, r3
 80039a8:	4313      	orrs	r3, r2
 80039aa:	84bb      	strh	r3, [r7, #36]	@ 0x24
    if(Accel_X > 32768) Accel_X -= 65536;
    if(Accel_Y > 32768) Accel_Y -= 65536;
    if(Accel_Z > 32768) Accel_Z -= 65536;

    // Conversion en units physiques (mmes facteurs qu'avant)
    *accel_x = Accel_X / 1671.84f;
 80039ac:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7fd f9ff 	bl	8000db4 <__aeabi_i2f>
 80039b6:	4603      	mov	r3, r0
 80039b8:	4935      	ldr	r1, [pc, #212]	@ (8003a90 <Read_MPU6050_Burst+0x164>)
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7fd fb02 	bl	8000fc4 <__aeabi_fdiv>
 80039c0:	4603      	mov	r3, r0
 80039c2:	461a      	mov	r2, r3
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	601a      	str	r2, [r3, #0]
    *accel_y = Accel_Y / 1671.84f;
 80039c8:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7fd f9f1 	bl	8000db4 <__aeabi_i2f>
 80039d2:	4603      	mov	r3, r0
 80039d4:	492e      	ldr	r1, [pc, #184]	@ (8003a90 <Read_MPU6050_Burst+0x164>)
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7fd faf4 	bl	8000fc4 <__aeabi_fdiv>
 80039dc:	4603      	mov	r3, r0
 80039de:	461a      	mov	r2, r3
 80039e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039e2:	601a      	str	r2, [r3, #0]
    *accel_z = Accel_Z / 1671.84f;
 80039e4:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7fd f9e3 	bl	8000db4 <__aeabi_i2f>
 80039ee:	4603      	mov	r3, r0
 80039f0:	4927      	ldr	r1, [pc, #156]	@ (8003a90 <Read_MPU6050_Burst+0x164>)
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7fd fae6 	bl	8000fc4 <__aeabi_fdiv>
 80039f8:	4603      	mov	r3, r0
 80039fa:	461a      	mov	r2, r3
 80039fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039fe:	601a      	str	r2, [r3, #0]
    *gyro_x = Gyro_X / 939.8f;
 8003a00:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7fd f9d5 	bl	8000db4 <__aeabi_i2f>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	4921      	ldr	r1, [pc, #132]	@ (8003a94 <Read_MPU6050_Burst+0x168>)
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7fd fad8 	bl	8000fc4 <__aeabi_fdiv>
 8003a14:	4603      	mov	r3, r0
 8003a16:	461a      	mov	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	601a      	str	r2, [r3, #0]
    *gyro_y = Gyro_Y / 939.8f;
 8003a1c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7fd f9c7 	bl	8000db4 <__aeabi_i2f>
 8003a26:	4603      	mov	r3, r0
 8003a28:	491a      	ldr	r1, [pc, #104]	@ (8003a94 <Read_MPU6050_Burst+0x168>)
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7fd faca 	bl	8000fc4 <__aeabi_fdiv>
 8003a30:	4603      	mov	r3, r0
 8003a32:	461a      	mov	r2, r3
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	601a      	str	r2, [r3, #0]
    *gyro_z = Gyro_Z / 939.8f;
 8003a38:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7fd f9b9 	bl	8000db4 <__aeabi_i2f>
 8003a42:	4603      	mov	r3, r0
 8003a44:	4913      	ldr	r1, [pc, #76]	@ (8003a94 <Read_MPU6050_Burst+0x168>)
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fd fabc 	bl	8000fc4 <__aeabi_fdiv>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	461a      	mov	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	601a      	str	r2, [r3, #0]

    // Mise  jour gyro brut pour Gyro_Balance
    Gyro_Balance = -Gyro_X;
 8003a54:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8003a58:	425b      	negs	r3, r3
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f7fd f9aa 	bl	8000db4 <__aeabi_i2f>
 8003a60:	4603      	mov	r3, r0
 8003a62:	4a0d      	ldr	r2, [pc, #52]	@ (8003a98 <Read_MPU6050_Burst+0x16c>)
 8003a64:	6013      	str	r3, [r2, #0]
    Gyro_Turn = Gyro_Z;
 8003a66:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fd f9a2 	bl	8000db4 <__aeabi_i2f>
 8003a70:	4603      	mov	r3, r0
 8003a72:	4a0a      	ldr	r2, [pc, #40]	@ (8003a9c <Read_MPU6050_Burst+0x170>)
 8003a74:	6013      	str	r3, [r2, #0]
    Acceleration_Z = Accel_Z;
 8003a76:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7fd f99a 	bl	8000db4 <__aeabi_i2f>
 8003a80:	4603      	mov	r3, r0
 8003a82:	4a07      	ldr	r2, [pc, #28]	@ (8003aa0 <Read_MPU6050_Burst+0x174>)
 8003a84:	6013      	str	r3, [r2, #0]
}
 8003a86:	bf00      	nop
 8003a88:	3730      	adds	r7, #48	@ 0x30
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	44d0fae1 	.word	0x44d0fae1
 8003a94:	446af333 	.word	0x446af333
 8003a98:	20000338 	.word	0x20000338
 8003a9c:	2000033c 	.word	0x2000033c
 8003aa0:	20000340 	.word	0x20000340

08003aa4 <HAL_InitTick>:

uint32_t dwt_us;


HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
	DEM_CR |= 1<<24;
 8003aac:	4b0e      	ldr	r3, [pc, #56]	@ (8003ae8 <HAL_InitTick+0x44>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8003ae8 <HAL_InitTick+0x44>)
 8003ab2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ab6:	6013      	str	r3, [r2, #0]

	DWT_CYCCNT = (uint32_t)0u;
 8003ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8003aec <HAL_InitTick+0x48>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	601a      	str	r2, [r3, #0]

	//3.  Enable  CYCCNT and start timing
	DWT_CTRL |= 1<<0;
 8003abe:	4b0c      	ldr	r3, [pc, #48]	@ (8003af0 <HAL_InitTick+0x4c>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a0b      	ldr	r2, [pc, #44]	@ (8003af0 <HAL_InitTick+0x4c>)
 8003ac4:	f043 0301 	orr.w	r3, r3, #1
 8003ac8:	6013      	str	r3, [r2, #0]

	//4.  Calculate the delay factor of the DWT microsecond delay function
	dwt_us = HAL_RCC_GetSysClockFreq()/1000000;
 8003aca:	f006 fb63 	bl	800a194 <HAL_RCC_GetSysClockFreq>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	4a08      	ldr	r2, [pc, #32]	@ (8003af4 <HAL_InitTick+0x50>)
 8003ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad6:	0c9b      	lsrs	r3, r3, #18
 8003ad8:	4a07      	ldr	r2, [pc, #28]	@ (8003af8 <HAL_InitTick+0x54>)
 8003ada:	6013      	str	r3, [r2, #0]

	return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	e000edfc 	.word	0xe000edfc
 8003aec:	e0001004 	.word	0xe0001004
 8003af0:	e0001000 	.word	0xe0001000
 8003af4:	431bde83 	.word	0x431bde83
 8003af8:	20000320 	.word	0x20000320

08003afc <HAL_GetTick>:

//HAL_GetTick() Override HAL_GetTick()
uint32_t HAL_GetTick(void)
{
 8003afc:	b598      	push	{r3, r4, r7, lr}
 8003afe:	af00      	add	r7, sp, #0

	// Divide the count value by 1/1000 of the core frequency to return 1 in 1 millisecond
	// Take C8T6 as an example: because counting to 72 is 1 microsecond (172MHz)
	// The maximum millisecond value that can be returned is 2^32 - 1 / 72000 = 59652 (rounded)
	return ((uint32_t)DWT_CYCCNT/(HAL_RCC_GetSysClockFreq()/1000));
 8003b00:	4b06      	ldr	r3, [pc, #24]	@ (8003b1c <HAL_GetTick+0x20>)
 8003b02:	681c      	ldr	r4, [r3, #0]
 8003b04:	f006 fb46 	bl	800a194 <HAL_RCC_GetSysClockFreq>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	4a05      	ldr	r2, [pc, #20]	@ (8003b20 <HAL_GetTick+0x24>)
 8003b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b10:	099b      	lsrs	r3, r3, #6
 8003b12:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	bd98      	pop	{r3, r4, r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	e0001004 	.word	0xe0001004
 8003b20:	10624dd3 	.word	0x10624dd3

08003b24 <HAL_Delay>:
//72MHz clock: 0 ~ 59652
//84MHz clock: 0 ~ 51130
//180MHz clock: 0 ~ 23860
//400Mhz clock: 0 ~ 10737
void HAL_Delay(uint32_t Delay)
{
 8003b24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b28:	b088      	sub	sp, #32
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6178      	str	r0, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b2e:	f7ff ffe5 	bl	8003afc <HAL_GetTick>
 8003b32:	61b8      	str	r0, [r7, #24]
  uint32_t wait = Delay;
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	61fb      	str	r3, [r7, #28]

  /* Add a freq to guarantee minimum wait */
  if (wait < __HAL_MAX_DELAY)
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	4698      	mov	r8, r3
 8003b3e:	4691      	mov	r9, r2
 8003b40:	f006 fb28 	bl	800a194 <HAL_RCC_GetSysClockFreq>
 8003b44:	4603      	mov	r3, r0
 8003b46:	4a38      	ldr	r2, [pc, #224]	@ (8003c28 <HAL_Delay+0x104>)
 8003b48:	fba2 2303 	umull	r2, r3, r2, r3
 8003b4c:	099b      	lsrs	r3, r3, #6
 8003b4e:	2200      	movs	r2, #0
 8003b50:	60bb      	str	r3, [r7, #8]
 8003b52:	60fa      	str	r2, [r7, #12]
 8003b54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b58:	f04f 30ff 	mov.w	r0, #4294967295
 8003b5c:	f04f 0100 	mov.w	r1, #0
 8003b60:	f7fd fb88 	bl	8001274 <__aeabi_ldivmod>
 8003b64:	4602      	mov	r2, r0
 8003b66:	460b      	mov	r3, r1
 8003b68:	4590      	cmp	r8, r2
 8003b6a:	eb79 0303 	sbcs.w	r3, r9, r3
 8003b6e:	da05      	bge.n	8003b7c <HAL_Delay+0x58>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b70:	4b2e      	ldr	r3, [pc, #184]	@ (8003c2c <HAL_Delay+0x108>)
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	461a      	mov	r2, r3
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	4413      	add	r3, r2
 8003b7a:	61fb      	str	r3, [r7, #28]
  }


  wait += tickstart;   	   																 //  Calculate the time required
 8003b7c:	69fa      	ldr	r2, [r7, #28]
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	4413      	add	r3, r2
 8003b82:	61fb      	str	r3, [r7, #28]
  if(wait>__HAL_MAX_DELAY) wait = wait - __HAL_MAX_DELAY;  //  If it is greater than the maximum count value, it overflows and calculates the overflow part
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	2200      	movs	r2, #0
 8003b88:	461c      	mov	r4, r3
 8003b8a:	4615      	mov	r5, r2
 8003b8c:	f006 fb02 	bl	800a194 <HAL_RCC_GetSysClockFreq>
 8003b90:	4603      	mov	r3, r0
 8003b92:	4a25      	ldr	r2, [pc, #148]	@ (8003c28 <HAL_Delay+0x104>)
 8003b94:	fba2 2303 	umull	r2, r3, r2, r3
 8003b98:	099b      	lsrs	r3, r3, #6
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	603b      	str	r3, [r7, #0]
 8003b9e:	607a      	str	r2, [r7, #4]
 8003ba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ba8:	f04f 0100 	mov.w	r1, #0
 8003bac:	f7fd fb62 	bl	8001274 <__aeabi_ldivmod>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	460b      	mov	r3, r1
 8003bb4:	42a2      	cmp	r2, r4
 8003bb6:	41ab      	sbcs	r3, r5
 8003bb8:	da16      	bge.n	8003be8 <HAL_Delay+0xc4>
 8003bba:	f006 faeb 	bl	800a194 <HAL_RCC_GetSysClockFreq>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	4a19      	ldr	r2, [pc, #100]	@ (8003c28 <HAL_Delay+0x104>)
 8003bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc6:	099b      	lsrs	r3, r3, #6
 8003bc8:	2200      	movs	r2, #0
 8003bca:	469a      	mov	sl, r3
 8003bcc:	4693      	mov	fp, r2
 8003bce:	4652      	mov	r2, sl
 8003bd0:	465b      	mov	r3, fp
 8003bd2:	f04f 0001 	mov.w	r0, #1
 8003bd6:	f04f 31ff 	mov.w	r1, #4294967295
 8003bda:	f7fd fb4b 	bl	8001274 <__aeabi_ldivmod>
 8003bde:	4602      	mov	r2, r0
 8003be0:	460b      	mov	r3, r1
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	4413      	add	r3, r2
 8003be6:	61fb      	str	r3, [r7, #28]

  // If the count does not overflow, just wait until the delay time.
   if(wait>tickstart)
 8003be8:	69fa      	ldr	r2, [r7, #28]
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d907      	bls.n	8003c00 <HAL_Delay+0xdc>
  {
	while(HAL_GetTick()<wait);
 8003bf0:	bf00      	nop
 8003bf2:	f7ff ff83 	bl	8003afc <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d8f9      	bhi.n	8003bf2 <HAL_Delay+0xce>
  else
  {
	while(HAL_GetTick()>wait); // Timing of the non-overflow part
	while(HAL_GetTick()<wait); // Overflow Part Timing
  }
}
 8003bfe:	e00d      	b.n	8003c1c <HAL_Delay+0xf8>
	while(HAL_GetTick()>wait); // Timing of the non-overflow part
 8003c00:	bf00      	nop
 8003c02:	f7ff ff7b 	bl	8003afc <HAL_GetTick>
 8003c06:	4602      	mov	r2, r0
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d3f9      	bcc.n	8003c02 <HAL_Delay+0xde>
	while(HAL_GetTick()<wait); // Overflow Part Timing
 8003c0e:	bf00      	nop
 8003c10:	f7ff ff74 	bl	8003afc <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d8f9      	bhi.n	8003c10 <HAL_Delay+0xec>
}
 8003c1c:	bf00      	nop
 8003c1e:	3720      	adds	r7, #32
 8003c20:	46bd      	mov	sp, r7
 8003c22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c26:	bf00      	nop
 8003c28:	10624dd3 	.word	0x10624dd3
 8003c2c:	200000a4 	.word	0x200000a4

08003c30 <delay_init>:
u16 i_us;  // Microsecond Factor
u16 i_ms;  // Millisecond Factor

// After SysTick is released, use SysTick to write a delay function
void delay_init(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	af00      	add	r7, sp, #0
	SysTick->CTRL &= ~(1<<2); 				   // HCLK/8 Set Systick clock source, HCLK/8
 8003c34:	4b11      	ldr	r3, [pc, #68]	@ (8003c7c <delay_init+0x4c>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a10      	ldr	r2, [pc, #64]	@ (8003c7c <delay_init+0x4c>)
 8003c3a:	f023 0304 	bic.w	r3, r3, #4
 8003c3e:	6013      	str	r3, [r2, #0]
	SysTick->CTRL &= ~(1<<1);				     //  Disable the SysTick interrupt provided by the HAL library to reduce the waste of system resources
 8003c40:	4b0e      	ldr	r3, [pc, #56]	@ (8003c7c <delay_init+0x4c>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a0d      	ldr	r2, [pc, #52]	@ (8003c7c <delay_init+0x4c>)
 8003c46:	f023 0302 	bic.w	r3, r3, #2
 8003c4a:	6013      	str	r3, [r2, #0]
	i_us = HAL_RCC_GetSysClockFreq()/8000000;  // Calculate the microsecond factor HCLK/crystal
 8003c4c:	f006 faa2 	bl	800a194 <HAL_RCC_GetSysClockFreq>
 8003c50:	4603      	mov	r3, r0
 8003c52:	4a0b      	ldr	r2, [pc, #44]	@ (8003c80 <delay_init+0x50>)
 8003c54:	fba2 2303 	umull	r2, r3, r2, r3
 8003c58:	0d5b      	lsrs	r3, r3, #21
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	4b09      	ldr	r3, [pc, #36]	@ (8003c84 <delay_init+0x54>)
 8003c5e:	801a      	strh	r2, [r3, #0]
	i_ms = i_us * 1000 ; 					   // Calculating millisecond factors
 8003c60:	4b08      	ldr	r3, [pc, #32]	@ (8003c84 <delay_init+0x54>)
 8003c62:	881b      	ldrh	r3, [r3, #0]
 8003c64:	461a      	mov	r2, r3
 8003c66:	0152      	lsls	r2, r2, #5
 8003c68:	1ad2      	subs	r2, r2, r3
 8003c6a:	0092      	lsls	r2, r2, #2
 8003c6c:	4413      	add	r3, r2
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	b29a      	uxth	r2, r3
 8003c72:	4b05      	ldr	r3, [pc, #20]	@ (8003c88 <delay_init+0x58>)
 8003c74:	801a      	strh	r2, [r3, #0]
}
 8003c76:	bf00      	nop
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	e000e010 	.word	0xe000e010
 8003c80:	431bde83 	.word	0x431bde83
 8003c84:	20000324 	.word	0x20000324
 8003c88:	20000326 	.word	0x20000326

08003c8c <delay_us>:

//static uint32_t dwt_us_factor;

void delay_us(u32 us)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
	 //uint32_t start = DWT->CYCCNT;
	 //uint32_t ticks = us * dwt_us_factor;

	// while ((DWT->CYCCNT - start) < ticks);

}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bc80      	pop	{r7}
 8003c9c:	4770      	bx	lr
	...

08003ca0 <delay_ms>:

void delay_ms(u16 ms)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	80fb      	strh	r3, [r7, #6]
	u32 temp;
	SysTick -> LOAD = i_ms * ms; //Calculate the auto-reload value that needs to be set
 8003caa:	4b16      	ldr	r3, [pc, #88]	@ (8003d04 <delay_ms+0x64>)
 8003cac:	881b      	ldrh	r3, [r3, #0]
 8003cae:	461a      	mov	r2, r3
 8003cb0:	88fb      	ldrh	r3, [r7, #6]
 8003cb2:	fb03 f202 	mul.w	r2, r3, r2
 8003cb6:	4b14      	ldr	r3, [pc, #80]	@ (8003d08 <delay_ms+0x68>)
 8003cb8:	605a      	str	r2, [r3, #4]
	SysTick -> VAL = 0 ;         // Clear counter
 8003cba:	4b13      	ldr	r3, [pc, #76]	@ (8003d08 <delay_ms+0x68>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	609a      	str	r2, [r3, #8]
	SysTick -> CTRL |= 1<<0 ;    // Start timing
 8003cc0:	4b11      	ldr	r3, [pc, #68]	@ (8003d08 <delay_ms+0x68>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a10      	ldr	r2, [pc, #64]	@ (8003d08 <delay_ms+0x68>)
 8003cc6:	f043 0301 	orr.w	r3, r3, #1
 8003cca:	6013      	str	r3, [r2, #0]
	do{
		temp = SysTick -> CTRL; 		  			// Read the status bits of the CTRL register to get the 0th and highest bits
 8003ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8003d08 <delay_ms+0x68>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	60fb      	str	r3, [r7, #12]
	}while((temp&0x01)&&!(temp&(1<<16))); // If the counter is enabled and the countdown has not yet arrived, the loop
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d004      	beq.n	8003ce6 <delay_ms+0x46>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0f2      	beq.n	8003ccc <delay_ms+0x2c>
	SysTick->CTRL &= ~(1<<0);  			  		// Timer ends, close countdown
 8003ce6:	4b08      	ldr	r3, [pc, #32]	@ (8003d08 <delay_ms+0x68>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a07      	ldr	r2, [pc, #28]	@ (8003d08 <delay_ms+0x68>)
 8003cec:	f023 0301 	bic.w	r3, r3, #1
 8003cf0:	6013      	str	r3, [r2, #0]
	SysTick -> VAL = 0 ;       		      	// Clear counter
 8003cf2:	4b05      	ldr	r3, [pc, #20]	@ (8003d08 <delay_ms+0x68>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	609a      	str	r2, [r3, #8]
}
 8003cf8:	bf00      	nop
 8003cfa:	3714      	adds	r7, #20
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bc80      	pop	{r7}
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	20000326 	.word	0x20000326
 8003d08:	e000e010 	.word	0xe000e010

08003d0c <Encoder_Init_TIM3>:


#include "encoder.h"

void Encoder_Init_TIM3(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0
	TIM3->CNT = 0x0;
 8003d10:	4b04      	ldr	r3, [pc, #16]	@ (8003d24 <Encoder_Init_TIM3+0x18>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8003d16:	2104      	movs	r1, #4
 8003d18:	4803      	ldr	r0, [pc, #12]	@ (8003d28 <Encoder_Init_TIM3+0x1c>)
 8003d1a:	f007 f8e9 	bl	800aef0 <HAL_TIM_Encoder_Start>

}
 8003d1e:	bf00      	nop
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	40000400 	.word	0x40000400
 8003d28:	2000041c 	.word	0x2000041c

08003d2c <Encoder_Init_TIM4>:


void Encoder_Init_TIM4(void)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	af00      	add	r7, sp, #0
	TIM4->CNT = 0x0;
 8003d30:	4b04      	ldr	r3, [pc, #16]	@ (8003d44 <Encoder_Init_TIM4+0x18>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8003d36:	2104      	movs	r1, #4
 8003d38:	4803      	ldr	r0, [pc, #12]	@ (8003d48 <Encoder_Init_TIM4+0x1c>)
 8003d3a:	f007 f8d9 	bl	800aef0 <HAL_TIM_Encoder_Start>
}
 8003d3e:	bf00      	nop
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	40000800 	.word	0x40000800
 8003d48:	20000464 	.word	0x20000464

08003d4c <Read_Encoder>:


int Read_Encoder(Motor_ID MYTIMX)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	4603      	mov	r3, r0
 8003d54:	71fb      	strb	r3, [r7, #7]
   int Encoder_TIM;
   switch(MYTIMX)
 8003d56:	79fb      	ldrb	r3, [r7, #7]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d002      	beq.n	8003d62 <Read_Encoder+0x16>
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d008      	beq.n	8003d72 <Read_Encoder+0x26>
 8003d60:	e00f      	b.n	8003d82 <Read_Encoder+0x36>
	 {
		 case MOTOR_ID_ML:  Encoder_TIM= (short)TIM3 -> CNT;  TIM3 -> CNT=0;break;
 8003d62:	4b0c      	ldr	r3, [pc, #48]	@ (8003d94 <Read_Encoder+0x48>)
 8003d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d66:	b21b      	sxth	r3, r3
 8003d68:	60fb      	str	r3, [r7, #12]
 8003d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d94 <Read_Encoder+0x48>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d70:	e009      	b.n	8003d86 <Read_Encoder+0x3a>
		 case MOTOR_ID_MR:  Encoder_TIM= (short)TIM4 -> CNT;  TIM4 -> CNT=0;break;
 8003d72:	4b09      	ldr	r3, [pc, #36]	@ (8003d98 <Read_Encoder+0x4c>)
 8003d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d76:	b21b      	sxth	r3, r3
 8003d78:	60fb      	str	r3, [r7, #12]
 8003d7a:	4b07      	ldr	r3, [pc, #28]	@ (8003d98 <Read_Encoder+0x4c>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d80:	e001      	b.n	8003d86 <Read_Encoder+0x3a>
		 default: Encoder_TIM=0;
 8003d82:	2300      	movs	r3, #0
 8003d84:	60fb      	str	r3, [r7, #12]
	 }
		return Encoder_TIM;
 8003d86:	68fb      	ldr	r3, [r7, #12]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3714      	adds	r7, #20
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bc80      	pop	{r7}
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	40000400 	.word	0x40000400
 8003d98:	40000800 	.word	0x40000800

08003d9c <Complementary_Filter_x>:
Input   : accelerationangular velocity
Output  : none

**************************************************************************/
float Complementary_Filter_x(float angle_m, float gyro_m)
{
 8003d9c:	b5b0      	push	{r4, r5, r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]
	 static float angle;
	 float K1 =0.02;
 8003da6:	4b18      	ldr	r3, [pc, #96]	@ (8003e08 <Complementary_Filter_x+0x6c>)
 8003da8:	60fb      	str	r3, [r7, #12]
   angle = K1 * angle_m+ (1-K1) * (angle + gyro_m * dt);
 8003daa:	6879      	ldr	r1, [r7, #4]
 8003dac:	68f8      	ldr	r0, [r7, #12]
 8003dae:	f7fd f855 	bl	8000e5c <__aeabi_fmul>
 8003db2:	4603      	mov	r3, r0
 8003db4:	461c      	mov	r4, r3
 8003db6:	68f9      	ldr	r1, [r7, #12]
 8003db8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003dbc:	f7fc ff44 	bl	8000c48 <__aeabi_fsub>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	461d      	mov	r5, r3
 8003dc4:	4b11      	ldr	r3, [pc, #68]	@ (8003e0c <Complementary_Filter_x+0x70>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	6839      	ldr	r1, [r7, #0]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7fd f846 	bl	8000e5c <__aeabi_fmul>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	4b0e      	ldr	r3, [pc, #56]	@ (8003e10 <Complementary_Filter_x+0x74>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4619      	mov	r1, r3
 8003dda:	4610      	mov	r0, r2
 8003ddc:	f7fc ff36 	bl	8000c4c <__addsf3>
 8003de0:	4603      	mov	r3, r0
 8003de2:	4619      	mov	r1, r3
 8003de4:	4628      	mov	r0, r5
 8003de6:	f7fd f839 	bl	8000e5c <__aeabi_fmul>
 8003dea:	4603      	mov	r3, r0
 8003dec:	4619      	mov	r1, r3
 8003dee:	4620      	mov	r0, r4
 8003df0:	f7fc ff2c 	bl	8000c4c <__addsf3>
 8003df4:	4603      	mov	r3, r0
 8003df6:	461a      	mov	r2, r3
 8003df8:	4b05      	ldr	r3, [pc, #20]	@ (8003e10 <Complementary_Filter_x+0x74>)
 8003dfa:	601a      	str	r2, [r3, #0]
	 return angle;
 8003dfc:	4b04      	ldr	r3, [pc, #16]	@ (8003e10 <Complementary_Filter_x+0x74>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3710      	adds	r7, #16
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bdb0      	pop	{r4, r5, r7, pc}
 8003e08:	3ca3d70a 	.word	0x3ca3d70a
 8003e0c:	20000050 	.word	0x20000050
 8003e10:	20000328 	.word	0x20000328

08003e14 <Complementary_Filter_y>:
Input   : accelerationangular velocity
Output  : none

**************************************************************************/
float Complementary_Filter_y(float angle_m, float gyro_m)
{
 8003e14:	b5b0      	push	{r4, r5, r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
	 static float angle;
	 float K1 =0.02;
 8003e1e:	4b18      	ldr	r3, [pc, #96]	@ (8003e80 <Complementary_Filter_y+0x6c>)
 8003e20:	60fb      	str	r3, [r7, #12]
   angle = K1 * angle_m+ (1-K1) * (angle + gyro_m * dt);
 8003e22:	6879      	ldr	r1, [r7, #4]
 8003e24:	68f8      	ldr	r0, [r7, #12]
 8003e26:	f7fd f819 	bl	8000e5c <__aeabi_fmul>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	461c      	mov	r4, r3
 8003e2e:	68f9      	ldr	r1, [r7, #12]
 8003e30:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003e34:	f7fc ff08 	bl	8000c48 <__aeabi_fsub>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	461d      	mov	r5, r3
 8003e3c:	4b11      	ldr	r3, [pc, #68]	@ (8003e84 <Complementary_Filter_y+0x70>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6839      	ldr	r1, [r7, #0]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7fd f80a 	bl	8000e5c <__aeabi_fmul>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8003e88 <Complementary_Filter_y+0x74>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4619      	mov	r1, r3
 8003e52:	4610      	mov	r0, r2
 8003e54:	f7fc fefa 	bl	8000c4c <__addsf3>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	4628      	mov	r0, r5
 8003e5e:	f7fc fffd 	bl	8000e5c <__aeabi_fmul>
 8003e62:	4603      	mov	r3, r0
 8003e64:	4619      	mov	r1, r3
 8003e66:	4620      	mov	r0, r4
 8003e68:	f7fc fef0 	bl	8000c4c <__addsf3>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	461a      	mov	r2, r3
 8003e70:	4b05      	ldr	r3, [pc, #20]	@ (8003e88 <Complementary_Filter_y+0x74>)
 8003e72:	601a      	str	r2, [r3, #0]
	 return angle;
 8003e74:	4b04      	ldr	r3, [pc, #16]	@ (8003e88 <Complementary_Filter_y+0x74>)
 8003e76:	681b      	ldr	r3, [r3, #0]
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bdb0      	pop	{r4, r5, r7, pc}
 8003e80:	3ca3d70a 	.word	0x3ca3d70a
 8003e84:	20000050 	.word	0x20000050
 8003e88:	2000032c 	.word	0x2000032c

08003e8c <SDA_OUT>:

//---------------- Fonctions de configuration SDA----------------/


void SDA_OUT(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure = {0};
 8003e92:	463b      	mov	r3, r7
 8003e94:	2200      	movs	r2, #0
 8003e96:	601a      	str	r2, [r3, #0]
 8003e98:	605a      	str	r2, [r3, #4]
 8003e9a:	609a      	str	r2, [r3, #8]
 8003e9c:	60da      	str	r2, [r3, #12]
    GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003e9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ea2:	603b      	str	r3, [r7, #0]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003eac:	2303      	movs	r3, #3
 8003eae:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003eb0:	463b      	mov	r3, r7
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	4803      	ldr	r0, [pc, #12]	@ (8003ec4 <SDA_OUT+0x38>)
 8003eb6:	f005 fc0d 	bl	80096d4 <HAL_GPIO_Init>
}
 8003eba:	bf00      	nop
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	40010c00 	.word	0x40010c00

08003ec8 <SDA_IN>:

void SDA_IN(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure = {0};
 8003ece:	463b      	mov	r3, r7
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	601a      	str	r2, [r3, #0]
 8003ed4:	605a      	str	r2, [r3, #4]
 8003ed6:	609a      	str	r2, [r3, #8]
 8003ed8:	60da      	str	r2, [r3, #12]
    GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003eda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ede:	603b      	str	r3, [r7, #0]
    GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003ee8:	463b      	mov	r3, r7
 8003eea:	4619      	mov	r1, r3
 8003eec:	4803      	ldr	r0, [pc, #12]	@ (8003efc <SDA_IN+0x34>)
 8003eee:	f005 fbf1 	bl	80096d4 <HAL_GPIO_Init>
}
 8003ef2:	bf00      	nop
 8003ef4:	3710      	adds	r7, #16
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	40010c00 	.word	0x40010c00

08003f00 <IIC_Start>:
Function: Simulate IIC start signal
Input   : none
Output  : 1
**************************************************************************/
int IIC_Start(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0
	SDA_OUT();     // sda line output
 8003f04:	f7ff ffc2 	bl	8003e8c <SDA_OUT>
	IIC_SDA=1;
 8003f08:	4b10      	ldr	r3, [pc, #64]	@ (8003f4c <IIC_Start+0x4c>)
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	601a      	str	r2, [r3, #0]
	if(!READ_SDA)return 0;
 8003f0e:	4b10      	ldr	r3, [pc, #64]	@ (8003f50 <IIC_Start+0x50>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d101      	bne.n	8003f1a <IIC_Start+0x1a>
 8003f16:	2300      	movs	r3, #0
 8003f18:	e015      	b.n	8003f46 <IIC_Start+0x46>
	IIC_SCL=1;
 8003f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8003f54 <IIC_Start+0x54>)
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8003f20:	2001      	movs	r0, #1
 8003f22:	f7ff feb3 	bl	8003c8c <delay_us>
 	IIC_SDA=0; //START:when CLK is high,DATA change form high to low
 8003f26:	4b09      	ldr	r3, [pc, #36]	@ (8003f4c <IIC_Start+0x4c>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]
	if(READ_SDA)return 0;
 8003f2c:	4b08      	ldr	r3, [pc, #32]	@ (8003f50 <IIC_Start+0x50>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d001      	beq.n	8003f38 <IIC_Start+0x38>
 8003f34:	2300      	movs	r3, #0
 8003f36:	e006      	b.n	8003f46 <IIC_Start+0x46>
	delay_us(1);
 8003f38:	2001      	movs	r0, #1
 8003f3a:	f7ff fea7 	bl	8003c8c <delay_us>
	IIC_SCL=0;// Clamp the I2C bus and prepare to send or receive data
 8003f3e:	4b05      	ldr	r3, [pc, #20]	@ (8003f54 <IIC_Start+0x54>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]
	return 1;
 8003f44:	2301      	movs	r3, #1
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	422181a8 	.word	0x422181a8
 8003f50:	42218128 	.word	0x42218128
 8003f54:	422181ac 	.word	0x422181ac

08003f58 <IIC_Stop>:
Function: Analog IIC end signal
Input   : none
Output  : none
**************************************************************************/
void IIC_Stop(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
	SDA_OUT();// sda line output
 8003f5c:	f7ff ff96 	bl	8003e8c <SDA_OUT>
	IIC_SCL=0;
 8003f60:	4b09      	ldr	r3, [pc, #36]	@ (8003f88 <IIC_Stop+0x30>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	601a      	str	r2, [r3, #0]
	IIC_SDA=0;//STOP:when CLK is high DATA change form low to high
 8003f66:	4b09      	ldr	r3, [pc, #36]	@ (8003f8c <IIC_Stop+0x34>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	601a      	str	r2, [r3, #0]
 	delay_us(1);
 8003f6c:	2001      	movs	r0, #1
 8003f6e:	f7ff fe8d 	bl	8003c8c <delay_us>
	IIC_SCL=1;
 8003f72:	4b05      	ldr	r3, [pc, #20]	@ (8003f88 <IIC_Stop+0x30>)
 8003f74:	2201      	movs	r2, #1
 8003f76:	601a      	str	r2, [r3, #0]
	IIC_SDA=1;// Send I2C bus end signal
 8003f78:	4b04      	ldr	r3, [pc, #16]	@ (8003f8c <IIC_Stop+0x34>)
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8003f7e:	2001      	movs	r0, #1
 8003f80:	f7ff fe84 	bl	8003c8c <delay_us>
}
 8003f84:	bf00      	nop
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	422181ac 	.word	0x422181ac
 8003f8c:	422181a8 	.word	0x422181a8

08003f90 <IIC_Wait_Ack>:
Input   : none
Output  : 0No response received1Response received

**************************************************************************/
int IIC_Wait_Ack(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
	u8 ucErrTime=0;
 8003f96:	2300      	movs	r3, #0
 8003f98:	71fb      	strb	r3, [r7, #7]
	SDA_IN();      //SDA is set as input
 8003f9a:	f7ff ff95 	bl	8003ec8 <SDA_IN>
	IIC_SDA=1;
 8003f9e:	4b13      	ldr	r3, [pc, #76]	@ (8003fec <IIC_Wait_Ack+0x5c>)
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8003fa4:	2001      	movs	r0, #1
 8003fa6:	f7ff fe71 	bl	8003c8c <delay_us>
	IIC_SCL=1;
 8003faa:	4b11      	ldr	r3, [pc, #68]	@ (8003ff0 <IIC_Wait_Ack+0x60>)
 8003fac:	2201      	movs	r2, #1
 8003fae:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8003fb0:	2001      	movs	r0, #1
 8003fb2:	f7ff fe6b 	bl	8003c8c <delay_us>
	while(READ_SDA)
 8003fb6:	e00c      	b.n	8003fd2 <IIC_Wait_Ack+0x42>
	{
		ucErrTime++;
 8003fb8:	79fb      	ldrb	r3, [r7, #7]
 8003fba:	3301      	adds	r3, #1
 8003fbc:	71fb      	strb	r3, [r7, #7]
		if(ucErrTime>50)
 8003fbe:	79fb      	ldrb	r3, [r7, #7]
 8003fc0:	2b32      	cmp	r3, #50	@ 0x32
 8003fc2:	d903      	bls.n	8003fcc <IIC_Wait_Ack+0x3c>
		{
			IIC_Stop();
 8003fc4:	f7ff ffc8 	bl	8003f58 <IIC_Stop>
			return 0;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	e00a      	b.n	8003fe2 <IIC_Wait_Ack+0x52>
		}
	  delay_us(1);
 8003fcc:	2001      	movs	r0, #1
 8003fce:	f7ff fe5d 	bl	8003c8c <delay_us>
	while(READ_SDA)
 8003fd2:	4b08      	ldr	r3, [pc, #32]	@ (8003ff4 <IIC_Wait_Ack+0x64>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1ee      	bne.n	8003fb8 <IIC_Wait_Ack+0x28>
	}
	IIC_SCL=0;//0 Clock output 0
 8003fda:	4b05      	ldr	r3, [pc, #20]	@ (8003ff0 <IIC_Wait_Ack+0x60>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	601a      	str	r2, [r3, #0]
	return 1;
 8003fe0:	2301      	movs	r3, #1
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3708      	adds	r7, #8
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	422181a8 	.word	0x422181a8
 8003ff0:	422181ac 	.word	0x422181ac
 8003ff4:	42218128 	.word	0x42218128

08003ff8 <IIC_Ack>:
Function: IIC response
Input   : none
Output  : none
**************************************************************************/
void IIC_Ack(void)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 8003ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8004028 <IIC_Ack+0x30>)
 8003ffe:	2200      	movs	r2, #0
 8004000:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 8004002:	f7ff ff43 	bl	8003e8c <SDA_OUT>
	IIC_SDA=0;
 8004006:	4b09      	ldr	r3, [pc, #36]	@ (800402c <IIC_Ack+0x34>)
 8004008:	2200      	movs	r2, #0
 800400a:	601a      	str	r2, [r3, #0]
	delay_us(1);
 800400c:	2001      	movs	r0, #1
 800400e:	f7ff fe3d 	bl	8003c8c <delay_us>
	IIC_SCL=1;
 8004012:	4b05      	ldr	r3, [pc, #20]	@ (8004028 <IIC_Ack+0x30>)
 8004014:	2201      	movs	r2, #1
 8004016:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8004018:	2001      	movs	r0, #1
 800401a:	f7ff fe37 	bl	8003c8c <delay_us>
	IIC_SCL=0;
 800401e:	4b02      	ldr	r3, [pc, #8]	@ (8004028 <IIC_Ack+0x30>)
 8004020:	2200      	movs	r2, #0
 8004022:	601a      	str	r2, [r3, #0]
}
 8004024:	bf00      	nop
 8004026:	bd80      	pop	{r7, pc}
 8004028:	422181ac 	.word	0x422181ac
 800402c:	422181a8 	.word	0x422181a8

08004030 <IIC_NAck>:
Function: IIC don't reply
Input   : none
Output  : none
**************************************************************************/
void IIC_NAck(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 8004034:	4b0a      	ldr	r3, [pc, #40]	@ (8004060 <IIC_NAck+0x30>)
 8004036:	2200      	movs	r2, #0
 8004038:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 800403a:	f7ff ff27 	bl	8003e8c <SDA_OUT>
	IIC_SDA=1;
 800403e:	4b09      	ldr	r3, [pc, #36]	@ (8004064 <IIC_NAck+0x34>)
 8004040:	2201      	movs	r2, #1
 8004042:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8004044:	2001      	movs	r0, #1
 8004046:	f7ff fe21 	bl	8003c8c <delay_us>
	IIC_SCL=1;
 800404a:	4b05      	ldr	r3, [pc, #20]	@ (8004060 <IIC_NAck+0x30>)
 800404c:	2201      	movs	r2, #1
 800404e:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8004050:	2001      	movs	r0, #1
 8004052:	f7ff fe1b 	bl	8003c8c <delay_us>
	IIC_SCL=0;
 8004056:	4b02      	ldr	r3, [pc, #8]	@ (8004060 <IIC_NAck+0x30>)
 8004058:	2200      	movs	r2, #0
 800405a:	601a      	str	r2, [r3, #0]
}
 800405c:	bf00      	nop
 800405e:	bd80      	pop	{r7, pc}
 8004060:	422181ac 	.word	0x422181ac
 8004064:	422181a8 	.word	0x422181a8

08004068 <IIC_Send_Byte>:
Function: IIC sends a byte
Input   : txdByte data sent
Output  : none
**************************************************************************/
void IIC_Send_Byte(u8 txd)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	4603      	mov	r3, r0
 8004070:	71fb      	strb	r3, [r7, #7]
    u8 t;
	  SDA_OUT();
 8004072:	f7ff ff0b 	bl	8003e8c <SDA_OUT>
    IIC_SCL=0;//Pull the clock low to start data transmission
 8004076:	4b14      	ldr	r3, [pc, #80]	@ (80040c8 <IIC_Send_Byte+0x60>)
 8004078:	2200      	movs	r2, #0
 800407a:	601a      	str	r2, [r3, #0]
    for(t=0;t<8;t++)
 800407c:	2300      	movs	r3, #0
 800407e:	73fb      	strb	r3, [r7, #15]
 8004080:	e019      	b.n	80040b6 <IIC_Send_Byte+0x4e>
    {
			IIC_SDA=(txd&0x80)>>7;
 8004082:	79fb      	ldrb	r3, [r7, #7]
 8004084:	09db      	lsrs	r3, r3, #7
 8004086:	b2da      	uxtb	r2, r3
 8004088:	4b10      	ldr	r3, [pc, #64]	@ (80040cc <IIC_Send_Byte+0x64>)
 800408a:	601a      	str	r2, [r3, #0]
			txd<<=1;
 800408c:	79fb      	ldrb	r3, [r7, #7]
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	71fb      	strb	r3, [r7, #7]
			delay_us(1);
 8004092:	2001      	movs	r0, #1
 8004094:	f7ff fdfa 	bl	8003c8c <delay_us>
			IIC_SCL=1;
 8004098:	4b0b      	ldr	r3, [pc, #44]	@ (80040c8 <IIC_Send_Byte+0x60>)
 800409a:	2201      	movs	r2, #1
 800409c:	601a      	str	r2, [r3, #0]
			delay_us(1);
 800409e:	2001      	movs	r0, #1
 80040a0:	f7ff fdf4 	bl	8003c8c <delay_us>
			IIC_SCL=0;
 80040a4:	4b08      	ldr	r3, [pc, #32]	@ (80040c8 <IIC_Send_Byte+0x60>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	601a      	str	r2, [r3, #0]
			delay_us(1);
 80040aa:	2001      	movs	r0, #1
 80040ac:	f7ff fdee 	bl	8003c8c <delay_us>
    for(t=0;t<8;t++)
 80040b0:	7bfb      	ldrb	r3, [r7, #15]
 80040b2:	3301      	adds	r3, #1
 80040b4:	73fb      	strb	r3, [r7, #15]
 80040b6:	7bfb      	ldrb	r3, [r7, #15]
 80040b8:	2b07      	cmp	r3, #7
 80040ba:	d9e2      	bls.n	8004082 <IIC_Send_Byte+0x1a>
    }
}
 80040bc:	bf00      	nop
 80040be:	bf00      	nop
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	422181ac 	.word	0x422181ac
 80040cc:	422181a8 	.word	0x422181a8

080040d0 <i2cWrite>:
Function: IIC write data to register
Input   : addrDevice addressregRegister addresslen;Number of bytesdataData
Output  : 0Write successfully1Failed to write
**************************************************************************/
int i2cWrite(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *data)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	603b      	str	r3, [r7, #0]
 80040d8:	4603      	mov	r3, r0
 80040da:	71fb      	strb	r3, [r7, #7]
 80040dc:	460b      	mov	r3, r1
 80040de:	71bb      	strb	r3, [r7, #6]
 80040e0:	4613      	mov	r3, r2
 80040e2:	717b      	strb	r3, [r7, #5]
		int i;
    if (!IIC_Start())
 80040e4:	f7ff ff0c 	bl	8003f00 <IIC_Start>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d101      	bne.n	80040f2 <i2cWrite+0x22>
        return 1;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e031      	b.n	8004156 <i2cWrite+0x86>
    IIC_Send_Byte(addr << 1 );
 80040f2:	79fb      	ldrb	r3, [r7, #7]
 80040f4:	005b      	lsls	r3, r3, #1
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7ff ffb5 	bl	8004068 <IIC_Send_Byte>
    if (!IIC_Wait_Ack()) {
 80040fe:	f7ff ff47 	bl	8003f90 <IIC_Wait_Ack>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d103      	bne.n	8004110 <i2cWrite+0x40>
        IIC_Stop();
 8004108:	f7ff ff26 	bl	8003f58 <IIC_Stop>
        return 1;
 800410c:	2301      	movs	r3, #1
 800410e:	e022      	b.n	8004156 <i2cWrite+0x86>
    }
    IIC_Send_Byte(reg);
 8004110:	79bb      	ldrb	r3, [r7, #6]
 8004112:	4618      	mov	r0, r3
 8004114:	f7ff ffa8 	bl	8004068 <IIC_Send_Byte>
    IIC_Wait_Ack();
 8004118:	f7ff ff3a 	bl	8003f90 <IIC_Wait_Ack>
		for (i = 0; i < len; i++) {
 800411c:	2300      	movs	r3, #0
 800411e:	60fb      	str	r3, [r7, #12]
 8004120:	e012      	b.n	8004148 <i2cWrite+0x78>
        IIC_Send_Byte(data[i]);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	683a      	ldr	r2, [r7, #0]
 8004126:	4413      	add	r3, r2
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	4618      	mov	r0, r3
 800412c:	f7ff ff9c 	bl	8004068 <IIC_Send_Byte>
        if (!IIC_Wait_Ack()) {
 8004130:	f7ff ff2e 	bl	8003f90 <IIC_Wait_Ack>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d103      	bne.n	8004142 <i2cWrite+0x72>
            IIC_Stop();
 800413a:	f7ff ff0d 	bl	8003f58 <IIC_Stop>
            return 0;
 800413e:	2300      	movs	r3, #0
 8004140:	e009      	b.n	8004156 <i2cWrite+0x86>
		for (i = 0; i < len; i++) {
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	3301      	adds	r3, #1
 8004146:	60fb      	str	r3, [r7, #12]
 8004148:	797b      	ldrb	r3, [r7, #5]
 800414a:	68fa      	ldr	r2, [r7, #12]
 800414c:	429a      	cmp	r2, r3
 800414e:	dbe8      	blt.n	8004122 <i2cWrite+0x52>
        }
    }
    IIC_Stop();
 8004150:	f7ff ff02 	bl	8003f58 <IIC_Stop>
    return 0;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <i2cRead>:
Input   : addrDevice addressregRegister addresslen;Number of bytes*bufData read out
Output  : 0Read successfully1Failed to read
**************************************************************************/

int i2cRead(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *buf)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b082      	sub	sp, #8
 8004162:	af00      	add	r7, sp, #0
 8004164:	603b      	str	r3, [r7, #0]
 8004166:	4603      	mov	r3, r0
 8004168:	71fb      	strb	r3, [r7, #7]
 800416a:	460b      	mov	r3, r1
 800416c:	71bb      	strb	r3, [r7, #6]
 800416e:	4613      	mov	r3, r2
 8004170:	717b      	strb	r3, [r7, #5]
    if (!IIC_Start())
 8004172:	f7ff fec5 	bl	8003f00 <IIC_Start>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d101      	bne.n	8004180 <i2cRead+0x22>
        return 1;
 800417c:	2301      	movs	r3, #1
 800417e:	e03f      	b.n	8004200 <i2cRead+0xa2>
    IIC_Send_Byte(addr << 1);
 8004180:	79fb      	ldrb	r3, [r7, #7]
 8004182:	005b      	lsls	r3, r3, #1
 8004184:	b2db      	uxtb	r3, r3
 8004186:	4618      	mov	r0, r3
 8004188:	f7ff ff6e 	bl	8004068 <IIC_Send_Byte>
    if (!IIC_Wait_Ack()) {
 800418c:	f7ff ff00 	bl	8003f90 <IIC_Wait_Ack>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d103      	bne.n	800419e <i2cRead+0x40>
        IIC_Stop();
 8004196:	f7ff fedf 	bl	8003f58 <IIC_Stop>
        return 1;
 800419a:	2301      	movs	r3, #1
 800419c:	e030      	b.n	8004200 <i2cRead+0xa2>
    }
    IIC_Send_Byte(reg);
 800419e:	79bb      	ldrb	r3, [r7, #6]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f7ff ff61 	bl	8004068 <IIC_Send_Byte>
    IIC_Wait_Ack();
 80041a6:	f7ff fef3 	bl	8003f90 <IIC_Wait_Ack>
    IIC_Start();
 80041aa:	f7ff fea9 	bl	8003f00 <IIC_Start>
    IIC_Send_Byte((addr << 1)+1);
 80041ae:	79fb      	ldrb	r3, [r7, #7]
 80041b0:	005b      	lsls	r3, r3, #1
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	3301      	adds	r3, #1
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7ff ff55 	bl	8004068 <IIC_Send_Byte>
    IIC_Wait_Ack();
 80041be:	f7ff fee7 	bl	8003f90 <IIC_Wait_Ack>
    while (len) {
 80041c2:	e017      	b.n	80041f4 <i2cRead+0x96>
        if (len == 1)
 80041c4:	797b      	ldrb	r3, [r7, #5]
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d107      	bne.n	80041da <i2cRead+0x7c>
            *buf = IIC_Read_Byte(0);
 80041ca:	2000      	movs	r0, #0
 80041cc:	f000 f81c 	bl	8004208 <IIC_Read_Byte>
 80041d0:	4603      	mov	r3, r0
 80041d2:	461a      	mov	r2, r3
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	701a      	strb	r2, [r3, #0]
 80041d8:	e006      	b.n	80041e8 <i2cRead+0x8a>
        else
            *buf = IIC_Read_Byte(1);
 80041da:	2001      	movs	r0, #1
 80041dc:	f000 f814 	bl	8004208 <IIC_Read_Byte>
 80041e0:	4603      	mov	r3, r0
 80041e2:	461a      	mov	r2, r3
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	701a      	strb	r2, [r3, #0]
        buf++;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	3301      	adds	r3, #1
 80041ec:	603b      	str	r3, [r7, #0]
        len--;
 80041ee:	797b      	ldrb	r3, [r7, #5]
 80041f0:	3b01      	subs	r3, #1
 80041f2:	717b      	strb	r3, [r7, #5]
    while (len) {
 80041f4:	797b      	ldrb	r3, [r7, #5]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1e4      	bne.n	80041c4 <i2cRead+0x66>
    }
    IIC_Stop();
 80041fa:	f7ff fead 	bl	8003f58 <IIC_Stop>
    return 0;
 80041fe:	2300      	movs	r3, #0
}
 8004200:	4618      	mov	r0, r3
 8004202:	3708      	adds	r7, #8
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <IIC_Read_Byte>:
Function: IIC reads a byte
Input   : ackSend response signal or not1Send0Do not send
Output  : receiveData read
**************************************************************************/
u8 IIC_Read_Byte(unsigned char ack)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	4603      	mov	r3, r0
 8004210:	71fb      	strb	r3, [r7, #7]
	unsigned char i,receive=0;
 8004212:	2300      	movs	r3, #0
 8004214:	73bb      	strb	r3, [r7, #14]
	SDA_IN();//SDA is set as input
 8004216:	f7ff fe57 	bl	8003ec8 <SDA_IN>
    for(i=0;i<8;i++ )
 800421a:	2300      	movs	r3, #0
 800421c:	73fb      	strb	r3, [r7, #15]
 800421e:	e018      	b.n	8004252 <IIC_Read_Byte+0x4a>
	 {
			IIC_SCL=0;
 8004220:	4b14      	ldr	r3, [pc, #80]	@ (8004274 <IIC_Read_Byte+0x6c>)
 8004222:	2200      	movs	r2, #0
 8004224:	601a      	str	r2, [r3, #0]
			delay_us(2);
 8004226:	2002      	movs	r0, #2
 8004228:	f7ff fd30 	bl	8003c8c <delay_us>
			IIC_SCL=1;
 800422c:	4b11      	ldr	r3, [pc, #68]	@ (8004274 <IIC_Read_Byte+0x6c>)
 800422e:	2201      	movs	r2, #1
 8004230:	601a      	str	r2, [r3, #0]
			receive<<=1;
 8004232:	7bbb      	ldrb	r3, [r7, #14]
 8004234:	005b      	lsls	r3, r3, #1
 8004236:	73bb      	strb	r3, [r7, #14]
			if(READ_SDA)receive++;
 8004238:	4b0f      	ldr	r3, [pc, #60]	@ (8004278 <IIC_Read_Byte+0x70>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d002      	beq.n	8004246 <IIC_Read_Byte+0x3e>
 8004240:	7bbb      	ldrb	r3, [r7, #14]
 8004242:	3301      	adds	r3, #1
 8004244:	73bb      	strb	r3, [r7, #14]
			delay_us(2);
 8004246:	2002      	movs	r0, #2
 8004248:	f7ff fd20 	bl	8003c8c <delay_us>
    for(i=0;i<8;i++ )
 800424c:	7bfb      	ldrb	r3, [r7, #15]
 800424e:	3301      	adds	r3, #1
 8004250:	73fb      	strb	r3, [r7, #15]
 8004252:	7bfb      	ldrb	r3, [r7, #15]
 8004254:	2b07      	cmp	r3, #7
 8004256:	d9e3      	bls.n	8004220 <IIC_Read_Byte+0x18>
    }
    if (ack)
 8004258:	79fb      	ldrb	r3, [r7, #7]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d002      	beq.n	8004264 <IIC_Read_Byte+0x5c>
        IIC_Ack(); // Send ACK
 800425e:	f7ff fecb 	bl	8003ff8 <IIC_Ack>
 8004262:	e001      	b.n	8004268 <IIC_Read_Byte+0x60>
    else
        IIC_NAck();//  Send nACK
 8004264:	f7ff fee4 	bl	8004030 <IIC_NAck>
    return receive;
 8004268:	7bbb      	ldrb	r3, [r7, #14]
}
 800426a:	4618      	mov	r0, r3
 800426c:	3710      	adds	r7, #16
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	422181ac 	.word	0x422181ac
 8004278:	42218128 	.word	0x42218128

0800427c <I2C_ReadOneByte>:
Function: IIC reads a byte
Input   : I2C_AddrDevice IIC addressaddr:Register address
Output  : resData read
**************************************************************************/
unsigned char I2C_ReadOneByte(unsigned char I2C_Addr,unsigned char addr)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	4603      	mov	r3, r0
 8004284:	460a      	mov	r2, r1
 8004286:	71fb      	strb	r3, [r7, #7]
 8004288:	4613      	mov	r3, r2
 800428a:	71bb      	strb	r3, [r7, #6]
	unsigned char res=0;
 800428c:	2300      	movs	r3, #0
 800428e:	73fb      	strb	r3, [r7, #15]

	IIC_Start();
 8004290:	f7ff fe36 	bl	8003f00 <IIC_Start>
	IIC_Send_Byte(I2C_Addr);	   // Send write command
 8004294:	79fb      	ldrb	r3, [r7, #7]
 8004296:	4618      	mov	r0, r3
 8004298:	f7ff fee6 	bl	8004068 <IIC_Send_Byte>
	res++;
 800429c:	7bfb      	ldrb	r3, [r7, #15]
 800429e:	3301      	adds	r3, #1
 80042a0:	73fb      	strb	r3, [r7, #15]
	IIC_Wait_Ack();
 80042a2:	f7ff fe75 	bl	8003f90 <IIC_Wait_Ack>
	IIC_Send_Byte(addr); res++;  // Send Address
 80042a6:	79bb      	ldrb	r3, [r7, #6]
 80042a8:	4618      	mov	r0, r3
 80042aa:	f7ff fedd 	bl	8004068 <IIC_Send_Byte>
 80042ae:	7bfb      	ldrb	r3, [r7, #15]
 80042b0:	3301      	adds	r3, #1
 80042b2:	73fb      	strb	r3, [r7, #15]
	IIC_Wait_Ack();
 80042b4:	f7ff fe6c 	bl	8003f90 <IIC_Wait_Ack>
	//IIC_Stop();/ Generates a stop condition
	IIC_Start();
 80042b8:	f7ff fe22 	bl	8003f00 <IIC_Start>
	IIC_Send_Byte(I2C_Addr+1); res++;          // Entering receive mode
 80042bc:	79fb      	ldrb	r3, [r7, #7]
 80042be:	3301      	adds	r3, #1
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7ff fed0 	bl	8004068 <IIC_Send_Byte>
 80042c8:	7bfb      	ldrb	r3, [r7, #15]
 80042ca:	3301      	adds	r3, #1
 80042cc:	73fb      	strb	r3, [r7, #15]
	IIC_Wait_Ack();
 80042ce:	f7ff fe5f 	bl	8003f90 <IIC_Wait_Ack>
	res=IIC_Read_Byte(0);
 80042d2:	2000      	movs	r0, #0
 80042d4:	f7ff ff98 	bl	8004208 <IIC_Read_Byte>
 80042d8:	4603      	mov	r3, r0
 80042da:	73fb      	strb	r3, [r7, #15]
    IIC_Stop();// Generates a stop condition
 80042dc:	f7ff fe3c 	bl	8003f58 <IIC_Stop>

	return res;
 80042e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}

080042ea <IICreadBytes>:
Function: IIC continuous reading data
Input   : devTarget device IIC addressreg:Register address
					lengthNumber of bytes*data:The pointer where the read data will be stored
Output  : countNumber of bytes read out-1
**************************************************************************/
u8 IICreadBytes(u8 dev, u8 reg, u8 length, u8 *data){
 80042ea:	b590      	push	{r4, r7, lr}
 80042ec:	b085      	sub	sp, #20
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	603b      	str	r3, [r7, #0]
 80042f2:	4603      	mov	r3, r0
 80042f4:	71fb      	strb	r3, [r7, #7]
 80042f6:	460b      	mov	r3, r1
 80042f8:	71bb      	strb	r3, [r7, #6]
 80042fa:	4613      	mov	r3, r2
 80042fc:	717b      	strb	r3, [r7, #5]
    u8 count = 0;
 80042fe:	2300      	movs	r3, #0
 8004300:	73fb      	strb	r3, [r7, #15]

	IIC_Start();
 8004302:	f7ff fdfd 	bl	8003f00 <IIC_Start>
	IIC_Send_Byte(dev);	   // Send write command
 8004306:	79fb      	ldrb	r3, [r7, #7]
 8004308:	4618      	mov	r0, r3
 800430a:	f7ff fead 	bl	8004068 <IIC_Send_Byte>
	IIC_Wait_Ack();
 800430e:	f7ff fe3f 	bl	8003f90 <IIC_Wait_Ack>
	IIC_Send_Byte(reg);   // Send Address
 8004312:	79bb      	ldrb	r3, [r7, #6]
 8004314:	4618      	mov	r0, r3
 8004316:	f7ff fea7 	bl	8004068 <IIC_Send_Byte>
    IIC_Wait_Ack();
 800431a:	f7ff fe39 	bl	8003f90 <IIC_Wait_Ack>
	IIC_Start();
 800431e:	f7ff fdef 	bl	8003f00 <IIC_Start>
	IIC_Send_Byte(dev+1);  // Entering receive mode
 8004322:	79fb      	ldrb	r3, [r7, #7]
 8004324:	3301      	adds	r3, #1
 8004326:	b2db      	uxtb	r3, r3
 8004328:	4618      	mov	r0, r3
 800432a:	f7ff fe9d 	bl	8004068 <IIC_Send_Byte>
	IIC_Wait_Ack();
 800432e:	f7ff fe2f 	bl	8003f90 <IIC_Wait_Ack>

    for(count=0;count<length;count++){
 8004332:	2300      	movs	r3, #0
 8004334:	73fb      	strb	r3, [r7, #15]
 8004336:	e018      	b.n	800436a <IICreadBytes+0x80>

		 if(count!=length-1)   data[count]=IIC_Read_Byte(1);  // Read data with ACK
 8004338:	7bfa      	ldrb	r2, [r7, #15]
 800433a:	797b      	ldrb	r3, [r7, #5]
 800433c:	3b01      	subs	r3, #1
 800433e:	429a      	cmp	r2, r3
 8004340:	d008      	beq.n	8004354 <IICreadBytes+0x6a>
 8004342:	7bfb      	ldrb	r3, [r7, #15]
 8004344:	683a      	ldr	r2, [r7, #0]
 8004346:	18d4      	adds	r4, r2, r3
 8004348:	2001      	movs	r0, #1
 800434a:	f7ff ff5d 	bl	8004208 <IIC_Read_Byte>
 800434e:	4603      	mov	r3, r0
 8004350:	7023      	strb	r3, [r4, #0]
 8004352:	e007      	b.n	8004364 <IICreadBytes+0x7a>
		 else                  data[count]=IIC_Read_Byte(0);  // Last byte NACK
 8004354:	7bfb      	ldrb	r3, [r7, #15]
 8004356:	683a      	ldr	r2, [r7, #0]
 8004358:	18d4      	adds	r4, r2, r3
 800435a:	2000      	movs	r0, #0
 800435c:	f7ff ff54 	bl	8004208 <IIC_Read_Byte>
 8004360:	4603      	mov	r3, r0
 8004362:	7023      	strb	r3, [r4, #0]
    for(count=0;count<length;count++){
 8004364:	7bfb      	ldrb	r3, [r7, #15]
 8004366:	3301      	adds	r3, #1
 8004368:	73fb      	strb	r3, [r7, #15]
 800436a:	7bfa      	ldrb	r2, [r7, #15]
 800436c:	797b      	ldrb	r3, [r7, #5]
 800436e:	429a      	cmp	r2, r3
 8004370:	d3e2      	bcc.n	8004338 <IICreadBytes+0x4e>
	}
    IIC_Stop();// Generates a stop condition
 8004372:	f7ff fdf1 	bl	8003f58 <IIC_Stop>
    return count;
 8004376:	7bfb      	ldrb	r3, [r7, #15]
}
 8004378:	4618      	mov	r0, r3
 800437a:	3714      	adds	r7, #20
 800437c:	46bd      	mov	sp, r7
 800437e:	bd90      	pop	{r4, r7, pc}

08004380 <IICwriteBytes>:
Function: Writes multiple bytes to the specified register of the specified device
Input   : devTarget device IIC addressregRegister addresslengthNumber of bytes
					*dataThe pointer where the read data will be stored
Output  : 1
**************************************************************************/
u8 IICwriteBytes(u8 dev, u8 reg, u8 length, u8* data){
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
 8004386:	603b      	str	r3, [r7, #0]
 8004388:	4603      	mov	r3, r0
 800438a:	71fb      	strb	r3, [r7, #7]
 800438c:	460b      	mov	r3, r1
 800438e:	71bb      	strb	r3, [r7, #6]
 8004390:	4613      	mov	r3, r2
 8004392:	717b      	strb	r3, [r7, #5]

 	u8 count = 0;
 8004394:	2300      	movs	r3, #0
 8004396:	73fb      	strb	r3, [r7, #15]
	IIC_Start();
 8004398:	f7ff fdb2 	bl	8003f00 <IIC_Start>
	IIC_Send_Byte(dev);	   // Send write command
 800439c:	79fb      	ldrb	r3, [r7, #7]
 800439e:	4618      	mov	r0, r3
 80043a0:	f7ff fe62 	bl	8004068 <IIC_Send_Byte>
	IIC_Wait_Ack();
 80043a4:	f7ff fdf4 	bl	8003f90 <IIC_Wait_Ack>
	IIC_Send_Byte(reg);   // Send Address
 80043a8:	79bb      	ldrb	r3, [r7, #6]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7ff fe5c 	bl	8004068 <IIC_Send_Byte>
  IIC_Wait_Ack();
 80043b0:	f7ff fdee 	bl	8003f90 <IIC_Wait_Ack>
	for(count=0;count<length;count++){
 80043b4:	2300      	movs	r3, #0
 80043b6:	73fb      	strb	r3, [r7, #15]
 80043b8:	e00b      	b.n	80043d2 <IICwriteBytes+0x52>
		IIC_Send_Byte(data[count]);
 80043ba:	7bfb      	ldrb	r3, [r7, #15]
 80043bc:	683a      	ldr	r2, [r7, #0]
 80043be:	4413      	add	r3, r2
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7ff fe50 	bl	8004068 <IIC_Send_Byte>
		IIC_Wait_Ack();
 80043c8:	f7ff fde2 	bl	8003f90 <IIC_Wait_Ack>
	for(count=0;count<length;count++){
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
 80043ce:	3301      	adds	r3, #1
 80043d0:	73fb      	strb	r3, [r7, #15]
 80043d2:	7bfa      	ldrb	r2, [r7, #15]
 80043d4:	797b      	ldrb	r3, [r7, #5]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d3ef      	bcc.n	80043ba <IICwriteBytes+0x3a>
	 }
	IIC_Stop();// Generates a stop condition
 80043da:	f7ff fdbd 	bl	8003f58 <IIC_Stop>

    return 1; //status == 0;
 80043de:	2301      	movs	r3, #1
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3710      	adds	r7, #16
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <IICreadByte>:
/**************************************************************************
Function: Reads a byte of the specified register of the specified device
Input   : devTarget device IIC addressregRegister address*dataThe pointer where the read data will be stored
Output  : 1
**************************************************************************/
u8 IICreadByte(u8 dev, u8 reg, u8 *data){
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	4603      	mov	r3, r0
 80043f0:	603a      	str	r2, [r7, #0]
 80043f2:	71fb      	strb	r3, [r7, #7]
 80043f4:	460b      	mov	r3, r1
 80043f6:	71bb      	strb	r3, [r7, #6]
	*data=I2C_ReadOneByte(dev, reg);
 80043f8:	79ba      	ldrb	r2, [r7, #6]
 80043fa:	79fb      	ldrb	r3, [r7, #7]
 80043fc:	4611      	mov	r1, r2
 80043fe:	4618      	mov	r0, r3
 8004400:	f7ff ff3c 	bl	800427c <I2C_ReadOneByte>
 8004404:	4603      	mov	r3, r0
 8004406:	461a      	mov	r2, r3
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	701a      	strb	r2, [r3, #0]
    return 1;
 800440c:	2301      	movs	r3, #1
}
 800440e:	4618      	mov	r0, r3
 8004410:	3708      	adds	r7, #8
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <IICwriteByte>:
/**************************************************************************
Function: Write a byte to the specified register of the specified device
Input   : devTarget device IIC addressregRegister addressdataData to be writtenwill be stored
Output  : 1
**************************************************************************/
unsigned char IICwriteByte(unsigned char dev, unsigned char reg, unsigned char data){
 8004416:	b580      	push	{r7, lr}
 8004418:	b082      	sub	sp, #8
 800441a:	af00      	add	r7, sp, #0
 800441c:	4603      	mov	r3, r0
 800441e:	71fb      	strb	r3, [r7, #7]
 8004420:	460b      	mov	r3, r1
 8004422:	71bb      	strb	r3, [r7, #6]
 8004424:	4613      	mov	r3, r2
 8004426:	717b      	strb	r3, [r7, #5]
    return IICwriteBytes(dev, reg, 1, &data);
 8004428:	1d7b      	adds	r3, r7, #5
 800442a:	79b9      	ldrb	r1, [r7, #6]
 800442c:	79f8      	ldrb	r0, [r7, #7]
 800442e:	2201      	movs	r2, #1
 8004430:	f7ff ffa6 	bl	8004380 <IICwriteBytes>
 8004434:	4603      	mov	r3, r0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <IICwriteBits>:
Function: Read, modify, and write multiple bits in a byte of the specified device specified register
Input   : devTarget device IIC addressregRegister addresslengthNumber of bytes
					bitStartStart bit of target bytedataStores the value of the target byte bit to be changed
**************************************************************************/
u8 IICwriteBits(u8 dev,u8 reg,u8 bitStart,u8 length,u8 data)
{
 800443e:	b590      	push	{r4, r7, lr}
 8004440:	b085      	sub	sp, #20
 8004442:	af00      	add	r7, sp, #0
 8004444:	4604      	mov	r4, r0
 8004446:	4608      	mov	r0, r1
 8004448:	4611      	mov	r1, r2
 800444a:	461a      	mov	r2, r3
 800444c:	4623      	mov	r3, r4
 800444e:	71fb      	strb	r3, [r7, #7]
 8004450:	4603      	mov	r3, r0
 8004452:	71bb      	strb	r3, [r7, #6]
 8004454:	460b      	mov	r3, r1
 8004456:	717b      	strb	r3, [r7, #5]
 8004458:	4613      	mov	r3, r2
 800445a:	713b      	strb	r3, [r7, #4]

    u8 b;
    if (IICreadByte(dev, reg, &b) != 0) {
 800445c:	f107 020e 	add.w	r2, r7, #14
 8004460:	79b9      	ldrb	r1, [r7, #6]
 8004462:	79fb      	ldrb	r3, [r7, #7]
 8004464:	4618      	mov	r0, r3
 8004466:	f7ff ffbf 	bl	80043e8 <IICreadByte>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d037      	beq.n	80044e0 <IICwriteBits+0xa2>
        u8 mask = (0xFF << (bitStart + 1)) | 0xFF >> ((8 - bitStart) + length - 1);
 8004470:	797b      	ldrb	r3, [r7, #5]
 8004472:	3301      	adds	r3, #1
 8004474:	22ff      	movs	r2, #255	@ 0xff
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
 800447a:	b25a      	sxtb	r2, r3
 800447c:	797b      	ldrb	r3, [r7, #5]
 800447e:	f1c3 0108 	rsb	r1, r3, #8
 8004482:	793b      	ldrb	r3, [r7, #4]
 8004484:	440b      	add	r3, r1
 8004486:	3b01      	subs	r3, #1
 8004488:	21ff      	movs	r1, #255	@ 0xff
 800448a:	fa41 f303 	asr.w	r3, r1, r3
 800448e:	b25b      	sxtb	r3, r3
 8004490:	4313      	orrs	r3, r2
 8004492:	b25b      	sxtb	r3, r3
 8004494:	73fb      	strb	r3, [r7, #15]
        data <<= (8 - length);
 8004496:	f897 2020 	ldrb.w	r2, [r7, #32]
 800449a:	793b      	ldrb	r3, [r7, #4]
 800449c:	f1c3 0308 	rsb	r3, r3, #8
 80044a0:	fa02 f303 	lsl.w	r3, r2, r3
 80044a4:	f887 3020 	strb.w	r3, [r7, #32]
        data >>= (7 - bitStart);
 80044a8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80044ac:	797b      	ldrb	r3, [r7, #5]
 80044ae:	f1c3 0307 	rsb	r3, r3, #7
 80044b2:	fa42 f303 	asr.w	r3, r2, r3
 80044b6:	f887 3020 	strb.w	r3, [r7, #32]
        b &= mask;
 80044ba:	7bba      	ldrb	r2, [r7, #14]
 80044bc:	7bfb      	ldrb	r3, [r7, #15]
 80044be:	4013      	ands	r3, r2
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	73bb      	strb	r3, [r7, #14]
        b |= data;
 80044c4:	7bba      	ldrb	r2, [r7, #14]
 80044c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	73bb      	strb	r3, [r7, #14]
        return IICwriteByte(dev, reg, b);
 80044d0:	7bba      	ldrb	r2, [r7, #14]
 80044d2:	79b9      	ldrb	r1, [r7, #6]
 80044d4:	79fb      	ldrb	r3, [r7, #7]
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7ff ff9d 	bl	8004416 <IICwriteByte>
 80044dc:	4603      	mov	r3, r0
 80044de:	e000      	b.n	80044e2 <IICwriteBits+0xa4>
    } else {
        return 0;
 80044e0:	2300      	movs	r3, #0
    }
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3714      	adds	r7, #20
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd90      	pop	{r4, r7, pc}

080044ea <IICwriteBit>:
Function: Read, modify, and write one bit in a byte of the specified device specified register
Input   : devTarget device IIC addressregRegister address
					bitNumTo modify the bitnum bit of the target bytedataWhen it is 0, the target bit will be cleared, otherwise it will be set
Output  : 1success0fail
**************************************************************************/
u8 IICwriteBit(u8 dev, u8 reg, u8 bitNum, u8 data){
 80044ea:	b590      	push	{r4, r7, lr}
 80044ec:	b085      	sub	sp, #20
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	4604      	mov	r4, r0
 80044f2:	4608      	mov	r0, r1
 80044f4:	4611      	mov	r1, r2
 80044f6:	461a      	mov	r2, r3
 80044f8:	4623      	mov	r3, r4
 80044fa:	71fb      	strb	r3, [r7, #7]
 80044fc:	4603      	mov	r3, r0
 80044fe:	71bb      	strb	r3, [r7, #6]
 8004500:	460b      	mov	r3, r1
 8004502:	717b      	strb	r3, [r7, #5]
 8004504:	4613      	mov	r3, r2
 8004506:	713b      	strb	r3, [r7, #4]
    u8 b;
    IICreadByte(dev, reg, &b);
 8004508:	f107 020f 	add.w	r2, r7, #15
 800450c:	79b9      	ldrb	r1, [r7, #6]
 800450e:	79fb      	ldrb	r3, [r7, #7]
 8004510:	4618      	mov	r0, r3
 8004512:	f7ff ff69 	bl	80043e8 <IICreadByte>
    b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
 8004516:	793b      	ldrb	r3, [r7, #4]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00a      	beq.n	8004532 <IICwriteBit+0x48>
 800451c:	797b      	ldrb	r3, [r7, #5]
 800451e:	2201      	movs	r2, #1
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	b25a      	sxtb	r2, r3
 8004526:	7bfb      	ldrb	r3, [r7, #15]
 8004528:	b25b      	sxtb	r3, r3
 800452a:	4313      	orrs	r3, r2
 800452c:	b25b      	sxtb	r3, r3
 800452e:	b2db      	uxtb	r3, r3
 8004530:	e00b      	b.n	800454a <IICwriteBit+0x60>
 8004532:	797b      	ldrb	r3, [r7, #5]
 8004534:	2201      	movs	r2, #1
 8004536:	fa02 f303 	lsl.w	r3, r2, r3
 800453a:	b25b      	sxtb	r3, r3
 800453c:	43db      	mvns	r3, r3
 800453e:	b25a      	sxtb	r2, r3
 8004540:	7bfb      	ldrb	r3, [r7, #15]
 8004542:	b25b      	sxtb	r3, r3
 8004544:	4013      	ands	r3, r2
 8004546:	b25b      	sxtb	r3, r3
 8004548:	b2db      	uxtb	r3, r3
 800454a:	73fb      	strb	r3, [r7, #15]
    return IICwriteByte(dev, reg, b);
 800454c:	7bfa      	ldrb	r2, [r7, #15]
 800454e:	79b9      	ldrb	r1, [r7, #6]
 8004550:	79fb      	ldrb	r3, [r7, #7]
 8004552:	4618      	mov	r0, r3
 8004554:	f7ff ff5f 	bl	8004416 <IICwriteByte>
 8004558:	4603      	mov	r3, r0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3714      	adds	r7, #20
 800455e:	46bd      	mov	sp, r7
 8004560:	bd90      	pop	{r4, r7, pc}
	...

08004564 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	4603      	mov	r3, r0
 800456c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 800456e:	4b29      	ldr	r3, [pc, #164]	@ (8004614 <set_int_enable+0xb0>)
 8004570:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004574:	2b00      	cmp	r3, #0
 8004576:	d01c      	beq.n	80045b2 <set_int_enable+0x4e>
        if (enable)
 8004578:	79fb      	ldrb	r3, [r7, #7]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d002      	beq.n	8004584 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 800457e:	2302      	movs	r3, #2
 8004580:	73fb      	strb	r3, [r7, #15]
 8004582:	e001      	b.n	8004588 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8004584:	2300      	movs	r3, #0
 8004586:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8004588:	4b22      	ldr	r3, [pc, #136]	@ (8004614 <set_int_enable+0xb0>)
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	7818      	ldrb	r0, [r3, #0]
 800458e:	4b21      	ldr	r3, [pc, #132]	@ (8004614 <set_int_enable+0xb0>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	7bd9      	ldrb	r1, [r3, #15]
 8004594:	f107 030f 	add.w	r3, r7, #15
 8004598:	2201      	movs	r2, #1
 800459a:	f7ff fd99 	bl	80040d0 <i2cWrite>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d002      	beq.n	80045aa <set_int_enable+0x46>
            return -1;
 80045a4:	f04f 33ff 	mov.w	r3, #4294967295
 80045a8:	e030      	b.n	800460c <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 80045aa:	7bfa      	ldrb	r2, [r7, #15]
 80045ac:	4b19      	ldr	r3, [pc, #100]	@ (8004614 <set_int_enable+0xb0>)
 80045ae:	745a      	strb	r2, [r3, #17]
 80045b0:	e02b      	b.n	800460a <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 80045b2:	4b18      	ldr	r3, [pc, #96]	@ (8004614 <set_int_enable+0xb0>)
 80045b4:	7a9b      	ldrb	r3, [r3, #10]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d102      	bne.n	80045c0 <set_int_enable+0x5c>
            return -1;
 80045ba:	f04f 33ff 	mov.w	r3, #4294967295
 80045be:	e025      	b.n	800460c <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 80045c0:	79fb      	ldrb	r3, [r7, #7]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d005      	beq.n	80045d2 <set_int_enable+0x6e>
 80045c6:	4b13      	ldr	r3, [pc, #76]	@ (8004614 <set_int_enable+0xb0>)
 80045c8:	7c5b      	ldrb	r3, [r3, #17]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <set_int_enable+0x6e>
            return 0;
 80045ce:	2300      	movs	r3, #0
 80045d0:	e01c      	b.n	800460c <set_int_enable+0xa8>
        if (enable)
 80045d2:	79fb      	ldrb	r3, [r7, #7]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d002      	beq.n	80045de <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 80045d8:	2301      	movs	r3, #1
 80045da:	73fb      	strb	r3, [r7, #15]
 80045dc:	e001      	b.n	80045e2 <set_int_enable+0x7e>
        else
            tmp = 0x00;
 80045de:	2300      	movs	r3, #0
 80045e0:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80045e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004614 <set_int_enable+0xb0>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	7818      	ldrb	r0, [r3, #0]
 80045e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004614 <set_int_enable+0xb0>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	7bd9      	ldrb	r1, [r3, #15]
 80045ee:	f107 030f 	add.w	r3, r7, #15
 80045f2:	2201      	movs	r2, #1
 80045f4:	f7ff fd6c 	bl	80040d0 <i2cWrite>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d002      	beq.n	8004604 <set_int_enable+0xa0>
            return -1;
 80045fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004602:	e003      	b.n	800460c <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8004604:	7bfa      	ldrb	r2, [r7, #15]
 8004606:	4b03      	ldr	r3, [pc, #12]	@ (8004614 <set_int_enable+0xb0>)
 8004608:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	3710      	adds	r7, #16
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	2000005c 	.word	0x2000005c

08004618 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = 0x80;//BIT_RESET;
 800461e:	2380      	movs	r3, #128	@ 0x80
 8004620:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 8004622:	4b83      	ldr	r3, [pc, #524]	@ (8004830 <mpu_init+0x218>)
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	7818      	ldrb	r0, [r3, #0]
 8004628:	4b81      	ldr	r3, [pc, #516]	@ (8004830 <mpu_init+0x218>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	7c99      	ldrb	r1, [r3, #18]
 800462e:	463b      	mov	r3, r7
 8004630:	2201      	movs	r2, #1
 8004632:	f7ff fd4d 	bl	80040d0 <i2cWrite>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d002      	beq.n	8004642 <mpu_init+0x2a>
        return -1;
 800463c:	f04f 33ff 	mov.w	r3, #4294967295
 8004640:	e0f1      	b.n	8004826 <mpu_init+0x20e>
    delay_ms(100);
 8004642:	2064      	movs	r0, #100	@ 0x64
 8004644:	f7ff fb2c 	bl	8003ca0 <delay_ms>

    /* Wake up chip. */
    data[0] = 0x00;
 8004648:	2300      	movs	r3, #0
 800464a:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 800464c:	4b78      	ldr	r3, [pc, #480]	@ (8004830 <mpu_init+0x218>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	7818      	ldrb	r0, [r3, #0]
 8004652:	4b77      	ldr	r3, [pc, #476]	@ (8004830 <mpu_init+0x218>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	7c99      	ldrb	r1, [r3, #18]
 8004658:	463b      	mov	r3, r7
 800465a:	2201      	movs	r2, #1
 800465c:	f7ff fd38 	bl	80040d0 <i2cWrite>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d002      	beq.n	800466c <mpu_init+0x54>
        return -1;
 8004666:	f04f 33ff 	mov.w	r3, #4294967295
 800466a:	e0dc      	b.n	8004826 <mpu_init+0x20e>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 800466c:	4b70      	ldr	r3, [pc, #448]	@ (8004830 <mpu_init+0x218>)
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	7818      	ldrb	r0, [r3, #0]
 8004672:	4b6f      	ldr	r3, [pc, #444]	@ (8004830 <mpu_init+0x218>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	7d99      	ldrb	r1, [r3, #22]
 8004678:	463b      	mov	r3, r7
 800467a:	2206      	movs	r2, #6
 800467c:	f7ff fd6f 	bl	800415e <i2cRead>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d002      	beq.n	800468c <mpu_init+0x74>
        return -1;
 8004686:	f04f 33ff 	mov.w	r3, #4294967295
 800468a:	e0cc      	b.n	8004826 <mpu_init+0x20e>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 800468c:	797b      	ldrb	r3, [r7, #5]
 800468e:	b25b      	sxtb	r3, r3
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	b25b      	sxtb	r3, r3
 8004694:	f003 0304 	and.w	r3, r3, #4
 8004698:	b25a      	sxtb	r2, r3
 800469a:	78fb      	ldrb	r3, [r7, #3]
 800469c:	b25b      	sxtb	r3, r3
 800469e:	005b      	lsls	r3, r3, #1
 80046a0:	b25b      	sxtb	r3, r3
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	b25b      	sxtb	r3, r3
 80046a8:	4313      	orrs	r3, r2
 80046aa:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80046ac:	787b      	ldrb	r3, [r7, #1]
 80046ae:	b25b      	sxtb	r3, r3
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80046b6:	4313      	orrs	r3, r2
 80046b8:	b25b      	sxtb	r3, r3
 80046ba:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 80046bc:	79fb      	ldrb	r3, [r7, #7]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d015      	beq.n	80046ee <mpu_init+0xd6>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80046c2:	79fb      	ldrb	r3, [r7, #7]
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d103      	bne.n	80046d0 <mpu_init+0xb8>
            st.chip_cfg.accel_half = 1;
 80046c8:	4b59      	ldr	r3, [pc, #356]	@ (8004830 <mpu_init+0x218>)
 80046ca:	2201      	movs	r2, #1
 80046cc:	74da      	strb	r2, [r3, #19]
 80046ce:	e038      	b.n	8004742 <mpu_init+0x12a>
        else if (rev == 2)
 80046d0:	79fb      	ldrb	r3, [r7, #7]
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d103      	bne.n	80046de <mpu_init+0xc6>
            st.chip_cfg.accel_half = 0;
 80046d6:	4b56      	ldr	r3, [pc, #344]	@ (8004830 <mpu_init+0x218>)
 80046d8:	2200      	movs	r2, #0
 80046da:	74da      	strb	r2, [r3, #19]
 80046dc:	e031      	b.n	8004742 <mpu_init+0x12a>
        else {
            log_e("Unsupported software product rev %d.\n",rev);
 80046de:	79fb      	ldrb	r3, [r7, #7]
 80046e0:	4619      	mov	r1, r3
 80046e2:	4854      	ldr	r0, [pc, #336]	@ (8004834 <mpu_init+0x21c>)
 80046e4:	f009 fa6e 	bl	800dbc4 <iprintf>
            return -1;
 80046e8:	f04f 33ff 	mov.w	r3, #4294967295
 80046ec:	e09b      	b.n	8004826 <mpu_init+0x20e>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, &(data[0])))
 80046ee:	4b50      	ldr	r3, [pc, #320]	@ (8004830 <mpu_init+0x218>)
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	7818      	ldrb	r0, [r3, #0]
 80046f4:	4b4e      	ldr	r3, [pc, #312]	@ (8004830 <mpu_init+0x218>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	78d9      	ldrb	r1, [r3, #3]
 80046fa:	463b      	mov	r3, r7
 80046fc:	2201      	movs	r2, #1
 80046fe:	f7ff fd2e 	bl	800415e <i2cRead>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d002      	beq.n	800470e <mpu_init+0xf6>
            return -1;
 8004708:	f04f 33ff 	mov.w	r3, #4294967295
 800470c:	e08b      	b.n	8004826 <mpu_init+0x20e>
        rev = data[0] & 0x0F;
 800470e:	783b      	ldrb	r3, [r7, #0]
 8004710:	f003 030f 	and.w	r3, r3, #15
 8004714:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8004716:	79fb      	ldrb	r3, [r7, #7]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d105      	bne.n	8004728 <mpu_init+0x110>
            log_e("Product ID read as 0 indicates device is either incompatible or an MPU3050.\r\n");
 800471c:	4846      	ldr	r0, [pc, #280]	@ (8004838 <mpu_init+0x220>)
 800471e:	f009 fab9 	bl	800dc94 <puts>
            return -1;
 8004722:	f04f 33ff 	mov.w	r3, #4294967295
 8004726:	e07e      	b.n	8004826 <mpu_init+0x20e>
        } else if (rev == 4) {
 8004728:	79fb      	ldrb	r3, [r7, #7]
 800472a:	2b04      	cmp	r3, #4
 800472c:	d106      	bne.n	800473c <mpu_init+0x124>
            log_i("Half sensitivity part found.\r\n");
 800472e:	4843      	ldr	r0, [pc, #268]	@ (800483c <mpu_init+0x224>)
 8004730:	f009 fab0 	bl	800dc94 <puts>
            st.chip_cfg.accel_half = 1;
 8004734:	4b3e      	ldr	r3, [pc, #248]	@ (8004830 <mpu_init+0x218>)
 8004736:	2201      	movs	r2, #1
 8004738:	74da      	strb	r2, [r3, #19]
 800473a:	e002      	b.n	8004742 <mpu_init+0x12a>
        } else
            st.chip_cfg.accel_half = 0;
 800473c:	4b3c      	ldr	r3, [pc, #240]	@ (8004830 <mpu_init+0x218>)
 800473e:	2200      	movs	r2, #0
 8004740:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8004742:	4b3b      	ldr	r3, [pc, #236]	@ (8004830 <mpu_init+0x218>)
 8004744:	22ff      	movs	r2, #255	@ 0xff
 8004746:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8004748:	4b39      	ldr	r3, [pc, #228]	@ (8004830 <mpu_init+0x218>)
 800474a:	22ff      	movs	r2, #255	@ 0xff
 800474c:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800474e:	4b38      	ldr	r3, [pc, #224]	@ (8004830 <mpu_init+0x218>)
 8004750:	22ff      	movs	r2, #255	@ 0xff
 8004752:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8004754:	4b36      	ldr	r3, [pc, #216]	@ (8004830 <mpu_init+0x218>)
 8004756:	22ff      	movs	r2, #255	@ 0xff
 8004758:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800475a:	4b35      	ldr	r3, [pc, #212]	@ (8004830 <mpu_init+0x218>)
 800475c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004760:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8004762:	4b33      	ldr	r3, [pc, #204]	@ (8004830 <mpu_init+0x218>)
 8004764:	22ff      	movs	r2, #255	@ 0xff
 8004766:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8004768:	4b31      	ldr	r3, [pc, #196]	@ (8004830 <mpu_init+0x218>)
 800476a:	22ff      	movs	r2, #255	@ 0xff
 800476c:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800476e:	4b30      	ldr	r3, [pc, #192]	@ (8004830 <mpu_init+0x218>)
 8004770:	2201      	movs	r2, #1
 8004772:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8004774:	4b2e      	ldr	r3, [pc, #184]	@ (8004830 <mpu_init+0x218>)
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 800477c:	4b2c      	ldr	r3, [pc, #176]	@ (8004830 <mpu_init+0x218>)
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 8004784:	4b2a      	ldr	r3, [pc, #168]	@ (8004830 <mpu_init+0x218>)
 8004786:	2200      	movs	r2, #0
 8004788:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 800478a:	4b29      	ldr	r3, [pc, #164]	@ (8004830 <mpu_init+0x218>)
 800478c:	2200      	movs	r2, #0
 800478e:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 8004790:	220c      	movs	r2, #12
 8004792:	2100      	movs	r1, #0
 8004794:	482a      	ldr	r0, [pc, #168]	@ (8004840 <mpu_init+0x228>)
 8004796:	f009 fb8f 	bl	800deb8 <memset>
    st.chip_cfg.dmp_on = 0;
 800479a:	4b25      	ldr	r3, [pc, #148]	@ (8004830 <mpu_init+0x218>)
 800479c:	2200      	movs	r2, #0
 800479e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 80047a2:	4b23      	ldr	r3, [pc, #140]	@ (8004830 <mpu_init+0x218>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 80047aa:	4b21      	ldr	r3, [pc, #132]	@ (8004830 <mpu_init+0x218>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 80047b0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80047b4:	f000 f9f6 	bl	8004ba4 <mpu_set_gyro_fsr>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d002      	beq.n	80047c4 <mpu_init+0x1ac>
        return -1;
 80047be:	f04f 33ff 	mov.w	r3, #4294967295
 80047c2:	e030      	b.n	8004826 <mpu_init+0x20e>
    if (mpu_set_accel_fsr(2))
 80047c4:	2002      	movs	r0, #2
 80047c6:	f000 fa7b 	bl	8004cc0 <mpu_set_accel_fsr>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d002      	beq.n	80047d6 <mpu_init+0x1be>
        return -1;
 80047d0:	f04f 33ff 	mov.w	r3, #4294967295
 80047d4:	e027      	b.n	8004826 <mpu_init+0x20e>
    if (mpu_set_lpf(42))
 80047d6:	202a      	movs	r0, #42	@ 0x2a
 80047d8:	f000 fb16 	bl	8004e08 <mpu_set_lpf>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d002      	beq.n	80047e8 <mpu_init+0x1d0>
        return -1;
 80047e2:	f04f 33ff 	mov.w	r3, #4294967295
 80047e6:	e01e      	b.n	8004826 <mpu_init+0x20e>
    if (mpu_set_sample_rate(50))
 80047e8:	2032      	movs	r0, #50	@ 0x32
 80047ea:	f000 fb73 	bl	8004ed4 <mpu_set_sample_rate>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d002      	beq.n	80047fa <mpu_init+0x1e2>
        return -1;
 80047f4:	f04f 33ff 	mov.w	r3, #4294967295
 80047f8:	e015      	b.n	8004826 <mpu_init+0x20e>
    if (mpu_configure_fifo(0))
 80047fa:	2000      	movs	r0, #0
 80047fc:	f000 fc56 	bl	80050ac <mpu_configure_fifo>
 8004800:	4603      	mov	r3, r0
 8004802:	2b00      	cmp	r3, #0
 8004804:	d002      	beq.n	800480c <mpu_init+0x1f4>
        return -1;
 8004806:	f04f 33ff 	mov.w	r3, #4294967295
 800480a:	e00c      	b.n	8004826 <mpu_init+0x20e>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 800480c:	2000      	movs	r0, #0
 800480e:	f000 fda5 	bl	800535c <mpu_set_bypass>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d002      	beq.n	800481e <mpu_init+0x206>
        return -1;
 8004818:	f04f 33ff 	mov.w	r3, #4294967295
 800481c:	e003      	b.n	8004826 <mpu_init+0x20e>
#endif

    mpu_set_sensors(0);
 800481e:	2000      	movs	r0, #0
 8004820:	f000 fc96 	bl	8005150 <mpu_set_sensors>
    return 0;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	2000005c 	.word	0x2000005c
 8004834:	08012090 	.word	0x08012090
 8004838:	080120b8 	.word	0x080120b8
 800483c:	08012108 	.word	0x08012108
 8004840:	20000072 	.word	0x20000072

08004844 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	4603      	mov	r3, r0
 800484c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 800484e:	79fb      	ldrb	r3, [r7, #7]
 8004850:	2b28      	cmp	r3, #40	@ 0x28
 8004852:	d902      	bls.n	800485a <mpu_lp_accel_mode+0x16>
        return -1;
 8004854:	f04f 33ff 	mov.w	r3, #4294967295
 8004858:	e06b      	b.n	8004932 <mpu_lp_accel_mode+0xee>

    if (!rate) {
 800485a:	79fb      	ldrb	r3, [r7, #7]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d11c      	bne.n	800489a <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 8004860:	2000      	movs	r0, #0
 8004862:	f000 fe41 	bl	80054e8 <mpu_set_int_latched>
        tmp[0] = 0;
 8004866:	2300      	movs	r3, #0
 8004868:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 800486a:	2307      	movs	r3, #7
 800486c:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800486e:	4b33      	ldr	r3, [pc, #204]	@ (800493c <mpu_lp_accel_mode+0xf8>)
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	7818      	ldrb	r0, [r3, #0]
 8004874:	4b31      	ldr	r3, [pc, #196]	@ (800493c <mpu_lp_accel_mode+0xf8>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	7c99      	ldrb	r1, [r3, #18]
 800487a:	f107 030c 	add.w	r3, r7, #12
 800487e:	2202      	movs	r2, #2
 8004880:	f7ff fc26 	bl	80040d0 <i2cWrite>
 8004884:	4603      	mov	r3, r0
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <mpu_lp_accel_mode+0x4c>
            return -1;
 800488a:	f04f 33ff 	mov.w	r3, #4294967295
 800488e:	e050      	b.n	8004932 <mpu_lp_accel_mode+0xee>
        st.chip_cfg.lp_accel_mode = 0;
 8004890:	4b2a      	ldr	r3, [pc, #168]	@ (800493c <mpu_lp_accel_mode+0xf8>)
 8004892:	2200      	movs	r2, #0
 8004894:	751a      	strb	r2, [r3, #20]
        return 0;
 8004896:	2300      	movs	r3, #0
 8004898:	e04b      	b.n	8004932 <mpu_lp_accel_mode+0xee>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 800489a:	2001      	movs	r0, #1
 800489c:	f000 fe24 	bl	80054e8 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 80048a0:	2320      	movs	r3, #32
 80048a2:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 80048a4:	79fb      	ldrb	r3, [r7, #7]
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d105      	bne.n	80048b6 <mpu_lp_accel_mode+0x72>
        tmp[1] = INV_LPA_1_25HZ;
 80048aa:	2300      	movs	r3, #0
 80048ac:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80048ae:	2005      	movs	r0, #5
 80048b0:	f000 faaa 	bl	8004e08 <mpu_set_lpf>
 80048b4:	e016      	b.n	80048e4 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 5) {
 80048b6:	79fb      	ldrb	r3, [r7, #7]
 80048b8:	2b05      	cmp	r3, #5
 80048ba:	d805      	bhi.n	80048c8 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_5HZ;
 80048bc:	2301      	movs	r3, #1
 80048be:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80048c0:	2005      	movs	r0, #5
 80048c2:	f000 faa1 	bl	8004e08 <mpu_set_lpf>
 80048c6:	e00d      	b.n	80048e4 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 20) {
 80048c8:	79fb      	ldrb	r3, [r7, #7]
 80048ca:	2b14      	cmp	r3, #20
 80048cc:	d805      	bhi.n	80048da <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_20HZ;
 80048ce:	2302      	movs	r3, #2
 80048d0:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 80048d2:	200a      	movs	r0, #10
 80048d4:	f000 fa98 	bl	8004e08 <mpu_set_lpf>
 80048d8:	e004      	b.n	80048e4 <mpu_lp_accel_mode+0xa0>
    } else {
        tmp[1] = INV_LPA_40HZ;
 80048da:	2303      	movs	r3, #3
 80048dc:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 80048de:	2014      	movs	r0, #20
 80048e0:	f000 fa92 	bl	8004e08 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 80048e4:	7b7b      	ldrb	r3, [r7, #13]
 80048e6:	b25b      	sxtb	r3, r3
 80048e8:	019b      	lsls	r3, r3, #6
 80048ea:	b25b      	sxtb	r3, r3
 80048ec:	f043 0307 	orr.w	r3, r3, #7
 80048f0:	b25b      	sxtb	r3, r3
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 80048f6:	4b11      	ldr	r3, [pc, #68]	@ (800493c <mpu_lp_accel_mode+0xf8>)
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	7818      	ldrb	r0, [r3, #0]
 80048fc:	4b0f      	ldr	r3, [pc, #60]	@ (800493c <mpu_lp_accel_mode+0xf8>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	7c99      	ldrb	r1, [r3, #18]
 8004902:	f107 030c 	add.w	r3, r7, #12
 8004906:	2202      	movs	r2, #2
 8004908:	f7ff fbe2 	bl	80040d0 <i2cWrite>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d002      	beq.n	8004918 <mpu_lp_accel_mode+0xd4>
        return -1;
 8004912:	f04f 33ff 	mov.w	r3, #4294967295
 8004916:	e00c      	b.n	8004932 <mpu_lp_accel_mode+0xee>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8004918:	4b08      	ldr	r3, [pc, #32]	@ (800493c <mpu_lp_accel_mode+0xf8>)
 800491a:	2208      	movs	r2, #8
 800491c:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 800491e:	4b07      	ldr	r3, [pc, #28]	@ (800493c <mpu_lp_accel_mode+0xf8>)
 8004920:	2200      	movs	r2, #0
 8004922:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8004924:	4b05      	ldr	r3, [pc, #20]	@ (800493c <mpu_lp_accel_mode+0xf8>)
 8004926:	2201      	movs	r2, #1
 8004928:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 800492a:	2000      	movs	r0, #0
 800492c:	f000 fbbe 	bl	80050ac <mpu_configure_fifo>

    return 0;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3710      	adds	r7, #16
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	2000005c 	.word	0x2000005c

08004940 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b082      	sub	sp, #8
 8004944:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8004946:	4b7b      	ldr	r3, [pc, #492]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004948:	7a9b      	ldrb	r3, [r3, #10]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d102      	bne.n	8004954 <mpu_reset_fifo+0x14>
        return -1;
 800494e:	f04f 33ff 	mov.w	r3, #4294967295
 8004952:	e0eb      	b.n	8004b2c <mpu_reset_fifo+0x1ec>

    data = 0;
 8004954:	2300      	movs	r3, #0
 8004956:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8004958:	4b76      	ldr	r3, [pc, #472]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	7818      	ldrb	r0, [r3, #0]
 800495e:	4b75      	ldr	r3, [pc, #468]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	7bd9      	ldrb	r1, [r3, #15]
 8004964:	1dfb      	adds	r3, r7, #7
 8004966:	2201      	movs	r2, #1
 8004968:	f7ff fbb2 	bl	80040d0 <i2cWrite>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d002      	beq.n	8004978 <mpu_reset_fifo+0x38>
        return -1;
 8004972:	f04f 33ff 	mov.w	r3, #4294967295
 8004976:	e0d9      	b.n	8004b2c <mpu_reset_fifo+0x1ec>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8004978:	4b6e      	ldr	r3, [pc, #440]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	7818      	ldrb	r0, [r3, #0]
 800497e:	4b6d      	ldr	r3, [pc, #436]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	7959      	ldrb	r1, [r3, #5]
 8004984:	1dfb      	adds	r3, r7, #7
 8004986:	2201      	movs	r2, #1
 8004988:	f7ff fba2 	bl	80040d0 <i2cWrite>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d002      	beq.n	8004998 <mpu_reset_fifo+0x58>
        return -1;
 8004992:	f04f 33ff 	mov.w	r3, #4294967295
 8004996:	e0c9      	b.n	8004b2c <mpu_reset_fifo+0x1ec>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8004998:	4b66      	ldr	r3, [pc, #408]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	7818      	ldrb	r0, [r3, #0]
 800499e:	4b65      	ldr	r3, [pc, #404]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	7919      	ldrb	r1, [r3, #4]
 80049a4:	1dfb      	adds	r3, r7, #7
 80049a6:	2201      	movs	r2, #1
 80049a8:	f7ff fb92 	bl	80040d0 <i2cWrite>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d002      	beq.n	80049b8 <mpu_reset_fifo+0x78>
        return -1;
 80049b2:	f04f 33ff 	mov.w	r3, #4294967295
 80049b6:	e0b9      	b.n	8004b2c <mpu_reset_fifo+0x1ec>

    if (st.chip_cfg.dmp_on) {
 80049b8:	4b5e      	ldr	r3, [pc, #376]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 80049ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d059      	beq.n	8004a76 <mpu_reset_fifo+0x136>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 80049c2:	230c      	movs	r3, #12
 80049c4:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80049c6:	4b5b      	ldr	r3, [pc, #364]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	7818      	ldrb	r0, [r3, #0]
 80049cc:	4b59      	ldr	r3, [pc, #356]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	7919      	ldrb	r1, [r3, #4]
 80049d2:	1dfb      	adds	r3, r7, #7
 80049d4:	2201      	movs	r2, #1
 80049d6:	f7ff fb7b 	bl	80040d0 <i2cWrite>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d002      	beq.n	80049e6 <mpu_reset_fifo+0xa6>
            return -1;
 80049e0:	f04f 33ff 	mov.w	r3, #4294967295
 80049e4:	e0a2      	b.n	8004b2c <mpu_reset_fifo+0x1ec>

        data = BIT_DMP_EN | BIT_FIFO_EN;
 80049e6:	23c0      	movs	r3, #192	@ 0xc0
 80049e8:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80049ea:	4b52      	ldr	r3, [pc, #328]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 80049ec:	7a9b      	ldrb	r3, [r3, #10]
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d004      	beq.n	8004a00 <mpu_reset_fifo+0xc0>
            data |= BIT_AUX_IF_EN;
 80049f6:	79fb      	ldrb	r3, [r7, #7]
 80049f8:	f043 0320 	orr.w	r3, r3, #32
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8004a00:	4b4c      	ldr	r3, [pc, #304]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	7818      	ldrb	r0, [r3, #0]
 8004a06:	4b4b      	ldr	r3, [pc, #300]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	7919      	ldrb	r1, [r3, #4]
 8004a0c:	1dfb      	adds	r3, r7, #7
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f7ff fb5e 	bl	80040d0 <i2cWrite>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d002      	beq.n	8004a20 <mpu_reset_fifo+0xe0>
            return -1;
 8004a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a1e:	e085      	b.n	8004b2c <mpu_reset_fifo+0x1ec>
        if (st.chip_cfg.int_enable)
 8004a20:	4b44      	ldr	r3, [pc, #272]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004a22:	7c5b      	ldrb	r3, [r3, #17]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d002      	beq.n	8004a2e <mpu_reset_fifo+0xee>
            data = BIT_DMP_INT_EN;
 8004a28:	2302      	movs	r3, #2
 8004a2a:	71fb      	strb	r3, [r7, #7]
 8004a2c:	e001      	b.n	8004a32 <mpu_reset_fifo+0xf2>
        else
            data = 0;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8004a32:	4b40      	ldr	r3, [pc, #256]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	7818      	ldrb	r0, [r3, #0]
 8004a38:	4b3e      	ldr	r3, [pc, #248]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	7bd9      	ldrb	r1, [r3, #15]
 8004a3e:	1dfb      	adds	r3, r7, #7
 8004a40:	2201      	movs	r2, #1
 8004a42:	f7ff fb45 	bl	80040d0 <i2cWrite>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d002      	beq.n	8004a52 <mpu_reset_fifo+0x112>
            return -1;
 8004a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a50:	e06c      	b.n	8004b2c <mpu_reset_fifo+0x1ec>
        data = 0;
 8004a52:	2300      	movs	r3, #0
 8004a54:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8004a56:	4b37      	ldr	r3, [pc, #220]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	7818      	ldrb	r0, [r3, #0]
 8004a5c:	4b35      	ldr	r3, [pc, #212]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	7959      	ldrb	r1, [r3, #5]
 8004a62:	1dfb      	adds	r3, r7, #7
 8004a64:	2201      	movs	r2, #1
 8004a66:	f7ff fb33 	bl	80040d0 <i2cWrite>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d05c      	beq.n	8004b2a <mpu_reset_fifo+0x1ea>
            return -1;
 8004a70:	f04f 33ff 	mov.w	r3, #4294967295
 8004a74:	e05a      	b.n	8004b2c <mpu_reset_fifo+0x1ec>
    } else {
        data = BIT_FIFO_RST;
 8004a76:	2304      	movs	r3, #4
 8004a78:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8004a7a:	4b2e      	ldr	r3, [pc, #184]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	7818      	ldrb	r0, [r3, #0]
 8004a80:	4b2c      	ldr	r3, [pc, #176]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	7919      	ldrb	r1, [r3, #4]
 8004a86:	1dfb      	adds	r3, r7, #7
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f7ff fb21 	bl	80040d0 <i2cWrite>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d002      	beq.n	8004a9a <mpu_reset_fifo+0x15a>
            return -1;
 8004a94:	f04f 33ff 	mov.w	r3, #4294967295
 8004a98:	e048      	b.n	8004b2c <mpu_reset_fifo+0x1ec>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8004a9a:	4b26      	ldr	r3, [pc, #152]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004a9c:	7c9b      	ldrb	r3, [r3, #18]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d105      	bne.n	8004aae <mpu_reset_fifo+0x16e>
 8004aa2:	4b24      	ldr	r3, [pc, #144]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004aa4:	7a9b      	ldrb	r3, [r3, #10]
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d102      	bne.n	8004ab4 <mpu_reset_fifo+0x174>
            data = BIT_FIFO_EN;
 8004aae:	2340      	movs	r3, #64	@ 0x40
 8004ab0:	71fb      	strb	r3, [r7, #7]
 8004ab2:	e001      	b.n	8004ab8 <mpu_reset_fifo+0x178>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8004ab4:	2360      	movs	r3, #96	@ 0x60
 8004ab6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8004ab8:	4b1e      	ldr	r3, [pc, #120]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	7818      	ldrb	r0, [r3, #0]
 8004abe:	4b1d      	ldr	r3, [pc, #116]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	7919      	ldrb	r1, [r3, #4]
 8004ac4:	1dfb      	adds	r3, r7, #7
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f7ff fb02 	bl	80040d0 <i2cWrite>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d002      	beq.n	8004ad8 <mpu_reset_fifo+0x198>
            return -1;
 8004ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ad6:	e029      	b.n	8004b2c <mpu_reset_fifo+0x1ec>

        if (st.chip_cfg.int_enable)
 8004ad8:	4b16      	ldr	r3, [pc, #88]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004ada:	7c5b      	ldrb	r3, [r3, #17]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d002      	beq.n	8004ae6 <mpu_reset_fifo+0x1a6>
            data = BIT_DATA_RDY_EN;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	71fb      	strb	r3, [r7, #7]
 8004ae4:	e001      	b.n	8004aea <mpu_reset_fifo+0x1aa>
        else
            data = 0;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8004aea:	4b12      	ldr	r3, [pc, #72]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	7818      	ldrb	r0, [r3, #0]
 8004af0:	4b10      	ldr	r3, [pc, #64]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	7bd9      	ldrb	r1, [r3, #15]
 8004af6:	1dfb      	adds	r3, r7, #7
 8004af8:	2201      	movs	r2, #1
 8004afa:	f7ff fae9 	bl	80040d0 <i2cWrite>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d002      	beq.n	8004b0a <mpu_reset_fifo+0x1ca>
            return -1;
 8004b04:	f04f 33ff 	mov.w	r3, #4294967295
 8004b08:	e010      	b.n	8004b2c <mpu_reset_fifo+0x1ec>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8004b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	7818      	ldrb	r0, [r3, #0]
 8004b10:	4b08      	ldr	r3, [pc, #32]	@ (8004b34 <mpu_reset_fifo+0x1f4>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	7959      	ldrb	r1, [r3, #5]
 8004b16:	4b08      	ldr	r3, [pc, #32]	@ (8004b38 <mpu_reset_fifo+0x1f8>)
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f7ff fad9 	bl	80040d0 <i2cWrite>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d002      	beq.n	8004b2a <mpu_reset_fifo+0x1ea>
            return -1;
 8004b24:	f04f 33ff 	mov.w	r3, #4294967295
 8004b28:	e000      	b.n	8004b2c <mpu_reset_fifo+0x1ec>
    }
    return 0;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3708      	adds	r7, #8
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}
 8004b34:	2000005c 	.word	0x2000005c
 8004b38:	2000006c 	.word	0x2000006c

08004b3c <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8004b44:	4b16      	ldr	r3, [pc, #88]	@ (8004ba0 <mpu_get_gyro_fsr+0x64>)
 8004b46:	7a1b      	ldrb	r3, [r3, #8]
 8004b48:	2b03      	cmp	r3, #3
 8004b4a:	d81e      	bhi.n	8004b8a <mpu_get_gyro_fsr+0x4e>
 8004b4c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b54 <mpu_get_gyro_fsr+0x18>)
 8004b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b52:	bf00      	nop
 8004b54:	08004b65 	.word	0x08004b65
 8004b58:	08004b6d 	.word	0x08004b6d
 8004b5c:	08004b77 	.word	0x08004b77
 8004b60:	08004b81 	.word	0x08004b81
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	22fa      	movs	r2, #250	@ 0xfa
 8004b68:	801a      	strh	r2, [r3, #0]
        break;
 8004b6a:	e012      	b.n	8004b92 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004b72:	801a      	strh	r2, [r3, #0]
        break;
 8004b74:	e00d      	b.n	8004b92 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004b7c:	801a      	strh	r2, [r3, #0]
        break;
 8004b7e:	e008      	b.n	8004b92 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004b86:	801a      	strh	r2, [r3, #0]
        break;
 8004b88:	e003      	b.n	8004b92 <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	801a      	strh	r2, [r3, #0]
        break;
 8004b90:	bf00      	nop
    }
    return 0;
 8004b92:	2300      	movs	r3, #0
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	370c      	adds	r7, #12
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bc80      	pop	{r7}
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	2000005c 	.word	0x2000005c

08004ba4 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	4603      	mov	r3, r0
 8004bac:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8004bae:	4b26      	ldr	r3, [pc, #152]	@ (8004c48 <mpu_set_gyro_fsr+0xa4>)
 8004bb0:	7a9b      	ldrb	r3, [r3, #10]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d102      	bne.n	8004bbc <mpu_set_gyro_fsr+0x18>
        return -1;
 8004bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8004bba:	e041      	b.n	8004c40 <mpu_set_gyro_fsr+0x9c>

    switch (fsr) {
 8004bbc:	88fb      	ldrh	r3, [r7, #6]
 8004bbe:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004bc2:	d017      	beq.n	8004bf4 <mpu_set_gyro_fsr+0x50>
 8004bc4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004bc8:	dc17      	bgt.n	8004bfa <mpu_set_gyro_fsr+0x56>
 8004bca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004bce:	d00e      	beq.n	8004bee <mpu_set_gyro_fsr+0x4a>
 8004bd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004bd4:	dc11      	bgt.n	8004bfa <mpu_set_gyro_fsr+0x56>
 8004bd6:	2bfa      	cmp	r3, #250	@ 0xfa
 8004bd8:	d003      	beq.n	8004be2 <mpu_set_gyro_fsr+0x3e>
 8004bda:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004bde:	d003      	beq.n	8004be8 <mpu_set_gyro_fsr+0x44>
 8004be0:	e00b      	b.n	8004bfa <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8004be2:	2300      	movs	r3, #0
 8004be4:	73fb      	strb	r3, [r7, #15]
        break;
 8004be6:	e00b      	b.n	8004c00 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8004be8:	2308      	movs	r3, #8
 8004bea:	73fb      	strb	r3, [r7, #15]
        break;
 8004bec:	e008      	b.n	8004c00 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8004bee:	2310      	movs	r3, #16
 8004bf0:	73fb      	strb	r3, [r7, #15]
        break;
 8004bf2:	e005      	b.n	8004c00 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8004bf4:	2318      	movs	r3, #24
 8004bf6:	73fb      	strb	r3, [r7, #15]
        break;
 8004bf8:	e002      	b.n	8004c00 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 8004bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8004bfe:	e01f      	b.n	8004c40 <mpu_set_gyro_fsr+0x9c>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8004c00:	4b11      	ldr	r3, [pc, #68]	@ (8004c48 <mpu_set_gyro_fsr+0xa4>)
 8004c02:	7a1a      	ldrb	r2, [r3, #8]
 8004c04:	7bfb      	ldrb	r3, [r7, #15]
 8004c06:	08db      	lsrs	r3, r3, #3
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d101      	bne.n	8004c12 <mpu_set_gyro_fsr+0x6e>
        return 0;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	e016      	b.n	8004c40 <mpu_set_gyro_fsr+0x9c>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8004c12:	4b0d      	ldr	r3, [pc, #52]	@ (8004c48 <mpu_set_gyro_fsr+0xa4>)
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	7818      	ldrb	r0, [r3, #0]
 8004c18:	4b0b      	ldr	r3, [pc, #44]	@ (8004c48 <mpu_set_gyro_fsr+0xa4>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	7999      	ldrb	r1, [r3, #6]
 8004c1e:	f107 030f 	add.w	r3, r7, #15
 8004c22:	2201      	movs	r2, #1
 8004c24:	f7ff fa54 	bl	80040d0 <i2cWrite>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d002      	beq.n	8004c34 <mpu_set_gyro_fsr+0x90>
        return -1;
 8004c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c32:	e005      	b.n	8004c40 <mpu_set_gyro_fsr+0x9c>
    st.chip_cfg.gyro_fsr = data >> 3;
 8004c34:	7bfb      	ldrb	r3, [r7, #15]
 8004c36:	08db      	lsrs	r3, r3, #3
 8004c38:	b2da      	uxtb	r2, r3
 8004c3a:	4b03      	ldr	r3, [pc, #12]	@ (8004c48 <mpu_set_gyro_fsr+0xa4>)
 8004c3c:	721a      	strb	r2, [r3, #8]
    return 0;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	2000005c 	.word	0x2000005c

08004c4c <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8004c54:	4b19      	ldr	r3, [pc, #100]	@ (8004cbc <mpu_get_accel_fsr+0x70>)
 8004c56:	7a5b      	ldrb	r3, [r3, #9]
 8004c58:	2b03      	cmp	r3, #3
 8004c5a:	d81b      	bhi.n	8004c94 <mpu_get_accel_fsr+0x48>
 8004c5c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c64 <mpu_get_accel_fsr+0x18>)
 8004c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c62:	bf00      	nop
 8004c64:	08004c75 	.word	0x08004c75
 8004c68:	08004c7d 	.word	0x08004c7d
 8004c6c:	08004c85 	.word	0x08004c85
 8004c70:	08004c8d 	.word	0x08004c8d
    case INV_FSR_2G:
        fsr[0] = 2;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2202      	movs	r2, #2
 8004c78:	701a      	strb	r2, [r3, #0]
        break;
 8004c7a:	e00e      	b.n	8004c9a <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2204      	movs	r2, #4
 8004c80:	701a      	strb	r2, [r3, #0]
        break;
 8004c82:	e00a      	b.n	8004c9a <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2208      	movs	r2, #8
 8004c88:	701a      	strb	r2, [r3, #0]
        break;
 8004c8a:	e006      	b.n	8004c9a <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2210      	movs	r2, #16
 8004c90:	701a      	strb	r2, [r3, #0]
        break;
 8004c92:	e002      	b.n	8004c9a <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8004c94:	f04f 33ff 	mov.w	r3, #4294967295
 8004c98:	e00a      	b.n	8004cb0 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8004c9a:	4b08      	ldr	r3, [pc, #32]	@ (8004cbc <mpu_get_accel_fsr+0x70>)
 8004c9c:	7cdb      	ldrb	r3, [r3, #19]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d005      	beq.n	8004cae <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	005b      	lsls	r3, r3, #1
 8004ca8:	b2da      	uxtb	r2, r3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	701a      	strb	r2, [r3, #0]
    return 0;
 8004cae:	2300      	movs	r3, #0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bc80      	pop	{r7}
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	2000005c 	.word	0x2000005c

08004cc0 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8004cca:	4b30      	ldr	r3, [pc, #192]	@ (8004d8c <mpu_set_accel_fsr+0xcc>)
 8004ccc:	7a9b      	ldrb	r3, [r3, #10]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d102      	bne.n	8004cd8 <mpu_set_accel_fsr+0x18>
        return -1;
 8004cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8004cd6:	e054      	b.n	8004d82 <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 8004cd8:	79fb      	ldrb	r3, [r7, #7]
 8004cda:	3b02      	subs	r3, #2
 8004cdc:	2b0e      	cmp	r3, #14
 8004cde:	d82d      	bhi.n	8004d3c <mpu_set_accel_fsr+0x7c>
 8004ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ce8 <mpu_set_accel_fsr+0x28>)
 8004ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce6:	bf00      	nop
 8004ce8:	08004d25 	.word	0x08004d25
 8004cec:	08004d3d 	.word	0x08004d3d
 8004cf0:	08004d2b 	.word	0x08004d2b
 8004cf4:	08004d3d 	.word	0x08004d3d
 8004cf8:	08004d3d 	.word	0x08004d3d
 8004cfc:	08004d3d 	.word	0x08004d3d
 8004d00:	08004d31 	.word	0x08004d31
 8004d04:	08004d3d 	.word	0x08004d3d
 8004d08:	08004d3d 	.word	0x08004d3d
 8004d0c:	08004d3d 	.word	0x08004d3d
 8004d10:	08004d3d 	.word	0x08004d3d
 8004d14:	08004d3d 	.word	0x08004d3d
 8004d18:	08004d3d 	.word	0x08004d3d
 8004d1c:	08004d3d 	.word	0x08004d3d
 8004d20:	08004d37 	.word	0x08004d37
    case 2:
        data = INV_FSR_2G << 3;
 8004d24:	2300      	movs	r3, #0
 8004d26:	73fb      	strb	r3, [r7, #15]
        break;
 8004d28:	e00b      	b.n	8004d42 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8004d2a:	2308      	movs	r3, #8
 8004d2c:	73fb      	strb	r3, [r7, #15]
        break;
 8004d2e:	e008      	b.n	8004d42 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8004d30:	2310      	movs	r3, #16
 8004d32:	73fb      	strb	r3, [r7, #15]
        break;
 8004d34:	e005      	b.n	8004d42 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 8004d36:	2318      	movs	r3, #24
 8004d38:	73fb      	strb	r3, [r7, #15]
        break;
 8004d3a:	e002      	b.n	8004d42 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8004d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8004d40:	e01f      	b.n	8004d82 <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8004d42:	4b12      	ldr	r3, [pc, #72]	@ (8004d8c <mpu_set_accel_fsr+0xcc>)
 8004d44:	7a5a      	ldrb	r2, [r3, #9]
 8004d46:	7bfb      	ldrb	r3, [r7, #15]
 8004d48:	08db      	lsrs	r3, r3, #3
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d101      	bne.n	8004d54 <mpu_set_accel_fsr+0x94>
        return 0;
 8004d50:	2300      	movs	r3, #0
 8004d52:	e016      	b.n	8004d82 <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8004d54:	4b0d      	ldr	r3, [pc, #52]	@ (8004d8c <mpu_set_accel_fsr+0xcc>)
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	7818      	ldrb	r0, [r3, #0]
 8004d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8004d8c <mpu_set_accel_fsr+0xcc>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	79d9      	ldrb	r1, [r3, #7]
 8004d60:	f107 030f 	add.w	r3, r7, #15
 8004d64:	2201      	movs	r2, #1
 8004d66:	f7ff f9b3 	bl	80040d0 <i2cWrite>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d002      	beq.n	8004d76 <mpu_set_accel_fsr+0xb6>
        return -1;
 8004d70:	f04f 33ff 	mov.w	r3, #4294967295
 8004d74:	e005      	b.n	8004d82 <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 8004d76:	7bfb      	ldrb	r3, [r7, #15]
 8004d78:	08db      	lsrs	r3, r3, #3
 8004d7a:	b2da      	uxtb	r2, r3
 8004d7c:	4b03      	ldr	r3, [pc, #12]	@ (8004d8c <mpu_set_accel_fsr+0xcc>)
 8004d7e:	725a      	strb	r2, [r3, #9]
    return 0;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	2000005c 	.word	0x2000005c

08004d90 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8004d98:	4b1a      	ldr	r3, [pc, #104]	@ (8004e04 <mpu_get_lpf+0x74>)
 8004d9a:	7adb      	ldrb	r3, [r3, #11]
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	2b05      	cmp	r3, #5
 8004da0:	d826      	bhi.n	8004df0 <mpu_get_lpf+0x60>
 8004da2:	a201      	add	r2, pc, #4	@ (adr r2, 8004da8 <mpu_get_lpf+0x18>)
 8004da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da8:	08004dc1 	.word	0x08004dc1
 8004dac:	08004dc9 	.word	0x08004dc9
 8004db0:	08004dd1 	.word	0x08004dd1
 8004db4:	08004dd9 	.word	0x08004dd9
 8004db8:	08004de1 	.word	0x08004de1
 8004dbc:	08004de9 	.word	0x08004de9
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	22bc      	movs	r2, #188	@ 0xbc
 8004dc4:	801a      	strh	r2, [r3, #0]
        break;
 8004dc6:	e017      	b.n	8004df8 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2262      	movs	r2, #98	@ 0x62
 8004dcc:	801a      	strh	r2, [r3, #0]
        break;
 8004dce:	e013      	b.n	8004df8 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	222a      	movs	r2, #42	@ 0x2a
 8004dd4:	801a      	strh	r2, [r3, #0]
        break;
 8004dd6:	e00f      	b.n	8004df8 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2214      	movs	r2, #20
 8004ddc:	801a      	strh	r2, [r3, #0]
        break;
 8004dde:	e00b      	b.n	8004df8 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	220a      	movs	r2, #10
 8004de4:	801a      	strh	r2, [r3, #0]
        break;
 8004de6:	e007      	b.n	8004df8 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2205      	movs	r2, #5
 8004dec:	801a      	strh	r2, [r3, #0]
        break;
 8004dee:	e003      	b.n	8004df8 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	801a      	strh	r2, [r3, #0]
        break;
 8004df6:	bf00      	nop
    }
    return 0;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bc80      	pop	{r7}
 8004e02:	4770      	bx	lr
 8004e04:	2000005c 	.word	0x2000005c

08004e08 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	4603      	mov	r3, r0
 8004e10:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8004e12:	4b23      	ldr	r3, [pc, #140]	@ (8004ea0 <mpu_set_lpf+0x98>)
 8004e14:	7a9b      	ldrb	r3, [r3, #10]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d102      	bne.n	8004e20 <mpu_set_lpf+0x18>
        return -1;
 8004e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e1e:	e03b      	b.n	8004e98 <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8004e20:	88fb      	ldrh	r3, [r7, #6]
 8004e22:	2bbb      	cmp	r3, #187	@ 0xbb
 8004e24:	d902      	bls.n	8004e2c <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8004e26:	2301      	movs	r3, #1
 8004e28:	73fb      	strb	r3, [r7, #15]
 8004e2a:	e019      	b.n	8004e60 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8004e2c:	88fb      	ldrh	r3, [r7, #6]
 8004e2e:	2b61      	cmp	r3, #97	@ 0x61
 8004e30:	d902      	bls.n	8004e38 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8004e32:	2302      	movs	r3, #2
 8004e34:	73fb      	strb	r3, [r7, #15]
 8004e36:	e013      	b.n	8004e60 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8004e38:	88fb      	ldrh	r3, [r7, #6]
 8004e3a:	2b29      	cmp	r3, #41	@ 0x29
 8004e3c:	d902      	bls.n	8004e44 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	73fb      	strb	r3, [r7, #15]
 8004e42:	e00d      	b.n	8004e60 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8004e44:	88fb      	ldrh	r3, [r7, #6]
 8004e46:	2b13      	cmp	r3, #19
 8004e48:	d902      	bls.n	8004e50 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8004e4a:	2304      	movs	r3, #4
 8004e4c:	73fb      	strb	r3, [r7, #15]
 8004e4e:	e007      	b.n	8004e60 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8004e50:	88fb      	ldrh	r3, [r7, #6]
 8004e52:	2b09      	cmp	r3, #9
 8004e54:	d902      	bls.n	8004e5c <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8004e56:	2305      	movs	r3, #5
 8004e58:	73fb      	strb	r3, [r7, #15]
 8004e5a:	e001      	b.n	8004e60 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8004e5c:	2306      	movs	r3, #6
 8004e5e:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8004e60:	4b0f      	ldr	r3, [pc, #60]	@ (8004ea0 <mpu_set_lpf+0x98>)
 8004e62:	7ada      	ldrb	r2, [r3, #11]
 8004e64:	7bfb      	ldrb	r3, [r7, #15]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d101      	bne.n	8004e6e <mpu_set_lpf+0x66>
        return 0;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	e014      	b.n	8004e98 <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8004e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ea0 <mpu_set_lpf+0x98>)
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	7818      	ldrb	r0, [r3, #0]
 8004e74:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea0 <mpu_set_lpf+0x98>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	7899      	ldrb	r1, [r3, #2]
 8004e7a:	f107 030f 	add.w	r3, r7, #15
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f7ff f926 	bl	80040d0 <i2cWrite>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d002      	beq.n	8004e90 <mpu_set_lpf+0x88>
        return -1;
 8004e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e8e:	e003      	b.n	8004e98 <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 8004e90:	7bfa      	ldrb	r2, [r7, #15]
 8004e92:	4b03      	ldr	r3, [pc, #12]	@ (8004ea0 <mpu_set_lpf+0x98>)
 8004e94:	72da      	strb	r2, [r3, #11]
    return 0;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	2000005c 	.word	0x2000005c

08004ea4 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8004eac:	4b08      	ldr	r3, [pc, #32]	@ (8004ed0 <mpu_get_sample_rate+0x2c>)
 8004eae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d002      	beq.n	8004ebc <mpu_get_sample_rate+0x18>
        return -1;
 8004eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8004eba:	e004      	b.n	8004ec6 <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8004ebc:	4b04      	ldr	r3, [pc, #16]	@ (8004ed0 <mpu_get_sample_rate+0x2c>)
 8004ebe:	89da      	ldrh	r2, [r3, #14]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	801a      	strh	r2, [r3, #0]
    return 0;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	370c      	adds	r7, #12
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bc80      	pop	{r7}
 8004ece:	4770      	bx	lr
 8004ed0:	2000005c 	.word	0x2000005c

08004ed4 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	4603      	mov	r3, r0
 8004edc:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8004ede:	4b2f      	ldr	r3, [pc, #188]	@ (8004f9c <mpu_set_sample_rate+0xc8>)
 8004ee0:	7a9b      	ldrb	r3, [r3, #10]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d102      	bne.n	8004eec <mpu_set_sample_rate+0x18>
        return -1;
 8004ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8004eea:	e053      	b.n	8004f94 <mpu_set_sample_rate+0xc0>

    if (st.chip_cfg.dmp_on)
 8004eec:	4b2b      	ldr	r3, [pc, #172]	@ (8004f9c <mpu_set_sample_rate+0xc8>)
 8004eee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d002      	beq.n	8004efc <mpu_set_sample_rate+0x28>
        return -1;
 8004ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8004efa:	e04b      	b.n	8004f94 <mpu_set_sample_rate+0xc0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8004efc:	4b27      	ldr	r3, [pc, #156]	@ (8004f9c <mpu_set_sample_rate+0xc8>)
 8004efe:	7d1b      	ldrb	r3, [r3, #20]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d00f      	beq.n	8004f24 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8004f04:	88fb      	ldrh	r3, [r7, #6]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d009      	beq.n	8004f1e <mpu_set_sample_rate+0x4a>
 8004f0a:	88fb      	ldrh	r3, [r7, #6]
 8004f0c:	2b28      	cmp	r3, #40	@ 0x28
 8004f0e:	d806      	bhi.n	8004f1e <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8004f10:	88fb      	ldrh	r3, [r7, #6]
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7ff fc95 	bl	8004844 <mpu_lp_accel_mode>
                return 0;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	e03a      	b.n	8004f94 <mpu_set_sample_rate+0xc0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8004f1e:	2000      	movs	r0, #0
 8004f20:	f7ff fc90 	bl	8004844 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8004f24:	88fb      	ldrh	r3, [r7, #6]
 8004f26:	2b03      	cmp	r3, #3
 8004f28:	d802      	bhi.n	8004f30 <mpu_set_sample_rate+0x5c>
            rate = 4;
 8004f2a:	2304      	movs	r3, #4
 8004f2c:	80fb      	strh	r3, [r7, #6]
 8004f2e:	e006      	b.n	8004f3e <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8004f30:	88fb      	ldrh	r3, [r7, #6]
 8004f32:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f36:	d902      	bls.n	8004f3e <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8004f38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004f3c:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8004f3e:	88fb      	ldrh	r3, [r7, #6]
 8004f40:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004f44:	fb92 f3f3 	sdiv	r3, r2, r3
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8004f50:	4b12      	ldr	r3, [pc, #72]	@ (8004f9c <mpu_set_sample_rate+0xc8>)
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	7818      	ldrb	r0, [r3, #0]
 8004f56:	4b11      	ldr	r3, [pc, #68]	@ (8004f9c <mpu_set_sample_rate+0xc8>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	7859      	ldrb	r1, [r3, #1]
 8004f5c:	f107 030f 	add.w	r3, r7, #15
 8004f60:	2201      	movs	r2, #1
 8004f62:	f7ff f8b5 	bl	80040d0 <i2cWrite>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d002      	beq.n	8004f72 <mpu_set_sample_rate+0x9e>
            return -1;
 8004f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8004f70:	e010      	b.n	8004f94 <mpu_set_sample_rate+0xc0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8004f72:	7bfb      	ldrb	r3, [r7, #15]
 8004f74:	3301      	adds	r3, #1
 8004f76:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004f7a:	fb92 f3f3 	sdiv	r3, r2, r3
 8004f7e:	b29a      	uxth	r2, r3
 8004f80:	4b06      	ldr	r3, [pc, #24]	@ (8004f9c <mpu_set_sample_rate+0xc8>)
 8004f82:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8004f84:	4b05      	ldr	r3, [pc, #20]	@ (8004f9c <mpu_set_sample_rate+0xc8>)
 8004f86:	89db      	ldrh	r3, [r3, #14]
 8004f88:	085b      	lsrs	r3, r3, #1
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f7ff ff3b 	bl	8004e08 <mpu_set_lpf>
        return 0;
 8004f92:	2300      	movs	r3, #0
    }
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	2000005c 	.word	0x2000005c

08004fa0 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8004fa8:	4b14      	ldr	r3, [pc, #80]	@ (8004ffc <mpu_get_gyro_sens+0x5c>)
 8004faa:	7a1b      	ldrb	r3, [r3, #8]
 8004fac:	2b03      	cmp	r3, #3
 8004fae:	d81b      	bhi.n	8004fe8 <mpu_get_gyro_sens+0x48>
 8004fb0:	a201      	add	r2, pc, #4	@ (adr r2, 8004fb8 <mpu_get_gyro_sens+0x18>)
 8004fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fb6:	bf00      	nop
 8004fb8:	08004fc9 	.word	0x08004fc9
 8004fbc:	08004fd1 	.word	0x08004fd1
 8004fc0:	08004fd9 	.word	0x08004fd9
 8004fc4:	08004fe1 	.word	0x08004fe1
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a0d      	ldr	r2, [pc, #52]	@ (8005000 <mpu_get_gyro_sens+0x60>)
 8004fcc:	601a      	str	r2, [r3, #0]
        break;
 8004fce:	e00e      	b.n	8004fee <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4a0c      	ldr	r2, [pc, #48]	@ (8005004 <mpu_get_gyro_sens+0x64>)
 8004fd4:	601a      	str	r2, [r3, #0]
        break;
 8004fd6:	e00a      	b.n	8004fee <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4a0b      	ldr	r2, [pc, #44]	@ (8005008 <mpu_get_gyro_sens+0x68>)
 8004fdc:	601a      	str	r2, [r3, #0]
        break;
 8004fde:	e006      	b.n	8004fee <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	4a0a      	ldr	r2, [pc, #40]	@ (800500c <mpu_get_gyro_sens+0x6c>)
 8004fe4:	601a      	str	r2, [r3, #0]
        break;
 8004fe6:	e002      	b.n	8004fee <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8004fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8004fec:	e000      	b.n	8004ff0 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8004fee:	2300      	movs	r3, #0
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bc80      	pop	{r7}
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	2000005c 	.word	0x2000005c
 8005000:	43030000 	.word	0x43030000
 8005004:	42830000 	.word	0x42830000
 8005008:	42033333 	.word	0x42033333
 800500c:	41833333 	.word	0x41833333

08005010 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8005018:	4b1b      	ldr	r3, [pc, #108]	@ (8005088 <mpu_get_accel_sens+0x78>)
 800501a:	7a5b      	ldrb	r3, [r3, #9]
 800501c:	2b03      	cmp	r3, #3
 800501e:	d81f      	bhi.n	8005060 <mpu_get_accel_sens+0x50>
 8005020:	a201      	add	r2, pc, #4	@ (adr r2, 8005028 <mpu_get_accel_sens+0x18>)
 8005022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005026:	bf00      	nop
 8005028:	08005039 	.word	0x08005039
 800502c:	08005043 	.word	0x08005043
 8005030:	0800504d 	.word	0x0800504d
 8005034:	08005057 	.word	0x08005057
    case INV_FSR_2G:
        sens[0] = 16384;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800503e:	801a      	strh	r2, [r3, #0]
        break;
 8005040:	e011      	b.n	8005066 <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8005048:	801a      	strh	r2, [r3, #0]
        break;
 800504a:	e00c      	b.n	8005066 <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005052:	801a      	strh	r2, [r3, #0]
        break;
 8005054:	e007      	b.n	8005066 <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800505c:	801a      	strh	r2, [r3, #0]
        break;
 800505e:	e002      	b.n	8005066 <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8005060:	f04f 33ff 	mov.w	r3, #4294967295
 8005064:	e00a      	b.n	800507c <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8005066:	4b08      	ldr	r3, [pc, #32]	@ (8005088 <mpu_get_accel_sens+0x78>)
 8005068:	7cdb      	ldrb	r3, [r3, #19]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d005      	beq.n	800507a <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	881b      	ldrh	r3, [r3, #0]
 8005072:	085b      	lsrs	r3, r3, #1
 8005074:	b29a      	uxth	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	801a      	strh	r2, [r3, #0]
    return 0;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	bc80      	pop	{r7}
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	2000005c 	.word	0x2000005c

0800508c <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 800508c:	b480      	push	{r7}
 800508e:	b083      	sub	sp, #12
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8005094:	4b04      	ldr	r3, [pc, #16]	@ (80050a8 <mpu_get_fifo_config+0x1c>)
 8005096:	7c1a      	ldrb	r2, [r3, #16]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	701a      	strb	r2, [r3, #0]
    return 0;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bc80      	pop	{r7}
 80050a6:	4770      	bx	lr
 80050a8:	2000005c 	.word	0x2000005c

080050ac <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	4603      	mov	r3, r0
 80050b4:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 80050b6:	2300      	movs	r3, #0
 80050b8:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 80050ba:	79fb      	ldrb	r3, [r7, #7]
 80050bc:	f023 0301 	bic.w	r3, r3, #1
 80050c0:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 80050c2:	4b22      	ldr	r3, [pc, #136]	@ (800514c <mpu_configure_fifo+0xa0>)
 80050c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d001      	beq.n	80050d0 <mpu_configure_fifo+0x24>
        return 0;
 80050cc:	2300      	movs	r3, #0
 80050ce:	e038      	b.n	8005142 <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 80050d0:	4b1e      	ldr	r3, [pc, #120]	@ (800514c <mpu_configure_fifo+0xa0>)
 80050d2:	7a9b      	ldrb	r3, [r3, #10]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d102      	bne.n	80050de <mpu_configure_fifo+0x32>
            return -1;
 80050d8:	f04f 33ff 	mov.w	r3, #4294967295
 80050dc:	e031      	b.n	8005142 <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 80050de:	4b1b      	ldr	r3, [pc, #108]	@ (800514c <mpu_configure_fifo+0xa0>)
 80050e0:	7c1b      	ldrb	r3, [r3, #16]
 80050e2:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 80050e4:	4b19      	ldr	r3, [pc, #100]	@ (800514c <mpu_configure_fifo+0xa0>)
 80050e6:	7a9a      	ldrb	r2, [r3, #10]
 80050e8:	79fb      	ldrb	r3, [r7, #7]
 80050ea:	4013      	ands	r3, r2
 80050ec:	b2da      	uxtb	r2, r3
 80050ee:	4b17      	ldr	r3, [pc, #92]	@ (800514c <mpu_configure_fifo+0xa0>)
 80050f0:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 80050f2:	4b16      	ldr	r3, [pc, #88]	@ (800514c <mpu_configure_fifo+0xa0>)
 80050f4:	7c1b      	ldrb	r3, [r3, #16]
 80050f6:	79fa      	ldrb	r2, [r7, #7]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d003      	beq.n	8005104 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 80050fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005100:	60fb      	str	r3, [r7, #12]
 8005102:	e001      	b.n	8005108 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8005104:	2300      	movs	r3, #0
 8005106:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8005108:	79fb      	ldrb	r3, [r7, #7]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d103      	bne.n	8005116 <mpu_configure_fifo+0x6a>
 800510e:	4b0f      	ldr	r3, [pc, #60]	@ (800514c <mpu_configure_fifo+0xa0>)
 8005110:	7d1b      	ldrb	r3, [r3, #20]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d003      	beq.n	800511e <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8005116:	2001      	movs	r0, #1
 8005118:	f7ff fa24 	bl	8004564 <set_int_enable>
 800511c:	e002      	b.n	8005124 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 800511e:	2000      	movs	r0, #0
 8005120:	f7ff fa20 	bl	8004564 <set_int_enable>
        if (sensors) {
 8005124:	79fb      	ldrb	r3, [r7, #7]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00a      	beq.n	8005140 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 800512a:	f7ff fc09 	bl	8004940 <mpu_reset_fifo>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d005      	beq.n	8005140 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8005134:	4a05      	ldr	r2, [pc, #20]	@ (800514c <mpu_configure_fifo+0xa0>)
 8005136:	7afb      	ldrb	r3, [r7, #11]
 8005138:	7413      	strb	r3, [r2, #16]
                return -1;
 800513a:	f04f 33ff 	mov.w	r3, #4294967295
 800513e:	e000      	b.n	8005142 <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8005140:	68fb      	ldr	r3, [r7, #12]
}
 8005142:	4618      	mov	r0, r3
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	2000005c 	.word	0x2000005c

08005150 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	4603      	mov	r3, r0
 8005158:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 800515a:	79fb      	ldrb	r3, [r7, #7]
 800515c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005160:	2b00      	cmp	r3, #0
 8005162:	d002      	beq.n	800516a <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8005164:	2301      	movs	r3, #1
 8005166:	73fb      	strb	r3, [r7, #15]
 8005168:	e007      	b.n	800517a <mpu_set_sensors+0x2a>
    else if (sensors)
 800516a:	79fb      	ldrb	r3, [r7, #7]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d002      	beq.n	8005176 <mpu_set_sensors+0x26>
        data = 0;
 8005170:	2300      	movs	r3, #0
 8005172:	73fb      	strb	r3, [r7, #15]
 8005174:	e001      	b.n	800517a <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8005176:	2340      	movs	r3, #64	@ 0x40
 8005178:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 800517a:	4b37      	ldr	r3, [pc, #220]	@ (8005258 <mpu_set_sensors+0x108>)
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	7818      	ldrb	r0, [r3, #0]
 8005180:	4b35      	ldr	r3, [pc, #212]	@ (8005258 <mpu_set_sensors+0x108>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	7c99      	ldrb	r1, [r3, #18]
 8005186:	f107 030f 	add.w	r3, r7, #15
 800518a:	2201      	movs	r2, #1
 800518c:	f7fe ffa0 	bl	80040d0 <i2cWrite>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d005      	beq.n	80051a2 <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 8005196:	4b30      	ldr	r3, [pc, #192]	@ (8005258 <mpu_set_sensors+0x108>)
 8005198:	2200      	movs	r2, #0
 800519a:	729a      	strb	r2, [r3, #10]
        return -1;
 800519c:	f04f 33ff 	mov.w	r3, #4294967295
 80051a0:	e056      	b.n	8005250 <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 80051a2:	7bfb      	ldrb	r3, [r7, #15]
 80051a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051a8:	b2da      	uxtb	r2, r3
 80051aa:	4b2b      	ldr	r3, [pc, #172]	@ (8005258 <mpu_set_sensors+0x108>)
 80051ac:	731a      	strb	r2, [r3, #12]

    data = 0;
 80051ae:	2300      	movs	r3, #0
 80051b0:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 80051b2:	79fb      	ldrb	r3, [r7, #7]
 80051b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d104      	bne.n	80051c6 <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 80051bc:	7bfb      	ldrb	r3, [r7, #15]
 80051be:	f043 0304 	orr.w	r3, r3, #4
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 80051c6:	79fb      	ldrb	r3, [r7, #7]
 80051c8:	f003 0320 	and.w	r3, r3, #32
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d104      	bne.n	80051da <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 80051d0:	7bfb      	ldrb	r3, [r7, #15]
 80051d2:	f043 0302 	orr.w	r3, r3, #2
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 80051da:	79fb      	ldrb	r3, [r7, #7]
 80051dc:	f003 0310 	and.w	r3, r3, #16
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d104      	bne.n	80051ee <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 80051e4:	7bfb      	ldrb	r3, [r7, #15]
 80051e6:	f043 0301 	orr.w	r3, r3, #1
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 80051ee:	79fb      	ldrb	r3, [r7, #7]
 80051f0:	f003 0308 	and.w	r3, r3, #8
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d104      	bne.n	8005202 <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 80051f8:	7bfb      	ldrb	r3, [r7, #15]
 80051fa:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8005202:	4b15      	ldr	r3, [pc, #84]	@ (8005258 <mpu_set_sensors+0x108>)
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	7818      	ldrb	r0, [r3, #0]
 8005208:	4b13      	ldr	r3, [pc, #76]	@ (8005258 <mpu_set_sensors+0x108>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	7cd9      	ldrb	r1, [r3, #19]
 800520e:	f107 030f 	add.w	r3, r7, #15
 8005212:	2201      	movs	r2, #1
 8005214:	f7fe ff5c 	bl	80040d0 <i2cWrite>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	d005      	beq.n	800522a <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 800521e:	4b0e      	ldr	r3, [pc, #56]	@ (8005258 <mpu_set_sensors+0x108>)
 8005220:	2200      	movs	r2, #0
 8005222:	729a      	strb	r2, [r3, #10]
        return -1;
 8005224:	f04f 33ff 	mov.w	r3, #4294967295
 8005228:	e012      	b.n	8005250 <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 800522a:	79fb      	ldrb	r3, [r7, #7]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d005      	beq.n	800523c <mpu_set_sensors+0xec>
 8005230:	79fb      	ldrb	r3, [r7, #7]
 8005232:	2b08      	cmp	r3, #8
 8005234:	d002      	beq.n	800523c <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8005236:	2000      	movs	r0, #0
 8005238:	f000 f956 	bl	80054e8 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 800523c:	4a06      	ldr	r2, [pc, #24]	@ (8005258 <mpu_set_sensors+0x108>)
 800523e:	79fb      	ldrb	r3, [r7, #7]
 8005240:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8005242:	4b05      	ldr	r3, [pc, #20]	@ (8005258 <mpu_set_sensors+0x108>)
 8005244:	2200      	movs	r2, #0
 8005246:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8005248:	2032      	movs	r0, #50	@ 0x32
 800524a:	f7fe fd29 	bl	8003ca0 <delay_ms>
    return 0;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3710      	adds	r7, #16
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}
 8005258:	2000005c 	.word	0x2000005c

0800525c <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b086      	sub	sp, #24
 8005260:	af00      	add	r7, sp, #0
 8005262:	4603      	mov	r3, r0
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]
 8005268:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 800526a:	4b3b      	ldr	r3, [pc, #236]	@ (8005358 <mpu_read_fifo_stream+0xfc>)
 800526c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005270:	2b00      	cmp	r3, #0
 8005272:	d102      	bne.n	800527a <mpu_read_fifo_stream+0x1e>
        return -1;
 8005274:	f04f 33ff 	mov.w	r3, #4294967295
 8005278:	e069      	b.n	800534e <mpu_read_fifo_stream+0xf2>
    if (!st.chip_cfg.sensors)
 800527a:	4b37      	ldr	r3, [pc, #220]	@ (8005358 <mpu_read_fifo_stream+0xfc>)
 800527c:	7a9b      	ldrb	r3, [r3, #10]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d102      	bne.n	8005288 <mpu_read_fifo_stream+0x2c>
        return -1;
 8005282:	f04f 33ff 	mov.w	r3, #4294967295
 8005286:	e062      	b.n	800534e <mpu_read_fifo_stream+0xf2>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8005288:	4b33      	ldr	r3, [pc, #204]	@ (8005358 <mpu_read_fifo_stream+0xfc>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	7818      	ldrb	r0, [r3, #0]
 800528e:	4b32      	ldr	r3, [pc, #200]	@ (8005358 <mpu_read_fifo_stream+0xfc>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	7a99      	ldrb	r1, [r3, #10]
 8005294:	f107 0314 	add.w	r3, r7, #20
 8005298:	2202      	movs	r2, #2
 800529a:	f7fe ff60 	bl	800415e <i2cRead>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d002      	beq.n	80052aa <mpu_read_fifo_stream+0x4e>
        return -1;
 80052a4:	f04f 33ff 	mov.w	r3, #4294967295
 80052a8:	e051      	b.n	800534e <mpu_read_fifo_stream+0xf2>
    fifo_count = (tmp[0] << 8) | tmp[1];
 80052aa:	7d3b      	ldrb	r3, [r7, #20]
 80052ac:	b21b      	sxth	r3, r3
 80052ae:	021b      	lsls	r3, r3, #8
 80052b0:	b21a      	sxth	r2, r3
 80052b2:	7d7b      	ldrb	r3, [r7, #21]
 80052b4:	b21b      	sxth	r3, r3
 80052b6:	4313      	orrs	r3, r2
 80052b8:	b21b      	sxth	r3, r3
 80052ba:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 80052bc:	8afa      	ldrh	r2, [r7, #22]
 80052be:	89fb      	ldrh	r3, [r7, #14]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d205      	bcs.n	80052d0 <mpu_read_fifo_stream+0x74>
        more[0] = 0;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	701a      	strb	r2, [r3, #0]
        return -1;
 80052ca:	f04f 33ff 	mov.w	r3, #4294967295
 80052ce:	e03e      	b.n	800534e <mpu_read_fifo_stream+0xf2>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 80052d0:	4b21      	ldr	r3, [pc, #132]	@ (8005358 <mpu_read_fifo_stream+0xfc>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	885b      	ldrh	r3, [r3, #2]
 80052d6:	085b      	lsrs	r3, r3, #1
 80052d8:	b29b      	uxth	r3, r3
 80052da:	8afa      	ldrh	r2, [r7, #22]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d91a      	bls.n	8005316 <mpu_read_fifo_stream+0xba>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 80052e0:	4b1d      	ldr	r3, [pc, #116]	@ (8005358 <mpu_read_fifo_stream+0xfc>)
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	7818      	ldrb	r0, [r3, #0]
 80052e6:	4b1c      	ldr	r3, [pc, #112]	@ (8005358 <mpu_read_fifo_stream+0xfc>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	7c59      	ldrb	r1, [r3, #17]
 80052ec:	f107 0314 	add.w	r3, r7, #20
 80052f0:	2201      	movs	r2, #1
 80052f2:	f7fe ff34 	bl	800415e <i2cRead>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d002      	beq.n	8005302 <mpu_read_fifo_stream+0xa6>
            return -1;
 80052fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005300:	e025      	b.n	800534e <mpu_read_fifo_stream+0xf2>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8005302:	7d3b      	ldrb	r3, [r7, #20]
 8005304:	f003 0310 	and.w	r3, r3, #16
 8005308:	2b00      	cmp	r3, #0
 800530a:	d004      	beq.n	8005316 <mpu_read_fifo_stream+0xba>
            mpu_reset_fifo();
 800530c:	f7ff fb18 	bl	8004940 <mpu_reset_fifo>
            return -2;
 8005310:	f06f 0301 	mvn.w	r3, #1
 8005314:	e01b      	b.n	800534e <mpu_read_fifo_stream+0xf2>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8005316:	4b10      	ldr	r3, [pc, #64]	@ (8005358 <mpu_read_fifo_stream+0xfc>)
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	7818      	ldrb	r0, [r3, #0]
 800531c:	4b0e      	ldr	r3, [pc, #56]	@ (8005358 <mpu_read_fifo_stream+0xfc>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	7ad9      	ldrb	r1, [r3, #11]
 8005322:	89fb      	ldrh	r3, [r7, #14]
 8005324:	b2da      	uxtb	r2, r3
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	f7fe ff19 	bl	800415e <i2cRead>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d002      	beq.n	8005338 <mpu_read_fifo_stream+0xdc>
        return -1;
 8005332:	f04f 33ff 	mov.w	r3, #4294967295
 8005336:	e00a      	b.n	800534e <mpu_read_fifo_stream+0xf2>
    more[0] = fifo_count / length - 1;
 8005338:	8afa      	ldrh	r2, [r7, #22]
 800533a:	89fb      	ldrh	r3, [r7, #14]
 800533c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005340:	b29b      	uxth	r3, r3
 8005342:	b2db      	uxtb	r3, r3
 8005344:	3b01      	subs	r3, #1
 8005346:	b2da      	uxtb	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	701a      	strb	r2, [r3, #0]
    return 0;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3718      	adds	r7, #24
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	2000005c 	.word	0x2000005c

0800535c <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	4603      	mov	r3, r0
 8005364:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 8005366:	4b5f      	ldr	r3, [pc, #380]	@ (80054e4 <mpu_set_bypass+0x188>)
 8005368:	7c9b      	ldrb	r3, [r3, #18]
 800536a:	79fa      	ldrb	r2, [r7, #7]
 800536c:	429a      	cmp	r2, r3
 800536e:	d101      	bne.n	8005374 <mpu_set_bypass+0x18>
        return 0;
 8005370:	2300      	movs	r3, #0
 8005372:	e0b2      	b.n	80054da <mpu_set_bypass+0x17e>

    if (bypass_on) {
 8005374:	79fb      	ldrb	r3, [r7, #7]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d050      	beq.n	800541c <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800537a:	4b5a      	ldr	r3, [pc, #360]	@ (80054e4 <mpu_set_bypass+0x188>)
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	7818      	ldrb	r0, [r3, #0]
 8005380:	4b58      	ldr	r3, [pc, #352]	@ (80054e4 <mpu_set_bypass+0x188>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	7919      	ldrb	r1, [r3, #4]
 8005386:	f107 030f 	add.w	r3, r7, #15
 800538a:	2201      	movs	r2, #1
 800538c:	f7fe fee7 	bl	800415e <i2cRead>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d002      	beq.n	800539c <mpu_set_bypass+0x40>
            return -1;
 8005396:	f04f 33ff 	mov.w	r3, #4294967295
 800539a:	e09e      	b.n	80054da <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 800539c:	7bfb      	ldrb	r3, [r7, #15]
 800539e:	f023 0320 	bic.w	r3, r3, #32
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80053a6:	4b4f      	ldr	r3, [pc, #316]	@ (80054e4 <mpu_set_bypass+0x188>)
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	7818      	ldrb	r0, [r3, #0]
 80053ac:	4b4d      	ldr	r3, [pc, #308]	@ (80054e4 <mpu_set_bypass+0x188>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	7919      	ldrb	r1, [r3, #4]
 80053b2:	f107 030f 	add.w	r3, r7, #15
 80053b6:	2201      	movs	r2, #1
 80053b8:	f7fe fe8a 	bl	80040d0 <i2cWrite>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d002      	beq.n	80053c8 <mpu_set_bypass+0x6c>
            return -1;
 80053c2:	f04f 33ff 	mov.w	r3, #4294967295
 80053c6:	e088      	b.n	80054da <mpu_set_bypass+0x17e>
        delay_ms(3);
 80053c8:	2003      	movs	r0, #3
 80053ca:	f7fe fc69 	bl	8003ca0 <delay_ms>
        tmp = BIT_BYPASS_EN;
 80053ce:	2302      	movs	r3, #2
 80053d0:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 80053d2:	4b44      	ldr	r3, [pc, #272]	@ (80054e4 <mpu_set_bypass+0x188>)
 80053d4:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d004      	beq.n	80053e6 <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 80053dc:	7bfb      	ldrb	r3, [r7, #15]
 80053de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80053e6:	4b3f      	ldr	r3, [pc, #252]	@ (80054e4 <mpu_set_bypass+0x188>)
 80053e8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d004      	beq.n	80053fa <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80053f0:	7bfb      	ldrb	r3, [r7, #15]
 80053f2:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80053fa:	4b3a      	ldr	r3, [pc, #232]	@ (80054e4 <mpu_set_bypass+0x188>)
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	7818      	ldrb	r0, [r3, #0]
 8005400:	4b38      	ldr	r3, [pc, #224]	@ (80054e4 <mpu_set_bypass+0x188>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	7d19      	ldrb	r1, [r3, #20]
 8005406:	f107 030f 	add.w	r3, r7, #15
 800540a:	2201      	movs	r2, #1
 800540c:	f7fe fe60 	bl	80040d0 <i2cWrite>
 8005410:	4603      	mov	r3, r0
 8005412:	2b00      	cmp	r3, #0
 8005414:	d05d      	beq.n	80054d2 <mpu_set_bypass+0x176>
            return -1;
 8005416:	f04f 33ff 	mov.w	r3, #4294967295
 800541a:	e05e      	b.n	80054da <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800541c:	4b31      	ldr	r3, [pc, #196]	@ (80054e4 <mpu_set_bypass+0x188>)
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	7818      	ldrb	r0, [r3, #0]
 8005422:	4b30      	ldr	r3, [pc, #192]	@ (80054e4 <mpu_set_bypass+0x188>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	7919      	ldrb	r1, [r3, #4]
 8005428:	f107 030f 	add.w	r3, r7, #15
 800542c:	2201      	movs	r2, #1
 800542e:	f7fe fe96 	bl	800415e <i2cRead>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d002      	beq.n	800543e <mpu_set_bypass+0xe2>
            return -1;
 8005438:	f04f 33ff 	mov.w	r3, #4294967295
 800543c:	e04d      	b.n	80054da <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800543e:	4b29      	ldr	r3, [pc, #164]	@ (80054e4 <mpu_set_bypass+0x188>)
 8005440:	7a9b      	ldrb	r3, [r3, #10]
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d005      	beq.n	8005456 <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 800544a:	7bfb      	ldrb	r3, [r7, #15]
 800544c:	f043 0320 	orr.w	r3, r3, #32
 8005450:	b2db      	uxtb	r3, r3
 8005452:	73fb      	strb	r3, [r7, #15]
 8005454:	e004      	b.n	8005460 <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 8005456:	7bfb      	ldrb	r3, [r7, #15]
 8005458:	f023 0320 	bic.w	r3, r3, #32
 800545c:	b2db      	uxtb	r3, r3
 800545e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8005460:	4b20      	ldr	r3, [pc, #128]	@ (80054e4 <mpu_set_bypass+0x188>)
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	7818      	ldrb	r0, [r3, #0]
 8005466:	4b1f      	ldr	r3, [pc, #124]	@ (80054e4 <mpu_set_bypass+0x188>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	7919      	ldrb	r1, [r3, #4]
 800546c:	f107 030f 	add.w	r3, r7, #15
 8005470:	2201      	movs	r2, #1
 8005472:	f7fe fe2d 	bl	80040d0 <i2cWrite>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d002      	beq.n	8005482 <mpu_set_bypass+0x126>
            return -1;
 800547c:	f04f 33ff 	mov.w	r3, #4294967295
 8005480:	e02b      	b.n	80054da <mpu_set_bypass+0x17e>
        delay_ms(3);
 8005482:	2003      	movs	r0, #3
 8005484:	f7fe fc0c 	bl	8003ca0 <delay_ms>
        if (st.chip_cfg.active_low_int)
 8005488:	4b16      	ldr	r3, [pc, #88]	@ (80054e4 <mpu_set_bypass+0x188>)
 800548a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800548e:	2b00      	cmp	r3, #0
 8005490:	d002      	beq.n	8005498 <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 8005492:	2380      	movs	r3, #128	@ 0x80
 8005494:	73fb      	strb	r3, [r7, #15]
 8005496:	e001      	b.n	800549c <mpu_set_bypass+0x140>
        else
            tmp = 0;
 8005498:	2300      	movs	r3, #0
 800549a:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 800549c:	4b11      	ldr	r3, [pc, #68]	@ (80054e4 <mpu_set_bypass+0x188>)
 800549e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d004      	beq.n	80054b0 <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80054a6:	7bfb      	ldrb	r3, [r7, #15]
 80054a8:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80054b0:	4b0c      	ldr	r3, [pc, #48]	@ (80054e4 <mpu_set_bypass+0x188>)
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	7818      	ldrb	r0, [r3, #0]
 80054b6:	4b0b      	ldr	r3, [pc, #44]	@ (80054e4 <mpu_set_bypass+0x188>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	7d19      	ldrb	r1, [r3, #20]
 80054bc:	f107 030f 	add.w	r3, r7, #15
 80054c0:	2201      	movs	r2, #1
 80054c2:	f7fe fe05 	bl	80040d0 <i2cWrite>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d002      	beq.n	80054d2 <mpu_set_bypass+0x176>
            return -1;
 80054cc:	f04f 33ff 	mov.w	r3, #4294967295
 80054d0:	e003      	b.n	80054da <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 80054d2:	4a04      	ldr	r2, [pc, #16]	@ (80054e4 <mpu_set_bypass+0x188>)
 80054d4:	79fb      	ldrb	r3, [r7, #7]
 80054d6:	7493      	strb	r3, [r2, #18]
    return 0;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3710      	adds	r7, #16
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop
 80054e4:	2000005c 	.word	0x2000005c

080054e8 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	4603      	mov	r3, r0
 80054f0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 80054f2:	4b1e      	ldr	r3, [pc, #120]	@ (800556c <mpu_set_int_latched+0x84>)
 80054f4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80054f8:	79fa      	ldrb	r2, [r7, #7]
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d101      	bne.n	8005502 <mpu_set_int_latched+0x1a>
        return 0;
 80054fe:	2300      	movs	r3, #0
 8005500:	e030      	b.n	8005564 <mpu_set_int_latched+0x7c>

    if (enable)
 8005502:	79fb      	ldrb	r3, [r7, #7]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d002      	beq.n	800550e <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8005508:	2330      	movs	r3, #48	@ 0x30
 800550a:	73fb      	strb	r3, [r7, #15]
 800550c:	e001      	b.n	8005512 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 800550e:	2300      	movs	r3, #0
 8005510:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 8005512:	4b16      	ldr	r3, [pc, #88]	@ (800556c <mpu_set_int_latched+0x84>)
 8005514:	7c9b      	ldrb	r3, [r3, #18]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d004      	beq.n	8005524 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 800551a:	7bfb      	ldrb	r3, [r7, #15]
 800551c:	f043 0302 	orr.w	r3, r3, #2
 8005520:	b2db      	uxtb	r3, r3
 8005522:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8005524:	4b11      	ldr	r3, [pc, #68]	@ (800556c <mpu_set_int_latched+0x84>)
 8005526:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800552a:	2b00      	cmp	r3, #0
 800552c:	d004      	beq.n	8005538 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 800552e:	7bfb      	ldrb	r3, [r7, #15]
 8005530:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005534:	b2db      	uxtb	r3, r3
 8005536:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8005538:	4b0c      	ldr	r3, [pc, #48]	@ (800556c <mpu_set_int_latched+0x84>)
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	7818      	ldrb	r0, [r3, #0]
 800553e:	4b0b      	ldr	r3, [pc, #44]	@ (800556c <mpu_set_int_latched+0x84>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	7d19      	ldrb	r1, [r3, #20]
 8005544:	f107 030f 	add.w	r3, r7, #15
 8005548:	2201      	movs	r2, #1
 800554a:	f7fe fdc1 	bl	80040d0 <i2cWrite>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d002      	beq.n	800555a <mpu_set_int_latched+0x72>
        return -1;
 8005554:	f04f 33ff 	mov.w	r3, #4294967295
 8005558:	e004      	b.n	8005564 <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 800555a:	4a04      	ldr	r2, [pc, #16]	@ (800556c <mpu_set_int_latched+0x84>)
 800555c:	79fb      	ldrb	r3, [r7, #7]
 800555e:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3710      	adds	r7, #16
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	2000005c 	.word	0x2000005c

08005570 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8005570:	b590      	push	{r4, r7, lr}
 8005572:	b087      	sub	sp, #28
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8005578:	4b40      	ldr	r3, [pc, #256]	@ (800567c <get_accel_prod_shift+0x10c>)
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	7818      	ldrb	r0, [r3, #0]
 800557e:	f107 0310 	add.w	r3, r7, #16
 8005582:	2204      	movs	r2, #4
 8005584:	210d      	movs	r1, #13
 8005586:	f7fe fdea 	bl	800415e <i2cRead>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d001      	beq.n	8005594 <get_accel_prod_shift+0x24>
        return 0x07;
 8005590:	2307      	movs	r3, #7
 8005592:	e06f      	b.n	8005674 <get_accel_prod_shift+0x104>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8005594:	7c3b      	ldrb	r3, [r7, #16]
 8005596:	10db      	asrs	r3, r3, #3
 8005598:	b25b      	sxtb	r3, r3
 800559a:	f003 031c 	and.w	r3, r3, #28
 800559e:	b25a      	sxtb	r2, r3
 80055a0:	7cfb      	ldrb	r3, [r7, #19]
 80055a2:	111b      	asrs	r3, r3, #4
 80055a4:	b25b      	sxtb	r3, r3
 80055a6:	f003 0303 	and.w	r3, r3, #3
 80055aa:	b25b      	sxtb	r3, r3
 80055ac:	4313      	orrs	r3, r2
 80055ae:	b25b      	sxtb	r3, r3
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 80055b4:	7c7b      	ldrb	r3, [r7, #17]
 80055b6:	10db      	asrs	r3, r3, #3
 80055b8:	b25b      	sxtb	r3, r3
 80055ba:	f003 031c 	and.w	r3, r3, #28
 80055be:	b25a      	sxtb	r2, r3
 80055c0:	7cfb      	ldrb	r3, [r7, #19]
 80055c2:	109b      	asrs	r3, r3, #2
 80055c4:	b25b      	sxtb	r3, r3
 80055c6:	f003 0303 	and.w	r3, r3, #3
 80055ca:	b25b      	sxtb	r3, r3
 80055cc:	4313      	orrs	r3, r2
 80055ce:	b25b      	sxtb	r3, r3
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 80055d4:	7cbb      	ldrb	r3, [r7, #18]
 80055d6:	10db      	asrs	r3, r3, #3
 80055d8:	b25b      	sxtb	r3, r3
 80055da:	f003 031c 	and.w	r3, r3, #28
 80055de:	b25a      	sxtb	r2, r3
 80055e0:	7cfb      	ldrb	r3, [r7, #19]
 80055e2:	b25b      	sxtb	r3, r3
 80055e4:	f003 0303 	and.w	r3, r3, #3
 80055e8:	b25b      	sxtb	r3, r3
 80055ea:	4313      	orrs	r3, r2
 80055ec:	b25b      	sxtb	r3, r3
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 80055f2:	2300      	movs	r3, #0
 80055f4:	75fb      	strb	r3, [r7, #23]
 80055f6:	e039      	b.n	800566c <get_accel_prod_shift+0xfc>
        if (!shift_code[ii]) {
 80055f8:	7dfb      	ldrb	r3, [r7, #23]
 80055fa:	3318      	adds	r3, #24
 80055fc:	443b      	add	r3, r7
 80055fe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d107      	bne.n	8005616 <get_accel_prod_shift+0xa6>
            st_shift[ii] = 0.f;
 8005606:	7dfb      	ldrb	r3, [r7, #23]
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	4413      	add	r3, r2
 800560e:	f04f 0200 	mov.w	r2, #0
 8005612:	601a      	str	r2, [r3, #0]
            continue;
 8005614:	e027      	b.n	8005666 <get_accel_prod_shift+0xf6>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 8005616:	7dfb      	ldrb	r3, [r7, #23]
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	4413      	add	r3, r2
 800561e:	4a18      	ldr	r2, [pc, #96]	@ (8005680 <get_accel_prod_shift+0x110>)
 8005620:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 8005622:	e00d      	b.n	8005640 <get_accel_prod_shift+0xd0>
            st_shift[ii] *= 1.034f;
 8005624:	7dfb      	ldrb	r3, [r7, #23]
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	687a      	ldr	r2, [r7, #4]
 800562a:	4413      	add	r3, r2
 800562c:	6818      	ldr	r0, [r3, #0]
 800562e:	7dfb      	ldrb	r3, [r7, #23]
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	18d4      	adds	r4, r2, r3
 8005636:	4913      	ldr	r1, [pc, #76]	@ (8005684 <get_accel_prod_shift+0x114>)
 8005638:	f7fb fc10 	bl	8000e5c <__aeabi_fmul>
 800563c:	4603      	mov	r3, r0
 800563e:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 8005640:	7dfb      	ldrb	r3, [r7, #23]
 8005642:	f103 0218 	add.w	r2, r3, #24
 8005646:	443a      	add	r2, r7
 8005648:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800564c:	3a01      	subs	r2, #1
 800564e:	b2d1      	uxtb	r1, r2
 8005650:	f103 0218 	add.w	r2, r3, #24
 8005654:	443a      	add	r2, r7
 8005656:	f802 1c0c 	strb.w	r1, [r2, #-12]
 800565a:	3318      	adds	r3, #24
 800565c:	443b      	add	r3, r7
 800565e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d1de      	bne.n	8005624 <get_accel_prod_shift+0xb4>
    for (ii = 0; ii < 3; ii++) {
 8005666:	7dfb      	ldrb	r3, [r7, #23]
 8005668:	3301      	adds	r3, #1
 800566a:	75fb      	strb	r3, [r7, #23]
 800566c:	7dfb      	ldrb	r3, [r7, #23]
 800566e:	2b02      	cmp	r3, #2
 8005670:	d9c2      	bls.n	80055f8 <get_accel_prod_shift+0x88>
    }
    return 0;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	371c      	adds	r7, #28
 8005678:	46bd      	mov	sp, r7
 800567a:	bd90      	pop	{r4, r7, pc}
 800567c:	2000005c 	.word	0x2000005c
 8005680:	3eae147b 	.word	0x3eae147b
 8005684:	3f845a1d 	.word	0x3f845a1d

08005688 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b08a      	sub	sp, #40	@ 0x28
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8005692:	2300      	movs	r3, #0
 8005694:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 8005696:	f107 030c 	add.w	r3, r7, #12
 800569a:	4618      	mov	r0, r3
 800569c:	f7ff ff68 	bl	8005570 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 80056a0:	2300      	movs	r3, #0
 80056a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80056a4:	e065      	b.n	8005772 <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80056a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	4413      	add	r3, r2
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	6839      	ldr	r1, [r7, #0]
 80056b6:	440b      	add	r3, r1
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2b00      	cmp	r3, #0
 80056be:	bfb8      	it	lt
 80056c0:	425b      	neglt	r3, r3
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fb fb76 	bl	8000db4 <__aeabi_i2f>
 80056c8:	4603      	mov	r3, r0
 80056ca:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7fb fc78 	bl	8000fc4 <__aeabi_fdiv>
 80056d4:	4603      	mov	r3, r0
 80056d6:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 80056d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	3328      	adds	r3, #40	@ 0x28
 80056de:	443b      	add	r3, r7
 80056e0:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80056e4:	f04f 0100 	mov.w	r1, #0
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7fb fd4b 	bl	8001184 <__aeabi_fcmpeq>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d124      	bne.n	800573e <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 80056f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	3328      	adds	r3, #40	@ 0x28
 80056fa:	443b      	add	r3, r7
 80056fc:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8005700:	4619      	mov	r1, r3
 8005702:	69f8      	ldr	r0, [r7, #28]
 8005704:	f7fb fc5e 	bl	8000fc4 <__aeabi_fdiv>
 8005708:	4603      	mov	r3, r0
 800570a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800570e:	4618      	mov	r0, r3
 8005710:	f7fb fa9a 	bl	8000c48 <__aeabi_fsub>
 8005714:	4603      	mov	r3, r0
 8005716:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800571e:	4a19      	ldr	r2, [pc, #100]	@ (8005784 <accel_self_test+0xfc>)
 8005720:	4611      	mov	r1, r2
 8005722:	4618      	mov	r0, r3
 8005724:	f7fb fd56 	bl	80011d4 <__aeabi_fcmpgt>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d01e      	beq.n	800576c <accel_self_test+0xe4>
                result |= 1 << jj;
 800572e:	2201      	movs	r2, #1
 8005730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005732:	fa02 f303 	lsl.w	r3, r2, r3
 8005736:	6a3a      	ldr	r2, [r7, #32]
 8005738:	4313      	orrs	r3, r2
 800573a:	623b      	str	r3, [r7, #32]
 800573c:	e016      	b.n	800576c <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 800573e:	4b12      	ldr	r3, [pc, #72]	@ (8005788 <accel_self_test+0x100>)
 8005740:	4619      	mov	r1, r3
 8005742:	69f8      	ldr	r0, [r7, #28]
 8005744:	f7fb fd28 	bl	8001198 <__aeabi_fcmplt>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d107      	bne.n	800575e <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 800574e:	4b0f      	ldr	r3, [pc, #60]	@ (800578c <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 8005750:	4619      	mov	r1, r3
 8005752:	69f8      	ldr	r0, [r7, #28]
 8005754:	f7fb fd3e 	bl	80011d4 <__aeabi_fcmpgt>
 8005758:	4603      	mov	r3, r0
 800575a:	2b00      	cmp	r3, #0
 800575c:	d006      	beq.n	800576c <accel_self_test+0xe4>
            result |= 1 << jj;
 800575e:	2201      	movs	r2, #1
 8005760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005762:	fa02 f303 	lsl.w	r3, r2, r3
 8005766:	6a3a      	ldr	r2, [r7, #32]
 8005768:	4313      	orrs	r3, r2
 800576a:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 800576c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576e:	3301      	adds	r3, #1
 8005770:	627b      	str	r3, [r7, #36]	@ 0x24
 8005772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005774:	2b02      	cmp	r3, #2
 8005776:	dd96      	ble.n	80056a6 <accel_self_test+0x1e>
    }

    return result;
 8005778:	6a3b      	ldr	r3, [r7, #32]
}
 800577a:	4618      	mov	r0, r3
 800577c:	3728      	adds	r7, #40	@ 0x28
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	3e0f5c29 	.word	0x3e0f5c29
 8005788:	3e99999a 	.word	0x3e99999a
 800578c:	3f733333 	.word	0x3f733333

08005790 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b088      	sub	sp, #32
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800579a:	2300      	movs	r3, #0
 800579c:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 800579e:	4b54      	ldr	r3, [pc, #336]	@ (80058f0 <gyro_self_test+0x160>)
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	7818      	ldrb	r0, [r3, #0]
 80057a4:	f107 0308 	add.w	r3, r7, #8
 80057a8:	2203      	movs	r2, #3
 80057aa:	210d      	movs	r1, #13
 80057ac:	f7fe fcd7 	bl	800415e <i2cRead>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <gyro_self_test+0x2a>
        return 0x07;
 80057b6:	2307      	movs	r3, #7
 80057b8:	e095      	b.n	80058e6 <gyro_self_test+0x156>

    tmp[0] &= 0x1F;
 80057ba:	7a3b      	ldrb	r3, [r7, #8]
 80057bc:	f003 031f 	and.w	r3, r3, #31
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 80057c4:	7a7b      	ldrb	r3, [r7, #9]
 80057c6:	f003 031f 	and.w	r3, r3, #31
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 80057ce:	7abb      	ldrb	r3, [r7, #10]
 80057d0:	f003 031f 	and.w	r3, r3, #31
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 80057d8:	2300      	movs	r3, #0
 80057da:	61fb      	str	r3, [r7, #28]
 80057dc:	e07e      	b.n	80058dc <gyro_self_test+0x14c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	4413      	add	r3, r2
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	6839      	ldr	r1, [r7, #0]
 80057ee:	440b      	add	r3, r1
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	1ad3      	subs	r3, r2, r3
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	bfb8      	it	lt
 80057f8:	425b      	neglt	r3, r3
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7fb fada 	bl	8000db4 <__aeabi_i2f>
 8005800:	4603      	mov	r3, r0
 8005802:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8005806:	4618      	mov	r0, r3
 8005808:	f7fb fbdc 	bl	8000fc4 <__aeabi_fdiv>
 800580c:	4603      	mov	r3, r0
 800580e:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 8005810:	f107 0208 	add.w	r2, r7, #8
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	4413      	add	r3, r2
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d044      	beq.n	80058a8 <gyro_self_test+0x118>
            st_shift = 3275.f / test.gyro_sens;
 800581e:	2383      	movs	r3, #131	@ 0x83
 8005820:	4618      	mov	r0, r3
 8005822:	f7fb fac3 	bl	8000dac <__aeabi_ui2f>
 8005826:	4603      	mov	r3, r0
 8005828:	4619      	mov	r1, r3
 800582a:	4832      	ldr	r0, [pc, #200]	@ (80058f4 <gyro_self_test+0x164>)
 800582c:	f7fb fbca 	bl	8000fc4 <__aeabi_fdiv>
 8005830:	4603      	mov	r3, r0
 8005832:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8005834:	e005      	b.n	8005842 <gyro_self_test+0xb2>
                st_shift *= 1.046f;
 8005836:	4930      	ldr	r1, [pc, #192]	@ (80058f8 <gyro_self_test+0x168>)
 8005838:	6978      	ldr	r0, [r7, #20]
 800583a:	f7fb fb0f 	bl	8000e5c <__aeabi_fmul>
 800583e:	4603      	mov	r3, r0
 8005840:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8005842:	f107 0208 	add.w	r2, r7, #8
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	4413      	add	r3, r2
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	3b01      	subs	r3, #1
 800584e:	b2d9      	uxtb	r1, r3
 8005850:	f107 0208 	add.w	r2, r7, #8
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	4413      	add	r3, r2
 8005858:	460a      	mov	r2, r1
 800585a:	701a      	strb	r2, [r3, #0]
 800585c:	f107 0208 	add.w	r2, r7, #8
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	4413      	add	r3, r2
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d1e5      	bne.n	8005836 <gyro_self_test+0xa6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 800586a:	6979      	ldr	r1, [r7, #20]
 800586c:	6938      	ldr	r0, [r7, #16]
 800586e:	f7fb fba9 	bl	8000fc4 <__aeabi_fdiv>
 8005872:	4603      	mov	r3, r0
 8005874:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005878:	4618      	mov	r0, r3
 800587a:	f7fb f9e5 	bl	8000c48 <__aeabi_fsub>
 800587e:	4603      	mov	r3, r0
 8005880:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005888:	4a1c      	ldr	r2, [pc, #112]	@ (80058fc <gyro_self_test+0x16c>)
 800588a:	4611      	mov	r1, r2
 800588c:	4618      	mov	r0, r3
 800588e:	f7fb fca1 	bl	80011d4 <__aeabi_fcmpgt>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d01e      	beq.n	80058d6 <gyro_self_test+0x146>
                result |= 1 << jj;
 8005898:	2201      	movs	r2, #1
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	fa02 f303 	lsl.w	r3, r2, r3
 80058a0:	69ba      	ldr	r2, [r7, #24]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	61bb      	str	r3, [r7, #24]
 80058a6:	e016      	b.n	80058d6 <gyro_self_test+0x146>
        } else if ((st_shift_cust < test.min_dps) ||
 80058a8:	4b15      	ldr	r3, [pc, #84]	@ (8005900 <gyro_self_test+0x170>)
 80058aa:	4619      	mov	r1, r3
 80058ac:	6938      	ldr	r0, [r7, #16]
 80058ae:	f7fb fc73 	bl	8001198 <__aeabi_fcmplt>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d107      	bne.n	80058c8 <gyro_self_test+0x138>
            (st_shift_cust > test.max_dps))
 80058b8:	4b12      	ldr	r3, [pc, #72]	@ (8005904 <gyro_self_test+0x174>)
        } else if ((st_shift_cust < test.min_dps) ||
 80058ba:	4619      	mov	r1, r3
 80058bc:	6938      	ldr	r0, [r7, #16]
 80058be:	f7fb fc89 	bl	80011d4 <__aeabi_fcmpgt>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d006      	beq.n	80058d6 <gyro_self_test+0x146>
            result |= 1 << jj;
 80058c8:	2201      	movs	r2, #1
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	fa02 f303 	lsl.w	r3, r2, r3
 80058d0:	69ba      	ldr	r2, [r7, #24]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	3301      	adds	r3, #1
 80058da:	61fb      	str	r3, [r7, #28]
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	2b02      	cmp	r3, #2
 80058e0:	f77f af7d 	ble.w	80057de <gyro_self_test+0x4e>
    }
    return result;
 80058e4:	69bb      	ldr	r3, [r7, #24]
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3720      	adds	r7, #32
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	2000005c 	.word	0x2000005c
 80058f4:	454cb000 	.word	0x454cb000
 80058f8:	3f85e354 	.word	0x3f85e354
 80058fc:	3e0f5c29 	.word	0x3e0f5c29
 8005900:	41200000 	.word	0x41200000
 8005904:	42d20000 	.word	0x42d20000

08005908 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8005908:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800590c:	b0b8      	sub	sp, #224	@ 0xe0
 800590e:	af00      	add	r7, sp, #0
 8005910:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 8005914:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8005918:	4613      	mov	r3, r2
 800591a:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 800591e:	2301      	movs	r3, #1
 8005920:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8005924:	2300      	movs	r3, #0
 8005926:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 800592a:	4ba5      	ldr	r3, [pc, #660]	@ (8005bc0 <get_st_biases+0x2b8>)
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	7818      	ldrb	r0, [r3, #0]
 8005930:	4ba3      	ldr	r3, [pc, #652]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	7c99      	ldrb	r1, [r3, #18]
 8005936:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800593a:	2202      	movs	r2, #2
 800593c:	f7fe fbc8 	bl	80040d0 <i2cWrite>
 8005940:	4603      	mov	r3, r0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d002      	beq.n	800594c <get_st_biases+0x44>
        return -1;
 8005946:	f04f 33ff 	mov.w	r3, #4294967295
 800594a:	e351      	b.n	8005ff0 <get_st_biases+0x6e8>
    delay_ms(200);
 800594c:	20c8      	movs	r0, #200	@ 0xc8
 800594e:	f7fe f9a7 	bl	8003ca0 <delay_ms>
    data[0] = 0;
 8005952:	2300      	movs	r3, #0
 8005954:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8005958:	4b99      	ldr	r3, [pc, #612]	@ (8005bc0 <get_st_biases+0x2b8>)
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	7818      	ldrb	r0, [r3, #0]
 800595e:	4b98      	ldr	r3, [pc, #608]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	7bd9      	ldrb	r1, [r3, #15]
 8005964:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005968:	2201      	movs	r2, #1
 800596a:	f7fe fbb1 	bl	80040d0 <i2cWrite>
 800596e:	4603      	mov	r3, r0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d002      	beq.n	800597a <get_st_biases+0x72>
        return -1;
 8005974:	f04f 33ff 	mov.w	r3, #4294967295
 8005978:	e33a      	b.n	8005ff0 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 800597a:	4b91      	ldr	r3, [pc, #580]	@ (8005bc0 <get_st_biases+0x2b8>)
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	7818      	ldrb	r0, [r3, #0]
 8005980:	4b8f      	ldr	r3, [pc, #572]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	7959      	ldrb	r1, [r3, #5]
 8005986:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800598a:	2201      	movs	r2, #1
 800598c:	f7fe fba0 	bl	80040d0 <i2cWrite>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d002      	beq.n	800599c <get_st_biases+0x94>
        return -1;
 8005996:	f04f 33ff 	mov.w	r3, #4294967295
 800599a:	e329      	b.n	8005ff0 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800599c:	4b88      	ldr	r3, [pc, #544]	@ (8005bc0 <get_st_biases+0x2b8>)
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	7818      	ldrb	r0, [r3, #0]
 80059a2:	4b87      	ldr	r3, [pc, #540]	@ (8005bc0 <get_st_biases+0x2b8>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	7c99      	ldrb	r1, [r3, #18]
 80059a8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80059ac:	2201      	movs	r2, #1
 80059ae:	f7fe fb8f 	bl	80040d0 <i2cWrite>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <get_st_biases+0xb6>
        return -1;
 80059b8:	f04f 33ff 	mov.w	r3, #4294967295
 80059bc:	e318      	b.n	8005ff0 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 80059be:	4b80      	ldr	r3, [pc, #512]	@ (8005bc0 <get_st_biases+0x2b8>)
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	7818      	ldrb	r0, [r3, #0]
 80059c4:	4b7e      	ldr	r3, [pc, #504]	@ (8005bc0 <get_st_biases+0x2b8>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	7dd9      	ldrb	r1, [r3, #23]
 80059ca:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80059ce:	2201      	movs	r2, #1
 80059d0:	f7fe fb7e 	bl	80040d0 <i2cWrite>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d002      	beq.n	80059e0 <get_st_biases+0xd8>
        return -1;
 80059da:	f04f 33ff 	mov.w	r3, #4294967295
 80059de:	e307      	b.n	8005ff0 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80059e0:	4b77      	ldr	r3, [pc, #476]	@ (8005bc0 <get_st_biases+0x2b8>)
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	7818      	ldrb	r0, [r3, #0]
 80059e6:	4b76      	ldr	r3, [pc, #472]	@ (8005bc0 <get_st_biases+0x2b8>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	7919      	ldrb	r1, [r3, #4]
 80059ec:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80059f0:	2201      	movs	r2, #1
 80059f2:	f7fe fb6d 	bl	80040d0 <i2cWrite>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d002      	beq.n	8005a02 <get_st_biases+0xfa>
        return -1;
 80059fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005a00:	e2f6      	b.n	8005ff0 <get_st_biases+0x6e8>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8005a02:	230c      	movs	r3, #12
 8005a04:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8005a08:	4b6d      	ldr	r3, [pc, #436]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	7818      	ldrb	r0, [r3, #0]
 8005a0e:	4b6c      	ldr	r3, [pc, #432]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	7919      	ldrb	r1, [r3, #4]
 8005a14:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f7fe fb59 	bl	80040d0 <i2cWrite>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d002      	beq.n	8005a2a <get_st_biases+0x122>
        return -1;
 8005a24:	f04f 33ff 	mov.w	r3, #4294967295
 8005a28:	e2e2      	b.n	8005ff0 <get_st_biases+0x6e8>
    delay_ms(15);
 8005a2a:	200f      	movs	r0, #15
 8005a2c:	f7fe f938 	bl	8003ca0 <delay_ms>
    data[0] = st.test->reg_lpf;
 8005a30:	4b63      	ldr	r3, [pc, #396]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a34:	7a5b      	ldrb	r3, [r3, #9]
 8005a36:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8005a3a:	4b61      	ldr	r3, [pc, #388]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	7818      	ldrb	r0, [r3, #0]
 8005a40:	4b5f      	ldr	r3, [pc, #380]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	7899      	ldrb	r1, [r3, #2]
 8005a46:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f7fe fb40 	bl	80040d0 <i2cWrite>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d002      	beq.n	8005a5c <get_st_biases+0x154>
        return -1;
 8005a56:	f04f 33ff 	mov.w	r3, #4294967295
 8005a5a:	e2c9      	b.n	8005ff0 <get_st_biases+0x6e8>
    data[0] = st.test->reg_rate_div;
 8005a5c:	4b58      	ldr	r3, [pc, #352]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a60:	7a1b      	ldrb	r3, [r3, #8]
 8005a62:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8005a66:	4b56      	ldr	r3, [pc, #344]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	7818      	ldrb	r0, [r3, #0]
 8005a6c:	4b54      	ldr	r3, [pc, #336]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	7859      	ldrb	r1, [r3, #1]
 8005a72:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005a76:	2201      	movs	r2, #1
 8005a78:	f7fe fb2a 	bl	80040d0 <i2cWrite>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d002      	beq.n	8005a88 <get_st_biases+0x180>
        return -1;
 8005a82:	f04f 33ff 	mov.w	r3, #4294967295
 8005a86:	e2b3      	b.n	8005ff0 <get_st_biases+0x6e8>
    if (hw_test)
 8005a88:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d008      	beq.n	8005aa2 <get_st_biases+0x19a>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8005a90:	4b4b      	ldr	r3, [pc, #300]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a94:	7a9b      	ldrb	r3, [r3, #10]
 8005a96:	f063 031f 	orn	r3, r3, #31
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8005aa0:	e004      	b.n	8005aac <get_st_biases+0x1a4>
    else
        data[0] = st.test->reg_gyro_fsr;
 8005aa2:	4b47      	ldr	r3, [pc, #284]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa6:	7a9b      	ldrb	r3, [r3, #10]
 8005aa8:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8005aac:	4b44      	ldr	r3, [pc, #272]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	7818      	ldrb	r0, [r3, #0]
 8005ab2:	4b43      	ldr	r3, [pc, #268]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	7999      	ldrb	r1, [r3, #6]
 8005ab8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005abc:	2201      	movs	r2, #1
 8005abe:	f7fe fb07 	bl	80040d0 <i2cWrite>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d002      	beq.n	8005ace <get_st_biases+0x1c6>
        return -1;
 8005ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8005acc:	e290      	b.n	8005ff0 <get_st_biases+0x6e8>

    if (hw_test)
 8005ace:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d008      	beq.n	8005ae8 <get_st_biases+0x1e0>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8005ad6:	4b3a      	ldr	r3, [pc, #232]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ada:	7adb      	ldrb	r3, [r3, #11]
 8005adc:	f063 031f 	orn	r3, r3, #31
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8005ae6:	e002      	b.n	8005aee <get_st_biases+0x1e6>
    else
        data[0] = test.reg_accel_fsr;
 8005ae8:	2318      	movs	r3, #24
 8005aea:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8005aee:	4b34      	ldr	r3, [pc, #208]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	7818      	ldrb	r0, [r3, #0]
 8005af4:	4b32      	ldr	r3, [pc, #200]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	79d9      	ldrb	r1, [r3, #7]
 8005afa:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005afe:	2201      	movs	r2, #1
 8005b00:	f7fe fae6 	bl	80040d0 <i2cWrite>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d002      	beq.n	8005b10 <get_st_biases+0x208>
        return -1;
 8005b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8005b0e:	e26f      	b.n	8005ff0 <get_st_biases+0x6e8>
    if (hw_test)
 8005b10:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d002      	beq.n	8005b1e <get_st_biases+0x216>
        delay_ms(200);
 8005b18:	20c8      	movs	r0, #200	@ 0xc8
 8005b1a:	f7fe f8c1 	bl	8003ca0 <delay_ms>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8005b1e:	2340      	movs	r3, #64	@ 0x40
 8005b20:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8005b24:	4b26      	ldr	r3, [pc, #152]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	7818      	ldrb	r0, [r3, #0]
 8005b2a:	4b25      	ldr	r3, [pc, #148]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	7919      	ldrb	r1, [r3, #4]
 8005b30:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005b34:	2201      	movs	r2, #1
 8005b36:	f7fe facb 	bl	80040d0 <i2cWrite>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d002      	beq.n	8005b46 <get_st_biases+0x23e>
        return -1;
 8005b40:	f04f 33ff 	mov.w	r3, #4294967295
 8005b44:	e254      	b.n	8005ff0 <get_st_biases+0x6e8>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8005b46:	2378      	movs	r3, #120	@ 0x78
 8005b48:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8005b4c:	4b1c      	ldr	r3, [pc, #112]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	7818      	ldrb	r0, [r3, #0]
 8005b52:	4b1b      	ldr	r3, [pc, #108]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	7959      	ldrb	r1, [r3, #5]
 8005b58:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	f7fe fab7 	bl	80040d0 <i2cWrite>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d002      	beq.n	8005b6e <get_st_biases+0x266>
        return -1;
 8005b68:	f04f 33ff 	mov.w	r3, #4294967295
 8005b6c:	e240      	b.n	8005ff0 <get_st_biases+0x6e8>
    delay_ms(test.wait_ms);
 8005b6e:	2332      	movs	r3, #50	@ 0x32
 8005b70:	4618      	mov	r0, r3
 8005b72:	f7fe f895 	bl	8003ca0 <delay_ms>
    data[0] = 0;
 8005b76:	2300      	movs	r3, #0
 8005b78:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8005b7c:	4b10      	ldr	r3, [pc, #64]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	7818      	ldrb	r0, [r3, #0]
 8005b82:	4b0f      	ldr	r3, [pc, #60]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	7959      	ldrb	r1, [r3, #5]
 8005b88:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	f7fe fa9f 	bl	80040d0 <i2cWrite>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d002      	beq.n	8005b9e <get_st_biases+0x296>
        return -1;
 8005b98:	f04f 33ff 	mov.w	r3, #4294967295
 8005b9c:	e228      	b.n	8005ff0 <get_st_biases+0x6e8>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8005b9e:	4b08      	ldr	r3, [pc, #32]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	7818      	ldrb	r0, [r3, #0]
 8005ba4:	4b06      	ldr	r3, [pc, #24]	@ (8005bc0 <get_st_biases+0x2b8>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	7a99      	ldrb	r1, [r3, #10]
 8005baa:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005bae:	2202      	movs	r2, #2
 8005bb0:	f7fe fad5 	bl	800415e <i2cRead>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d004      	beq.n	8005bc4 <get_st_biases+0x2bc>
        return -1;
 8005bba:	f04f 33ff 	mov.w	r3, #4294967295
 8005bbe:	e217      	b.n	8005ff0 <get_st_biases+0x6e8>
 8005bc0:	2000005c 	.word	0x2000005c

    fifo_count = (data[0] << 8) | data[1];
 8005bc4:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8005bc8:	b21b      	sxth	r3, r3
 8005bca:	021b      	lsls	r3, r3, #8
 8005bcc:	b21a      	sxth	r2, r3
 8005bce:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8005bd2:	b21b      	sxth	r3, r3
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	b21b      	sxth	r3, r3
 8005bd8:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8005bdc:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8005be0:	4b1c      	ldr	r3, [pc, #112]	@ (8005c54 <get_st_biases+0x34c>)
 8005be2:	fba3 2302 	umull	r2, r3, r3, r2
 8005be6:	08db      	lsrs	r3, r3, #3
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8005bee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005bf2:	f103 0108 	add.w	r1, r3, #8
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	600b      	str	r3, [r1, #0]
 8005bfa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005bfe:	1d1a      	adds	r2, r3, #4
 8005c00:	680b      	ldr	r3, [r1, #0]
 8005c02:	6013      	str	r3, [r2, #0]
 8005c04:	6812      	ldr	r2, [r2, #0]
 8005c06:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005c0a:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8005c0c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005c10:	f103 0108 	add.w	r1, r3, #8
 8005c14:	2300      	movs	r3, #0
 8005c16:	600b      	str	r3, [r1, #0]
 8005c18:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005c1c:	1d1a      	adds	r2, r3, #4
 8005c1e:	680b      	ldr	r3, [r1, #0]
 8005c20:	6013      	str	r3, [r2, #0]
 8005c22:	6812      	ldr	r2, [r2, #0]
 8005c24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005c28:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8005c30:	e0a5      	b.n	8005d7e <get_st_biases+0x476>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8005c32:	4b09      	ldr	r3, [pc, #36]	@ (8005c58 <get_st_biases+0x350>)
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	7818      	ldrb	r0, [r3, #0]
 8005c38:	4b07      	ldr	r3, [pc, #28]	@ (8005c58 <get_st_biases+0x350>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	7ad9      	ldrb	r1, [r3, #11]
 8005c3e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005c42:	220c      	movs	r2, #12
 8005c44:	f7fe fa8b 	bl	800415e <i2cRead>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d006      	beq.n	8005c5c <get_st_biases+0x354>
            return -1;
 8005c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8005c52:	e1cd      	b.n	8005ff0 <get_st_biases+0x6e8>
 8005c54:	aaaaaaab 	.word	0xaaaaaaab
 8005c58:	2000005c 	.word	0x2000005c
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8005c5c:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8005c60:	b21b      	sxth	r3, r3
 8005c62:	021b      	lsls	r3, r3, #8
 8005c64:	b21a      	sxth	r2, r3
 8005c66:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8005c6a:	b21b      	sxth	r3, r3
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	b21b      	sxth	r3, r3
 8005c70:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8005c74:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8005c78:	b21b      	sxth	r3, r3
 8005c7a:	021b      	lsls	r3, r3, #8
 8005c7c:	b21a      	sxth	r2, r3
 8005c7e:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8005c82:	b21b      	sxth	r3, r3
 8005c84:	4313      	orrs	r3, r2
 8005c86:	b21b      	sxth	r3, r3
 8005c88:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8005c8c:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8005c90:	b21b      	sxth	r3, r3
 8005c92:	021b      	lsls	r3, r3, #8
 8005c94:	b21a      	sxth	r2, r3
 8005c96:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8005c9a:	b21b      	sxth	r3, r3
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	b21b      	sxth	r3, r3
 8005ca0:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 8005ca4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8005cae:	441a      	add	r2, r3
 8005cb0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005cb4:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8005cb6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005cba:	3304      	adds	r3, #4
 8005cbc:	6819      	ldr	r1, [r3, #0]
 8005cbe:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005cc8:	1d1a      	adds	r2, r3, #4
 8005cca:	180b      	adds	r3, r1, r0
 8005ccc:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8005cce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005cd2:	3308      	adds	r3, #8
 8005cd4:	6819      	ldr	r1, [r3, #0]
 8005cd6:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ce0:	f103 0208 	add.w	r2, r3, #8
 8005ce4:	180b      	adds	r3, r1, r0
 8005ce6:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8005ce8:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8005cec:	b21b      	sxth	r3, r3
 8005cee:	021b      	lsls	r3, r3, #8
 8005cf0:	b21a      	sxth	r2, r3
 8005cf2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005cf6:	b21b      	sxth	r3, r3
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	b21b      	sxth	r3, r3
 8005cfc:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8005d00:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8005d04:	b21b      	sxth	r3, r3
 8005d06:	021b      	lsls	r3, r3, #8
 8005d08:	b21a      	sxth	r2, r3
 8005d0a:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8005d0e:	b21b      	sxth	r3, r3
 8005d10:	4313      	orrs	r3, r2
 8005d12:	b21b      	sxth	r3, r3
 8005d14:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8005d18:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8005d1c:	b21b      	sxth	r3, r3
 8005d1e:	021b      	lsls	r3, r3, #8
 8005d20:	b21a      	sxth	r2, r3
 8005d22:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8005d26:	b21b      	sxth	r3, r3
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	b21b      	sxth	r3, r3
 8005d2c:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8005d30:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8005d3a:	441a      	add	r2, r3
 8005d3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d40:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8005d42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d46:	3304      	adds	r3, #4
 8005d48:	6819      	ldr	r1, [r3, #0]
 8005d4a:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d54:	1d1a      	adds	r2, r3, #4
 8005d56:	180b      	adds	r3, r1, r0
 8005d58:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8005d5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d5e:	3308      	adds	r3, #8
 8005d60:	6819      	ldr	r1, [r3, #0]
 8005d62:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8005d66:	4618      	mov	r0, r3
 8005d68:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d6c:	f103 0208 	add.w	r2, r3, #8
 8005d70:	180b      	adds	r3, r1, r0
 8005d72:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8005d74:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8005d78:	3301      	adds	r3, #1
 8005d7a:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8005d7e:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8005d82:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005d86:	429a      	cmp	r2, r3
 8005d88:	f4ff af53 	bcc.w	8005c32 <get_st_biases+0x32a>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8005d8c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	17da      	asrs	r2, r3, #31
 8005d94:	461c      	mov	r4, r3
 8005d96:	4615      	mov	r5, r2
 8005d98:	1423      	asrs	r3, r4, #16
 8005d9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005d9e:	0423      	lsls	r3, r4, #16
 8005da0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005da4:	2283      	movs	r2, #131	@ 0x83
 8005da6:	2300      	movs	r3, #0
 8005da8:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8005dac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005db0:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8005db4:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8005db8:	f7fb fa5c 	bl	8001274 <__aeabi_ldivmod>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	4610      	mov	r0, r2
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005dce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005dd2:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8005dd6:	f7fb fa4d 	bl	8001274 <__aeabi_ldivmod>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	460b      	mov	r3, r1
 8005dde:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005de2:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8005de4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005de8:	3304      	adds	r3, #4
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	17da      	asrs	r2, r3, #31
 8005dee:	4698      	mov	r8, r3
 8005df0:	4691      	mov	r9, r2
 8005df2:	ea4f 4328 	mov.w	r3, r8, asr #16
 8005df6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005dfa:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8005dfe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e02:	2283      	movs	r2, #131	@ 0x83
 8005e04:	2300      	movs	r3, #0
 8005e06:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005e0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e0e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8005e12:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8005e16:	f7fb fa2d 	bl	8001274 <__aeabi_ldivmod>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	460b      	mov	r3, r1
 8005e1e:	4610      	mov	r0, r2
 8005e20:	4619      	mov	r1, r3
 8005e22:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005e26:	2200      	movs	r2, #0
 8005e28:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e2a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e2c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8005e30:	f7fb fa20 	bl	8001274 <__aeabi_ldivmod>
 8005e34:	4602      	mov	r2, r0
 8005e36:	460b      	mov	r3, r1
 8005e38:	4610      	mov	r0, r2
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e40:	1d1a      	adds	r2, r3, #4
 8005e42:	4603      	mov	r3, r0
 8005e44:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8005e46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e4a:	3308      	adds	r3, #8
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	17da      	asrs	r2, r3, #31
 8005e50:	469a      	mov	sl, r3
 8005e52:	4693      	mov	fp, r2
 8005e54:	ea4f 432a 	mov.w	r3, sl, asr #16
 8005e58:	677b      	str	r3, [r7, #116]	@ 0x74
 8005e5a:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8005e5e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e60:	2283      	movs	r2, #131	@ 0x83
 8005e62:	2300      	movs	r3, #0
 8005e64:	66ba      	str	r2, [r7, #104]	@ 0x68
 8005e66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e68:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8005e6c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8005e70:	f7fb fa00 	bl	8001274 <__aeabi_ldivmod>
 8005e74:	4602      	mov	r2, r0
 8005e76:	460b      	mov	r3, r1
 8005e78:	4610      	mov	r0, r2
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005e80:	2200      	movs	r2, #0
 8005e82:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e84:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e86:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8005e8a:	f7fb f9f3 	bl	8001274 <__aeabi_ldivmod>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	460b      	mov	r3, r1
 8005e92:	4610      	mov	r0, r2
 8005e94:	4619      	mov	r1, r3
 8005e96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e9a:	f103 0208 	add.w	r2, r3, #8
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8005ea2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	17da      	asrs	r2, r3, #31
 8005eaa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005eac:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005eae:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	141b      	asrs	r3, r3, #16
 8005eb6:	657b      	str	r3, [r7, #84]	@ 0x54
 8005eb8:	460b      	mov	r3, r1
 8005eba:	041b      	lsls	r3, r3, #16
 8005ebc:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ebe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ec8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005ecc:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8005ed0:	f7fb f9d0 	bl	8001274 <__aeabi_ldivmod>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	4610      	mov	r0, r2
 8005eda:	4619      	mov	r1, r3
 8005edc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ee4:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ee6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005eea:	f7fb f9c3 	bl	8001274 <__aeabi_ldivmod>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	460b      	mov	r3, r1
 8005ef2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ef6:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8005ef8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005efc:	3304      	adds	r3, #4
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	17da      	asrs	r2, r3, #31
 8005f02:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f04:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005f06:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005f0a:	460b      	mov	r3, r1
 8005f0c:	141b      	asrs	r3, r3, #16
 8005f0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f10:	460b      	mov	r3, r1
 8005f12:	041b      	lsls	r3, r3, #16
 8005f14:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005f24:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8005f28:	f7fb f9a4 	bl	8001274 <__aeabi_ldivmod>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	460b      	mov	r3, r1
 8005f30:	4610      	mov	r0, r2
 8005f32:	4619      	mov	r1, r3
 8005f34:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005f38:	2200      	movs	r2, #0
 8005f3a:	623b      	str	r3, [r7, #32]
 8005f3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8005f3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f42:	f7fb f997 	bl	8001274 <__aeabi_ldivmod>
 8005f46:	4602      	mov	r2, r0
 8005f48:	460b      	mov	r3, r1
 8005f4a:	4610      	mov	r0, r2
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005f52:	3304      	adds	r3, #4
 8005f54:	4602      	mov	r2, r0
 8005f56:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8005f58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005f5c:	3308      	adds	r3, #8
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	17da      	asrs	r2, r3, #31
 8005f62:	61bb      	str	r3, [r7, #24]
 8005f64:	61fa      	str	r2, [r7, #28]
 8005f66:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005f6a:	460b      	mov	r3, r1
 8005f6c:	141b      	asrs	r3, r3, #16
 8005f6e:	617b      	str	r3, [r7, #20]
 8005f70:	460b      	mov	r3, r1
 8005f72:	041b      	lsls	r3, r3, #16
 8005f74:	613b      	str	r3, [r7, #16]
 8005f76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	60ba      	str	r2, [r7, #8]
 8005f7e:	60fb      	str	r3, [r7, #12]
 8005f80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f84:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005f88:	f7fb f974 	bl	8001274 <__aeabi_ldivmod>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	460b      	mov	r3, r1
 8005f90:	4610      	mov	r0, r2
 8005f92:	4619      	mov	r1, r3
 8005f94:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005f98:	2200      	movs	r2, #0
 8005f9a:	603b      	str	r3, [r7, #0]
 8005f9c:	607a      	str	r2, [r7, #4]
 8005f9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fa2:	f7fb f967 	bl	8001274 <__aeabi_ldivmod>
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	460b      	mov	r3, r1
 8005faa:	4610      	mov	r0, r2
 8005fac:	4619      	mov	r1, r3
 8005fae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fb2:	3308      	adds	r3, #8
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8005fb8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fbc:	3308      	adds	r3, #8
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	dd0a      	ble.n	8005fda <get_st_biases+0x6d2>
        accel[2] -= 65536L;
 8005fc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fc8:	3308      	adds	r3, #8
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fd0:	3308      	adds	r3, #8
 8005fd2:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8005fd6:	601a      	str	r2, [r3, #0]
 8005fd8:	e009      	b.n	8005fee <get_st_biases+0x6e6>
    else
        accel[2] += 65536L;
 8005fda:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fde:	3308      	adds	r3, #8
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fe6:	3308      	adds	r3, #8
 8005fe8:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005fec:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 8005fee:	2300      	movs	r3, #0
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	37e0      	adds	r7, #224	@ 0xe0
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ffa:	bf00      	nop

08005ffc <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b08e      	sub	sp, #56	@ 0x38
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8006006:	2302      	movs	r3, #2
 8006008:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 800600c:	4b64      	ldr	r3, [pc, #400]	@ (80061a0 <mpu_run_self_test+0x1a4>)
 800600e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006012:	2b00      	cmp	r3, #0
 8006014:	d006      	beq.n	8006024 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8006016:	2000      	movs	r0, #0
 8006018:	f000 f9e6 	bl	80063e8 <mpu_set_dmp_state>
        dmp_was_on = 1;
 800601c:	2301      	movs	r3, #1
 800601e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006022:	e002      	b.n	800602a <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8006024:	2300      	movs	r3, #0
 8006026:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 800602a:	f107 030c 	add.w	r3, r7, #12
 800602e:	4618      	mov	r0, r3
 8006030:	f7fe fd84 	bl	8004b3c <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8006034:	f107 030f 	add.w	r3, r7, #15
 8006038:	4618      	mov	r0, r3
 800603a:	f7fe fe07 	bl	8004c4c <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 800603e:	f107 0308 	add.w	r3, r7, #8
 8006042:	4618      	mov	r0, r3
 8006044:	f7fe fea4 	bl	8004d90 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8006048:	f107 030a 	add.w	r3, r7, #10
 800604c:	4618      	mov	r0, r3
 800604e:	f7fe ff29 	bl	8004ea4 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8006052:	4b53      	ldr	r3, [pc, #332]	@ (80061a0 <mpu_run_self_test+0x1a4>)
 8006054:	7a9b      	ldrb	r3, [r3, #10]
 8006056:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 800605a:	f107 030e 	add.w	r3, r7, #14
 800605e:	4618      	mov	r0, r3
 8006060:	f7ff f814 	bl	800508c <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8006064:	2300      	movs	r3, #0
 8006066:	637b      	str	r3, [r7, #52]	@ 0x34
 8006068:	e00a      	b.n	8006080 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 800606a:	2200      	movs	r2, #0
 800606c:	6839      	ldr	r1, [r7, #0]
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f7ff fc4a 	bl	8005908 <get_st_biases>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d008      	beq.n	800608c <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 800607a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800607c:	3301      	adds	r3, #1
 800607e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006080:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006084:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006086:	429a      	cmp	r2, r3
 8006088:	dbef      	blt.n	800606a <mpu_run_self_test+0x6e>
 800608a:	e000      	b.n	800608e <mpu_run_self_test+0x92>
            break;
 800608c:	bf00      	nop
    if (ii == tries) {
 800608e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006092:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006094:	429a      	cmp	r2, r3
 8006096:	d102      	bne.n	800609e <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8006098:	2300      	movs	r3, #0
 800609a:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 800609c:	e045      	b.n	800612a <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 800609e:	2300      	movs	r3, #0
 80060a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80060a2:	e00d      	b.n	80060c0 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 80060a4:	f107 0110 	add.w	r1, r7, #16
 80060a8:	f107 031c 	add.w	r3, r7, #28
 80060ac:	2201      	movs	r2, #1
 80060ae:	4618      	mov	r0, r3
 80060b0:	f7ff fc2a 	bl	8005908 <get_st_biases>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d008      	beq.n	80060cc <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 80060ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060bc:	3301      	adds	r3, #1
 80060be:	637b      	str	r3, [r7, #52]	@ 0x34
 80060c0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80060c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060c6:	429a      	cmp	r2, r3
 80060c8:	dbec      	blt.n	80060a4 <mpu_run_self_test+0xa8>
 80060ca:	e000      	b.n	80060ce <mpu_run_self_test+0xd2>
            break;
 80060cc:	bf00      	nop
    if (ii == tries) {
 80060ce:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80060d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d102      	bne.n	80060de <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 80060d8:	2300      	movs	r3, #0
 80060da:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 80060dc:	e025      	b.n	800612a <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 80060de:	f107 0310 	add.w	r3, r7, #16
 80060e2:	4619      	mov	r1, r3
 80060e4:	6838      	ldr	r0, [r7, #0]
 80060e6:	f7ff facf 	bl	8005688 <accel_self_test>
 80060ea:	4603      	mov	r3, r0
 80060ec:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 80060f0:	f107 031c 	add.w	r3, r7, #28
 80060f4:	4619      	mov	r1, r3
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f7ff fb4a 	bl	8005790 <gyro_self_test>
 80060fc:	4603      	mov	r3, r0
 80060fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 8006102:	2300      	movs	r3, #0
 8006104:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8006106:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800610a:	2b00      	cmp	r3, #0
 800610c:	d103      	bne.n	8006116 <mpu_run_self_test+0x11a>
        result |= 0x01;
 800610e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006110:	f043 0301 	orr.w	r3, r3, #1
 8006114:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8006116:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800611a:	2b00      	cmp	r3, #0
 800611c:	d104      	bne.n	8006128 <mpu_run_self_test+0x12c>
        result |= 0x02;
 800611e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006120:	f043 0302 	orr.w	r3, r3, #2
 8006124:	633b      	str	r3, [r7, #48]	@ 0x30
 8006126:	e000      	b.n	800612a <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8006128:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 800612a:	4b1d      	ldr	r3, [pc, #116]	@ (80061a0 <mpu_run_self_test+0x1a4>)
 800612c:	22ff      	movs	r2, #255	@ 0xff
 800612e:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8006130:	4b1b      	ldr	r3, [pc, #108]	@ (80061a0 <mpu_run_self_test+0x1a4>)
 8006132:	22ff      	movs	r2, #255	@ 0xff
 8006134:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8006136:	4b1a      	ldr	r3, [pc, #104]	@ (80061a0 <mpu_run_self_test+0x1a4>)
 8006138:	22ff      	movs	r2, #255	@ 0xff
 800613a:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800613c:	4b18      	ldr	r3, [pc, #96]	@ (80061a0 <mpu_run_self_test+0x1a4>)
 800613e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006142:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8006144:	4b16      	ldr	r3, [pc, #88]	@ (80061a0 <mpu_run_self_test+0x1a4>)
 8006146:	22ff      	movs	r2, #255	@ 0xff
 8006148:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 800614a:	4b15      	ldr	r3, [pc, #84]	@ (80061a0 <mpu_run_self_test+0x1a4>)
 800614c:	22ff      	movs	r2, #255	@ 0xff
 800614e:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8006150:	4b13      	ldr	r3, [pc, #76]	@ (80061a0 <mpu_run_self_test+0x1a4>)
 8006152:	2201      	movs	r2, #1
 8006154:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8006156:	89bb      	ldrh	r3, [r7, #12]
 8006158:	4618      	mov	r0, r3
 800615a:	f7fe fd23 	bl	8004ba4 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 800615e:	7bfb      	ldrb	r3, [r7, #15]
 8006160:	4618      	mov	r0, r3
 8006162:	f7fe fdad 	bl	8004cc0 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8006166:	893b      	ldrh	r3, [r7, #8]
 8006168:	4618      	mov	r0, r3
 800616a:	f7fe fe4d 	bl	8004e08 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 800616e:	897b      	ldrh	r3, [r7, #10]
 8006170:	4618      	mov	r0, r3
 8006172:	f7fe feaf 	bl	8004ed4 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8006176:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800617a:	4618      	mov	r0, r3
 800617c:	f7fe ffe8 	bl	8005150 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 8006180:	7bbb      	ldrb	r3, [r7, #14]
 8006182:	4618      	mov	r0, r3
 8006184:	f7fe ff92 	bl	80050ac <mpu_configure_fifo>

    if (dmp_was_on)
 8006188:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800618c:	2b00      	cmp	r3, #0
 800618e:	d002      	beq.n	8006196 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 8006190:	2001      	movs	r0, #1
 8006192:	f000 f929 	bl	80063e8 <mpu_set_dmp_state>

    return result;
 8006196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8006198:	4618      	mov	r0, r3
 800619a:	3738      	adds	r7, #56	@ 0x38
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	2000005c 	.word	0x2000005c

080061a4 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b084      	sub	sp, #16
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	4603      	mov	r3, r0
 80061ac:	603a      	str	r2, [r7, #0]
 80061ae:	80fb      	strh	r3, [r7, #6]
 80061b0:	460b      	mov	r3, r1
 80061b2:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d102      	bne.n	80061c0 <mpu_write_mem+0x1c>
        return -1;
 80061ba:	f04f 33ff 	mov.w	r3, #4294967295
 80061be:	e03d      	b.n	800623c <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 80061c0:	4b20      	ldr	r3, [pc, #128]	@ (8006244 <mpu_write_mem+0xa0>)
 80061c2:	7a9b      	ldrb	r3, [r3, #10]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d102      	bne.n	80061ce <mpu_write_mem+0x2a>
        return -1;
 80061c8:	f04f 33ff 	mov.w	r3, #4294967295
 80061cc:	e036      	b.n	800623c <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80061ce:	88fb      	ldrh	r3, [r7, #6]
 80061d0:	0a1b      	lsrs	r3, r3, #8
 80061d2:	b29b      	uxth	r3, r3
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80061d8:	88fb      	ldrh	r3, [r7, #6]
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80061de:	7b7b      	ldrb	r3, [r7, #13]
 80061e0:	461a      	mov	r2, r3
 80061e2:	88bb      	ldrh	r3, [r7, #4]
 80061e4:	4413      	add	r3, r2
 80061e6:	4a17      	ldr	r2, [pc, #92]	@ (8006244 <mpu_write_mem+0xa0>)
 80061e8:	6852      	ldr	r2, [r2, #4]
 80061ea:	8952      	ldrh	r2, [r2, #10]
 80061ec:	4293      	cmp	r3, r2
 80061ee:	dd02      	ble.n	80061f6 <mpu_write_mem+0x52>
        return -1;
 80061f0:	f04f 33ff 	mov.w	r3, #4294967295
 80061f4:	e022      	b.n	800623c <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80061f6:	4b13      	ldr	r3, [pc, #76]	@ (8006244 <mpu_write_mem+0xa0>)
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	7818      	ldrb	r0, [r3, #0]
 80061fc:	4b11      	ldr	r3, [pc, #68]	@ (8006244 <mpu_write_mem+0xa0>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	7e19      	ldrb	r1, [r3, #24]
 8006202:	f107 030c 	add.w	r3, r7, #12
 8006206:	2202      	movs	r2, #2
 8006208:	f7fd ff62 	bl	80040d0 <i2cWrite>
 800620c:	4603      	mov	r3, r0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d002      	beq.n	8006218 <mpu_write_mem+0x74>
        return -1;
 8006212:	f04f 33ff 	mov.w	r3, #4294967295
 8006216:	e011      	b.n	800623c <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8006218:	4b0a      	ldr	r3, [pc, #40]	@ (8006244 <mpu_write_mem+0xa0>)
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	7818      	ldrb	r0, [r3, #0]
 800621e:	4b09      	ldr	r3, [pc, #36]	@ (8006244 <mpu_write_mem+0xa0>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	7d59      	ldrb	r1, [r3, #21]
 8006224:	88bb      	ldrh	r3, [r7, #4]
 8006226:	b2da      	uxtb	r2, r3
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	f7fd ff51 	bl	80040d0 <i2cWrite>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d002      	beq.n	800623a <mpu_write_mem+0x96>
        return -1;
 8006234:	f04f 33ff 	mov.w	r3, #4294967295
 8006238:	e000      	b.n	800623c <mpu_write_mem+0x98>
    return 0;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	3710      	adds	r7, #16
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	2000005c 	.word	0x2000005c

08006248 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	4603      	mov	r3, r0
 8006250:	603a      	str	r2, [r7, #0]
 8006252:	80fb      	strh	r3, [r7, #6]
 8006254:	460b      	mov	r3, r1
 8006256:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d102      	bne.n	8006264 <mpu_read_mem+0x1c>
        return -1;
 800625e:	f04f 33ff 	mov.w	r3, #4294967295
 8006262:	e03d      	b.n	80062e0 <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 8006264:	4b20      	ldr	r3, [pc, #128]	@ (80062e8 <mpu_read_mem+0xa0>)
 8006266:	7a9b      	ldrb	r3, [r3, #10]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d102      	bne.n	8006272 <mpu_read_mem+0x2a>
        return -1;
 800626c:	f04f 33ff 	mov.w	r3, #4294967295
 8006270:	e036      	b.n	80062e0 <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8006272:	88fb      	ldrh	r3, [r7, #6]
 8006274:	0a1b      	lsrs	r3, r3, #8
 8006276:	b29b      	uxth	r3, r3
 8006278:	b2db      	uxtb	r3, r3
 800627a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 800627c:	88fb      	ldrh	r3, [r7, #6]
 800627e:	b2db      	uxtb	r3, r3
 8006280:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8006282:	7b7b      	ldrb	r3, [r7, #13]
 8006284:	461a      	mov	r2, r3
 8006286:	88bb      	ldrh	r3, [r7, #4]
 8006288:	4413      	add	r3, r2
 800628a:	4a17      	ldr	r2, [pc, #92]	@ (80062e8 <mpu_read_mem+0xa0>)
 800628c:	6852      	ldr	r2, [r2, #4]
 800628e:	8952      	ldrh	r2, [r2, #10]
 8006290:	4293      	cmp	r3, r2
 8006292:	dd02      	ble.n	800629a <mpu_read_mem+0x52>
        return -1;
 8006294:	f04f 33ff 	mov.w	r3, #4294967295
 8006298:	e022      	b.n	80062e0 <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 800629a:	4b13      	ldr	r3, [pc, #76]	@ (80062e8 <mpu_read_mem+0xa0>)
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	7818      	ldrb	r0, [r3, #0]
 80062a0:	4b11      	ldr	r3, [pc, #68]	@ (80062e8 <mpu_read_mem+0xa0>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	7e19      	ldrb	r1, [r3, #24]
 80062a6:	f107 030c 	add.w	r3, r7, #12
 80062aa:	2202      	movs	r2, #2
 80062ac:	f7fd ff10 	bl	80040d0 <i2cWrite>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d002      	beq.n	80062bc <mpu_read_mem+0x74>
        return -1;
 80062b6:	f04f 33ff 	mov.w	r3, #4294967295
 80062ba:	e011      	b.n	80062e0 <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 80062bc:	4b0a      	ldr	r3, [pc, #40]	@ (80062e8 <mpu_read_mem+0xa0>)
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	7818      	ldrb	r0, [r3, #0]
 80062c2:	4b09      	ldr	r3, [pc, #36]	@ (80062e8 <mpu_read_mem+0xa0>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	7d59      	ldrb	r1, [r3, #21]
 80062c8:	88bb      	ldrh	r3, [r7, #4]
 80062ca:	b2da      	uxtb	r2, r3
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	f7fd ff46 	bl	800415e <i2cRead>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d002      	beq.n	80062de <mpu_read_mem+0x96>
        return -1;
 80062d8:	f04f 33ff 	mov.w	r3, #4294967295
 80062dc:	e000      	b.n	80062e0 <mpu_read_mem+0x98>
    return 0;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3710      	adds	r7, #16
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}
 80062e8:	2000005c 	.word	0x2000005c

080062ec <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b08a      	sub	sp, #40	@ 0x28
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60b9      	str	r1, [r7, #8]
 80062f4:	4611      	mov	r1, r2
 80062f6:	461a      	mov	r2, r3
 80062f8:	4603      	mov	r3, r0
 80062fa:	81fb      	strh	r3, [r7, #14]
 80062fc:	460b      	mov	r3, r1
 80062fe:	81bb      	strh	r3, [r7, #12]
 8006300:	4613      	mov	r3, r2
 8006302:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8006304:	4b37      	ldr	r3, [pc, #220]	@ (80063e4 <mpu_load_firmware+0xf8>)
 8006306:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800630a:	2b00      	cmp	r3, #0
 800630c:	d002      	beq.n	8006314 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 800630e:	f04f 33ff 	mov.w	r3, #4294967295
 8006312:	e062      	b.n	80063da <mpu_load_firmware+0xee>

    if (!firmware)
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d102      	bne.n	8006320 <mpu_load_firmware+0x34>
        return -1;
 800631a:	f04f 33ff 	mov.w	r3, #4294967295
 800631e:	e05c      	b.n	80063da <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8006320:	2300      	movs	r3, #0
 8006322:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006324:	e034      	b.n	8006390 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8006326:	89fa      	ldrh	r2, [r7, #14]
 8006328:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800632a:	1ad3      	subs	r3, r2, r3
 800632c:	2b10      	cmp	r3, #16
 800632e:	bfa8      	it	ge
 8006330:	2310      	movge	r3, #16
 8006332:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8006334:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006336:	68ba      	ldr	r2, [r7, #8]
 8006338:	441a      	add	r2, r3
 800633a:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800633c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800633e:	4618      	mov	r0, r3
 8006340:	f7ff ff30 	bl	80061a4 <mpu_write_mem>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d002      	beq.n	8006350 <mpu_load_firmware+0x64>
            return -1;
 800634a:	f04f 33ff 	mov.w	r3, #4294967295
 800634e:	e044      	b.n	80063da <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 8006350:	f107 0214 	add.w	r2, r7, #20
 8006354:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8006356:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006358:	4618      	mov	r0, r3
 800635a:	f7ff ff75 	bl	8006248 <mpu_read_mem>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d002      	beq.n	800636a <mpu_load_firmware+0x7e>
            return -1;
 8006364:	f04f 33ff 	mov.w	r3, #4294967295
 8006368:	e037      	b.n	80063da <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 800636a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800636c:	68ba      	ldr	r2, [r7, #8]
 800636e:	4413      	add	r3, r2
 8006370:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006372:	f107 0114 	add.w	r1, r7, #20
 8006376:	4618      	mov	r0, r3
 8006378:	f007 fd8e 	bl	800de98 <memcmp>
 800637c:	4603      	mov	r3, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d002      	beq.n	8006388 <mpu_load_firmware+0x9c>
            return -2;
 8006382:	f06f 0301 	mvn.w	r3, #1
 8006386:	e028      	b.n	80063da <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8006388:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800638a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800638c:	4413      	add	r3, r2
 800638e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006390:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006392:	89fb      	ldrh	r3, [r7, #14]
 8006394:	429a      	cmp	r2, r3
 8006396:	d3c6      	bcc.n	8006326 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8006398:	89bb      	ldrh	r3, [r7, #12]
 800639a:	0a1b      	lsrs	r3, r3, #8
 800639c:	b29b      	uxth	r3, r3
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 80063a2:	89bb      	ldrh	r3, [r7, #12]
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 80063a8:	4b0e      	ldr	r3, [pc, #56]	@ (80063e4 <mpu_load_firmware+0xf8>)
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	7818      	ldrb	r0, [r3, #0]
 80063ae:	4b0d      	ldr	r3, [pc, #52]	@ (80063e4 <mpu_load_firmware+0xf8>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	7e99      	ldrb	r1, [r3, #26]
 80063b4:	f107 0310 	add.w	r3, r7, #16
 80063b8:	2202      	movs	r2, #2
 80063ba:	f7fd fe89 	bl	80040d0 <i2cWrite>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d002      	beq.n	80063ca <mpu_load_firmware+0xde>
        return -1;
 80063c4:	f04f 33ff 	mov.w	r3, #4294967295
 80063c8:	e007      	b.n	80063da <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 80063ca:	4b06      	ldr	r3, [pc, #24]	@ (80063e4 <mpu_load_firmware+0xf8>)
 80063cc:	2201      	movs	r2, #1
 80063ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 80063d2:	4a04      	ldr	r2, [pc, #16]	@ (80063e4 <mpu_load_firmware+0xf8>)
 80063d4:	88fb      	ldrh	r3, [r7, #6]
 80063d6:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3728      	adds	r7, #40	@ 0x28
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	2000005c 	.word	0x2000005c

080063e8 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	4603      	mov	r3, r0
 80063f0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 80063f2:	4b26      	ldr	r3, [pc, #152]	@ (800648c <mpu_set_dmp_state+0xa4>)
 80063f4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80063f8:	79fa      	ldrb	r2, [r7, #7]
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d101      	bne.n	8006402 <mpu_set_dmp_state+0x1a>
        return 0;
 80063fe:	2300      	movs	r3, #0
 8006400:	e040      	b.n	8006484 <mpu_set_dmp_state+0x9c>

    if (enable) {
 8006402:	79fb      	ldrb	r3, [r7, #7]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d027      	beq.n	8006458 <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 8006408:	4b20      	ldr	r3, [pc, #128]	@ (800648c <mpu_set_dmp_state+0xa4>)
 800640a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800640e:	2b00      	cmp	r3, #0
 8006410:	d102      	bne.n	8006418 <mpu_set_dmp_state+0x30>
            return -1;
 8006412:	f04f 33ff 	mov.w	r3, #4294967295
 8006416:	e035      	b.n	8006484 <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8006418:	2000      	movs	r0, #0
 800641a:	f7fe f8a3 	bl	8004564 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800641e:	2000      	movs	r0, #0
 8006420:	f7fe ff9c 	bl	800535c <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8006424:	4b19      	ldr	r3, [pc, #100]	@ (800648c <mpu_set_dmp_state+0xa4>)
 8006426:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006428:	4618      	mov	r0, r3
 800642a:	f7fe fd53 	bl	8004ed4 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 800642e:	2300      	movs	r3, #0
 8006430:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8006432:	4b16      	ldr	r3, [pc, #88]	@ (800648c <mpu_set_dmp_state+0xa4>)
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	7818      	ldrb	r0, [r3, #0]
 8006438:	f107 030f 	add.w	r3, r7, #15
 800643c:	2201      	movs	r2, #1
 800643e:	2123      	movs	r1, #35	@ 0x23
 8006440:	f7fd fe46 	bl	80040d0 <i2cWrite>
        st.chip_cfg.dmp_on = 1;
 8006444:	4b11      	ldr	r3, [pc, #68]	@ (800648c <mpu_set_dmp_state+0xa4>)
 8006446:	2201      	movs	r2, #1
 8006448:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 800644c:	2001      	movs	r0, #1
 800644e:	f7fe f889 	bl	8004564 <set_int_enable>
        mpu_reset_fifo();
 8006452:	f7fe fa75 	bl	8004940 <mpu_reset_fifo>
 8006456:	e014      	b.n	8006482 <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8006458:	2000      	movs	r0, #0
 800645a:	f7fe f883 	bl	8004564 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 800645e:	4b0b      	ldr	r3, [pc, #44]	@ (800648c <mpu_set_dmp_state+0xa4>)
 8006460:	7c1b      	ldrb	r3, [r3, #16]
 8006462:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8006464:	4b09      	ldr	r3, [pc, #36]	@ (800648c <mpu_set_dmp_state+0xa4>)
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	7818      	ldrb	r0, [r3, #0]
 800646a:	f107 030f 	add.w	r3, r7, #15
 800646e:	2201      	movs	r2, #1
 8006470:	2123      	movs	r1, #35	@ 0x23
 8006472:	f7fd fe2d 	bl	80040d0 <i2cWrite>
        st.chip_cfg.dmp_on = 0;
 8006476:	4b05      	ldr	r3, [pc, #20]	@ (800648c <mpu_set_dmp_state+0xa4>)
 8006478:	2200      	movs	r2, #0
 800647a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 800647e:	f7fe fa5f 	bl	8004940 <mpu_reset_fifo>
    }
    return 0;
 8006482:	2300      	movs	r3, #0
}
 8006484:	4618      	mov	r0, r3
 8006486:	3710      	adds	r7, #16
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}
 800648c:	2000005c 	.word	0x2000005c

08006490 <myget_ms>:

    st.chip_cfg.int_motion_only = 0;
    return 0;
}
void myget_ms(unsigned long *time)
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]

}
 8006498:	bf00      	nop
 800649a:	370c      	adds	r7, #12
 800649c:	46bd      	mov	sp, r7
 800649e:	bc80      	pop	{r7}
 80064a0:	4770      	bx	lr
	...

080064a4 <Key1_is_Press>:

uint16_t g_key1_long_press = 0;


static uint8_t Key1_is_Press(void)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	af00      	add	r7, sp, #0
	if (!HAL_GPIO_ReadPin(BOUTTON_GPIO_Port, BOUTTON_Pin))
 80064a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80064ac:	4805      	ldr	r0, [pc, #20]	@ (80064c4 <Key1_is_Press+0x20>)
 80064ae:	f003 faa5 	bl	80099fc <HAL_GPIO_ReadPin>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d101      	bne.n	80064bc <Key1_is_Press+0x18>
	{
		return BOUTTON_PRESS; //
 80064b8:	2301      	movs	r3, #1
 80064ba:	e000      	b.n	80064be <Key1_is_Press+0x1a>
	}
	return BOUTTON_RELEASE;   //
 80064bc:	2300      	movs	r3, #0
}
 80064be:	4618      	mov	r0, r3
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	40010800 	.word	0x40010800

080064c8 <Key1_State>:
}



uint8_t Key1_State(uint8_t mode)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b082      	sub	sp, #8
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	4603      	mov	r3, r0
 80064d0:	71fb      	strb	r3, [r7, #7]
	static uint16_t key1_state = 0;

	if (Key1_is_Press() == BOUTTON_PRESS)
 80064d2:	f7ff ffe7 	bl	80064a4 <Key1_is_Press>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d10e      	bne.n	80064fa <Key1_State+0x32>
	{
		if (key1_state < (mode + 1) * 2)
 80064dc:	4b11      	ldr	r3, [pc, #68]	@ (8006524 <Key1_State+0x5c>)
 80064de:	881b      	ldrh	r3, [r3, #0]
 80064e0:	461a      	mov	r2, r3
 80064e2:	79fb      	ldrb	r3, [r7, #7]
 80064e4:	3301      	adds	r3, #1
 80064e6:	005b      	lsls	r3, r3, #1
 80064e8:	429a      	cmp	r2, r3
 80064ea:	da0c      	bge.n	8006506 <Key1_State+0x3e>
		{
			key1_state++;
 80064ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006524 <Key1_State+0x5c>)
 80064ee:	881b      	ldrh	r3, [r3, #0]
 80064f0:	3301      	adds	r3, #1
 80064f2:	b29a      	uxth	r2, r3
 80064f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006524 <Key1_State+0x5c>)
 80064f6:	801a      	strh	r2, [r3, #0]
 80064f8:	e005      	b.n	8006506 <Key1_State+0x3e>
		}
	}
	else
	{
		key1_state = 0;
 80064fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006524 <Key1_State+0x5c>)
 80064fc:	2200      	movs	r2, #0
 80064fe:	801a      	strh	r2, [r3, #0]
		g_key1_long_press = 0;
 8006500:	4b09      	ldr	r3, [pc, #36]	@ (8006528 <Key1_State+0x60>)
 8006502:	2200      	movs	r2, #0
 8006504:	801a      	strh	r2, [r3, #0]
	}
	if (key1_state == 2)
 8006506:	4b07      	ldr	r3, [pc, #28]	@ (8006524 <Key1_State+0x5c>)
 8006508:	881b      	ldrh	r3, [r3, #0]
 800650a:	2b02      	cmp	r3, #2
 800650c:	d104      	bne.n	8006518 <Key1_State+0x50>
	{
		g_key1_long_press = 1;
 800650e:	4b06      	ldr	r3, [pc, #24]	@ (8006528 <Key1_State+0x60>)
 8006510:	2201      	movs	r2, #1
 8006512:	801a      	strh	r2, [r3, #0]
		return BOUTTON_PRESS;
 8006514:	2301      	movs	r3, #1
 8006516:	e000      	b.n	800651a <Key1_State+0x52>
	}
	return BOUTTON_RELEASE;
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3708      	adds	r7, #8
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	20000332 	.word	0x20000332
 8006528:	20000330 	.word	0x20000330

0800652c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b084      	sub	sp, #16
 8006530:	af00      	add	r7, sp, #0
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY );
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	b29a      	uxth	r2, r3
 800653c:	f04f 33ff 	mov.w	r3, #4294967295
 8006540:	68b9      	ldr	r1, [r7, #8]
 8006542:	4804      	ldr	r0, [pc, #16]	@ (8006554 <_write+0x28>)
 8006544:	f005 fdfd 	bl	800c142 <HAL_UART_Transmit>
    return len;
 8006548:	687b      	ldr	r3, [r7, #4]
}
 800654a:	4618      	mov	r0, r3
 800654c:	3710      	adds	r7, #16
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	bf00      	nop
 8006554:	20000584 	.word	0x20000584

08006558 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800655c:	f002 fc1a 	bl	8008d94 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006560:	f000 f926 	bl	80067b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006564:	f000 fc34 	bl	8006dd0 <MX_GPIO_Init>
  MX_TIM6_Init();
 8006568:	f000 fb00 	bl	8006b6c <MX_TIM6_Init>
  MX_TIM3_Init();
 800656c:	f000 fa56 	bl	8006a1c <MX_TIM3_Init>
  MX_TIM4_Init();
 8006570:	f000 faa8 	bl	8006ac4 <MX_TIM4_Init>
  MX_TIM8_Init();
 8006574:	f000 fb30 	bl	8006bd8 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8006578:	f000 fc00 	bl	8006d7c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800657c:	f000 f96a 	bl	8006854 <MX_ADC1_Init>
  MX_TIM2_Init();
 8006580:	f000 f9dc 	bl	800693c <MX_TIM2_Init>
  MX_UART5_Init();
 8006584:	f000 fbd0 	bl	8006d28 <MX_UART5_Init>
  MX_SPI2_Init();
 8006588:	f000 f9a2 	bl	80068d0 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart5, &UART5_RxByte, 1);
 800658c:	2201      	movs	r2, #1
 800658e:	4966      	ldr	r1, [pc, #408]	@ (8006728 <main+0x1d0>)
 8006590:	4866      	ldr	r0, [pc, #408]	@ (800672c <main+0x1d4>)
 8006592:	f005 fe61 	bl	800c258 <HAL_UART_Receive_IT>

  // Dsactiver temporairement l'interruption
   HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8006596:	2028      	movs	r0, #40	@ 0x28
 8006598:	f002 ff4b 	bl	8009432 <HAL_NVIC_DisableIRQ>
   delay_init();
 800659c:	f7fd fb48 	bl	8003c30 <delay_init>
   Motor_start();
 80065a0:	f000 fe30 	bl	8007204 <Motor_start>
   Encoder_Init_TIM3();
 80065a4:	f7fd fbb2 	bl	8003d0c <Encoder_Init_TIM3>
   Encoder_Init_TIM4();
 80065a8:	f7fd fbc0 	bl	8003d2c <Encoder_Init_TIM4>

   Ultrasonic_Init();
 80065ac:	f002 fb12 	bl	8008bd4 <Ultrasonic_Init>
   PS2_Init();
 80065b0:	f001 fdfc 	bl	80081ac <PS2_Init>
   HAL_Delay(300);
 80065b4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80065b8:	f7fd fab4 	bl	8003b24 <HAL_Delay>


   PS2_SetInit();
 80065bc:	f001 ff52 	bl	8008464 <PS2_SetInit>
   HAL_Delay(300);
 80065c0:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80065c4:	f7fd faae 	bl	8003b24 <HAL_Delay>

   OLED_I2C_Init();
 80065c8:	f001 fc80 	bl	8007ecc <OLED_I2C_Init>
   OLED_Draw_Line("oled init success!", 1, true, true);
 80065cc:	2301      	movs	r3, #1
 80065ce:	2201      	movs	r2, #1
 80065d0:	2101      	movs	r1, #1
 80065d2:	4857      	ldr	r0, [pc, #348]	@ (8006730 <main+0x1d8>)
 80065d4:	f001 fc36 	bl	8007e44 <OLED_Draw_Line>




   printf("\r\n========================================\r\n");
 80065d8:	4856      	ldr	r0, [pc, #344]	@ (8006734 <main+0x1dc>)
 80065da:	f007 fb5b 	bl	800dc94 <puts>
   printf("  ROBOT AUTO-QUILIBRANT v1.0\r\n");
 80065de:	4856      	ldr	r0, [pc, #344]	@ (8006738 <main+0x1e0>)
 80065e0:	f007 fb58 	bl	800dc94 <puts>
   printf("========================================\r\n");
 80065e4:	4855      	ldr	r0, [pc, #340]	@ (800673c <main+0x1e4>)
 80065e6:	f007 fb55 	bl	800dc94 <puts>
   printf("Hardware:\r\n");
 80065ea:	4855      	ldr	r0, [pc, #340]	@ (8006740 <main+0x1e8>)
 80065ec:	f007 fb52 	bl	800dc94 <puts>
   printf("  I2C: PB10(SDA), PB11(SCL)\r\n");
 80065f0:	4854      	ldr	r0, [pc, #336]	@ (8006744 <main+0x1ec>)
 80065f2:	f007 fb4f 	bl	800dc94 <puts>
   printf("  INT: PC15\r\n");
 80065f6:	4854      	ldr	r0, [pc, #336]	@ (8006748 <main+0x1f0>)
 80065f8:	f007 fb4c 	bl	800dc94 <puts>
   printf("  BTN: PA8 (Start/Stop)\r\n");
 80065fc:	4853      	ldr	r0, [pc, #332]	@ (800674c <main+0x1f4>)
 80065fe:	f007 fb49 	bl	800dc94 <puts>
   printf("  LED: PA11 (Debug)\r\n");
 8006602:	4853      	ldr	r0, [pc, #332]	@ (8006750 <main+0x1f8>)
 8006604:	f007 fb46 	bl	800dc94 <puts>
   printf("========================================\r\n\r\n");
 8006608:	4852      	ldr	r0, [pc, #328]	@ (8006754 <main+0x1fc>)
 800660a:	f007 fb43 	bl	800dc94 <puts>



   HAL_Delay(500);
 800660e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006612:	f7fd fa87 	bl	8003b24 <HAL_Delay>
   // Test GPIO I2C
     printf("[1/6] Testing I2C GPIO...\r\n");
 8006616:	4850      	ldr	r0, [pc, #320]	@ (8006758 <main+0x200>)
 8006618:	f007 fb3c 	bl	800dc94 <puts>
    IIC_Start();
 800661c:	f7fd fc70 	bl	8003f00 <IIC_Start>
    IIC_Stop();
 8006620:	f7fd fc9a 	bl	8003f58 <IIC_Stop>

    HAL_Delay(1);
 8006624:	2001      	movs	r0, #1
 8006626:	f7fd fa7d 	bl	8003b24 <HAL_Delay>

   // Initialisation MPU6050
   printf("[3/6] Initializing MPU6050...\r\n");
 800662a:	484c      	ldr	r0, [pc, #304]	@ (800675c <main+0x204>)
 800662c:	f007 fb32 	bl	800dc94 <puts>
   HAL_Delay(300);
 8006630:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8006634:	f7fd fa76 	bl	8003b24 <HAL_Delay>
   MPU6050_initialize();
 8006638:	f000 ff3d 	bl	80074b6 <MPU6050_initialize>
   HAL_Delay(200);
 800663c:	20c8      	movs	r0, #200	@ 0xc8
 800663e:	f7fd fa71 	bl	8003b24 <HAL_Delay>

   // Initialisation DMP
   printf("[4/6] Initializing DMP...\r\n");
 8006642:	4847      	ldr	r0, [pc, #284]	@ (8006760 <main+0x208>)
 8006644:	f007 fb26 	bl	800dc94 <puts>
   DMP_Init();
 8006648:	f000 ff4c 	bl	80074e4 <DMP_Init>
   HAL_Delay(300);
 800664c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8006650:	f7fd fa68 	bl	8003b24 <HAL_Delay>
   printf("       DMP ready\r\n\r\n");
 8006654:	4843      	ldr	r0, [pc, #268]	@ (8006764 <main+0x20c>)
 8006656:	f007 fb1d 	bl	800dc94 <puts>

   // Configuration interruption
   printf("[5/6] Configuring interrupt...\r\n");
 800665a:	4843      	ldr	r0, [pc, #268]	@ (8006768 <main+0x210>)
 800665c:	f007 fb1a 	bl	800dc94 <puts>
   MPU6050_EXTI_Init();
 8006660:	f001 f958 	bl	8007914 <MPU6050_EXTI_Init>
   HAL_Delay(100);
 8006664:	2064      	movs	r0, #100	@ 0x64
 8006666:	f7fd fa5d 	bl	8003b24 <HAL_Delay>

   printf("[6/6] Calibration...\r\n");
 800666a:	4840      	ldr	r0, [pc, #256]	@ (800676c <main+0x214>)
 800666c:	f007 fb12 	bl	800dc94 <puts>
   Mid_Angle = 1;
 8006670:	4b3f      	ldr	r3, [pc, #252]	@ (8006770 <main+0x218>)
 8006672:	2201      	movs	r2, #1
 8006674:	601a      	str	r2, [r3, #0]
   printf("      Mid_Angle: %.d (fixed)\r\n", Mid_Angle);
 8006676:	4b3e      	ldr	r3, [pc, #248]	@ (8006770 <main+0x218>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4619      	mov	r1, r3
 800667c:	483d      	ldr	r0, [pc, #244]	@ (8006774 <main+0x21c>)
 800667e:	f007 faa1 	bl	800dbc4 <iprintf>
   printf("       Calibration skipped\r\n\r\n");
 8006682:	483d      	ldr	r0, [pc, #244]	@ (8006778 <main+0x220>)
 8006684:	f007 fb06 	bl	800dc94 <puts>
   // Configuration finale
   angle_max = 40;
 8006688:	4b3c      	ldr	r3, [pc, #240]	@ (800677c <main+0x224>)
 800668a:	2228      	movs	r2, #40	@ 0x28
 800668c:	701a      	strb	r2, [r3, #0]
   Stop_Flag = 1;      // Robot arrt au dmarrage
 800668e:	4b3c      	ldr	r3, [pc, #240]	@ (8006780 <main+0x228>)
 8006690:	2201      	movs	r2, #1
 8006692:	701a      	strb	r2, [r3, #0]


   printf("========================================\r\n");
 8006694:	4829      	ldr	r0, [pc, #164]	@ (800673c <main+0x1e4>)
 8006696:	f007 fafd 	bl	800dc94 <puts>
   printf("   SYSTEM READY!\r\n");
 800669a:	483a      	ldr	r0, [pc, #232]	@ (8006784 <main+0x22c>)
 800669c:	f007 fafa 	bl	800dc94 <puts>
   printf("========================================\r\n");
 80066a0:	4826      	ldr	r0, [pc, #152]	@ (800673c <main+0x1e4>)
 80066a2:	f007 faf7 	bl	800dc94 <puts>
   printf("Configuration:\r\n");
 80066a6:	4838      	ldr	r0, [pc, #224]	@ (8006788 <main+0x230>)
 80066a8:	f007 faf4 	bl	800dc94 <puts>
   printf("  Stop_Flag: 1 (Waiting for button)\r\n");
 80066ac:	4837      	ldr	r0, [pc, #220]	@ (800678c <main+0x234>)
 80066ae:	f007 faf1 	bl	800dc94 <puts>
   printf("========================================\r\n");
 80066b2:	4822      	ldr	r0, [pc, #136]	@ (800673c <main+0x1e4>)
 80066b4:	f007 faee 	bl	800dc94 <puts>
   printf("\r\n>>> PRESS BUTTON (PA8) TO START <<<\r\n\r\n");
 80066b8:	4835      	ldr	r0, [pc, #212]	@ (8006790 <main+0x238>)
 80066ba:	f007 faeb 	bl	800dc94 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80066be:	2028      	movs	r0, #40	@ 0x28
 80066c0:	f002 fea9 	bl	8009416 <HAL_NVIC_EnableIRQ>
   printf("       EXTI enabled\r\n\r\n");
 80066c4:	4833      	ldr	r0, [pc, #204]	@ (8006794 <main+0x23c>)
 80066c6:	f007 fae5 	bl	800dc94 <puts>
     // Key1_State(0) dtecte un appui court
   while(Key1_State(0) == BOUTTON_RELEASE )
 80066ca:	e006      	b.n	80066da <main+0x182>
     {
         // On fait clignoter une LED pour montrer que le systme n'est pas plant
         HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80066cc:	2108      	movs	r1, #8
 80066ce:	4832      	ldr	r0, [pc, #200]	@ (8006798 <main+0x240>)
 80066d0:	f003 f9c3 	bl	8009a5a <HAL_GPIO_TogglePin>
         HAL_Delay(100);
 80066d4:	2064      	movs	r0, #100	@ 0x64
 80066d6:	f7fd fa25 	bl	8003b24 <HAL_Delay>
   while(Key1_State(0) == BOUTTON_RELEASE )
 80066da:	2000      	movs	r0, #0
 80066dc:	f7ff fef4 	bl	80064c8 <Key1_State>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d0f2      	beq.n	80066cc <main+0x174>
      }


     // Une fois sorti de la boucle (bouton press)
     printf(">>> STARTING CONTROL LOOP <<<\r\n");
 80066e6:	482d      	ldr	r0, [pc, #180]	@ (800679c <main+0x244>)
 80066e8:	f007 fad4 	bl	800dc94 <puts>
     Stop_Flag = 0;
 80066ec:	4b24      	ldr	r3, [pc, #144]	@ (8006780 <main+0x228>)
 80066ee:	2200      	movs	r2, #0
 80066f0:	701a      	strb	r2, [r3, #0]
     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); // LED fixe = ON
 80066f2:	2201      	movs	r2, #1
 80066f4:	2108      	movs	r1, #8
 80066f6:	4828      	ldr	r0, [pc, #160]	@ (8006798 <main+0x240>)
 80066f8:	f003 f997 	bl	8009a2a <HAL_GPIO_WritePin>
     Car_Target_Velocity = 0;
 80066fc:	4b28      	ldr	r3, [pc, #160]	@ (80067a0 <main+0x248>)
 80066fe:	f04f 0200 	mov.w	r2, #0
 8006702:	601a      	str	r2, [r3, #0]
     Car_Turn_Amplitude_speed = 6;
 8006704:	4b27      	ldr	r3, [pc, #156]	@ (80067a4 <main+0x24c>)
 8006706:	4a28      	ldr	r2, [pc, #160]	@ (80067a8 <main+0x250>)
 8006708:	601a      	str	r2, [r3, #0]
     printf(">>> Robot moving forward at velocity %.1f <<<\r\n", Car_Target_Velocity);
 800670a:	4b25      	ldr	r3, [pc, #148]	@ (80067a0 <main+0x248>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4618      	mov	r0, r3
 8006710:	f7f9 fef6 	bl	8000500 <__aeabi_f2d>
 8006714:	4602      	mov	r2, r0
 8006716:	460b      	mov	r3, r1
 8006718:	4824      	ldr	r0, [pc, #144]	@ (80067ac <main+0x254>)
 800671a:	f007 fa53 	bl	800dbc4 <iprintf>


	 // printf("dis = %ld mm \n", g_distance);
	  //OLED_Draw_Line(showbuf, 2, false, true);
	  //sprintf(showbuf,"dis = %ld mm  ",g_distance);
	  HAL_Delay(15);
 800671e:	200f      	movs	r0, #15
 8006720:	f7fd fa00 	bl	8003b24 <HAL_Delay>
 8006724:	e7fb      	b.n	800671e <main+0x1c6>
 8006726:	bf00      	nop
 8006728:	20000348 	.word	0x20000348
 800672c:	2000053c 	.word	0x2000053c
 8006730:	08012128 	.word	0x08012128
 8006734:	0801213c 	.word	0x0801213c
 8006738:	08012168 	.word	0x08012168
 800673c:	08012188 	.word	0x08012188
 8006740:	080121b4 	.word	0x080121b4
 8006744:	080121c0 	.word	0x080121c0
 8006748:	080121e0 	.word	0x080121e0
 800674c:	080121f0 	.word	0x080121f0
 8006750:	0801220c 	.word	0x0801220c
 8006754:	08012224 	.word	0x08012224
 8006758:	08012250 	.word	0x08012250
 800675c:	0801226c 	.word	0x0801226c
 8006760:	0801228c 	.word	0x0801228c
 8006764:	080122a8 	.word	0x080122a8
 8006768:	080122c0 	.word	0x080122c0
 800676c:	080122e0 	.word	0x080122e0
 8006770:	20000344 	.word	0x20000344
 8006774:	080122f8 	.word	0x080122f8
 8006778:	0801231c 	.word	0x0801231c
 800677c:	200005cc 	.word	0x200005cc
 8006780:	20000089 	.word	0x20000089
 8006784:	08012340 	.word	0x08012340
 8006788:	08012358 	.word	0x08012358
 800678c:	08012368 	.word	0x08012368
 8006790:	08012390 	.word	0x08012390
 8006794:	080123bc 	.word	0x080123bc
 8006798:	40010c00 	.word	0x40010c00
 800679c:	080123d8 	.word	0x080123d8
 80067a0:	20000808 	.word	0x20000808
 80067a4:	2000080c 	.word	0x2000080c
 80067a8:	40c00000 	.word	0x40c00000
 80067ac:	080123f8 	.word	0x080123f8

080067b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b096      	sub	sp, #88	@ 0x58
 80067b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80067b6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80067ba:	2228      	movs	r2, #40	@ 0x28
 80067bc:	2100      	movs	r1, #0
 80067be:	4618      	mov	r0, r3
 80067c0:	f007 fb7a 	bl	800deb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80067c4:	f107 031c 	add.w	r3, r7, #28
 80067c8:	2200      	movs	r2, #0
 80067ca:	601a      	str	r2, [r3, #0]
 80067cc:	605a      	str	r2, [r3, #4]
 80067ce:	609a      	str	r2, [r3, #8]
 80067d0:	60da      	str	r2, [r3, #12]
 80067d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80067d4:	1d3b      	adds	r3, r7, #4
 80067d6:	2200      	movs	r2, #0
 80067d8:	601a      	str	r2, [r3, #0]
 80067da:	605a      	str	r2, [r3, #4]
 80067dc:	609a      	str	r2, [r3, #8]
 80067de:	60da      	str	r2, [r3, #12]
 80067e0:	611a      	str	r2, [r3, #16]
 80067e2:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80067e4:	2302      	movs	r3, #2
 80067e6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80067e8:	2301      	movs	r3, #1
 80067ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80067ec:	2310      	movs	r3, #16
 80067ee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80067f0:	2300      	movs	r3, #0
 80067f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80067f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80067f8:	4618      	mov	r0, r3
 80067fa:	f003 f95f 	bl	8009abc <HAL_RCC_OscConfig>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d001      	beq.n	8006808 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8006804:	f000 fb82 	bl	8006f0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006808:	230f      	movs	r3, #15
 800680a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800680c:	2300      	movs	r3, #0
 800680e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006810:	2300      	movs	r3, #0
 8006812:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006814:	2300      	movs	r3, #0
 8006816:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006818:	2300      	movs	r3, #0
 800681a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800681c:	f107 031c 	add.w	r3, r7, #28
 8006820:	2100      	movs	r1, #0
 8006822:	4618      	mov	r0, r3
 8006824:	f003 fbcc 	bl	8009fc0 <HAL_RCC_ClockConfig>
 8006828:	4603      	mov	r3, r0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d001      	beq.n	8006832 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800682e:	f000 fb6d 	bl	8006f0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8006832:	2302      	movs	r3, #2
 8006834:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8006836:	2300      	movs	r3, #0
 8006838:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800683a:	1d3b      	adds	r3, r7, #4
 800683c:	4618      	mov	r0, r3
 800683e:	f003 fd4d 	bl	800a2dc <HAL_RCCEx_PeriphCLKConfig>
 8006842:	4603      	mov	r3, r0
 8006844:	2b00      	cmp	r3, #0
 8006846:	d001      	beq.n	800684c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8006848:	f000 fb60 	bl	8006f0c <Error_Handler>
  }
}
 800684c:	bf00      	nop
 800684e:	3758      	adds	r7, #88	@ 0x58
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800685a:	1d3b      	adds	r3, r7, #4
 800685c:	2200      	movs	r2, #0
 800685e:	601a      	str	r2, [r3, #0]
 8006860:	605a      	str	r2, [r3, #4]
 8006862:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8006864:	4b18      	ldr	r3, [pc, #96]	@ (80068c8 <MX_ADC1_Init+0x74>)
 8006866:	4a19      	ldr	r2, [pc, #100]	@ (80068cc <MX_ADC1_Init+0x78>)
 8006868:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800686a:	4b17      	ldr	r3, [pc, #92]	@ (80068c8 <MX_ADC1_Init+0x74>)
 800686c:	2200      	movs	r2, #0
 800686e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8006870:	4b15      	ldr	r3, [pc, #84]	@ (80068c8 <MX_ADC1_Init+0x74>)
 8006872:	2200      	movs	r2, #0
 8006874:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006876:	4b14      	ldr	r3, [pc, #80]	@ (80068c8 <MX_ADC1_Init+0x74>)
 8006878:	2200      	movs	r2, #0
 800687a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800687c:	4b12      	ldr	r3, [pc, #72]	@ (80068c8 <MX_ADC1_Init+0x74>)
 800687e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8006882:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006884:	4b10      	ldr	r3, [pc, #64]	@ (80068c8 <MX_ADC1_Init+0x74>)
 8006886:	2200      	movs	r2, #0
 8006888:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800688a:	4b0f      	ldr	r3, [pc, #60]	@ (80068c8 <MX_ADC1_Init+0x74>)
 800688c:	2201      	movs	r2, #1
 800688e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006890:	480d      	ldr	r0, [pc, #52]	@ (80068c8 <MX_ADC1_Init+0x74>)
 8006892:	f002 faa7 	bl	8008de4 <HAL_ADC_Init>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d001      	beq.n	80068a0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800689c:	f000 fb36 	bl	8006f0c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80068a0:	2305      	movs	r3, #5
 80068a2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80068a4:	2301      	movs	r3, #1
 80068a6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80068a8:	2300      	movs	r3, #0
 80068aa:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80068ac:	1d3b      	adds	r3, r7, #4
 80068ae:	4619      	mov	r1, r3
 80068b0:	4805      	ldr	r0, [pc, #20]	@ (80068c8 <MX_ADC1_Init+0x74>)
 80068b2:	f002 fb81 	bl	8008fb8 <HAL_ADC_ConfigChannel>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d001      	beq.n	80068c0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80068bc:	f000 fb26 	bl	8006f0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80068c0:	bf00      	nop
 80068c2:	3710      	adds	r7, #16
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	2000034c 	.word	0x2000034c
 80068cc:	40012400 	.word	0x40012400

080068d0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80068d4:	4b17      	ldr	r3, [pc, #92]	@ (8006934 <MX_SPI2_Init+0x64>)
 80068d6:	4a18      	ldr	r2, [pc, #96]	@ (8006938 <MX_SPI2_Init+0x68>)
 80068d8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80068da:	4b16      	ldr	r3, [pc, #88]	@ (8006934 <MX_SPI2_Init+0x64>)
 80068dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80068e0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80068e2:	4b14      	ldr	r3, [pc, #80]	@ (8006934 <MX_SPI2_Init+0x64>)
 80068e4:	2200      	movs	r2, #0
 80068e6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80068e8:	4b12      	ldr	r3, [pc, #72]	@ (8006934 <MX_SPI2_Init+0x64>)
 80068ea:	2200      	movs	r2, #0
 80068ec:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80068ee:	4b11      	ldr	r3, [pc, #68]	@ (8006934 <MX_SPI2_Init+0x64>)
 80068f0:	2202      	movs	r2, #2
 80068f2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80068f4:	4b0f      	ldr	r3, [pc, #60]	@ (8006934 <MX_SPI2_Init+0x64>)
 80068f6:	2201      	movs	r2, #1
 80068f8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80068fa:	4b0e      	ldr	r3, [pc, #56]	@ (8006934 <MX_SPI2_Init+0x64>)
 80068fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006900:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8006902:	4b0c      	ldr	r3, [pc, #48]	@ (8006934 <MX_SPI2_Init+0x64>)
 8006904:	2238      	movs	r2, #56	@ 0x38
 8006906:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006908:	4b0a      	ldr	r3, [pc, #40]	@ (8006934 <MX_SPI2_Init+0x64>)
 800690a:	2200      	movs	r2, #0
 800690c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800690e:	4b09      	ldr	r3, [pc, #36]	@ (8006934 <MX_SPI2_Init+0x64>)
 8006910:	2200      	movs	r2, #0
 8006912:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006914:	4b07      	ldr	r3, [pc, #28]	@ (8006934 <MX_SPI2_Init+0x64>)
 8006916:	2200      	movs	r2, #0
 8006918:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800691a:	4b06      	ldr	r3, [pc, #24]	@ (8006934 <MX_SPI2_Init+0x64>)
 800691c:	220a      	movs	r2, #10
 800691e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006920:	4804      	ldr	r0, [pc, #16]	@ (8006934 <MX_SPI2_Init+0x64>)
 8006922:	f003 fd91 	bl	800a448 <HAL_SPI_Init>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d001      	beq.n	8006930 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800692c:	f000 faee 	bl	8006f0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006930:	bf00      	nop
 8006932:	bd80      	pop	{r7, pc}
 8006934:	2000037c 	.word	0x2000037c
 8006938:	40003800 	.word	0x40003800

0800693c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b08a      	sub	sp, #40	@ 0x28
 8006940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006942:	f107 0318 	add.w	r3, r7, #24
 8006946:	2200      	movs	r2, #0
 8006948:	601a      	str	r2, [r3, #0]
 800694a:	605a      	str	r2, [r3, #4]
 800694c:	609a      	str	r2, [r3, #8]
 800694e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006950:	f107 0310 	add.w	r3, r7, #16
 8006954:	2200      	movs	r2, #0
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800695a:	463b      	mov	r3, r7
 800695c:	2200      	movs	r2, #0
 800695e:	601a      	str	r2, [r3, #0]
 8006960:	605a      	str	r2, [r3, #4]
 8006962:	609a      	str	r2, [r3, #8]
 8006964:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006966:	4b2c      	ldr	r3, [pc, #176]	@ (8006a18 <MX_TIM2_Init+0xdc>)
 8006968:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800696c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 800696e:	4b2a      	ldr	r3, [pc, #168]	@ (8006a18 <MX_TIM2_Init+0xdc>)
 8006970:	2247      	movs	r2, #71	@ 0x47
 8006972:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006974:	4b28      	ldr	r3, [pc, #160]	@ (8006a18 <MX_TIM2_Init+0xdc>)
 8006976:	2200      	movs	r2, #0
 8006978:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800697a:	4b27      	ldr	r3, [pc, #156]	@ (8006a18 <MX_TIM2_Init+0xdc>)
 800697c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006980:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006982:	4b25      	ldr	r3, [pc, #148]	@ (8006a18 <MX_TIM2_Init+0xdc>)
 8006984:	2200      	movs	r2, #0
 8006986:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006988:	4b23      	ldr	r3, [pc, #140]	@ (8006a18 <MX_TIM2_Init+0xdc>)
 800698a:	2280      	movs	r2, #128	@ 0x80
 800698c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800698e:	4822      	ldr	r0, [pc, #136]	@ (8006a18 <MX_TIM2_Init+0xdc>)
 8006990:	f003 fee1 	bl	800a756 <HAL_TIM_Base_Init>
 8006994:	4603      	mov	r3, r0
 8006996:	2b00      	cmp	r3, #0
 8006998:	d001      	beq.n	800699e <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 800699a:	f000 fab7 	bl	8006f0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800699e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80069a2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80069a4:	f107 0318 	add.w	r3, r7, #24
 80069a8:	4619      	mov	r1, r3
 80069aa:	481b      	ldr	r0, [pc, #108]	@ (8006a18 <MX_TIM2_Init+0xdc>)
 80069ac:	f004 fd7c 	bl	800b4a8 <HAL_TIM_ConfigClockSource>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d001      	beq.n	80069ba <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80069b6:	f000 faa9 	bl	8006f0c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80069ba:	4817      	ldr	r0, [pc, #92]	@ (8006a18 <MX_TIM2_Init+0xdc>)
 80069bc:	f004 f884 	bl	800aac8 <HAL_TIM_IC_Init>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d001      	beq.n	80069ca <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80069c6:	f000 faa1 	bl	8006f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80069ca:	2300      	movs	r3, #0
 80069cc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80069ce:	2300      	movs	r3, #0
 80069d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80069d2:	f107 0310 	add.w	r3, r7, #16
 80069d6:	4619      	mov	r1, r3
 80069d8:	480f      	ldr	r0, [pc, #60]	@ (8006a18 <MX_TIM2_Init+0xdc>)
 80069da:	f005 fa93 	bl	800bf04 <HAL_TIMEx_MasterConfigSynchronization>
 80069de:	4603      	mov	r3, r0
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d001      	beq.n	80069e8 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 80069e4:	f000 fa92 	bl	8006f0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80069e8:	2300      	movs	r3, #0
 80069ea:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80069ec:	2301      	movs	r3, #1
 80069ee:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80069f0:	2300      	movs	r3, #0
 80069f2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80069f4:	2300      	movs	r3, #0
 80069f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80069f8:	463b      	mov	r3, r7
 80069fa:	2204      	movs	r2, #4
 80069fc:	4619      	mov	r1, r3
 80069fe:	4806      	ldr	r0, [pc, #24]	@ (8006a18 <MX_TIM2_Init+0xdc>)
 8006a00:	f004 fbf4 	bl	800b1ec <HAL_TIM_IC_ConfigChannel>
 8006a04:	4603      	mov	r3, r0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d001      	beq.n	8006a0e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8006a0a:	f000 fa7f 	bl	8006f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8006a0e:	bf00      	nop
 8006a10:	3728      	adds	r7, #40	@ 0x28
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	200003d4 	.word	0x200003d4

08006a1c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b08c      	sub	sp, #48	@ 0x30
 8006a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006a22:	f107 030c 	add.w	r3, r7, #12
 8006a26:	2224      	movs	r2, #36	@ 0x24
 8006a28:	2100      	movs	r1, #0
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f007 fa44 	bl	800deb8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006a30:	1d3b      	adds	r3, r7, #4
 8006a32:	2200      	movs	r2, #0
 8006a34:	601a      	str	r2, [r3, #0]
 8006a36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006a38:	4b20      	ldr	r3, [pc, #128]	@ (8006abc <MX_TIM3_Init+0xa0>)
 8006a3a:	4a21      	ldr	r2, [pc, #132]	@ (8006ac0 <MX_TIM3_Init+0xa4>)
 8006a3c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8006a3e:	4b1f      	ldr	r3, [pc, #124]	@ (8006abc <MX_TIM3_Init+0xa0>)
 8006a40:	2200      	movs	r2, #0
 8006a42:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006a44:	4b1d      	ldr	r3, [pc, #116]	@ (8006abc <MX_TIM3_Init+0xa0>)
 8006a46:	2200      	movs	r2, #0
 8006a48:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006a4a:	4b1c      	ldr	r3, [pc, #112]	@ (8006abc <MX_TIM3_Init+0xa0>)
 8006a4c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a50:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006a52:	4b1a      	ldr	r3, [pc, #104]	@ (8006abc <MX_TIM3_Init+0xa0>)
 8006a54:	2200      	movs	r2, #0
 8006a56:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006a58:	4b18      	ldr	r3, [pc, #96]	@ (8006abc <MX_TIM3_Init+0xa0>)
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006a62:	2300      	movs	r3, #0
 8006a64:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006a66:	2301      	movs	r3, #1
 8006a68:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006a72:	2300      	movs	r3, #0
 8006a74:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006a76:	2301      	movs	r3, #1
 8006a78:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8006a82:	f107 030c 	add.w	r3, r7, #12
 8006a86:	4619      	mov	r1, r3
 8006a88:	480c      	ldr	r0, [pc, #48]	@ (8006abc <MX_TIM3_Init+0xa0>)
 8006a8a:	f004 f98f 	bl	800adac <HAL_TIM_Encoder_Init>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d001      	beq.n	8006a98 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8006a94:	f000 fa3a 	bl	8006f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006aa0:	1d3b      	adds	r3, r7, #4
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	4805      	ldr	r0, [pc, #20]	@ (8006abc <MX_TIM3_Init+0xa0>)
 8006aa6:	f005 fa2d 	bl	800bf04 <HAL_TIMEx_MasterConfigSynchronization>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d001      	beq.n	8006ab4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8006ab0:	f000 fa2c 	bl	8006f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006ab4:	bf00      	nop
 8006ab6:	3730      	adds	r7, #48	@ 0x30
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	2000041c 	.word	0x2000041c
 8006ac0:	40000400 	.word	0x40000400

08006ac4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b08c      	sub	sp, #48	@ 0x30
 8006ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006aca:	f107 030c 	add.w	r3, r7, #12
 8006ace:	2224      	movs	r2, #36	@ 0x24
 8006ad0:	2100      	movs	r1, #0
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f007 f9f0 	bl	800deb8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006ad8:	1d3b      	adds	r3, r7, #4
 8006ada:	2200      	movs	r2, #0
 8006adc:	601a      	str	r2, [r3, #0]
 8006ade:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006ae0:	4b20      	ldr	r3, [pc, #128]	@ (8006b64 <MX_TIM4_Init+0xa0>)
 8006ae2:	4a21      	ldr	r2, [pc, #132]	@ (8006b68 <MX_TIM4_Init+0xa4>)
 8006ae4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8006ae6:	4b1f      	ldr	r3, [pc, #124]	@ (8006b64 <MX_TIM4_Init+0xa0>)
 8006ae8:	2200      	movs	r2, #0
 8006aea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006aec:	4b1d      	ldr	r3, [pc, #116]	@ (8006b64 <MX_TIM4_Init+0xa0>)
 8006aee:	2200      	movs	r2, #0
 8006af0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8006af2:	4b1c      	ldr	r3, [pc, #112]	@ (8006b64 <MX_TIM4_Init+0xa0>)
 8006af4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006af8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006afa:	4b1a      	ldr	r3, [pc, #104]	@ (8006b64 <MX_TIM4_Init+0xa0>)
 8006afc:	2200      	movs	r2, #0
 8006afe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b00:	4b18      	ldr	r3, [pc, #96]	@ (8006b64 <MX_TIM4_Init+0xa0>)
 8006b02:	2200      	movs	r2, #0
 8006b04:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006b06:	2301      	movs	r3, #1
 8006b08:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006b12:	2300      	movs	r3, #0
 8006b14:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006b16:	2300      	movs	r3, #0
 8006b18:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006b22:	2300      	movs	r3, #0
 8006b24:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006b26:	2300      	movs	r3, #0
 8006b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8006b2a:	f107 030c 	add.w	r3, r7, #12
 8006b2e:	4619      	mov	r1, r3
 8006b30:	480c      	ldr	r0, [pc, #48]	@ (8006b64 <MX_TIM4_Init+0xa0>)
 8006b32:	f004 f93b 	bl	800adac <HAL_TIM_Encoder_Init>
 8006b36:	4603      	mov	r3, r0
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d001      	beq.n	8006b40 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8006b3c:	f000 f9e6 	bl	8006f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006b40:	2300      	movs	r3, #0
 8006b42:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006b44:	2300      	movs	r3, #0
 8006b46:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006b48:	1d3b      	adds	r3, r7, #4
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	4805      	ldr	r0, [pc, #20]	@ (8006b64 <MX_TIM4_Init+0xa0>)
 8006b4e:	f005 f9d9 	bl	800bf04 <HAL_TIMEx_MasterConfigSynchronization>
 8006b52:	4603      	mov	r3, r0
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d001      	beq.n	8006b5c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8006b58:	f000 f9d8 	bl	8006f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8006b5c:	bf00      	nop
 8006b5e:	3730      	adds	r7, #48	@ 0x30
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}
 8006b64:	20000464 	.word	0x20000464
 8006b68:	40000800 	.word	0x40000800

08006b6c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b082      	sub	sp, #8
 8006b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006b72:	463b      	mov	r3, r7
 8006b74:	2200      	movs	r2, #0
 8006b76:	601a      	str	r2, [r3, #0]
 8006b78:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8006b7a:	4b15      	ldr	r3, [pc, #84]	@ (8006bd0 <MX_TIM6_Init+0x64>)
 8006b7c:	4a15      	ldr	r2, [pc, #84]	@ (8006bd4 <MX_TIM6_Init+0x68>)
 8006b7e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7199;
 8006b80:	4b13      	ldr	r3, [pc, #76]	@ (8006bd0 <MX_TIM6_Init+0x64>)
 8006b82:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8006b86:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b88:	4b11      	ldr	r3, [pc, #68]	@ (8006bd0 <MX_TIM6_Init+0x64>)
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8006b8e:	4b10      	ldr	r3, [pc, #64]	@ (8006bd0 <MX_TIM6_Init+0x64>)
 8006b90:	2263      	movs	r2, #99	@ 0x63
 8006b92:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b94:	4b0e      	ldr	r3, [pc, #56]	@ (8006bd0 <MX_TIM6_Init+0x64>)
 8006b96:	2200      	movs	r2, #0
 8006b98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006b9a:	480d      	ldr	r0, [pc, #52]	@ (8006bd0 <MX_TIM6_Init+0x64>)
 8006b9c:	f003 fddb 	bl	800a756 <HAL_TIM_Base_Init>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d001      	beq.n	8006baa <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8006ba6:	f000 f9b1 	bl	8006f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006baa:	2300      	movs	r3, #0
 8006bac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006bb2:	463b      	mov	r3, r7
 8006bb4:	4619      	mov	r1, r3
 8006bb6:	4806      	ldr	r0, [pc, #24]	@ (8006bd0 <MX_TIM6_Init+0x64>)
 8006bb8:	f005 f9a4 	bl	800bf04 <HAL_TIMEx_MasterConfigSynchronization>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d001      	beq.n	8006bc6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8006bc2:	f000 f9a3 	bl	8006f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8006bc6:	bf00      	nop
 8006bc8:	3708      	adds	r7, #8
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop
 8006bd0:	200004ac 	.word	0x200004ac
 8006bd4:	40001000 	.word	0x40001000

08006bd8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b092      	sub	sp, #72	@ 0x48
 8006bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006bde:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8006be2:	2200      	movs	r2, #0
 8006be4:	601a      	str	r2, [r3, #0]
 8006be6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006be8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006bec:	2200      	movs	r2, #0
 8006bee:	601a      	str	r2, [r3, #0]
 8006bf0:	605a      	str	r2, [r3, #4]
 8006bf2:	609a      	str	r2, [r3, #8]
 8006bf4:	60da      	str	r2, [r3, #12]
 8006bf6:	611a      	str	r2, [r3, #16]
 8006bf8:	615a      	str	r2, [r3, #20]
 8006bfa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006bfc:	1d3b      	adds	r3, r7, #4
 8006bfe:	2220      	movs	r2, #32
 8006c00:	2100      	movs	r1, #0
 8006c02:	4618      	mov	r0, r3
 8006c04:	f007 f958 	bl	800deb8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8006c08:	4b45      	ldr	r3, [pc, #276]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006c0a:	4a46      	ldr	r2, [pc, #280]	@ (8006d24 <MX_TIM8_Init+0x14c>)
 8006c0c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8006c0e:	4b44      	ldr	r3, [pc, #272]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006c10:	2200      	movs	r2, #0
 8006c12:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c14:	4b42      	ldr	r3, [pc, #264]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006c16:	2200      	movs	r2, #0
 8006c18:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 2880-1;
 8006c1a:	4b41      	ldr	r3, [pc, #260]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006c1c:	f640 323f 	movw	r2, #2879	@ 0xb3f
 8006c20:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006c22:	4b3f      	ldr	r3, [pc, #252]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006c24:	2200      	movs	r2, #0
 8006c26:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006c28:	4b3d      	ldr	r3, [pc, #244]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006c2e:	4b3c      	ldr	r3, [pc, #240]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006c30:	2280      	movs	r2, #128	@ 0x80
 8006c32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8006c34:	483a      	ldr	r0, [pc, #232]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006c36:	f003 fe3d 	bl	800a8b4 <HAL_TIM_PWM_Init>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d001      	beq.n	8006c44 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8006c40:	f000 f964 	bl	8006f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006c44:	2300      	movs	r3, #0
 8006c46:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006c4c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8006c50:	4619      	mov	r1, r3
 8006c52:	4833      	ldr	r0, [pc, #204]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006c54:	f005 f956 	bl	800bf04 <HAL_TIMEx_MasterConfigSynchronization>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d001      	beq.n	8006c62 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8006c5e:	f000 f955 	bl	8006f0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006c62:	2360      	movs	r3, #96	@ 0x60
 8006c64:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8006c66:	2300      	movs	r3, #0
 8006c68:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006c72:	2300      	movs	r3, #0
 8006c74:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006c76:	2300      	movs	r3, #0
 8006c78:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006c7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c82:	2200      	movs	r2, #0
 8006c84:	4619      	mov	r1, r3
 8006c86:	4826      	ldr	r0, [pc, #152]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006c88:	f004 fb4c 	bl	800b324 <HAL_TIM_PWM_ConfigChannel>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d001      	beq.n	8006c96 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8006c92:	f000 f93b 	bl	8006f0c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006c96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c9a:	2204      	movs	r2, #4
 8006c9c:	4619      	mov	r1, r3
 8006c9e:	4820      	ldr	r0, [pc, #128]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006ca0:	f004 fb40 	bl	800b324 <HAL_TIM_PWM_ConfigChannel>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d001      	beq.n	8006cae <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8006caa:	f000 f92f 	bl	8006f0c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006cae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006cb2:	2208      	movs	r2, #8
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	481a      	ldr	r0, [pc, #104]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006cb8:	f004 fb34 	bl	800b324 <HAL_TIM_PWM_ConfigChannel>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d001      	beq.n	8006cc6 <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8006cc2:	f000 f923 	bl	8006f0c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006cc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006cca:	220c      	movs	r2, #12
 8006ccc:	4619      	mov	r1, r3
 8006cce:	4814      	ldr	r0, [pc, #80]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006cd0:	f004 fb28 	bl	800b324 <HAL_TIM_PWM_ConfigChannel>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d001      	beq.n	8006cde <MX_TIM8_Init+0x106>
  {
    Error_Handler();
 8006cda:	f000 f917 	bl	8006f0c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006cea:	2300      	movs	r3, #0
 8006cec:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006cf2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006cf6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8006cfc:	1d3b      	adds	r3, r7, #4
 8006cfe:	4619      	mov	r1, r3
 8006d00:	4807      	ldr	r0, [pc, #28]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006d02:	f005 f96b 	bl	800bfdc <HAL_TIMEx_ConfigBreakDeadTime>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d001      	beq.n	8006d10 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 8006d0c:	f000 f8fe 	bl	8006f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8006d10:	4803      	ldr	r0, [pc, #12]	@ (8006d20 <MX_TIM8_Init+0x148>)
 8006d12:	f001 fd63 	bl	80087dc <HAL_TIM_MspPostInit>

}
 8006d16:	bf00      	nop
 8006d18:	3748      	adds	r7, #72	@ 0x48
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	200004f4 	.word	0x200004f4
 8006d24:	40013400 	.word	0x40013400

08006d28 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8006d2c:	4b11      	ldr	r3, [pc, #68]	@ (8006d74 <MX_UART5_Init+0x4c>)
 8006d2e:	4a12      	ldr	r2, [pc, #72]	@ (8006d78 <MX_UART5_Init+0x50>)
 8006d30:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8006d32:	4b10      	ldr	r3, [pc, #64]	@ (8006d74 <MX_UART5_Init+0x4c>)
 8006d34:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8006d38:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8006d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8006d74 <MX_UART5_Init+0x4c>)
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8006d40:	4b0c      	ldr	r3, [pc, #48]	@ (8006d74 <MX_UART5_Init+0x4c>)
 8006d42:	2200      	movs	r2, #0
 8006d44:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8006d46:	4b0b      	ldr	r3, [pc, #44]	@ (8006d74 <MX_UART5_Init+0x4c>)
 8006d48:	2200      	movs	r2, #0
 8006d4a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8006d4c:	4b09      	ldr	r3, [pc, #36]	@ (8006d74 <MX_UART5_Init+0x4c>)
 8006d4e:	220c      	movs	r2, #12
 8006d50:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006d52:	4b08      	ldr	r3, [pc, #32]	@ (8006d74 <MX_UART5_Init+0x4c>)
 8006d54:	2200      	movs	r2, #0
 8006d56:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8006d58:	4b06      	ldr	r3, [pc, #24]	@ (8006d74 <MX_UART5_Init+0x4c>)
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8006d5e:	4805      	ldr	r0, [pc, #20]	@ (8006d74 <MX_UART5_Init+0x4c>)
 8006d60:	f005 f99f 	bl	800c0a2 <HAL_UART_Init>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d001      	beq.n	8006d6e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8006d6a:	f000 f8cf 	bl	8006f0c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8006d6e:	bf00      	nop
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	2000053c 	.word	0x2000053c
 8006d78:	40005000 	.word	0x40005000

08006d7c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006d80:	4b11      	ldr	r3, [pc, #68]	@ (8006dc8 <MX_USART1_UART_Init+0x4c>)
 8006d82:	4a12      	ldr	r2, [pc, #72]	@ (8006dcc <MX_USART1_UART_Init+0x50>)
 8006d84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006d86:	4b10      	ldr	r3, [pc, #64]	@ (8006dc8 <MX_USART1_UART_Init+0x4c>)
 8006d88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006d8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8006dc8 <MX_USART1_UART_Init+0x4c>)
 8006d90:	2200      	movs	r2, #0
 8006d92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006d94:	4b0c      	ldr	r3, [pc, #48]	@ (8006dc8 <MX_USART1_UART_Init+0x4c>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8006dc8 <MX_USART1_UART_Init+0x4c>)
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006da0:	4b09      	ldr	r3, [pc, #36]	@ (8006dc8 <MX_USART1_UART_Init+0x4c>)
 8006da2:	220c      	movs	r2, #12
 8006da4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006da6:	4b08      	ldr	r3, [pc, #32]	@ (8006dc8 <MX_USART1_UART_Init+0x4c>)
 8006da8:	2200      	movs	r2, #0
 8006daa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006dac:	4b06      	ldr	r3, [pc, #24]	@ (8006dc8 <MX_USART1_UART_Init+0x4c>)
 8006dae:	2200      	movs	r2, #0
 8006db0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006db2:	4805      	ldr	r0, [pc, #20]	@ (8006dc8 <MX_USART1_UART_Init+0x4c>)
 8006db4:	f005 f975 	bl	800c0a2 <HAL_UART_Init>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d001      	beq.n	8006dc2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8006dbe:	f000 f8a5 	bl	8006f0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006dc2:	bf00      	nop
 8006dc4:	bd80      	pop	{r7, pc}
 8006dc6:	bf00      	nop
 8006dc8:	20000584 	.word	0x20000584
 8006dcc:	40013800 	.word	0x40013800

08006dd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b088      	sub	sp, #32
 8006dd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006dd6:	f107 0310 	add.w	r3, r7, #16
 8006dda:	2200      	movs	r2, #0
 8006ddc:	601a      	str	r2, [r3, #0]
 8006dde:	605a      	str	r2, [r3, #4]
 8006de0:	609a      	str	r2, [r3, #8]
 8006de2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006de4:	4b45      	ldr	r3, [pc, #276]	@ (8006efc <MX_GPIO_Init+0x12c>)
 8006de6:	699b      	ldr	r3, [r3, #24]
 8006de8:	4a44      	ldr	r2, [pc, #272]	@ (8006efc <MX_GPIO_Init+0x12c>)
 8006dea:	f043 0304 	orr.w	r3, r3, #4
 8006dee:	6193      	str	r3, [r2, #24]
 8006df0:	4b42      	ldr	r3, [pc, #264]	@ (8006efc <MX_GPIO_Init+0x12c>)
 8006df2:	699b      	ldr	r3, [r3, #24]
 8006df4:	f003 0304 	and.w	r3, r3, #4
 8006df8:	60fb      	str	r3, [r7, #12]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006dfc:	4b3f      	ldr	r3, [pc, #252]	@ (8006efc <MX_GPIO_Init+0x12c>)
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	4a3e      	ldr	r2, [pc, #248]	@ (8006efc <MX_GPIO_Init+0x12c>)
 8006e02:	f043 0308 	orr.w	r3, r3, #8
 8006e06:	6193      	str	r3, [r2, #24]
 8006e08:	4b3c      	ldr	r3, [pc, #240]	@ (8006efc <MX_GPIO_Init+0x12c>)
 8006e0a:	699b      	ldr	r3, [r3, #24]
 8006e0c:	f003 0308 	and.w	r3, r3, #8
 8006e10:	60bb      	str	r3, [r7, #8]
 8006e12:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e14:	4b39      	ldr	r3, [pc, #228]	@ (8006efc <MX_GPIO_Init+0x12c>)
 8006e16:	699b      	ldr	r3, [r3, #24]
 8006e18:	4a38      	ldr	r2, [pc, #224]	@ (8006efc <MX_GPIO_Init+0x12c>)
 8006e1a:	f043 0310 	orr.w	r3, r3, #16
 8006e1e:	6193      	str	r3, [r2, #24]
 8006e20:	4b36      	ldr	r3, [pc, #216]	@ (8006efc <MX_GPIO_Init+0x12c>)
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	f003 0310 	and.w	r3, r3, #16
 8006e28:	607b      	str	r3, [r7, #4]
 8006e2a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006e2c:	4b33      	ldr	r3, [pc, #204]	@ (8006efc <MX_GPIO_Init+0x12c>)
 8006e2e:	699b      	ldr	r3, [r3, #24]
 8006e30:	4a32      	ldr	r2, [pc, #200]	@ (8006efc <MX_GPIO_Init+0x12c>)
 8006e32:	f043 0320 	orr.w	r3, r3, #32
 8006e36:	6193      	str	r3, [r2, #24]
 8006e38:	4b30      	ldr	r3, [pc, #192]	@ (8006efc <MX_GPIO_Init+0x12c>)
 8006e3a:	699b      	ldr	r3, [r3, #24]
 8006e3c:	f003 0320 	and.w	r3, r3, #32
 8006e40:	603b      	str	r3, [r7, #0]
 8006e42:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8006e44:	2200      	movs	r2, #0
 8006e46:	2101      	movs	r1, #1
 8006e48:	482d      	ldr	r0, [pc, #180]	@ (8006f00 <MX_GPIO_Init+0x130>)
 8006e4a:	f002 fdee 	bl	8009a2a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MPU6050_SDA_Pin|MPU6050_SCL_Pin|LED_Pin|OLED_IIC_SCL_Pin
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f640 7108 	movw	r1, #3848	@ 0xf08
 8006e54:	482b      	ldr	r0, [pc, #172]	@ (8006f04 <MX_GPIO_Init+0x134>)
 8006e56:	f002 fde8 	bl	8009a2a <HAL_GPIO_WritePin>
                          |OLED_IIC_SDA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e62:	2300      	movs	r3, #0
 8006e64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e66:	2302      	movs	r3, #2
 8006e68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8006e6a:	f107 0310 	add.w	r3, r7, #16
 8006e6e:	4619      	mov	r1, r3
 8006e70:	4823      	ldr	r0, [pc, #140]	@ (8006f00 <MX_GPIO_Init+0x130>)
 8006e72:	f002 fc2f 	bl	80096d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MPU6050_SDA_Pin MPU6050_SCL_Pin OLED_IIC_SCL_Pin OLED_IIC_SDA_Pin */
  GPIO_InitStruct.Pin = MPU6050_SDA_Pin|MPU6050_SCL_Pin|OLED_IIC_SCL_Pin|OLED_IIC_SDA_Pin;
 8006e76:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8006e7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e80:	2301      	movs	r3, #1
 8006e82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e84:	2302      	movs	r3, #2
 8006e86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e88:	f107 0310 	add.w	r3, r7, #16
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	481d      	ldr	r0, [pc, #116]	@ (8006f04 <MX_GPIO_Init+0x134>)
 8006e90:	f002 fc20 	bl	80096d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOUTTON_Pin */
  GPIO_InitStruct.Pin = BOUTTON_Pin;
 8006e94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006e98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BOUTTON_GPIO_Port, &GPIO_InitStruct);
 8006ea2:	f107 0310 	add.w	r3, r7, #16
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	4815      	ldr	r0, [pc, #84]	@ (8006f00 <MX_GPIO_Init+0x130>)
 8006eaa:	f002 fc13 	bl	80096d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU6050_Int_Pin */
  GPIO_InitStruct.Pin = MPU6050_Int_Pin;
 8006eae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006eb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006eb4:	4b14      	ldr	r3, [pc, #80]	@ (8006f08 <MX_GPIO_Init+0x138>)
 8006eb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MPU6050_Int_GPIO_Port, &GPIO_InitStruct);
 8006ebc:	f107 0310 	add.w	r3, r7, #16
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	480f      	ldr	r0, [pc, #60]	@ (8006f00 <MX_GPIO_Init+0x130>)
 8006ec4:	f002 fc06 	bl	80096d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8006ec8:	2308      	movs	r3, #8
 8006eca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ed4:	2302      	movs	r3, #2
 8006ed6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8006ed8:	f107 0310 	add.w	r3, r7, #16
 8006edc:	4619      	mov	r1, r3
 8006ede:	4809      	ldr	r0, [pc, #36]	@ (8006f04 <MX_GPIO_Init+0x134>)
 8006ee0:	f002 fbf8 	bl	80096d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	2102      	movs	r1, #2
 8006ee8:	2028      	movs	r0, #40	@ 0x28
 8006eea:	f002 fa78 	bl	80093de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006eee:	2028      	movs	r0, #40	@ 0x28
 8006ef0:	f002 fa91 	bl	8009416 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8006ef4:	bf00      	nop
 8006ef6:	3720      	adds	r7, #32
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}
 8006efc:	40021000 	.word	0x40021000
 8006f00:	40010800 	.word	0x40010800
 8006f04:	40010c00 	.word	0x40010c00
 8006f08:	10110000 	.word	0x10110000

08006f0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006f10:	b672      	cpsid	i
}
 8006f12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006f14:	bf00      	nop
 8006f16:	e7fd      	b.n	8006f14 <Error_Handler+0x8>

08006f18 <PWM_Ignore>:
float Velocity_Left,Velocity_Right;	//  Wheel speed (mm/s)

#define MOTOR_IGNORE_PULSE (1300)//  Dead zone   1450 25Khz   This value needs to be fine-tuned in static state

int PWM_Ignore(int pulse)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
	if (pulse > 0) return pulse + MOTOR_IGNORE_PULSE;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	dd03      	ble.n	8006f2e <PWM_Ignore+0x16>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f203 5314 	addw	r3, r3, #1300	@ 0x514
 8006f2c:	e007      	b.n	8006f3e <PWM_Ignore+0x26>
  if (pulse < 0) return pulse - MOTOR_IGNORE_PULSE;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	da03      	bge.n	8006f3c <PWM_Ignore+0x24>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f2a3 5314 	subw	r3, r3, #1300	@ 0x514
 8006f3a:	e000      	b.n	8006f3e <PWM_Ignore+0x26>
	return pulse;
 8006f3c:	687b      	ldr	r3, [r7, #4]
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	370c      	adds	r7, #12
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bc80      	pop	{r7}
 8006f46:	4770      	bx	lr

08006f48 <Set_Pwm>:
Function: Assign to PWM register
Input   : motor_leftLeft wheel PWMmotor_rightRight wheel PWM
Output  : none
**************************************************************************/
void Set_Pwm(int motor_left,int motor_right)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
	if(motor_left == 0)// stop
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d105      	bne.n	8006f64 <Set_Pwm+0x1c>
	{
		L_PWMA = 0;
 8006f58:	4b1f      	ldr	r3, [pc, #124]	@ (8006fd8 <Set_Pwm+0x90>)
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	635a      	str	r2, [r3, #52]	@ 0x34
		L_PWMB = 0;
 8006f5e:	4b1e      	ldr	r3, [pc, #120]	@ (8006fd8 <Set_Pwm+0x90>)
 8006f60:	2200      	movs	r2, #0
 8006f62:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	if(motor_right == 0)
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d105      	bne.n	8006f76 <Set_Pwm+0x2e>
	{
		R_PWMA = 0;
 8006f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8006fd8 <Set_Pwm+0x90>)
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	63da      	str	r2, [r3, #60]	@ 0x3c
		R_PWMB = 0;
 8006f70:	4b19      	ldr	r3, [pc, #100]	@ (8006fd8 <Set_Pwm+0x90>)
 8006f72:	2200      	movs	r2, #0
 8006f74:	641a      	str	r2, [r3, #64]	@ 0x40
	}

	//  Left wheel
  if(motor_left>0)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	dd09      	ble.n	8006f90 <Set_Pwm+0x48>
	{
		L_PWMB = myabs(motor_left);
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f001 f902 	bl	8008186 <myabs>
 8006f82:	4602      	mov	r2, r0
 8006f84:	4b14      	ldr	r3, [pc, #80]	@ (8006fd8 <Set_Pwm+0x90>)
 8006f86:	639a      	str	r2, [r3, #56]	@ 0x38
		L_PWMA = 0;
 8006f88:	4b13      	ldr	r3, [pc, #76]	@ (8006fd8 <Set_Pwm+0x90>)
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8006f8e:	e008      	b.n	8006fa2 <Set_Pwm+0x5a>
	}
	else
	{
		L_PWMB = 0;
 8006f90:	4b11      	ldr	r3, [pc, #68]	@ (8006fd8 <Set_Pwm+0x90>)
 8006f92:	2200      	movs	r2, #0
 8006f94:	639a      	str	r2, [r3, #56]	@ 0x38
		L_PWMA = myabs(motor_left);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f001 f8f5 	bl	8008186 <myabs>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8006fd8 <Set_Pwm+0x90>)
 8006fa0:	635a      	str	r2, [r3, #52]	@ 0x34
	}

	// Right wheel
	if(motor_right>0)
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	dd09      	ble.n	8006fbc <Set_Pwm+0x74>
	{
		R_PWMA = myabs(motor_right);
 8006fa8:	6838      	ldr	r0, [r7, #0]
 8006faa:	f001 f8ec 	bl	8008186 <myabs>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	4b09      	ldr	r3, [pc, #36]	@ (8006fd8 <Set_Pwm+0x90>)
 8006fb2:	63da      	str	r2, [r3, #60]	@ 0x3c
		R_PWMB = 0;
 8006fb4:	4b08      	ldr	r3, [pc, #32]	@ (8006fd8 <Set_Pwm+0x90>)
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	641a      	str	r2, [r3, #64]	@ 0x40
	{
		R_PWMA = 0;
		R_PWMB = myabs(motor_right);
	}

}
 8006fba:	e008      	b.n	8006fce <Set_Pwm+0x86>
		R_PWMA = 0;
 8006fbc:	4b06      	ldr	r3, [pc, #24]	@ (8006fd8 <Set_Pwm+0x90>)
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	63da      	str	r2, [r3, #60]	@ 0x3c
		R_PWMB = myabs(motor_right);
 8006fc2:	6838      	ldr	r0, [r7, #0]
 8006fc4:	f001 f8df 	bl	8008186 <myabs>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	4b03      	ldr	r3, [pc, #12]	@ (8006fd8 <Set_Pwm+0x90>)
 8006fcc:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006fce:	bf00      	nop
 8006fd0:	3708      	adds	r7, #8
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
 8006fd6:	bf00      	nop
 8006fd8:	40013400 	.word	0x40013400

08006fdc <PWM_Limit>:
Function: PWM limiting range
Input   : INInput  maxMaximum value  minMinimum value
Output  : Output
**************************************************************************/
int PWM_Limit(int IN,int max,int min)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b087      	sub	sp, #28
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	60f8      	str	r0, [r7, #12]
 8006fe4:	60b9      	str	r1, [r7, #8]
 8006fe6:	607a      	str	r2, [r7, #4]
	int OUT = IN;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	617b      	str	r3, [r7, #20]
	if(OUT>max) OUT = max;
 8006fec:	697a      	ldr	r2, [r7, #20]
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	dd01      	ble.n	8006ff8 <PWM_Limit+0x1c>
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	617b      	str	r3, [r7, #20]
	if(OUT<min) OUT = min;
 8006ff8:	697a      	ldr	r2, [r7, #20]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	da01      	bge.n	8007004 <PWM_Limit+0x28>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	617b      	str	r3, [r7, #20]
	return OUT;
 8007004:	697b      	ldr	r3, [r7, #20]
}
 8007006:	4618      	mov	r0, r3
 8007008:	371c      	adds	r7, #28
 800700a:	46bd      	mov	sp, r7
 800700c:	bc80      	pop	{r7}
 800700e:	4770      	bx	lr

08007010 <Get_Velocity_Form_Encoder>:
Function: Encoder reading is converted to speed (mm/s)
Input   : none
Output  : none
**************************************************************************/
void Get_Velocity_Form_Encoder(int encoder_left,int encoder_right)
{
 8007010:	b5b0      	push	{r4, r5, r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	6039      	str	r1, [r7, #0]
	float Rotation_Speed_L,Rotation_Speed_R;						 //Motor speed=Encoder reading (5ms each time) * Reading frequency/harmonics/reduction ratio/Encoder accuracy
	Rotation_Speed_L = encoder_left*Control_Frequency/EncoderMultiples/Reduction_Ratio/Encoder_precision;
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f7f9 feca 	bl	8000db4 <__aeabi_i2f>
 8007020:	4602      	mov	r2, r0
 8007022:	4b59      	ldr	r3, [pc, #356]	@ (8007188 <Get_Velocity_Form_Encoder+0x178>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4619      	mov	r1, r3
 8007028:	4610      	mov	r0, r2
 800702a:	f7f9 ff17 	bl	8000e5c <__aeabi_fmul>
 800702e:	4603      	mov	r3, r0
 8007030:	4618      	mov	r0, r3
 8007032:	f7f9 fa65 	bl	8000500 <__aeabi_f2d>
 8007036:	f04f 0200 	mov.w	r2, #0
 800703a:	4b54      	ldr	r3, [pc, #336]	@ (800718c <Get_Velocity_Form_Encoder+0x17c>)
 800703c:	f7f9 fbe2 	bl	8000804 <__aeabi_ddiv>
 8007040:	4602      	mov	r2, r0
 8007042:	460b      	mov	r3, r1
 8007044:	4610      	mov	r0, r2
 8007046:	4619      	mov	r1, r3
 8007048:	f04f 0200 	mov.w	r2, #0
 800704c:	4b50      	ldr	r3, [pc, #320]	@ (8007190 <Get_Velocity_Form_Encoder+0x180>)
 800704e:	f7f9 fbd9 	bl	8000804 <__aeabi_ddiv>
 8007052:	4602      	mov	r2, r0
 8007054:	460b      	mov	r3, r1
 8007056:	4610      	mov	r0, r2
 8007058:	4619      	mov	r1, r3
 800705a:	f04f 0200 	mov.w	r2, #0
 800705e:	4b4d      	ldr	r3, [pc, #308]	@ (8007194 <Get_Velocity_Form_Encoder+0x184>)
 8007060:	f7f9 fbd0 	bl	8000804 <__aeabi_ddiv>
 8007064:	4602      	mov	r2, r0
 8007066:	460b      	mov	r3, r1
 8007068:	4610      	mov	r0, r2
 800706a:	4619      	mov	r1, r3
 800706c:	f7f9 fd98 	bl	8000ba0 <__aeabi_d2f>
 8007070:	4603      	mov	r3, r0
 8007072:	60fb      	str	r3, [r7, #12]
	Velocity_Left = Rotation_Speed_L*PI*Diameter_67/10;		 //Calculate the encoder speed=rotational speed * circumference/10 and convert it to cm
 8007074:	68f8      	ldr	r0, [r7, #12]
 8007076:	f7f9 fa43 	bl	8000500 <__aeabi_f2d>
 800707a:	a341      	add	r3, pc, #260	@ (adr r3, 8007180 <Get_Velocity_Form_Encoder+0x170>)
 800707c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007080:	f7f9 fa96 	bl	80005b0 <__aeabi_dmul>
 8007084:	4602      	mov	r2, r0
 8007086:	460b      	mov	r3, r1
 8007088:	4614      	mov	r4, r2
 800708a:	461d      	mov	r5, r3
 800708c:	4b42      	ldr	r3, [pc, #264]	@ (8007198 <Get_Velocity_Form_Encoder+0x188>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4618      	mov	r0, r3
 8007092:	f7f9 fa35 	bl	8000500 <__aeabi_f2d>
 8007096:	4602      	mov	r2, r0
 8007098:	460b      	mov	r3, r1
 800709a:	4620      	mov	r0, r4
 800709c:	4629      	mov	r1, r5
 800709e:	f7f9 fa87 	bl	80005b0 <__aeabi_dmul>
 80070a2:	4602      	mov	r2, r0
 80070a4:	460b      	mov	r3, r1
 80070a6:	4610      	mov	r0, r2
 80070a8:	4619      	mov	r1, r3
 80070aa:	f04f 0200 	mov.w	r2, #0
 80070ae:	4b3b      	ldr	r3, [pc, #236]	@ (800719c <Get_Velocity_Form_Encoder+0x18c>)
 80070b0:	f7f9 fba8 	bl	8000804 <__aeabi_ddiv>
 80070b4:	4602      	mov	r2, r0
 80070b6:	460b      	mov	r3, r1
 80070b8:	4610      	mov	r0, r2
 80070ba:	4619      	mov	r1, r3
 80070bc:	f7f9 fd70 	bl	8000ba0 <__aeabi_d2f>
 80070c0:	4603      	mov	r3, r0
 80070c2:	4a37      	ldr	r2, [pc, #220]	@ (80071a0 <Get_Velocity_Form_Encoder+0x190>)
 80070c4:	6013      	str	r3, [r2, #0]
	Rotation_Speed_R = encoder_right*Control_Frequency/EncoderMultiples/Reduction_Ratio/Encoder_precision;
 80070c6:	6838      	ldr	r0, [r7, #0]
 80070c8:	f7f9 fe74 	bl	8000db4 <__aeabi_i2f>
 80070cc:	4602      	mov	r2, r0
 80070ce:	4b2e      	ldr	r3, [pc, #184]	@ (8007188 <Get_Velocity_Form_Encoder+0x178>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4619      	mov	r1, r3
 80070d4:	4610      	mov	r0, r2
 80070d6:	f7f9 fec1 	bl	8000e5c <__aeabi_fmul>
 80070da:	4603      	mov	r3, r0
 80070dc:	4618      	mov	r0, r3
 80070de:	f7f9 fa0f 	bl	8000500 <__aeabi_f2d>
 80070e2:	f04f 0200 	mov.w	r2, #0
 80070e6:	4b29      	ldr	r3, [pc, #164]	@ (800718c <Get_Velocity_Form_Encoder+0x17c>)
 80070e8:	f7f9 fb8c 	bl	8000804 <__aeabi_ddiv>
 80070ec:	4602      	mov	r2, r0
 80070ee:	460b      	mov	r3, r1
 80070f0:	4610      	mov	r0, r2
 80070f2:	4619      	mov	r1, r3
 80070f4:	f04f 0200 	mov.w	r2, #0
 80070f8:	4b25      	ldr	r3, [pc, #148]	@ (8007190 <Get_Velocity_Form_Encoder+0x180>)
 80070fa:	f7f9 fb83 	bl	8000804 <__aeabi_ddiv>
 80070fe:	4602      	mov	r2, r0
 8007100:	460b      	mov	r3, r1
 8007102:	4610      	mov	r0, r2
 8007104:	4619      	mov	r1, r3
 8007106:	f04f 0200 	mov.w	r2, #0
 800710a:	4b22      	ldr	r3, [pc, #136]	@ (8007194 <Get_Velocity_Form_Encoder+0x184>)
 800710c:	f7f9 fb7a 	bl	8000804 <__aeabi_ddiv>
 8007110:	4602      	mov	r2, r0
 8007112:	460b      	mov	r3, r1
 8007114:	4610      	mov	r0, r2
 8007116:	4619      	mov	r1, r3
 8007118:	f7f9 fd42 	bl	8000ba0 <__aeabi_d2f>
 800711c:	4603      	mov	r3, r0
 800711e:	60bb      	str	r3, [r7, #8]
	Velocity_Right = Rotation_Speed_R*PI*Diameter_67/10;	 //Calculate the encoder speed=rotational speed * circumference/10 and convert it to cm
 8007120:	68b8      	ldr	r0, [r7, #8]
 8007122:	f7f9 f9ed 	bl	8000500 <__aeabi_f2d>
 8007126:	a316      	add	r3, pc, #88	@ (adr r3, 8007180 <Get_Velocity_Form_Encoder+0x170>)
 8007128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712c:	f7f9 fa40 	bl	80005b0 <__aeabi_dmul>
 8007130:	4602      	mov	r2, r0
 8007132:	460b      	mov	r3, r1
 8007134:	4614      	mov	r4, r2
 8007136:	461d      	mov	r5, r3
 8007138:	4b17      	ldr	r3, [pc, #92]	@ (8007198 <Get_Velocity_Form_Encoder+0x188>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4618      	mov	r0, r3
 800713e:	f7f9 f9df 	bl	8000500 <__aeabi_f2d>
 8007142:	4602      	mov	r2, r0
 8007144:	460b      	mov	r3, r1
 8007146:	4620      	mov	r0, r4
 8007148:	4629      	mov	r1, r5
 800714a:	f7f9 fa31 	bl	80005b0 <__aeabi_dmul>
 800714e:	4602      	mov	r2, r0
 8007150:	460b      	mov	r3, r1
 8007152:	4610      	mov	r0, r2
 8007154:	4619      	mov	r1, r3
 8007156:	f04f 0200 	mov.w	r2, #0
 800715a:	4b10      	ldr	r3, [pc, #64]	@ (800719c <Get_Velocity_Form_Encoder+0x18c>)
 800715c:	f7f9 fb52 	bl	8000804 <__aeabi_ddiv>
 8007160:	4602      	mov	r2, r0
 8007162:	460b      	mov	r3, r1
 8007164:	4610      	mov	r0, r2
 8007166:	4619      	mov	r1, r3
 8007168:	f7f9 fd1a 	bl	8000ba0 <__aeabi_d2f>
 800716c:	4603      	mov	r3, r0
 800716e:	4a0d      	ldr	r2, [pc, #52]	@ (80071a4 <Get_Velocity_Form_Encoder+0x194>)
 8007170:	6013      	str	r3, [r2, #0]

}
 8007172:	bf00      	nop
 8007174:	3710      	adds	r7, #16
 8007176:	46bd      	mov	sp, r7
 8007178:	bdb0      	pop	{r4, r5, r7, pc}
 800717a:	bf00      	nop
 800717c:	f3af 8000 	nop.w
 8007180:	53c8d4f1 	.word	0x53c8d4f1
 8007184:	400921fb 	.word	0x400921fb
 8007188:	20000040 	.word	0x20000040
 800718c:	40100000 	.word	0x40100000
 8007190:	403e0000 	.word	0x403e0000
 8007194:	40260000 	.word	0x40260000
 8007198:	20000044 	.word	0x20000044
 800719c:	40240000 	.word	0x40240000
 80071a0:	200005d0 	.word	0x200005d0
 80071a4:	200005d4 	.word	0x200005d4

080071a8 <Turn_Off>:
Input   : angleCar inclinationvoltageVoltage
Output  : 1abnormal0normal
**************************************************************************/

uint8_t Turn_Off(float angle, float voltage)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b082      	sub	sp, #8
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
    if(myabs((int)angle - Mid_Angle) > 40)
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f7fa f818 	bl	80011e8 <__aeabi_f2iz>
 80071b8:	4602      	mov	r2, r0
 80071ba:	4b11      	ldr	r3, [pc, #68]	@ (8007200 <Turn_Off+0x58>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	4618      	mov	r0, r3
 80071c2:	f000 ffe0 	bl	8008186 <myabs>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b28      	cmp	r3, #40	@ 0x28
 80071ca:	dd01      	ble.n	80071d0 <Turn_Off+0x28>
        return 1;
 80071cc:	2301      	movs	r3, #1
 80071ce:	e00d      	b.n	80071ec <Turn_Off+0x44>

    if(voltage < 9.6)  //  Seuil du code qui marche
 80071d0:	6838      	ldr	r0, [r7, #0]
 80071d2:	f7f9 f995 	bl	8000500 <__aeabi_f2d>
 80071d6:	a308      	add	r3, pc, #32	@ (adr r3, 80071f8 <Turn_Off+0x50>)
 80071d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071dc:	f7f9 fc5a 	bl	8000a94 <__aeabi_dcmplt>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d001      	beq.n	80071ea <Turn_Off+0x42>
        return 1;
 80071e6:	2301      	movs	r3, #1
 80071e8:	e000      	b.n	80071ec <Turn_Off+0x44>

    return 0;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3708      	adds	r7, #8
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	f3af 8000 	nop.w
 80071f8:	33333333 	.word	0x33333333
 80071fc:	40233333 	.word	0x40233333
 8007200:	20000344 	.word	0x20000344

08007204 <Motor_start>:


void Motor_start(void)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8007208:	2100      	movs	r1, #0
 800720a:	4808      	ldr	r0, [pc, #32]	@ (800722c <Motor_start+0x28>)
 800720c:	f003 fba2 	bl	800a954 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8007210:	2104      	movs	r1, #4
 8007212:	4806      	ldr	r0, [pc, #24]	@ (800722c <Motor_start+0x28>)
 8007214:	f003 fb9e 	bl	800a954 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8007218:	2108      	movs	r1, #8
 800721a:	4804      	ldr	r0, [pc, #16]	@ (800722c <Motor_start+0x28>)
 800721c:	f003 fb9a 	bl	800a954 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8007220:	210c      	movs	r1, #12
 8007222:	4802      	ldr	r0, [pc, #8]	@ (800722c <Motor_start+0x28>)
 8007224:	f003 fb96 	bl	800a954 <HAL_TIM_PWM_Start>

}
 8007228:	bf00      	nop
 800722a:	bd80      	pop	{r7, pc}
 800722c:	200004f4 	.word	0x200004f4

08007230 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8007230:	b480      	push	{r7}
 8007232:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8007234:	f3bf 8f4f 	dsb	sy
}
 8007238:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800723a:	4b06      	ldr	r3, [pc, #24]	@ (8007254 <__NVIC_SystemReset+0x24>)
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8007242:	4904      	ldr	r1, [pc, #16]	@ (8007254 <__NVIC_SystemReset+0x24>)
 8007244:	4b04      	ldr	r3, [pc, #16]	@ (8007258 <__NVIC_SystemReset+0x28>)
 8007246:	4313      	orrs	r3, r2
 8007248:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800724a:	f3bf 8f4f 	dsb	sy
}
 800724e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8007250:	bf00      	nop
 8007252:	e7fd      	b.n	8007250 <__NVIC_SystemReset+0x20>
 8007254:	e000ed00 	.word	0xe000ed00
 8007258:	05fa0004 	.word	0x05fa0004

0800725c <inv_row_2_scale>:
static signed char gyro_orientation[9] = {-1, 0, 0,
                                           0,-1, 0,
                                           0, 0, 1};

static unsigned short inv_row_2_scale(const signed char *row)
{
 800725c:	b480      	push	{r7}
 800725e:	b085      	sub	sp, #20
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
    unsigned short b;
    if (row[0] > 0)        b = 0;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f993 3000 	ldrsb.w	r3, [r3]
 800726a:	2b00      	cmp	r3, #0
 800726c:	dd02      	ble.n	8007274 <inv_row_2_scale+0x18>
 800726e:	2300      	movs	r3, #0
 8007270:	81fb      	strh	r3, [r7, #14]
 8007272:	e02d      	b.n	80072d0 <inv_row_2_scale+0x74>
    else if (row[0] < 0)   b = 4;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f993 3000 	ldrsb.w	r3, [r3]
 800727a:	2b00      	cmp	r3, #0
 800727c:	da02      	bge.n	8007284 <inv_row_2_scale+0x28>
 800727e:	2304      	movs	r3, #4
 8007280:	81fb      	strh	r3, [r7, #14]
 8007282:	e025      	b.n	80072d0 <inv_row_2_scale+0x74>
    else if (row[1] > 0)   b = 1;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	3301      	adds	r3, #1
 8007288:	f993 3000 	ldrsb.w	r3, [r3]
 800728c:	2b00      	cmp	r3, #0
 800728e:	dd02      	ble.n	8007296 <inv_row_2_scale+0x3a>
 8007290:	2301      	movs	r3, #1
 8007292:	81fb      	strh	r3, [r7, #14]
 8007294:	e01c      	b.n	80072d0 <inv_row_2_scale+0x74>
    else if (row[1] < 0)   b = 5;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	3301      	adds	r3, #1
 800729a:	f993 3000 	ldrsb.w	r3, [r3]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	da02      	bge.n	80072a8 <inv_row_2_scale+0x4c>
 80072a2:	2305      	movs	r3, #5
 80072a4:	81fb      	strh	r3, [r7, #14]
 80072a6:	e013      	b.n	80072d0 <inv_row_2_scale+0x74>
    else if (row[2] > 0)   b = 2;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	3302      	adds	r3, #2
 80072ac:	f993 3000 	ldrsb.w	r3, [r3]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	dd02      	ble.n	80072ba <inv_row_2_scale+0x5e>
 80072b4:	2302      	movs	r3, #2
 80072b6:	81fb      	strh	r3, [r7, #14]
 80072b8:	e00a      	b.n	80072d0 <inv_row_2_scale+0x74>
    else if (row[2] < 0)   b = 6;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	3302      	adds	r3, #2
 80072be:	f993 3000 	ldrsb.w	r3, [r3]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	da02      	bge.n	80072cc <inv_row_2_scale+0x70>
 80072c6:	2306      	movs	r3, #6
 80072c8:	81fb      	strh	r3, [r7, #14]
 80072ca:	e001      	b.n	80072d0 <inv_row_2_scale+0x74>
    else                   b = 7; // error
 80072cc:	2307      	movs	r3, #7
 80072ce:	81fb      	strh	r3, [r7, #14]
    return b;
 80072d0:	89fb      	ldrh	r3, [r7, #14]
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3714      	adds	r7, #20
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bc80      	pop	{r7}
 80072da:	4770      	bx	lr

080072dc <inv_orientation_matrix_to_scalar>:



static  unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b084      	sub	sp, #16
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
    unsigned short scalar;
    scalar = inv_row_2_scale(mtx);
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f7ff ffb9 	bl	800725c <inv_row_2_scale>
 80072ea:	4603      	mov	r3, r0
 80072ec:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	3303      	adds	r3, #3
 80072f2:	4618      	mov	r0, r3
 80072f4:	f7ff ffb2 	bl	800725c <inv_row_2_scale>
 80072f8:	4603      	mov	r3, r0
 80072fa:	00db      	lsls	r3, r3, #3
 80072fc:	b21a      	sxth	r2, r3
 80072fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007302:	4313      	orrs	r3, r2
 8007304:	b21b      	sxth	r3, r3
 8007306:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	3306      	adds	r3, #6
 800730c:	4618      	mov	r0, r3
 800730e:	f7ff ffa5 	bl	800725c <inv_row_2_scale>
 8007312:	4603      	mov	r3, r0
 8007314:	019b      	lsls	r3, r3, #6
 8007316:	b21a      	sxth	r2, r3
 8007318:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800731c:	4313      	orrs	r3, r2
 800731e:	b21b      	sxth	r3, r3
 8007320:	81fb      	strh	r3, [r7, #14]
    return scalar;
 8007322:	89fb      	ldrh	r3, [r7, #14]
}
 8007324:	4618      	mov	r0, r3
 8007326:	3710      	adds	r7, #16
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}

0800732c <run_self_test>:

static void run_self_test(void)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b08a      	sub	sp, #40	@ 0x28
 8007330:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 8007332:	f107 020c 	add.w	r2, r7, #12
 8007336:	f107 0318 	add.w	r3, r7, #24
 800733a:	4611      	mov	r1, r2
 800733c:	4618      	mov	r0, r3
 800733e:	f7fe fe5d 	bl	8005ffc <mpu_run_self_test>
 8007342:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x7) {
 8007344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007346:	2b07      	cmp	r3, #7
 8007348:	d151      	bne.n	80073ee <run_self_test+0xc2>
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 800734a:	f107 0308 	add.w	r3, r7, #8
 800734e:	4618      	mov	r0, r3
 8007350:	f7fd fe26 	bl	8004fa0 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 8007354:	69bb      	ldr	r3, [r7, #24]
 8007356:	4618      	mov	r0, r3
 8007358:	f7f9 fd2c 	bl	8000db4 <__aeabi_i2f>
 800735c:	4602      	mov	r2, r0
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	4619      	mov	r1, r3
 8007362:	4610      	mov	r0, r2
 8007364:	f7f9 fd7a 	bl	8000e5c <__aeabi_fmul>
 8007368:	4603      	mov	r3, r0
 800736a:	4618      	mov	r0, r3
 800736c:	f7f9 ff3c 	bl	80011e8 <__aeabi_f2iz>
 8007370:	4603      	mov	r3, r0
 8007372:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	4618      	mov	r0, r3
 8007378:	f7f9 fd1c 	bl	8000db4 <__aeabi_i2f>
 800737c:	4602      	mov	r2, r0
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	4619      	mov	r1, r3
 8007382:	4610      	mov	r0, r2
 8007384:	f7f9 fd6a 	bl	8000e5c <__aeabi_fmul>
 8007388:	4603      	mov	r3, r0
 800738a:	4618      	mov	r0, r3
 800738c:	f7f9 ff2c 	bl	80011e8 <__aeabi_f2iz>
 8007390:	4603      	mov	r3, r0
 8007392:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8007394:	6a3b      	ldr	r3, [r7, #32]
 8007396:	4618      	mov	r0, r3
 8007398:	f7f9 fd0c 	bl	8000db4 <__aeabi_i2f>
 800739c:	4602      	mov	r2, r0
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	4619      	mov	r1, r3
 80073a2:	4610      	mov	r0, r2
 80073a4:	f7f9 fd5a 	bl	8000e5c <__aeabi_fmul>
 80073a8:	4603      	mov	r3, r0
 80073aa:	4618      	mov	r0, r3
 80073ac:	f7f9 ff1c 	bl	80011e8 <__aeabi_f2iz>
 80073b0:	4603      	mov	r3, r0
 80073b2:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 80073b4:	f107 0318 	add.w	r3, r7, #24
 80073b8:	4618      	mov	r0, r3
 80073ba:	f7fa fa5f 	bl	800187c <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 80073be:	1dbb      	adds	r3, r7, #6
 80073c0:	4618      	mov	r0, r3
 80073c2:	f7fd fe25 	bl	8005010 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	88fa      	ldrh	r2, [r7, #6]
 80073ca:	fb02 f303 	mul.w	r3, r2, r3
 80073ce:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	88fa      	ldrh	r2, [r7, #6]
 80073d4:	fb02 f303 	mul.w	r3, r2, r3
 80073d8:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	88fa      	ldrh	r2, [r7, #6]
 80073de:	fb02 f303 	mul.w	r3, r2, r3
 80073e2:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 80073e4:	f107 030c 	add.w	r3, r7, #12
 80073e8:	4618      	mov	r0, r3
 80073ea:	f7fa fb51 	bl	8001a90 <dmp_set_accel_bias>
    }
}
 80073ee:	bf00      	nop
 80073f0:	3728      	adds	r7, #40	@ 0x28
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}

080073f6 <MPU6050_setClockSource>:
        }
        MPU6050_FIFO[j][10] = sum / 10;
    }
}

void MPU6050_setClockSource(uint8_t source){
 80073f6:	b580      	push	{r7, lr}
 80073f8:	b084      	sub	sp, #16
 80073fa:	af02      	add	r7, sp, #8
 80073fc:	4603      	mov	r3, r0
 80073fe:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
 8007400:	79fb      	ldrb	r3, [r7, #7]
 8007402:	9300      	str	r3, [sp, #0]
 8007404:	2303      	movs	r3, #3
 8007406:	2202      	movs	r2, #2
 8007408:	216b      	movs	r1, #107	@ 0x6b
 800740a:	20d0      	movs	r0, #208	@ 0xd0
 800740c:	f7fd f817 	bl	800443e <IICwriteBits>
}
 8007410:	bf00      	nop
 8007412:	3708      	adds	r7, #8
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}

08007418 <MPU6050_setFullScaleGyroRange>:

void MPU6050_setFullScaleGyroRange(uint8_t range) {
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af02      	add	r7, sp, #8
 800741e:	4603      	mov	r3, r0
 8007420:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
 8007422:	79fb      	ldrb	r3, [r7, #7]
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	2302      	movs	r3, #2
 8007428:	2204      	movs	r2, #4
 800742a:	211b      	movs	r1, #27
 800742c:	20d0      	movs	r0, #208	@ 0xd0
 800742e:	f7fd f806 	bl	800443e <IICwriteBits>
}
 8007432:	bf00      	nop
 8007434:	3708      	adds	r7, #8
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}

0800743a <MPU6050_setFullScaleAccelRange>:

void MPU6050_setFullScaleAccelRange(uint8_t range) {
 800743a:	b580      	push	{r7, lr}
 800743c:	b084      	sub	sp, #16
 800743e:	af02      	add	r7, sp, #8
 8007440:	4603      	mov	r3, r0
 8007442:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
 8007444:	79fb      	ldrb	r3, [r7, #7]
 8007446:	9300      	str	r3, [sp, #0]
 8007448:	2302      	movs	r3, #2
 800744a:	2204      	movs	r2, #4
 800744c:	211c      	movs	r1, #28
 800744e:	20d0      	movs	r0, #208	@ 0xd0
 8007450:	f7fc fff5 	bl	800443e <IICwriteBits>
}
 8007454:	bf00      	nop
 8007456:	3708      	adds	r7, #8
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}

0800745c <MPU6050_setSleepEnabled>:

void MPU6050_setSleepEnabled(uint8_t enabled) {
 800745c:	b580      	push	{r7, lr}
 800745e:	b082      	sub	sp, #8
 8007460:	af00      	add	r7, sp, #0
 8007462:	4603      	mov	r3, r0
 8007464:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, enabled);
 8007466:	79fb      	ldrb	r3, [r7, #7]
 8007468:	2206      	movs	r2, #6
 800746a:	216b      	movs	r1, #107	@ 0x6b
 800746c:	20d0      	movs	r0, #208	@ 0xd0
 800746e:	f7fd f83c 	bl	80044ea <IICwriteBit>
}
 8007472:	bf00      	nop
 8007474:	3708      	adds	r7, #8
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}

0800747a <MPU6050_setI2CMasterModeEnabled>:

uint8_t MPU6050_testConnection(void) {
    return (MPU6050_getDeviceID() == 0x68) ? 1 : 0;
}

void MPU6050_setI2CMasterModeEnabled(uint8_t enabled) {
 800747a:	b580      	push	{r7, lr}
 800747c:	b082      	sub	sp, #8
 800747e:	af00      	add	r7, sp, #0
 8007480:	4603      	mov	r3, r0
 8007482:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_EN_BIT, enabled);
 8007484:	79fb      	ldrb	r3, [r7, #7]
 8007486:	2205      	movs	r2, #5
 8007488:	216a      	movs	r1, #106	@ 0x6a
 800748a:	20d0      	movs	r0, #208	@ 0xd0
 800748c:	f7fd f82d 	bl	80044ea <IICwriteBit>
}
 8007490:	bf00      	nop
 8007492:	3708      	adds	r7, #8
 8007494:	46bd      	mov	sp, r7
 8007496:	bd80      	pop	{r7, pc}

08007498 <MPU6050_setI2CBypassEnabled>:

void MPU6050_setI2CBypassEnabled(uint8_t enabled) {
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
 800749e:	4603      	mov	r3, r0
 80074a0:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_I2C_BYPASS_EN_BIT, enabled);
 80074a2:	79fb      	ldrb	r3, [r7, #7]
 80074a4:	2201      	movs	r2, #1
 80074a6:	2137      	movs	r1, #55	@ 0x37
 80074a8:	20d0      	movs	r0, #208	@ 0xd0
 80074aa:	f7fd f81e 	bl	80044ea <IICwriteBit>
}
 80074ae:	bf00      	nop
 80074b0:	3708      	adds	r7, #8
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}

080074b6 <MPU6050_initialize>:
Input   : none
Output  : none

**************************************************************************/

void MPU6050_initialize(void) {
 80074b6:	b580      	push	{r7, lr}
 80074b8:	af00      	add	r7, sp, #0
    MPU6050_setClockSource(MPU6050_CLOCK_PLL_YGYRO);
 80074ba:	2002      	movs	r0, #2
 80074bc:	f7ff ff9b 	bl	80073f6 <MPU6050_setClockSource>
    MPU6050_setFullScaleGyroRange(MPU6050_GYRO_FS_2000);
 80074c0:	2003      	movs	r0, #3
 80074c2:	f7ff ffa9 	bl	8007418 <MPU6050_setFullScaleGyroRange>
    MPU6050_setFullScaleAccelRange(MPU6050_ACCEL_FS_2);
 80074c6:	2000      	movs	r0, #0
 80074c8:	f7ff ffb7 	bl	800743a <MPU6050_setFullScaleAccelRange>
    MPU6050_setSleepEnabled(0);
 80074cc:	2000      	movs	r0, #0
 80074ce:	f7ff ffc5 	bl	800745c <MPU6050_setSleepEnabled>
    MPU6050_setI2CMasterModeEnabled(0);
 80074d2:	2000      	movs	r0, #0
 80074d4:	f7ff ffd1 	bl	800747a <MPU6050_setI2CMasterModeEnabled>
    MPU6050_setI2CBypassEnabled(0);
 80074d8:	2000      	movs	r0, #0
 80074da:	f7ff ffdd 	bl	8007498 <MPU6050_setI2CBypassEnabled>
}
 80074de:	bf00      	nop
 80074e0:	bd80      	pop	{r7, pc}
	...

080074e4 <DMP_Init>:
Function: Initialization of DMP in mpu6050
Input   : none
Output  : none
**************************************************************************/
void DMP_Init(void)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
    u8 temp[1] = {0};
 80074ea:	2300      	movs	r3, #0
 80074ec:	713b      	strb	r3, [r7, #4]
    i2cRead(0x68, 0x75, 1, temp);
 80074ee:	1d3b      	adds	r3, r7, #4
 80074f0:	2201      	movs	r2, #1
 80074f2:	2175      	movs	r1, #117	@ 0x75
 80074f4:	2068      	movs	r0, #104	@ 0x68
 80074f6:	f7fc fe32 	bl	800415e <i2cRead>

    printf("Starting DMP initialization...\r\n");
 80074fa:	4832      	ldr	r0, [pc, #200]	@ (80075c4 <DMP_Init+0xe0>)
 80074fc:	f006 fbca 	bl	800dc94 <puts>

    if(temp[0] != 0x68) {
 8007500:	793b      	ldrb	r3, [r7, #4]
 8007502:	2b68      	cmp	r3, #104	@ 0x68
 8007504:	d004      	beq.n	8007510 <DMP_Init+0x2c>
        printf("ERROR: MPU6050 not detected!\r\n");
 8007506:	4830      	ldr	r0, [pc, #192]	@ (80075c8 <DMP_Init+0xe4>)
 8007508:	f006 fbc4 	bl	800dc94 <puts>
        NVIC_SystemReset();
 800750c:	f7ff fe90 	bl	8007230 <__NVIC_SystemReset>
    }

    if(!mpu_init())
 8007510:	f7fd f882 	bl	8004618 <mpu_init>
 8007514:	4603      	mov	r3, r0
 8007516:	2b00      	cmp	r3, #0
 8007518:	d150      	bne.n	80075bc <DMP_Init+0xd8>
    {
        if(!mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL))
 800751a:	2078      	movs	r0, #120	@ 0x78
 800751c:	f7fd fe18 	bl	8005150 <mpu_set_sensors>
 8007520:	4603      	mov	r3, r0
 8007522:	2b00      	cmp	r3, #0
 8007524:	d102      	bne.n	800752c <DMP_Init+0x48>
            printf("mpu_set_sensor complete\r\n");
 8007526:	4829      	ldr	r0, [pc, #164]	@ (80075cc <DMP_Init+0xe8>)
 8007528:	f006 fbb4 	bl	800dc94 <puts>
        if(!mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL))
 800752c:	2078      	movs	r0, #120	@ 0x78
 800752e:	f7fd fdbd 	bl	80050ac <mpu_configure_fifo>
 8007532:	4603      	mov	r3, r0
 8007534:	2b00      	cmp	r3, #0
 8007536:	d102      	bne.n	800753e <DMP_Init+0x5a>
            printf("mpu_configure_fifo complete\r\n");
 8007538:	4825      	ldr	r0, [pc, #148]	@ (80075d0 <DMP_Init+0xec>)
 800753a:	f006 fbab 	bl	800dc94 <puts>
        if(!mpu_set_sample_rate(DEFAULT_MPU_HZ))
 800753e:	20c8      	movs	r0, #200	@ 0xc8
 8007540:	f7fd fcc8 	bl	8004ed4 <mpu_set_sample_rate>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d102      	bne.n	8007550 <DMP_Init+0x6c>
            printf("mpu_set_sample_rate complete\r\n");
 800754a:	4822      	ldr	r0, [pc, #136]	@ (80075d4 <DMP_Init+0xf0>)
 800754c:	f006 fba2 	bl	800dc94 <puts>
        if(!dmp_load_motion_driver_firmware())
 8007550:	f7fa f898 	bl	8001684 <dmp_load_motion_driver_firmware>
 8007554:	4603      	mov	r3, r0
 8007556:	2b00      	cmp	r3, #0
 8007558:	d102      	bne.n	8007560 <DMP_Init+0x7c>
            printf("dmp_load_motion_driver_firmware complete\r\n");
 800755a:	481f      	ldr	r0, [pc, #124]	@ (80075d8 <DMP_Init+0xf4>)
 800755c:	f006 fb9a 	bl	800dc94 <puts>
        if(!dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation)))
 8007560:	481e      	ldr	r0, [pc, #120]	@ (80075dc <DMP_Init+0xf8>)
 8007562:	f7ff febb 	bl	80072dc <inv_orientation_matrix_to_scalar>
 8007566:	4603      	mov	r3, r0
 8007568:	4618      	mov	r0, r3
 800756a:	f7fa f89b 	bl	80016a4 <dmp_set_orientation>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d102      	bne.n	800757a <DMP_Init+0x96>
            printf("dmp_set_orientation complete\r\n");
 8007574:	481a      	ldr	r0, [pc, #104]	@ (80075e0 <DMP_Init+0xfc>)
 8007576:	f006 fb8d 	bl	800dc94 <puts>
        if(!dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 800757a:	f240 1073 	movw	r0, #371	@ 0x173
 800757e:	f7fa fe09 	bl	8002194 <dmp_enable_feature>
 8007582:	4603      	mov	r3, r0
 8007584:	2b00      	cmp	r3, #0
 8007586:	d102      	bne.n	800758e <DMP_Init+0xaa>
            DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL |
            DMP_FEATURE_SEND_CAL_GYRO | DMP_FEATURE_GYRO_CAL))
            printf("dmp_enable_feature complete\r\n");
 8007588:	4816      	ldr	r0, [pc, #88]	@ (80075e4 <DMP_Init+0x100>)
 800758a:	f006 fb83 	bl	800dc94 <puts>
        if(!dmp_set_fifo_rate(DEFAULT_MPU_HZ))
 800758e:	20c8      	movs	r0, #200	@ 0xc8
 8007590:	f7fa fb82 	bl	8001c98 <dmp_set_fifo_rate>
 8007594:	4603      	mov	r3, r0
 8007596:	2b00      	cmp	r3, #0
 8007598:	d102      	bne.n	80075a0 <DMP_Init+0xbc>
            printf("dmp_set_fifo_rate complete\r\n");
 800759a:	4813      	ldr	r0, [pc, #76]	@ (80075e8 <DMP_Init+0x104>)
 800759c:	f006 fb7a 	bl	800dc94 <puts>

        run_self_test();
 80075a0:	f7ff fec4 	bl	800732c <run_self_test>

        if(!mpu_set_dmp_state(1))
 80075a4:	2001      	movs	r0, #1
 80075a6:	f7fe ff1f 	bl	80063e8 <mpu_set_dmp_state>
 80075aa:	4603      	mov	r3, r0
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d102      	bne.n	80075b6 <DMP_Init+0xd2>
            printf("mpu_set_dmp_state complete\r\n");
 80075b0:	480e      	ldr	r0, [pc, #56]	@ (80075ec <DMP_Init+0x108>)
 80075b2:	f006 fb6f 	bl	800dc94 <puts>

        printf("DMP initialization SUCCESS!\r\n");
 80075b6:	480e      	ldr	r0, [pc, #56]	@ (80075f0 <DMP_Init+0x10c>)
 80075b8:	f006 fb6c 	bl	800dc94 <puts>
    }
}
 80075bc:	bf00      	nop
 80075be:	3708      	adds	r7, #8
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	08012428 	.word	0x08012428
 80075c8:	08012448 	.word	0x08012448
 80075cc:	08012468 	.word	0x08012468
 80075d0:	08012484 	.word	0x08012484
 80075d4:	080124a4 	.word	0x080124a4
 80075d8:	080124c4 	.word	0x080124c4
 80075dc:	20000090 	.word	0x20000090
 80075e0:	080124f0 	.word	0x080124f0
 80075e4:	08012510 	.word	0x08012510
 80075e8:	08012530 	.word	0x08012530
 80075ec:	0801254c 	.word	0x0801254c
 80075f0:	08012568 	.word	0x08012568
 80075f4:	00000000 	.word	0x00000000

080075f8 <Read_DMP>:

void Read_DMP(void)
{
 80075f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075fa:	b089      	sub	sp, #36	@ 0x24
 80075fc:	af02      	add	r7, sp, #8
    unsigned long sensor_timestamp;
    unsigned char more;
    long quat[4];

    dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors, &more);
 80075fe:	f107 0114 	add.w	r1, r7, #20
 8007602:	463a      	mov	r2, r7
 8007604:	f107 0313 	add.w	r3, r7, #19
 8007608:	9301      	str	r3, [sp, #4]
 800760a:	4ba3      	ldr	r3, [pc, #652]	@ (8007898 <Read_DMP+0x2a0>)
 800760c:	9300      	str	r3, [sp, #0]
 800760e:	460b      	mov	r3, r1
 8007610:	49a2      	ldr	r1, [pc, #648]	@ (800789c <Read_DMP+0x2a4>)
 8007612:	48a3      	ldr	r0, [pc, #652]	@ (80078a0 <Read_DMP+0x2a8>)
 8007614:	f7fa ffa8 	bl	8002568 <dmp_read_fifo>

    if (sensors & INV_WXYZ_QUAT)
 8007618:	4b9f      	ldr	r3, [pc, #636]	@ (8007898 <Read_DMP+0x2a0>)
 800761a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800761e:	b29b      	uxth	r3, r3
 8007620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007624:	2b00      	cmp	r3, #0
 8007626:	f000 8168 	beq.w	80078fa <Read_DMP+0x302>
    {
        q0 = quat[0] / q30;
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	4618      	mov	r0, r3
 800762e:	f7f9 fbc1 	bl	8000db4 <__aeabi_i2f>
 8007632:	4603      	mov	r3, r0
 8007634:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8007638:	4618      	mov	r0, r3
 800763a:	f7f9 fcc3 	bl	8000fc4 <__aeabi_fdiv>
 800763e:	4603      	mov	r3, r0
 8007640:	461a      	mov	r2, r3
 8007642:	4b98      	ldr	r3, [pc, #608]	@ (80078a4 <Read_DMP+0x2ac>)
 8007644:	601a      	str	r2, [r3, #0]
        q1 = quat[1] / q30;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4618      	mov	r0, r3
 800764a:	f7f9 fbb3 	bl	8000db4 <__aeabi_i2f>
 800764e:	4603      	mov	r3, r0
 8007650:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8007654:	4618      	mov	r0, r3
 8007656:	f7f9 fcb5 	bl	8000fc4 <__aeabi_fdiv>
 800765a:	4603      	mov	r3, r0
 800765c:	461a      	mov	r2, r3
 800765e:	4b92      	ldr	r3, [pc, #584]	@ (80078a8 <Read_DMP+0x2b0>)
 8007660:	601a      	str	r2, [r3, #0]
        q2 = quat[2] / q30;
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	4618      	mov	r0, r3
 8007666:	f7f9 fba5 	bl	8000db4 <__aeabi_i2f>
 800766a:	4603      	mov	r3, r0
 800766c:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8007670:	4618      	mov	r0, r3
 8007672:	f7f9 fca7 	bl	8000fc4 <__aeabi_fdiv>
 8007676:	4603      	mov	r3, r0
 8007678:	461a      	mov	r2, r3
 800767a:	4b8c      	ldr	r3, [pc, #560]	@ (80078ac <Read_DMP+0x2b4>)
 800767c:	601a      	str	r2, [r3, #0]
        q3 = quat[3] / q30;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	4618      	mov	r0, r3
 8007682:	f7f9 fb97 	bl	8000db4 <__aeabi_i2f>
 8007686:	4603      	mov	r3, r0
 8007688:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 800768c:	4618      	mov	r0, r3
 800768e:	f7f9 fc99 	bl	8000fc4 <__aeabi_fdiv>
 8007692:	4603      	mov	r3, r0
 8007694:	461a      	mov	r2, r3
 8007696:	4b86      	ldr	r3, [pc, #536]	@ (80078b0 <Read_DMP+0x2b8>)
 8007698:	601a      	str	r2, [r3, #0]

        Roll = asin(-2 * q1 * q3 + 2 * q0 * q2) * 57.3;
 800769a:	4b83      	ldr	r3, [pc, #524]	@ (80078a8 <Read_DMP+0x2b0>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 80076a2:	4618      	mov	r0, r3
 80076a4:	f7f9 fbda 	bl	8000e5c <__aeabi_fmul>
 80076a8:	4603      	mov	r3, r0
 80076aa:	461a      	mov	r2, r3
 80076ac:	4b80      	ldr	r3, [pc, #512]	@ (80078b0 <Read_DMP+0x2b8>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4619      	mov	r1, r3
 80076b2:	4610      	mov	r0, r2
 80076b4:	f7f9 fbd2 	bl	8000e5c <__aeabi_fmul>
 80076b8:	4603      	mov	r3, r0
 80076ba:	461c      	mov	r4, r3
 80076bc:	4b79      	ldr	r3, [pc, #484]	@ (80078a4 <Read_DMP+0x2ac>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4619      	mov	r1, r3
 80076c2:	4618      	mov	r0, r3
 80076c4:	f7f9 fac2 	bl	8000c4c <__addsf3>
 80076c8:	4603      	mov	r3, r0
 80076ca:	461a      	mov	r2, r3
 80076cc:	4b77      	ldr	r3, [pc, #476]	@ (80078ac <Read_DMP+0x2b4>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4619      	mov	r1, r3
 80076d2:	4610      	mov	r0, r2
 80076d4:	f7f9 fbc2 	bl	8000e5c <__aeabi_fmul>
 80076d8:	4603      	mov	r3, r0
 80076da:	4619      	mov	r1, r3
 80076dc:	4620      	mov	r0, r4
 80076de:	f7f9 fab5 	bl	8000c4c <__addsf3>
 80076e2:	4603      	mov	r3, r0
 80076e4:	4618      	mov	r0, r3
 80076e6:	f7f8 ff0b 	bl	8000500 <__aeabi_f2d>
 80076ea:	4602      	mov	r2, r0
 80076ec:	460b      	mov	r3, r1
 80076ee:	4610      	mov	r0, r2
 80076f0:	4619      	mov	r1, r3
 80076f2:	f009 ff1d 	bl	8011530 <asin>
 80076f6:	a366      	add	r3, pc, #408	@ (adr r3, 8007890 <Read_DMP+0x298>)
 80076f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fc:	f7f8 ff58 	bl	80005b0 <__aeabi_dmul>
 8007700:	4602      	mov	r2, r0
 8007702:	460b      	mov	r3, r1
 8007704:	4610      	mov	r0, r2
 8007706:	4619      	mov	r1, r3
 8007708:	f7f9 fa4a 	bl	8000ba0 <__aeabi_d2f>
 800770c:	4603      	mov	r3, r0
 800770e:	4a69      	ldr	r2, [pc, #420]	@ (80078b4 <Read_DMP+0x2bc>)
 8007710:	6013      	str	r3, [r2, #0]
        Pitch = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1) * 57.3;
 8007712:	4b66      	ldr	r3, [pc, #408]	@ (80078ac <Read_DMP+0x2b4>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4619      	mov	r1, r3
 8007718:	4618      	mov	r0, r3
 800771a:	f7f9 fa97 	bl	8000c4c <__addsf3>
 800771e:	4603      	mov	r3, r0
 8007720:	461a      	mov	r2, r3
 8007722:	4b63      	ldr	r3, [pc, #396]	@ (80078b0 <Read_DMP+0x2b8>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4619      	mov	r1, r3
 8007728:	4610      	mov	r0, r2
 800772a:	f7f9 fb97 	bl	8000e5c <__aeabi_fmul>
 800772e:	4603      	mov	r3, r0
 8007730:	461c      	mov	r4, r3
 8007732:	4b5c      	ldr	r3, [pc, #368]	@ (80078a4 <Read_DMP+0x2ac>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4619      	mov	r1, r3
 8007738:	4618      	mov	r0, r3
 800773a:	f7f9 fa87 	bl	8000c4c <__addsf3>
 800773e:	4603      	mov	r3, r0
 8007740:	461a      	mov	r2, r3
 8007742:	4b59      	ldr	r3, [pc, #356]	@ (80078a8 <Read_DMP+0x2b0>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4619      	mov	r1, r3
 8007748:	4610      	mov	r0, r2
 800774a:	f7f9 fb87 	bl	8000e5c <__aeabi_fmul>
 800774e:	4603      	mov	r3, r0
 8007750:	4619      	mov	r1, r3
 8007752:	4620      	mov	r0, r4
 8007754:	f7f9 fa7a 	bl	8000c4c <__addsf3>
 8007758:	4603      	mov	r3, r0
 800775a:	4618      	mov	r0, r3
 800775c:	f7f8 fed0 	bl	8000500 <__aeabi_f2d>
 8007760:	4604      	mov	r4, r0
 8007762:	460d      	mov	r5, r1
 8007764:	4b50      	ldr	r3, [pc, #320]	@ (80078a8 <Read_DMP+0x2b0>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 800776c:	4618      	mov	r0, r3
 800776e:	f7f9 fb75 	bl	8000e5c <__aeabi_fmul>
 8007772:	4603      	mov	r3, r0
 8007774:	461a      	mov	r2, r3
 8007776:	4b4c      	ldr	r3, [pc, #304]	@ (80078a8 <Read_DMP+0x2b0>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4619      	mov	r1, r3
 800777c:	4610      	mov	r0, r2
 800777e:	f7f9 fb6d 	bl	8000e5c <__aeabi_fmul>
 8007782:	4603      	mov	r3, r0
 8007784:	461e      	mov	r6, r3
 8007786:	4b49      	ldr	r3, [pc, #292]	@ (80078ac <Read_DMP+0x2b4>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4619      	mov	r1, r3
 800778c:	4618      	mov	r0, r3
 800778e:	f7f9 fa5d 	bl	8000c4c <__addsf3>
 8007792:	4603      	mov	r3, r0
 8007794:	461a      	mov	r2, r3
 8007796:	4b45      	ldr	r3, [pc, #276]	@ (80078ac <Read_DMP+0x2b4>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4619      	mov	r1, r3
 800779c:	4610      	mov	r0, r2
 800779e:	f7f9 fb5d 	bl	8000e5c <__aeabi_fmul>
 80077a2:	4603      	mov	r3, r0
 80077a4:	4619      	mov	r1, r3
 80077a6:	4630      	mov	r0, r6
 80077a8:	f7f9 fa4e 	bl	8000c48 <__aeabi_fsub>
 80077ac:	4603      	mov	r3, r0
 80077ae:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80077b2:	4618      	mov	r0, r3
 80077b4:	f7f9 fa4a 	bl	8000c4c <__addsf3>
 80077b8:	4603      	mov	r3, r0
 80077ba:	4618      	mov	r0, r3
 80077bc:	f7f8 fea0 	bl	8000500 <__aeabi_f2d>
 80077c0:	4602      	mov	r2, r0
 80077c2:	460b      	mov	r3, r1
 80077c4:	4620      	mov	r0, r4
 80077c6:	4629      	mov	r1, r5
 80077c8:	f009 feda 	bl	8011580 <atan2>
 80077cc:	a330      	add	r3, pc, #192	@ (adr r3, 8007890 <Read_DMP+0x298>)
 80077ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d2:	f7f8 feed 	bl	80005b0 <__aeabi_dmul>
 80077d6:	4602      	mov	r2, r0
 80077d8:	460b      	mov	r3, r1
 80077da:	4610      	mov	r0, r2
 80077dc:	4619      	mov	r1, r3
 80077de:	f7f9 f9df 	bl	8000ba0 <__aeabi_d2f>
 80077e2:	4603      	mov	r3, r0
 80077e4:	4a34      	ldr	r2, [pc, #208]	@ (80078b8 <Read_DMP+0x2c0>)
 80077e6:	6013      	str	r3, [r2, #0]
        Yaw = atan2(2 * (q1 * q2 + q0 * q3), q0 * q0 + q1 * q1 - q2 * q2 - q3 * q3) * 57.3;
 80077e8:	4b2f      	ldr	r3, [pc, #188]	@ (80078a8 <Read_DMP+0x2b0>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a2f      	ldr	r2, [pc, #188]	@ (80078ac <Read_DMP+0x2b4>)
 80077ee:	6812      	ldr	r2, [r2, #0]
 80077f0:	4611      	mov	r1, r2
 80077f2:	4618      	mov	r0, r3
 80077f4:	f7f9 fb32 	bl	8000e5c <__aeabi_fmul>
 80077f8:	4603      	mov	r3, r0
 80077fa:	461c      	mov	r4, r3
 80077fc:	4b29      	ldr	r3, [pc, #164]	@ (80078a4 <Read_DMP+0x2ac>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4a2b      	ldr	r2, [pc, #172]	@ (80078b0 <Read_DMP+0x2b8>)
 8007802:	6812      	ldr	r2, [r2, #0]
 8007804:	4611      	mov	r1, r2
 8007806:	4618      	mov	r0, r3
 8007808:	f7f9 fb28 	bl	8000e5c <__aeabi_fmul>
 800780c:	4603      	mov	r3, r0
 800780e:	4619      	mov	r1, r3
 8007810:	4620      	mov	r0, r4
 8007812:	f7f9 fa1b 	bl	8000c4c <__addsf3>
 8007816:	4603      	mov	r3, r0
 8007818:	4619      	mov	r1, r3
 800781a:	4618      	mov	r0, r3
 800781c:	f7f9 fa16 	bl	8000c4c <__addsf3>
 8007820:	4603      	mov	r3, r0
 8007822:	4618      	mov	r0, r3
 8007824:	f7f8 fe6c 	bl	8000500 <__aeabi_f2d>
 8007828:	4604      	mov	r4, r0
 800782a:	460d      	mov	r5, r1
 800782c:	4b1d      	ldr	r3, [pc, #116]	@ (80078a4 <Read_DMP+0x2ac>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a1c      	ldr	r2, [pc, #112]	@ (80078a4 <Read_DMP+0x2ac>)
 8007832:	6812      	ldr	r2, [r2, #0]
 8007834:	4611      	mov	r1, r2
 8007836:	4618      	mov	r0, r3
 8007838:	f7f9 fb10 	bl	8000e5c <__aeabi_fmul>
 800783c:	4603      	mov	r3, r0
 800783e:	461e      	mov	r6, r3
 8007840:	4b19      	ldr	r3, [pc, #100]	@ (80078a8 <Read_DMP+0x2b0>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a18      	ldr	r2, [pc, #96]	@ (80078a8 <Read_DMP+0x2b0>)
 8007846:	6812      	ldr	r2, [r2, #0]
 8007848:	4611      	mov	r1, r2
 800784a:	4618      	mov	r0, r3
 800784c:	f7f9 fb06 	bl	8000e5c <__aeabi_fmul>
 8007850:	4603      	mov	r3, r0
 8007852:	4619      	mov	r1, r3
 8007854:	4630      	mov	r0, r6
 8007856:	f7f9 f9f9 	bl	8000c4c <__addsf3>
 800785a:	4603      	mov	r3, r0
 800785c:	461e      	mov	r6, r3
 800785e:	4b13      	ldr	r3, [pc, #76]	@ (80078ac <Read_DMP+0x2b4>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a12      	ldr	r2, [pc, #72]	@ (80078ac <Read_DMP+0x2b4>)
 8007864:	6812      	ldr	r2, [r2, #0]
 8007866:	4611      	mov	r1, r2
 8007868:	4618      	mov	r0, r3
 800786a:	f7f9 faf7 	bl	8000e5c <__aeabi_fmul>
 800786e:	4603      	mov	r3, r0
 8007870:	4619      	mov	r1, r3
 8007872:	4630      	mov	r0, r6
 8007874:	f7f9 f9e8 	bl	8000c48 <__aeabi_fsub>
 8007878:	4603      	mov	r3, r0
 800787a:	461e      	mov	r6, r3
 800787c:	4b0c      	ldr	r3, [pc, #48]	@ (80078b0 <Read_DMP+0x2b8>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a0b      	ldr	r2, [pc, #44]	@ (80078b0 <Read_DMP+0x2b8>)
 8007882:	6812      	ldr	r2, [r2, #0]
 8007884:	4611      	mov	r1, r2
 8007886:	4618      	mov	r0, r3
 8007888:	e018      	b.n	80078bc <Read_DMP+0x2c4>
 800788a:	bf00      	nop
 800788c:	f3af 8000 	nop.w
 8007890:	66666666 	.word	0x66666666
 8007894:	404ca666 	.word	0x404ca666
 8007898:	200005e6 	.word	0x200005e6
 800789c:	200005e0 	.word	0x200005e0
 80078a0:	200005d8 	.word	0x200005d8
 80078a4:	2000008c 	.word	0x2000008c
 80078a8:	200005f4 	.word	0x200005f4
 80078ac:	200005f8 	.word	0x200005f8
 80078b0:	200005fc 	.word	0x200005fc
 80078b4:	200005e8 	.word	0x200005e8
 80078b8:	200005ec 	.word	0x200005ec
 80078bc:	f7f9 face 	bl	8000e5c <__aeabi_fmul>
 80078c0:	4603      	mov	r3, r0
 80078c2:	4619      	mov	r1, r3
 80078c4:	4630      	mov	r0, r6
 80078c6:	f7f9 f9bf 	bl	8000c48 <__aeabi_fsub>
 80078ca:	4603      	mov	r3, r0
 80078cc:	4618      	mov	r0, r3
 80078ce:	f7f8 fe17 	bl	8000500 <__aeabi_f2d>
 80078d2:	4602      	mov	r2, r0
 80078d4:	460b      	mov	r3, r1
 80078d6:	4620      	mov	r0, r4
 80078d8:	4629      	mov	r1, r5
 80078da:	f009 fe51 	bl	8011580 <atan2>
 80078de:	a30a      	add	r3, pc, #40	@ (adr r3, 8007908 <Read_DMP+0x310>)
 80078e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e4:	f7f8 fe64 	bl	80005b0 <__aeabi_dmul>
 80078e8:	4602      	mov	r2, r0
 80078ea:	460b      	mov	r3, r1
 80078ec:	4610      	mov	r0, r2
 80078ee:	4619      	mov	r1, r3
 80078f0:	f7f9 f956 	bl	8000ba0 <__aeabi_d2f>
 80078f4:	4603      	mov	r3, r0
 80078f6:	4a06      	ldr	r2, [pc, #24]	@ (8007910 <Read_DMP+0x318>)
 80078f8:	6013      	str	r3, [r2, #0]
    }
}
 80078fa:	bf00      	nop
 80078fc:	371c      	adds	r7, #28
 80078fe:	46bd      	mov	sp, r7
 8007900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007902:	bf00      	nop
 8007904:	f3af 8000 	nop.w
 8007908:	66666666 	.word	0x66666666
 800790c:	404ca666 	.word	0x404ca666
 8007910:	200005f0 	.word	0x200005f0

08007914 <MPU6050_EXTI_Init>:
}

//  FONCTION CRITIQUE : Configuration de l'interruption DMP

void MPU6050_EXTI_Init(void)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	af00      	add	r7, sp, #0
    printf("Configuring MPU6050 interrupt...\r\n");
 8007918:	4812      	ldr	r0, [pc, #72]	@ (8007964 <MPU6050_EXTI_Init+0x50>)
 800791a:	f006 f9bb 	bl	800dc94 <puts>

    // Activer l'interruption DMP ready
    IICwriteBit(devAddr, MPU6050_RA_INT_ENABLE, MPU6050_INTERRUPT_DMP_INT_BIT, 1);
 800791e:	2301      	movs	r3, #1
 8007920:	2201      	movs	r2, #1
 8007922:	2138      	movs	r1, #56	@ 0x38
 8007924:	20d0      	movs	r0, #208	@ 0xd0
 8007926:	f7fc fde0 	bl	80044ea <IICwriteBit>

    // Configurer le pin INT
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_INT_LEVEL_BIT, 0);
 800792a:	2300      	movs	r3, #0
 800792c:	2207      	movs	r2, #7
 800792e:	2137      	movs	r1, #55	@ 0x37
 8007930:	20d0      	movs	r0, #208	@ 0xd0
 8007932:	f7fc fdda 	bl	80044ea <IICwriteBit>
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_INT_OPEN_BIT, 0);
 8007936:	2300      	movs	r3, #0
 8007938:	2206      	movs	r2, #6
 800793a:	2137      	movs	r1, #55	@ 0x37
 800793c:	20d0      	movs	r0, #208	@ 0xd0
 800793e:	f7fc fdd4 	bl	80044ea <IICwriteBit>
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_LATCH_INT_EN_BIT, 0);
 8007942:	2300      	movs	r3, #0
 8007944:	2205      	movs	r2, #5
 8007946:	2137      	movs	r1, #55	@ 0x37
 8007948:	20d0      	movs	r0, #208	@ 0xd0
 800794a:	f7fc fdce 	bl	80044ea <IICwriteBit>
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_INT_RD_CLEAR_BIT, 1);
 800794e:	2301      	movs	r3, #1
 8007950:	2204      	movs	r2, #4
 8007952:	2137      	movs	r1, #55	@ 0x37
 8007954:	20d0      	movs	r0, #208	@ 0xd0
 8007956:	f7fc fdc8 	bl	80044ea <IICwriteBit>

    printf("MPU6050 interrupt configured!\r\n");
 800795a:	4803      	ldr	r0, [pc, #12]	@ (8007968 <MPU6050_EXTI_Init+0x54>)
 800795c:	f006 f99a 	bl	800dc94 <puts>
}
 8007960:	bf00      	nop
 8007962:	bd80      	pop	{r7, pc}
 8007964:	08012588 	.word	0x08012588
 8007968:	080125ac 	.word	0x080125ac

0800796c <OLED_Init>:
 * Efface lcran
 * Met le curseur en haut  gauche
 * Indique que lOLED est prt
 */
void OLED_Init(void)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
    /* A little delay */
    uint32_t p = 2500;
 8007972:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8007976:	607b      	str	r3, [r7, #4]
    while (p > 0)
 8007978:	e002      	b.n	8007980 <OLED_Init+0x14>
        p--;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	3b01      	subs	r3, #1
 800797e:	607b      	str	r3, [r7, #4]
    while (p > 0)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d1f9      	bne.n	800797a <OLED_Init+0xe>

    /* Init LCD */
    SSD1306_WRITECOMMAND(0xae);		      // display off
 8007986:	22ae      	movs	r2, #174	@ 0xae
 8007988:	2100      	movs	r1, #0
 800798a:	203c      	movs	r0, #60	@ 0x3c
 800798c:	f000 fa0f 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xa6);          // affichage normal
 8007990:	22a6      	movs	r2, #166	@ 0xa6
 8007992:	2100      	movs	r1, #0
 8007994:	203c      	movs	r0, #60	@ 0x3c
 8007996:	f000 fa0a 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xAE);        	// DISPLAYOFF
 800799a:	22ae      	movs	r2, #174	@ 0xae
 800799c:	2100      	movs	r1, #0
 800799e:	203c      	movs	r0, #60	@ 0x3c
 80079a0:	f000 fa05 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xD5);        	// SETDISPLAYCLOCKDIV
 80079a4:	22d5      	movs	r2, #213	@ 0xd5
 80079a6:	2100      	movs	r1, #0
 80079a8:	203c      	movs	r0, #60	@ 0x3c
 80079aa:	f000 fa00 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x80);        	// the suggested ratio 0x80
 80079ae:	2280      	movs	r2, #128	@ 0x80
 80079b0:	2100      	movs	r1, #0
 80079b2:	203c      	movs	r0, #60	@ 0x3c
 80079b4:	f000 f9fb 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xA8);        	// SSD1306_SETMULTIPLEX
 80079b8:	22a8      	movs	r2, #168	@ 0xa8
 80079ba:	2100      	movs	r1, #0
 80079bc:	203c      	movs	r0, #60	@ 0x3c
 80079be:	f000 f9f6 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x1F);
 80079c2:	221f      	movs	r2, #31
 80079c4:	2100      	movs	r1, #0
 80079c6:	203c      	movs	r0, #60	@ 0x3c
 80079c8:	f000 f9f1 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xD3);        	// SETDISPLAYOFFSET
 80079cc:	22d3      	movs	r2, #211	@ 0xd3
 80079ce:	2100      	movs	r1, #0
 80079d0:	203c      	movs	r0, #60	@ 0x3c
 80079d2:	f000 f9ec 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x00);         	// no offset
 80079d6:	2200      	movs	r2, #0
 80079d8:	2100      	movs	r1, #0
 80079da:	203c      	movs	r0, #60	@ 0x3c
 80079dc:	f000 f9e7 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x40 | 0x0);  	// SETSTARTLINE
 80079e0:	2240      	movs	r2, #64	@ 0x40
 80079e2:	2100      	movs	r1, #0
 80079e4:	203c      	movs	r0, #60	@ 0x3c
 80079e6:	f000 f9e2 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x8D);        	// CHARGEPUMP
 80079ea:	228d      	movs	r2, #141	@ 0x8d
 80079ec:	2100      	movs	r1, #0
 80079ee:	203c      	movs	r0, #60	@ 0x3c
 80079f0:	f000 f9dd 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x14);          // 0x014 enable, 0x010 disable
 80079f4:	2214      	movs	r2, #20
 80079f6:	2100      	movs	r1, #0
 80079f8:	203c      	movs	r0, #60	@ 0x3c
 80079fa:	f000 f9d8 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x20);          // com pin HW config, sequential com pin config (bit 4), disable left/right remap (bit 5),
 80079fe:	2220      	movs	r2, #32
 8007a00:	2100      	movs	r1, #0
 8007a02:	203c      	movs	r0, #60	@ 0x3c
 8007a04:	f000 f9d3 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x02);          // 0x12 //128x32 OLED: 0x002,  128x32 OLED 0x012
 8007a08:	2202      	movs	r2, #2
 8007a0a:	2100      	movs	r1, #0
 8007a0c:	203c      	movs	r0, #60	@ 0x3c
 8007a0e:	f000 f9ce 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xa1);          // segment remap a0/a1
 8007a12:	22a1      	movs	r2, #161	@ 0xa1
 8007a14:	2100      	movs	r1, #0
 8007a16:	203c      	movs	r0, #60	@ 0x3c
 8007a18:	f000 f9c9 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xc8);          // c0: scan dir normal, c8: reverse
 8007a1c:	22c8      	movs	r2, #200	@ 0xc8
 8007a1e:	2100      	movs	r1, #0
 8007a20:	203c      	movs	r0, #60	@ 0x3c
 8007a22:	f000 f9c4 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xda);
 8007a26:	22da      	movs	r2, #218	@ 0xda
 8007a28:	2100      	movs	r1, #0
 8007a2a:	203c      	movs	r0, #60	@ 0x3c
 8007a2c:	f000 f9bf 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x02);          // com pin HW config, sequential com pin config (bit 4), disable left/right remap (bit 5)
 8007a30:	2202      	movs	r2, #2
 8007a32:	2100      	movs	r1, #0
 8007a34:	203c      	movs	r0, #60	@ 0x3c
 8007a36:	f000 f9ba 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x81);
 8007a3a:	2281      	movs	r2, #129	@ 0x81
 8007a3c:	2100      	movs	r1, #0
 8007a3e:	203c      	movs	r0, #60	@ 0x3c
 8007a40:	f000 f9b5 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xcf);          // [2] set contrast control
 8007a44:	22cf      	movs	r2, #207	@ 0xcf
 8007a46:	2100      	movs	r1, #0
 8007a48:	203c      	movs	r0, #60	@ 0x3c
 8007a4a:	f000 f9b0 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xd9);
 8007a4e:	22d9      	movs	r2, #217	@ 0xd9
 8007a50:	2100      	movs	r1, #0
 8007a52:	203c      	movs	r0, #60	@ 0x3c
 8007a54:	f000 f9ab 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xf1);          // [2] pre-charge period 0x022/f1
 8007a58:	22f1      	movs	r2, #241	@ 0xf1
 8007a5a:	2100      	movs	r1, #0
 8007a5c:	203c      	movs	r0, #60	@ 0x3c
 8007a5e:	f000 f9a6 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xdb);
 8007a62:	22db      	movs	r2, #219	@ 0xdb
 8007a64:	2100      	movs	r1, #0
 8007a66:	203c      	movs	r0, #60	@ 0x3c
 8007a68:	f000 f9a1 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x40);          // vcomh deselect level
 8007a6c:	2240      	movs	r2, #64	@ 0x40
 8007a6e:	2100      	movs	r1, #0
 8007a70:	203c      	movs	r0, #60	@ 0x3c
 8007a72:	f000 f99c 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x2e);          // Disable scroll
 8007a76:	222e      	movs	r2, #46	@ 0x2e
 8007a78:	2100      	movs	r1, #0
 8007a7a:	203c      	movs	r0, #60	@ 0x3c
 8007a7c:	f000 f997 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xa4);          // output ram to display
 8007a80:	22a4      	movs	r2, #164	@ 0xa4
 8007a82:	2100      	movs	r1, #0
 8007a84:	203c      	movs	r0, #60	@ 0x3c
 8007a86:	f000 f992 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xa6);          // none inverted normal display mode
 8007a8a:	22a6      	movs	r2, #166	@ 0xa6
 8007a8c:	2100      	movs	r1, #0
 8007a8e:	203c      	movs	r0, #60	@ 0x3c
 8007a90:	f000 f98d 	bl	8007dae <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xaf);          // display on
 8007a94:	22af      	movs	r2, #175	@ 0xaf
 8007a96:	2100      	movs	r1, #0
 8007a98:	203c      	movs	r0, #60	@ 0x3c
 8007a9a:	f000 f988 	bl	8007dae <ssd1306_I2C_Write>

    /* Clear screen */
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 8007a9e:	2000      	movs	r0, #0
 8007aa0:	f000 f840 	bl	8007b24 <SSD1306_Fill>

    /* Update screen */
    SSD1306_UpdateScreen();
 8007aa4:	f000 f810 	bl	8007ac8 <SSD1306_UpdateScreen>

    /* Set default values */
    SSD1306.CurrentX = 0;
 8007aa8:	4b06      	ldr	r3, [pc, #24]	@ (8007ac4 <OLED_Init+0x158>)
 8007aaa:	2200      	movs	r2, #0
 8007aac:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8007aae:	4b05      	ldr	r3, [pc, #20]	@ (8007ac4 <OLED_Init+0x158>)
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	805a      	strh	r2, [r3, #2]

    /* Initialized OK */
    SSD1306.Initialized = 1;
 8007ab4:	4b03      	ldr	r3, [pc, #12]	@ (8007ac4 <OLED_Init+0x158>)
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	715a      	strb	r2, [r3, #5]

}
 8007aba:	bf00      	nop
 8007abc:	3708      	adds	r7, #8
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	20000800 	.word	0x20000800

08007ac8 <SSD1306_UpdateScreen>:
 * n = colonne
 * Envoie chaque octet du buffer  lcran.
 */

void SSD1306_UpdateScreen(void)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b082      	sub	sp, #8
 8007acc:	af00      	add	r7, sp, #0
    uint8_t m;

    for (m = 0; m < 8; m++)
 8007ace:	2300      	movs	r3, #0
 8007ad0:	71fb      	strb	r3, [r7, #7]
 8007ad2:	e01d      	b.n	8007b10 <SSD1306_UpdateScreen+0x48>
    {
        SSD1306_WRITECOMMAND(0xB0 + m);
 8007ad4:	79fb      	ldrb	r3, [r7, #7]
 8007ad6:	3b50      	subs	r3, #80	@ 0x50
 8007ad8:	b2db      	uxtb	r3, r3
 8007ada:	461a      	mov	r2, r3
 8007adc:	2100      	movs	r1, #0
 8007ade:	203c      	movs	r0, #60	@ 0x3c
 8007ae0:	f000 f965 	bl	8007dae <ssd1306_I2C_Write>
        SSD1306_WRITECOMMAND(0x00);
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	2100      	movs	r1, #0
 8007ae8:	203c      	movs	r0, #60	@ 0x3c
 8007aea:	f000 f960 	bl	8007dae <ssd1306_I2C_Write>
        SSD1306_WRITECOMMAND(0x10);
 8007aee:	2210      	movs	r2, #16
 8007af0:	2100      	movs	r1, #0
 8007af2:	203c      	movs	r0, #60	@ 0x3c
 8007af4:	f000 f95b 	bl	8007dae <ssd1306_I2C_Write>

        /* Write multi data */
        ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8007af8:	79fb      	ldrb	r3, [r7, #7]
 8007afa:	01db      	lsls	r3, r3, #7
 8007afc:	4a08      	ldr	r2, [pc, #32]	@ (8007b20 <SSD1306_UpdateScreen+0x58>)
 8007afe:	441a      	add	r2, r3
 8007b00:	2380      	movs	r3, #128	@ 0x80
 8007b02:	2140      	movs	r1, #64	@ 0x40
 8007b04:	203c      	movs	r0, #60	@ 0x3c
 8007b06:	f000 f93c 	bl	8007d82 <ssd1306_I2C_WriteMulti>
    for (m = 0; m < 8; m++)
 8007b0a:	79fb      	ldrb	r3, [r7, #7]
 8007b0c:	3301      	adds	r3, #1
 8007b0e:	71fb      	strb	r3, [r7, #7]
 8007b10:	79fb      	ldrb	r3, [r7, #7]
 8007b12:	2b07      	cmp	r3, #7
 8007b14:	d9de      	bls.n	8007ad4 <SSD1306_UpdateScreen+0xc>
    }
}
 8007b16:	bf00      	nop
 8007b18:	bf00      	nop
 8007b1a:	3708      	adds	r7, #8
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	20000600 	.word	0x20000600

08007b24 <SSD1306_Fill>:
/*
 * Remplit le buffer entier avec 0 (teint) ou 1 (allum)
 * Pas encore envoy  lcran, cest juste la RAM.
 */
void SSD1306_Fill(SSD1306_COLOR_t color)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8007b2e:	79fb      	ldrb	r3, [r7, #7]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d101      	bne.n	8007b38 <SSD1306_Fill+0x14>
 8007b34:	2300      	movs	r3, #0
 8007b36:	e000      	b.n	8007b3a <SSD1306_Fill+0x16>
 8007b38:	23ff      	movs	r3, #255	@ 0xff
 8007b3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b3e:	4619      	mov	r1, r3
 8007b40:	4803      	ldr	r0, [pc, #12]	@ (8007b50 <SSD1306_Fill+0x2c>)
 8007b42:	f006 f9b9 	bl	800deb8 <memset>
}
 8007b46:	bf00      	nop
 8007b48:	3708      	adds	r7, #8
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}
 8007b4e:	bf00      	nop
 8007b50:	20000600 	.word	0x20000600

08007b54 <SSD1306_DrawPixel>:
 * 1 << (y%8)  choisit le bit du pixel dans loctet
 * Inversion possible si Inverted = 1
 * Rsum : Met un pixel blanc ou noir dans le buffer RAM.
 */
void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	80fb      	strh	r3, [r7, #6]
 8007b5e:	460b      	mov	r3, r1
 8007b60:	80bb      	strh	r3, [r7, #4]
 8007b62:	4613      	mov	r3, r2
 8007b64:	70fb      	strb	r3, [r7, #3]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 8007b66:	88fb      	ldrh	r3, [r7, #6]
 8007b68:	2b7f      	cmp	r3, #127	@ 0x7f
 8007b6a:	d848      	bhi.n	8007bfe <SSD1306_DrawPixel+0xaa>
 8007b6c:	88bb      	ldrh	r3, [r7, #4]
 8007b6e:	2b1f      	cmp	r3, #31
 8007b70:	d845      	bhi.n	8007bfe <SSD1306_DrawPixel+0xaa>
    {
        return; // Error, out of range
    }

    /*  Check if a pixel is inverted */
    if (SSD1306.Inverted)
 8007b72:	4b25      	ldr	r3, [pc, #148]	@ (8007c08 <SSD1306_DrawPixel+0xb4>)
 8007b74:	791b      	ldrb	r3, [r3, #4]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d006      	beq.n	8007b88 <SSD1306_DrawPixel+0x34>
    {
        color = (SSD1306_COLOR_t)!color;
 8007b7a:	78fb      	ldrb	r3, [r7, #3]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	bf0c      	ite	eq
 8007b80:	2301      	moveq	r3, #1
 8007b82:	2300      	movne	r3, #0
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	70fb      	strb	r3, [r7, #3]
    }

    /*  Setting Color */
    if (color == SSD1306_COLOR_WHITE)
 8007b88:	78fb      	ldrb	r3, [r7, #3]
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d11a      	bne.n	8007bc4 <SSD1306_DrawPixel+0x70>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8007b8e:	88fa      	ldrh	r2, [r7, #6]
 8007b90:	88bb      	ldrh	r3, [r7, #4]
 8007b92:	08db      	lsrs	r3, r3, #3
 8007b94:	b298      	uxth	r0, r3
 8007b96:	4603      	mov	r3, r0
 8007b98:	01db      	lsls	r3, r3, #7
 8007b9a:	4413      	add	r3, r2
 8007b9c:	4a1b      	ldr	r2, [pc, #108]	@ (8007c0c <SSD1306_DrawPixel+0xb8>)
 8007b9e:	5cd3      	ldrb	r3, [r2, r3]
 8007ba0:	b25a      	sxtb	r2, r3
 8007ba2:	88bb      	ldrh	r3, [r7, #4]
 8007ba4:	f003 0307 	and.w	r3, r3, #7
 8007ba8:	2101      	movs	r1, #1
 8007baa:	fa01 f303 	lsl.w	r3, r1, r3
 8007bae:	b25b      	sxtb	r3, r3
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	b259      	sxtb	r1, r3
 8007bb4:	88fa      	ldrh	r2, [r7, #6]
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	01db      	lsls	r3, r3, #7
 8007bba:	4413      	add	r3, r2
 8007bbc:	b2c9      	uxtb	r1, r1
 8007bbe:	4a13      	ldr	r2, [pc, #76]	@ (8007c0c <SSD1306_DrawPixel+0xb8>)
 8007bc0:	54d1      	strb	r1, [r2, r3]
 8007bc2:	e01d      	b.n	8007c00 <SSD1306_DrawPixel+0xac>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8007bc4:	88fa      	ldrh	r2, [r7, #6]
 8007bc6:	88bb      	ldrh	r3, [r7, #4]
 8007bc8:	08db      	lsrs	r3, r3, #3
 8007bca:	b298      	uxth	r0, r3
 8007bcc:	4603      	mov	r3, r0
 8007bce:	01db      	lsls	r3, r3, #7
 8007bd0:	4413      	add	r3, r2
 8007bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8007c0c <SSD1306_DrawPixel+0xb8>)
 8007bd4:	5cd3      	ldrb	r3, [r2, r3]
 8007bd6:	b25a      	sxtb	r2, r3
 8007bd8:	88bb      	ldrh	r3, [r7, #4]
 8007bda:	f003 0307 	and.w	r3, r3, #7
 8007bde:	2101      	movs	r1, #1
 8007be0:	fa01 f303 	lsl.w	r3, r1, r3
 8007be4:	b25b      	sxtb	r3, r3
 8007be6:	43db      	mvns	r3, r3
 8007be8:	b25b      	sxtb	r3, r3
 8007bea:	4013      	ands	r3, r2
 8007bec:	b259      	sxtb	r1, r3
 8007bee:	88fa      	ldrh	r2, [r7, #6]
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	01db      	lsls	r3, r3, #7
 8007bf4:	4413      	add	r3, r2
 8007bf6:	b2c9      	uxtb	r1, r1
 8007bf8:	4a04      	ldr	r2, [pc, #16]	@ (8007c0c <SSD1306_DrawPixel+0xb8>)
 8007bfa:	54d1      	strb	r1, [r2, r3]
 8007bfc:	e000      	b.n	8007c00 <SSD1306_DrawPixel+0xac>
        return; // Error, out of range
 8007bfe:	bf00      	nop
    }
}
 8007c00:	370c      	adds	r7, #12
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bc80      	pop	{r7}
 8007c06:	4770      	bx	lr
 8007c08:	20000800 	.word	0x20000800
 8007c0c:	20000600 	.word	0x20000600

08007c10 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	4603      	mov	r3, r0
 8007c18:	460a      	mov	r2, r1
 8007c1a:	80fb      	strh	r3, [r7, #6]
 8007c1c:	4613      	mov	r3, r2
 8007c1e:	80bb      	strh	r3, [r7, #4]
    SSD1306.CurrentX = x;
 8007c20:	4a05      	ldr	r2, [pc, #20]	@ (8007c38 <SSD1306_GotoXY+0x28>)
 8007c22:	88fb      	ldrh	r3, [r7, #6]
 8007c24:	8013      	strh	r3, [r2, #0]
    SSD1306.CurrentY = y;
 8007c26:	4a04      	ldr	r2, [pc, #16]	@ (8007c38 <SSD1306_GotoXY+0x28>)
 8007c28:	88bb      	ldrh	r3, [r7, #4]
 8007c2a:	8053      	strh	r3, [r2, #2]
}
 8007c2c:	bf00      	nop
 8007c2e:	370c      	adds	r7, #12
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bc80      	pop	{r7}
 8007c34:	4770      	bx	lr
 8007c36:	bf00      	nop
 8007c38:	20000800 	.word	0x20000800

08007c3c <SSD1306_Putc>:
 * Lit le bitmap du caractre dans la font
 * Met chaque pixel dans le buffer avec SSD1306_DrawPixel
 * Avance CurrentX pour le caractre suivant
 */
char SSD1306_Putc(char ch, FontDef_t *Font, SSD1306_COLOR_t color)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b086      	sub	sp, #24
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	4603      	mov	r3, r0
 8007c44:	6039      	str	r1, [r7, #0]
 8007c46:	71fb      	strb	r3, [r7, #7]
 8007c48:	4613      	mov	r3, r2
 8007c4a:	71bb      	strb	r3, [r7, #6]
    uint32_t i, b, j;

    if (
        SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8007c4c:	4b39      	ldr	r3, [pc, #228]	@ (8007d34 <SSD1306_Putc+0xf8>)
 8007c4e:	881b      	ldrh	r3, [r3, #0]
 8007c50:	461a      	mov	r2, r3
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	781b      	ldrb	r3, [r3, #0]
 8007c56:	4413      	add	r3, r2
    if (
 8007c58:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c5a:	dc07      	bgt.n	8007c6c <SSD1306_Putc+0x30>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight))
 8007c5c:	4b35      	ldr	r3, [pc, #212]	@ (8007d34 <SSD1306_Putc+0xf8>)
 8007c5e:	885b      	ldrh	r3, [r3, #2]
 8007c60:	461a      	mov	r2, r3
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	785b      	ldrb	r3, [r3, #1]
 8007c66:	4413      	add	r3, r2
        SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8007c68:	2b1f      	cmp	r3, #31
 8007c6a:	dd01      	ble.n	8007c70 <SSD1306_Putc+0x34>
    {
        return 0;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	e05d      	b.n	8007d2c <SSD1306_Putc+0xf0>
    }

    for (i = 0; i < Font->FontHeight; i++)
 8007c70:	2300      	movs	r3, #0
 8007c72:	617b      	str	r3, [r7, #20]
 8007c74:	e04b      	b.n	8007d0e <SSD1306_Putc+0xd2>
    {
        b = Font->data[(ch - 32) * Font->FontHeight + i];
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	685a      	ldr	r2, [r3, #4]
 8007c7a:	79fb      	ldrb	r3, [r7, #7]
 8007c7c:	3b20      	subs	r3, #32
 8007c7e:	6839      	ldr	r1, [r7, #0]
 8007c80:	7849      	ldrb	r1, [r1, #1]
 8007c82:	fb01 f303 	mul.w	r3, r1, r3
 8007c86:	4619      	mov	r1, r3
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	440b      	add	r3, r1
 8007c8c:	005b      	lsls	r3, r3, #1
 8007c8e:	4413      	add	r3, r2
 8007c90:	881b      	ldrh	r3, [r3, #0]
 8007c92:	60fb      	str	r3, [r7, #12]
        for (j = 0; j < Font->FontWidth; j++)
 8007c94:	2300      	movs	r3, #0
 8007c96:	613b      	str	r3, [r7, #16]
 8007c98:	e030      	b.n	8007cfc <SSD1306_Putc+0xc0>
        {
            if ((b << j) & 0x8000)
 8007c9a:	68fa      	ldr	r2, [r7, #12]
 8007c9c:	693b      	ldr	r3, [r7, #16]
 8007c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d010      	beq.n	8007ccc <SSD1306_Putc+0x90>
            {
                SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)color);
 8007caa:	4b22      	ldr	r3, [pc, #136]	@ (8007d34 <SSD1306_Putc+0xf8>)
 8007cac:	881a      	ldrh	r2, [r3, #0]
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	4413      	add	r3, r2
 8007cb4:	b298      	uxth	r0, r3
 8007cb6:	4b1f      	ldr	r3, [pc, #124]	@ (8007d34 <SSD1306_Putc+0xf8>)
 8007cb8:	885a      	ldrh	r2, [r3, #2]
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	4413      	add	r3, r2
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	79ba      	ldrb	r2, [r7, #6]
 8007cc4:	4619      	mov	r1, r3
 8007cc6:	f7ff ff45 	bl	8007b54 <SSD1306_DrawPixel>
 8007cca:	e014      	b.n	8007cf6 <SSD1306_Putc+0xba>
            }
            else
            {
                SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8007ccc:	4b19      	ldr	r3, [pc, #100]	@ (8007d34 <SSD1306_Putc+0xf8>)
 8007cce:	881a      	ldrh	r2, [r3, #0]
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	4413      	add	r3, r2
 8007cd6:	b298      	uxth	r0, r3
 8007cd8:	4b16      	ldr	r3, [pc, #88]	@ (8007d34 <SSD1306_Putc+0xf8>)
 8007cda:	885a      	ldrh	r2, [r3, #2]
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	4413      	add	r3, r2
 8007ce2:	b299      	uxth	r1, r3
 8007ce4:	79bb      	ldrb	r3, [r7, #6]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	bf0c      	ite	eq
 8007cea:	2301      	moveq	r3, #1
 8007cec:	2300      	movne	r3, #0
 8007cee:	b2db      	uxtb	r3, r3
 8007cf0:	461a      	mov	r2, r3
 8007cf2:	f7ff ff2f 	bl	8007b54 <SSD1306_DrawPixel>
        for (j = 0; j < Font->FontWidth; j++)
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	613b      	str	r3, [r7, #16]
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	781b      	ldrb	r3, [r3, #0]
 8007d00:	461a      	mov	r2, r3
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d3c8      	bcc.n	8007c9a <SSD1306_Putc+0x5e>
    for (i = 0; i < Font->FontHeight; i++)
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	617b      	str	r3, [r7, #20]
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	785b      	ldrb	r3, [r3, #1]
 8007d12:	461a      	mov	r2, r3
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d3ad      	bcc.n	8007c76 <SSD1306_Putc+0x3a>
            }
        }
    }

    /* Increase pointer */
    SSD1306.CurrentX += Font->FontWidth;
 8007d1a:	4b06      	ldr	r3, [pc, #24]	@ (8007d34 <SSD1306_Putc+0xf8>)
 8007d1c:	881b      	ldrh	r3, [r3, #0]
 8007d1e:	683a      	ldr	r2, [r7, #0]
 8007d20:	7812      	ldrb	r2, [r2, #0]
 8007d22:	4413      	add	r3, r2
 8007d24:	b29a      	uxth	r2, r3
 8007d26:	4b03      	ldr	r3, [pc, #12]	@ (8007d34 <SSD1306_Putc+0xf8>)
 8007d28:	801a      	strh	r2, [r3, #0]

    /* Return character written */
    return ch;
 8007d2a:	79fb      	ldrb	r3, [r7, #7]
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3718      	adds	r7, #24
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	20000800 	.word	0x20000800

08007d38 <SSD1306_Puts>:

/*
 * crit une chane de caractres en appelant SSD1306_Putc sur chaque lettre
 */
char SSD1306_Puts(char *str, FontDef_t *Font, SSD1306_COLOR_t color)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b084      	sub	sp, #16
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	4613      	mov	r3, r2
 8007d44:	71fb      	strb	r3, [r7, #7]
    /* Write characters */
    while (*str)
 8007d46:	e012      	b.n	8007d6e <SSD1306_Puts+0x36>
    {
        /* Write character by character */
        if (SSD1306_Putc(*str, Font, color) != *str)
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	781b      	ldrb	r3, [r3, #0]
 8007d4c:	79fa      	ldrb	r2, [r7, #7]
 8007d4e:	68b9      	ldr	r1, [r7, #8]
 8007d50:	4618      	mov	r0, r3
 8007d52:	f7ff ff73 	bl	8007c3c <SSD1306_Putc>
 8007d56:	4603      	mov	r3, r0
 8007d58:	461a      	mov	r2, r3
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d002      	beq.n	8007d68 <SSD1306_Puts+0x30>
        {
            /* Return error */
            return *str;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	781b      	ldrb	r3, [r3, #0]
 8007d66:	e008      	b.n	8007d7a <SSD1306_Puts+0x42>
        }

        /* Increase string pointer */
        str++;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	60fb      	str	r3, [r7, #12]
    while (*str)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d1e8      	bne.n	8007d48 <SSD1306_Puts+0x10>
    }

    /* Everything OK, zero should be returned */
    return *str;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	781b      	ldrb	r3, [r3, #0]
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3710      	adds	r7, #16
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}

08007d82 <ssd1306_I2C_WriteMulti>:
}



void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t *data, uint16_t count)
{
 8007d82:	b580      	push	{r7, lr}
 8007d84:	b082      	sub	sp, #8
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	603a      	str	r2, [r7, #0]
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	71fb      	strb	r3, [r7, #7]
 8007d90:	460b      	mov	r3, r1
 8007d92:	71bb      	strb	r3, [r7, #6]
 8007d94:	4613      	mov	r3, r2
 8007d96:	80bb      	strh	r3, [r7, #4]
    OLED_i2cWrite(address, reg, count, data);
 8007d98:	88bb      	ldrh	r3, [r7, #4]
 8007d9a:	b2da      	uxtb	r2, r3
 8007d9c:	79b9      	ldrb	r1, [r7, #6]
 8007d9e:	79f8      	ldrb	r0, [r7, #7]
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	f000 f9a9 	bl	80080f8 <OLED_i2cWrite>
}
 8007da6:	bf00      	nop
 8007da8:	3708      	adds	r7, #8
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b082      	sub	sp, #8
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	4603      	mov	r3, r0
 8007db6:	71fb      	strb	r3, [r7, #7]
 8007db8:	460b      	mov	r3, r1
 8007dba:	71bb      	strb	r3, [r7, #6]
 8007dbc:	4613      	mov	r3, r2
 8007dbe:	717b      	strb	r3, [r7, #5]
    OLED_i2cWrite(address, reg, 1, &data);
 8007dc0:	1d7b      	adds	r3, r7, #5
 8007dc2:	79b9      	ldrb	r1, [r7, #6]
 8007dc4:	79f8      	ldrb	r0, [r7, #7]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f000 f996 	bl	80080f8 <OLED_i2cWrite>
}
 8007dcc:	bf00      	nop
 8007dce:	3708      	adds	r7, #8
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <OLED_Clear>:


/*  OLED Clear Screen */
void OLED_Clear(void)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	af00      	add	r7, sp, #0
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 8007dd8:	2000      	movs	r0, #0
 8007dda:	f7ff fea3 	bl	8007b24 <SSD1306_Fill>
}
 8007dde:	bf00      	nop
 8007de0:	bd80      	pop	{r7, pc}

08007de2 <OLED_Refresh>:

/*Refresh OLED screen */
void OLED_Refresh(void)
{
 8007de2:	b580      	push	{r7, lr}
 8007de4:	af00      	add	r7, sp, #0
    SSD1306_UpdateScreen();
 8007de6:	f7ff fe6f 	bl	8007ac8 <SSD1306_UpdateScreen>
}
 8007dea:	bf00      	nop
 8007dec:	bd80      	pop	{r7, pc}
	...

08007df0 <OLED_Draw_String>:

/* crit une chane  une position X,Y et peut rafrachir lcran */
void OLED_Draw_String(char *data, uint8_t x, uint8_t y, bool clear, bool refresh)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b082      	sub	sp, #8
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	4608      	mov	r0, r1
 8007dfa:	4611      	mov	r1, r2
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	4603      	mov	r3, r0
 8007e00:	70fb      	strb	r3, [r7, #3]
 8007e02:	460b      	mov	r3, r1
 8007e04:	70bb      	strb	r3, [r7, #2]
 8007e06:	4613      	mov	r3, r2
 8007e08:	707b      	strb	r3, [r7, #1]
    if (clear) OLED_Clear();
 8007e0a:	787b      	ldrb	r3, [r7, #1]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d001      	beq.n	8007e14 <OLED_Draw_String+0x24>
 8007e10:	f7ff ffe0 	bl	8007dd4 <OLED_Clear>
    SSD1306_GotoXY(x, y);
 8007e14:	78fb      	ldrb	r3, [r7, #3]
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	78ba      	ldrb	r2, [r7, #2]
 8007e1a:	b292      	uxth	r2, r2
 8007e1c:	4611      	mov	r1, r2
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7ff fef6 	bl	8007c10 <SSD1306_GotoXY>
    SSD1306_Puts(data, &Font_7x10, SSD1306_COLOR_WHITE);
 8007e24:	2201      	movs	r2, #1
 8007e26:	4906      	ldr	r1, [pc, #24]	@ (8007e40 <OLED_Draw_String+0x50>)
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f7ff ff85 	bl	8007d38 <SSD1306_Puts>
    if (refresh) OLED_Refresh();
 8007e2e:	7c3b      	ldrb	r3, [r7, #16]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d001      	beq.n	8007e38 <OLED_Draw_String+0x48>
 8007e34:	f7ff ffd5 	bl	8007de2 <OLED_Refresh>
}
 8007e38:	bf00      	nop
 8007e3a:	3708      	adds	r7, #8
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}
 8007e40:	20000054 	.word	0x20000054

08007e44 <OLED_Draw_Line>:

/* crit une ligne de texte  une ligne (ex: ligne 1  Y = 0, ligne 2  Y = 10 pixels) */
void OLED_Draw_Line(char *data, uint8_t line, bool clear, bool refresh)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b084      	sub	sp, #16
 8007e48:	af02      	add	r7, sp, #8
 8007e4a:	6078      	str	r0, [r7, #4]
 8007e4c:	4608      	mov	r0, r1
 8007e4e:	4611      	mov	r1, r2
 8007e50:	461a      	mov	r2, r3
 8007e52:	4603      	mov	r3, r0
 8007e54:	70fb      	strb	r3, [r7, #3]
 8007e56:	460b      	mov	r3, r1
 8007e58:	70bb      	strb	r3, [r7, #2]
 8007e5a:	4613      	mov	r3, r2
 8007e5c:	707b      	strb	r3, [r7, #1]

		if (line > 0 && line <= 3)
 8007e5e:	78fb      	ldrb	r3, [r7, #3]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d012      	beq.n	8007e8a <OLED_Draw_Line+0x46>
 8007e64:	78fb      	ldrb	r3, [r7, #3]
 8007e66:	2b03      	cmp	r3, #3
 8007e68:	d80f      	bhi.n	8007e8a <OLED_Draw_Line+0x46>
		{
				OLED_Draw_String(data, 0, 10 * (line - 1), clear, refresh);
 8007e6a:	78fb      	ldrb	r3, [r7, #3]
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	0092      	lsls	r2, r2, #2
 8007e70:	4413      	add	r3, r2
 8007e72:	005b      	lsls	r3, r3, #1
 8007e74:	b2db      	uxtb	r3, r3
 8007e76:	3b0a      	subs	r3, #10
 8007e78:	b2da      	uxtb	r2, r3
 8007e7a:	78b9      	ldrb	r1, [r7, #2]
 8007e7c:	787b      	ldrb	r3, [r7, #1]
 8007e7e:	9300      	str	r3, [sp, #0]
 8007e80:	460b      	mov	r3, r1
 8007e82:	2100      	movs	r1, #0
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f7ff ffb3 	bl	8007df0 <OLED_Draw_String>
		}

}
 8007e8a:	bf00      	nop
 8007e8c:	3708      	adds	r7, #8
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}

08007e92 <Delay_For_Pin>:

#define DELAY_FOR_COUNT      10


static void Delay_For_Pin(uint8_t nCount)
{
 8007e92:	b480      	push	{r7}
 8007e94:	b085      	sub	sp, #20
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	4603      	mov	r3, r0
 8007e9a:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	73fb      	strb	r3, [r7, #15]
    for(; nCount != 0; nCount--)
 8007ea0:	e00b      	b.n	8007eba <Delay_For_Pin+0x28>
    {
        for (i = 0; i < DELAY_FOR_COUNT; i++);
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	73fb      	strb	r3, [r7, #15]
 8007ea6:	e002      	b.n	8007eae <Delay_For_Pin+0x1c>
 8007ea8:	7bfb      	ldrb	r3, [r7, #15]
 8007eaa:	3301      	adds	r3, #1
 8007eac:	73fb      	strb	r3, [r7, #15]
 8007eae:	7bfb      	ldrb	r3, [r7, #15]
 8007eb0:	2b09      	cmp	r3, #9
 8007eb2:	d9f9      	bls.n	8007ea8 <Delay_For_Pin+0x16>
    for(; nCount != 0; nCount--)
 8007eb4:	79fb      	ldrb	r3, [r7, #7]
 8007eb6:	3b01      	subs	r3, #1
 8007eb8:	71fb      	strb	r3, [r7, #7]
 8007eba:	79fb      	ldrb	r3, [r7, #7]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1f0      	bne.n	8007ea2 <Delay_For_Pin+0x10>
    }
}
 8007ec0:	bf00      	nop
 8007ec2:	bf00      	nop
 8007ec4:	3714      	adds	r7, #20
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bc80      	pop	{r7}
 8007eca:	4770      	bx	lr

08007ecc <OLED_I2C_Init>:


void OLED_I2C_Init(void)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	af00      	add	r7, sp, #0
		OLED_IIC_Init();
 8007ed0:	f000 f812 	bl	8007ef8 <OLED_IIC_Init>
		OLED_Init();// OLED initialization
 8007ed4:	f7ff fd4a 	bl	800796c <OLED_Init>

		OLED_Draw_Line("oled init success!", 1, true, true);
 8007ed8:	2301      	movs	r3, #1
 8007eda:	2201      	movs	r2, #1
 8007edc:	2101      	movs	r1, #1
 8007ede:	4804      	ldr	r0, [pc, #16]	@ (8007ef0 <OLED_I2C_Init+0x24>)
 8007ee0:	f7ff ffb0 	bl	8007e44 <OLED_Draw_Line>
		printf("suis l");
 8007ee4:	4803      	ldr	r0, [pc, #12]	@ (8007ef4 <OLED_I2C_Init+0x28>)
 8007ee6:	f005 fe6d 	bl	800dbc4 <iprintf>
}
 8007eea:	bf00      	nop
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	bf00      	nop
 8007ef0:	080125cc 	.word	0x080125cc
 8007ef4:	080125e0 	.word	0x080125e0

08007ef8 <OLED_IIC_Init>:

/*
 * Initialisation
 */
void OLED_IIC_Init(void)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= 1 << 3;   // Enable peripheral IO PORTB clock first
 8007efc:	4b0a      	ldr	r3, [pc, #40]	@ (8007f28 <OLED_IIC_Init+0x30>)
 8007efe:	699b      	ldr	r3, [r3, #24]
 8007f00:	4a09      	ldr	r2, [pc, #36]	@ (8007f28 <OLED_IIC_Init+0x30>)
 8007f02:	f043 0308 	orr.w	r3, r3, #8
 8007f06:	6193      	str	r3, [r2, #24]
    GPIOB->CRH &= 0XFFFFFF00; //Push-pull output
 8007f08:	4b08      	ldr	r3, [pc, #32]	@ (8007f2c <OLED_IIC_Init+0x34>)
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	4a07      	ldr	r2, [pc, #28]	@ (8007f2c <OLED_IIC_Init+0x34>)
 8007f0e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007f12:	6053      	str	r3, [r2, #4]
    GPIOB->CRH |= 0X00000033;
 8007f14:	4b05      	ldr	r3, [pc, #20]	@ (8007f2c <OLED_IIC_Init+0x34>)
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	4a04      	ldr	r2, [pc, #16]	@ (8007f2c <OLED_IIC_Init+0x34>)
 8007f1a:	f043 0333 	orr.w	r3, r3, #51	@ 0x33
 8007f1e:	6053      	str	r3, [r2, #4]
}
 8007f20:	bf00      	nop
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bc80      	pop	{r7}
 8007f26:	4770      	bx	lr
 8007f28:	40021000 	.word	0x40021000
 8007f2c:	40010c00 	.word	0x40010c00

08007f30 <OLED_IIC_Start>:



int OLED_IIC_Start(void)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	af00      	add	r7, sp, #0
    OLED_SDA_OUT(); // sda line output
 8007f34:	4b16      	ldr	r3, [pc, #88]	@ (8007f90 <OLED_IIC_Start+0x60>)
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	4a15      	ldr	r2, [pc, #84]	@ (8007f90 <OLED_IIC_Start+0x60>)
 8007f3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f3e:	6053      	str	r3, [r2, #4]
 8007f40:	4b13      	ldr	r3, [pc, #76]	@ (8007f90 <OLED_IIC_Start+0x60>)
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	4a12      	ldr	r2, [pc, #72]	@ (8007f90 <OLED_IIC_Start+0x60>)
 8007f46:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8007f4a:	6053      	str	r3, [r2, #4]
    OLED_IIC_SDA = 1;
 8007f4c:	4b11      	ldr	r3, [pc, #68]	@ (8007f94 <OLED_IIC_Start+0x64>)
 8007f4e:	2201      	movs	r2, #1
 8007f50:	601a      	str	r2, [r3, #0]
    if (!OLED_READ_SDA)
 8007f52:	4b11      	ldr	r3, [pc, #68]	@ (8007f98 <OLED_IIC_Start+0x68>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d101      	bne.n	8007f5e <OLED_IIC_Start+0x2e>
        return 0;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	e015      	b.n	8007f8a <OLED_IIC_Start+0x5a>
    OLED_IIC_SCL = 1;
 8007f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8007f9c <OLED_IIC_Start+0x6c>)
 8007f60:	2201      	movs	r2, #1
 8007f62:	601a      	str	r2, [r3, #0]
    Delay_For_Pin(1);
 8007f64:	2001      	movs	r0, #1
 8007f66:	f7ff ff94 	bl	8007e92 <Delay_For_Pin>
    OLED_IIC_SDA = 0; //START:when CLK is high,DATA change form high to low
 8007f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8007f94 <OLED_IIC_Start+0x64>)
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	601a      	str	r2, [r3, #0]
    if (OLED_READ_SDA)
 8007f70:	4b09      	ldr	r3, [pc, #36]	@ (8007f98 <OLED_IIC_Start+0x68>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d001      	beq.n	8007f7c <OLED_IIC_Start+0x4c>
        return 0;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	e006      	b.n	8007f8a <OLED_IIC_Start+0x5a>
    Delay_For_Pin(2);
 8007f7c:	2002      	movs	r0, #2
 8007f7e:	f7ff ff88 	bl	8007e92 <Delay_For_Pin>
    OLED_IIC_SCL = 0; // bus and prepare to send or receive data
 8007f82:	4b06      	ldr	r3, [pc, #24]	@ (8007f9c <OLED_IIC_Start+0x6c>)
 8007f84:	2200      	movs	r2, #0
 8007f86:	601a      	str	r2, [r3, #0]
    return 1;
 8007f88:	2301      	movs	r3, #1
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	40010c00 	.word	0x40010c00
 8007f94:	422181a4 	.word	0x422181a4
 8007f98:	42218124 	.word	0x42218124
 8007f9c:	422181a0 	.word	0x422181a0

08007fa0 <OLED_IIC_Stop>:


void OLED_IIC_Stop(void)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	af00      	add	r7, sp, #0
    OLED_SDA_OUT(); // sda line output
 8007fa4:	4b11      	ldr	r3, [pc, #68]	@ (8007fec <OLED_IIC_Stop+0x4c>)
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	4a10      	ldr	r2, [pc, #64]	@ (8007fec <OLED_IIC_Stop+0x4c>)
 8007faa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007fae:	6053      	str	r3, [r2, #4]
 8007fb0:	4b0e      	ldr	r3, [pc, #56]	@ (8007fec <OLED_IIC_Stop+0x4c>)
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	4a0d      	ldr	r2, [pc, #52]	@ (8007fec <OLED_IIC_Stop+0x4c>)
 8007fb6:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8007fba:	6053      	str	r3, [r2, #4]
    OLED_IIC_SCL = 0;
 8007fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8007ff0 <OLED_IIC_Stop+0x50>)
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	601a      	str	r2, [r3, #0]
    OLED_IIC_SDA = 0; //STOP:when CLK is high DATA change form low to high
 8007fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8007ff4 <OLED_IIC_Stop+0x54>)
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	601a      	str	r2, [r3, #0]
    Delay_For_Pin(2);
 8007fc8:	2002      	movs	r0, #2
 8007fca:	f7ff ff62 	bl	8007e92 <Delay_For_Pin>
    OLED_IIC_SCL = 1;
 8007fce:	4b08      	ldr	r3, [pc, #32]	@ (8007ff0 <OLED_IIC_Stop+0x50>)
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	601a      	str	r2, [r3, #0]
    Delay_For_Pin(1);
 8007fd4:	2001      	movs	r0, #1
 8007fd6:	f7ff ff5c 	bl	8007e92 <Delay_For_Pin>
    OLED_IIC_SDA = 1; // Send I2C bus end signal
 8007fda:	4b06      	ldr	r3, [pc, #24]	@ (8007ff4 <OLED_IIC_Stop+0x54>)
 8007fdc:	2201      	movs	r2, #1
 8007fde:	601a      	str	r2, [r3, #0]
    Delay_For_Pin(2);
 8007fe0:	2002      	movs	r0, #2
 8007fe2:	f7ff ff56 	bl	8007e92 <Delay_For_Pin>
}
 8007fe6:	bf00      	nop
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	bf00      	nop
 8007fec:	40010c00 	.word	0x40010c00
 8007ff0:	422181a0 	.word	0x422181a0
 8007ff4:	422181a4 	.word	0x422181a4

08007ff8 <OLED_IIC_Wait_Ack>:

/*
 * envoie des ack
 */
int OLED_IIC_Wait_Ack(void)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
    uint8_t ucErrTime = 0;
 8007ffe:	2300      	movs	r3, #0
 8008000:	71fb      	strb	r3, [r7, #7]
    OLED_SDA_IN();
 8008002:	4b19      	ldr	r3, [pc, #100]	@ (8008068 <OLED_IIC_Wait_Ack+0x70>)
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	4a18      	ldr	r2, [pc, #96]	@ (8008068 <OLED_IIC_Wait_Ack+0x70>)
 8008008:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800800c:	6053      	str	r3, [r2, #4]
 800800e:	4b16      	ldr	r3, [pc, #88]	@ (8008068 <OLED_IIC_Wait_Ack+0x70>)
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	4a15      	ldr	r2, [pc, #84]	@ (8008068 <OLED_IIC_Wait_Ack+0x70>)
 8008014:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008018:	6053      	str	r3, [r2, #4]
    OLED_IIC_SDA = 1;
 800801a:	4b14      	ldr	r3, [pc, #80]	@ (800806c <OLED_IIC_Wait_Ack+0x74>)
 800801c:	2201      	movs	r2, #1
 800801e:	601a      	str	r2, [r3, #0]
    Delay_For_Pin(1);
 8008020:	2001      	movs	r0, #1
 8008022:	f7ff ff36 	bl	8007e92 <Delay_For_Pin>
    OLED_IIC_SCL = 1;
 8008026:	4b12      	ldr	r3, [pc, #72]	@ (8008070 <OLED_IIC_Wait_Ack+0x78>)
 8008028:	2201      	movs	r2, #1
 800802a:	601a      	str	r2, [r3, #0]
    Delay_For_Pin(1);
 800802c:	2001      	movs	r0, #1
 800802e:	f7ff ff30 	bl	8007e92 <Delay_For_Pin>
    while (OLED_READ_SDA)
 8008032:	e00c      	b.n	800804e <OLED_IIC_Wait_Ack+0x56>
    {
        ucErrTime++;
 8008034:	79fb      	ldrb	r3, [r7, #7]
 8008036:	3301      	adds	r3, #1
 8008038:	71fb      	strb	r3, [r7, #7]
        if (ucErrTime > 50)
 800803a:	79fb      	ldrb	r3, [r7, #7]
 800803c:	2b32      	cmp	r3, #50	@ 0x32
 800803e:	d903      	bls.n	8008048 <OLED_IIC_Wait_Ack+0x50>
        {
            OLED_IIC_Stop();
 8008040:	f7ff ffae 	bl	8007fa0 <OLED_IIC_Stop>
            return 0;
 8008044:	2300      	movs	r3, #0
 8008046:	e00a      	b.n	800805e <OLED_IIC_Wait_Ack+0x66>
        }
        Delay_For_Pin(1);
 8008048:	2001      	movs	r0, #1
 800804a:	f7ff ff22 	bl	8007e92 <Delay_For_Pin>
    while (OLED_READ_SDA)
 800804e:	4b09      	ldr	r3, [pc, #36]	@ (8008074 <OLED_IIC_Wait_Ack+0x7c>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d1ee      	bne.n	8008034 <OLED_IIC_Wait_Ack+0x3c>
    }
    OLED_IIC_SCL = 0; // Clock output 0
 8008056:	4b06      	ldr	r3, [pc, #24]	@ (8008070 <OLED_IIC_Wait_Ack+0x78>)
 8008058:	2200      	movs	r2, #0
 800805a:	601a      	str	r2, [r3, #0]
    return 1;
 800805c:	2301      	movs	r3, #1
}
 800805e:	4618      	mov	r0, r3
 8008060:	3708      	adds	r7, #8
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}
 8008066:	bf00      	nop
 8008068:	40010c00 	.word	0x40010c00
 800806c:	422181a4 	.word	0x422181a4
 8008070:	422181a0 	.word	0x422181a0
 8008074:	42218124 	.word	0x42218124

08008078 <OLED_IIC_Send_Byte>:
/*
 * Envoi et rception de donnes
 */

void OLED_IIC_Send_Byte(uint8_t txd)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	4603      	mov	r3, r0
 8008080:	71fb      	strb	r3, [r7, #7]
    uint8_t t;
    OLED_SDA_OUT();
 8008082:	4b1a      	ldr	r3, [pc, #104]	@ (80080ec <OLED_IIC_Send_Byte+0x74>)
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	4a19      	ldr	r2, [pc, #100]	@ (80080ec <OLED_IIC_Send_Byte+0x74>)
 8008088:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800808c:	6053      	str	r3, [r2, #4]
 800808e:	4b17      	ldr	r3, [pc, #92]	@ (80080ec <OLED_IIC_Send_Byte+0x74>)
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	4a16      	ldr	r2, [pc, #88]	@ (80080ec <OLED_IIC_Send_Byte+0x74>)
 8008094:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8008098:	6053      	str	r3, [r2, #4]
    OLED_IIC_SCL = 0; //Pull the clock low to start data transmission
 800809a:	4b15      	ldr	r3, [pc, #84]	@ (80080f0 <OLED_IIC_Send_Byte+0x78>)
 800809c:	2200      	movs	r2, #0
 800809e:	601a      	str	r2, [r3, #0]
    for (t = 0; t < 8; t++)
 80080a0:	2300      	movs	r3, #0
 80080a2:	73fb      	strb	r3, [r7, #15]
 80080a4:	e019      	b.n	80080da <OLED_IIC_Send_Byte+0x62>
    {
        OLED_IIC_SDA = (txd & 0x80) >> 7;
 80080a6:	79fb      	ldrb	r3, [r7, #7]
 80080a8:	09db      	lsrs	r3, r3, #7
 80080aa:	b2da      	uxtb	r2, r3
 80080ac:	4b11      	ldr	r3, [pc, #68]	@ (80080f4 <OLED_IIC_Send_Byte+0x7c>)
 80080ae:	601a      	str	r2, [r3, #0]
        txd <<= 1;
 80080b0:	79fb      	ldrb	r3, [r7, #7]
 80080b2:	005b      	lsls	r3, r3, #1
 80080b4:	71fb      	strb	r3, [r7, #7]
        Delay_For_Pin(1);
 80080b6:	2001      	movs	r0, #1
 80080b8:	f7ff feeb 	bl	8007e92 <Delay_For_Pin>
        OLED_IIC_SCL = 1;
 80080bc:	4b0c      	ldr	r3, [pc, #48]	@ (80080f0 <OLED_IIC_Send_Byte+0x78>)
 80080be:	2201      	movs	r2, #1
 80080c0:	601a      	str	r2, [r3, #0]
        Delay_For_Pin(1);
 80080c2:	2001      	movs	r0, #1
 80080c4:	f7ff fee5 	bl	8007e92 <Delay_For_Pin>
        OLED_IIC_SCL = 0;
 80080c8:	4b09      	ldr	r3, [pc, #36]	@ (80080f0 <OLED_IIC_Send_Byte+0x78>)
 80080ca:	2200      	movs	r2, #0
 80080cc:	601a      	str	r2, [r3, #0]
        Delay_For_Pin(1);
 80080ce:	2001      	movs	r0, #1
 80080d0:	f7ff fedf 	bl	8007e92 <Delay_For_Pin>
    for (t = 0; t < 8; t++)
 80080d4:	7bfb      	ldrb	r3, [r7, #15]
 80080d6:	3301      	adds	r3, #1
 80080d8:	73fb      	strb	r3, [r7, #15]
 80080da:	7bfb      	ldrb	r3, [r7, #15]
 80080dc:	2b07      	cmp	r3, #7
 80080de:	d9e2      	bls.n	80080a6 <OLED_IIC_Send_Byte+0x2e>
    }
}
 80080e0:	bf00      	nop
 80080e2:	bf00      	nop
 80080e4:	3710      	adds	r7, #16
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	bf00      	nop
 80080ec:	40010c00 	.word	0x40010c00
 80080f0:	422181a0 	.word	0x422181a0
 80080f4:	422181a4 	.word	0x422181a4

080080f8 <OLED_i2cWrite>:
/*
 * ecrire des bites
 */

int OLED_i2cWrite(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *data)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b084      	sub	sp, #16
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	603b      	str	r3, [r7, #0]
 8008100:	4603      	mov	r3, r0
 8008102:	71fb      	strb	r3, [r7, #7]
 8008104:	460b      	mov	r3, r1
 8008106:	71bb      	strb	r3, [r7, #6]
 8008108:	4613      	mov	r3, r2
 800810a:	717b      	strb	r3, [r7, #5]
    int i;
    if (!OLED_IIC_Start())
 800810c:	f7ff ff10 	bl	8007f30 <OLED_IIC_Start>
 8008110:	4603      	mov	r3, r0
 8008112:	2b00      	cmp	r3, #0
 8008114:	d101      	bne.n	800811a <OLED_i2cWrite+0x22>
        return 1;
 8008116:	2301      	movs	r3, #1
 8008118:	e031      	b.n	800817e <OLED_i2cWrite+0x86>
    OLED_IIC_Send_Byte(addr << 1);
 800811a:	79fb      	ldrb	r3, [r7, #7]
 800811c:	005b      	lsls	r3, r3, #1
 800811e:	b2db      	uxtb	r3, r3
 8008120:	4618      	mov	r0, r3
 8008122:	f7ff ffa9 	bl	8008078 <OLED_IIC_Send_Byte>
    if (!OLED_IIC_Wait_Ack())
 8008126:	f7ff ff67 	bl	8007ff8 <OLED_IIC_Wait_Ack>
 800812a:	4603      	mov	r3, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d103      	bne.n	8008138 <OLED_i2cWrite+0x40>
    {
        OLED_IIC_Stop();
 8008130:	f7ff ff36 	bl	8007fa0 <OLED_IIC_Stop>
        return 1;
 8008134:	2301      	movs	r3, #1
 8008136:	e022      	b.n	800817e <OLED_i2cWrite+0x86>
    }
    OLED_IIC_Send_Byte(reg);
 8008138:	79bb      	ldrb	r3, [r7, #6]
 800813a:	4618      	mov	r0, r3
 800813c:	f7ff ff9c 	bl	8008078 <OLED_IIC_Send_Byte>
    OLED_IIC_Wait_Ack();
 8008140:	f7ff ff5a 	bl	8007ff8 <OLED_IIC_Wait_Ack>
    for (i = 0; i < len; i++)
 8008144:	2300      	movs	r3, #0
 8008146:	60fb      	str	r3, [r7, #12]
 8008148:	e012      	b.n	8008170 <OLED_i2cWrite+0x78>
    {
        OLED_IIC_Send_Byte(data[i]);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	683a      	ldr	r2, [r7, #0]
 800814e:	4413      	add	r3, r2
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	4618      	mov	r0, r3
 8008154:	f7ff ff90 	bl	8008078 <OLED_IIC_Send_Byte>
        if (!OLED_IIC_Wait_Ack())
 8008158:	f7ff ff4e 	bl	8007ff8 <OLED_IIC_Wait_Ack>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d103      	bne.n	800816a <OLED_i2cWrite+0x72>
        {
            OLED_IIC_Stop();
 8008162:	f7ff ff1d 	bl	8007fa0 <OLED_IIC_Stop>
            return 0;
 8008166:	2300      	movs	r3, #0
 8008168:	e009      	b.n	800817e <OLED_i2cWrite+0x86>
    for (i = 0; i < len; i++)
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	3301      	adds	r3, #1
 800816e:	60fb      	str	r3, [r7, #12]
 8008170:	797b      	ldrb	r3, [r7, #5]
 8008172:	68fa      	ldr	r2, [r7, #12]
 8008174:	429a      	cmp	r2, r3
 8008176:	dbe8      	blt.n	800814a <OLED_i2cWrite+0x52>
        }
    }
    OLED_IIC_Stop();
 8008178:	f7ff ff12 	bl	8007fa0 <OLED_IIC_Stop>
    return 0;
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}

08008186 <myabs>:
Function: Absolute value function
Input   : aNumber to be converted
Output  : unsigned int
**************************************************************************/
int myabs(int a)
{
 8008186:	b480      	push	{r7}
 8008188:	b085      	sub	sp, #20
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
	int temp;
	if(a<0)  temp=-a;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2b00      	cmp	r3, #0
 8008192:	da03      	bge.n	800819c <myabs+0x16>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	425b      	negs	r3, r3
 8008198:	60fb      	str	r3, [r7, #12]
 800819a:	e001      	b.n	80081a0 <myabs+0x1a>
	else temp=a;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	60fb      	str	r3, [r7, #12]
	return temp;
 80081a0:	68fb      	ldr	r3, [r7, #12]
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3714      	adds	r7, #20
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bc80      	pop	{r7}
 80081aa:	4770      	bx	lr

080081ac <PS2_Init>:




void PS2_Init(void)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b086      	sub	sp, #24
 80081b0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081b2:	f107 0308 	add.w	r3, r7, #8
 80081b6:	2200      	movs	r2, #0
 80081b8:	601a      	str	r2, [r3, #0]
 80081ba:	605a      	str	r2, [r3, #4]
 80081bc:	609a      	str	r2, [r3, #8]
 80081be:	60da      	str	r2, [r3, #12]

    // Enable clocks
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80081c0:	4b26      	ldr	r3, [pc, #152]	@ (800825c <PS2_Init+0xb0>)
 80081c2:	699b      	ldr	r3, [r3, #24]
 80081c4:	4a25      	ldr	r2, [pc, #148]	@ (800825c <PS2_Init+0xb0>)
 80081c6:	f043 0308 	orr.w	r3, r3, #8
 80081ca:	6193      	str	r3, [r2, #24]
 80081cc:	4b23      	ldr	r3, [pc, #140]	@ (800825c <PS2_Init+0xb0>)
 80081ce:	699b      	ldr	r3, [r3, #24]
 80081d0:	f003 0308 	and.w	r3, r3, #8
 80081d4:	607b      	str	r3, [r7, #4]
 80081d6:	687b      	ldr	r3, [r7, #4]

    // Configure CS as output
    GPIO_InitStruct.Pin = CS_PIN;
 80081d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80081dc:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80081de:	2301      	movs	r3, #1
 80081e0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80081e2:	2301      	movs	r3, #1
 80081e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081e6:	2302      	movs	r3, #2
 80081e8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(CS_PORT, &GPIO_InitStruct);
 80081ea:	f107 0308 	add.w	r3, r7, #8
 80081ee:	4619      	mov	r1, r3
 80081f0:	481b      	ldr	r0, [pc, #108]	@ (8008260 <PS2_Init+0xb4>)
 80081f2:	f001 fa6f 	bl	80096d4 <HAL_GPIO_Init>

    // Configure CLK as output
    GPIO_InitStruct.Pin = CLK_PIN;
 80081f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80081fa:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(CLK_PORT, &GPIO_InitStruct);
 80081fc:	f107 0308 	add.w	r3, r7, #8
 8008200:	4619      	mov	r1, r3
 8008202:	4817      	ldr	r0, [pc, #92]	@ (8008260 <PS2_Init+0xb4>)
 8008204:	f001 fa66 	bl	80096d4 <HAL_GPIO_Init>

    // Configure DO (MOSI) as output
    GPIO_InitStruct.Pin = DO_PIN;
 8008208:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800820c:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(DO_PORT, &GPIO_InitStruct);
 800820e:	f107 0308 	add.w	r3, r7, #8
 8008212:	4619      	mov	r1, r3
 8008214:	4812      	ldr	r0, [pc, #72]	@ (8008260 <PS2_Init+0xb4>)
 8008216:	f001 fa5d 	bl	80096d4 <HAL_GPIO_Init>

    // Configure DI (MISO) as input with pull-up
    GPIO_InitStruct.Pin = DI_PIN;
 800821a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800821e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008220:	2300      	movs	r3, #0
 8008222:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008224:	2301      	movs	r3, #1
 8008226:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DI_PORT, &GPIO_InitStruct);
 8008228:	f107 0308 	add.w	r3, r7, #8
 800822c:	4619      	mov	r1, r3
 800822e:	480c      	ldr	r0, [pc, #48]	@ (8008260 <PS2_Init+0xb4>)
 8008230:	f001 fa50 	bl	80096d4 <HAL_GPIO_Init>

    // Set default states
    CS_H;   // CS idle high
 8008234:	4b0b      	ldr	r3, [pc, #44]	@ (8008264 <PS2_Init+0xb8>)
 8008236:	2201      	movs	r2, #1
 8008238:	601a      	str	r2, [r3, #0]
    CLK_H;  // CLK idle high
 800823a:	4b0b      	ldr	r3, [pc, #44]	@ (8008268 <PS2_Init+0xbc>)
 800823c:	2201      	movs	r2, #1
 800823e:	601a      	str	r2, [r3, #0]
    DO_L;
 8008240:	4b0a      	ldr	r3, [pc, #40]	@ (800826c <PS2_Init+0xc0>)
 8008242:	2200      	movs	r2, #0
 8008244:	601a      	str	r2, [r3, #0]

    HAL_Delay(100);
 8008246:	2064      	movs	r0, #100	@ 0x64
 8008248:	f7fb fc6c 	bl	8003b24 <HAL_Delay>

    printf("[INFO] PS2 GPIO initialized\r\n");
 800824c:	4808      	ldr	r0, [pc, #32]	@ (8008270 <PS2_Init+0xc4>)
 800824e:	f005 fd21 	bl	800dc94 <puts>
}
 8008252:	bf00      	nop
 8008254:	3718      	adds	r7, #24
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
 800825a:	bf00      	nop
 800825c:	40021000 	.word	0x40021000
 8008260:	40010c00 	.word	0x40010c00
 8008264:	422181b0 	.word	0x422181b0
 8008268:	422181b4 	.word	0x422181b4
 800826c:	422181bc 	.word	0x422181bc
 8008270:	080125ec 	.word	0x080125ec

08008274 <PS2_Cmd>:
Function function: Send commands to the controller
Entry parameter: CMD command
Return value: None
**************************************************************************/
void PS2_Cmd(u8 CMD)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	4603      	mov	r3, r0
 800827c:	71fb      	strb	r3, [r7, #7]
	volatile u16 ref=0x01;
 800827e:	2301      	movs	r3, #1
 8008280:	81fb      	strh	r3, [r7, #14]
	Data[1] = 0;
 8008282:	4b20      	ldr	r3, [pc, #128]	@ (8008304 <PS2_Cmd+0x90>)
 8008284:	2200      	movs	r2, #0
 8008286:	705a      	strb	r2, [r3, #1]
	for(ref=0x01;ref<0x0100;ref<<=1)
 8008288:	2301      	movs	r3, #1
 800828a:	81fb      	strh	r3, [r7, #14]
 800828c:	e02e      	b.n	80082ec <PS2_Cmd+0x78>
	{
		if(ref&CMD)
 800828e:	89fb      	ldrh	r3, [r7, #14]
 8008290:	b29b      	uxth	r3, r3
 8008292:	461a      	mov	r2, r3
 8008294:	79fb      	ldrb	r3, [r7, #7]
 8008296:	4013      	ands	r3, r2
 8008298:	2b00      	cmp	r3, #0
 800829a:	d003      	beq.n	80082a4 <PS2_Cmd+0x30>
		{
			DO_H;                   // Output a control bit
 800829c:	4b1a      	ldr	r3, [pc, #104]	@ (8008308 <PS2_Cmd+0x94>)
 800829e:	2201      	movs	r2, #1
 80082a0:	601a      	str	r2, [r3, #0]
 80082a2:	e002      	b.n	80082aa <PS2_Cmd+0x36>

		}
		else DO_L;
 80082a4:	4b18      	ldr	r3, [pc, #96]	@ (8008308 <PS2_Cmd+0x94>)
 80082a6:	2200      	movs	r2, #0
 80082a8:	601a      	str	r2, [r3, #0]
		CLK_H;                        // Clock up
 80082aa:	4b18      	ldr	r3, [pc, #96]	@ (800830c <PS2_Cmd+0x98>)
 80082ac:	2201      	movs	r2, #1
 80082ae:	601a      	str	r2, [r3, #0]
		DELAY_TIME;
 80082b0:	2001      	movs	r0, #1
 80082b2:	f7fb fceb 	bl	8003c8c <delay_us>
		CLK_L;
 80082b6:	4b15      	ldr	r3, [pc, #84]	@ (800830c <PS2_Cmd+0x98>)
 80082b8:	2200      	movs	r2, #0
 80082ba:	601a      	str	r2, [r3, #0]
		DELAY_TIME;
 80082bc:	2001      	movs	r0, #1
 80082be:	f7fb fce5 	bl	8003c8c <delay_us>
		CLK_H;
 80082c2:	4b12      	ldr	r3, [pc, #72]	@ (800830c <PS2_Cmd+0x98>)
 80082c4:	2201      	movs	r2, #1
 80082c6:	601a      	str	r2, [r3, #0]
		if(DI) // When it is at a high level
 80082c8:	4b11      	ldr	r3, [pc, #68]	@ (8008310 <PS2_Cmd+0x9c>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d008      	beq.n	80082e2 <PS2_Cmd+0x6e>
			Data[1] = ref|Data[1];
 80082d0:	89fb      	ldrh	r3, [r7, #14]
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	b2da      	uxtb	r2, r3
 80082d6:	4b0b      	ldr	r3, [pc, #44]	@ (8008304 <PS2_Cmd+0x90>)
 80082d8:	785b      	ldrb	r3, [r3, #1]
 80082da:	4313      	orrs	r3, r2
 80082dc:	b2da      	uxtb	r2, r3
 80082de:	4b09      	ldr	r3, [pc, #36]	@ (8008304 <PS2_Cmd+0x90>)
 80082e0:	705a      	strb	r2, [r3, #1]
	for(ref=0x01;ref<0x0100;ref<<=1)
 80082e2:	89fb      	ldrh	r3, [r7, #14]
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	005b      	lsls	r3, r3, #1
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	81fb      	strh	r3, [r7, #14]
 80082ec:	89fb      	ldrh	r3, [r7, #14]
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	2bff      	cmp	r3, #255	@ 0xff
 80082f2:	d9cc      	bls.n	800828e <PS2_Cmd+0x1a>
	}
	delay_us(16);
 80082f4:	2010      	movs	r0, #16
 80082f6:	f7fb fcc9 	bl	8003c8c <delay_us>
}
 80082fa:	bf00      	nop
 80082fc:	3710      	adds	r7, #16
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}
 8008302:	bf00      	nop
 8008304:	20000810 	.word	0x20000810
 8008308:	422181bc 	.word	0x422181bc
 800830c:	422181b4 	.word	0x422181b4
 8008310:	42218138 	.word	0x42218138

08008314 <PS2_ShortPoll>:
short poll

  
**************************************************************************/
void PS2_ShortPoll(void)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	af00      	add	r7, sp, #0
	CS_L;
 8008318:	4b0e      	ldr	r3, [pc, #56]	@ (8008354 <PS2_ShortPoll+0x40>)
 800831a:	2200      	movs	r2, #0
 800831c:	601a      	str	r2, [r3, #0]
	delay_us(16);
 800831e:	2010      	movs	r0, #16
 8008320:	f7fb fcb4 	bl	8003c8c <delay_us>
	PS2_Cmd(0x01);
 8008324:	2001      	movs	r0, #1
 8008326:	f7ff ffa5 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x42);
 800832a:	2042      	movs	r0, #66	@ 0x42
 800832c:	f7ff ffa2 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0X00);
 8008330:	2000      	movs	r0, #0
 8008332:	f7ff ff9f 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x00);
 8008336:	2000      	movs	r0, #0
 8008338:	f7ff ff9c 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x00);
 800833c:	2000      	movs	r0, #0
 800833e:	f7ff ff99 	bl	8008274 <PS2_Cmd>
	CS_H;
 8008342:	4b04      	ldr	r3, [pc, #16]	@ (8008354 <PS2_ShortPoll+0x40>)
 8008344:	2201      	movs	r2, #1
 8008346:	601a      	str	r2, [r3, #0]
	delay_us(16);
 8008348:	2010      	movs	r0, #16
 800834a:	f7fb fc9f 	bl	8003c8c <delay_us>
}
 800834e:	bf00      	nop
 8008350:	bd80      	pop	{r7, pc}
 8008352:	bf00      	nop
 8008354:	422181b0 	.word	0x422181b0

08008358 <PS2_EnterConfing>:


  
**************************************************************************/
void PS2_EnterConfing(void)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	af00      	add	r7, sp, #0
    CS_L;
 800835c:	4b14      	ldr	r3, [pc, #80]	@ (80083b0 <PS2_EnterConfing+0x58>)
 800835e:	2200      	movs	r2, #0
 8008360:	601a      	str	r2, [r3, #0]
	delay_us(16);
 8008362:	2010      	movs	r0, #16
 8008364:	f7fb fc92 	bl	8003c8c <delay_us>
	PS2_Cmd(0x01);
 8008368:	2001      	movs	r0, #1
 800836a:	f7ff ff83 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x43);
 800836e:	2043      	movs	r0, #67	@ 0x43
 8008370:	f7ff ff80 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0X00);
 8008374:	2000      	movs	r0, #0
 8008376:	f7ff ff7d 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x01);
 800837a:	2001      	movs	r0, #1
 800837c:	f7ff ff7a 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x00);
 8008380:	2000      	movs	r0, #0
 8008382:	f7ff ff77 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0X00);
 8008386:	2000      	movs	r0, #0
 8008388:	f7ff ff74 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0X00);
 800838c:	2000      	movs	r0, #0
 800838e:	f7ff ff71 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0X00);
 8008392:	2000      	movs	r0, #0
 8008394:	f7ff ff6e 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0X00);
 8008398:	2000      	movs	r0, #0
 800839a:	f7ff ff6b 	bl	8008274 <PS2_Cmd>
	CS_H;
 800839e:	4b04      	ldr	r3, [pc, #16]	@ (80083b0 <PS2_EnterConfing+0x58>)
 80083a0:	2201      	movs	r2, #1
 80083a2:	601a      	str	r2, [r3, #0]
	delay_us(16);
 80083a4:	2010      	movs	r0, #16
 80083a6:	f7fb fc71 	bl	8003c8c <delay_us>
}
 80083aa:	bf00      	nop
 80083ac:	bd80      	pop	{r7, pc}
 80083ae:	bf00      	nop
 80083b0:	422181b0 	.word	0x422181b0

080083b4 <PS2_TurnOnAnalogMode>:


  
**************************************************************************/
void PS2_TurnOnAnalogMode(void)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	af00      	add	r7, sp, #0
	CS_L;
 80083b8:	4b12      	ldr	r3, [pc, #72]	@ (8008404 <PS2_TurnOnAnalogMode+0x50>)
 80083ba:	2200      	movs	r2, #0
 80083bc:	601a      	str	r2, [r3, #0]
	PS2_Cmd(0x01);
 80083be:	2001      	movs	r0, #1
 80083c0:	f7ff ff58 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x44);
 80083c4:	2044      	movs	r0, #68	@ 0x44
 80083c6:	f7ff ff55 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0X00);
 80083ca:	2000      	movs	r0, #0
 80083cc:	f7ff ff52 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x00); //analog=0x01;digital=0x00    //analog=0x01;digital=0x00 Software sets the sending mode
 80083d0:	2000      	movs	r0, #0
 80083d2:	f7ff ff4f 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0xEE); //Ox03MODE // 0x03 latches the setting, that is, the mode cannot be set by pressing the "MODE" button.
 80083d6:	20ee      	movs	r0, #238	@ 0xee
 80083d8:	f7ff ff4c 	bl	8008274 <PS2_Cmd>
				   //0xEEMODE //0xEE does not latch the software settings, and the mode can be set by pressing the "MODE" button.
	PS2_Cmd(0X00);
 80083dc:	2000      	movs	r0, #0
 80083de:	f7ff ff49 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0X00);
 80083e2:	2000      	movs	r0, #0
 80083e4:	f7ff ff46 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0X00);
 80083e8:	2000      	movs	r0, #0
 80083ea:	f7ff ff43 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0X00);
 80083ee:	2000      	movs	r0, #0
 80083f0:	f7ff ff40 	bl	8008274 <PS2_Cmd>
	CS_H;
 80083f4:	4b03      	ldr	r3, [pc, #12]	@ (8008404 <PS2_TurnOnAnalogMode+0x50>)
 80083f6:	2201      	movs	r2, #1
 80083f8:	601a      	str	r2, [r3, #0]
	delay_us(16);
 80083fa:	2010      	movs	r0, #16
 80083fc:	f7fb fc46 	bl	8003c8c <delay_us>
}
 8008400:	bf00      	nop
 8008402:	bd80      	pop	{r7, pc}
 8008404:	422181b0 	.word	0x422181b0

08008408 <PS2_ExitConfing>:


  
**************************************************************************/
void PS2_ExitConfing(void)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	af00      	add	r7, sp, #0
    CS_L;
 800840c:	4b14      	ldr	r3, [pc, #80]	@ (8008460 <PS2_ExitConfing+0x58>)
 800840e:	2200      	movs	r2, #0
 8008410:	601a      	str	r2, [r3, #0]
	delay_us(16);
 8008412:	2010      	movs	r0, #16
 8008414:	f7fb fc3a 	bl	8003c8c <delay_us>
	PS2_Cmd(0x01);
 8008418:	2001      	movs	r0, #1
 800841a:	f7ff ff2b 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x43);
 800841e:	2043      	movs	r0, #67	@ 0x43
 8008420:	f7ff ff28 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0X00);
 8008424:	2000      	movs	r0, #0
 8008426:	f7ff ff25 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x00);
 800842a:	2000      	movs	r0, #0
 800842c:	f7ff ff22 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x5A);
 8008430:	205a      	movs	r0, #90	@ 0x5a
 8008432:	f7ff ff1f 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x5A);
 8008436:	205a      	movs	r0, #90	@ 0x5a
 8008438:	f7ff ff1c 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x5A);
 800843c:	205a      	movs	r0, #90	@ 0x5a
 800843e:	f7ff ff19 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x5A);
 8008442:	205a      	movs	r0, #90	@ 0x5a
 8008444:	f7ff ff16 	bl	8008274 <PS2_Cmd>
	PS2_Cmd(0x5A);
 8008448:	205a      	movs	r0, #90	@ 0x5a
 800844a:	f7ff ff13 	bl	8008274 <PS2_Cmd>
	CS_H;
 800844e:	4b04      	ldr	r3, [pc, #16]	@ (8008460 <PS2_ExitConfing+0x58>)
 8008450:	2201      	movs	r2, #1
 8008452:	601a      	str	r2, [r3, #0]
	delay_us(16);
 8008454:	2010      	movs	r0, #16
 8008456:	f7fb fc19 	bl	8003c8c <delay_us>
}
 800845a:	bf00      	nop
 800845c:	bd80      	pop	{r7, pc}
 800845e:	bf00      	nop
 8008460:	422181b0 	.word	0x422181b0

08008464 <PS2_SetInit>:


  
**************************************************************************/
void PS2_SetInit(void)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	af00      	add	r7, sp, #0
	PS2_ShortPoll();
 8008468:	f7ff ff54 	bl	8008314 <PS2_ShortPoll>
	PS2_ShortPoll();
 800846c:	f7ff ff52 	bl	8008314 <PS2_ShortPoll>
	PS2_ShortPoll();
 8008470:	f7ff ff50 	bl	8008314 <PS2_ShortPoll>
	PS2_EnterConfing();		// Enter configuration mode
 8008474:	f7ff ff70 	bl	8008358 <PS2_EnterConfing>
	PS2_TurnOnAnalogMode();	// Configure the "traffic light" mode and choose whether to save it or not
 8008478:	f7ff ff9c 	bl	80083b4 <PS2_TurnOnAnalogMode>
	//PS2_VibrationMode();	// Activate vibration mode
	PS2_ExitConfing();		// Complete and save configuration
 800847c:	f7ff ffc4 	bl	8008408 <PS2_ExitConfing>
}
 8008480:	bf00      	nop
 8008482:	bd80      	pop	{r7, pc}

08008484 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008484:	b480      	push	{r7}
 8008486:	b085      	sub	sp, #20
 8008488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800848a:	4b15      	ldr	r3, [pc, #84]	@ (80084e0 <HAL_MspInit+0x5c>)
 800848c:	699b      	ldr	r3, [r3, #24]
 800848e:	4a14      	ldr	r2, [pc, #80]	@ (80084e0 <HAL_MspInit+0x5c>)
 8008490:	f043 0301 	orr.w	r3, r3, #1
 8008494:	6193      	str	r3, [r2, #24]
 8008496:	4b12      	ldr	r3, [pc, #72]	@ (80084e0 <HAL_MspInit+0x5c>)
 8008498:	699b      	ldr	r3, [r3, #24]
 800849a:	f003 0301 	and.w	r3, r3, #1
 800849e:	60bb      	str	r3, [r7, #8]
 80084a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80084a2:	4b0f      	ldr	r3, [pc, #60]	@ (80084e0 <HAL_MspInit+0x5c>)
 80084a4:	69db      	ldr	r3, [r3, #28]
 80084a6:	4a0e      	ldr	r2, [pc, #56]	@ (80084e0 <HAL_MspInit+0x5c>)
 80084a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084ac:	61d3      	str	r3, [r2, #28]
 80084ae:	4b0c      	ldr	r3, [pc, #48]	@ (80084e0 <HAL_MspInit+0x5c>)
 80084b0:	69db      	ldr	r3, [r3, #28]
 80084b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084b6:	607b      	str	r3, [r7, #4]
 80084b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80084ba:	4b0a      	ldr	r3, [pc, #40]	@ (80084e4 <HAL_MspInit+0x60>)
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	60fb      	str	r3, [r7, #12]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80084c6:	60fb      	str	r3, [r7, #12]
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80084ce:	60fb      	str	r3, [r7, #12]
 80084d0:	4a04      	ldr	r2, [pc, #16]	@ (80084e4 <HAL_MspInit+0x60>)
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80084d6:	bf00      	nop
 80084d8:	3714      	adds	r7, #20
 80084da:	46bd      	mov	sp, r7
 80084dc:	bc80      	pop	{r7}
 80084de:	4770      	bx	lr
 80084e0:	40021000 	.word	0x40021000
 80084e4:	40010000 	.word	0x40010000

080084e8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b088      	sub	sp, #32
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80084f0:	f107 0310 	add.w	r3, r7, #16
 80084f4:	2200      	movs	r2, #0
 80084f6:	601a      	str	r2, [r3, #0]
 80084f8:	605a      	str	r2, [r3, #4]
 80084fa:	609a      	str	r2, [r3, #8]
 80084fc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a14      	ldr	r2, [pc, #80]	@ (8008554 <HAL_ADC_MspInit+0x6c>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d121      	bne.n	800854c <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8008508:	4b13      	ldr	r3, [pc, #76]	@ (8008558 <HAL_ADC_MspInit+0x70>)
 800850a:	699b      	ldr	r3, [r3, #24]
 800850c:	4a12      	ldr	r2, [pc, #72]	@ (8008558 <HAL_ADC_MspInit+0x70>)
 800850e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008512:	6193      	str	r3, [r2, #24]
 8008514:	4b10      	ldr	r3, [pc, #64]	@ (8008558 <HAL_ADC_MspInit+0x70>)
 8008516:	699b      	ldr	r3, [r3, #24]
 8008518:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800851c:	60fb      	str	r3, [r7, #12]
 800851e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008520:	4b0d      	ldr	r3, [pc, #52]	@ (8008558 <HAL_ADC_MspInit+0x70>)
 8008522:	699b      	ldr	r3, [r3, #24]
 8008524:	4a0c      	ldr	r2, [pc, #48]	@ (8008558 <HAL_ADC_MspInit+0x70>)
 8008526:	f043 0304 	orr.w	r3, r3, #4
 800852a:	6193      	str	r3, [r2, #24]
 800852c:	4b0a      	ldr	r3, [pc, #40]	@ (8008558 <HAL_ADC_MspInit+0x70>)
 800852e:	699b      	ldr	r3, [r3, #24]
 8008530:	f003 0304 	and.w	r3, r3, #4
 8008534:	60bb      	str	r3, [r7, #8]
 8008536:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8008538:	2320      	movs	r3, #32
 800853a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800853c:	2303      	movs	r3, #3
 800853e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008540:	f107 0310 	add.w	r3, r7, #16
 8008544:	4619      	mov	r1, r3
 8008546:	4805      	ldr	r0, [pc, #20]	@ (800855c <HAL_ADC_MspInit+0x74>)
 8008548:	f001 f8c4 	bl	80096d4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800854c:	bf00      	nop
 800854e:	3720      	adds	r7, #32
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}
 8008554:	40012400 	.word	0x40012400
 8008558:	40021000 	.word	0x40021000
 800855c:	40010800 	.word	0x40010800

08008560 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b088      	sub	sp, #32
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008568:	f107 0310 	add.w	r3, r7, #16
 800856c:	2200      	movs	r2, #0
 800856e:	601a      	str	r2, [r3, #0]
 8008570:	605a      	str	r2, [r3, #4]
 8008572:	609a      	str	r2, [r3, #8]
 8008574:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a20      	ldr	r2, [pc, #128]	@ (80085fc <HAL_SPI_MspInit+0x9c>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d139      	bne.n	80085f4 <HAL_SPI_MspInit+0x94>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8008580:	4b1f      	ldr	r3, [pc, #124]	@ (8008600 <HAL_SPI_MspInit+0xa0>)
 8008582:	69db      	ldr	r3, [r3, #28]
 8008584:	4a1e      	ldr	r2, [pc, #120]	@ (8008600 <HAL_SPI_MspInit+0xa0>)
 8008586:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800858a:	61d3      	str	r3, [r2, #28]
 800858c:	4b1c      	ldr	r3, [pc, #112]	@ (8008600 <HAL_SPI_MspInit+0xa0>)
 800858e:	69db      	ldr	r3, [r3, #28]
 8008590:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008594:	60fb      	str	r3, [r7, #12]
 8008596:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008598:	4b19      	ldr	r3, [pc, #100]	@ (8008600 <HAL_SPI_MspInit+0xa0>)
 800859a:	699b      	ldr	r3, [r3, #24]
 800859c:	4a18      	ldr	r2, [pc, #96]	@ (8008600 <HAL_SPI_MspInit+0xa0>)
 800859e:	f043 0308 	orr.w	r3, r3, #8
 80085a2:	6193      	str	r3, [r2, #24]
 80085a4:	4b16      	ldr	r3, [pc, #88]	@ (8008600 <HAL_SPI_MspInit+0xa0>)
 80085a6:	699b      	ldr	r3, [r3, #24]
 80085a8:	f003 0308 	and.w	r3, r3, #8
 80085ac:	60bb      	str	r3, [r7, #8]
 80085ae:	68bb      	ldr	r3, [r7, #8]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80085b0:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80085b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085b6:	2302      	movs	r3, #2
 80085b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80085ba:	2303      	movs	r3, #3
 80085bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80085be:	f107 0310 	add.w	r3, r7, #16
 80085c2:	4619      	mov	r1, r3
 80085c4:	480f      	ldr	r0, [pc, #60]	@ (8008604 <HAL_SPI_MspInit+0xa4>)
 80085c6:	f001 f885 	bl	80096d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80085ca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80085ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80085d0:	2300      	movs	r3, #0
 80085d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085d4:	2300      	movs	r3, #0
 80085d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80085d8:	f107 0310 	add.w	r3, r7, #16
 80085dc:	4619      	mov	r1, r3
 80085de:	4809      	ldr	r0, [pc, #36]	@ (8008604 <HAL_SPI_MspInit+0xa4>)
 80085e0:	f001 f878 	bl	80096d4 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80085e4:	2200      	movs	r2, #0
 80085e6:	2100      	movs	r1, #0
 80085e8:	2024      	movs	r0, #36	@ 0x24
 80085ea:	f000 fef8 	bl	80093de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80085ee:	2024      	movs	r0, #36	@ 0x24
 80085f0:	f000 ff11 	bl	8009416 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80085f4:	bf00      	nop
 80085f6:	3720      	adds	r7, #32
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}
 80085fc:	40003800 	.word	0x40003800
 8008600:	40021000 	.word	0x40021000
 8008604:	40010c00 	.word	0x40010c00

08008608 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b08a      	sub	sp, #40	@ 0x28
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008610:	f107 0318 	add.w	r3, r7, #24
 8008614:	2200      	movs	r2, #0
 8008616:	601a      	str	r2, [r3, #0]
 8008618:	605a      	str	r2, [r3, #4]
 800861a:	609a      	str	r2, [r3, #8]
 800861c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008626:	d12c      	bne.n	8008682 <HAL_TIM_Base_MspInit+0x7a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008628:	4b24      	ldr	r3, [pc, #144]	@ (80086bc <HAL_TIM_Base_MspInit+0xb4>)
 800862a:	69db      	ldr	r3, [r3, #28]
 800862c:	4a23      	ldr	r2, [pc, #140]	@ (80086bc <HAL_TIM_Base_MspInit+0xb4>)
 800862e:	f043 0301 	orr.w	r3, r3, #1
 8008632:	61d3      	str	r3, [r2, #28]
 8008634:	4b21      	ldr	r3, [pc, #132]	@ (80086bc <HAL_TIM_Base_MspInit+0xb4>)
 8008636:	69db      	ldr	r3, [r3, #28]
 8008638:	f003 0301 	and.w	r3, r3, #1
 800863c:	617b      	str	r3, [r7, #20]
 800863e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008640:	4b1e      	ldr	r3, [pc, #120]	@ (80086bc <HAL_TIM_Base_MspInit+0xb4>)
 8008642:	699b      	ldr	r3, [r3, #24]
 8008644:	4a1d      	ldr	r2, [pc, #116]	@ (80086bc <HAL_TIM_Base_MspInit+0xb4>)
 8008646:	f043 0304 	orr.w	r3, r3, #4
 800864a:	6193      	str	r3, [r2, #24]
 800864c:	4b1b      	ldr	r3, [pc, #108]	@ (80086bc <HAL_TIM_Base_MspInit+0xb4>)
 800864e:	699b      	ldr	r3, [r3, #24]
 8008650:	f003 0304 	and.w	r3, r3, #4
 8008654:	613b      	str	r3, [r7, #16]
 8008656:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 8008658:	2302      	movs	r3, #2
 800865a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800865c:	2300      	movs	r3, #0
 800865e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008660:	2300      	movs	r3, #0
 8008662:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8008664:	f107 0318 	add.w	r3, r7, #24
 8008668:	4619      	mov	r1, r3
 800866a:	4815      	ldr	r0, [pc, #84]	@ (80086c0 <HAL_TIM_Base_MspInit+0xb8>)
 800866c:	f001 f832 	bl	80096d4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8008670:	2200      	movs	r2, #0
 8008672:	2101      	movs	r1, #1
 8008674:	201c      	movs	r0, #28
 8008676:	f000 feb2 	bl	80093de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800867a:	201c      	movs	r0, #28
 800867c:	f000 fecb 	bl	8009416 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 8008680:	e018      	b.n	80086b4 <HAL_TIM_Base_MspInit+0xac>
  else if(htim_base->Instance==TIM6)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a0f      	ldr	r2, [pc, #60]	@ (80086c4 <HAL_TIM_Base_MspInit+0xbc>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d113      	bne.n	80086b4 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800868c:	4b0b      	ldr	r3, [pc, #44]	@ (80086bc <HAL_TIM_Base_MspInit+0xb4>)
 800868e:	69db      	ldr	r3, [r3, #28]
 8008690:	4a0a      	ldr	r2, [pc, #40]	@ (80086bc <HAL_TIM_Base_MspInit+0xb4>)
 8008692:	f043 0310 	orr.w	r3, r3, #16
 8008696:	61d3      	str	r3, [r2, #28]
 8008698:	4b08      	ldr	r3, [pc, #32]	@ (80086bc <HAL_TIM_Base_MspInit+0xb4>)
 800869a:	69db      	ldr	r3, [r3, #28]
 800869c:	f003 0310 	and.w	r3, r3, #16
 80086a0:	60fb      	str	r3, [r7, #12]
 80086a2:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_IRQn, 3, 0);
 80086a4:	2200      	movs	r2, #0
 80086a6:	2103      	movs	r1, #3
 80086a8:	2036      	movs	r0, #54	@ 0x36
 80086aa:	f000 fe98 	bl	80093de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80086ae:	2036      	movs	r0, #54	@ 0x36
 80086b0:	f000 feb1 	bl	8009416 <HAL_NVIC_EnableIRQ>
}
 80086b4:	bf00      	nop
 80086b6:	3728      	adds	r7, #40	@ 0x28
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}
 80086bc:	40021000 	.word	0x40021000
 80086c0:	40010800 	.word	0x40010800
 80086c4:	40001000 	.word	0x40001000

080086c8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b08a      	sub	sp, #40	@ 0x28
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80086d0:	f107 0318 	add.w	r3, r7, #24
 80086d4:	2200      	movs	r2, #0
 80086d6:	601a      	str	r2, [r3, #0]
 80086d8:	605a      	str	r2, [r3, #4]
 80086da:	609a      	str	r2, [r3, #8]
 80086dc:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4a2a      	ldr	r2, [pc, #168]	@ (800878c <HAL_TIM_Encoder_MspInit+0xc4>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d124      	bne.n	8008732 <HAL_TIM_Encoder_MspInit+0x6a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80086e8:	4b29      	ldr	r3, [pc, #164]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xc8>)
 80086ea:	69db      	ldr	r3, [r3, #28]
 80086ec:	4a28      	ldr	r2, [pc, #160]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xc8>)
 80086ee:	f043 0302 	orr.w	r3, r3, #2
 80086f2:	61d3      	str	r3, [r2, #28]
 80086f4:	4b26      	ldr	r3, [pc, #152]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xc8>)
 80086f6:	69db      	ldr	r3, [r3, #28]
 80086f8:	f003 0302 	and.w	r3, r3, #2
 80086fc:	617b      	str	r3, [r7, #20]
 80086fe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008700:	4b23      	ldr	r3, [pc, #140]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xc8>)
 8008702:	699b      	ldr	r3, [r3, #24]
 8008704:	4a22      	ldr	r2, [pc, #136]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xc8>)
 8008706:	f043 0304 	orr.w	r3, r3, #4
 800870a:	6193      	str	r3, [r2, #24]
 800870c:	4b20      	ldr	r3, [pc, #128]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xc8>)
 800870e:	699b      	ldr	r3, [r3, #24]
 8008710:	f003 0304 	and.w	r3, r3, #4
 8008714:	613b      	str	r3, [r7, #16]
 8008716:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008718:	23c0      	movs	r3, #192	@ 0xc0
 800871a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800871c:	2300      	movs	r3, #0
 800871e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008720:	2300      	movs	r3, #0
 8008722:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008724:	f107 0318 	add.w	r3, r7, #24
 8008728:	4619      	mov	r1, r3
 800872a:	481a      	ldr	r0, [pc, #104]	@ (8008794 <HAL_TIM_Encoder_MspInit+0xcc>)
 800872c:	f000 ffd2 	bl	80096d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8008730:	e028      	b.n	8008784 <HAL_TIM_Encoder_MspInit+0xbc>
  else if(htim_encoder->Instance==TIM4)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4a18      	ldr	r2, [pc, #96]	@ (8008798 <HAL_TIM_Encoder_MspInit+0xd0>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d123      	bne.n	8008784 <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800873c:	4b14      	ldr	r3, [pc, #80]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xc8>)
 800873e:	69db      	ldr	r3, [r3, #28]
 8008740:	4a13      	ldr	r2, [pc, #76]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xc8>)
 8008742:	f043 0304 	orr.w	r3, r3, #4
 8008746:	61d3      	str	r3, [r2, #28]
 8008748:	4b11      	ldr	r3, [pc, #68]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xc8>)
 800874a:	69db      	ldr	r3, [r3, #28]
 800874c:	f003 0304 	and.w	r3, r3, #4
 8008750:	60fb      	str	r3, [r7, #12]
 8008752:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008754:	4b0e      	ldr	r3, [pc, #56]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xc8>)
 8008756:	699b      	ldr	r3, [r3, #24]
 8008758:	4a0d      	ldr	r2, [pc, #52]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xc8>)
 800875a:	f043 0308 	orr.w	r3, r3, #8
 800875e:	6193      	str	r3, [r2, #24]
 8008760:	4b0b      	ldr	r3, [pc, #44]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xc8>)
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	f003 0308 	and.w	r3, r3, #8
 8008768:	60bb      	str	r3, [r7, #8]
 800876a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800876c:	23c0      	movs	r3, #192	@ 0xc0
 800876e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008770:	2300      	movs	r3, #0
 8008772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008774:	2300      	movs	r3, #0
 8008776:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008778:	f107 0318 	add.w	r3, r7, #24
 800877c:	4619      	mov	r1, r3
 800877e:	4807      	ldr	r0, [pc, #28]	@ (800879c <HAL_TIM_Encoder_MspInit+0xd4>)
 8008780:	f000 ffa8 	bl	80096d4 <HAL_GPIO_Init>
}
 8008784:	bf00      	nop
 8008786:	3728      	adds	r7, #40	@ 0x28
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}
 800878c:	40000400 	.word	0x40000400
 8008790:	40021000 	.word	0x40021000
 8008794:	40010800 	.word	0x40010800
 8008798:	40000800 	.word	0x40000800
 800879c:	40010c00 	.word	0x40010c00

080087a0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b085      	sub	sp, #20
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM8)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a09      	ldr	r2, [pc, #36]	@ (80087d4 <HAL_TIM_PWM_MspInit+0x34>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d10b      	bne.n	80087ca <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80087b2:	4b09      	ldr	r3, [pc, #36]	@ (80087d8 <HAL_TIM_PWM_MspInit+0x38>)
 80087b4:	699b      	ldr	r3, [r3, #24]
 80087b6:	4a08      	ldr	r2, [pc, #32]	@ (80087d8 <HAL_TIM_PWM_MspInit+0x38>)
 80087b8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80087bc:	6193      	str	r3, [r2, #24]
 80087be:	4b06      	ldr	r3, [pc, #24]	@ (80087d8 <HAL_TIM_PWM_MspInit+0x38>)
 80087c0:	699b      	ldr	r3, [r3, #24]
 80087c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80087c6:	60fb      	str	r3, [r7, #12]
 80087c8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 80087ca:	bf00      	nop
 80087cc:	3714      	adds	r7, #20
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bc80      	pop	{r7}
 80087d2:	4770      	bx	lr
 80087d4:	40013400 	.word	0x40013400
 80087d8:	40021000 	.word	0x40021000

080087dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b088      	sub	sp, #32
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087e4:	f107 0310 	add.w	r3, r7, #16
 80087e8:	2200      	movs	r2, #0
 80087ea:	601a      	str	r2, [r3, #0]
 80087ec:	605a      	str	r2, [r3, #4]
 80087ee:	609a      	str	r2, [r3, #8]
 80087f0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM8)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a10      	ldr	r2, [pc, #64]	@ (8008838 <HAL_TIM_MspPostInit+0x5c>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d118      	bne.n	800882e <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80087fc:	4b0f      	ldr	r3, [pc, #60]	@ (800883c <HAL_TIM_MspPostInit+0x60>)
 80087fe:	699b      	ldr	r3, [r3, #24]
 8008800:	4a0e      	ldr	r2, [pc, #56]	@ (800883c <HAL_TIM_MspPostInit+0x60>)
 8008802:	f043 0310 	orr.w	r3, r3, #16
 8008806:	6193      	str	r3, [r2, #24]
 8008808:	4b0c      	ldr	r3, [pc, #48]	@ (800883c <HAL_TIM_MspPostInit+0x60>)
 800880a:	699b      	ldr	r3, [r3, #24]
 800880c:	f003 0310 	and.w	r3, r3, #16
 8008810:	60fb      	str	r3, [r7, #12]
 8008812:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8008814:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8008818:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800881a:	2302      	movs	r3, #2
 800881c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800881e:	2302      	movs	r3, #2
 8008820:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008822:	f107 0310 	add.w	r3, r7, #16
 8008826:	4619      	mov	r1, r3
 8008828:	4805      	ldr	r0, [pc, #20]	@ (8008840 <HAL_TIM_MspPostInit+0x64>)
 800882a:	f000 ff53 	bl	80096d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800882e:	bf00      	nop
 8008830:	3720      	adds	r7, #32
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	bf00      	nop
 8008838:	40013400 	.word	0x40013400
 800883c:	40021000 	.word	0x40021000
 8008840:	40011000 	.word	0x40011000

08008844 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b08c      	sub	sp, #48	@ 0x30
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800884c:	f107 0320 	add.w	r3, r7, #32
 8008850:	2200      	movs	r2, #0
 8008852:	601a      	str	r2, [r3, #0]
 8008854:	605a      	str	r2, [r3, #4]
 8008856:	609a      	str	r2, [r3, #8]
 8008858:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART5)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a42      	ldr	r2, [pc, #264]	@ (8008968 <HAL_UART_MspInit+0x124>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d145      	bne.n	80088f0 <HAL_UART_MspInit+0xac>
  {
    /* USER CODE BEGIN UART5_MspInit 0 */

    /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8008864:	4b41      	ldr	r3, [pc, #260]	@ (800896c <HAL_UART_MspInit+0x128>)
 8008866:	69db      	ldr	r3, [r3, #28]
 8008868:	4a40      	ldr	r2, [pc, #256]	@ (800896c <HAL_UART_MspInit+0x128>)
 800886a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800886e:	61d3      	str	r3, [r2, #28]
 8008870:	4b3e      	ldr	r3, [pc, #248]	@ (800896c <HAL_UART_MspInit+0x128>)
 8008872:	69db      	ldr	r3, [r3, #28]
 8008874:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008878:	61fb      	str	r3, [r7, #28]
 800887a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800887c:	4b3b      	ldr	r3, [pc, #236]	@ (800896c <HAL_UART_MspInit+0x128>)
 800887e:	699b      	ldr	r3, [r3, #24]
 8008880:	4a3a      	ldr	r2, [pc, #232]	@ (800896c <HAL_UART_MspInit+0x128>)
 8008882:	f043 0310 	orr.w	r3, r3, #16
 8008886:	6193      	str	r3, [r2, #24]
 8008888:	4b38      	ldr	r3, [pc, #224]	@ (800896c <HAL_UART_MspInit+0x128>)
 800888a:	699b      	ldr	r3, [r3, #24]
 800888c:	f003 0310 	and.w	r3, r3, #16
 8008890:	61bb      	str	r3, [r7, #24]
 8008892:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008894:	4b35      	ldr	r3, [pc, #212]	@ (800896c <HAL_UART_MspInit+0x128>)
 8008896:	699b      	ldr	r3, [r3, #24]
 8008898:	4a34      	ldr	r2, [pc, #208]	@ (800896c <HAL_UART_MspInit+0x128>)
 800889a:	f043 0320 	orr.w	r3, r3, #32
 800889e:	6193      	str	r3, [r2, #24]
 80088a0:	4b32      	ldr	r3, [pc, #200]	@ (800896c <HAL_UART_MspInit+0x128>)
 80088a2:	699b      	ldr	r3, [r3, #24]
 80088a4:	f003 0320 	and.w	r3, r3, #32
 80088a8:	617b      	str	r3, [r7, #20]
 80088aa:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80088ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80088b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088b2:	2302      	movs	r3, #2
 80088b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80088b6:	2303      	movs	r3, #3
 80088b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80088ba:	f107 0320 	add.w	r3, r7, #32
 80088be:	4619      	mov	r1, r3
 80088c0:	482b      	ldr	r0, [pc, #172]	@ (8008970 <HAL_UART_MspInit+0x12c>)
 80088c2:	f000 ff07 	bl	80096d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80088c6:	2304      	movs	r3, #4
 80088c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80088ca:	2300      	movs	r3, #0
 80088cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088ce:	2300      	movs	r3, #0
 80088d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80088d2:	f107 0320 	add.w	r3, r7, #32
 80088d6:	4619      	mov	r1, r3
 80088d8:	4826      	ldr	r0, [pc, #152]	@ (8008974 <HAL_UART_MspInit+0x130>)
 80088da:	f000 fefb 	bl	80096d4 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80088de:	2200      	movs	r2, #0
 80088e0:	2100      	movs	r1, #0
 80088e2:	2035      	movs	r0, #53	@ 0x35
 80088e4:	f000 fd7b 	bl	80093de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80088e8:	2035      	movs	r0, #53	@ 0x35
 80088ea:	f000 fd94 	bl	8009416 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 80088ee:	e036      	b.n	800895e <HAL_UART_MspInit+0x11a>
  else if(huart->Instance==USART1)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a20      	ldr	r2, [pc, #128]	@ (8008978 <HAL_UART_MspInit+0x134>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d131      	bne.n	800895e <HAL_UART_MspInit+0x11a>
    __HAL_RCC_USART1_CLK_ENABLE();
 80088fa:	4b1c      	ldr	r3, [pc, #112]	@ (800896c <HAL_UART_MspInit+0x128>)
 80088fc:	699b      	ldr	r3, [r3, #24]
 80088fe:	4a1b      	ldr	r2, [pc, #108]	@ (800896c <HAL_UART_MspInit+0x128>)
 8008900:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008904:	6193      	str	r3, [r2, #24]
 8008906:	4b19      	ldr	r3, [pc, #100]	@ (800896c <HAL_UART_MspInit+0x128>)
 8008908:	699b      	ldr	r3, [r3, #24]
 800890a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800890e:	613b      	str	r3, [r7, #16]
 8008910:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008912:	4b16      	ldr	r3, [pc, #88]	@ (800896c <HAL_UART_MspInit+0x128>)
 8008914:	699b      	ldr	r3, [r3, #24]
 8008916:	4a15      	ldr	r2, [pc, #84]	@ (800896c <HAL_UART_MspInit+0x128>)
 8008918:	f043 0304 	orr.w	r3, r3, #4
 800891c:	6193      	str	r3, [r2, #24]
 800891e:	4b13      	ldr	r3, [pc, #76]	@ (800896c <HAL_UART_MspInit+0x128>)
 8008920:	699b      	ldr	r3, [r3, #24]
 8008922:	f003 0304 	and.w	r3, r3, #4
 8008926:	60fb      	str	r3, [r7, #12]
 8008928:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800892a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800892e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008930:	2302      	movs	r3, #2
 8008932:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008934:	2303      	movs	r3, #3
 8008936:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008938:	f107 0320 	add.w	r3, r7, #32
 800893c:	4619      	mov	r1, r3
 800893e:	480f      	ldr	r0, [pc, #60]	@ (800897c <HAL_UART_MspInit+0x138>)
 8008940:	f000 fec8 	bl	80096d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8008944:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800894a:	2300      	movs	r3, #0
 800894c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800894e:	2300      	movs	r3, #0
 8008950:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008952:	f107 0320 	add.w	r3, r7, #32
 8008956:	4619      	mov	r1, r3
 8008958:	4808      	ldr	r0, [pc, #32]	@ (800897c <HAL_UART_MspInit+0x138>)
 800895a:	f000 febb 	bl	80096d4 <HAL_GPIO_Init>
}
 800895e:	bf00      	nop
 8008960:	3730      	adds	r7, #48	@ 0x30
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop
 8008968:	40005000 	.word	0x40005000
 800896c:	40021000 	.word	0x40021000
 8008970:	40011000 	.word	0x40011000
 8008974:	40011400 	.word	0x40011400
 8008978:	40013800 	.word	0x40013800
 800897c:	40010800 	.word	0x40010800

08008980 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008980:	b480      	push	{r7}
 8008982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8008984:	bf00      	nop
 8008986:	e7fd      	b.n	8008984 <NMI_Handler+0x4>

08008988 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008988:	b480      	push	{r7}
 800898a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800898c:	bf00      	nop
 800898e:	e7fd      	b.n	800898c <HardFault_Handler+0x4>

08008990 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008990:	b480      	push	{r7}
 8008992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008994:	bf00      	nop
 8008996:	e7fd      	b.n	8008994 <MemManage_Handler+0x4>

08008998 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008998:	b480      	push	{r7}
 800899a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800899c:	bf00      	nop
 800899e:	e7fd      	b.n	800899c <BusFault_Handler+0x4>

080089a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80089a0:	b480      	push	{r7}
 80089a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80089a4:	bf00      	nop
 80089a6:	e7fd      	b.n	80089a4 <UsageFault_Handler+0x4>

080089a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80089a8:	b480      	push	{r7}
 80089aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80089ac:	bf00      	nop
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bc80      	pop	{r7}
 80089b2:	4770      	bx	lr

080089b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80089b4:	b480      	push	{r7}
 80089b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80089b8:	bf00      	nop
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bc80      	pop	{r7}
 80089be:	4770      	bx	lr

080089c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80089c0:	b480      	push	{r7}
 80089c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80089c4:	bf00      	nop
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bc80      	pop	{r7}
 80089ca:	4770      	bx	lr

080089cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80089d0:	f000 f9f6 	bl	8008dc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80089d4:	bf00      	nop
 80089d6:	bd80      	pop	{r7, pc}

080089d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80089dc:	4802      	ldr	r0, [pc, #8]	@ (80089e8 <TIM2_IRQHandler+0x10>)
 80089de:	f002 fb15 	bl	800b00c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80089e2:	bf00      	nop
 80089e4:	bd80      	pop	{r7, pc}
 80089e6:	bf00      	nop
 80089e8:	200003d4 	.word	0x200003d4

080089ec <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80089f0:	4802      	ldr	r0, [pc, #8]	@ (80089fc <SPI2_IRQHandler+0x10>)
 80089f2:	f001 fdad 	bl	800a550 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80089f6:	bf00      	nop
 80089f8:	bd80      	pop	{r7, pc}
 80089fa:	bf00      	nop
 80089fc:	2000037c 	.word	0x2000037c

08008a00 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MPU6050_Int_Pin);
 8008a04:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8008a08:	f001 f840 	bl	8009a8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008a0c:	bf00      	nop
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8008a14:	4802      	ldr	r0, [pc, #8]	@ (8008a20 <UART5_IRQHandler+0x10>)
 8008a16:	f003 fc45 	bl	800c2a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8008a1a:	bf00      	nop
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop
 8008a20:	2000053c 	.word	0x2000053c

08008a24 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008a28:	4802      	ldr	r0, [pc, #8]	@ (8008a34 <TIM6_IRQHandler+0x10>)
 8008a2a:	f002 faef 	bl	800b00c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8008a2e:	bf00      	nop
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	200004ac 	.word	0x200004ac

08008a38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	af00      	add	r7, sp, #0
  return 1;
 8008a3c:	2301      	movs	r3, #1
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bc80      	pop	{r7}
 8008a44:	4770      	bx	lr

08008a46 <_kill>:

int _kill(int pid, int sig)
{
 8008a46:	b580      	push	{r7, lr}
 8008a48:	b082      	sub	sp, #8
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	6078      	str	r0, [r7, #4]
 8008a4e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8008a50:	f005 fa84 	bl	800df5c <__errno>
 8008a54:	4603      	mov	r3, r0
 8008a56:	2216      	movs	r2, #22
 8008a58:	601a      	str	r2, [r3, #0]
  return -1;
 8008a5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3708      	adds	r7, #8
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}

08008a66 <_exit>:

void _exit (int status)
{
 8008a66:	b580      	push	{r7, lr}
 8008a68:	b082      	sub	sp, #8
 8008a6a:	af00      	add	r7, sp, #0
 8008a6c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8008a6e:	f04f 31ff 	mov.w	r1, #4294967295
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f7ff ffe7 	bl	8008a46 <_kill>
  while (1) {}    /* Make sure we hang here */
 8008a78:	bf00      	nop
 8008a7a:	e7fd      	b.n	8008a78 <_exit+0x12>

08008a7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b086      	sub	sp, #24
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	60f8      	str	r0, [r7, #12]
 8008a84:	60b9      	str	r1, [r7, #8]
 8008a86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008a88:	2300      	movs	r3, #0
 8008a8a:	617b      	str	r3, [r7, #20]
 8008a8c:	e00a      	b.n	8008aa4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8008a8e:	f3af 8000 	nop.w
 8008a92:	4601      	mov	r1, r0
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	1c5a      	adds	r2, r3, #1
 8008a98:	60ba      	str	r2, [r7, #8]
 8008a9a:	b2ca      	uxtb	r2, r1
 8008a9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	3301      	adds	r3, #1
 8008aa2:	617b      	str	r3, [r7, #20]
 8008aa4:	697a      	ldr	r2, [r7, #20]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	429a      	cmp	r2, r3
 8008aaa:	dbf0      	blt.n	8008a8e <_read+0x12>
  }

  return len;
 8008aac:	687b      	ldr	r3, [r7, #4]
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3718      	adds	r7, #24
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}

08008ab6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8008ab6:	b480      	push	{r7}
 8008ab8:	b083      	sub	sp, #12
 8008aba:	af00      	add	r7, sp, #0
 8008abc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8008abe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	370c      	adds	r7, #12
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bc80      	pop	{r7}
 8008aca:	4770      	bx	lr

08008acc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008acc:	b480      	push	{r7}
 8008ace:	b083      	sub	sp, #12
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
 8008ad4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008adc:	605a      	str	r2, [r3, #4]
  return 0;
 8008ade:	2300      	movs	r3, #0
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	370c      	adds	r7, #12
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bc80      	pop	{r7}
 8008ae8:	4770      	bx	lr

08008aea <_isatty>:

int _isatty(int file)
{
 8008aea:	b480      	push	{r7}
 8008aec:	b083      	sub	sp, #12
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8008af2:	2301      	movs	r3, #1
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	370c      	adds	r7, #12
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bc80      	pop	{r7}
 8008afc:	4770      	bx	lr

08008afe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008afe:	b480      	push	{r7}
 8008b00:	b085      	sub	sp, #20
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	60f8      	str	r0, [r7, #12]
 8008b06:	60b9      	str	r1, [r7, #8]
 8008b08:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8008b0a:	2300      	movs	r3, #0
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3714      	adds	r7, #20
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bc80      	pop	{r7}
 8008b14:	4770      	bx	lr
	...

08008b18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b086      	sub	sp, #24
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008b20:	4a14      	ldr	r2, [pc, #80]	@ (8008b74 <_sbrk+0x5c>)
 8008b22:	4b15      	ldr	r3, [pc, #84]	@ (8008b78 <_sbrk+0x60>)
 8008b24:	1ad3      	subs	r3, r2, r3
 8008b26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008b2c:	4b13      	ldr	r3, [pc, #76]	@ (8008b7c <_sbrk+0x64>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d102      	bne.n	8008b3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008b34:	4b11      	ldr	r3, [pc, #68]	@ (8008b7c <_sbrk+0x64>)
 8008b36:	4a12      	ldr	r2, [pc, #72]	@ (8008b80 <_sbrk+0x68>)
 8008b38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008b3a:	4b10      	ldr	r3, [pc, #64]	@ (8008b7c <_sbrk+0x64>)
 8008b3c:	681a      	ldr	r2, [r3, #0]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4413      	add	r3, r2
 8008b42:	693a      	ldr	r2, [r7, #16]
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d207      	bcs.n	8008b58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008b48:	f005 fa08 	bl	800df5c <__errno>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	220c      	movs	r2, #12
 8008b50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008b52:	f04f 33ff 	mov.w	r3, #4294967295
 8008b56:	e009      	b.n	8008b6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008b58:	4b08      	ldr	r3, [pc, #32]	@ (8008b7c <_sbrk+0x64>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008b5e:	4b07      	ldr	r3, [pc, #28]	@ (8008b7c <_sbrk+0x64>)
 8008b60:	681a      	ldr	r2, [r3, #0]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	4413      	add	r3, r2
 8008b66:	4a05      	ldr	r2, [pc, #20]	@ (8008b7c <_sbrk+0x64>)
 8008b68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3718      	adds	r7, #24
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}
 8008b74:	2000c000 	.word	0x2000c000
 8008b78:	00000400 	.word	0x00000400
 8008b7c:	2000081c 	.word	0x2000081c
 8008b80:	20000978 	.word	0x20000978

08008b84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8008b84:	b480      	push	{r7}
 8008b86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008b88:	bf00      	nop
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bc80      	pop	{r7}
 8008b8e:	4770      	bx	lr

08008b90 <HAL_UART_RxCpltCallback>:
    HAL_UART_Transmit(&huart5, buffer, length, HAL_MAX_DELAY);
}


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b082      	sub	sp, #8
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART5)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a09      	ldr	r2, [pc, #36]	@ (8008bc4 <HAL_UART_RxCpltCallback+0x34>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d10b      	bne.n	8008bba <HAL_UART_RxCpltCallback+0x2a>
    {
        // Octet reu dans UART5_RxByte
        HAL_UART_Transmit(&huart1, &UART5_RxByte, 1, HAL_MAX_DELAY);
 8008ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	4907      	ldr	r1, [pc, #28]	@ (8008bc8 <HAL_UART_RxCpltCallback+0x38>)
 8008baa:	4808      	ldr	r0, [pc, #32]	@ (8008bcc <HAL_UART_RxCpltCallback+0x3c>)
 8008bac:	f003 fac9 	bl	800c142 <HAL_UART_Transmit>

        // Relancer la rception
        HAL_UART_Receive_IT(&huart5, &UART5_RxByte, 1);
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	4905      	ldr	r1, [pc, #20]	@ (8008bc8 <HAL_UART_RxCpltCallback+0x38>)
 8008bb4:	4806      	ldr	r0, [pc, #24]	@ (8008bd0 <HAL_UART_RxCpltCallback+0x40>)
 8008bb6:	f003 fb4f 	bl	800c258 <HAL_UART_Receive_IT>
    }
}
 8008bba:	bf00      	nop
 8008bbc:	3708      	adds	r7, #8
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	40005000 	.word	0x40005000
 8008bc8:	20000348 	.word	0x20000348
 8008bcc:	20000584 	.word	0x20000584
 8008bd0:	2000053c 	.word	0x2000053c

08008bd4 <Ultrasonic_Init>:

/**
 * @brief Initialisation du capteur ultrasonique
 */
void Ultrasonic_Init(void)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	af00      	add	r7, sp, #0
    // Initialiser les variables
    TIM2CH2_CAPTURE_STA = 0;
 8008bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8008c04 <Ultrasonic_Init+0x30>)
 8008bda:	2200      	movs	r2, #0
 8008bdc:	801a      	strh	r2, [r3, #0]
    TIM2CH2_CAPTURE_VAL = 0;
 8008bde:	4b0a      	ldr	r3, [pc, #40]	@ (8008c08 <Ultrasonic_Init+0x34>)
 8008be0:	2200      	movs	r2, #0
 8008be2:	801a      	strh	r2, [r3, #0]
    g_distance = 0;
 8008be4:	4b09      	ldr	r3, [pc, #36]	@ (8008c0c <Ultrasonic_Init+0x38>)
 8008be6:	2200      	movs	r2, #0
 8008be8:	601a      	str	r2, [r3, #0]

    // Dmarrer TIM2 avec interruptions
    HAL_TIM_Base_Start_IT(&htim2);
 8008bea:	4809      	ldr	r0, [pc, #36]	@ (8008c10 <Ultrasonic_Init+0x3c>)
 8008bec:	f001 fe02 	bl	800a7f4 <HAL_TIM_Base_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8008bf0:	2104      	movs	r1, #4
 8008bf2:	4807      	ldr	r0, [pc, #28]	@ (8008c10 <Ultrasonic_Init+0x3c>)
 8008bf4:	f001 ffc0 	bl	800ab78 <HAL_TIM_IC_Start_IT>

    printf("[INFO] Ultrasonic sensor initialized (TIM2 CH2)\r\n");
 8008bf8:	4806      	ldr	r0, [pc, #24]	@ (8008c14 <Ultrasonic_Init+0x40>)
 8008bfa:	f005 f84b 	bl	800dc94 <puts>
}
 8008bfe:	bf00      	nop
 8008c00:	bd80      	pop	{r7, pc}
 8008c02:	bf00      	nop
 8008c04:	20000820 	.word	0x20000820
 8008c08:	20000822 	.word	0x20000822
 8008c0c:	20000824 	.word	0x20000824
 8008c10:	200003d4 	.word	0x200003d4
 8008c14:	0801260c 	.word	0x0801260c

08008c18 <HAL_TIM_PeriodElapsedCallback>:

/**
 * @brief Callback interruption dbordement
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b083      	sub	sp, #12
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c28:	d128      	bne.n	8008c7c <HAL_TIM_PeriodElapsedCallback+0x64>
    {
        if ((TIM2CH2_CAPTURE_STA & 0x80) == 0)  // Pas encore fini
 8008c2a:	4b17      	ldr	r3, [pc, #92]	@ (8008c88 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c2c:	881b      	ldrh	r3, [r3, #0]
 8008c2e:	b29b      	uxth	r3, r3
 8008c30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d121      	bne.n	8008c7c <HAL_TIM_PeriodElapsedCallback+0x64>
        {
            if (TIM2CH2_CAPTURE_STA & 0x40)  // Front montant captur
 8008c38:	4b13      	ldr	r3, [pc, #76]	@ (8008c88 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c3a:	881b      	ldrh	r3, [r3, #0]
 8008c3c:	b29b      	uxth	r3, r3
 8008c3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d01a      	beq.n	8008c7c <HAL_TIM_PeriodElapsedCallback+0x64>
            {
                if ((TIM2CH2_CAPTURE_STA & 0x3F) == 0x3F)
 8008c46:	4b10      	ldr	r3, [pc, #64]	@ (8008c88 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c48:	881b      	ldrh	r3, [r3, #0]
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c50:	2b3f      	cmp	r3, #63	@ 0x3f
 8008c52:	d10c      	bne.n	8008c6e <HAL_TIM_PeriodElapsedCallback+0x56>
                {
                    // Trop de dbordements
                    TIM2CH2_CAPTURE_STA |= 0x80;
 8008c54:	4b0c      	ldr	r3, [pc, #48]	@ (8008c88 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c56:	881b      	ldrh	r3, [r3, #0]
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c5e:	b29a      	uxth	r2, r3
 8008c60:	4b09      	ldr	r3, [pc, #36]	@ (8008c88 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c62:	801a      	strh	r2, [r3, #0]
                    TIM2CH2_CAPTURE_VAL = 0xFFFF;
 8008c64:	4b09      	ldr	r3, [pc, #36]	@ (8008c8c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8008c66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008c6a:	801a      	strh	r2, [r3, #0]
                    TIM2CH2_CAPTURE_STA++;
                }
            }
        }
    }
}
 8008c6c:	e006      	b.n	8008c7c <HAL_TIM_PeriodElapsedCallback+0x64>
                    TIM2CH2_CAPTURE_STA++;
 8008c6e:	4b06      	ldr	r3, [pc, #24]	@ (8008c88 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c70:	881b      	ldrh	r3, [r3, #0]
 8008c72:	b29b      	uxth	r3, r3
 8008c74:	3301      	adds	r3, #1
 8008c76:	b29a      	uxth	r2, r3
 8008c78:	4b03      	ldr	r3, [pc, #12]	@ (8008c88 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c7a:	801a      	strh	r2, [r3, #0]
}
 8008c7c:	bf00      	nop
 8008c7e:	370c      	adds	r7, #12
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bc80      	pop	{r7}
 8008c84:	4770      	bx	lr
 8008c86:	bf00      	nop
 8008c88:	20000820 	.word	0x20000820
 8008c8c:	20000822 	.word	0x20000822

08008c90 <HAL_TIM_IC_CaptureCallback>:

/**
 * @brief Callback interruption capture
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b082      	sub	sp, #8
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ca0:	d14a      	bne.n	8008d38 <HAL_TIM_IC_CaptureCallback+0xa8>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	7f1b      	ldrb	r3, [r3, #28]
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	d146      	bne.n	8008d38 <HAL_TIM_IC_CaptureCallback+0xa8>
    {
        if ((TIM2CH2_CAPTURE_STA & 0x80) == 0)  // Pas encore termin
 8008caa:	4b25      	ldr	r3, [pc, #148]	@ (8008d40 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8008cac:	881b      	ldrh	r3, [r3, #0]
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d13f      	bne.n	8008d38 <HAL_TIM_IC_CaptureCallback+0xa8>
        {
            if (TIM2CH2_CAPTURE_STA & 0x40)  // Front descendant
 8008cb8:	4b21      	ldr	r3, [pc, #132]	@ (8008d40 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8008cba:	881b      	ldrh	r3, [r3, #0]
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d01e      	beq.n	8008d04 <HAL_TIM_IC_CaptureCallback+0x74>
            {
                // FIN - Capturer la valeur
                TIM2CH2_CAPTURE_STA |= 0x80;
 8008cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8008d40 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8008cc8:	881b      	ldrh	r3, [r3, #0]
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cd0:	b29a      	uxth	r2, r3
 8008cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8008d40 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8008cd4:	801a      	strh	r2, [r3, #0]
                TIM2CH2_CAPTURE_VAL = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8008cd6:	2104      	movs	r1, #4
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f002 fcad 	bl	800b638 <HAL_TIM_ReadCapturedValue>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	b29a      	uxth	r2, r3
 8008ce2:	4b18      	ldr	r3, [pc, #96]	@ (8008d44 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8008ce4:	801a      	strh	r2, [r3, #0]

                // Reconfigurer pour le prochain front montant
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	6a1a      	ldr	r2, [r3, #32]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008cf4:	621a      	str	r2, [r3, #32]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	6a12      	ldr	r2, [r2, #32]
 8008d00:	621a      	str	r2, [r3, #32]
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
                                               TIM_INPUTCHANNELPOLARITY_FALLING);
            }
        }
    }
}
 8008d02:	e019      	b.n	8008d38 <HAL_TIM_IC_CaptureCallback+0xa8>
                TIM2CH2_CAPTURE_STA = 0x40;  // Marquer front montant
 8008d04:	4b0e      	ldr	r3, [pc, #56]	@ (8008d40 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8008d06:	2240      	movs	r2, #64	@ 0x40
 8008d08:	801a      	strh	r2, [r3, #0]
                TIM2CH2_CAPTURE_VAL = 0;
 8008d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8008d44 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	801a      	strh	r2, [r3, #0]
                __HAL_TIM_SET_COUNTER(htim, 0);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	2200      	movs	r2, #0
 8008d16:	625a      	str	r2, [r3, #36]	@ 0x24
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	6a1a      	ldr	r2, [r3, #32]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008d26:	621a      	str	r2, [r3, #32]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	6a1a      	ldr	r2, [r3, #32]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f042 0220 	orr.w	r2, r2, #32
 8008d36:	621a      	str	r2, [r3, #32]
}
 8008d38:	bf00      	nop
 8008d3a:	3708      	adds	r7, #8
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}
 8008d40:	20000820 	.word	0x20000820
 8008d44:	20000822 	.word	0x20000822

08008d48 <Reset_Handler>:
 8008d48:	f7ff ff1c 	bl	8008b84 <SystemInit>
 8008d4c:	480b      	ldr	r0, [pc, #44]	@ (8008d7c <LoopFillZerobss+0xe>)
 8008d4e:	490c      	ldr	r1, [pc, #48]	@ (8008d80 <LoopFillZerobss+0x12>)
 8008d50:	4a0c      	ldr	r2, [pc, #48]	@ (8008d84 <LoopFillZerobss+0x16>)
 8008d52:	2300      	movs	r3, #0
 8008d54:	e002      	b.n	8008d5c <LoopCopyDataInit>

08008d56 <CopyDataInit>:
 8008d56:	58d4      	ldr	r4, [r2, r3]
 8008d58:	50c4      	str	r4, [r0, r3]
 8008d5a:	3304      	adds	r3, #4

08008d5c <LoopCopyDataInit>:
 8008d5c:	18c4      	adds	r4, r0, r3
 8008d5e:	428c      	cmp	r4, r1
 8008d60:	d3f9      	bcc.n	8008d56 <CopyDataInit>
 8008d62:	4a09      	ldr	r2, [pc, #36]	@ (8008d88 <LoopFillZerobss+0x1a>)
 8008d64:	4c09      	ldr	r4, [pc, #36]	@ (8008d8c <LoopFillZerobss+0x1e>)
 8008d66:	2300      	movs	r3, #0
 8008d68:	e001      	b.n	8008d6e <LoopFillZerobss>

08008d6a <FillZerobss>:
 8008d6a:	6013      	str	r3, [r2, #0]
 8008d6c:	3204      	adds	r2, #4

08008d6e <LoopFillZerobss>:
 8008d6e:	42a2      	cmp	r2, r4
 8008d70:	d3fb      	bcc.n	8008d6a <FillZerobss>
 8008d72:	f005 f8f9 	bl	800df68 <__libc_init_array>
 8008d76:	f7fd fbef 	bl	8006558 <main>
 8008d7a:	4770      	bx	lr
 8008d7c:	20000000 	.word	0x20000000
 8008d80:	20000270 	.word	0x20000270
 8008d84:	08013ef8 	.word	0x08013ef8
 8008d88:	20000270 	.word	0x20000270
 8008d8c:	20000978 	.word	0x20000978

08008d90 <ADC1_2_IRQHandler>:
 8008d90:	e7fe      	b.n	8008d90 <ADC1_2_IRQHandler>
	...

08008d94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008d98:	4b08      	ldr	r3, [pc, #32]	@ (8008dbc <HAL_Init+0x28>)
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a07      	ldr	r2, [pc, #28]	@ (8008dbc <HAL_Init+0x28>)
 8008d9e:	f043 0310 	orr.w	r3, r3, #16
 8008da2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008da4:	2003      	movs	r0, #3
 8008da6:	f000 fb0f 	bl	80093c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008daa:	200f      	movs	r0, #15
 8008dac:	f7fa fe7a 	bl	8003aa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008db0:	f7ff fb68 	bl	8008484 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008db4:	2300      	movs	r3, #0
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	bd80      	pop	{r7, pc}
 8008dba:	bf00      	nop
 8008dbc:	40022000 	.word	0x40022000

08008dc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008dc4:	4b05      	ldr	r3, [pc, #20]	@ (8008ddc <HAL_IncTick+0x1c>)
 8008dc6:	781b      	ldrb	r3, [r3, #0]
 8008dc8:	461a      	mov	r2, r3
 8008dca:	4b05      	ldr	r3, [pc, #20]	@ (8008de0 <HAL_IncTick+0x20>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4413      	add	r3, r2
 8008dd0:	4a03      	ldr	r2, [pc, #12]	@ (8008de0 <HAL_IncTick+0x20>)
 8008dd2:	6013      	str	r3, [r2, #0]
}
 8008dd4:	bf00      	nop
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bc80      	pop	{r7}
 8008dda:	4770      	bx	lr
 8008ddc:	200000a4 	.word	0x200000a4
 8008de0:	20000828 	.word	0x20000828

08008de4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b086      	sub	sp, #24
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008dec:	2300      	movs	r3, #0
 8008dee:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8008df0:	2300      	movs	r3, #0
 8008df2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8008df4:	2300      	movs	r3, #0
 8008df6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8008df8:	2300      	movs	r3, #0
 8008dfa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d101      	bne.n	8008e06 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e0ce      	b.n	8008fa4 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	689b      	ldr	r3, [r3, #8]
 8008e0a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d109      	bne.n	8008e28 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2200      	movs	r2, #0
 8008e18:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f7ff fb60 	bl	80084e8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f000 f9bd 	bl	80091a8 <ADC_ConversionStop_Disable>
 8008e2e:	4603      	mov	r3, r0
 8008e30:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e36:	f003 0310 	and.w	r3, r3, #16
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	f040 80a9 	bne.w	8008f92 <HAL_ADC_Init+0x1ae>
 8008e40:	7dfb      	ldrb	r3, [r7, #23]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	f040 80a5 	bne.w	8008f92 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e4c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008e50:	f023 0302 	bic.w	r3, r3, #2
 8008e54:	f043 0202 	orr.w	r2, r3, #2
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4951      	ldr	r1, [pc, #324]	@ (8008fac <HAL_ADC_Init+0x1c8>)
 8008e66:	428b      	cmp	r3, r1
 8008e68:	d10a      	bne.n	8008e80 <HAL_ADC_Init+0x9c>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	69db      	ldr	r3, [r3, #28]
 8008e6e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008e72:	d002      	beq.n	8008e7a <HAL_ADC_Init+0x96>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	69db      	ldr	r3, [r3, #28]
 8008e78:	e004      	b.n	8008e84 <HAL_ADC_Init+0xa0>
 8008e7a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008e7e:	e001      	b.n	8008e84 <HAL_ADC_Init+0xa0>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8008e84:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	7b1b      	ldrb	r3, [r3, #12]
 8008e8a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8008e8c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8008e8e:	68ba      	ldr	r2, [r7, #8]
 8008e90:	4313      	orrs	r3, r2
 8008e92:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e9c:	d003      	beq.n	8008ea6 <HAL_ADC_Init+0xc2>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	d102      	bne.n	8008eac <HAL_ADC_Init+0xc8>
 8008ea6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008eaa:	e000      	b.n	8008eae <HAL_ADC_Init+0xca>
 8008eac:	2300      	movs	r3, #0
 8008eae:	693a      	ldr	r2, [r7, #16]
 8008eb0:	4313      	orrs	r3, r2
 8008eb2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	7d1b      	ldrb	r3, [r3, #20]
 8008eb8:	2b01      	cmp	r3, #1
 8008eba:	d119      	bne.n	8008ef0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	7b1b      	ldrb	r3, [r3, #12]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d109      	bne.n	8008ed8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	699b      	ldr	r3, [r3, #24]
 8008ec8:	3b01      	subs	r3, #1
 8008eca:	035a      	lsls	r2, r3, #13
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008ed4:	613b      	str	r3, [r7, #16]
 8008ed6:	e00b      	b.n	8008ef0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008edc:	f043 0220 	orr.w	r2, r3, #32
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ee8:	f043 0201 	orr.w	r2, r3, #1
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	685b      	ldr	r3, [r3, #4]
 8008ef6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	693a      	ldr	r2, [r7, #16]
 8008f00:	430a      	orrs	r2, r1
 8008f02:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	689a      	ldr	r2, [r3, #8]
 8008f0a:	4b29      	ldr	r3, [pc, #164]	@ (8008fb0 <HAL_ADC_Init+0x1cc>)
 8008f0c:	4013      	ands	r3, r2
 8008f0e:	687a      	ldr	r2, [r7, #4]
 8008f10:	6812      	ldr	r2, [r2, #0]
 8008f12:	68b9      	ldr	r1, [r7, #8]
 8008f14:	430b      	orrs	r3, r1
 8008f16:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f20:	d003      	beq.n	8008f2a <HAL_ADC_Init+0x146>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	689b      	ldr	r3, [r3, #8]
 8008f26:	2b01      	cmp	r3, #1
 8008f28:	d104      	bne.n	8008f34 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	691b      	ldr	r3, [r3, #16]
 8008f2e:	3b01      	subs	r3, #1
 8008f30:	051b      	lsls	r3, r3, #20
 8008f32:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f3a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	68fa      	ldr	r2, [r7, #12]
 8008f44:	430a      	orrs	r2, r1
 8008f46:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	689a      	ldr	r2, [r3, #8]
 8008f4e:	4b19      	ldr	r3, [pc, #100]	@ (8008fb4 <HAL_ADC_Init+0x1d0>)
 8008f50:	4013      	ands	r3, r2
 8008f52:	68ba      	ldr	r2, [r7, #8]
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d10b      	bne.n	8008f70 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f62:	f023 0303 	bic.w	r3, r3, #3
 8008f66:	f043 0201 	orr.w	r2, r3, #1
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8008f6e:	e018      	b.n	8008fa2 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f74:	f023 0312 	bic.w	r3, r3, #18
 8008f78:	f043 0210 	orr.w	r2, r3, #16
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f84:	f043 0201 	orr.w	r2, r3, #1
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8008f90:	e007      	b.n	8008fa2 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f96:	f043 0210 	orr.w	r2, r3, #16
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8008fa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3718      	adds	r7, #24
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}
 8008fac:	40013c00 	.word	0x40013c00
 8008fb0:	ffe1f7fd 	.word	0xffe1f7fd
 8008fb4:	ff1f0efe 	.word	0xff1f0efe

08008fb8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8008fb8:	b480      	push	{r7}
 8008fba:	b085      	sub	sp, #20
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
 8008fc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	d101      	bne.n	8008fd8 <HAL_ADC_ConfigChannel+0x20>
 8008fd4:	2302      	movs	r3, #2
 8008fd6:	e0dc      	b.n	8009192 <HAL_ADC_ConfigChannel+0x1da>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	2b06      	cmp	r3, #6
 8008fe6:	d81c      	bhi.n	8009022 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	685a      	ldr	r2, [r3, #4]
 8008ff2:	4613      	mov	r3, r2
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	4413      	add	r3, r2
 8008ff8:	3b05      	subs	r3, #5
 8008ffa:	221f      	movs	r2, #31
 8008ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8009000:	43db      	mvns	r3, r3
 8009002:	4019      	ands	r1, r3
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	6818      	ldr	r0, [r3, #0]
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	685a      	ldr	r2, [r3, #4]
 800900c:	4613      	mov	r3, r2
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	4413      	add	r3, r2
 8009012:	3b05      	subs	r3, #5
 8009014:	fa00 f203 	lsl.w	r2, r0, r3
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	430a      	orrs	r2, r1
 800901e:	635a      	str	r2, [r3, #52]	@ 0x34
 8009020:	e03c      	b.n	800909c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	2b0c      	cmp	r3, #12
 8009028:	d81c      	bhi.n	8009064 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	685a      	ldr	r2, [r3, #4]
 8009034:	4613      	mov	r3, r2
 8009036:	009b      	lsls	r3, r3, #2
 8009038:	4413      	add	r3, r2
 800903a:	3b23      	subs	r3, #35	@ 0x23
 800903c:	221f      	movs	r2, #31
 800903e:	fa02 f303 	lsl.w	r3, r2, r3
 8009042:	43db      	mvns	r3, r3
 8009044:	4019      	ands	r1, r3
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	6818      	ldr	r0, [r3, #0]
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	685a      	ldr	r2, [r3, #4]
 800904e:	4613      	mov	r3, r2
 8009050:	009b      	lsls	r3, r3, #2
 8009052:	4413      	add	r3, r2
 8009054:	3b23      	subs	r3, #35	@ 0x23
 8009056:	fa00 f203 	lsl.w	r2, r0, r3
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	430a      	orrs	r2, r1
 8009060:	631a      	str	r2, [r3, #48]	@ 0x30
 8009062:	e01b      	b.n	800909c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	685a      	ldr	r2, [r3, #4]
 800906e:	4613      	mov	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	4413      	add	r3, r2
 8009074:	3b41      	subs	r3, #65	@ 0x41
 8009076:	221f      	movs	r2, #31
 8009078:	fa02 f303 	lsl.w	r3, r2, r3
 800907c:	43db      	mvns	r3, r3
 800907e:	4019      	ands	r1, r3
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	6818      	ldr	r0, [r3, #0]
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	685a      	ldr	r2, [r3, #4]
 8009088:	4613      	mov	r3, r2
 800908a:	009b      	lsls	r3, r3, #2
 800908c:	4413      	add	r3, r2
 800908e:	3b41      	subs	r3, #65	@ 0x41
 8009090:	fa00 f203 	lsl.w	r2, r0, r3
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	430a      	orrs	r2, r1
 800909a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	2b09      	cmp	r3, #9
 80090a2:	d91c      	bls.n	80090de <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	68d9      	ldr	r1, [r3, #12]
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	681a      	ldr	r2, [r3, #0]
 80090ae:	4613      	mov	r3, r2
 80090b0:	005b      	lsls	r3, r3, #1
 80090b2:	4413      	add	r3, r2
 80090b4:	3b1e      	subs	r3, #30
 80090b6:	2207      	movs	r2, #7
 80090b8:	fa02 f303 	lsl.w	r3, r2, r3
 80090bc:	43db      	mvns	r3, r3
 80090be:	4019      	ands	r1, r3
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	6898      	ldr	r0, [r3, #8]
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	681a      	ldr	r2, [r3, #0]
 80090c8:	4613      	mov	r3, r2
 80090ca:	005b      	lsls	r3, r3, #1
 80090cc:	4413      	add	r3, r2
 80090ce:	3b1e      	subs	r3, #30
 80090d0:	fa00 f203 	lsl.w	r2, r0, r3
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	430a      	orrs	r2, r1
 80090da:	60da      	str	r2, [r3, #12]
 80090dc:	e019      	b.n	8009112 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	6919      	ldr	r1, [r3, #16]
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	681a      	ldr	r2, [r3, #0]
 80090e8:	4613      	mov	r3, r2
 80090ea:	005b      	lsls	r3, r3, #1
 80090ec:	4413      	add	r3, r2
 80090ee:	2207      	movs	r2, #7
 80090f0:	fa02 f303 	lsl.w	r3, r2, r3
 80090f4:	43db      	mvns	r3, r3
 80090f6:	4019      	ands	r1, r3
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	6898      	ldr	r0, [r3, #8]
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	681a      	ldr	r2, [r3, #0]
 8009100:	4613      	mov	r3, r2
 8009102:	005b      	lsls	r3, r3, #1
 8009104:	4413      	add	r3, r2
 8009106:	fa00 f203 	lsl.w	r2, r0, r3
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	430a      	orrs	r2, r1
 8009110:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	2b10      	cmp	r3, #16
 8009118:	d003      	beq.n	8009122 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800911e:	2b11      	cmp	r3, #17
 8009120:	d132      	bne.n	8009188 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4a1d      	ldr	r2, [pc, #116]	@ (800919c <HAL_ADC_ConfigChannel+0x1e4>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d125      	bne.n	8009178 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	689b      	ldr	r3, [r3, #8]
 8009132:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009136:	2b00      	cmp	r3, #0
 8009138:	d126      	bne.n	8009188 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	689a      	ldr	r2, [r3, #8]
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8009148:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	2b10      	cmp	r3, #16
 8009150:	d11a      	bne.n	8009188 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8009152:	4b13      	ldr	r3, [pc, #76]	@ (80091a0 <HAL_ADC_ConfigChannel+0x1e8>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a13      	ldr	r2, [pc, #76]	@ (80091a4 <HAL_ADC_ConfigChannel+0x1ec>)
 8009158:	fba2 2303 	umull	r2, r3, r2, r3
 800915c:	0c9a      	lsrs	r2, r3, #18
 800915e:	4613      	mov	r3, r2
 8009160:	009b      	lsls	r3, r3, #2
 8009162:	4413      	add	r3, r2
 8009164:	005b      	lsls	r3, r3, #1
 8009166:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8009168:	e002      	b.n	8009170 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	3b01      	subs	r3, #1
 800916e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d1f9      	bne.n	800916a <HAL_ADC_ConfigChannel+0x1b2>
 8009176:	e007      	b.n	8009188 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800917c:	f043 0220 	orr.w	r2, r3, #32
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8009184:	2301      	movs	r3, #1
 8009186:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2200      	movs	r2, #0
 800918c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8009190:	7bfb      	ldrb	r3, [r7, #15]
}
 8009192:	4618      	mov	r0, r3
 8009194:	3714      	adds	r7, #20
 8009196:	46bd      	mov	sp, r7
 8009198:	bc80      	pop	{r7}
 800919a:	4770      	bx	lr
 800919c:	40012400 	.word	0x40012400
 80091a0:	2000009c 	.word	0x2000009c
 80091a4:	431bde83 	.word	0x431bde83

080091a8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b084      	sub	sp, #16
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80091b0:	2300      	movs	r3, #0
 80091b2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	689b      	ldr	r3, [r3, #8]
 80091ba:	f003 0301 	and.w	r3, r3, #1
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d12e      	bne.n	8009220 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	689a      	ldr	r2, [r3, #8]
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f022 0201 	bic.w	r2, r2, #1
 80091d0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80091d2:	f7fa fc93 	bl	8003afc <HAL_GetTick>
 80091d6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80091d8:	e01b      	b.n	8009212 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80091da:	f7fa fc8f 	bl	8003afc <HAL_GetTick>
 80091de:	4602      	mov	r2, r0
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	1ad3      	subs	r3, r2, r3
 80091e4:	2b02      	cmp	r3, #2
 80091e6:	d914      	bls.n	8009212 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	689b      	ldr	r3, [r3, #8]
 80091ee:	f003 0301 	and.w	r3, r3, #1
 80091f2:	2b01      	cmp	r3, #1
 80091f4:	d10d      	bne.n	8009212 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091fa:	f043 0210 	orr.w	r2, r3, #16
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009206:	f043 0201 	orr.w	r2, r3, #1
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800920e:	2301      	movs	r3, #1
 8009210:	e007      	b.n	8009222 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	f003 0301 	and.w	r3, r3, #1
 800921c:	2b01      	cmp	r3, #1
 800921e:	d0dc      	beq.n	80091da <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8009220:	2300      	movs	r3, #0
}
 8009222:	4618      	mov	r0, r3
 8009224:	3710      	adds	r7, #16
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}
	...

0800922c <__NVIC_SetPriorityGrouping>:
{
 800922c:	b480      	push	{r7}
 800922e:	b085      	sub	sp, #20
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f003 0307 	and.w	r3, r3, #7
 800923a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800923c:	4b0c      	ldr	r3, [pc, #48]	@ (8009270 <__NVIC_SetPriorityGrouping+0x44>)
 800923e:	68db      	ldr	r3, [r3, #12]
 8009240:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009242:	68ba      	ldr	r2, [r7, #8]
 8009244:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009248:	4013      	ands	r3, r2
 800924a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009254:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009258:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800925c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800925e:	4a04      	ldr	r2, [pc, #16]	@ (8009270 <__NVIC_SetPriorityGrouping+0x44>)
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	60d3      	str	r3, [r2, #12]
}
 8009264:	bf00      	nop
 8009266:	3714      	adds	r7, #20
 8009268:	46bd      	mov	sp, r7
 800926a:	bc80      	pop	{r7}
 800926c:	4770      	bx	lr
 800926e:	bf00      	nop
 8009270:	e000ed00 	.word	0xe000ed00

08009274 <__NVIC_GetPriorityGrouping>:
{
 8009274:	b480      	push	{r7}
 8009276:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009278:	4b04      	ldr	r3, [pc, #16]	@ (800928c <__NVIC_GetPriorityGrouping+0x18>)
 800927a:	68db      	ldr	r3, [r3, #12]
 800927c:	0a1b      	lsrs	r3, r3, #8
 800927e:	f003 0307 	and.w	r3, r3, #7
}
 8009282:	4618      	mov	r0, r3
 8009284:	46bd      	mov	sp, r7
 8009286:	bc80      	pop	{r7}
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	e000ed00 	.word	0xe000ed00

08009290 <__NVIC_EnableIRQ>:
{
 8009290:	b480      	push	{r7}
 8009292:	b083      	sub	sp, #12
 8009294:	af00      	add	r7, sp, #0
 8009296:	4603      	mov	r3, r0
 8009298:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800929a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	db0b      	blt.n	80092ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80092a2:	79fb      	ldrb	r3, [r7, #7]
 80092a4:	f003 021f 	and.w	r2, r3, #31
 80092a8:	4906      	ldr	r1, [pc, #24]	@ (80092c4 <__NVIC_EnableIRQ+0x34>)
 80092aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80092ae:	095b      	lsrs	r3, r3, #5
 80092b0:	2001      	movs	r0, #1
 80092b2:	fa00 f202 	lsl.w	r2, r0, r2
 80092b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80092ba:	bf00      	nop
 80092bc:	370c      	adds	r7, #12
 80092be:	46bd      	mov	sp, r7
 80092c0:	bc80      	pop	{r7}
 80092c2:	4770      	bx	lr
 80092c4:	e000e100 	.word	0xe000e100

080092c8 <__NVIC_DisableIRQ>:
{
 80092c8:	b480      	push	{r7}
 80092ca:	b083      	sub	sp, #12
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	4603      	mov	r3, r0
 80092d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80092d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	db12      	blt.n	8009300 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80092da:	79fb      	ldrb	r3, [r7, #7]
 80092dc:	f003 021f 	and.w	r2, r3, #31
 80092e0:	490a      	ldr	r1, [pc, #40]	@ (800930c <__NVIC_DisableIRQ+0x44>)
 80092e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80092e6:	095b      	lsrs	r3, r3, #5
 80092e8:	2001      	movs	r0, #1
 80092ea:	fa00 f202 	lsl.w	r2, r0, r2
 80092ee:	3320      	adds	r3, #32
 80092f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80092f4:	f3bf 8f4f 	dsb	sy
}
 80092f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80092fa:	f3bf 8f6f 	isb	sy
}
 80092fe:	bf00      	nop
}
 8009300:	bf00      	nop
 8009302:	370c      	adds	r7, #12
 8009304:	46bd      	mov	sp, r7
 8009306:	bc80      	pop	{r7}
 8009308:	4770      	bx	lr
 800930a:	bf00      	nop
 800930c:	e000e100 	.word	0xe000e100

08009310 <__NVIC_SetPriority>:
{
 8009310:	b480      	push	{r7}
 8009312:	b083      	sub	sp, #12
 8009314:	af00      	add	r7, sp, #0
 8009316:	4603      	mov	r3, r0
 8009318:	6039      	str	r1, [r7, #0]
 800931a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800931c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009320:	2b00      	cmp	r3, #0
 8009322:	db0a      	blt.n	800933a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	b2da      	uxtb	r2, r3
 8009328:	490c      	ldr	r1, [pc, #48]	@ (800935c <__NVIC_SetPriority+0x4c>)
 800932a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800932e:	0112      	lsls	r2, r2, #4
 8009330:	b2d2      	uxtb	r2, r2
 8009332:	440b      	add	r3, r1
 8009334:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009338:	e00a      	b.n	8009350 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	b2da      	uxtb	r2, r3
 800933e:	4908      	ldr	r1, [pc, #32]	@ (8009360 <__NVIC_SetPriority+0x50>)
 8009340:	79fb      	ldrb	r3, [r7, #7]
 8009342:	f003 030f 	and.w	r3, r3, #15
 8009346:	3b04      	subs	r3, #4
 8009348:	0112      	lsls	r2, r2, #4
 800934a:	b2d2      	uxtb	r2, r2
 800934c:	440b      	add	r3, r1
 800934e:	761a      	strb	r2, [r3, #24]
}
 8009350:	bf00      	nop
 8009352:	370c      	adds	r7, #12
 8009354:	46bd      	mov	sp, r7
 8009356:	bc80      	pop	{r7}
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop
 800935c:	e000e100 	.word	0xe000e100
 8009360:	e000ed00 	.word	0xe000ed00

08009364 <NVIC_EncodePriority>:
{
 8009364:	b480      	push	{r7}
 8009366:	b089      	sub	sp, #36	@ 0x24
 8009368:	af00      	add	r7, sp, #0
 800936a:	60f8      	str	r0, [r7, #12]
 800936c:	60b9      	str	r1, [r7, #8]
 800936e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f003 0307 	and.w	r3, r3, #7
 8009376:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009378:	69fb      	ldr	r3, [r7, #28]
 800937a:	f1c3 0307 	rsb	r3, r3, #7
 800937e:	2b04      	cmp	r3, #4
 8009380:	bf28      	it	cs
 8009382:	2304      	movcs	r3, #4
 8009384:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009386:	69fb      	ldr	r3, [r7, #28]
 8009388:	3304      	adds	r3, #4
 800938a:	2b06      	cmp	r3, #6
 800938c:	d902      	bls.n	8009394 <NVIC_EncodePriority+0x30>
 800938e:	69fb      	ldr	r3, [r7, #28]
 8009390:	3b03      	subs	r3, #3
 8009392:	e000      	b.n	8009396 <NVIC_EncodePriority+0x32>
 8009394:	2300      	movs	r3, #0
 8009396:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009398:	f04f 32ff 	mov.w	r2, #4294967295
 800939c:	69bb      	ldr	r3, [r7, #24]
 800939e:	fa02 f303 	lsl.w	r3, r2, r3
 80093a2:	43da      	mvns	r2, r3
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	401a      	ands	r2, r3
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80093ac:	f04f 31ff 	mov.w	r1, #4294967295
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	fa01 f303 	lsl.w	r3, r1, r3
 80093b6:	43d9      	mvns	r1, r3
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80093bc:	4313      	orrs	r3, r2
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3724      	adds	r7, #36	@ 0x24
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bc80      	pop	{r7}
 80093c6:	4770      	bx	lr

080093c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b082      	sub	sp, #8
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f7ff ff2b 	bl	800922c <__NVIC_SetPriorityGrouping>
}
 80093d6:	bf00      	nop
 80093d8:	3708      	adds	r7, #8
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}

080093de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80093de:	b580      	push	{r7, lr}
 80093e0:	b086      	sub	sp, #24
 80093e2:	af00      	add	r7, sp, #0
 80093e4:	4603      	mov	r3, r0
 80093e6:	60b9      	str	r1, [r7, #8]
 80093e8:	607a      	str	r2, [r7, #4]
 80093ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80093ec:	2300      	movs	r3, #0
 80093ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80093f0:	f7ff ff40 	bl	8009274 <__NVIC_GetPriorityGrouping>
 80093f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80093f6:	687a      	ldr	r2, [r7, #4]
 80093f8:	68b9      	ldr	r1, [r7, #8]
 80093fa:	6978      	ldr	r0, [r7, #20]
 80093fc:	f7ff ffb2 	bl	8009364 <NVIC_EncodePriority>
 8009400:	4602      	mov	r2, r0
 8009402:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009406:	4611      	mov	r1, r2
 8009408:	4618      	mov	r0, r3
 800940a:	f7ff ff81 	bl	8009310 <__NVIC_SetPriority>
}
 800940e:	bf00      	nop
 8009410:	3718      	adds	r7, #24
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009416:	b580      	push	{r7, lr}
 8009418:	b082      	sub	sp, #8
 800941a:	af00      	add	r7, sp, #0
 800941c:	4603      	mov	r3, r0
 800941e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009424:	4618      	mov	r0, r3
 8009426:	f7ff ff33 	bl	8009290 <__NVIC_EnableIRQ>
}
 800942a:	bf00      	nop
 800942c:	3708      	adds	r7, #8
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}

08009432 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8009432:	b580      	push	{r7, lr}
 8009434:	b082      	sub	sp, #8
 8009436:	af00      	add	r7, sp, #0
 8009438:	4603      	mov	r3, r0
 800943a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800943c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009440:	4618      	mov	r0, r3
 8009442:	f7ff ff41 	bl	80092c8 <__NVIC_DisableIRQ>
}
 8009446:	bf00      	nop
 8009448:	3708      	adds	r7, #8
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}

0800944e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800944e:	b480      	push	{r7}
 8009450:	b085      	sub	sp, #20
 8009452:	af00      	add	r7, sp, #0
 8009454:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009456:	2300      	movs	r3, #0
 8009458:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009460:	b2db      	uxtb	r3, r3
 8009462:	2b02      	cmp	r3, #2
 8009464:	d008      	beq.n	8009478 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2204      	movs	r2, #4
 800946a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2200      	movs	r2, #0
 8009470:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8009474:	2301      	movs	r3, #1
 8009476:	e020      	b.n	80094ba <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	681a      	ldr	r2, [r3, #0]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f022 020e 	bic.w	r2, r2, #14
 8009486:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	681a      	ldr	r2, [r3, #0]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f022 0201 	bic.w	r2, r2, #1
 8009496:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094a0:	2101      	movs	r1, #1
 80094a2:	fa01 f202 	lsl.w	r2, r1, r2
 80094a6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2201      	movs	r2, #1
 80094ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2200      	movs	r2, #0
 80094b4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80094b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3714      	adds	r7, #20
 80094be:	46bd      	mov	sp, r7
 80094c0:	bc80      	pop	{r7}
 80094c2:	4770      	bx	lr

080094c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b084      	sub	sp, #16
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094cc:	2300      	movs	r3, #0
 80094ce:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	2b02      	cmp	r3, #2
 80094da:	d005      	beq.n	80094e8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2204      	movs	r2, #4
 80094e0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80094e2:	2301      	movs	r3, #1
 80094e4:	73fb      	strb	r3, [r7, #15]
 80094e6:	e0d6      	b.n	8009696 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	681a      	ldr	r2, [r3, #0]
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f022 020e 	bic.w	r2, r2, #14
 80094f6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	681a      	ldr	r2, [r3, #0]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f022 0201 	bic.w	r2, r2, #1
 8009506:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	461a      	mov	r2, r3
 800950e:	4b64      	ldr	r3, [pc, #400]	@ (80096a0 <HAL_DMA_Abort_IT+0x1dc>)
 8009510:	429a      	cmp	r2, r3
 8009512:	d958      	bls.n	80095c6 <HAL_DMA_Abort_IT+0x102>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a62      	ldr	r2, [pc, #392]	@ (80096a4 <HAL_DMA_Abort_IT+0x1e0>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d04f      	beq.n	80095be <HAL_DMA_Abort_IT+0xfa>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4a61      	ldr	r2, [pc, #388]	@ (80096a8 <HAL_DMA_Abort_IT+0x1e4>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d048      	beq.n	80095ba <HAL_DMA_Abort_IT+0xf6>
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a5f      	ldr	r2, [pc, #380]	@ (80096ac <HAL_DMA_Abort_IT+0x1e8>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d040      	beq.n	80095b4 <HAL_DMA_Abort_IT+0xf0>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a5e      	ldr	r2, [pc, #376]	@ (80096b0 <HAL_DMA_Abort_IT+0x1ec>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d038      	beq.n	80095ae <HAL_DMA_Abort_IT+0xea>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a5c      	ldr	r2, [pc, #368]	@ (80096b4 <HAL_DMA_Abort_IT+0x1f0>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d030      	beq.n	80095a8 <HAL_DMA_Abort_IT+0xe4>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a5b      	ldr	r2, [pc, #364]	@ (80096b8 <HAL_DMA_Abort_IT+0x1f4>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d028      	beq.n	80095a2 <HAL_DMA_Abort_IT+0xde>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a52      	ldr	r2, [pc, #328]	@ (80096a0 <HAL_DMA_Abort_IT+0x1dc>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d020      	beq.n	800959c <HAL_DMA_Abort_IT+0xd8>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a57      	ldr	r2, [pc, #348]	@ (80096bc <HAL_DMA_Abort_IT+0x1f8>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d019      	beq.n	8009598 <HAL_DMA_Abort_IT+0xd4>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a55      	ldr	r2, [pc, #340]	@ (80096c0 <HAL_DMA_Abort_IT+0x1fc>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d012      	beq.n	8009594 <HAL_DMA_Abort_IT+0xd0>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4a54      	ldr	r2, [pc, #336]	@ (80096c4 <HAL_DMA_Abort_IT+0x200>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d00a      	beq.n	800958e <HAL_DMA_Abort_IT+0xca>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	4a52      	ldr	r2, [pc, #328]	@ (80096c8 <HAL_DMA_Abort_IT+0x204>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d102      	bne.n	8009588 <HAL_DMA_Abort_IT+0xc4>
 8009582:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009586:	e01b      	b.n	80095c0 <HAL_DMA_Abort_IT+0xfc>
 8009588:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800958c:	e018      	b.n	80095c0 <HAL_DMA_Abort_IT+0xfc>
 800958e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009592:	e015      	b.n	80095c0 <HAL_DMA_Abort_IT+0xfc>
 8009594:	2310      	movs	r3, #16
 8009596:	e013      	b.n	80095c0 <HAL_DMA_Abort_IT+0xfc>
 8009598:	2301      	movs	r3, #1
 800959a:	e011      	b.n	80095c0 <HAL_DMA_Abort_IT+0xfc>
 800959c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80095a0:	e00e      	b.n	80095c0 <HAL_DMA_Abort_IT+0xfc>
 80095a2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80095a6:	e00b      	b.n	80095c0 <HAL_DMA_Abort_IT+0xfc>
 80095a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80095ac:	e008      	b.n	80095c0 <HAL_DMA_Abort_IT+0xfc>
 80095ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80095b2:	e005      	b.n	80095c0 <HAL_DMA_Abort_IT+0xfc>
 80095b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80095b8:	e002      	b.n	80095c0 <HAL_DMA_Abort_IT+0xfc>
 80095ba:	2310      	movs	r3, #16
 80095bc:	e000      	b.n	80095c0 <HAL_DMA_Abort_IT+0xfc>
 80095be:	2301      	movs	r3, #1
 80095c0:	4a42      	ldr	r2, [pc, #264]	@ (80096cc <HAL_DMA_Abort_IT+0x208>)
 80095c2:	6053      	str	r3, [r2, #4]
 80095c4:	e057      	b.n	8009676 <HAL_DMA_Abort_IT+0x1b2>
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4a36      	ldr	r2, [pc, #216]	@ (80096a4 <HAL_DMA_Abort_IT+0x1e0>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d04f      	beq.n	8009670 <HAL_DMA_Abort_IT+0x1ac>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	4a34      	ldr	r2, [pc, #208]	@ (80096a8 <HAL_DMA_Abort_IT+0x1e4>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d048      	beq.n	800966c <HAL_DMA_Abort_IT+0x1a8>
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	4a33      	ldr	r2, [pc, #204]	@ (80096ac <HAL_DMA_Abort_IT+0x1e8>)
 80095e0:	4293      	cmp	r3, r2
 80095e2:	d040      	beq.n	8009666 <HAL_DMA_Abort_IT+0x1a2>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	4a31      	ldr	r2, [pc, #196]	@ (80096b0 <HAL_DMA_Abort_IT+0x1ec>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d038      	beq.n	8009660 <HAL_DMA_Abort_IT+0x19c>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	4a30      	ldr	r2, [pc, #192]	@ (80096b4 <HAL_DMA_Abort_IT+0x1f0>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d030      	beq.n	800965a <HAL_DMA_Abort_IT+0x196>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4a2e      	ldr	r2, [pc, #184]	@ (80096b8 <HAL_DMA_Abort_IT+0x1f4>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d028      	beq.n	8009654 <HAL_DMA_Abort_IT+0x190>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a26      	ldr	r2, [pc, #152]	@ (80096a0 <HAL_DMA_Abort_IT+0x1dc>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d020      	beq.n	800964e <HAL_DMA_Abort_IT+0x18a>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4a2a      	ldr	r2, [pc, #168]	@ (80096bc <HAL_DMA_Abort_IT+0x1f8>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d019      	beq.n	800964a <HAL_DMA_Abort_IT+0x186>
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	4a29      	ldr	r2, [pc, #164]	@ (80096c0 <HAL_DMA_Abort_IT+0x1fc>)
 800961c:	4293      	cmp	r3, r2
 800961e:	d012      	beq.n	8009646 <HAL_DMA_Abort_IT+0x182>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	4a27      	ldr	r2, [pc, #156]	@ (80096c4 <HAL_DMA_Abort_IT+0x200>)
 8009626:	4293      	cmp	r3, r2
 8009628:	d00a      	beq.n	8009640 <HAL_DMA_Abort_IT+0x17c>
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4a26      	ldr	r2, [pc, #152]	@ (80096c8 <HAL_DMA_Abort_IT+0x204>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d102      	bne.n	800963a <HAL_DMA_Abort_IT+0x176>
 8009634:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009638:	e01b      	b.n	8009672 <HAL_DMA_Abort_IT+0x1ae>
 800963a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800963e:	e018      	b.n	8009672 <HAL_DMA_Abort_IT+0x1ae>
 8009640:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009644:	e015      	b.n	8009672 <HAL_DMA_Abort_IT+0x1ae>
 8009646:	2310      	movs	r3, #16
 8009648:	e013      	b.n	8009672 <HAL_DMA_Abort_IT+0x1ae>
 800964a:	2301      	movs	r3, #1
 800964c:	e011      	b.n	8009672 <HAL_DMA_Abort_IT+0x1ae>
 800964e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009652:	e00e      	b.n	8009672 <HAL_DMA_Abort_IT+0x1ae>
 8009654:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009658:	e00b      	b.n	8009672 <HAL_DMA_Abort_IT+0x1ae>
 800965a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800965e:	e008      	b.n	8009672 <HAL_DMA_Abort_IT+0x1ae>
 8009660:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009664:	e005      	b.n	8009672 <HAL_DMA_Abort_IT+0x1ae>
 8009666:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800966a:	e002      	b.n	8009672 <HAL_DMA_Abort_IT+0x1ae>
 800966c:	2310      	movs	r3, #16
 800966e:	e000      	b.n	8009672 <HAL_DMA_Abort_IT+0x1ae>
 8009670:	2301      	movs	r3, #1
 8009672:	4a17      	ldr	r2, [pc, #92]	@ (80096d0 <HAL_DMA_Abort_IT+0x20c>)
 8009674:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2201      	movs	r2, #1
 800967a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2200      	movs	r2, #0
 8009682:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800968a:	2b00      	cmp	r3, #0
 800968c:	d003      	beq.n	8009696 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	4798      	blx	r3
    } 
  }
  return status;
 8009696:	7bfb      	ldrb	r3, [r7, #15]
}
 8009698:	4618      	mov	r0, r3
 800969a:	3710      	adds	r7, #16
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}
 80096a0:	40020080 	.word	0x40020080
 80096a4:	40020008 	.word	0x40020008
 80096a8:	4002001c 	.word	0x4002001c
 80096ac:	40020030 	.word	0x40020030
 80096b0:	40020044 	.word	0x40020044
 80096b4:	40020058 	.word	0x40020058
 80096b8:	4002006c 	.word	0x4002006c
 80096bc:	40020408 	.word	0x40020408
 80096c0:	4002041c 	.word	0x4002041c
 80096c4:	40020430 	.word	0x40020430
 80096c8:	40020444 	.word	0x40020444
 80096cc:	40020400 	.word	0x40020400
 80096d0:	40020000 	.word	0x40020000

080096d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b08b      	sub	sp, #44	@ 0x2c
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
 80096dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80096de:	2300      	movs	r3, #0
 80096e0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80096e2:	2300      	movs	r3, #0
 80096e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80096e6:	e179      	b.n	80099dc <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80096e8:	2201      	movs	r2, #1
 80096ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ec:	fa02 f303 	lsl.w	r3, r2, r3
 80096f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	69fa      	ldr	r2, [r7, #28]
 80096f8:	4013      	ands	r3, r2
 80096fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80096fc:	69ba      	ldr	r2, [r7, #24]
 80096fe:	69fb      	ldr	r3, [r7, #28]
 8009700:	429a      	cmp	r2, r3
 8009702:	f040 8168 	bne.w	80099d6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	685b      	ldr	r3, [r3, #4]
 800970a:	4a96      	ldr	r2, [pc, #600]	@ (8009964 <HAL_GPIO_Init+0x290>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d05e      	beq.n	80097ce <HAL_GPIO_Init+0xfa>
 8009710:	4a94      	ldr	r2, [pc, #592]	@ (8009964 <HAL_GPIO_Init+0x290>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d875      	bhi.n	8009802 <HAL_GPIO_Init+0x12e>
 8009716:	4a94      	ldr	r2, [pc, #592]	@ (8009968 <HAL_GPIO_Init+0x294>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d058      	beq.n	80097ce <HAL_GPIO_Init+0xfa>
 800971c:	4a92      	ldr	r2, [pc, #584]	@ (8009968 <HAL_GPIO_Init+0x294>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d86f      	bhi.n	8009802 <HAL_GPIO_Init+0x12e>
 8009722:	4a92      	ldr	r2, [pc, #584]	@ (800996c <HAL_GPIO_Init+0x298>)
 8009724:	4293      	cmp	r3, r2
 8009726:	d052      	beq.n	80097ce <HAL_GPIO_Init+0xfa>
 8009728:	4a90      	ldr	r2, [pc, #576]	@ (800996c <HAL_GPIO_Init+0x298>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d869      	bhi.n	8009802 <HAL_GPIO_Init+0x12e>
 800972e:	4a90      	ldr	r2, [pc, #576]	@ (8009970 <HAL_GPIO_Init+0x29c>)
 8009730:	4293      	cmp	r3, r2
 8009732:	d04c      	beq.n	80097ce <HAL_GPIO_Init+0xfa>
 8009734:	4a8e      	ldr	r2, [pc, #568]	@ (8009970 <HAL_GPIO_Init+0x29c>)
 8009736:	4293      	cmp	r3, r2
 8009738:	d863      	bhi.n	8009802 <HAL_GPIO_Init+0x12e>
 800973a:	4a8e      	ldr	r2, [pc, #568]	@ (8009974 <HAL_GPIO_Init+0x2a0>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d046      	beq.n	80097ce <HAL_GPIO_Init+0xfa>
 8009740:	4a8c      	ldr	r2, [pc, #560]	@ (8009974 <HAL_GPIO_Init+0x2a0>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d85d      	bhi.n	8009802 <HAL_GPIO_Init+0x12e>
 8009746:	2b12      	cmp	r3, #18
 8009748:	d82a      	bhi.n	80097a0 <HAL_GPIO_Init+0xcc>
 800974a:	2b12      	cmp	r3, #18
 800974c:	d859      	bhi.n	8009802 <HAL_GPIO_Init+0x12e>
 800974e:	a201      	add	r2, pc, #4	@ (adr r2, 8009754 <HAL_GPIO_Init+0x80>)
 8009750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009754:	080097cf 	.word	0x080097cf
 8009758:	080097a9 	.word	0x080097a9
 800975c:	080097bb 	.word	0x080097bb
 8009760:	080097fd 	.word	0x080097fd
 8009764:	08009803 	.word	0x08009803
 8009768:	08009803 	.word	0x08009803
 800976c:	08009803 	.word	0x08009803
 8009770:	08009803 	.word	0x08009803
 8009774:	08009803 	.word	0x08009803
 8009778:	08009803 	.word	0x08009803
 800977c:	08009803 	.word	0x08009803
 8009780:	08009803 	.word	0x08009803
 8009784:	08009803 	.word	0x08009803
 8009788:	08009803 	.word	0x08009803
 800978c:	08009803 	.word	0x08009803
 8009790:	08009803 	.word	0x08009803
 8009794:	08009803 	.word	0x08009803
 8009798:	080097b1 	.word	0x080097b1
 800979c:	080097c5 	.word	0x080097c5
 80097a0:	4a75      	ldr	r2, [pc, #468]	@ (8009978 <HAL_GPIO_Init+0x2a4>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d013      	beq.n	80097ce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80097a6:	e02c      	b.n	8009802 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	68db      	ldr	r3, [r3, #12]
 80097ac:	623b      	str	r3, [r7, #32]
          break;
 80097ae:	e029      	b.n	8009804 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	68db      	ldr	r3, [r3, #12]
 80097b4:	3304      	adds	r3, #4
 80097b6:	623b      	str	r3, [r7, #32]
          break;
 80097b8:	e024      	b.n	8009804 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	68db      	ldr	r3, [r3, #12]
 80097be:	3308      	adds	r3, #8
 80097c0:	623b      	str	r3, [r7, #32]
          break;
 80097c2:	e01f      	b.n	8009804 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	68db      	ldr	r3, [r3, #12]
 80097c8:	330c      	adds	r3, #12
 80097ca:	623b      	str	r3, [r7, #32]
          break;
 80097cc:	e01a      	b.n	8009804 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d102      	bne.n	80097dc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80097d6:	2304      	movs	r3, #4
 80097d8:	623b      	str	r3, [r7, #32]
          break;
 80097da:	e013      	b.n	8009804 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	2b01      	cmp	r3, #1
 80097e2:	d105      	bne.n	80097f0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80097e4:	2308      	movs	r3, #8
 80097e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	69fa      	ldr	r2, [r7, #28]
 80097ec:	611a      	str	r2, [r3, #16]
          break;
 80097ee:	e009      	b.n	8009804 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80097f0:	2308      	movs	r3, #8
 80097f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	69fa      	ldr	r2, [r7, #28]
 80097f8:	615a      	str	r2, [r3, #20]
          break;
 80097fa:	e003      	b.n	8009804 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80097fc:	2300      	movs	r3, #0
 80097fe:	623b      	str	r3, [r7, #32]
          break;
 8009800:	e000      	b.n	8009804 <HAL_GPIO_Init+0x130>
          break;
 8009802:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8009804:	69bb      	ldr	r3, [r7, #24]
 8009806:	2bff      	cmp	r3, #255	@ 0xff
 8009808:	d801      	bhi.n	800980e <HAL_GPIO_Init+0x13a>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	e001      	b.n	8009812 <HAL_GPIO_Init+0x13e>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	3304      	adds	r3, #4
 8009812:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8009814:	69bb      	ldr	r3, [r7, #24]
 8009816:	2bff      	cmp	r3, #255	@ 0xff
 8009818:	d802      	bhi.n	8009820 <HAL_GPIO_Init+0x14c>
 800981a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800981c:	009b      	lsls	r3, r3, #2
 800981e:	e002      	b.n	8009826 <HAL_GPIO_Init+0x152>
 8009820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009822:	3b08      	subs	r3, #8
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	681a      	ldr	r2, [r3, #0]
 800982c:	210f      	movs	r1, #15
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	fa01 f303 	lsl.w	r3, r1, r3
 8009834:	43db      	mvns	r3, r3
 8009836:	401a      	ands	r2, r3
 8009838:	6a39      	ldr	r1, [r7, #32]
 800983a:	693b      	ldr	r3, [r7, #16]
 800983c:	fa01 f303 	lsl.w	r3, r1, r3
 8009840:	431a      	orrs	r2, r3
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	685b      	ldr	r3, [r3, #4]
 800984a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800984e:	2b00      	cmp	r3, #0
 8009850:	f000 80c1 	beq.w	80099d6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8009854:	4b49      	ldr	r3, [pc, #292]	@ (800997c <HAL_GPIO_Init+0x2a8>)
 8009856:	699b      	ldr	r3, [r3, #24]
 8009858:	4a48      	ldr	r2, [pc, #288]	@ (800997c <HAL_GPIO_Init+0x2a8>)
 800985a:	f043 0301 	orr.w	r3, r3, #1
 800985e:	6193      	str	r3, [r2, #24]
 8009860:	4b46      	ldr	r3, [pc, #280]	@ (800997c <HAL_GPIO_Init+0x2a8>)
 8009862:	699b      	ldr	r3, [r3, #24]
 8009864:	f003 0301 	and.w	r3, r3, #1
 8009868:	60bb      	str	r3, [r7, #8]
 800986a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800986c:	4a44      	ldr	r2, [pc, #272]	@ (8009980 <HAL_GPIO_Init+0x2ac>)
 800986e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009870:	089b      	lsrs	r3, r3, #2
 8009872:	3302      	adds	r3, #2
 8009874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009878:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800987a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800987c:	f003 0303 	and.w	r3, r3, #3
 8009880:	009b      	lsls	r3, r3, #2
 8009882:	220f      	movs	r2, #15
 8009884:	fa02 f303 	lsl.w	r3, r2, r3
 8009888:	43db      	mvns	r3, r3
 800988a:	68fa      	ldr	r2, [r7, #12]
 800988c:	4013      	ands	r3, r2
 800988e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	4a3c      	ldr	r2, [pc, #240]	@ (8009984 <HAL_GPIO_Init+0x2b0>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d01f      	beq.n	80098d8 <HAL_GPIO_Init+0x204>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	4a3b      	ldr	r2, [pc, #236]	@ (8009988 <HAL_GPIO_Init+0x2b4>)
 800989c:	4293      	cmp	r3, r2
 800989e:	d019      	beq.n	80098d4 <HAL_GPIO_Init+0x200>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	4a3a      	ldr	r2, [pc, #232]	@ (800998c <HAL_GPIO_Init+0x2b8>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d013      	beq.n	80098d0 <HAL_GPIO_Init+0x1fc>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	4a39      	ldr	r2, [pc, #228]	@ (8009990 <HAL_GPIO_Init+0x2bc>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d00d      	beq.n	80098cc <HAL_GPIO_Init+0x1f8>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	4a38      	ldr	r2, [pc, #224]	@ (8009994 <HAL_GPIO_Init+0x2c0>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d007      	beq.n	80098c8 <HAL_GPIO_Init+0x1f4>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	4a37      	ldr	r2, [pc, #220]	@ (8009998 <HAL_GPIO_Init+0x2c4>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	d101      	bne.n	80098c4 <HAL_GPIO_Init+0x1f0>
 80098c0:	2305      	movs	r3, #5
 80098c2:	e00a      	b.n	80098da <HAL_GPIO_Init+0x206>
 80098c4:	2306      	movs	r3, #6
 80098c6:	e008      	b.n	80098da <HAL_GPIO_Init+0x206>
 80098c8:	2304      	movs	r3, #4
 80098ca:	e006      	b.n	80098da <HAL_GPIO_Init+0x206>
 80098cc:	2303      	movs	r3, #3
 80098ce:	e004      	b.n	80098da <HAL_GPIO_Init+0x206>
 80098d0:	2302      	movs	r3, #2
 80098d2:	e002      	b.n	80098da <HAL_GPIO_Init+0x206>
 80098d4:	2301      	movs	r3, #1
 80098d6:	e000      	b.n	80098da <HAL_GPIO_Init+0x206>
 80098d8:	2300      	movs	r3, #0
 80098da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098dc:	f002 0203 	and.w	r2, r2, #3
 80098e0:	0092      	lsls	r2, r2, #2
 80098e2:	4093      	lsls	r3, r2
 80098e4:	68fa      	ldr	r2, [r7, #12]
 80098e6:	4313      	orrs	r3, r2
 80098e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80098ea:	4925      	ldr	r1, [pc, #148]	@ (8009980 <HAL_GPIO_Init+0x2ac>)
 80098ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ee:	089b      	lsrs	r3, r3, #2
 80098f0:	3302      	adds	r3, #2
 80098f2:	68fa      	ldr	r2, [r7, #12]
 80098f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009900:	2b00      	cmp	r3, #0
 8009902:	d006      	beq.n	8009912 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8009904:	4b25      	ldr	r3, [pc, #148]	@ (800999c <HAL_GPIO_Init+0x2c8>)
 8009906:	689a      	ldr	r2, [r3, #8]
 8009908:	4924      	ldr	r1, [pc, #144]	@ (800999c <HAL_GPIO_Init+0x2c8>)
 800990a:	69bb      	ldr	r3, [r7, #24]
 800990c:	4313      	orrs	r3, r2
 800990e:	608b      	str	r3, [r1, #8]
 8009910:	e006      	b.n	8009920 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8009912:	4b22      	ldr	r3, [pc, #136]	@ (800999c <HAL_GPIO_Init+0x2c8>)
 8009914:	689a      	ldr	r2, [r3, #8]
 8009916:	69bb      	ldr	r3, [r7, #24]
 8009918:	43db      	mvns	r3, r3
 800991a:	4920      	ldr	r1, [pc, #128]	@ (800999c <HAL_GPIO_Init+0x2c8>)
 800991c:	4013      	ands	r3, r2
 800991e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	685b      	ldr	r3, [r3, #4]
 8009924:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009928:	2b00      	cmp	r3, #0
 800992a:	d006      	beq.n	800993a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800992c:	4b1b      	ldr	r3, [pc, #108]	@ (800999c <HAL_GPIO_Init+0x2c8>)
 800992e:	68da      	ldr	r2, [r3, #12]
 8009930:	491a      	ldr	r1, [pc, #104]	@ (800999c <HAL_GPIO_Init+0x2c8>)
 8009932:	69bb      	ldr	r3, [r7, #24]
 8009934:	4313      	orrs	r3, r2
 8009936:	60cb      	str	r3, [r1, #12]
 8009938:	e006      	b.n	8009948 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800993a:	4b18      	ldr	r3, [pc, #96]	@ (800999c <HAL_GPIO_Init+0x2c8>)
 800993c:	68da      	ldr	r2, [r3, #12]
 800993e:	69bb      	ldr	r3, [r7, #24]
 8009940:	43db      	mvns	r3, r3
 8009942:	4916      	ldr	r1, [pc, #88]	@ (800999c <HAL_GPIO_Init+0x2c8>)
 8009944:	4013      	ands	r3, r2
 8009946:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009950:	2b00      	cmp	r3, #0
 8009952:	d025      	beq.n	80099a0 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8009954:	4b11      	ldr	r3, [pc, #68]	@ (800999c <HAL_GPIO_Init+0x2c8>)
 8009956:	685a      	ldr	r2, [r3, #4]
 8009958:	4910      	ldr	r1, [pc, #64]	@ (800999c <HAL_GPIO_Init+0x2c8>)
 800995a:	69bb      	ldr	r3, [r7, #24]
 800995c:	4313      	orrs	r3, r2
 800995e:	604b      	str	r3, [r1, #4]
 8009960:	e025      	b.n	80099ae <HAL_GPIO_Init+0x2da>
 8009962:	bf00      	nop
 8009964:	10320000 	.word	0x10320000
 8009968:	10310000 	.word	0x10310000
 800996c:	10220000 	.word	0x10220000
 8009970:	10210000 	.word	0x10210000
 8009974:	10120000 	.word	0x10120000
 8009978:	10110000 	.word	0x10110000
 800997c:	40021000 	.word	0x40021000
 8009980:	40010000 	.word	0x40010000
 8009984:	40010800 	.word	0x40010800
 8009988:	40010c00 	.word	0x40010c00
 800998c:	40011000 	.word	0x40011000
 8009990:	40011400 	.word	0x40011400
 8009994:	40011800 	.word	0x40011800
 8009998:	40011c00 	.word	0x40011c00
 800999c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80099a0:	4b15      	ldr	r3, [pc, #84]	@ (80099f8 <HAL_GPIO_Init+0x324>)
 80099a2:	685a      	ldr	r2, [r3, #4]
 80099a4:	69bb      	ldr	r3, [r7, #24]
 80099a6:	43db      	mvns	r3, r3
 80099a8:	4913      	ldr	r1, [pc, #76]	@ (80099f8 <HAL_GPIO_Init+0x324>)
 80099aa:	4013      	ands	r3, r2
 80099ac:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	685b      	ldr	r3, [r3, #4]
 80099b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d006      	beq.n	80099c8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80099ba:	4b0f      	ldr	r3, [pc, #60]	@ (80099f8 <HAL_GPIO_Init+0x324>)
 80099bc:	681a      	ldr	r2, [r3, #0]
 80099be:	490e      	ldr	r1, [pc, #56]	@ (80099f8 <HAL_GPIO_Init+0x324>)
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	4313      	orrs	r3, r2
 80099c4:	600b      	str	r3, [r1, #0]
 80099c6:	e006      	b.n	80099d6 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80099c8:	4b0b      	ldr	r3, [pc, #44]	@ (80099f8 <HAL_GPIO_Init+0x324>)
 80099ca:	681a      	ldr	r2, [r3, #0]
 80099cc:	69bb      	ldr	r3, [r7, #24]
 80099ce:	43db      	mvns	r3, r3
 80099d0:	4909      	ldr	r1, [pc, #36]	@ (80099f8 <HAL_GPIO_Init+0x324>)
 80099d2:	4013      	ands	r3, r2
 80099d4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80099d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d8:	3301      	adds	r3, #1
 80099da:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	681a      	ldr	r2, [r3, #0]
 80099e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099e2:	fa22 f303 	lsr.w	r3, r2, r3
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	f47f ae7e 	bne.w	80096e8 <HAL_GPIO_Init+0x14>
  }
}
 80099ec:	bf00      	nop
 80099ee:	bf00      	nop
 80099f0:	372c      	adds	r7, #44	@ 0x2c
 80099f2:	46bd      	mov	sp, r7
 80099f4:	bc80      	pop	{r7}
 80099f6:	4770      	bx	lr
 80099f8:	40010400 	.word	0x40010400

080099fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b085      	sub	sp, #20
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
 8009a04:	460b      	mov	r3, r1
 8009a06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	689a      	ldr	r2, [r3, #8]
 8009a0c:	887b      	ldrh	r3, [r7, #2]
 8009a0e:	4013      	ands	r3, r2
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d002      	beq.n	8009a1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009a14:	2301      	movs	r3, #1
 8009a16:	73fb      	strb	r3, [r7, #15]
 8009a18:	e001      	b.n	8009a1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3714      	adds	r7, #20
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bc80      	pop	{r7}
 8009a28:	4770      	bx	lr

08009a2a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009a2a:	b480      	push	{r7}
 8009a2c:	b083      	sub	sp, #12
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	6078      	str	r0, [r7, #4]
 8009a32:	460b      	mov	r3, r1
 8009a34:	807b      	strh	r3, [r7, #2]
 8009a36:	4613      	mov	r3, r2
 8009a38:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009a3a:	787b      	ldrb	r3, [r7, #1]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d003      	beq.n	8009a48 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009a40:	887a      	ldrh	r2, [r7, #2]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8009a46:	e003      	b.n	8009a50 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8009a48:	887b      	ldrh	r3, [r7, #2]
 8009a4a:	041a      	lsls	r2, r3, #16
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	611a      	str	r2, [r3, #16]
}
 8009a50:	bf00      	nop
 8009a52:	370c      	adds	r7, #12
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bc80      	pop	{r7}
 8009a58:	4770      	bx	lr

08009a5a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009a5a:	b480      	push	{r7}
 8009a5c:	b085      	sub	sp, #20
 8009a5e:	af00      	add	r7, sp, #0
 8009a60:	6078      	str	r0, [r7, #4]
 8009a62:	460b      	mov	r3, r1
 8009a64:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009a6c:	887a      	ldrh	r2, [r7, #2]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	4013      	ands	r3, r2
 8009a72:	041a      	lsls	r2, r3, #16
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	43d9      	mvns	r1, r3
 8009a78:	887b      	ldrh	r3, [r7, #2]
 8009a7a:	400b      	ands	r3, r1
 8009a7c:	431a      	orrs	r2, r3
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	611a      	str	r2, [r3, #16]
}
 8009a82:	bf00      	nop
 8009a84:	3714      	adds	r7, #20
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bc80      	pop	{r7}
 8009a8a:	4770      	bx	lr

08009a8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b082      	sub	sp, #8
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	4603      	mov	r3, r0
 8009a94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8009a96:	4b08      	ldr	r3, [pc, #32]	@ (8009ab8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009a98:	695a      	ldr	r2, [r3, #20]
 8009a9a:	88fb      	ldrh	r3, [r7, #6]
 8009a9c:	4013      	ands	r3, r2
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d006      	beq.n	8009ab0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009aa2:	4a05      	ldr	r2, [pc, #20]	@ (8009ab8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009aa4:	88fb      	ldrh	r3, [r7, #6]
 8009aa6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009aa8:	88fb      	ldrh	r3, [r7, #6]
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f7f9 fe12 	bl	80036d4 <HAL_GPIO_EXTI_Callback>
  }
}
 8009ab0:	bf00      	nop
 8009ab2:	3708      	adds	r7, #8
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}
 8009ab8:	40010400 	.word	0x40010400

08009abc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b086      	sub	sp, #24
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d101      	bne.n	8009ace <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009aca:	2301      	movs	r3, #1
 8009acc:	e272      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f003 0301 	and.w	r3, r3, #1
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	f000 8087 	beq.w	8009bea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009adc:	4b92      	ldr	r3, [pc, #584]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	f003 030c 	and.w	r3, r3, #12
 8009ae4:	2b04      	cmp	r3, #4
 8009ae6:	d00c      	beq.n	8009b02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8009ae8:	4b8f      	ldr	r3, [pc, #572]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	f003 030c 	and.w	r3, r3, #12
 8009af0:	2b08      	cmp	r3, #8
 8009af2:	d112      	bne.n	8009b1a <HAL_RCC_OscConfig+0x5e>
 8009af4:	4b8c      	ldr	r3, [pc, #560]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b00:	d10b      	bne.n	8009b1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009b02:	4b89      	ldr	r3, [pc, #548]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d06c      	beq.n	8009be8 <HAL_RCC_OscConfig+0x12c>
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	685b      	ldr	r3, [r3, #4]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d168      	bne.n	8009be8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8009b16:	2301      	movs	r3, #1
 8009b18:	e24c      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b22:	d106      	bne.n	8009b32 <HAL_RCC_OscConfig+0x76>
 8009b24:	4b80      	ldr	r3, [pc, #512]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a7f      	ldr	r2, [pc, #508]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009b2e:	6013      	str	r3, [r2, #0]
 8009b30:	e02e      	b.n	8009b90 <HAL_RCC_OscConfig+0xd4>
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	685b      	ldr	r3, [r3, #4]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d10c      	bne.n	8009b54 <HAL_RCC_OscConfig+0x98>
 8009b3a:	4b7b      	ldr	r3, [pc, #492]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a7a      	ldr	r2, [pc, #488]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b44:	6013      	str	r3, [r2, #0]
 8009b46:	4b78      	ldr	r3, [pc, #480]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	4a77      	ldr	r2, [pc, #476]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b4c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009b50:	6013      	str	r3, [r2, #0]
 8009b52:	e01d      	b.n	8009b90 <HAL_RCC_OscConfig+0xd4>
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	685b      	ldr	r3, [r3, #4]
 8009b58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009b5c:	d10c      	bne.n	8009b78 <HAL_RCC_OscConfig+0xbc>
 8009b5e:	4b72      	ldr	r3, [pc, #456]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	4a71      	ldr	r2, [pc, #452]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009b68:	6013      	str	r3, [r2, #0]
 8009b6a:	4b6f      	ldr	r3, [pc, #444]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	4a6e      	ldr	r2, [pc, #440]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009b74:	6013      	str	r3, [r2, #0]
 8009b76:	e00b      	b.n	8009b90 <HAL_RCC_OscConfig+0xd4>
 8009b78:	4b6b      	ldr	r3, [pc, #428]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a6a      	ldr	r2, [pc, #424]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b82:	6013      	str	r3, [r2, #0]
 8009b84:	4b68      	ldr	r3, [pc, #416]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4a67      	ldr	r2, [pc, #412]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009b8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009b8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	685b      	ldr	r3, [r3, #4]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d013      	beq.n	8009bc0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b98:	f7f9 ffb0 	bl	8003afc <HAL_GetTick>
 8009b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009b9e:	e008      	b.n	8009bb2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009ba0:	f7f9 ffac 	bl	8003afc <HAL_GetTick>
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	1ad3      	subs	r3, r2, r3
 8009baa:	2b64      	cmp	r3, #100	@ 0x64
 8009bac:	d901      	bls.n	8009bb2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8009bae:	2303      	movs	r3, #3
 8009bb0:	e200      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009bb2:	4b5d      	ldr	r3, [pc, #372]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d0f0      	beq.n	8009ba0 <HAL_RCC_OscConfig+0xe4>
 8009bbe:	e014      	b.n	8009bea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009bc0:	f7f9 ff9c 	bl	8003afc <HAL_GetTick>
 8009bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009bc6:	e008      	b.n	8009bda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009bc8:	f7f9 ff98 	bl	8003afc <HAL_GetTick>
 8009bcc:	4602      	mov	r2, r0
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	1ad3      	subs	r3, r2, r3
 8009bd2:	2b64      	cmp	r3, #100	@ 0x64
 8009bd4:	d901      	bls.n	8009bda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8009bd6:	2303      	movs	r3, #3
 8009bd8:	e1ec      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009bda:	4b53      	ldr	r3, [pc, #332]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d1f0      	bne.n	8009bc8 <HAL_RCC_OscConfig+0x10c>
 8009be6:	e000      	b.n	8009bea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009be8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	f003 0302 	and.w	r3, r3, #2
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d063      	beq.n	8009cbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009bf6:	4b4c      	ldr	r3, [pc, #304]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	f003 030c 	and.w	r3, r3, #12
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d00b      	beq.n	8009c1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8009c02:	4b49      	ldr	r3, [pc, #292]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009c04:	685b      	ldr	r3, [r3, #4]
 8009c06:	f003 030c 	and.w	r3, r3, #12
 8009c0a:	2b08      	cmp	r3, #8
 8009c0c:	d11c      	bne.n	8009c48 <HAL_RCC_OscConfig+0x18c>
 8009c0e:	4b46      	ldr	r3, [pc, #280]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d116      	bne.n	8009c48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009c1a:	4b43      	ldr	r3, [pc, #268]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f003 0302 	and.w	r3, r3, #2
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d005      	beq.n	8009c32 <HAL_RCC_OscConfig+0x176>
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	691b      	ldr	r3, [r3, #16]
 8009c2a:	2b01      	cmp	r3, #1
 8009c2c:	d001      	beq.n	8009c32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	e1c0      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c32:	4b3d      	ldr	r3, [pc, #244]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	695b      	ldr	r3, [r3, #20]
 8009c3e:	00db      	lsls	r3, r3, #3
 8009c40:	4939      	ldr	r1, [pc, #228]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009c42:	4313      	orrs	r3, r2
 8009c44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009c46:	e03a      	b.n	8009cbe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	691b      	ldr	r3, [r3, #16]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d020      	beq.n	8009c92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009c50:	4b36      	ldr	r3, [pc, #216]	@ (8009d2c <HAL_RCC_OscConfig+0x270>)
 8009c52:	2201      	movs	r2, #1
 8009c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c56:	f7f9 ff51 	bl	8003afc <HAL_GetTick>
 8009c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c5c:	e008      	b.n	8009c70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c5e:	f7f9 ff4d 	bl	8003afc <HAL_GetTick>
 8009c62:	4602      	mov	r2, r0
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	1ad3      	subs	r3, r2, r3
 8009c68:	2b02      	cmp	r3, #2
 8009c6a:	d901      	bls.n	8009c70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8009c6c:	2303      	movs	r3, #3
 8009c6e:	e1a1      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c70:	4b2d      	ldr	r3, [pc, #180]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f003 0302 	and.w	r3, r3, #2
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d0f0      	beq.n	8009c5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	695b      	ldr	r3, [r3, #20]
 8009c88:	00db      	lsls	r3, r3, #3
 8009c8a:	4927      	ldr	r1, [pc, #156]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009c8c:	4313      	orrs	r3, r2
 8009c8e:	600b      	str	r3, [r1, #0]
 8009c90:	e015      	b.n	8009cbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009c92:	4b26      	ldr	r3, [pc, #152]	@ (8009d2c <HAL_RCC_OscConfig+0x270>)
 8009c94:	2200      	movs	r2, #0
 8009c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c98:	f7f9 ff30 	bl	8003afc <HAL_GetTick>
 8009c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c9e:	e008      	b.n	8009cb2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009ca0:	f7f9 ff2c 	bl	8003afc <HAL_GetTick>
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	1ad3      	subs	r3, r2, r3
 8009caa:	2b02      	cmp	r3, #2
 8009cac:	d901      	bls.n	8009cb2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8009cae:	2303      	movs	r3, #3
 8009cb0:	e180      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f003 0302 	and.w	r3, r3, #2
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d1f0      	bne.n	8009ca0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f003 0308 	and.w	r3, r3, #8
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d03a      	beq.n	8009d40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	699b      	ldr	r3, [r3, #24]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d019      	beq.n	8009d06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009cd2:	4b17      	ldr	r3, [pc, #92]	@ (8009d30 <HAL_RCC_OscConfig+0x274>)
 8009cd4:	2201      	movs	r2, #1
 8009cd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009cd8:	f7f9 ff10 	bl	8003afc <HAL_GetTick>
 8009cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009cde:	e008      	b.n	8009cf2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009ce0:	f7f9 ff0c 	bl	8003afc <HAL_GetTick>
 8009ce4:	4602      	mov	r2, r0
 8009ce6:	693b      	ldr	r3, [r7, #16]
 8009ce8:	1ad3      	subs	r3, r2, r3
 8009cea:	2b02      	cmp	r3, #2
 8009cec:	d901      	bls.n	8009cf2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8009cee:	2303      	movs	r3, #3
 8009cf0:	e160      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8009d28 <HAL_RCC_OscConfig+0x26c>)
 8009cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cf6:	f003 0302 	and.w	r3, r3, #2
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d0f0      	beq.n	8009ce0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8009cfe:	2001      	movs	r0, #1
 8009d00:	f000 face 	bl	800a2a0 <RCC_Delay>
 8009d04:	e01c      	b.n	8009d40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009d06:	4b0a      	ldr	r3, [pc, #40]	@ (8009d30 <HAL_RCC_OscConfig+0x274>)
 8009d08:	2200      	movs	r2, #0
 8009d0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009d0c:	f7f9 fef6 	bl	8003afc <HAL_GetTick>
 8009d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009d12:	e00f      	b.n	8009d34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d14:	f7f9 fef2 	bl	8003afc <HAL_GetTick>
 8009d18:	4602      	mov	r2, r0
 8009d1a:	693b      	ldr	r3, [r7, #16]
 8009d1c:	1ad3      	subs	r3, r2, r3
 8009d1e:	2b02      	cmp	r3, #2
 8009d20:	d908      	bls.n	8009d34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8009d22:	2303      	movs	r3, #3
 8009d24:	e146      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
 8009d26:	bf00      	nop
 8009d28:	40021000 	.word	0x40021000
 8009d2c:	42420000 	.word	0x42420000
 8009d30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009d34:	4b92      	ldr	r3, [pc, #584]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d38:	f003 0302 	and.w	r3, r3, #2
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d1e9      	bne.n	8009d14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f003 0304 	and.w	r3, r3, #4
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	f000 80a6 	beq.w	8009e9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009d4e:	2300      	movs	r3, #0
 8009d50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009d52:	4b8b      	ldr	r3, [pc, #556]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009d54:	69db      	ldr	r3, [r3, #28]
 8009d56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d10d      	bne.n	8009d7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009d5e:	4b88      	ldr	r3, [pc, #544]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009d60:	69db      	ldr	r3, [r3, #28]
 8009d62:	4a87      	ldr	r2, [pc, #540]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009d64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d68:	61d3      	str	r3, [r2, #28]
 8009d6a:	4b85      	ldr	r3, [pc, #532]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009d6c:	69db      	ldr	r3, [r3, #28]
 8009d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d72:	60bb      	str	r3, [r7, #8]
 8009d74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009d76:	2301      	movs	r3, #1
 8009d78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d7a:	4b82      	ldr	r3, [pc, #520]	@ (8009f84 <HAL_RCC_OscConfig+0x4c8>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d118      	bne.n	8009db8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009d86:	4b7f      	ldr	r3, [pc, #508]	@ (8009f84 <HAL_RCC_OscConfig+0x4c8>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	4a7e      	ldr	r2, [pc, #504]	@ (8009f84 <HAL_RCC_OscConfig+0x4c8>)
 8009d8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009d92:	f7f9 feb3 	bl	8003afc <HAL_GetTick>
 8009d96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d98:	e008      	b.n	8009dac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d9a:	f7f9 feaf 	bl	8003afc <HAL_GetTick>
 8009d9e:	4602      	mov	r2, r0
 8009da0:	693b      	ldr	r3, [r7, #16]
 8009da2:	1ad3      	subs	r3, r2, r3
 8009da4:	2b64      	cmp	r3, #100	@ 0x64
 8009da6:	d901      	bls.n	8009dac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8009da8:	2303      	movs	r3, #3
 8009daa:	e103      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009dac:	4b75      	ldr	r3, [pc, #468]	@ (8009f84 <HAL_RCC_OscConfig+0x4c8>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d0f0      	beq.n	8009d9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	68db      	ldr	r3, [r3, #12]
 8009dbc:	2b01      	cmp	r3, #1
 8009dbe:	d106      	bne.n	8009dce <HAL_RCC_OscConfig+0x312>
 8009dc0:	4b6f      	ldr	r3, [pc, #444]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009dc2:	6a1b      	ldr	r3, [r3, #32]
 8009dc4:	4a6e      	ldr	r2, [pc, #440]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009dc6:	f043 0301 	orr.w	r3, r3, #1
 8009dca:	6213      	str	r3, [r2, #32]
 8009dcc:	e02d      	b.n	8009e2a <HAL_RCC_OscConfig+0x36e>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	68db      	ldr	r3, [r3, #12]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d10c      	bne.n	8009df0 <HAL_RCC_OscConfig+0x334>
 8009dd6:	4b6a      	ldr	r3, [pc, #424]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009dd8:	6a1b      	ldr	r3, [r3, #32]
 8009dda:	4a69      	ldr	r2, [pc, #420]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009ddc:	f023 0301 	bic.w	r3, r3, #1
 8009de0:	6213      	str	r3, [r2, #32]
 8009de2:	4b67      	ldr	r3, [pc, #412]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009de4:	6a1b      	ldr	r3, [r3, #32]
 8009de6:	4a66      	ldr	r2, [pc, #408]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009de8:	f023 0304 	bic.w	r3, r3, #4
 8009dec:	6213      	str	r3, [r2, #32]
 8009dee:	e01c      	b.n	8009e2a <HAL_RCC_OscConfig+0x36e>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	68db      	ldr	r3, [r3, #12]
 8009df4:	2b05      	cmp	r3, #5
 8009df6:	d10c      	bne.n	8009e12 <HAL_RCC_OscConfig+0x356>
 8009df8:	4b61      	ldr	r3, [pc, #388]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009dfa:	6a1b      	ldr	r3, [r3, #32]
 8009dfc:	4a60      	ldr	r2, [pc, #384]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009dfe:	f043 0304 	orr.w	r3, r3, #4
 8009e02:	6213      	str	r3, [r2, #32]
 8009e04:	4b5e      	ldr	r3, [pc, #376]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009e06:	6a1b      	ldr	r3, [r3, #32]
 8009e08:	4a5d      	ldr	r2, [pc, #372]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009e0a:	f043 0301 	orr.w	r3, r3, #1
 8009e0e:	6213      	str	r3, [r2, #32]
 8009e10:	e00b      	b.n	8009e2a <HAL_RCC_OscConfig+0x36e>
 8009e12:	4b5b      	ldr	r3, [pc, #364]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009e14:	6a1b      	ldr	r3, [r3, #32]
 8009e16:	4a5a      	ldr	r2, [pc, #360]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009e18:	f023 0301 	bic.w	r3, r3, #1
 8009e1c:	6213      	str	r3, [r2, #32]
 8009e1e:	4b58      	ldr	r3, [pc, #352]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009e20:	6a1b      	ldr	r3, [r3, #32]
 8009e22:	4a57      	ldr	r2, [pc, #348]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009e24:	f023 0304 	bic.w	r3, r3, #4
 8009e28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	68db      	ldr	r3, [r3, #12]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d015      	beq.n	8009e5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009e32:	f7f9 fe63 	bl	8003afc <HAL_GetTick>
 8009e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009e38:	e00a      	b.n	8009e50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e3a:	f7f9 fe5f 	bl	8003afc <HAL_GetTick>
 8009e3e:	4602      	mov	r2, r0
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	1ad3      	subs	r3, r2, r3
 8009e44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e48:	4293      	cmp	r3, r2
 8009e4a:	d901      	bls.n	8009e50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8009e4c:	2303      	movs	r3, #3
 8009e4e:	e0b1      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009e50:	4b4b      	ldr	r3, [pc, #300]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009e52:	6a1b      	ldr	r3, [r3, #32]
 8009e54:	f003 0302 	and.w	r3, r3, #2
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d0ee      	beq.n	8009e3a <HAL_RCC_OscConfig+0x37e>
 8009e5c:	e014      	b.n	8009e88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009e5e:	f7f9 fe4d 	bl	8003afc <HAL_GetTick>
 8009e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009e64:	e00a      	b.n	8009e7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e66:	f7f9 fe49 	bl	8003afc <HAL_GetTick>
 8009e6a:	4602      	mov	r2, r0
 8009e6c:	693b      	ldr	r3, [r7, #16]
 8009e6e:	1ad3      	subs	r3, r2, r3
 8009e70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d901      	bls.n	8009e7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8009e78:	2303      	movs	r3, #3
 8009e7a:	e09b      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009e7c:	4b40      	ldr	r3, [pc, #256]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009e7e:	6a1b      	ldr	r3, [r3, #32]
 8009e80:	f003 0302 	and.w	r3, r3, #2
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d1ee      	bne.n	8009e66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8009e88:	7dfb      	ldrb	r3, [r7, #23]
 8009e8a:	2b01      	cmp	r3, #1
 8009e8c:	d105      	bne.n	8009e9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e8e:	4b3c      	ldr	r3, [pc, #240]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009e90:	69db      	ldr	r3, [r3, #28]
 8009e92:	4a3b      	ldr	r2, [pc, #236]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009e94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	69db      	ldr	r3, [r3, #28]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	f000 8087 	beq.w	8009fb2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009ea4:	4b36      	ldr	r3, [pc, #216]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009ea6:	685b      	ldr	r3, [r3, #4]
 8009ea8:	f003 030c 	and.w	r3, r3, #12
 8009eac:	2b08      	cmp	r3, #8
 8009eae:	d061      	beq.n	8009f74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	69db      	ldr	r3, [r3, #28]
 8009eb4:	2b02      	cmp	r3, #2
 8009eb6:	d146      	bne.n	8009f46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009eb8:	4b33      	ldr	r3, [pc, #204]	@ (8009f88 <HAL_RCC_OscConfig+0x4cc>)
 8009eba:	2200      	movs	r2, #0
 8009ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009ebe:	f7f9 fe1d 	bl	8003afc <HAL_GetTick>
 8009ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009ec4:	e008      	b.n	8009ed8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ec6:	f7f9 fe19 	bl	8003afc <HAL_GetTick>
 8009eca:	4602      	mov	r2, r0
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	1ad3      	subs	r3, r2, r3
 8009ed0:	2b02      	cmp	r3, #2
 8009ed2:	d901      	bls.n	8009ed8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8009ed4:	2303      	movs	r3, #3
 8009ed6:	e06d      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009ed8:	4b29      	ldr	r3, [pc, #164]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d1f0      	bne.n	8009ec6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6a1b      	ldr	r3, [r3, #32]
 8009ee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009eec:	d108      	bne.n	8009f00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8009eee:	4b24      	ldr	r3, [pc, #144]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009ef0:	685b      	ldr	r3, [r3, #4]
 8009ef2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	689b      	ldr	r3, [r3, #8]
 8009efa:	4921      	ldr	r1, [pc, #132]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009efc:	4313      	orrs	r3, r2
 8009efe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009f00:	4b1f      	ldr	r3, [pc, #124]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6a19      	ldr	r1, [r3, #32]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f10:	430b      	orrs	r3, r1
 8009f12:	491b      	ldr	r1, [pc, #108]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009f14:	4313      	orrs	r3, r2
 8009f16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009f18:	4b1b      	ldr	r3, [pc, #108]	@ (8009f88 <HAL_RCC_OscConfig+0x4cc>)
 8009f1a:	2201      	movs	r2, #1
 8009f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009f1e:	f7f9 fded 	bl	8003afc <HAL_GetTick>
 8009f22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009f24:	e008      	b.n	8009f38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f26:	f7f9 fde9 	bl	8003afc <HAL_GetTick>
 8009f2a:	4602      	mov	r2, r0
 8009f2c:	693b      	ldr	r3, [r7, #16]
 8009f2e:	1ad3      	subs	r3, r2, r3
 8009f30:	2b02      	cmp	r3, #2
 8009f32:	d901      	bls.n	8009f38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8009f34:	2303      	movs	r3, #3
 8009f36:	e03d      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009f38:	4b11      	ldr	r3, [pc, #68]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d0f0      	beq.n	8009f26 <HAL_RCC_OscConfig+0x46a>
 8009f44:	e035      	b.n	8009fb2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f46:	4b10      	ldr	r3, [pc, #64]	@ (8009f88 <HAL_RCC_OscConfig+0x4cc>)
 8009f48:	2200      	movs	r2, #0
 8009f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009f4c:	f7f9 fdd6 	bl	8003afc <HAL_GetTick>
 8009f50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009f52:	e008      	b.n	8009f66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f54:	f7f9 fdd2 	bl	8003afc <HAL_GetTick>
 8009f58:	4602      	mov	r2, r0
 8009f5a:	693b      	ldr	r3, [r7, #16]
 8009f5c:	1ad3      	subs	r3, r2, r3
 8009f5e:	2b02      	cmp	r3, #2
 8009f60:	d901      	bls.n	8009f66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8009f62:	2303      	movs	r3, #3
 8009f64:	e026      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009f66:	4b06      	ldr	r3, [pc, #24]	@ (8009f80 <HAL_RCC_OscConfig+0x4c4>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d1f0      	bne.n	8009f54 <HAL_RCC_OscConfig+0x498>
 8009f72:	e01e      	b.n	8009fb2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	69db      	ldr	r3, [r3, #28]
 8009f78:	2b01      	cmp	r3, #1
 8009f7a:	d107      	bne.n	8009f8c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	e019      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
 8009f80:	40021000 	.word	0x40021000
 8009f84:	40007000 	.word	0x40007000
 8009f88:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8009f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8009fbc <HAL_RCC_OscConfig+0x500>)
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6a1b      	ldr	r3, [r3, #32]
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	d106      	bne.n	8009fae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009faa:	429a      	cmp	r2, r3
 8009fac:	d001      	beq.n	8009fb2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8009fae:	2301      	movs	r3, #1
 8009fb0:	e000      	b.n	8009fb4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8009fb2:	2300      	movs	r3, #0
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3718      	adds	r7, #24
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}
 8009fbc:	40021000 	.word	0x40021000

08009fc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b084      	sub	sp, #16
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
 8009fc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d101      	bne.n	8009fd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	e0d0      	b.n	800a176 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009fd4:	4b6a      	ldr	r3, [pc, #424]	@ (800a180 <HAL_RCC_ClockConfig+0x1c0>)
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	f003 0307 	and.w	r3, r3, #7
 8009fdc:	683a      	ldr	r2, [r7, #0]
 8009fde:	429a      	cmp	r2, r3
 8009fe0:	d910      	bls.n	800a004 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009fe2:	4b67      	ldr	r3, [pc, #412]	@ (800a180 <HAL_RCC_ClockConfig+0x1c0>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f023 0207 	bic.w	r2, r3, #7
 8009fea:	4965      	ldr	r1, [pc, #404]	@ (800a180 <HAL_RCC_ClockConfig+0x1c0>)
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009ff2:	4b63      	ldr	r3, [pc, #396]	@ (800a180 <HAL_RCC_ClockConfig+0x1c0>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	f003 0307 	and.w	r3, r3, #7
 8009ffa:	683a      	ldr	r2, [r7, #0]
 8009ffc:	429a      	cmp	r2, r3
 8009ffe:	d001      	beq.n	800a004 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800a000:	2301      	movs	r3, #1
 800a002:	e0b8      	b.n	800a176 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f003 0302 	and.w	r3, r3, #2
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d020      	beq.n	800a052 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f003 0304 	and.w	r3, r3, #4
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d005      	beq.n	800a028 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a01c:	4b59      	ldr	r3, [pc, #356]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a01e:	685b      	ldr	r3, [r3, #4]
 800a020:	4a58      	ldr	r2, [pc, #352]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a022:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a026:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f003 0308 	and.w	r3, r3, #8
 800a030:	2b00      	cmp	r3, #0
 800a032:	d005      	beq.n	800a040 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a034:	4b53      	ldr	r3, [pc, #332]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a036:	685b      	ldr	r3, [r3, #4]
 800a038:	4a52      	ldr	r2, [pc, #328]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a03a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800a03e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a040:	4b50      	ldr	r3, [pc, #320]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	689b      	ldr	r3, [r3, #8]
 800a04c:	494d      	ldr	r1, [pc, #308]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a04e:	4313      	orrs	r3, r2
 800a050:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f003 0301 	and.w	r3, r3, #1
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d040      	beq.n	800a0e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	2b01      	cmp	r3, #1
 800a064:	d107      	bne.n	800a076 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a066:	4b47      	ldr	r3, [pc, #284]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d115      	bne.n	800a09e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a072:	2301      	movs	r3, #1
 800a074:	e07f      	b.n	800a176 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	2b02      	cmp	r3, #2
 800a07c:	d107      	bne.n	800a08e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a07e:	4b41      	ldr	r3, [pc, #260]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a086:	2b00      	cmp	r3, #0
 800a088:	d109      	bne.n	800a09e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	e073      	b.n	800a176 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a08e:	4b3d      	ldr	r3, [pc, #244]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f003 0302 	and.w	r3, r3, #2
 800a096:	2b00      	cmp	r3, #0
 800a098:	d101      	bne.n	800a09e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a09a:	2301      	movs	r3, #1
 800a09c:	e06b      	b.n	800a176 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a09e:	4b39      	ldr	r3, [pc, #228]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	f023 0203 	bic.w	r2, r3, #3
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	685b      	ldr	r3, [r3, #4]
 800a0aa:	4936      	ldr	r1, [pc, #216]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a0b0:	f7f9 fd24 	bl	8003afc <HAL_GetTick>
 800a0b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0b6:	e00a      	b.n	800a0ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a0b8:	f7f9 fd20 	bl	8003afc <HAL_GetTick>
 800a0bc:	4602      	mov	r2, r0
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	1ad3      	subs	r3, r2, r3
 800a0c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	d901      	bls.n	800a0ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a0ca:	2303      	movs	r3, #3
 800a0cc:	e053      	b.n	800a176 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0ce:	4b2d      	ldr	r3, [pc, #180]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	f003 020c 	and.w	r2, r3, #12
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	685b      	ldr	r3, [r3, #4]
 800a0da:	009b      	lsls	r3, r3, #2
 800a0dc:	429a      	cmp	r2, r3
 800a0de:	d1eb      	bne.n	800a0b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a0e0:	4b27      	ldr	r3, [pc, #156]	@ (800a180 <HAL_RCC_ClockConfig+0x1c0>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f003 0307 	and.w	r3, r3, #7
 800a0e8:	683a      	ldr	r2, [r7, #0]
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d210      	bcs.n	800a110 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a0ee:	4b24      	ldr	r3, [pc, #144]	@ (800a180 <HAL_RCC_ClockConfig+0x1c0>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f023 0207 	bic.w	r2, r3, #7
 800a0f6:	4922      	ldr	r1, [pc, #136]	@ (800a180 <HAL_RCC_ClockConfig+0x1c0>)
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	4313      	orrs	r3, r2
 800a0fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a0fe:	4b20      	ldr	r3, [pc, #128]	@ (800a180 <HAL_RCC_ClockConfig+0x1c0>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f003 0307 	and.w	r3, r3, #7
 800a106:	683a      	ldr	r2, [r7, #0]
 800a108:	429a      	cmp	r2, r3
 800a10a:	d001      	beq.n	800a110 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800a10c:	2301      	movs	r3, #1
 800a10e:	e032      	b.n	800a176 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f003 0304 	and.w	r3, r3, #4
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d008      	beq.n	800a12e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a11c:	4b19      	ldr	r3, [pc, #100]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	68db      	ldr	r3, [r3, #12]
 800a128:	4916      	ldr	r1, [pc, #88]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a12a:	4313      	orrs	r3, r2
 800a12c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f003 0308 	and.w	r3, r3, #8
 800a136:	2b00      	cmp	r3, #0
 800a138:	d009      	beq.n	800a14e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800a13a:	4b12      	ldr	r3, [pc, #72]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a13c:	685b      	ldr	r3, [r3, #4]
 800a13e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	691b      	ldr	r3, [r3, #16]
 800a146:	00db      	lsls	r3, r3, #3
 800a148:	490e      	ldr	r1, [pc, #56]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a14a:	4313      	orrs	r3, r2
 800a14c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a14e:	f000 f821 	bl	800a194 <HAL_RCC_GetSysClockFreq>
 800a152:	4602      	mov	r2, r0
 800a154:	4b0b      	ldr	r3, [pc, #44]	@ (800a184 <HAL_RCC_ClockConfig+0x1c4>)
 800a156:	685b      	ldr	r3, [r3, #4]
 800a158:	091b      	lsrs	r3, r3, #4
 800a15a:	f003 030f 	and.w	r3, r3, #15
 800a15e:	490a      	ldr	r1, [pc, #40]	@ (800a188 <HAL_RCC_ClockConfig+0x1c8>)
 800a160:	5ccb      	ldrb	r3, [r1, r3]
 800a162:	fa22 f303 	lsr.w	r3, r2, r3
 800a166:	4a09      	ldr	r2, [pc, #36]	@ (800a18c <HAL_RCC_ClockConfig+0x1cc>)
 800a168:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800a16a:	4b09      	ldr	r3, [pc, #36]	@ (800a190 <HAL_RCC_ClockConfig+0x1d0>)
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	4618      	mov	r0, r3
 800a170:	f7f9 fc98 	bl	8003aa4 <HAL_InitTick>

  return HAL_OK;
 800a174:	2300      	movs	r3, #0
}
 800a176:	4618      	mov	r0, r3
 800a178:	3710      	adds	r7, #16
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}
 800a17e:	bf00      	nop
 800a180:	40022000 	.word	0x40022000
 800a184:	40021000 	.word	0x40021000
 800a188:	08013a14 	.word	0x08013a14
 800a18c:	2000009c 	.word	0x2000009c
 800a190:	200000a0 	.word	0x200000a0

0800a194 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a194:	b480      	push	{r7}
 800a196:	b087      	sub	sp, #28
 800a198:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800a19a:	2300      	movs	r3, #0
 800a19c:	60fb      	str	r3, [r7, #12]
 800a19e:	2300      	movs	r3, #0
 800a1a0:	60bb      	str	r3, [r7, #8]
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	617b      	str	r3, [r7, #20]
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800a1ae:	4b1e      	ldr	r3, [pc, #120]	@ (800a228 <HAL_RCC_GetSysClockFreq+0x94>)
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	f003 030c 	and.w	r3, r3, #12
 800a1ba:	2b04      	cmp	r3, #4
 800a1bc:	d002      	beq.n	800a1c4 <HAL_RCC_GetSysClockFreq+0x30>
 800a1be:	2b08      	cmp	r3, #8
 800a1c0:	d003      	beq.n	800a1ca <HAL_RCC_GetSysClockFreq+0x36>
 800a1c2:	e027      	b.n	800a214 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800a1c4:	4b19      	ldr	r3, [pc, #100]	@ (800a22c <HAL_RCC_GetSysClockFreq+0x98>)
 800a1c6:	613b      	str	r3, [r7, #16]
      break;
 800a1c8:	e027      	b.n	800a21a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	0c9b      	lsrs	r3, r3, #18
 800a1ce:	f003 030f 	and.w	r3, r3, #15
 800a1d2:	4a17      	ldr	r2, [pc, #92]	@ (800a230 <HAL_RCC_GetSysClockFreq+0x9c>)
 800a1d4:	5cd3      	ldrb	r3, [r2, r3]
 800a1d6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d010      	beq.n	800a204 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a1e2:	4b11      	ldr	r3, [pc, #68]	@ (800a228 <HAL_RCC_GetSysClockFreq+0x94>)
 800a1e4:	685b      	ldr	r3, [r3, #4]
 800a1e6:	0c5b      	lsrs	r3, r3, #17
 800a1e8:	f003 0301 	and.w	r3, r3, #1
 800a1ec:	4a11      	ldr	r2, [pc, #68]	@ (800a234 <HAL_RCC_GetSysClockFreq+0xa0>)
 800a1ee:	5cd3      	ldrb	r3, [r2, r3]
 800a1f0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	4a0d      	ldr	r2, [pc, #52]	@ (800a22c <HAL_RCC_GetSysClockFreq+0x98>)
 800a1f6:	fb03 f202 	mul.w	r2, r3, r2
 800a1fa:	68bb      	ldr	r3, [r7, #8]
 800a1fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a200:	617b      	str	r3, [r7, #20]
 800a202:	e004      	b.n	800a20e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	4a0c      	ldr	r2, [pc, #48]	@ (800a238 <HAL_RCC_GetSysClockFreq+0xa4>)
 800a208:	fb02 f303 	mul.w	r3, r2, r3
 800a20c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	613b      	str	r3, [r7, #16]
      break;
 800a212:	e002      	b.n	800a21a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800a214:	4b05      	ldr	r3, [pc, #20]	@ (800a22c <HAL_RCC_GetSysClockFreq+0x98>)
 800a216:	613b      	str	r3, [r7, #16]
      break;
 800a218:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a21a:	693b      	ldr	r3, [r7, #16]
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	371c      	adds	r7, #28
 800a220:	46bd      	mov	sp, r7
 800a222:	bc80      	pop	{r7}
 800a224:	4770      	bx	lr
 800a226:	bf00      	nop
 800a228:	40021000 	.word	0x40021000
 800a22c:	007a1200 	.word	0x007a1200
 800a230:	08013a2c 	.word	0x08013a2c
 800a234:	08013a3c 	.word	0x08013a3c
 800a238:	003d0900 	.word	0x003d0900

0800a23c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a23c:	b480      	push	{r7}
 800a23e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a240:	4b02      	ldr	r3, [pc, #8]	@ (800a24c <HAL_RCC_GetHCLKFreq+0x10>)
 800a242:	681b      	ldr	r3, [r3, #0]
}
 800a244:	4618      	mov	r0, r3
 800a246:	46bd      	mov	sp, r7
 800a248:	bc80      	pop	{r7}
 800a24a:	4770      	bx	lr
 800a24c:	2000009c 	.word	0x2000009c

0800a250 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a254:	f7ff fff2 	bl	800a23c <HAL_RCC_GetHCLKFreq>
 800a258:	4602      	mov	r2, r0
 800a25a:	4b05      	ldr	r3, [pc, #20]	@ (800a270 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a25c:	685b      	ldr	r3, [r3, #4]
 800a25e:	0a1b      	lsrs	r3, r3, #8
 800a260:	f003 0307 	and.w	r3, r3, #7
 800a264:	4903      	ldr	r1, [pc, #12]	@ (800a274 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a266:	5ccb      	ldrb	r3, [r1, r3]
 800a268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a26c:	4618      	mov	r0, r3
 800a26e:	bd80      	pop	{r7, pc}
 800a270:	40021000 	.word	0x40021000
 800a274:	08013a24 	.word	0x08013a24

0800a278 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a27c:	f7ff ffde 	bl	800a23c <HAL_RCC_GetHCLKFreq>
 800a280:	4602      	mov	r2, r0
 800a282:	4b05      	ldr	r3, [pc, #20]	@ (800a298 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a284:	685b      	ldr	r3, [r3, #4]
 800a286:	0adb      	lsrs	r3, r3, #11
 800a288:	f003 0307 	and.w	r3, r3, #7
 800a28c:	4903      	ldr	r1, [pc, #12]	@ (800a29c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a28e:	5ccb      	ldrb	r3, [r1, r3]
 800a290:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a294:	4618      	mov	r0, r3
 800a296:	bd80      	pop	{r7, pc}
 800a298:	40021000 	.word	0x40021000
 800a29c:	08013a24 	.word	0x08013a24

0800a2a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b085      	sub	sp, #20
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800a2a8:	4b0a      	ldr	r3, [pc, #40]	@ (800a2d4 <RCC_Delay+0x34>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	4a0a      	ldr	r2, [pc, #40]	@ (800a2d8 <RCC_Delay+0x38>)
 800a2ae:	fba2 2303 	umull	r2, r3, r2, r3
 800a2b2:	0a5b      	lsrs	r3, r3, #9
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	fb02 f303 	mul.w	r3, r2, r3
 800a2ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800a2bc:	bf00      	nop
  }
  while (Delay --);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	1e5a      	subs	r2, r3, #1
 800a2c2:	60fa      	str	r2, [r7, #12]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d1f9      	bne.n	800a2bc <RCC_Delay+0x1c>
}
 800a2c8:	bf00      	nop
 800a2ca:	bf00      	nop
 800a2cc:	3714      	adds	r7, #20
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bc80      	pop	{r7}
 800a2d2:	4770      	bx	lr
 800a2d4:	2000009c 	.word	0x2000009c
 800a2d8:	10624dd3 	.word	0x10624dd3

0800a2dc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b086      	sub	sp, #24
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	613b      	str	r3, [r7, #16]
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f003 0301 	and.w	r3, r3, #1
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d07d      	beq.n	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a2fc:	4b4f      	ldr	r3, [pc, #316]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a2fe:	69db      	ldr	r3, [r3, #28]
 800a300:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a304:	2b00      	cmp	r3, #0
 800a306:	d10d      	bne.n	800a324 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a308:	4b4c      	ldr	r3, [pc, #304]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a30a:	69db      	ldr	r3, [r3, #28]
 800a30c:	4a4b      	ldr	r2, [pc, #300]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a30e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a312:	61d3      	str	r3, [r2, #28]
 800a314:	4b49      	ldr	r3, [pc, #292]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a316:	69db      	ldr	r3, [r3, #28]
 800a318:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a31c:	60bb      	str	r3, [r7, #8]
 800a31e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a320:	2301      	movs	r3, #1
 800a322:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a324:	4b46      	ldr	r3, [pc, #280]	@ (800a440 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d118      	bne.n	800a362 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a330:	4b43      	ldr	r3, [pc, #268]	@ (800a440 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4a42      	ldr	r2, [pc, #264]	@ (800a440 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a336:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a33a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a33c:	f7f9 fbde 	bl	8003afc <HAL_GetTick>
 800a340:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a342:	e008      	b.n	800a356 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a344:	f7f9 fbda 	bl	8003afc <HAL_GetTick>
 800a348:	4602      	mov	r2, r0
 800a34a:	693b      	ldr	r3, [r7, #16]
 800a34c:	1ad3      	subs	r3, r2, r3
 800a34e:	2b64      	cmp	r3, #100	@ 0x64
 800a350:	d901      	bls.n	800a356 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800a352:	2303      	movs	r3, #3
 800a354:	e06d      	b.n	800a432 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a356:	4b3a      	ldr	r3, [pc, #232]	@ (800a440 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d0f0      	beq.n	800a344 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a362:	4b36      	ldr	r3, [pc, #216]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a364:	6a1b      	ldr	r3, [r3, #32]
 800a366:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a36a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d02e      	beq.n	800a3d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a37a:	68fa      	ldr	r2, [r7, #12]
 800a37c:	429a      	cmp	r2, r3
 800a37e:	d027      	beq.n	800a3d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a380:	4b2e      	ldr	r3, [pc, #184]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a382:	6a1b      	ldr	r3, [r3, #32]
 800a384:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a388:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a38a:	4b2e      	ldr	r3, [pc, #184]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800a38c:	2201      	movs	r2, #1
 800a38e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a390:	4b2c      	ldr	r3, [pc, #176]	@ (800a444 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800a392:	2200      	movs	r2, #0
 800a394:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800a396:	4a29      	ldr	r2, [pc, #164]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	f003 0301 	and.w	r3, r3, #1
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d014      	beq.n	800a3d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a3a6:	f7f9 fba9 	bl	8003afc <HAL_GetTick>
 800a3aa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a3ac:	e00a      	b.n	800a3c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a3ae:	f7f9 fba5 	bl	8003afc <HAL_GetTick>
 800a3b2:	4602      	mov	r2, r0
 800a3b4:	693b      	ldr	r3, [r7, #16]
 800a3b6:	1ad3      	subs	r3, r2, r3
 800a3b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d901      	bls.n	800a3c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800a3c0:	2303      	movs	r3, #3
 800a3c2:	e036      	b.n	800a432 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a3c4:	4b1d      	ldr	r3, [pc, #116]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a3c6:	6a1b      	ldr	r3, [r3, #32]
 800a3c8:	f003 0302 	and.w	r3, r3, #2
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d0ee      	beq.n	800a3ae <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a3d0:	4b1a      	ldr	r3, [pc, #104]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a3d2:	6a1b      	ldr	r3, [r3, #32]
 800a3d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	4917      	ldr	r1, [pc, #92]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800a3e2:	7dfb      	ldrb	r3, [r7, #23]
 800a3e4:	2b01      	cmp	r3, #1
 800a3e6:	d105      	bne.n	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a3e8:	4b14      	ldr	r3, [pc, #80]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a3ea:	69db      	ldr	r3, [r3, #28]
 800a3ec:	4a13      	ldr	r2, [pc, #76]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a3ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3f2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f003 0302 	and.w	r3, r3, #2
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d008      	beq.n	800a412 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a400:	4b0e      	ldr	r3, [pc, #56]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	689b      	ldr	r3, [r3, #8]
 800a40c:	490b      	ldr	r1, [pc, #44]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a40e:	4313      	orrs	r3, r2
 800a410:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f003 0310 	and.w	r3, r3, #16
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d008      	beq.n	800a430 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a41e:	4b07      	ldr	r3, [pc, #28]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	695b      	ldr	r3, [r3, #20]
 800a42a:	4904      	ldr	r1, [pc, #16]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a42c:	4313      	orrs	r3, r2
 800a42e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800a430:	2300      	movs	r3, #0
}
 800a432:	4618      	mov	r0, r3
 800a434:	3718      	adds	r7, #24
 800a436:	46bd      	mov	sp, r7
 800a438:	bd80      	pop	{r7, pc}
 800a43a:	bf00      	nop
 800a43c:	40021000 	.word	0x40021000
 800a440:	40007000 	.word	0x40007000
 800a444:	42420440 	.word	0x42420440

0800a448 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b082      	sub	sp, #8
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d101      	bne.n	800a45a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a456:	2301      	movs	r3, #1
 800a458:	e076      	b.n	800a548 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d108      	bne.n	800a474 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	685b      	ldr	r3, [r3, #4]
 800a466:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a46a:	d009      	beq.n	800a480 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2200      	movs	r2, #0
 800a470:	61da      	str	r2, [r3, #28]
 800a472:	e005      	b.n	800a480 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2200      	movs	r2, #0
 800a478:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2200      	movs	r2, #0
 800a47e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	2200      	movs	r2, #0
 800a484:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a48c:	b2db      	uxtb	r3, r3
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d106      	bne.n	800a4a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2200      	movs	r2, #0
 800a496:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	f7fe f860 	bl	8008560 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2202      	movs	r2, #2
 800a4a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	681a      	ldr	r2, [r3, #0]
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a4b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	689b      	ldr	r3, [r3, #8]
 800a4c4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a4c8:	431a      	orrs	r2, r3
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	68db      	ldr	r3, [r3, #12]
 800a4ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a4d2:	431a      	orrs	r2, r3
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	691b      	ldr	r3, [r3, #16]
 800a4d8:	f003 0302 	and.w	r3, r3, #2
 800a4dc:	431a      	orrs	r2, r3
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	695b      	ldr	r3, [r3, #20]
 800a4e2:	f003 0301 	and.w	r3, r3, #1
 800a4e6:	431a      	orrs	r2, r3
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	699b      	ldr	r3, [r3, #24]
 800a4ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a4f0:	431a      	orrs	r2, r3
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	69db      	ldr	r3, [r3, #28]
 800a4f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a4fa:	431a      	orrs	r2, r3
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6a1b      	ldr	r3, [r3, #32]
 800a500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a504:	ea42 0103 	orr.w	r1, r2, r3
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a50c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	430a      	orrs	r2, r1
 800a516:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	699b      	ldr	r3, [r3, #24]
 800a51c:	0c1a      	lsrs	r2, r3, #16
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f002 0204 	and.w	r2, r2, #4
 800a526:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	69da      	ldr	r2, [r3, #28]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a536:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2200      	movs	r2, #0
 800a53c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2201      	movs	r2, #1
 800a542:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800a546:	2300      	movs	r3, #0
}
 800a548:	4618      	mov	r0, r3
 800a54a:	3708      	adds	r7, #8
 800a54c:	46bd      	mov	sp, r7
 800a54e:	bd80      	pop	{r7, pc}

0800a550 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b088      	sub	sp, #32
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	685b      	ldr	r3, [r3, #4]
 800a55e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a568:	69bb      	ldr	r3, [r7, #24]
 800a56a:	099b      	lsrs	r3, r3, #6
 800a56c:	f003 0301 	and.w	r3, r3, #1
 800a570:	2b00      	cmp	r3, #0
 800a572:	d10f      	bne.n	800a594 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a574:	69bb      	ldr	r3, [r7, #24]
 800a576:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d00a      	beq.n	800a594 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a57e:	69fb      	ldr	r3, [r7, #28]
 800a580:	099b      	lsrs	r3, r3, #6
 800a582:	f003 0301 	and.w	r3, r3, #1
 800a586:	2b00      	cmp	r3, #0
 800a588:	d004      	beq.n	800a594 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	4798      	blx	r3
    return;
 800a592:	e0be      	b.n	800a712 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a594:	69bb      	ldr	r3, [r7, #24]
 800a596:	085b      	lsrs	r3, r3, #1
 800a598:	f003 0301 	and.w	r3, r3, #1
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d00a      	beq.n	800a5b6 <HAL_SPI_IRQHandler+0x66>
 800a5a0:	69fb      	ldr	r3, [r7, #28]
 800a5a2:	09db      	lsrs	r3, r3, #7
 800a5a4:	f003 0301 	and.w	r3, r3, #1
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d004      	beq.n	800a5b6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5b0:	6878      	ldr	r0, [r7, #4]
 800a5b2:	4798      	blx	r3
    return;
 800a5b4:	e0ad      	b.n	800a712 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800a5b6:	69bb      	ldr	r3, [r7, #24]
 800a5b8:	095b      	lsrs	r3, r3, #5
 800a5ba:	f003 0301 	and.w	r3, r3, #1
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d106      	bne.n	800a5d0 <HAL_SPI_IRQHandler+0x80>
 800a5c2:	69bb      	ldr	r3, [r7, #24]
 800a5c4:	099b      	lsrs	r3, r3, #6
 800a5c6:	f003 0301 	and.w	r3, r3, #1
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	f000 80a1 	beq.w	800a712 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a5d0:	69fb      	ldr	r3, [r7, #28]
 800a5d2:	095b      	lsrs	r3, r3, #5
 800a5d4:	f003 0301 	and.w	r3, r3, #1
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	f000 809a 	beq.w	800a712 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a5de:	69bb      	ldr	r3, [r7, #24]
 800a5e0:	099b      	lsrs	r3, r3, #6
 800a5e2:	f003 0301 	and.w	r3, r3, #1
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d023      	beq.n	800a632 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a5f0:	b2db      	uxtb	r3, r3
 800a5f2:	2b03      	cmp	r3, #3
 800a5f4:	d011      	beq.n	800a61a <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5fa:	f043 0204 	orr.w	r2, r3, #4
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a602:	2300      	movs	r3, #0
 800a604:	617b      	str	r3, [r7, #20]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	68db      	ldr	r3, [r3, #12]
 800a60c:	617b      	str	r3, [r7, #20]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	689b      	ldr	r3, [r3, #8]
 800a614:	617b      	str	r3, [r7, #20]
 800a616:	697b      	ldr	r3, [r7, #20]
 800a618:	e00b      	b.n	800a632 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a61a:	2300      	movs	r3, #0
 800a61c:	613b      	str	r3, [r7, #16]
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	68db      	ldr	r3, [r3, #12]
 800a624:	613b      	str	r3, [r7, #16]
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	689b      	ldr	r3, [r3, #8]
 800a62c:	613b      	str	r3, [r7, #16]
 800a62e:	693b      	ldr	r3, [r7, #16]
        return;
 800a630:	e06f      	b.n	800a712 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a632:	69bb      	ldr	r3, [r7, #24]
 800a634:	095b      	lsrs	r3, r3, #5
 800a636:	f003 0301 	and.w	r3, r3, #1
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d014      	beq.n	800a668 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a642:	f043 0201 	orr.w	r2, r3, #1
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a64a:	2300      	movs	r3, #0
 800a64c:	60fb      	str	r3, [r7, #12]
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	689b      	ldr	r3, [r3, #8]
 800a654:	60fb      	str	r3, [r7, #12]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	681a      	ldr	r2, [r3, #0]
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a664:	601a      	str	r2, [r3, #0]
 800a666:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d04f      	beq.n	800a710 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	685a      	ldr	r2, [r3, #4]
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a67e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2201      	movs	r2, #1
 800a684:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a688:	69fb      	ldr	r3, [r7, #28]
 800a68a:	f003 0302 	and.w	r3, r3, #2
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d104      	bne.n	800a69c <HAL_SPI_IRQHandler+0x14c>
 800a692:	69fb      	ldr	r3, [r7, #28]
 800a694:	f003 0301 	and.w	r3, r3, #1
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d034      	beq.n	800a706 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	685a      	ldr	r2, [r3, #4]
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f022 0203 	bic.w	r2, r2, #3
 800a6aa:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d011      	beq.n	800a6d8 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6b8:	4a17      	ldr	r2, [pc, #92]	@ (800a718 <HAL_SPI_IRQHandler+0x1c8>)
 800a6ba:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	f7fe feff 	bl	80094c4 <HAL_DMA_Abort_IT>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d005      	beq.n	800a6d8 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d016      	beq.n	800a70e <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6e4:	4a0c      	ldr	r2, [pc, #48]	@ (800a718 <HAL_SPI_IRQHandler+0x1c8>)
 800a6e6:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f7fe fee9 	bl	80094c4 <HAL_DMA_Abort_IT>
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d00a      	beq.n	800a70e <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6fc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800a704:	e003      	b.n	800a70e <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f000 f808 	bl	800a71c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a70c:	e000      	b.n	800a710 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 800a70e:	bf00      	nop
    return;
 800a710:	bf00      	nop
  }
}
 800a712:	3720      	adds	r7, #32
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}
 800a718:	0800a72f 	.word	0x0800a72f

0800a71c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a71c:	b480      	push	{r7}
 800a71e:	b083      	sub	sp, #12
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a724:	bf00      	nop
 800a726:	370c      	adds	r7, #12
 800a728:	46bd      	mov	sp, r7
 800a72a:	bc80      	pop	{r7}
 800a72c:	4770      	bx	lr

0800a72e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a72e:	b580      	push	{r7, lr}
 800a730:	b084      	sub	sp, #16
 800a732:	af00      	add	r7, sp, #0
 800a734:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a73a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2200      	movs	r2, #0
 800a740:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2200      	movs	r2, #0
 800a746:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a748:	68f8      	ldr	r0, [r7, #12]
 800a74a:	f7ff ffe7 	bl	800a71c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a74e:	bf00      	nop
 800a750:	3710      	adds	r7, #16
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}

0800a756 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a756:	b580      	push	{r7, lr}
 800a758:	b082      	sub	sp, #8
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d101      	bne.n	800a768 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a764:	2301      	movs	r3, #1
 800a766:	e041      	b.n	800a7ec <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a76e:	b2db      	uxtb	r3, r3
 800a770:	2b00      	cmp	r3, #0
 800a772:	d106      	bne.n	800a782 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2200      	movs	r2, #0
 800a778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f7fd ff43 	bl	8008608 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2202      	movs	r2, #2
 800a786:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681a      	ldr	r2, [r3, #0]
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	3304      	adds	r3, #4
 800a792:	4619      	mov	r1, r3
 800a794:	4610      	mov	r0, r2
 800a796:	f000 ffaf 	bl	800b6f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2201      	movs	r2, #1
 800a79e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2201      	movs	r2, #1
 800a7a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2201      	movs	r2, #1
 800a7ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2201      	movs	r2, #1
 800a7b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2201      	movs	r2, #1
 800a7be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2201      	movs	r2, #1
 800a7ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2201      	movs	r2, #1
 800a7d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2201      	movs	r2, #1
 800a7de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2201      	movs	r2, #1
 800a7e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a7ea:	2300      	movs	r3, #0
}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	3708      	adds	r7, #8
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd80      	pop	{r7, pc}

0800a7f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b085      	sub	sp, #20
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a802:	b2db      	uxtb	r3, r3
 800a804:	2b01      	cmp	r3, #1
 800a806:	d001      	beq.n	800a80c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a808:	2301      	movs	r3, #1
 800a80a:	e044      	b.n	800a896 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2202      	movs	r2, #2
 800a810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	68da      	ldr	r2, [r3, #12]
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f042 0201 	orr.w	r2, r2, #1
 800a822:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	4a1d      	ldr	r2, [pc, #116]	@ (800a8a0 <HAL_TIM_Base_Start_IT+0xac>)
 800a82a:	4293      	cmp	r3, r2
 800a82c:	d018      	beq.n	800a860 <HAL_TIM_Base_Start_IT+0x6c>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	4a1c      	ldr	r2, [pc, #112]	@ (800a8a4 <HAL_TIM_Base_Start_IT+0xb0>)
 800a834:	4293      	cmp	r3, r2
 800a836:	d013      	beq.n	800a860 <HAL_TIM_Base_Start_IT+0x6c>
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a840:	d00e      	beq.n	800a860 <HAL_TIM_Base_Start_IT+0x6c>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	4a18      	ldr	r2, [pc, #96]	@ (800a8a8 <HAL_TIM_Base_Start_IT+0xb4>)
 800a848:	4293      	cmp	r3, r2
 800a84a:	d009      	beq.n	800a860 <HAL_TIM_Base_Start_IT+0x6c>
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	4a16      	ldr	r2, [pc, #88]	@ (800a8ac <HAL_TIM_Base_Start_IT+0xb8>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d004      	beq.n	800a860 <HAL_TIM_Base_Start_IT+0x6c>
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	4a15      	ldr	r2, [pc, #84]	@ (800a8b0 <HAL_TIM_Base_Start_IT+0xbc>)
 800a85c:	4293      	cmp	r3, r2
 800a85e:	d111      	bne.n	800a884 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	689b      	ldr	r3, [r3, #8]
 800a866:	f003 0307 	and.w	r3, r3, #7
 800a86a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	2b06      	cmp	r3, #6
 800a870:	d010      	beq.n	800a894 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	681a      	ldr	r2, [r3, #0]
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	f042 0201 	orr.w	r2, r2, #1
 800a880:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a882:	e007      	b.n	800a894 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	681a      	ldr	r2, [r3, #0]
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f042 0201 	orr.w	r2, r2, #1
 800a892:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a894:	2300      	movs	r3, #0
}
 800a896:	4618      	mov	r0, r3
 800a898:	3714      	adds	r7, #20
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bc80      	pop	{r7}
 800a89e:	4770      	bx	lr
 800a8a0:	40012c00 	.word	0x40012c00
 800a8a4:	40013400 	.word	0x40013400
 800a8a8:	40000400 	.word	0x40000400
 800a8ac:	40000800 	.word	0x40000800
 800a8b0:	40000c00 	.word	0x40000c00

0800a8b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b082      	sub	sp, #8
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d101      	bne.n	800a8c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	e041      	b.n	800a94a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a8cc:	b2db      	uxtb	r3, r3
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d106      	bne.n	800a8e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a8da:	6878      	ldr	r0, [r7, #4]
 800a8dc:	f7fd ff60 	bl	80087a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2202      	movs	r2, #2
 800a8e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681a      	ldr	r2, [r3, #0]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	3304      	adds	r3, #4
 800a8f0:	4619      	mov	r1, r3
 800a8f2:	4610      	mov	r0, r2
 800a8f4:	f000 ff00 	bl	800b6f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2201      	movs	r2, #1
 800a8fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2201      	movs	r2, #1
 800a904:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2201      	movs	r2, #1
 800a90c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2201      	movs	r2, #1
 800a914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2201      	movs	r2, #1
 800a91c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2201      	movs	r2, #1
 800a924:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2201      	movs	r2, #1
 800a92c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2201      	movs	r2, #1
 800a934:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2201      	movs	r2, #1
 800a93c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2201      	movs	r2, #1
 800a944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a948:	2300      	movs	r3, #0
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3708      	adds	r7, #8
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}
	...

0800a954 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d109      	bne.n	800a978 <HAL_TIM_PWM_Start+0x24>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a96a:	b2db      	uxtb	r3, r3
 800a96c:	2b01      	cmp	r3, #1
 800a96e:	bf14      	ite	ne
 800a970:	2301      	movne	r3, #1
 800a972:	2300      	moveq	r3, #0
 800a974:	b2db      	uxtb	r3, r3
 800a976:	e022      	b.n	800a9be <HAL_TIM_PWM_Start+0x6a>
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	2b04      	cmp	r3, #4
 800a97c:	d109      	bne.n	800a992 <HAL_TIM_PWM_Start+0x3e>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a984:	b2db      	uxtb	r3, r3
 800a986:	2b01      	cmp	r3, #1
 800a988:	bf14      	ite	ne
 800a98a:	2301      	movne	r3, #1
 800a98c:	2300      	moveq	r3, #0
 800a98e:	b2db      	uxtb	r3, r3
 800a990:	e015      	b.n	800a9be <HAL_TIM_PWM_Start+0x6a>
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	2b08      	cmp	r3, #8
 800a996:	d109      	bne.n	800a9ac <HAL_TIM_PWM_Start+0x58>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a99e:	b2db      	uxtb	r3, r3
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	bf14      	ite	ne
 800a9a4:	2301      	movne	r3, #1
 800a9a6:	2300      	moveq	r3, #0
 800a9a8:	b2db      	uxtb	r3, r3
 800a9aa:	e008      	b.n	800a9be <HAL_TIM_PWM_Start+0x6a>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9b2:	b2db      	uxtb	r3, r3
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	bf14      	ite	ne
 800a9b8:	2301      	movne	r3, #1
 800a9ba:	2300      	moveq	r3, #0
 800a9bc:	b2db      	uxtb	r3, r3
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d001      	beq.n	800a9c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	e072      	b.n	800aaac <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d104      	bne.n	800a9d6 <HAL_TIM_PWM_Start+0x82>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2202      	movs	r2, #2
 800a9d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a9d4:	e013      	b.n	800a9fe <HAL_TIM_PWM_Start+0xaa>
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	2b04      	cmp	r3, #4
 800a9da:	d104      	bne.n	800a9e6 <HAL_TIM_PWM_Start+0x92>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2202      	movs	r2, #2
 800a9e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a9e4:	e00b      	b.n	800a9fe <HAL_TIM_PWM_Start+0xaa>
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	2b08      	cmp	r3, #8
 800a9ea:	d104      	bne.n	800a9f6 <HAL_TIM_PWM_Start+0xa2>
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2202      	movs	r2, #2
 800a9f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a9f4:	e003      	b.n	800a9fe <HAL_TIM_PWM_Start+0xaa>
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2202      	movs	r2, #2
 800a9fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	2201      	movs	r2, #1
 800aa04:	6839      	ldr	r1, [r7, #0]
 800aa06:	4618      	mov	r0, r3
 800aa08:	f001 fa57 	bl	800beba <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	4a28      	ldr	r2, [pc, #160]	@ (800aab4 <HAL_TIM_PWM_Start+0x160>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d004      	beq.n	800aa20 <HAL_TIM_PWM_Start+0xcc>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	4a27      	ldr	r2, [pc, #156]	@ (800aab8 <HAL_TIM_PWM_Start+0x164>)
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	d101      	bne.n	800aa24 <HAL_TIM_PWM_Start+0xd0>
 800aa20:	2301      	movs	r3, #1
 800aa22:	e000      	b.n	800aa26 <HAL_TIM_PWM_Start+0xd2>
 800aa24:	2300      	movs	r3, #0
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d007      	beq.n	800aa3a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aa38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	4a1d      	ldr	r2, [pc, #116]	@ (800aab4 <HAL_TIM_PWM_Start+0x160>)
 800aa40:	4293      	cmp	r3, r2
 800aa42:	d018      	beq.n	800aa76 <HAL_TIM_PWM_Start+0x122>
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	4a1b      	ldr	r2, [pc, #108]	@ (800aab8 <HAL_TIM_PWM_Start+0x164>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d013      	beq.n	800aa76 <HAL_TIM_PWM_Start+0x122>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa56:	d00e      	beq.n	800aa76 <HAL_TIM_PWM_Start+0x122>
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4a17      	ldr	r2, [pc, #92]	@ (800aabc <HAL_TIM_PWM_Start+0x168>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d009      	beq.n	800aa76 <HAL_TIM_PWM_Start+0x122>
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	4a16      	ldr	r2, [pc, #88]	@ (800aac0 <HAL_TIM_PWM_Start+0x16c>)
 800aa68:	4293      	cmp	r3, r2
 800aa6a:	d004      	beq.n	800aa76 <HAL_TIM_PWM_Start+0x122>
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	4a14      	ldr	r2, [pc, #80]	@ (800aac4 <HAL_TIM_PWM_Start+0x170>)
 800aa72:	4293      	cmp	r3, r2
 800aa74:	d111      	bne.n	800aa9a <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	689b      	ldr	r3, [r3, #8]
 800aa7c:	f003 0307 	and.w	r3, r3, #7
 800aa80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	2b06      	cmp	r3, #6
 800aa86:	d010      	beq.n	800aaaa <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	681a      	ldr	r2, [r3, #0]
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f042 0201 	orr.w	r2, r2, #1
 800aa96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa98:	e007      	b.n	800aaaa <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	681a      	ldr	r2, [r3, #0]
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	f042 0201 	orr.w	r2, r2, #1
 800aaa8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800aaaa:	2300      	movs	r3, #0
}
 800aaac:	4618      	mov	r0, r3
 800aaae:	3710      	adds	r7, #16
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}
 800aab4:	40012c00 	.word	0x40012c00
 800aab8:	40013400 	.word	0x40013400
 800aabc:	40000400 	.word	0x40000400
 800aac0:	40000800 	.word	0x40000800
 800aac4:	40000c00 	.word	0x40000c00

0800aac8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b082      	sub	sp, #8
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d101      	bne.n	800aada <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800aad6:	2301      	movs	r3, #1
 800aad8:	e041      	b.n	800ab5e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aae0:	b2db      	uxtb	r3, r3
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d106      	bne.n	800aaf4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	2200      	movs	r2, #0
 800aaea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f000 f839 	bl	800ab66 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2202      	movs	r2, #2
 800aaf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681a      	ldr	r2, [r3, #0]
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	3304      	adds	r3, #4
 800ab04:	4619      	mov	r1, r3
 800ab06:	4610      	mov	r0, r2
 800ab08:	f000 fdf6 	bl	800b6f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2201      	movs	r2, #1
 800ab10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2201      	movs	r2, #1
 800ab18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2201      	movs	r2, #1
 800ab20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2201      	movs	r2, #1
 800ab28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2201      	movs	r2, #1
 800ab38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2201      	movs	r2, #1
 800ab40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	2201      	movs	r2, #1
 800ab48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2201      	movs	r2, #1
 800ab50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2201      	movs	r2, #1
 800ab58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ab5c:	2300      	movs	r3, #0
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3708      	adds	r7, #8
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}

0800ab66 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800ab66:	b480      	push	{r7}
 800ab68:	b083      	sub	sp, #12
 800ab6a:	af00      	add	r7, sp, #0
 800ab6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800ab6e:	bf00      	nop
 800ab70:	370c      	adds	r7, #12
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bc80      	pop	{r7}
 800ab76:	4770      	bx	lr

0800ab78 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b084      	sub	sp, #16
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ab82:	2300      	movs	r3, #0
 800ab84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d104      	bne.n	800ab96 <HAL_TIM_IC_Start_IT+0x1e>
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ab92:	b2db      	uxtb	r3, r3
 800ab94:	e013      	b.n	800abbe <HAL_TIM_IC_Start_IT+0x46>
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	2b04      	cmp	r3, #4
 800ab9a:	d104      	bne.n	800aba6 <HAL_TIM_IC_Start_IT+0x2e>
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800aba2:	b2db      	uxtb	r3, r3
 800aba4:	e00b      	b.n	800abbe <HAL_TIM_IC_Start_IT+0x46>
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	2b08      	cmp	r3, #8
 800abaa:	d104      	bne.n	800abb6 <HAL_TIM_IC_Start_IT+0x3e>
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800abb2:	b2db      	uxtb	r3, r3
 800abb4:	e003      	b.n	800abbe <HAL_TIM_IC_Start_IT+0x46>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abbc:	b2db      	uxtb	r3, r3
 800abbe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d104      	bne.n	800abd0 <HAL_TIM_IC_Start_IT+0x58>
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800abcc:	b2db      	uxtb	r3, r3
 800abce:	e013      	b.n	800abf8 <HAL_TIM_IC_Start_IT+0x80>
 800abd0:	683b      	ldr	r3, [r7, #0]
 800abd2:	2b04      	cmp	r3, #4
 800abd4:	d104      	bne.n	800abe0 <HAL_TIM_IC_Start_IT+0x68>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800abdc:	b2db      	uxtb	r3, r3
 800abde:	e00b      	b.n	800abf8 <HAL_TIM_IC_Start_IT+0x80>
 800abe0:	683b      	ldr	r3, [r7, #0]
 800abe2:	2b08      	cmp	r3, #8
 800abe4:	d104      	bne.n	800abf0 <HAL_TIM_IC_Start_IT+0x78>
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800abec:	b2db      	uxtb	r3, r3
 800abee:	e003      	b.n	800abf8 <HAL_TIM_IC_Start_IT+0x80>
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800abf6:	b2db      	uxtb	r3, r3
 800abf8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800abfa:	7bbb      	ldrb	r3, [r7, #14]
 800abfc:	2b01      	cmp	r3, #1
 800abfe:	d102      	bne.n	800ac06 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800ac00:	7b7b      	ldrb	r3, [r7, #13]
 800ac02:	2b01      	cmp	r3, #1
 800ac04:	d001      	beq.n	800ac0a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800ac06:	2301      	movs	r3, #1
 800ac08:	e0c2      	b.n	800ad90 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d104      	bne.n	800ac1a <HAL_TIM_IC_Start_IT+0xa2>
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2202      	movs	r2, #2
 800ac14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ac18:	e013      	b.n	800ac42 <HAL_TIM_IC_Start_IT+0xca>
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	2b04      	cmp	r3, #4
 800ac1e:	d104      	bne.n	800ac2a <HAL_TIM_IC_Start_IT+0xb2>
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2202      	movs	r2, #2
 800ac24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ac28:	e00b      	b.n	800ac42 <HAL_TIM_IC_Start_IT+0xca>
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	2b08      	cmp	r3, #8
 800ac2e:	d104      	bne.n	800ac3a <HAL_TIM_IC_Start_IT+0xc2>
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2202      	movs	r2, #2
 800ac34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ac38:	e003      	b.n	800ac42 <HAL_TIM_IC_Start_IT+0xca>
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	2202      	movs	r2, #2
 800ac3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d104      	bne.n	800ac52 <HAL_TIM_IC_Start_IT+0xda>
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2202      	movs	r2, #2
 800ac4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ac50:	e013      	b.n	800ac7a <HAL_TIM_IC_Start_IT+0x102>
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	2b04      	cmp	r3, #4
 800ac56:	d104      	bne.n	800ac62 <HAL_TIM_IC_Start_IT+0xea>
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2202      	movs	r2, #2
 800ac5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ac60:	e00b      	b.n	800ac7a <HAL_TIM_IC_Start_IT+0x102>
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	2b08      	cmp	r3, #8
 800ac66:	d104      	bne.n	800ac72 <HAL_TIM_IC_Start_IT+0xfa>
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2202      	movs	r2, #2
 800ac6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ac70:	e003      	b.n	800ac7a <HAL_TIM_IC_Start_IT+0x102>
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2202      	movs	r2, #2
 800ac76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	2b0c      	cmp	r3, #12
 800ac7e:	d841      	bhi.n	800ad04 <HAL_TIM_IC_Start_IT+0x18c>
 800ac80:	a201      	add	r2, pc, #4	@ (adr r2, 800ac88 <HAL_TIM_IC_Start_IT+0x110>)
 800ac82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac86:	bf00      	nop
 800ac88:	0800acbd 	.word	0x0800acbd
 800ac8c:	0800ad05 	.word	0x0800ad05
 800ac90:	0800ad05 	.word	0x0800ad05
 800ac94:	0800ad05 	.word	0x0800ad05
 800ac98:	0800accf 	.word	0x0800accf
 800ac9c:	0800ad05 	.word	0x0800ad05
 800aca0:	0800ad05 	.word	0x0800ad05
 800aca4:	0800ad05 	.word	0x0800ad05
 800aca8:	0800ace1 	.word	0x0800ace1
 800acac:	0800ad05 	.word	0x0800ad05
 800acb0:	0800ad05 	.word	0x0800ad05
 800acb4:	0800ad05 	.word	0x0800ad05
 800acb8:	0800acf3 	.word	0x0800acf3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	68da      	ldr	r2, [r3, #12]
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	f042 0202 	orr.w	r2, r2, #2
 800acca:	60da      	str	r2, [r3, #12]
      break;
 800accc:	e01d      	b.n	800ad0a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	68da      	ldr	r2, [r3, #12]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f042 0204 	orr.w	r2, r2, #4
 800acdc:	60da      	str	r2, [r3, #12]
      break;
 800acde:	e014      	b.n	800ad0a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	68da      	ldr	r2, [r3, #12]
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f042 0208 	orr.w	r2, r2, #8
 800acee:	60da      	str	r2, [r3, #12]
      break;
 800acf0:	e00b      	b.n	800ad0a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	68da      	ldr	r2, [r3, #12]
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f042 0210 	orr.w	r2, r2, #16
 800ad00:	60da      	str	r2, [r3, #12]
      break;
 800ad02:	e002      	b.n	800ad0a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800ad04:	2301      	movs	r3, #1
 800ad06:	73fb      	strb	r3, [r7, #15]
      break;
 800ad08:	bf00      	nop
  }

  if (status == HAL_OK)
 800ad0a:	7bfb      	ldrb	r3, [r7, #15]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d13e      	bne.n	800ad8e <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	2201      	movs	r2, #1
 800ad16:	6839      	ldr	r1, [r7, #0]
 800ad18:	4618      	mov	r0, r3
 800ad1a:	f001 f8ce 	bl	800beba <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	4a1d      	ldr	r2, [pc, #116]	@ (800ad98 <HAL_TIM_IC_Start_IT+0x220>)
 800ad24:	4293      	cmp	r3, r2
 800ad26:	d018      	beq.n	800ad5a <HAL_TIM_IC_Start_IT+0x1e2>
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	4a1b      	ldr	r2, [pc, #108]	@ (800ad9c <HAL_TIM_IC_Start_IT+0x224>)
 800ad2e:	4293      	cmp	r3, r2
 800ad30:	d013      	beq.n	800ad5a <HAL_TIM_IC_Start_IT+0x1e2>
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad3a:	d00e      	beq.n	800ad5a <HAL_TIM_IC_Start_IT+0x1e2>
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	4a17      	ldr	r2, [pc, #92]	@ (800ada0 <HAL_TIM_IC_Start_IT+0x228>)
 800ad42:	4293      	cmp	r3, r2
 800ad44:	d009      	beq.n	800ad5a <HAL_TIM_IC_Start_IT+0x1e2>
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	4a16      	ldr	r2, [pc, #88]	@ (800ada4 <HAL_TIM_IC_Start_IT+0x22c>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d004      	beq.n	800ad5a <HAL_TIM_IC_Start_IT+0x1e2>
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	4a14      	ldr	r2, [pc, #80]	@ (800ada8 <HAL_TIM_IC_Start_IT+0x230>)
 800ad56:	4293      	cmp	r3, r2
 800ad58:	d111      	bne.n	800ad7e <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	689b      	ldr	r3, [r3, #8]
 800ad60:	f003 0307 	and.w	r3, r3, #7
 800ad64:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	2b06      	cmp	r3, #6
 800ad6a:	d010      	beq.n	800ad8e <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	681a      	ldr	r2, [r3, #0]
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f042 0201 	orr.w	r2, r2, #1
 800ad7a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad7c:	e007      	b.n	800ad8e <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	681a      	ldr	r2, [r3, #0]
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f042 0201 	orr.w	r2, r2, #1
 800ad8c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800ad8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad90:	4618      	mov	r0, r3
 800ad92:	3710      	adds	r7, #16
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}
 800ad98:	40012c00 	.word	0x40012c00
 800ad9c:	40013400 	.word	0x40013400
 800ada0:	40000400 	.word	0x40000400
 800ada4:	40000800 	.word	0x40000800
 800ada8:	40000c00 	.word	0x40000c00

0800adac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b086      	sub	sp, #24
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
 800adb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d101      	bne.n	800adc0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800adbc:	2301      	movs	r3, #1
 800adbe:	e093      	b.n	800aee8 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800adc6:	b2db      	uxtb	r3, r3
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d106      	bne.n	800adda <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	2200      	movs	r2, #0
 800add0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f7fd fc77 	bl	80086c8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	2202      	movs	r2, #2
 800adde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	689b      	ldr	r3, [r3, #8]
 800ade8:	687a      	ldr	r2, [r7, #4]
 800adea:	6812      	ldr	r2, [r2, #0]
 800adec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800adf0:	f023 0307 	bic.w	r3, r3, #7
 800adf4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681a      	ldr	r2, [r3, #0]
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	3304      	adds	r3, #4
 800adfe:	4619      	mov	r1, r3
 800ae00:	4610      	mov	r0, r2
 800ae02:	f000 fc79 	bl	800b6f8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	689b      	ldr	r3, [r3, #8]
 800ae0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	699b      	ldr	r3, [r3, #24]
 800ae14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	6a1b      	ldr	r3, [r3, #32]
 800ae1c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	697a      	ldr	r2, [r7, #20]
 800ae24:	4313      	orrs	r3, r2
 800ae26:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ae2e:	f023 0303 	bic.w	r3, r3, #3
 800ae32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	689a      	ldr	r2, [r3, #8]
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	699b      	ldr	r3, [r3, #24]
 800ae3c:	021b      	lsls	r3, r3, #8
 800ae3e:	4313      	orrs	r3, r2
 800ae40:	693a      	ldr	r2, [r7, #16]
 800ae42:	4313      	orrs	r3, r2
 800ae44:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ae46:	693b      	ldr	r3, [r7, #16]
 800ae48:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800ae4c:	f023 030c 	bic.w	r3, r3, #12
 800ae50:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ae52:	693b      	ldr	r3, [r7, #16]
 800ae54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ae58:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ae5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	68da      	ldr	r2, [r3, #12]
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	69db      	ldr	r3, [r3, #28]
 800ae66:	021b      	lsls	r3, r3, #8
 800ae68:	4313      	orrs	r3, r2
 800ae6a:	693a      	ldr	r2, [r7, #16]
 800ae6c:	4313      	orrs	r3, r2
 800ae6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	691b      	ldr	r3, [r3, #16]
 800ae74:	011a      	lsls	r2, r3, #4
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	6a1b      	ldr	r3, [r3, #32]
 800ae7a:	031b      	lsls	r3, r3, #12
 800ae7c:	4313      	orrs	r3, r2
 800ae7e:	693a      	ldr	r2, [r7, #16]
 800ae80:	4313      	orrs	r3, r2
 800ae82:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800ae8a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	685a      	ldr	r2, [r3, #4]
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	695b      	ldr	r3, [r3, #20]
 800ae94:	011b      	lsls	r3, r3, #4
 800ae96:	4313      	orrs	r3, r2
 800ae98:	68fa      	ldr	r2, [r7, #12]
 800ae9a:	4313      	orrs	r3, r2
 800ae9c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	697a      	ldr	r2, [r7, #20]
 800aea4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	693a      	ldr	r2, [r7, #16]
 800aeac:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	68fa      	ldr	r2, [r7, #12]
 800aeb4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2201      	movs	r2, #1
 800aeba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2201      	movs	r2, #1
 800aec2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2201      	movs	r2, #1
 800aeca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2201      	movs	r2, #1
 800aed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2201      	movs	r2, #1
 800aeda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2201      	movs	r2, #1
 800aee2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aee6:	2300      	movs	r3, #0
}
 800aee8:	4618      	mov	r0, r3
 800aeea:	3718      	adds	r7, #24
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bd80      	pop	{r7, pc}

0800aef0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b084      	sub	sp, #16
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
 800aef8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800af00:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800af08:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800af10:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800af18:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d110      	bne.n	800af42 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800af20:	7bfb      	ldrb	r3, [r7, #15]
 800af22:	2b01      	cmp	r3, #1
 800af24:	d102      	bne.n	800af2c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800af26:	7b7b      	ldrb	r3, [r7, #13]
 800af28:	2b01      	cmp	r3, #1
 800af2a:	d001      	beq.n	800af30 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800af2c:	2301      	movs	r3, #1
 800af2e:	e069      	b.n	800b004 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	2202      	movs	r2, #2
 800af34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	2202      	movs	r2, #2
 800af3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800af40:	e031      	b.n	800afa6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	2b04      	cmp	r3, #4
 800af46:	d110      	bne.n	800af6a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800af48:	7bbb      	ldrb	r3, [r7, #14]
 800af4a:	2b01      	cmp	r3, #1
 800af4c:	d102      	bne.n	800af54 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800af4e:	7b3b      	ldrb	r3, [r7, #12]
 800af50:	2b01      	cmp	r3, #1
 800af52:	d001      	beq.n	800af58 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800af54:	2301      	movs	r3, #1
 800af56:	e055      	b.n	800b004 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2202      	movs	r2, #2
 800af5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2202      	movs	r2, #2
 800af64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800af68:	e01d      	b.n	800afa6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800af6a:	7bfb      	ldrb	r3, [r7, #15]
 800af6c:	2b01      	cmp	r3, #1
 800af6e:	d108      	bne.n	800af82 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800af70:	7bbb      	ldrb	r3, [r7, #14]
 800af72:	2b01      	cmp	r3, #1
 800af74:	d105      	bne.n	800af82 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800af76:	7b7b      	ldrb	r3, [r7, #13]
 800af78:	2b01      	cmp	r3, #1
 800af7a:	d102      	bne.n	800af82 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800af7c:	7b3b      	ldrb	r3, [r7, #12]
 800af7e:	2b01      	cmp	r3, #1
 800af80:	d001      	beq.n	800af86 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800af82:	2301      	movs	r3, #1
 800af84:	e03e      	b.n	800b004 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	2202      	movs	r2, #2
 800af8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2202      	movs	r2, #2
 800af92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2202      	movs	r2, #2
 800af9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	2202      	movs	r2, #2
 800afa2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d003      	beq.n	800afb4 <HAL_TIM_Encoder_Start+0xc4>
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	2b04      	cmp	r3, #4
 800afb0:	d008      	beq.n	800afc4 <HAL_TIM_Encoder_Start+0xd4>
 800afb2:	e00f      	b.n	800afd4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	2201      	movs	r2, #1
 800afba:	2100      	movs	r1, #0
 800afbc:	4618      	mov	r0, r3
 800afbe:	f000 ff7c 	bl	800beba <TIM_CCxChannelCmd>
      break;
 800afc2:	e016      	b.n	800aff2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	2201      	movs	r2, #1
 800afca:	2104      	movs	r1, #4
 800afcc:	4618      	mov	r0, r3
 800afce:	f000 ff74 	bl	800beba <TIM_CCxChannelCmd>
      break;
 800afd2:	e00e      	b.n	800aff2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	2201      	movs	r2, #1
 800afda:	2100      	movs	r1, #0
 800afdc:	4618      	mov	r0, r3
 800afde:	f000 ff6c 	bl	800beba <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	2201      	movs	r2, #1
 800afe8:	2104      	movs	r1, #4
 800afea:	4618      	mov	r0, r3
 800afec:	f000 ff65 	bl	800beba <TIM_CCxChannelCmd>
      break;
 800aff0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	681a      	ldr	r2, [r3, #0]
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	f042 0201 	orr.w	r2, r2, #1
 800b000:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b002:	2300      	movs	r3, #0
}
 800b004:	4618      	mov	r0, r3
 800b006:	3710      	adds	r7, #16
 800b008:	46bd      	mov	sp, r7
 800b00a:	bd80      	pop	{r7, pc}

0800b00c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b084      	sub	sp, #16
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	68db      	ldr	r3, [r3, #12]
 800b01a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	691b      	ldr	r3, [r3, #16]
 800b022:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	f003 0302 	and.w	r3, r3, #2
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d020      	beq.n	800b070 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	f003 0302 	and.w	r3, r3, #2
 800b034:	2b00      	cmp	r3, #0
 800b036:	d01b      	beq.n	800b070 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	f06f 0202 	mvn.w	r2, #2
 800b040:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	2201      	movs	r2, #1
 800b046:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	699b      	ldr	r3, [r3, #24]
 800b04e:	f003 0303 	and.w	r3, r3, #3
 800b052:	2b00      	cmp	r3, #0
 800b054:	d003      	beq.n	800b05e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f7fd fe1a 	bl	8008c90 <HAL_TIM_IC_CaptureCallback>
 800b05c:	e005      	b.n	800b06a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f000 fb2e 	bl	800b6c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f000 fb34 	bl	800b6d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2200      	movs	r2, #0
 800b06e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	f003 0304 	and.w	r3, r3, #4
 800b076:	2b00      	cmp	r3, #0
 800b078:	d020      	beq.n	800b0bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	f003 0304 	and.w	r3, r3, #4
 800b080:	2b00      	cmp	r3, #0
 800b082:	d01b      	beq.n	800b0bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	f06f 0204 	mvn.w	r2, #4
 800b08c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	2202      	movs	r2, #2
 800b092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	699b      	ldr	r3, [r3, #24]
 800b09a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d003      	beq.n	800b0aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f7fd fdf4 	bl	8008c90 <HAL_TIM_IC_CaptureCallback>
 800b0a8:	e005      	b.n	800b0b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f000 fb08 	bl	800b6c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f000 fb0e 	bl	800b6d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	f003 0308 	and.w	r3, r3, #8
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d020      	beq.n	800b108 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	f003 0308 	and.w	r3, r3, #8
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d01b      	beq.n	800b108 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f06f 0208 	mvn.w	r2, #8
 800b0d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2204      	movs	r2, #4
 800b0de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	69db      	ldr	r3, [r3, #28]
 800b0e6:	f003 0303 	and.w	r3, r3, #3
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d003      	beq.n	800b0f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f7fd fdce 	bl	8008c90 <HAL_TIM_IC_CaptureCallback>
 800b0f4:	e005      	b.n	800b102 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f000 fae2 	bl	800b6c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0fc:	6878      	ldr	r0, [r7, #4]
 800b0fe:	f000 fae8 	bl	800b6d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2200      	movs	r2, #0
 800b106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	f003 0310 	and.w	r3, r3, #16
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d020      	beq.n	800b154 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	f003 0310 	and.w	r3, r3, #16
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d01b      	beq.n	800b154 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f06f 0210 	mvn.w	r2, #16
 800b124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2208      	movs	r2, #8
 800b12a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	69db      	ldr	r3, [r3, #28]
 800b132:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b136:	2b00      	cmp	r3, #0
 800b138:	d003      	beq.n	800b142 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f7fd fda8 	bl	8008c90 <HAL_TIM_IC_CaptureCallback>
 800b140:	e005      	b.n	800b14e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f000 fabc 	bl	800b6c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f000 fac2 	bl	800b6d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2200      	movs	r2, #0
 800b152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	f003 0301 	and.w	r3, r3, #1
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d00c      	beq.n	800b178 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	f003 0301 	and.w	r3, r3, #1
 800b164:	2b00      	cmp	r3, #0
 800b166:	d007      	beq.n	800b178 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	f06f 0201 	mvn.w	r2, #1
 800b170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b172:	6878      	ldr	r0, [r7, #4]
 800b174:	f7fd fd50 	bl	8008c18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d00c      	beq.n	800b19c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d007      	beq.n	800b19c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800b194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f000 ff7a 	bl	800c090 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d00c      	beq.n	800b1c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d007      	beq.n	800b1c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b1b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b1ba:	6878      	ldr	r0, [r7, #4]
 800b1bc:	f000 fa92 	bl	800b6e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	f003 0320 	and.w	r3, r3, #32
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d00c      	beq.n	800b1e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	f003 0320 	and.w	r3, r3, #32
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d007      	beq.n	800b1e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f06f 0220 	mvn.w	r2, #32
 800b1dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b1de:	6878      	ldr	r0, [r7, #4]
 800b1e0:	f000 ff4d 	bl	800c07e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b1e4:	bf00      	nop
 800b1e6:	3710      	adds	r7, #16
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}

0800b1ec <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b086      	sub	sp, #24
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	60f8      	str	r0, [r7, #12]
 800b1f4:	60b9      	str	r1, [r7, #8]
 800b1f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b202:	2b01      	cmp	r3, #1
 800b204:	d101      	bne.n	800b20a <HAL_TIM_IC_ConfigChannel+0x1e>
 800b206:	2302      	movs	r3, #2
 800b208:	e088      	b.n	800b31c <HAL_TIM_IC_ConfigChannel+0x130>
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	2201      	movs	r2, #1
 800b20e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d11b      	bne.n	800b250 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800b228:	f000 fc98 	bl	800bb5c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	699a      	ldr	r2, [r3, #24]
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f022 020c 	bic.w	r2, r2, #12
 800b23a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	6999      	ldr	r1, [r3, #24]
 800b242:	68bb      	ldr	r3, [r7, #8]
 800b244:	689a      	ldr	r2, [r3, #8]
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	430a      	orrs	r2, r1
 800b24c:	619a      	str	r2, [r3, #24]
 800b24e:	e060      	b.n	800b312 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2b04      	cmp	r3, #4
 800b254:	d11c      	bne.n	800b290 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800b266:	f000 fd0d 	bl	800bc84 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	699a      	ldr	r2, [r3, #24]
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800b278:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	6999      	ldr	r1, [r3, #24]
 800b280:	68bb      	ldr	r3, [r7, #8]
 800b282:	689b      	ldr	r3, [r3, #8]
 800b284:	021a      	lsls	r2, r3, #8
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	430a      	orrs	r2, r1
 800b28c:	619a      	str	r2, [r3, #24]
 800b28e:	e040      	b.n	800b312 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2b08      	cmp	r3, #8
 800b294:	d11b      	bne.n	800b2ce <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b29a:	68bb      	ldr	r3, [r7, #8]
 800b29c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b29e:	68bb      	ldr	r3, [r7, #8]
 800b2a0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800b2a6:	f000 fd58 	bl	800bd5a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	69da      	ldr	r2, [r3, #28]
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f022 020c 	bic.w	r2, r2, #12
 800b2b8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	69d9      	ldr	r1, [r3, #28]
 800b2c0:	68bb      	ldr	r3, [r7, #8]
 800b2c2:	689a      	ldr	r2, [r3, #8]
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	430a      	orrs	r2, r1
 800b2ca:	61da      	str	r2, [r3, #28]
 800b2cc:	e021      	b.n	800b312 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2b0c      	cmp	r3, #12
 800b2d2:	d11c      	bne.n	800b30e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b2d8:	68bb      	ldr	r3, [r7, #8]
 800b2da:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b2dc:	68bb      	ldr	r3, [r7, #8]
 800b2de:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800b2e4:	f000 fd74 	bl	800bdd0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	69da      	ldr	r2, [r3, #28]
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800b2f6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	69d9      	ldr	r1, [r3, #28]
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	689b      	ldr	r3, [r3, #8]
 800b302:	021a      	lsls	r2, r3, #8
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	430a      	orrs	r2, r1
 800b30a:	61da      	str	r2, [r3, #28]
 800b30c:	e001      	b.n	800b312 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800b30e:	2301      	movs	r3, #1
 800b310:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	2200      	movs	r2, #0
 800b316:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b31a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b31c:	4618      	mov	r0, r3
 800b31e:	3718      	adds	r7, #24
 800b320:	46bd      	mov	sp, r7
 800b322:	bd80      	pop	{r7, pc}

0800b324 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b324:	b580      	push	{r7, lr}
 800b326:	b086      	sub	sp, #24
 800b328:	af00      	add	r7, sp, #0
 800b32a:	60f8      	str	r0, [r7, #12]
 800b32c:	60b9      	str	r1, [r7, #8]
 800b32e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b330:	2300      	movs	r3, #0
 800b332:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b33a:	2b01      	cmp	r3, #1
 800b33c:	d101      	bne.n	800b342 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b33e:	2302      	movs	r3, #2
 800b340:	e0ae      	b.n	800b4a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	2201      	movs	r2, #1
 800b346:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2b0c      	cmp	r3, #12
 800b34e:	f200 809f 	bhi.w	800b490 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800b352:	a201      	add	r2, pc, #4	@ (adr r2, 800b358 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b358:	0800b38d 	.word	0x0800b38d
 800b35c:	0800b491 	.word	0x0800b491
 800b360:	0800b491 	.word	0x0800b491
 800b364:	0800b491 	.word	0x0800b491
 800b368:	0800b3cd 	.word	0x0800b3cd
 800b36c:	0800b491 	.word	0x0800b491
 800b370:	0800b491 	.word	0x0800b491
 800b374:	0800b491 	.word	0x0800b491
 800b378:	0800b40f 	.word	0x0800b40f
 800b37c:	0800b491 	.word	0x0800b491
 800b380:	0800b491 	.word	0x0800b491
 800b384:	0800b491 	.word	0x0800b491
 800b388:	0800b44f 	.word	0x0800b44f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	68b9      	ldr	r1, [r7, #8]
 800b392:	4618      	mov	r0, r3
 800b394:	f000 fa36 	bl	800b804 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	699a      	ldr	r2, [r3, #24]
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	f042 0208 	orr.w	r2, r2, #8
 800b3a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	699a      	ldr	r2, [r3, #24]
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	f022 0204 	bic.w	r2, r2, #4
 800b3b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	6999      	ldr	r1, [r3, #24]
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	691a      	ldr	r2, [r3, #16]
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	430a      	orrs	r2, r1
 800b3c8:	619a      	str	r2, [r3, #24]
      break;
 800b3ca:	e064      	b.n	800b496 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	68b9      	ldr	r1, [r7, #8]
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	f000 fa86 	bl	800b8e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	699a      	ldr	r2, [r3, #24]
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b3e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	699a      	ldr	r2, [r3, #24]
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b3f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	6999      	ldr	r1, [r3, #24]
 800b3fe:	68bb      	ldr	r3, [r7, #8]
 800b400:	691b      	ldr	r3, [r3, #16]
 800b402:	021a      	lsls	r2, r3, #8
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	430a      	orrs	r2, r1
 800b40a:	619a      	str	r2, [r3, #24]
      break;
 800b40c:	e043      	b.n	800b496 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	68b9      	ldr	r1, [r7, #8]
 800b414:	4618      	mov	r0, r3
 800b416:	f000 fad9 	bl	800b9cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	69da      	ldr	r2, [r3, #28]
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	f042 0208 	orr.w	r2, r2, #8
 800b428:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	69da      	ldr	r2, [r3, #28]
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	f022 0204 	bic.w	r2, r2, #4
 800b438:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	69d9      	ldr	r1, [r3, #28]
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	691a      	ldr	r2, [r3, #16]
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	430a      	orrs	r2, r1
 800b44a:	61da      	str	r2, [r3, #28]
      break;
 800b44c:	e023      	b.n	800b496 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	68b9      	ldr	r1, [r7, #8]
 800b454:	4618      	mov	r0, r3
 800b456:	f000 fb2d 	bl	800bab4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	69da      	ldr	r2, [r3, #28]
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b468:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	69da      	ldr	r2, [r3, #28]
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b478:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	69d9      	ldr	r1, [r3, #28]
 800b480:	68bb      	ldr	r3, [r7, #8]
 800b482:	691b      	ldr	r3, [r3, #16]
 800b484:	021a      	lsls	r2, r3, #8
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	430a      	orrs	r2, r1
 800b48c:	61da      	str	r2, [r3, #28]
      break;
 800b48e:	e002      	b.n	800b496 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800b490:	2301      	movs	r3, #1
 800b492:	75fb      	strb	r3, [r7, #23]
      break;
 800b494:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	2200      	movs	r2, #0
 800b49a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b49e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	3718      	adds	r7, #24
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	bd80      	pop	{r7, pc}

0800b4a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b084      	sub	sp, #16
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	6078      	str	r0, [r7, #4]
 800b4b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b4bc:	2b01      	cmp	r3, #1
 800b4be:	d101      	bne.n	800b4c4 <HAL_TIM_ConfigClockSource+0x1c>
 800b4c0:	2302      	movs	r3, #2
 800b4c2:	e0b4      	b.n	800b62e <HAL_TIM_ConfigClockSource+0x186>
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2202      	movs	r2, #2
 800b4d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b4e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b4ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	68ba      	ldr	r2, [r7, #8]
 800b4f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4fc:	d03e      	beq.n	800b57c <HAL_TIM_ConfigClockSource+0xd4>
 800b4fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b502:	f200 8087 	bhi.w	800b614 <HAL_TIM_ConfigClockSource+0x16c>
 800b506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b50a:	f000 8086 	beq.w	800b61a <HAL_TIM_ConfigClockSource+0x172>
 800b50e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b512:	d87f      	bhi.n	800b614 <HAL_TIM_ConfigClockSource+0x16c>
 800b514:	2b70      	cmp	r3, #112	@ 0x70
 800b516:	d01a      	beq.n	800b54e <HAL_TIM_ConfigClockSource+0xa6>
 800b518:	2b70      	cmp	r3, #112	@ 0x70
 800b51a:	d87b      	bhi.n	800b614 <HAL_TIM_ConfigClockSource+0x16c>
 800b51c:	2b60      	cmp	r3, #96	@ 0x60
 800b51e:	d050      	beq.n	800b5c2 <HAL_TIM_ConfigClockSource+0x11a>
 800b520:	2b60      	cmp	r3, #96	@ 0x60
 800b522:	d877      	bhi.n	800b614 <HAL_TIM_ConfigClockSource+0x16c>
 800b524:	2b50      	cmp	r3, #80	@ 0x50
 800b526:	d03c      	beq.n	800b5a2 <HAL_TIM_ConfigClockSource+0xfa>
 800b528:	2b50      	cmp	r3, #80	@ 0x50
 800b52a:	d873      	bhi.n	800b614 <HAL_TIM_ConfigClockSource+0x16c>
 800b52c:	2b40      	cmp	r3, #64	@ 0x40
 800b52e:	d058      	beq.n	800b5e2 <HAL_TIM_ConfigClockSource+0x13a>
 800b530:	2b40      	cmp	r3, #64	@ 0x40
 800b532:	d86f      	bhi.n	800b614 <HAL_TIM_ConfigClockSource+0x16c>
 800b534:	2b30      	cmp	r3, #48	@ 0x30
 800b536:	d064      	beq.n	800b602 <HAL_TIM_ConfigClockSource+0x15a>
 800b538:	2b30      	cmp	r3, #48	@ 0x30
 800b53a:	d86b      	bhi.n	800b614 <HAL_TIM_ConfigClockSource+0x16c>
 800b53c:	2b20      	cmp	r3, #32
 800b53e:	d060      	beq.n	800b602 <HAL_TIM_ConfigClockSource+0x15a>
 800b540:	2b20      	cmp	r3, #32
 800b542:	d867      	bhi.n	800b614 <HAL_TIM_ConfigClockSource+0x16c>
 800b544:	2b00      	cmp	r3, #0
 800b546:	d05c      	beq.n	800b602 <HAL_TIM_ConfigClockSource+0x15a>
 800b548:	2b10      	cmp	r3, #16
 800b54a:	d05a      	beq.n	800b602 <HAL_TIM_ConfigClockSource+0x15a>
 800b54c:	e062      	b.n	800b614 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b55e:	f000 fc8d 	bl	800be7c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	689b      	ldr	r3, [r3, #8]
 800b568:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b570:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	68ba      	ldr	r2, [r7, #8]
 800b578:	609a      	str	r2, [r3, #8]
      break;
 800b57a:	e04f      	b.n	800b61c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b58c:	f000 fc76 	bl	800be7c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	689a      	ldr	r2, [r3, #8]
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b59e:	609a      	str	r2, [r3, #8]
      break;
 800b5a0:	e03c      	b.n	800b61c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5ae:	461a      	mov	r2, r3
 800b5b0:	f000 fb3a 	bl	800bc28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	2150      	movs	r1, #80	@ 0x50
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	f000 fc44 	bl	800be48 <TIM_ITRx_SetConfig>
      break;
 800b5c0:	e02c      	b.n	800b61c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b5ce:	461a      	mov	r2, r3
 800b5d0:	f000 fb94 	bl	800bcfc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	2160      	movs	r1, #96	@ 0x60
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f000 fc34 	bl	800be48 <TIM_ITRx_SetConfig>
      break;
 800b5e0:	e01c      	b.n	800b61c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b5ea:	683b      	ldr	r3, [r7, #0]
 800b5ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5ee:	461a      	mov	r2, r3
 800b5f0:	f000 fb1a 	bl	800bc28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	2140      	movs	r1, #64	@ 0x40
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f000 fc24 	bl	800be48 <TIM_ITRx_SetConfig>
      break;
 800b600:	e00c      	b.n	800b61c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681a      	ldr	r2, [r3, #0]
 800b606:	683b      	ldr	r3, [r7, #0]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	4619      	mov	r1, r3
 800b60c:	4610      	mov	r0, r2
 800b60e:	f000 fc1b 	bl	800be48 <TIM_ITRx_SetConfig>
      break;
 800b612:	e003      	b.n	800b61c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b614:	2301      	movs	r3, #1
 800b616:	73fb      	strb	r3, [r7, #15]
      break;
 800b618:	e000      	b.n	800b61c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b61a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2201      	movs	r2, #1
 800b620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	2200      	movs	r2, #0
 800b628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b62c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b62e:	4618      	mov	r0, r3
 800b630:	3710      	adds	r7, #16
 800b632:	46bd      	mov	sp, r7
 800b634:	bd80      	pop	{r7, pc}
	...

0800b638 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b638:	b480      	push	{r7}
 800b63a:	b085      	sub	sp, #20
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
 800b640:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800b642:	2300      	movs	r3, #0
 800b644:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	2b0c      	cmp	r3, #12
 800b64a:	d831      	bhi.n	800b6b0 <HAL_TIM_ReadCapturedValue+0x78>
 800b64c:	a201      	add	r2, pc, #4	@ (adr r2, 800b654 <HAL_TIM_ReadCapturedValue+0x1c>)
 800b64e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b652:	bf00      	nop
 800b654:	0800b689 	.word	0x0800b689
 800b658:	0800b6b1 	.word	0x0800b6b1
 800b65c:	0800b6b1 	.word	0x0800b6b1
 800b660:	0800b6b1 	.word	0x0800b6b1
 800b664:	0800b693 	.word	0x0800b693
 800b668:	0800b6b1 	.word	0x0800b6b1
 800b66c:	0800b6b1 	.word	0x0800b6b1
 800b670:	0800b6b1 	.word	0x0800b6b1
 800b674:	0800b69d 	.word	0x0800b69d
 800b678:	0800b6b1 	.word	0x0800b6b1
 800b67c:	0800b6b1 	.word	0x0800b6b1
 800b680:	0800b6b1 	.word	0x0800b6b1
 800b684:	0800b6a7 	.word	0x0800b6a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b68e:	60fb      	str	r3, [r7, #12]

      break;
 800b690:	e00f      	b.n	800b6b2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b698:	60fb      	str	r3, [r7, #12]

      break;
 800b69a:	e00a      	b.n	800b6b2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6a2:	60fb      	str	r3, [r7, #12]

      break;
 800b6a4:	e005      	b.n	800b6b2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6ac:	60fb      	str	r3, [r7, #12]

      break;
 800b6ae:	e000      	b.n	800b6b2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800b6b0:	bf00      	nop
  }

  return tmpreg;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
}
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	3714      	adds	r7, #20
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	bc80      	pop	{r7}
 800b6bc:	4770      	bx	lr
 800b6be:	bf00      	nop

0800b6c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b6c0:	b480      	push	{r7}
 800b6c2:	b083      	sub	sp, #12
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b6c8:	bf00      	nop
 800b6ca:	370c      	adds	r7, #12
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bc80      	pop	{r7}
 800b6d0:	4770      	bx	lr

0800b6d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b6d2:	b480      	push	{r7}
 800b6d4:	b083      	sub	sp, #12
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b6da:	bf00      	nop
 800b6dc:	370c      	adds	r7, #12
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bc80      	pop	{r7}
 800b6e2:	4770      	bx	lr

0800b6e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b6e4:	b480      	push	{r7}
 800b6e6:	b083      	sub	sp, #12
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b6ec:	bf00      	nop
 800b6ee:	370c      	adds	r7, #12
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	bc80      	pop	{r7}
 800b6f4:	4770      	bx	lr
	...

0800b6f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b6f8:	b480      	push	{r7}
 800b6fa:	b085      	sub	sp, #20
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
 800b700:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	4a39      	ldr	r2, [pc, #228]	@ (800b7f0 <TIM_Base_SetConfig+0xf8>)
 800b70c:	4293      	cmp	r3, r2
 800b70e:	d013      	beq.n	800b738 <TIM_Base_SetConfig+0x40>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	4a38      	ldr	r2, [pc, #224]	@ (800b7f4 <TIM_Base_SetConfig+0xfc>)
 800b714:	4293      	cmp	r3, r2
 800b716:	d00f      	beq.n	800b738 <TIM_Base_SetConfig+0x40>
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b71e:	d00b      	beq.n	800b738 <TIM_Base_SetConfig+0x40>
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	4a35      	ldr	r2, [pc, #212]	@ (800b7f8 <TIM_Base_SetConfig+0x100>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d007      	beq.n	800b738 <TIM_Base_SetConfig+0x40>
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	4a34      	ldr	r2, [pc, #208]	@ (800b7fc <TIM_Base_SetConfig+0x104>)
 800b72c:	4293      	cmp	r3, r2
 800b72e:	d003      	beq.n	800b738 <TIM_Base_SetConfig+0x40>
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	4a33      	ldr	r2, [pc, #204]	@ (800b800 <TIM_Base_SetConfig+0x108>)
 800b734:	4293      	cmp	r3, r2
 800b736:	d108      	bne.n	800b74a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b73e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	685b      	ldr	r3, [r3, #4]
 800b744:	68fa      	ldr	r2, [r7, #12]
 800b746:	4313      	orrs	r3, r2
 800b748:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	4a28      	ldr	r2, [pc, #160]	@ (800b7f0 <TIM_Base_SetConfig+0xf8>)
 800b74e:	4293      	cmp	r3, r2
 800b750:	d013      	beq.n	800b77a <TIM_Base_SetConfig+0x82>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	4a27      	ldr	r2, [pc, #156]	@ (800b7f4 <TIM_Base_SetConfig+0xfc>)
 800b756:	4293      	cmp	r3, r2
 800b758:	d00f      	beq.n	800b77a <TIM_Base_SetConfig+0x82>
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b760:	d00b      	beq.n	800b77a <TIM_Base_SetConfig+0x82>
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	4a24      	ldr	r2, [pc, #144]	@ (800b7f8 <TIM_Base_SetConfig+0x100>)
 800b766:	4293      	cmp	r3, r2
 800b768:	d007      	beq.n	800b77a <TIM_Base_SetConfig+0x82>
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	4a23      	ldr	r2, [pc, #140]	@ (800b7fc <TIM_Base_SetConfig+0x104>)
 800b76e:	4293      	cmp	r3, r2
 800b770:	d003      	beq.n	800b77a <TIM_Base_SetConfig+0x82>
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	4a22      	ldr	r2, [pc, #136]	@ (800b800 <TIM_Base_SetConfig+0x108>)
 800b776:	4293      	cmp	r3, r2
 800b778:	d108      	bne.n	800b78c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b780:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	68db      	ldr	r3, [r3, #12]
 800b786:	68fa      	ldr	r2, [r7, #12]
 800b788:	4313      	orrs	r3, r2
 800b78a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	695b      	ldr	r3, [r3, #20]
 800b796:	4313      	orrs	r3, r2
 800b798:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	68fa      	ldr	r2, [r7, #12]
 800b79e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b7a0:	683b      	ldr	r3, [r7, #0]
 800b7a2:	689a      	ldr	r2, [r3, #8]
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b7a8:	683b      	ldr	r3, [r7, #0]
 800b7aa:	681a      	ldr	r2, [r3, #0]
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	4a0f      	ldr	r2, [pc, #60]	@ (800b7f0 <TIM_Base_SetConfig+0xf8>)
 800b7b4:	4293      	cmp	r3, r2
 800b7b6:	d003      	beq.n	800b7c0 <TIM_Base_SetConfig+0xc8>
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	4a0e      	ldr	r2, [pc, #56]	@ (800b7f4 <TIM_Base_SetConfig+0xfc>)
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d103      	bne.n	800b7c8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	691a      	ldr	r2, [r3, #16]
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	691b      	ldr	r3, [r3, #16]
 800b7d2:	f003 0301 	and.w	r3, r3, #1
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d005      	beq.n	800b7e6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	691b      	ldr	r3, [r3, #16]
 800b7de:	f023 0201 	bic.w	r2, r3, #1
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	611a      	str	r2, [r3, #16]
  }
}
 800b7e6:	bf00      	nop
 800b7e8:	3714      	adds	r7, #20
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bc80      	pop	{r7}
 800b7ee:	4770      	bx	lr
 800b7f0:	40012c00 	.word	0x40012c00
 800b7f4:	40013400 	.word	0x40013400
 800b7f8:	40000400 	.word	0x40000400
 800b7fc:	40000800 	.word	0x40000800
 800b800:	40000c00 	.word	0x40000c00

0800b804 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b804:	b480      	push	{r7}
 800b806:	b087      	sub	sp, #28
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
 800b80c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	6a1b      	ldr	r3, [r3, #32]
 800b812:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	6a1b      	ldr	r3, [r3, #32]
 800b818:	f023 0201 	bic.w	r2, r3, #1
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	685b      	ldr	r3, [r3, #4]
 800b824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	699b      	ldr	r3, [r3, #24]
 800b82a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	f023 0303 	bic.w	r3, r3, #3
 800b83a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	68fa      	ldr	r2, [r7, #12]
 800b842:	4313      	orrs	r3, r2
 800b844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b846:	697b      	ldr	r3, [r7, #20]
 800b848:	f023 0302 	bic.w	r3, r3, #2
 800b84c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	689b      	ldr	r3, [r3, #8]
 800b852:	697a      	ldr	r2, [r7, #20]
 800b854:	4313      	orrs	r3, r2
 800b856:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	4a20      	ldr	r2, [pc, #128]	@ (800b8dc <TIM_OC1_SetConfig+0xd8>)
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d003      	beq.n	800b868 <TIM_OC1_SetConfig+0x64>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	4a1f      	ldr	r2, [pc, #124]	@ (800b8e0 <TIM_OC1_SetConfig+0xdc>)
 800b864:	4293      	cmp	r3, r2
 800b866:	d10c      	bne.n	800b882 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b868:	697b      	ldr	r3, [r7, #20]
 800b86a:	f023 0308 	bic.w	r3, r3, #8
 800b86e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	68db      	ldr	r3, [r3, #12]
 800b874:	697a      	ldr	r2, [r7, #20]
 800b876:	4313      	orrs	r3, r2
 800b878:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b87a:	697b      	ldr	r3, [r7, #20]
 800b87c:	f023 0304 	bic.w	r3, r3, #4
 800b880:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	4a15      	ldr	r2, [pc, #84]	@ (800b8dc <TIM_OC1_SetConfig+0xd8>)
 800b886:	4293      	cmp	r3, r2
 800b888:	d003      	beq.n	800b892 <TIM_OC1_SetConfig+0x8e>
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	4a14      	ldr	r2, [pc, #80]	@ (800b8e0 <TIM_OC1_SetConfig+0xdc>)
 800b88e:	4293      	cmp	r3, r2
 800b890:	d111      	bne.n	800b8b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b892:	693b      	ldr	r3, [r7, #16]
 800b894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b898:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b89a:	693b      	ldr	r3, [r7, #16]
 800b89c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b8a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	695b      	ldr	r3, [r3, #20]
 800b8a6:	693a      	ldr	r2, [r7, #16]
 800b8a8:	4313      	orrs	r3, r2
 800b8aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	699b      	ldr	r3, [r3, #24]
 800b8b0:	693a      	ldr	r2, [r7, #16]
 800b8b2:	4313      	orrs	r3, r2
 800b8b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	693a      	ldr	r2, [r7, #16]
 800b8ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	68fa      	ldr	r2, [r7, #12]
 800b8c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	685a      	ldr	r2, [r3, #4]
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	697a      	ldr	r2, [r7, #20]
 800b8ce:	621a      	str	r2, [r3, #32]
}
 800b8d0:	bf00      	nop
 800b8d2:	371c      	adds	r7, #28
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bc80      	pop	{r7}
 800b8d8:	4770      	bx	lr
 800b8da:	bf00      	nop
 800b8dc:	40012c00 	.word	0x40012c00
 800b8e0:	40013400 	.word	0x40013400

0800b8e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b087      	sub	sp, #28
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
 800b8ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6a1b      	ldr	r3, [r3, #32]
 800b8f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	6a1b      	ldr	r3, [r3, #32]
 800b8f8:	f023 0210 	bic.w	r2, r3, #16
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	685b      	ldr	r3, [r3, #4]
 800b904:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	699b      	ldr	r3, [r3, #24]
 800b90a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b91a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	021b      	lsls	r3, r3, #8
 800b922:	68fa      	ldr	r2, [r7, #12]
 800b924:	4313      	orrs	r3, r2
 800b926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b928:	697b      	ldr	r3, [r7, #20]
 800b92a:	f023 0320 	bic.w	r3, r3, #32
 800b92e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b930:	683b      	ldr	r3, [r7, #0]
 800b932:	689b      	ldr	r3, [r3, #8]
 800b934:	011b      	lsls	r3, r3, #4
 800b936:	697a      	ldr	r2, [r7, #20]
 800b938:	4313      	orrs	r3, r2
 800b93a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	4a21      	ldr	r2, [pc, #132]	@ (800b9c4 <TIM_OC2_SetConfig+0xe0>)
 800b940:	4293      	cmp	r3, r2
 800b942:	d003      	beq.n	800b94c <TIM_OC2_SetConfig+0x68>
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	4a20      	ldr	r2, [pc, #128]	@ (800b9c8 <TIM_OC2_SetConfig+0xe4>)
 800b948:	4293      	cmp	r3, r2
 800b94a:	d10d      	bne.n	800b968 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b94c:	697b      	ldr	r3, [r7, #20]
 800b94e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b952:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	68db      	ldr	r3, [r3, #12]
 800b958:	011b      	lsls	r3, r3, #4
 800b95a:	697a      	ldr	r2, [r7, #20]
 800b95c:	4313      	orrs	r3, r2
 800b95e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b966:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	4a16      	ldr	r2, [pc, #88]	@ (800b9c4 <TIM_OC2_SetConfig+0xe0>)
 800b96c:	4293      	cmp	r3, r2
 800b96e:	d003      	beq.n	800b978 <TIM_OC2_SetConfig+0x94>
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	4a15      	ldr	r2, [pc, #84]	@ (800b9c8 <TIM_OC2_SetConfig+0xe4>)
 800b974:	4293      	cmp	r3, r2
 800b976:	d113      	bne.n	800b9a0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b978:	693b      	ldr	r3, [r7, #16]
 800b97a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b97e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b980:	693b      	ldr	r3, [r7, #16]
 800b982:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b986:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	695b      	ldr	r3, [r3, #20]
 800b98c:	009b      	lsls	r3, r3, #2
 800b98e:	693a      	ldr	r2, [r7, #16]
 800b990:	4313      	orrs	r3, r2
 800b992:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	699b      	ldr	r3, [r3, #24]
 800b998:	009b      	lsls	r3, r3, #2
 800b99a:	693a      	ldr	r2, [r7, #16]
 800b99c:	4313      	orrs	r3, r2
 800b99e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	693a      	ldr	r2, [r7, #16]
 800b9a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	68fa      	ldr	r2, [r7, #12]
 800b9aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	685a      	ldr	r2, [r3, #4]
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	697a      	ldr	r2, [r7, #20]
 800b9b8:	621a      	str	r2, [r3, #32]
}
 800b9ba:	bf00      	nop
 800b9bc:	371c      	adds	r7, #28
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bc80      	pop	{r7}
 800b9c2:	4770      	bx	lr
 800b9c4:	40012c00 	.word	0x40012c00
 800b9c8:	40013400 	.word	0x40013400

0800b9cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b9cc:	b480      	push	{r7}
 800b9ce:	b087      	sub	sp, #28
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
 800b9d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	6a1b      	ldr	r3, [r3, #32]
 800b9da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	6a1b      	ldr	r3, [r3, #32]
 800b9e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	685b      	ldr	r3, [r3, #4]
 800b9ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	69db      	ldr	r3, [r3, #28]
 800b9f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	f023 0303 	bic.w	r3, r3, #3
 800ba02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	68fa      	ldr	r2, [r7, #12]
 800ba0a:	4313      	orrs	r3, r2
 800ba0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ba0e:	697b      	ldr	r3, [r7, #20]
 800ba10:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ba14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ba16:	683b      	ldr	r3, [r7, #0]
 800ba18:	689b      	ldr	r3, [r3, #8]
 800ba1a:	021b      	lsls	r3, r3, #8
 800ba1c:	697a      	ldr	r2, [r7, #20]
 800ba1e:	4313      	orrs	r3, r2
 800ba20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	4a21      	ldr	r2, [pc, #132]	@ (800baac <TIM_OC3_SetConfig+0xe0>)
 800ba26:	4293      	cmp	r3, r2
 800ba28:	d003      	beq.n	800ba32 <TIM_OC3_SetConfig+0x66>
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	4a20      	ldr	r2, [pc, #128]	@ (800bab0 <TIM_OC3_SetConfig+0xe4>)
 800ba2e:	4293      	cmp	r3, r2
 800ba30:	d10d      	bne.n	800ba4e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ba32:	697b      	ldr	r3, [r7, #20]
 800ba34:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ba38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	68db      	ldr	r3, [r3, #12]
 800ba3e:	021b      	lsls	r3, r3, #8
 800ba40:	697a      	ldr	r2, [r7, #20]
 800ba42:	4313      	orrs	r3, r2
 800ba44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ba46:	697b      	ldr	r3, [r7, #20]
 800ba48:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ba4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	4a16      	ldr	r2, [pc, #88]	@ (800baac <TIM_OC3_SetConfig+0xe0>)
 800ba52:	4293      	cmp	r3, r2
 800ba54:	d003      	beq.n	800ba5e <TIM_OC3_SetConfig+0x92>
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	4a15      	ldr	r2, [pc, #84]	@ (800bab0 <TIM_OC3_SetConfig+0xe4>)
 800ba5a:	4293      	cmp	r3, r2
 800ba5c:	d113      	bne.n	800ba86 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ba5e:	693b      	ldr	r3, [r7, #16]
 800ba60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ba64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ba66:	693b      	ldr	r3, [r7, #16]
 800ba68:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ba6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	695b      	ldr	r3, [r3, #20]
 800ba72:	011b      	lsls	r3, r3, #4
 800ba74:	693a      	ldr	r2, [r7, #16]
 800ba76:	4313      	orrs	r3, r2
 800ba78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ba7a:	683b      	ldr	r3, [r7, #0]
 800ba7c:	699b      	ldr	r3, [r3, #24]
 800ba7e:	011b      	lsls	r3, r3, #4
 800ba80:	693a      	ldr	r2, [r7, #16]
 800ba82:	4313      	orrs	r3, r2
 800ba84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	693a      	ldr	r2, [r7, #16]
 800ba8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	68fa      	ldr	r2, [r7, #12]
 800ba90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	685a      	ldr	r2, [r3, #4]
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	697a      	ldr	r2, [r7, #20]
 800ba9e:	621a      	str	r2, [r3, #32]
}
 800baa0:	bf00      	nop
 800baa2:	371c      	adds	r7, #28
 800baa4:	46bd      	mov	sp, r7
 800baa6:	bc80      	pop	{r7}
 800baa8:	4770      	bx	lr
 800baaa:	bf00      	nop
 800baac:	40012c00 	.word	0x40012c00
 800bab0:	40013400 	.word	0x40013400

0800bab4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bab4:	b480      	push	{r7}
 800bab6:	b087      	sub	sp, #28
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
 800babc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6a1b      	ldr	r3, [r3, #32]
 800bac2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	6a1b      	ldr	r3, [r3, #32]
 800bac8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	685b      	ldr	r3, [r3, #4]
 800bad4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	69db      	ldr	r3, [r3, #28]
 800bada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800baea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	021b      	lsls	r3, r3, #8
 800baf2:	68fa      	ldr	r2, [r7, #12]
 800baf4:	4313      	orrs	r3, r2
 800baf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bafe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bb00:	683b      	ldr	r3, [r7, #0]
 800bb02:	689b      	ldr	r3, [r3, #8]
 800bb04:	031b      	lsls	r3, r3, #12
 800bb06:	693a      	ldr	r2, [r7, #16]
 800bb08:	4313      	orrs	r3, r2
 800bb0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	4a11      	ldr	r2, [pc, #68]	@ (800bb54 <TIM_OC4_SetConfig+0xa0>)
 800bb10:	4293      	cmp	r3, r2
 800bb12:	d003      	beq.n	800bb1c <TIM_OC4_SetConfig+0x68>
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	4a10      	ldr	r2, [pc, #64]	@ (800bb58 <TIM_OC4_SetConfig+0xa4>)
 800bb18:	4293      	cmp	r3, r2
 800bb1a:	d109      	bne.n	800bb30 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bb1c:	697b      	ldr	r3, [r7, #20]
 800bb1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bb22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	695b      	ldr	r3, [r3, #20]
 800bb28:	019b      	lsls	r3, r3, #6
 800bb2a:	697a      	ldr	r2, [r7, #20]
 800bb2c:	4313      	orrs	r3, r2
 800bb2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	697a      	ldr	r2, [r7, #20]
 800bb34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	68fa      	ldr	r2, [r7, #12]
 800bb3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bb3c:	683b      	ldr	r3, [r7, #0]
 800bb3e:	685a      	ldr	r2, [r3, #4]
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	693a      	ldr	r2, [r7, #16]
 800bb48:	621a      	str	r2, [r3, #32]
}
 800bb4a:	bf00      	nop
 800bb4c:	371c      	adds	r7, #28
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	bc80      	pop	{r7}
 800bb52:	4770      	bx	lr
 800bb54:	40012c00 	.word	0x40012c00
 800bb58:	40013400 	.word	0x40013400

0800bb5c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b087      	sub	sp, #28
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	60f8      	str	r0, [r7, #12]
 800bb64:	60b9      	str	r1, [r7, #8]
 800bb66:	607a      	str	r2, [r7, #4]
 800bb68:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	6a1b      	ldr	r3, [r3, #32]
 800bb6e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	6a1b      	ldr	r3, [r3, #32]
 800bb74:	f023 0201 	bic.w	r2, r3, #1
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	699b      	ldr	r3, [r3, #24]
 800bb80:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	4a23      	ldr	r2, [pc, #140]	@ (800bc14 <TIM_TI1_SetConfig+0xb8>)
 800bb86:	4293      	cmp	r3, r2
 800bb88:	d013      	beq.n	800bbb2 <TIM_TI1_SetConfig+0x56>
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	4a22      	ldr	r2, [pc, #136]	@ (800bc18 <TIM_TI1_SetConfig+0xbc>)
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d00f      	beq.n	800bbb2 <TIM_TI1_SetConfig+0x56>
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb98:	d00b      	beq.n	800bbb2 <TIM_TI1_SetConfig+0x56>
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	4a1f      	ldr	r2, [pc, #124]	@ (800bc1c <TIM_TI1_SetConfig+0xc0>)
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d007      	beq.n	800bbb2 <TIM_TI1_SetConfig+0x56>
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	4a1e      	ldr	r2, [pc, #120]	@ (800bc20 <TIM_TI1_SetConfig+0xc4>)
 800bba6:	4293      	cmp	r3, r2
 800bba8:	d003      	beq.n	800bbb2 <TIM_TI1_SetConfig+0x56>
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	4a1d      	ldr	r2, [pc, #116]	@ (800bc24 <TIM_TI1_SetConfig+0xc8>)
 800bbae:	4293      	cmp	r3, r2
 800bbb0:	d101      	bne.n	800bbb6 <TIM_TI1_SetConfig+0x5a>
 800bbb2:	2301      	movs	r3, #1
 800bbb4:	e000      	b.n	800bbb8 <TIM_TI1_SetConfig+0x5c>
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d008      	beq.n	800bbce <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800bbbc:	697b      	ldr	r3, [r7, #20]
 800bbbe:	f023 0303 	bic.w	r3, r3, #3
 800bbc2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800bbc4:	697a      	ldr	r2, [r7, #20]
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	4313      	orrs	r3, r2
 800bbca:	617b      	str	r3, [r7, #20]
 800bbcc:	e003      	b.n	800bbd6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	f043 0301 	orr.w	r3, r3, #1
 800bbd4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bbd6:	697b      	ldr	r3, [r7, #20]
 800bbd8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bbdc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	011b      	lsls	r3, r3, #4
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	697a      	ldr	r2, [r7, #20]
 800bbe6:	4313      	orrs	r3, r2
 800bbe8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bbea:	693b      	ldr	r3, [r7, #16]
 800bbec:	f023 030a 	bic.w	r3, r3, #10
 800bbf0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	f003 030a 	and.w	r3, r3, #10
 800bbf8:	693a      	ldr	r2, [r7, #16]
 800bbfa:	4313      	orrs	r3, r2
 800bbfc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	697a      	ldr	r2, [r7, #20]
 800bc02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	693a      	ldr	r2, [r7, #16]
 800bc08:	621a      	str	r2, [r3, #32]
}
 800bc0a:	bf00      	nop
 800bc0c:	371c      	adds	r7, #28
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bc80      	pop	{r7}
 800bc12:	4770      	bx	lr
 800bc14:	40012c00 	.word	0x40012c00
 800bc18:	40013400 	.word	0x40013400
 800bc1c:	40000400 	.word	0x40000400
 800bc20:	40000800 	.word	0x40000800
 800bc24:	40000c00 	.word	0x40000c00

0800bc28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc28:	b480      	push	{r7}
 800bc2a:	b087      	sub	sp, #28
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	60f8      	str	r0, [r7, #12]
 800bc30:	60b9      	str	r1, [r7, #8]
 800bc32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	6a1b      	ldr	r3, [r3, #32]
 800bc38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	6a1b      	ldr	r3, [r3, #32]
 800bc3e:	f023 0201 	bic.w	r2, r3, #1
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	699b      	ldr	r3, [r3, #24]
 800bc4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bc4c:	693b      	ldr	r3, [r7, #16]
 800bc4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bc52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	011b      	lsls	r3, r3, #4
 800bc58:	693a      	ldr	r2, [r7, #16]
 800bc5a:	4313      	orrs	r3, r2
 800bc5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bc5e:	697b      	ldr	r3, [r7, #20]
 800bc60:	f023 030a 	bic.w	r3, r3, #10
 800bc64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bc66:	697a      	ldr	r2, [r7, #20]
 800bc68:	68bb      	ldr	r3, [r7, #8]
 800bc6a:	4313      	orrs	r3, r2
 800bc6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	693a      	ldr	r2, [r7, #16]
 800bc72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	697a      	ldr	r2, [r7, #20]
 800bc78:	621a      	str	r2, [r3, #32]
}
 800bc7a:	bf00      	nop
 800bc7c:	371c      	adds	r7, #28
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bc80      	pop	{r7}
 800bc82:	4770      	bx	lr

0800bc84 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bc84:	b480      	push	{r7}
 800bc86:	b087      	sub	sp, #28
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	60f8      	str	r0, [r7, #12]
 800bc8c:	60b9      	str	r1, [r7, #8]
 800bc8e:	607a      	str	r2, [r7, #4]
 800bc90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	6a1b      	ldr	r3, [r3, #32]
 800bc96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	6a1b      	ldr	r3, [r3, #32]
 800bc9c:	f023 0210 	bic.w	r2, r3, #16
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	699b      	ldr	r3, [r3, #24]
 800bca8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800bcaa:	693b      	ldr	r3, [r7, #16]
 800bcac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bcb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	021b      	lsls	r3, r3, #8
 800bcb6:	693a      	ldr	r2, [r7, #16]
 800bcb8:	4313      	orrs	r3, r2
 800bcba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bcbc:	693b      	ldr	r3, [r7, #16]
 800bcbe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bcc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	031b      	lsls	r3, r3, #12
 800bcc8:	b29b      	uxth	r3, r3
 800bcca:	693a      	ldr	r2, [r7, #16]
 800bccc:	4313      	orrs	r3, r2
 800bcce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bcd0:	697b      	ldr	r3, [r7, #20]
 800bcd2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bcd6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800bcd8:	68bb      	ldr	r3, [r7, #8]
 800bcda:	011b      	lsls	r3, r3, #4
 800bcdc:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800bce0:	697a      	ldr	r2, [r7, #20]
 800bce2:	4313      	orrs	r3, r2
 800bce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	693a      	ldr	r2, [r7, #16]
 800bcea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	697a      	ldr	r2, [r7, #20]
 800bcf0:	621a      	str	r2, [r3, #32]
}
 800bcf2:	bf00      	nop
 800bcf4:	371c      	adds	r7, #28
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	bc80      	pop	{r7}
 800bcfa:	4770      	bx	lr

0800bcfc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b087      	sub	sp, #28
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	60f8      	str	r0, [r7, #12]
 800bd04:	60b9      	str	r1, [r7, #8]
 800bd06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	6a1b      	ldr	r3, [r3, #32]
 800bd0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	6a1b      	ldr	r3, [r3, #32]
 800bd12:	f023 0210 	bic.w	r2, r3, #16
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	699b      	ldr	r3, [r3, #24]
 800bd1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bd20:	693b      	ldr	r3, [r7, #16]
 800bd22:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bd26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	031b      	lsls	r3, r3, #12
 800bd2c:	693a      	ldr	r2, [r7, #16]
 800bd2e:	4313      	orrs	r3, r2
 800bd30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bd32:	697b      	ldr	r3, [r7, #20]
 800bd34:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bd38:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bd3a:	68bb      	ldr	r3, [r7, #8]
 800bd3c:	011b      	lsls	r3, r3, #4
 800bd3e:	697a      	ldr	r2, [r7, #20]
 800bd40:	4313      	orrs	r3, r2
 800bd42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	693a      	ldr	r2, [r7, #16]
 800bd48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	697a      	ldr	r2, [r7, #20]
 800bd4e:	621a      	str	r2, [r3, #32]
}
 800bd50:	bf00      	nop
 800bd52:	371c      	adds	r7, #28
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bc80      	pop	{r7}
 800bd58:	4770      	bx	lr

0800bd5a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bd5a:	b480      	push	{r7}
 800bd5c:	b087      	sub	sp, #28
 800bd5e:	af00      	add	r7, sp, #0
 800bd60:	60f8      	str	r0, [r7, #12]
 800bd62:	60b9      	str	r1, [r7, #8]
 800bd64:	607a      	str	r2, [r7, #4]
 800bd66:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	6a1b      	ldr	r3, [r3, #32]
 800bd6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	6a1b      	ldr	r3, [r3, #32]
 800bd72:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	69db      	ldr	r3, [r3, #28]
 800bd7e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800bd80:	693b      	ldr	r3, [r7, #16]
 800bd82:	f023 0303 	bic.w	r3, r3, #3
 800bd86:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800bd88:	693a      	ldr	r2, [r7, #16]
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	4313      	orrs	r3, r2
 800bd8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bd96:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	011b      	lsls	r3, r3, #4
 800bd9c:	b2db      	uxtb	r3, r3
 800bd9e:	693a      	ldr	r2, [r7, #16]
 800bda0:	4313      	orrs	r3, r2
 800bda2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800bda4:	697b      	ldr	r3, [r7, #20]
 800bda6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bdaa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800bdac:	68bb      	ldr	r3, [r7, #8]
 800bdae:	021b      	lsls	r3, r3, #8
 800bdb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bdb4:	697a      	ldr	r2, [r7, #20]
 800bdb6:	4313      	orrs	r3, r2
 800bdb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	693a      	ldr	r2, [r7, #16]
 800bdbe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	697a      	ldr	r2, [r7, #20]
 800bdc4:	621a      	str	r2, [r3, #32]
}
 800bdc6:	bf00      	nop
 800bdc8:	371c      	adds	r7, #28
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	bc80      	pop	{r7}
 800bdce:	4770      	bx	lr

0800bdd0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bdd0:	b480      	push	{r7}
 800bdd2:	b087      	sub	sp, #28
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	60f8      	str	r0, [r7, #12]
 800bdd8:	60b9      	str	r1, [r7, #8]
 800bdda:	607a      	str	r2, [r7, #4]
 800bddc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	6a1b      	ldr	r3, [r3, #32]
 800bde2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	6a1b      	ldr	r3, [r3, #32]
 800bde8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	69db      	ldr	r3, [r3, #28]
 800bdf4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800bdf6:	693b      	ldr	r3, [r7, #16]
 800bdf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bdfc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	021b      	lsls	r3, r3, #8
 800be02:	693a      	ldr	r2, [r7, #16]
 800be04:	4313      	orrs	r3, r2
 800be06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800be08:	693b      	ldr	r3, [r7, #16]
 800be0a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800be0e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	031b      	lsls	r3, r3, #12
 800be14:	b29b      	uxth	r3, r3
 800be16:	693a      	ldr	r2, [r7, #16]
 800be18:	4313      	orrs	r3, r2
 800be1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 800be1c:	697b      	ldr	r3, [r7, #20]
 800be1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800be22:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	031b      	lsls	r3, r3, #12
 800be28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800be2c:	697a      	ldr	r2, [r7, #20]
 800be2e:	4313      	orrs	r3, r2
 800be30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	693a      	ldr	r2, [r7, #16]
 800be36:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	697a      	ldr	r2, [r7, #20]
 800be3c:	621a      	str	r2, [r3, #32]
}
 800be3e:	bf00      	nop
 800be40:	371c      	adds	r7, #28
 800be42:	46bd      	mov	sp, r7
 800be44:	bc80      	pop	{r7}
 800be46:	4770      	bx	lr

0800be48 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800be48:	b480      	push	{r7}
 800be4a:	b085      	sub	sp, #20
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
 800be50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	689b      	ldr	r3, [r3, #8]
 800be56:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be5e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800be60:	683a      	ldr	r2, [r7, #0]
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	4313      	orrs	r3, r2
 800be66:	f043 0307 	orr.w	r3, r3, #7
 800be6a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	68fa      	ldr	r2, [r7, #12]
 800be70:	609a      	str	r2, [r3, #8]
}
 800be72:	bf00      	nop
 800be74:	3714      	adds	r7, #20
 800be76:	46bd      	mov	sp, r7
 800be78:	bc80      	pop	{r7}
 800be7a:	4770      	bx	lr

0800be7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800be7c:	b480      	push	{r7}
 800be7e:	b087      	sub	sp, #28
 800be80:	af00      	add	r7, sp, #0
 800be82:	60f8      	str	r0, [r7, #12]
 800be84:	60b9      	str	r1, [r7, #8]
 800be86:	607a      	str	r2, [r7, #4]
 800be88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	689b      	ldr	r3, [r3, #8]
 800be8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be90:	697b      	ldr	r3, [r7, #20]
 800be92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800be96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	021a      	lsls	r2, r3, #8
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	431a      	orrs	r2, r3
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	4313      	orrs	r3, r2
 800bea4:	697a      	ldr	r2, [r7, #20]
 800bea6:	4313      	orrs	r3, r2
 800bea8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	697a      	ldr	r2, [r7, #20]
 800beae:	609a      	str	r2, [r3, #8]
}
 800beb0:	bf00      	nop
 800beb2:	371c      	adds	r7, #28
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bc80      	pop	{r7}
 800beb8:	4770      	bx	lr

0800beba <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800beba:	b480      	push	{r7}
 800bebc:	b087      	sub	sp, #28
 800bebe:	af00      	add	r7, sp, #0
 800bec0:	60f8      	str	r0, [r7, #12]
 800bec2:	60b9      	str	r1, [r7, #8]
 800bec4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bec6:	68bb      	ldr	r3, [r7, #8]
 800bec8:	f003 031f 	and.w	r3, r3, #31
 800becc:	2201      	movs	r2, #1
 800bece:	fa02 f303 	lsl.w	r3, r2, r3
 800bed2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	6a1a      	ldr	r2, [r3, #32]
 800bed8:	697b      	ldr	r3, [r7, #20]
 800beda:	43db      	mvns	r3, r3
 800bedc:	401a      	ands	r2, r3
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	6a1a      	ldr	r2, [r3, #32]
 800bee6:	68bb      	ldr	r3, [r7, #8]
 800bee8:	f003 031f 	and.w	r3, r3, #31
 800beec:	6879      	ldr	r1, [r7, #4]
 800beee:	fa01 f303 	lsl.w	r3, r1, r3
 800bef2:	431a      	orrs	r2, r3
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	621a      	str	r2, [r3, #32]
}
 800bef8:	bf00      	nop
 800befa:	371c      	adds	r7, #28
 800befc:	46bd      	mov	sp, r7
 800befe:	bc80      	pop	{r7}
 800bf00:	4770      	bx	lr
	...

0800bf04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bf04:	b480      	push	{r7}
 800bf06:	b085      	sub	sp, #20
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
 800bf0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bf14:	2b01      	cmp	r3, #1
 800bf16:	d101      	bne.n	800bf1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bf18:	2302      	movs	r3, #2
 800bf1a:	e050      	b.n	800bfbe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	2201      	movs	r2, #1
 800bf20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2202      	movs	r2, #2
 800bf28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	685b      	ldr	r3, [r3, #4]
 800bf32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	689b      	ldr	r3, [r3, #8]
 800bf3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	68fa      	ldr	r2, [r7, #12]
 800bf4a:	4313      	orrs	r3, r2
 800bf4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	68fa      	ldr	r2, [r7, #12]
 800bf54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	4a1b      	ldr	r2, [pc, #108]	@ (800bfc8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800bf5c:	4293      	cmp	r3, r2
 800bf5e:	d018      	beq.n	800bf92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	4a19      	ldr	r2, [pc, #100]	@ (800bfcc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800bf66:	4293      	cmp	r3, r2
 800bf68:	d013      	beq.n	800bf92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf72:	d00e      	beq.n	800bf92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	4a15      	ldr	r2, [pc, #84]	@ (800bfd0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800bf7a:	4293      	cmp	r3, r2
 800bf7c:	d009      	beq.n	800bf92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	4a14      	ldr	r2, [pc, #80]	@ (800bfd4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800bf84:	4293      	cmp	r3, r2
 800bf86:	d004      	beq.n	800bf92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	4a12      	ldr	r2, [pc, #72]	@ (800bfd8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800bf8e:	4293      	cmp	r3, r2
 800bf90:	d10c      	bne.n	800bfac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bf92:	68bb      	ldr	r3, [r7, #8]
 800bf94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bf98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	685b      	ldr	r3, [r3, #4]
 800bf9e:	68ba      	ldr	r2, [r7, #8]
 800bfa0:	4313      	orrs	r3, r2
 800bfa2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	68ba      	ldr	r2, [r7, #8]
 800bfaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2201      	movs	r2, #1
 800bfb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bfbc:	2300      	movs	r3, #0
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3714      	adds	r7, #20
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bc80      	pop	{r7}
 800bfc6:	4770      	bx	lr
 800bfc8:	40012c00 	.word	0x40012c00
 800bfcc:	40013400 	.word	0x40013400
 800bfd0:	40000400 	.word	0x40000400
 800bfd4:	40000800 	.word	0x40000800
 800bfd8:	40000c00 	.word	0x40000c00

0800bfdc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bfdc:	b480      	push	{r7}
 800bfde:	b085      	sub	sp, #20
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
 800bfe4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bff0:	2b01      	cmp	r3, #1
 800bff2:	d101      	bne.n	800bff8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bff4:	2302      	movs	r3, #2
 800bff6:	e03d      	b.n	800c074 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2201      	movs	r2, #1
 800bffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	68db      	ldr	r3, [r3, #12]
 800c00a:	4313      	orrs	r3, r2
 800c00c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c014:	683b      	ldr	r3, [r7, #0]
 800c016:	689b      	ldr	r3, [r3, #8]
 800c018:	4313      	orrs	r3, r2
 800c01a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c022:	683b      	ldr	r3, [r7, #0]
 800c024:	685b      	ldr	r3, [r3, #4]
 800c026:	4313      	orrs	r3, r2
 800c028:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	4313      	orrs	r3, r2
 800c036:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c03e:	683b      	ldr	r3, [r7, #0]
 800c040:	691b      	ldr	r3, [r3, #16]
 800c042:	4313      	orrs	r3, r2
 800c044:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c04c:	683b      	ldr	r3, [r7, #0]
 800c04e:	695b      	ldr	r3, [r3, #20]
 800c050:	4313      	orrs	r3, r2
 800c052:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	69db      	ldr	r3, [r3, #28]
 800c05e:	4313      	orrs	r3, r2
 800c060:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	68fa      	ldr	r2, [r7, #12]
 800c068:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	2200      	movs	r2, #0
 800c06e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c072:	2300      	movs	r3, #0
}
 800c074:	4618      	mov	r0, r3
 800c076:	3714      	adds	r7, #20
 800c078:	46bd      	mov	sp, r7
 800c07a:	bc80      	pop	{r7}
 800c07c:	4770      	bx	lr

0800c07e <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c07e:	b480      	push	{r7}
 800c080:	b083      	sub	sp, #12
 800c082:	af00      	add	r7, sp, #0
 800c084:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c086:	bf00      	nop
 800c088:	370c      	adds	r7, #12
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bc80      	pop	{r7}
 800c08e:	4770      	bx	lr

0800c090 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c090:	b480      	push	{r7}
 800c092:	b083      	sub	sp, #12
 800c094:	af00      	add	r7, sp, #0
 800c096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c098:	bf00      	nop
 800c09a:	370c      	adds	r7, #12
 800c09c:	46bd      	mov	sp, r7
 800c09e:	bc80      	pop	{r7}
 800c0a0:	4770      	bx	lr

0800c0a2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c0a2:	b580      	push	{r7, lr}
 800c0a4:	b082      	sub	sp, #8
 800c0a6:	af00      	add	r7, sp, #0
 800c0a8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d101      	bne.n	800c0b4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	e042      	b.n	800c13a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c0ba:	b2db      	uxtb	r3, r3
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d106      	bne.n	800c0ce <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c0c8:	6878      	ldr	r0, [r7, #4]
 800c0ca:	f7fc fbbb 	bl	8008844 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2224      	movs	r2, #36	@ 0x24
 800c0d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	68da      	ldr	r2, [r3, #12]
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c0e4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c0e6:	6878      	ldr	r0, [r7, #4]
 800c0e8:	f000 fdb8 	bl	800cc5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	691a      	ldr	r2, [r3, #16]
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c0fa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	695a      	ldr	r2, [r3, #20]
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c10a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	68da      	ldr	r2, [r3, #12]
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c11a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	2200      	movs	r2, #0
 800c120:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2220      	movs	r2, #32
 800c126:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	2220      	movs	r2, #32
 800c12e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	2200      	movs	r2, #0
 800c136:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800c138:	2300      	movs	r3, #0
}
 800c13a:	4618      	mov	r0, r3
 800c13c:	3708      	adds	r7, #8
 800c13e:	46bd      	mov	sp, r7
 800c140:	bd80      	pop	{r7, pc}

0800c142 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c142:	b580      	push	{r7, lr}
 800c144:	b08a      	sub	sp, #40	@ 0x28
 800c146:	af02      	add	r7, sp, #8
 800c148:	60f8      	str	r0, [r7, #12]
 800c14a:	60b9      	str	r1, [r7, #8]
 800c14c:	603b      	str	r3, [r7, #0]
 800c14e:	4613      	mov	r3, r2
 800c150:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800c152:	2300      	movs	r3, #0
 800c154:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c15c:	b2db      	uxtb	r3, r3
 800c15e:	2b20      	cmp	r3, #32
 800c160:	d175      	bne.n	800c24e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d002      	beq.n	800c16e <HAL_UART_Transmit+0x2c>
 800c168:	88fb      	ldrh	r3, [r7, #6]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d101      	bne.n	800c172 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800c16e:	2301      	movs	r3, #1
 800c170:	e06e      	b.n	800c250 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	2200      	movs	r2, #0
 800c176:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	2221      	movs	r2, #33	@ 0x21
 800c17c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c180:	f7f7 fcbc 	bl	8003afc <HAL_GetTick>
 800c184:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	88fa      	ldrh	r2, [r7, #6]
 800c18a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	88fa      	ldrh	r2, [r7, #6]
 800c190:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	689b      	ldr	r3, [r3, #8]
 800c196:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c19a:	d108      	bne.n	800c1ae <HAL_UART_Transmit+0x6c>
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	691b      	ldr	r3, [r3, #16]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d104      	bne.n	800c1ae <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c1a8:	68bb      	ldr	r3, [r7, #8]
 800c1aa:	61bb      	str	r3, [r7, #24]
 800c1ac:	e003      	b.n	800c1b6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c1b6:	e02e      	b.n	800c216 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	9300      	str	r3, [sp, #0]
 800c1bc:	697b      	ldr	r3, [r7, #20]
 800c1be:	2200      	movs	r2, #0
 800c1c0:	2180      	movs	r1, #128	@ 0x80
 800c1c2:	68f8      	ldr	r0, [r7, #12]
 800c1c4:	f000 fb1d 	bl	800c802 <UART_WaitOnFlagUntilTimeout>
 800c1c8:	4603      	mov	r3, r0
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d005      	beq.n	800c1da <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	2220      	movs	r2, #32
 800c1d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800c1d6:	2303      	movs	r3, #3
 800c1d8:	e03a      	b.n	800c250 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800c1da:	69fb      	ldr	r3, [r7, #28]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d10b      	bne.n	800c1f8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c1e0:	69bb      	ldr	r3, [r7, #24]
 800c1e2:	881b      	ldrh	r3, [r3, #0]
 800c1e4:	461a      	mov	r2, r3
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c1ee:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800c1f0:	69bb      	ldr	r3, [r7, #24]
 800c1f2:	3302      	adds	r3, #2
 800c1f4:	61bb      	str	r3, [r7, #24]
 800c1f6:	e007      	b.n	800c208 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800c1f8:	69fb      	ldr	r3, [r7, #28]
 800c1fa:	781a      	ldrb	r2, [r3, #0]
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800c202:	69fb      	ldr	r3, [r7, #28]
 800c204:	3301      	adds	r3, #1
 800c206:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c20c:	b29b      	uxth	r3, r3
 800c20e:	3b01      	subs	r3, #1
 800c210:	b29a      	uxth	r2, r3
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c21a:	b29b      	uxth	r3, r3
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d1cb      	bne.n	800c1b8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	9300      	str	r3, [sp, #0]
 800c224:	697b      	ldr	r3, [r7, #20]
 800c226:	2200      	movs	r2, #0
 800c228:	2140      	movs	r1, #64	@ 0x40
 800c22a:	68f8      	ldr	r0, [r7, #12]
 800c22c:	f000 fae9 	bl	800c802 <UART_WaitOnFlagUntilTimeout>
 800c230:	4603      	mov	r3, r0
 800c232:	2b00      	cmp	r3, #0
 800c234:	d005      	beq.n	800c242 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	2220      	movs	r2, #32
 800c23a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800c23e:	2303      	movs	r3, #3
 800c240:	e006      	b.n	800c250 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	2220      	movs	r2, #32
 800c246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800c24a:	2300      	movs	r3, #0
 800c24c:	e000      	b.n	800c250 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800c24e:	2302      	movs	r3, #2
  }
}
 800c250:	4618      	mov	r0, r3
 800c252:	3720      	adds	r7, #32
 800c254:	46bd      	mov	sp, r7
 800c256:	bd80      	pop	{r7, pc}

0800c258 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b084      	sub	sp, #16
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	60f8      	str	r0, [r7, #12]
 800c260:	60b9      	str	r1, [r7, #8]
 800c262:	4613      	mov	r3, r2
 800c264:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c26c:	b2db      	uxtb	r3, r3
 800c26e:	2b20      	cmp	r3, #32
 800c270:	d112      	bne.n	800c298 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800c272:	68bb      	ldr	r3, [r7, #8]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d002      	beq.n	800c27e <HAL_UART_Receive_IT+0x26>
 800c278:	88fb      	ldrh	r3, [r7, #6]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d101      	bne.n	800c282 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800c27e:	2301      	movs	r3, #1
 800c280:	e00b      	b.n	800c29a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	2200      	movs	r2, #0
 800c286:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c288:	88fb      	ldrh	r3, [r7, #6]
 800c28a:	461a      	mov	r2, r3
 800c28c:	68b9      	ldr	r1, [r7, #8]
 800c28e:	68f8      	ldr	r0, [r7, #12]
 800c290:	f000 fb10 	bl	800c8b4 <UART_Start_Receive_IT>
 800c294:	4603      	mov	r3, r0
 800c296:	e000      	b.n	800c29a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800c298:	2302      	movs	r3, #2
  }
}
 800c29a:	4618      	mov	r0, r3
 800c29c:	3710      	adds	r7, #16
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	bd80      	pop	{r7, pc}
	...

0800c2a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b0ba      	sub	sp, #232	@ 0xe8
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	68db      	ldr	r3, [r3, #12]
 800c2bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	695b      	ldr	r3, [r3, #20]
 800c2c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800c2d0:	2300      	movs	r3, #0
 800c2d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800c2d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c2da:	f003 030f 	and.w	r3, r3, #15
 800c2de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800c2e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d10f      	bne.n	800c30a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c2ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c2ee:	f003 0320 	and.w	r3, r3, #32
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d009      	beq.n	800c30a <HAL_UART_IRQHandler+0x66>
 800c2f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c2fa:	f003 0320 	and.w	r3, r3, #32
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d003      	beq.n	800c30a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f000 fbec 	bl	800cae0 <UART_Receive_IT>
      return;
 800c308:	e25b      	b.n	800c7c2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800c30a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c30e:	2b00      	cmp	r3, #0
 800c310:	f000 80de 	beq.w	800c4d0 <HAL_UART_IRQHandler+0x22c>
 800c314:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c318:	f003 0301 	and.w	r3, r3, #1
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d106      	bne.n	800c32e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800c320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c324:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800c328:	2b00      	cmp	r3, #0
 800c32a:	f000 80d1 	beq.w	800c4d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800c32e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c332:	f003 0301 	and.w	r3, r3, #1
 800c336:	2b00      	cmp	r3, #0
 800c338:	d00b      	beq.n	800c352 <HAL_UART_IRQHandler+0xae>
 800c33a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c33e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c342:	2b00      	cmp	r3, #0
 800c344:	d005      	beq.n	800c352 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c34a:	f043 0201 	orr.w	r2, r3, #1
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c356:	f003 0304 	and.w	r3, r3, #4
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d00b      	beq.n	800c376 <HAL_UART_IRQHandler+0xd2>
 800c35e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c362:	f003 0301 	and.w	r3, r3, #1
 800c366:	2b00      	cmp	r3, #0
 800c368:	d005      	beq.n	800c376 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c36e:	f043 0202 	orr.w	r2, r3, #2
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c37a:	f003 0302 	and.w	r3, r3, #2
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d00b      	beq.n	800c39a <HAL_UART_IRQHandler+0xf6>
 800c382:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c386:	f003 0301 	and.w	r3, r3, #1
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d005      	beq.n	800c39a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c392:	f043 0204 	orr.w	r2, r3, #4
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800c39a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c39e:	f003 0308 	and.w	r3, r3, #8
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d011      	beq.n	800c3ca <HAL_UART_IRQHandler+0x126>
 800c3a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c3aa:	f003 0320 	and.w	r3, r3, #32
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d105      	bne.n	800c3be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800c3b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c3b6:	f003 0301 	and.w	r3, r3, #1
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d005      	beq.n	800c3ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3c2:	f043 0208 	orr.w	r2, r3, #8
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	f000 81f2 	beq.w	800c7b8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c3d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c3d8:	f003 0320 	and.w	r3, r3, #32
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d008      	beq.n	800c3f2 <HAL_UART_IRQHandler+0x14e>
 800c3e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c3e4:	f003 0320 	and.w	r3, r3, #32
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d002      	beq.n	800c3f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f000 fb77 	bl	800cae0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	695b      	ldr	r3, [r3, #20]
 800c3f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	bf14      	ite	ne
 800c400:	2301      	movne	r3, #1
 800c402:	2300      	moveq	r3, #0
 800c404:	b2db      	uxtb	r3, r3
 800c406:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c40e:	f003 0308 	and.w	r3, r3, #8
 800c412:	2b00      	cmp	r3, #0
 800c414:	d103      	bne.n	800c41e <HAL_UART_IRQHandler+0x17a>
 800c416:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d04f      	beq.n	800c4be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c41e:	6878      	ldr	r0, [r7, #4]
 800c420:	f000 fa81 	bl	800c926 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	695b      	ldr	r3, [r3, #20]
 800c42a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d041      	beq.n	800c4b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	3314      	adds	r3, #20
 800c438:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c43c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c440:	e853 3f00 	ldrex	r3, [r3]
 800c444:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c448:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c44c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c450:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	3314      	adds	r3, #20
 800c45a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c45e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c462:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c466:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c46a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c46e:	e841 2300 	strex	r3, r2, [r1]
 800c472:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c476:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d1d9      	bne.n	800c432 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c482:	2b00      	cmp	r3, #0
 800c484:	d013      	beq.n	800c4ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c48a:	4a7e      	ldr	r2, [pc, #504]	@ (800c684 <HAL_UART_IRQHandler+0x3e0>)
 800c48c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c492:	4618      	mov	r0, r3
 800c494:	f7fd f816 	bl	80094c4 <HAL_DMA_Abort_IT>
 800c498:	4603      	mov	r3, r0
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d016      	beq.n	800c4cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4a4:	687a      	ldr	r2, [r7, #4]
 800c4a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c4a8:	4610      	mov	r0, r2
 800c4aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c4ac:	e00e      	b.n	800c4cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f000 f993 	bl	800c7da <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c4b4:	e00a      	b.n	800c4cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f000 f98f 	bl	800c7da <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c4bc:	e006      	b.n	800c4cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c4be:	6878      	ldr	r0, [r7, #4]
 800c4c0:	f000 f98b 	bl	800c7da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800c4ca:	e175      	b.n	800c7b8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c4cc:	bf00      	nop
    return;
 800c4ce:	e173      	b.n	800c7b8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4d4:	2b01      	cmp	r3, #1
 800c4d6:	f040 814f 	bne.w	800c778 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800c4da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c4de:	f003 0310 	and.w	r3, r3, #16
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	f000 8148 	beq.w	800c778 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800c4e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c4ec:	f003 0310 	and.w	r3, r3, #16
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	f000 8141 	beq.w	800c778 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	60bb      	str	r3, [r7, #8]
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	60bb      	str	r3, [r7, #8]
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	685b      	ldr	r3, [r3, #4]
 800c508:	60bb      	str	r3, [r7, #8]
 800c50a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	695b      	ldr	r3, [r3, #20]
 800c512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c516:	2b00      	cmp	r3, #0
 800c518:	f000 80b6 	beq.w	800c688 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	685b      	ldr	r3, [r3, #4]
 800c524:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c528:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	f000 8145 	beq.w	800c7bc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c536:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c53a:	429a      	cmp	r2, r3
 800c53c:	f080 813e 	bcs.w	800c7bc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c546:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c54c:	699b      	ldr	r3, [r3, #24]
 800c54e:	2b20      	cmp	r3, #32
 800c550:	f000 8088 	beq.w	800c664 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	330c      	adds	r3, #12
 800c55a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c55e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c562:	e853 3f00 	ldrex	r3, [r3]
 800c566:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c56a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c56e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c572:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	330c      	adds	r3, #12
 800c57c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800c580:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c584:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c588:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c58c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c590:	e841 2300 	strex	r3, r2, [r1]
 800c594:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c598:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d1d9      	bne.n	800c554 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	3314      	adds	r3, #20
 800c5a6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c5aa:	e853 3f00 	ldrex	r3, [r3]
 800c5ae:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c5b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c5b2:	f023 0301 	bic.w	r3, r3, #1
 800c5b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	3314      	adds	r3, #20
 800c5c0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c5c4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c5c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5ca:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c5cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c5d0:	e841 2300 	strex	r3, r2, [r1]
 800c5d4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c5d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d1e1      	bne.n	800c5a0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	3314      	adds	r3, #20
 800c5e2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c5e6:	e853 3f00 	ldrex	r3, [r3]
 800c5ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c5ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c5ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c5f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	3314      	adds	r3, #20
 800c5fc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c600:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c602:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c604:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c606:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c608:	e841 2300 	strex	r3, r2, [r1]
 800c60c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c60e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c610:	2b00      	cmp	r3, #0
 800c612:	d1e3      	bne.n	800c5dc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2220      	movs	r2, #32
 800c618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2200      	movs	r2, #0
 800c620:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	330c      	adds	r3, #12
 800c628:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c62a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c62c:	e853 3f00 	ldrex	r3, [r3]
 800c630:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c632:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c634:	f023 0310 	bic.w	r3, r3, #16
 800c638:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	330c      	adds	r3, #12
 800c642:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800c646:	65ba      	str	r2, [r7, #88]	@ 0x58
 800c648:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c64a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c64c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c64e:	e841 2300 	strex	r3, r2, [r1]
 800c652:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c654:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c656:	2b00      	cmp	r3, #0
 800c658:	d1e3      	bne.n	800c622 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c65e:	4618      	mov	r0, r3
 800c660:	f7fc fef5 	bl	800944e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2202      	movs	r2, #2
 800c668:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c672:	b29b      	uxth	r3, r3
 800c674:	1ad3      	subs	r3, r2, r3
 800c676:	b29b      	uxth	r3, r3
 800c678:	4619      	mov	r1, r3
 800c67a:	6878      	ldr	r0, [r7, #4]
 800c67c:	f000 f8b6 	bl	800c7ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c680:	e09c      	b.n	800c7bc <HAL_UART_IRQHandler+0x518>
 800c682:	bf00      	nop
 800c684:	0800c9eb 	.word	0x0800c9eb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c690:	b29b      	uxth	r3, r3
 800c692:	1ad3      	subs	r3, r2, r3
 800c694:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c69c:	b29b      	uxth	r3, r3
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	f000 808e 	beq.w	800c7c0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800c6a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	f000 8089 	beq.w	800c7c0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	330c      	adds	r3, #12
 800c6b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6b8:	e853 3f00 	ldrex	r3, [r3]
 800c6bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c6be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c6c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	330c      	adds	r3, #12
 800c6ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800c6d2:	647a      	str	r2, [r7, #68]	@ 0x44
 800c6d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c6d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c6da:	e841 2300 	strex	r3, r2, [r1]
 800c6de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c6e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d1e3      	bne.n	800c6ae <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	3314      	adds	r3, #20
 800c6ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6f0:	e853 3f00 	ldrex	r3, [r3]
 800c6f4:	623b      	str	r3, [r7, #32]
   return(result);
 800c6f6:	6a3b      	ldr	r3, [r7, #32]
 800c6f8:	f023 0301 	bic.w	r3, r3, #1
 800c6fc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	3314      	adds	r3, #20
 800c706:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c70a:	633a      	str	r2, [r7, #48]	@ 0x30
 800c70c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c70e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c710:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c712:	e841 2300 	strex	r3, r2, [r1]
 800c716:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d1e3      	bne.n	800c6e6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	2220      	movs	r2, #32
 800c722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	2200      	movs	r2, #0
 800c72a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	330c      	adds	r3, #12
 800c732:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c734:	693b      	ldr	r3, [r7, #16]
 800c736:	e853 3f00 	ldrex	r3, [r3]
 800c73a:	60fb      	str	r3, [r7, #12]
   return(result);
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	f023 0310 	bic.w	r3, r3, #16
 800c742:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	330c      	adds	r3, #12
 800c74c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800c750:	61fa      	str	r2, [r7, #28]
 800c752:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c754:	69b9      	ldr	r1, [r7, #24]
 800c756:	69fa      	ldr	r2, [r7, #28]
 800c758:	e841 2300 	strex	r3, r2, [r1]
 800c75c:	617b      	str	r3, [r7, #20]
   return(result);
 800c75e:	697b      	ldr	r3, [r7, #20]
 800c760:	2b00      	cmp	r3, #0
 800c762:	d1e3      	bne.n	800c72c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2202      	movs	r2, #2
 800c768:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c76a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c76e:	4619      	mov	r1, r3
 800c770:	6878      	ldr	r0, [r7, #4]
 800c772:	f000 f83b 	bl	800c7ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c776:	e023      	b.n	800c7c0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c77c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c780:	2b00      	cmp	r3, #0
 800c782:	d009      	beq.n	800c798 <HAL_UART_IRQHandler+0x4f4>
 800c784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c788:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d003      	beq.n	800c798 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800c790:	6878      	ldr	r0, [r7, #4]
 800c792:	f000 f93e 	bl	800ca12 <UART_Transmit_IT>
    return;
 800c796:	e014      	b.n	800c7c2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c798:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c79c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d00e      	beq.n	800c7c2 <HAL_UART_IRQHandler+0x51e>
 800c7a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d008      	beq.n	800c7c2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800c7b0:	6878      	ldr	r0, [r7, #4]
 800c7b2:	f000 f97d 	bl	800cab0 <UART_EndTransmit_IT>
    return;
 800c7b6:	e004      	b.n	800c7c2 <HAL_UART_IRQHandler+0x51e>
    return;
 800c7b8:	bf00      	nop
 800c7ba:	e002      	b.n	800c7c2 <HAL_UART_IRQHandler+0x51e>
      return;
 800c7bc:	bf00      	nop
 800c7be:	e000      	b.n	800c7c2 <HAL_UART_IRQHandler+0x51e>
      return;
 800c7c0:	bf00      	nop
  }
}
 800c7c2:	37e8      	adds	r7, #232	@ 0xe8
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	bd80      	pop	{r7, pc}

0800c7c8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c7c8:	b480      	push	{r7}
 800c7ca:	b083      	sub	sp, #12
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c7d0:	bf00      	nop
 800c7d2:	370c      	adds	r7, #12
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	bc80      	pop	{r7}
 800c7d8:	4770      	bx	lr

0800c7da <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c7da:	b480      	push	{r7}
 800c7dc:	b083      	sub	sp, #12
 800c7de:	af00      	add	r7, sp, #0
 800c7e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c7e2:	bf00      	nop
 800c7e4:	370c      	adds	r7, #12
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	bc80      	pop	{r7}
 800c7ea:	4770      	bx	lr

0800c7ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c7ec:	b480      	push	{r7}
 800c7ee:	b083      	sub	sp, #12
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	460b      	mov	r3, r1
 800c7f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c7f8:	bf00      	nop
 800c7fa:	370c      	adds	r7, #12
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	bc80      	pop	{r7}
 800c800:	4770      	bx	lr

0800c802 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800c802:	b580      	push	{r7, lr}
 800c804:	b086      	sub	sp, #24
 800c806:	af00      	add	r7, sp, #0
 800c808:	60f8      	str	r0, [r7, #12]
 800c80a:	60b9      	str	r1, [r7, #8]
 800c80c:	603b      	str	r3, [r7, #0]
 800c80e:	4613      	mov	r3, r2
 800c810:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c812:	e03b      	b.n	800c88c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c814:	6a3b      	ldr	r3, [r7, #32]
 800c816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c81a:	d037      	beq.n	800c88c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c81c:	f7f7 f96e 	bl	8003afc <HAL_GetTick>
 800c820:	4602      	mov	r2, r0
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	1ad3      	subs	r3, r2, r3
 800c826:	6a3a      	ldr	r2, [r7, #32]
 800c828:	429a      	cmp	r2, r3
 800c82a:	d302      	bcc.n	800c832 <UART_WaitOnFlagUntilTimeout+0x30>
 800c82c:	6a3b      	ldr	r3, [r7, #32]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d101      	bne.n	800c836 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c832:	2303      	movs	r3, #3
 800c834:	e03a      	b.n	800c8ac <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	68db      	ldr	r3, [r3, #12]
 800c83c:	f003 0304 	and.w	r3, r3, #4
 800c840:	2b00      	cmp	r3, #0
 800c842:	d023      	beq.n	800c88c <UART_WaitOnFlagUntilTimeout+0x8a>
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	2b80      	cmp	r3, #128	@ 0x80
 800c848:	d020      	beq.n	800c88c <UART_WaitOnFlagUntilTimeout+0x8a>
 800c84a:	68bb      	ldr	r3, [r7, #8]
 800c84c:	2b40      	cmp	r3, #64	@ 0x40
 800c84e:	d01d      	beq.n	800c88c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f003 0308 	and.w	r3, r3, #8
 800c85a:	2b08      	cmp	r3, #8
 800c85c:	d116      	bne.n	800c88c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800c85e:	2300      	movs	r3, #0
 800c860:	617b      	str	r3, [r7, #20]
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	617b      	str	r3, [r7, #20]
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	685b      	ldr	r3, [r3, #4]
 800c870:	617b      	str	r3, [r7, #20]
 800c872:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c874:	68f8      	ldr	r0, [r7, #12]
 800c876:	f000 f856 	bl	800c926 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	2208      	movs	r2, #8
 800c87e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	2200      	movs	r2, #0
 800c884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800c888:	2301      	movs	r3, #1
 800c88a:	e00f      	b.n	800c8ac <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	681a      	ldr	r2, [r3, #0]
 800c892:	68bb      	ldr	r3, [r7, #8]
 800c894:	4013      	ands	r3, r2
 800c896:	68ba      	ldr	r2, [r7, #8]
 800c898:	429a      	cmp	r2, r3
 800c89a:	bf0c      	ite	eq
 800c89c:	2301      	moveq	r3, #1
 800c89e:	2300      	movne	r3, #0
 800c8a0:	b2db      	uxtb	r3, r3
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	79fb      	ldrb	r3, [r7, #7]
 800c8a6:	429a      	cmp	r2, r3
 800c8a8:	d0b4      	beq.n	800c814 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c8aa:	2300      	movs	r3, #0
}
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	3718      	adds	r7, #24
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	bd80      	pop	{r7, pc}

0800c8b4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c8b4:	b480      	push	{r7}
 800c8b6:	b085      	sub	sp, #20
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	60f8      	str	r0, [r7, #12]
 800c8bc:	60b9      	str	r1, [r7, #8]
 800c8be:	4613      	mov	r3, r2
 800c8c0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	68ba      	ldr	r2, [r7, #8]
 800c8c6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	88fa      	ldrh	r2, [r7, #6]
 800c8cc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	88fa      	ldrh	r2, [r7, #6]
 800c8d2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	2222      	movs	r2, #34	@ 0x22
 800c8de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	691b      	ldr	r3, [r3, #16]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d007      	beq.n	800c8fa <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	68da      	ldr	r2, [r3, #12]
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c8f8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	695a      	ldr	r2, [r3, #20]
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	f042 0201 	orr.w	r2, r2, #1
 800c908:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	68da      	ldr	r2, [r3, #12]
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f042 0220 	orr.w	r2, r2, #32
 800c918:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c91a:	2300      	movs	r3, #0
}
 800c91c:	4618      	mov	r0, r3
 800c91e:	3714      	adds	r7, #20
 800c920:	46bd      	mov	sp, r7
 800c922:	bc80      	pop	{r7}
 800c924:	4770      	bx	lr

0800c926 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c926:	b480      	push	{r7}
 800c928:	b095      	sub	sp, #84	@ 0x54
 800c92a:	af00      	add	r7, sp, #0
 800c92c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	330c      	adds	r3, #12
 800c934:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c938:	e853 3f00 	ldrex	r3, [r3]
 800c93c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c93e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c940:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c944:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	330c      	adds	r3, #12
 800c94c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c94e:	643a      	str	r2, [r7, #64]	@ 0x40
 800c950:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c952:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c954:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c956:	e841 2300 	strex	r3, r2, [r1]
 800c95a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c95c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d1e5      	bne.n	800c92e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	3314      	adds	r3, #20
 800c968:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c96a:	6a3b      	ldr	r3, [r7, #32]
 800c96c:	e853 3f00 	ldrex	r3, [r3]
 800c970:	61fb      	str	r3, [r7, #28]
   return(result);
 800c972:	69fb      	ldr	r3, [r7, #28]
 800c974:	f023 0301 	bic.w	r3, r3, #1
 800c978:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	3314      	adds	r3, #20
 800c980:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c982:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c984:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c986:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c988:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c98a:	e841 2300 	strex	r3, r2, [r1]
 800c98e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c992:	2b00      	cmp	r3, #0
 800c994:	d1e5      	bne.n	800c962 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c99a:	2b01      	cmp	r3, #1
 800c99c:	d119      	bne.n	800c9d2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	330c      	adds	r3, #12
 800c9a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	e853 3f00 	ldrex	r3, [r3]
 800c9ac:	60bb      	str	r3, [r7, #8]
   return(result);
 800c9ae:	68bb      	ldr	r3, [r7, #8]
 800c9b0:	f023 0310 	bic.w	r3, r3, #16
 800c9b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	330c      	adds	r3, #12
 800c9bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c9be:	61ba      	str	r2, [r7, #24]
 800c9c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9c2:	6979      	ldr	r1, [r7, #20]
 800c9c4:	69ba      	ldr	r2, [r7, #24]
 800c9c6:	e841 2300 	strex	r3, r2, [r1]
 800c9ca:	613b      	str	r3, [r7, #16]
   return(result);
 800c9cc:	693b      	ldr	r3, [r7, #16]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d1e5      	bne.n	800c99e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	2220      	movs	r2, #32
 800c9d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	2200      	movs	r2, #0
 800c9de:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800c9e0:	bf00      	nop
 800c9e2:	3754      	adds	r7, #84	@ 0x54
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	bc80      	pop	{r7}
 800c9e8:	4770      	bx	lr

0800c9ea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c9ea:	b580      	push	{r7, lr}
 800c9ec:	b084      	sub	sp, #16
 800c9ee:	af00      	add	r7, sp, #0
 800c9f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	2200      	movs	r2, #0
 800ca02:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ca04:	68f8      	ldr	r0, [r7, #12]
 800ca06:	f7ff fee8 	bl	800c7da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ca0a:	bf00      	nop
 800ca0c:	3710      	adds	r7, #16
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	bd80      	pop	{r7, pc}

0800ca12 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ca12:	b480      	push	{r7}
 800ca14:	b085      	sub	sp, #20
 800ca16:	af00      	add	r7, sp, #0
 800ca18:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ca20:	b2db      	uxtb	r3, r3
 800ca22:	2b21      	cmp	r3, #33	@ 0x21
 800ca24:	d13e      	bne.n	800caa4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	689b      	ldr	r3, [r3, #8]
 800ca2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca2e:	d114      	bne.n	800ca5a <UART_Transmit_IT+0x48>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	691b      	ldr	r3, [r3, #16]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d110      	bne.n	800ca5a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	6a1b      	ldr	r3, [r3, #32]
 800ca3c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	881b      	ldrh	r3, [r3, #0]
 800ca42:	461a      	mov	r2, r3
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ca4c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	6a1b      	ldr	r3, [r3, #32]
 800ca52:	1c9a      	adds	r2, r3, #2
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	621a      	str	r2, [r3, #32]
 800ca58:	e008      	b.n	800ca6c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	6a1b      	ldr	r3, [r3, #32]
 800ca5e:	1c59      	adds	r1, r3, #1
 800ca60:	687a      	ldr	r2, [r7, #4]
 800ca62:	6211      	str	r1, [r2, #32]
 800ca64:	781a      	ldrb	r2, [r3, #0]
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ca70:	b29b      	uxth	r3, r3
 800ca72:	3b01      	subs	r3, #1
 800ca74:	b29b      	uxth	r3, r3
 800ca76:	687a      	ldr	r2, [r7, #4]
 800ca78:	4619      	mov	r1, r3
 800ca7a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d10f      	bne.n	800caa0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	68da      	ldr	r2, [r3, #12]
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ca8e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	68da      	ldr	r2, [r3, #12]
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ca9e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800caa0:	2300      	movs	r3, #0
 800caa2:	e000      	b.n	800caa6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800caa4:	2302      	movs	r3, #2
  }
}
 800caa6:	4618      	mov	r0, r3
 800caa8:	3714      	adds	r7, #20
 800caaa:	46bd      	mov	sp, r7
 800caac:	bc80      	pop	{r7}
 800caae:	4770      	bx	lr

0800cab0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b082      	sub	sp, #8
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	68da      	ldr	r2, [r3, #12]
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cac6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2220      	movs	r2, #32
 800cacc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f7ff fe79 	bl	800c7c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800cad6:	2300      	movs	r3, #0
}
 800cad8:	4618      	mov	r0, r3
 800cada:	3708      	adds	r7, #8
 800cadc:	46bd      	mov	sp, r7
 800cade:	bd80      	pop	{r7, pc}

0800cae0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800cae0:	b580      	push	{r7, lr}
 800cae2:	b08c      	sub	sp, #48	@ 0x30
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800caee:	b2db      	uxtb	r3, r3
 800caf0:	2b22      	cmp	r3, #34	@ 0x22
 800caf2:	f040 80ae 	bne.w	800cc52 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	689b      	ldr	r3, [r3, #8]
 800cafa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cafe:	d117      	bne.n	800cb30 <UART_Receive_IT+0x50>
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	691b      	ldr	r3, [r3, #16]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d113      	bne.n	800cb30 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800cb08:	2300      	movs	r3, #0
 800cb0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb10:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	685b      	ldr	r3, [r3, #4]
 800cb18:	b29b      	uxth	r3, r3
 800cb1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb1e:	b29a      	uxth	r2, r3
 800cb20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb22:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb28:	1c9a      	adds	r2, r3, #2
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	629a      	str	r2, [r3, #40]	@ 0x28
 800cb2e:	e026      	b.n	800cb7e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800cb36:	2300      	movs	r3, #0
 800cb38:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	689b      	ldr	r3, [r3, #8]
 800cb3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cb42:	d007      	beq.n	800cb54 <UART_Receive_IT+0x74>
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	689b      	ldr	r3, [r3, #8]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d10a      	bne.n	800cb62 <UART_Receive_IT+0x82>
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	691b      	ldr	r3, [r3, #16]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d106      	bne.n	800cb62 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	685b      	ldr	r3, [r3, #4]
 800cb5a:	b2da      	uxtb	r2, r3
 800cb5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb5e:	701a      	strb	r2, [r3, #0]
 800cb60:	e008      	b.n	800cb74 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	685b      	ldr	r3, [r3, #4]
 800cb68:	b2db      	uxtb	r3, r3
 800cb6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb6e:	b2da      	uxtb	r2, r3
 800cb70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb72:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb78:	1c5a      	adds	r2, r3, #1
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800cb82:	b29b      	uxth	r3, r3
 800cb84:	3b01      	subs	r3, #1
 800cb86:	b29b      	uxth	r3, r3
 800cb88:	687a      	ldr	r2, [r7, #4]
 800cb8a:	4619      	mov	r1, r3
 800cb8c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d15d      	bne.n	800cc4e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	68da      	ldr	r2, [r3, #12]
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f022 0220 	bic.w	r2, r2, #32
 800cba0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	68da      	ldr	r2, [r3, #12]
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cbb0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	695a      	ldr	r2, [r3, #20]
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	f022 0201 	bic.w	r2, r2, #1
 800cbc0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2220      	movs	r2, #32
 800cbc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	2200      	movs	r2, #0
 800cbce:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbd4:	2b01      	cmp	r3, #1
 800cbd6:	d135      	bne.n	800cc44 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2200      	movs	r2, #0
 800cbdc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	330c      	adds	r3, #12
 800cbe4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbe6:	697b      	ldr	r3, [r7, #20]
 800cbe8:	e853 3f00 	ldrex	r3, [r3]
 800cbec:	613b      	str	r3, [r7, #16]
   return(result);
 800cbee:	693b      	ldr	r3, [r7, #16]
 800cbf0:	f023 0310 	bic.w	r3, r3, #16
 800cbf4:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	330c      	adds	r3, #12
 800cbfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cbfe:	623a      	str	r2, [r7, #32]
 800cc00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc02:	69f9      	ldr	r1, [r7, #28]
 800cc04:	6a3a      	ldr	r2, [r7, #32]
 800cc06:	e841 2300 	strex	r3, r2, [r1]
 800cc0a:	61bb      	str	r3, [r7, #24]
   return(result);
 800cc0c:	69bb      	ldr	r3, [r7, #24]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d1e5      	bne.n	800cbde <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	f003 0310 	and.w	r3, r3, #16
 800cc1c:	2b10      	cmp	r3, #16
 800cc1e:	d10a      	bne.n	800cc36 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800cc20:	2300      	movs	r3, #0
 800cc22:	60fb      	str	r3, [r7, #12]
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	60fb      	str	r3, [r7, #12]
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	685b      	ldr	r3, [r3, #4]
 800cc32:	60fb      	str	r3, [r7, #12]
 800cc34:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cc3a:	4619      	mov	r1, r3
 800cc3c:	6878      	ldr	r0, [r7, #4]
 800cc3e:	f7ff fdd5 	bl	800c7ec <HAL_UARTEx_RxEventCallback>
 800cc42:	e002      	b.n	800cc4a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800cc44:	6878      	ldr	r0, [r7, #4]
 800cc46:	f7fb ffa3 	bl	8008b90 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	e002      	b.n	800cc54 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800cc4e:	2300      	movs	r3, #0
 800cc50:	e000      	b.n	800cc54 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800cc52:	2302      	movs	r3, #2
  }
}
 800cc54:	4618      	mov	r0, r3
 800cc56:	3730      	adds	r7, #48	@ 0x30
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	bd80      	pop	{r7, pc}

0800cc5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b084      	sub	sp, #16
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	691b      	ldr	r3, [r3, #16]
 800cc6a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	68da      	ldr	r2, [r3, #12]
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	430a      	orrs	r2, r1
 800cc78:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	689a      	ldr	r2, [r3, #8]
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	691b      	ldr	r3, [r3, #16]
 800cc82:	431a      	orrs	r2, r3
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	695b      	ldr	r3, [r3, #20]
 800cc88:	4313      	orrs	r3, r2
 800cc8a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	68db      	ldr	r3, [r3, #12]
 800cc92:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800cc96:	f023 030c 	bic.w	r3, r3, #12
 800cc9a:	687a      	ldr	r2, [r7, #4]
 800cc9c:	6812      	ldr	r2, [r2, #0]
 800cc9e:	68b9      	ldr	r1, [r7, #8]
 800cca0:	430b      	orrs	r3, r1
 800cca2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	695b      	ldr	r3, [r3, #20]
 800ccaa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	699a      	ldr	r2, [r3, #24]
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	430a      	orrs	r2, r1
 800ccb8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	4a2c      	ldr	r2, [pc, #176]	@ (800cd70 <UART_SetConfig+0x114>)
 800ccc0:	4293      	cmp	r3, r2
 800ccc2:	d103      	bne.n	800cccc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800ccc4:	f7fd fad8 	bl	800a278 <HAL_RCC_GetPCLK2Freq>
 800ccc8:	60f8      	str	r0, [r7, #12]
 800ccca:	e002      	b.n	800ccd2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800cccc:	f7fd fac0 	bl	800a250 <HAL_RCC_GetPCLK1Freq>
 800ccd0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ccd2:	68fa      	ldr	r2, [r7, #12]
 800ccd4:	4613      	mov	r3, r2
 800ccd6:	009b      	lsls	r3, r3, #2
 800ccd8:	4413      	add	r3, r2
 800ccda:	009a      	lsls	r2, r3, #2
 800ccdc:	441a      	add	r2, r3
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	685b      	ldr	r3, [r3, #4]
 800cce2:	009b      	lsls	r3, r3, #2
 800cce4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cce8:	4a22      	ldr	r2, [pc, #136]	@ (800cd74 <UART_SetConfig+0x118>)
 800ccea:	fba2 2303 	umull	r2, r3, r2, r3
 800ccee:	095b      	lsrs	r3, r3, #5
 800ccf0:	0119      	lsls	r1, r3, #4
 800ccf2:	68fa      	ldr	r2, [r7, #12]
 800ccf4:	4613      	mov	r3, r2
 800ccf6:	009b      	lsls	r3, r3, #2
 800ccf8:	4413      	add	r3, r2
 800ccfa:	009a      	lsls	r2, r3, #2
 800ccfc:	441a      	add	r2, r3
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	685b      	ldr	r3, [r3, #4]
 800cd02:	009b      	lsls	r3, r3, #2
 800cd04:	fbb2 f2f3 	udiv	r2, r2, r3
 800cd08:	4b1a      	ldr	r3, [pc, #104]	@ (800cd74 <UART_SetConfig+0x118>)
 800cd0a:	fba3 0302 	umull	r0, r3, r3, r2
 800cd0e:	095b      	lsrs	r3, r3, #5
 800cd10:	2064      	movs	r0, #100	@ 0x64
 800cd12:	fb00 f303 	mul.w	r3, r0, r3
 800cd16:	1ad3      	subs	r3, r2, r3
 800cd18:	011b      	lsls	r3, r3, #4
 800cd1a:	3332      	adds	r3, #50	@ 0x32
 800cd1c:	4a15      	ldr	r2, [pc, #84]	@ (800cd74 <UART_SetConfig+0x118>)
 800cd1e:	fba2 2303 	umull	r2, r3, r2, r3
 800cd22:	095b      	lsrs	r3, r3, #5
 800cd24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cd28:	4419      	add	r1, r3
 800cd2a:	68fa      	ldr	r2, [r7, #12]
 800cd2c:	4613      	mov	r3, r2
 800cd2e:	009b      	lsls	r3, r3, #2
 800cd30:	4413      	add	r3, r2
 800cd32:	009a      	lsls	r2, r3, #2
 800cd34:	441a      	add	r2, r3
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	685b      	ldr	r3, [r3, #4]
 800cd3a:	009b      	lsls	r3, r3, #2
 800cd3c:	fbb2 f2f3 	udiv	r2, r2, r3
 800cd40:	4b0c      	ldr	r3, [pc, #48]	@ (800cd74 <UART_SetConfig+0x118>)
 800cd42:	fba3 0302 	umull	r0, r3, r3, r2
 800cd46:	095b      	lsrs	r3, r3, #5
 800cd48:	2064      	movs	r0, #100	@ 0x64
 800cd4a:	fb00 f303 	mul.w	r3, r0, r3
 800cd4e:	1ad3      	subs	r3, r2, r3
 800cd50:	011b      	lsls	r3, r3, #4
 800cd52:	3332      	adds	r3, #50	@ 0x32
 800cd54:	4a07      	ldr	r2, [pc, #28]	@ (800cd74 <UART_SetConfig+0x118>)
 800cd56:	fba2 2303 	umull	r2, r3, r2, r3
 800cd5a:	095b      	lsrs	r3, r3, #5
 800cd5c:	f003 020f 	and.w	r2, r3, #15
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	440a      	add	r2, r1
 800cd66:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800cd68:	bf00      	nop
 800cd6a:	3710      	adds	r7, #16
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd80      	pop	{r7, pc}
 800cd70:	40013800 	.word	0x40013800
 800cd74:	51eb851f 	.word	0x51eb851f

0800cd78 <__cvt>:
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd7e:	461d      	mov	r5, r3
 800cd80:	bfbb      	ittet	lt
 800cd82:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800cd86:	461d      	movlt	r5, r3
 800cd88:	2300      	movge	r3, #0
 800cd8a:	232d      	movlt	r3, #45	@ 0x2d
 800cd8c:	b088      	sub	sp, #32
 800cd8e:	4614      	mov	r4, r2
 800cd90:	bfb8      	it	lt
 800cd92:	4614      	movlt	r4, r2
 800cd94:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cd96:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800cd98:	7013      	strb	r3, [r2, #0]
 800cd9a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cd9c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800cda0:	f023 0820 	bic.w	r8, r3, #32
 800cda4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cda8:	d005      	beq.n	800cdb6 <__cvt+0x3e>
 800cdaa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cdae:	d100      	bne.n	800cdb2 <__cvt+0x3a>
 800cdb0:	3601      	adds	r6, #1
 800cdb2:	2302      	movs	r3, #2
 800cdb4:	e000      	b.n	800cdb8 <__cvt+0x40>
 800cdb6:	2303      	movs	r3, #3
 800cdb8:	aa07      	add	r2, sp, #28
 800cdba:	9204      	str	r2, [sp, #16]
 800cdbc:	aa06      	add	r2, sp, #24
 800cdbe:	e9cd a202 	strd	sl, r2, [sp, #8]
 800cdc2:	e9cd 3600 	strd	r3, r6, [sp]
 800cdc6:	4622      	mov	r2, r4
 800cdc8:	462b      	mov	r3, r5
 800cdca:	f001 f991 	bl	800e0f0 <_dtoa_r>
 800cdce:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cdd2:	4607      	mov	r7, r0
 800cdd4:	d119      	bne.n	800ce0a <__cvt+0x92>
 800cdd6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cdd8:	07db      	lsls	r3, r3, #31
 800cdda:	d50e      	bpl.n	800cdfa <__cvt+0x82>
 800cddc:	eb00 0906 	add.w	r9, r0, r6
 800cde0:	2200      	movs	r2, #0
 800cde2:	2300      	movs	r3, #0
 800cde4:	4620      	mov	r0, r4
 800cde6:	4629      	mov	r1, r5
 800cde8:	f7f3 fe4a 	bl	8000a80 <__aeabi_dcmpeq>
 800cdec:	b108      	cbz	r0, 800cdf2 <__cvt+0x7a>
 800cdee:	f8cd 901c 	str.w	r9, [sp, #28]
 800cdf2:	2230      	movs	r2, #48	@ 0x30
 800cdf4:	9b07      	ldr	r3, [sp, #28]
 800cdf6:	454b      	cmp	r3, r9
 800cdf8:	d31e      	bcc.n	800ce38 <__cvt+0xc0>
 800cdfa:	4638      	mov	r0, r7
 800cdfc:	9b07      	ldr	r3, [sp, #28]
 800cdfe:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ce00:	1bdb      	subs	r3, r3, r7
 800ce02:	6013      	str	r3, [r2, #0]
 800ce04:	b008      	add	sp, #32
 800ce06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce0a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ce0e:	eb00 0906 	add.w	r9, r0, r6
 800ce12:	d1e5      	bne.n	800cde0 <__cvt+0x68>
 800ce14:	7803      	ldrb	r3, [r0, #0]
 800ce16:	2b30      	cmp	r3, #48	@ 0x30
 800ce18:	d10a      	bne.n	800ce30 <__cvt+0xb8>
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	4620      	mov	r0, r4
 800ce20:	4629      	mov	r1, r5
 800ce22:	f7f3 fe2d 	bl	8000a80 <__aeabi_dcmpeq>
 800ce26:	b918      	cbnz	r0, 800ce30 <__cvt+0xb8>
 800ce28:	f1c6 0601 	rsb	r6, r6, #1
 800ce2c:	f8ca 6000 	str.w	r6, [sl]
 800ce30:	f8da 3000 	ldr.w	r3, [sl]
 800ce34:	4499      	add	r9, r3
 800ce36:	e7d3      	b.n	800cde0 <__cvt+0x68>
 800ce38:	1c59      	adds	r1, r3, #1
 800ce3a:	9107      	str	r1, [sp, #28]
 800ce3c:	701a      	strb	r2, [r3, #0]
 800ce3e:	e7d9      	b.n	800cdf4 <__cvt+0x7c>

0800ce40 <__exponent>:
 800ce40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce42:	2900      	cmp	r1, #0
 800ce44:	bfb6      	itet	lt
 800ce46:	232d      	movlt	r3, #45	@ 0x2d
 800ce48:	232b      	movge	r3, #43	@ 0x2b
 800ce4a:	4249      	neglt	r1, r1
 800ce4c:	2909      	cmp	r1, #9
 800ce4e:	7002      	strb	r2, [r0, #0]
 800ce50:	7043      	strb	r3, [r0, #1]
 800ce52:	dd29      	ble.n	800cea8 <__exponent+0x68>
 800ce54:	f10d 0307 	add.w	r3, sp, #7
 800ce58:	461d      	mov	r5, r3
 800ce5a:	270a      	movs	r7, #10
 800ce5c:	fbb1 f6f7 	udiv	r6, r1, r7
 800ce60:	461a      	mov	r2, r3
 800ce62:	fb07 1416 	mls	r4, r7, r6, r1
 800ce66:	3430      	adds	r4, #48	@ 0x30
 800ce68:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ce6c:	460c      	mov	r4, r1
 800ce6e:	2c63      	cmp	r4, #99	@ 0x63
 800ce70:	4631      	mov	r1, r6
 800ce72:	f103 33ff 	add.w	r3, r3, #4294967295
 800ce76:	dcf1      	bgt.n	800ce5c <__exponent+0x1c>
 800ce78:	3130      	adds	r1, #48	@ 0x30
 800ce7a:	1e94      	subs	r4, r2, #2
 800ce7c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ce80:	4623      	mov	r3, r4
 800ce82:	1c41      	adds	r1, r0, #1
 800ce84:	42ab      	cmp	r3, r5
 800ce86:	d30a      	bcc.n	800ce9e <__exponent+0x5e>
 800ce88:	f10d 0309 	add.w	r3, sp, #9
 800ce8c:	1a9b      	subs	r3, r3, r2
 800ce8e:	42ac      	cmp	r4, r5
 800ce90:	bf88      	it	hi
 800ce92:	2300      	movhi	r3, #0
 800ce94:	3302      	adds	r3, #2
 800ce96:	4403      	add	r3, r0
 800ce98:	1a18      	subs	r0, r3, r0
 800ce9a:	b003      	add	sp, #12
 800ce9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce9e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cea2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cea6:	e7ed      	b.n	800ce84 <__exponent+0x44>
 800cea8:	2330      	movs	r3, #48	@ 0x30
 800ceaa:	3130      	adds	r1, #48	@ 0x30
 800ceac:	7083      	strb	r3, [r0, #2]
 800ceae:	70c1      	strb	r1, [r0, #3]
 800ceb0:	1d03      	adds	r3, r0, #4
 800ceb2:	e7f1      	b.n	800ce98 <__exponent+0x58>

0800ceb4 <_printf_float>:
 800ceb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceb8:	b091      	sub	sp, #68	@ 0x44
 800ceba:	460c      	mov	r4, r1
 800cebc:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800cec0:	4616      	mov	r6, r2
 800cec2:	461f      	mov	r7, r3
 800cec4:	4605      	mov	r5, r0
 800cec6:	f000 ffff 	bl	800dec8 <_localeconv_r>
 800ceca:	6803      	ldr	r3, [r0, #0]
 800cecc:	4618      	mov	r0, r3
 800cece:	9308      	str	r3, [sp, #32]
 800ced0:	f7f3 f9aa 	bl	8000228 <strlen>
 800ced4:	2300      	movs	r3, #0
 800ced6:	930e      	str	r3, [sp, #56]	@ 0x38
 800ced8:	f8d8 3000 	ldr.w	r3, [r8]
 800cedc:	9009      	str	r0, [sp, #36]	@ 0x24
 800cede:	3307      	adds	r3, #7
 800cee0:	f023 0307 	bic.w	r3, r3, #7
 800cee4:	f103 0208 	add.w	r2, r3, #8
 800cee8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ceec:	f8d4 b000 	ldr.w	fp, [r4]
 800cef0:	f8c8 2000 	str.w	r2, [r8]
 800cef4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cef8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cefc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cefe:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800cf02:	f04f 32ff 	mov.w	r2, #4294967295
 800cf06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cf0a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cf0e:	4b9c      	ldr	r3, [pc, #624]	@ (800d180 <_printf_float+0x2cc>)
 800cf10:	f7f3 fde8 	bl	8000ae4 <__aeabi_dcmpun>
 800cf14:	bb70      	cbnz	r0, 800cf74 <_printf_float+0xc0>
 800cf16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cf1a:	f04f 32ff 	mov.w	r2, #4294967295
 800cf1e:	4b98      	ldr	r3, [pc, #608]	@ (800d180 <_printf_float+0x2cc>)
 800cf20:	f7f3 fdc2 	bl	8000aa8 <__aeabi_dcmple>
 800cf24:	bb30      	cbnz	r0, 800cf74 <_printf_float+0xc0>
 800cf26:	2200      	movs	r2, #0
 800cf28:	2300      	movs	r3, #0
 800cf2a:	4640      	mov	r0, r8
 800cf2c:	4649      	mov	r1, r9
 800cf2e:	f7f3 fdb1 	bl	8000a94 <__aeabi_dcmplt>
 800cf32:	b110      	cbz	r0, 800cf3a <_printf_float+0x86>
 800cf34:	232d      	movs	r3, #45	@ 0x2d
 800cf36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cf3a:	4a92      	ldr	r2, [pc, #584]	@ (800d184 <_printf_float+0x2d0>)
 800cf3c:	4b92      	ldr	r3, [pc, #584]	@ (800d188 <_printf_float+0x2d4>)
 800cf3e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cf42:	bf8c      	ite	hi
 800cf44:	4690      	movhi	r8, r2
 800cf46:	4698      	movls	r8, r3
 800cf48:	2303      	movs	r3, #3
 800cf4a:	f04f 0900 	mov.w	r9, #0
 800cf4e:	6123      	str	r3, [r4, #16]
 800cf50:	f02b 0304 	bic.w	r3, fp, #4
 800cf54:	6023      	str	r3, [r4, #0]
 800cf56:	4633      	mov	r3, r6
 800cf58:	4621      	mov	r1, r4
 800cf5a:	4628      	mov	r0, r5
 800cf5c:	9700      	str	r7, [sp, #0]
 800cf5e:	aa0f      	add	r2, sp, #60	@ 0x3c
 800cf60:	f000 f9d4 	bl	800d30c <_printf_common>
 800cf64:	3001      	adds	r0, #1
 800cf66:	f040 8090 	bne.w	800d08a <_printf_float+0x1d6>
 800cf6a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf6e:	b011      	add	sp, #68	@ 0x44
 800cf70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf74:	4642      	mov	r2, r8
 800cf76:	464b      	mov	r3, r9
 800cf78:	4640      	mov	r0, r8
 800cf7a:	4649      	mov	r1, r9
 800cf7c:	f7f3 fdb2 	bl	8000ae4 <__aeabi_dcmpun>
 800cf80:	b148      	cbz	r0, 800cf96 <_printf_float+0xe2>
 800cf82:	464b      	mov	r3, r9
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	bfb8      	it	lt
 800cf88:	232d      	movlt	r3, #45	@ 0x2d
 800cf8a:	4a80      	ldr	r2, [pc, #512]	@ (800d18c <_printf_float+0x2d8>)
 800cf8c:	bfb8      	it	lt
 800cf8e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cf92:	4b7f      	ldr	r3, [pc, #508]	@ (800d190 <_printf_float+0x2dc>)
 800cf94:	e7d3      	b.n	800cf3e <_printf_float+0x8a>
 800cf96:	6863      	ldr	r3, [r4, #4]
 800cf98:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800cf9c:	1c5a      	adds	r2, r3, #1
 800cf9e:	d13f      	bne.n	800d020 <_printf_float+0x16c>
 800cfa0:	2306      	movs	r3, #6
 800cfa2:	6063      	str	r3, [r4, #4]
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800cfaa:	6023      	str	r3, [r4, #0]
 800cfac:	9206      	str	r2, [sp, #24]
 800cfae:	aa0e      	add	r2, sp, #56	@ 0x38
 800cfb0:	e9cd a204 	strd	sl, r2, [sp, #16]
 800cfb4:	aa0d      	add	r2, sp, #52	@ 0x34
 800cfb6:	9203      	str	r2, [sp, #12]
 800cfb8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800cfbc:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800cfc0:	6863      	ldr	r3, [r4, #4]
 800cfc2:	4642      	mov	r2, r8
 800cfc4:	9300      	str	r3, [sp, #0]
 800cfc6:	4628      	mov	r0, r5
 800cfc8:	464b      	mov	r3, r9
 800cfca:	910a      	str	r1, [sp, #40]	@ 0x28
 800cfcc:	f7ff fed4 	bl	800cd78 <__cvt>
 800cfd0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cfd2:	4680      	mov	r8, r0
 800cfd4:	2947      	cmp	r1, #71	@ 0x47
 800cfd6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800cfd8:	d128      	bne.n	800d02c <_printf_float+0x178>
 800cfda:	1cc8      	adds	r0, r1, #3
 800cfdc:	db02      	blt.n	800cfe4 <_printf_float+0x130>
 800cfde:	6863      	ldr	r3, [r4, #4]
 800cfe0:	4299      	cmp	r1, r3
 800cfe2:	dd40      	ble.n	800d066 <_printf_float+0x1b2>
 800cfe4:	f1aa 0a02 	sub.w	sl, sl, #2
 800cfe8:	fa5f fa8a 	uxtb.w	sl, sl
 800cfec:	4652      	mov	r2, sl
 800cfee:	3901      	subs	r1, #1
 800cff0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cff4:	910d      	str	r1, [sp, #52]	@ 0x34
 800cff6:	f7ff ff23 	bl	800ce40 <__exponent>
 800cffa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cffc:	4681      	mov	r9, r0
 800cffe:	1813      	adds	r3, r2, r0
 800d000:	2a01      	cmp	r2, #1
 800d002:	6123      	str	r3, [r4, #16]
 800d004:	dc02      	bgt.n	800d00c <_printf_float+0x158>
 800d006:	6822      	ldr	r2, [r4, #0]
 800d008:	07d2      	lsls	r2, r2, #31
 800d00a:	d501      	bpl.n	800d010 <_printf_float+0x15c>
 800d00c:	3301      	adds	r3, #1
 800d00e:	6123      	str	r3, [r4, #16]
 800d010:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800d014:	2b00      	cmp	r3, #0
 800d016:	d09e      	beq.n	800cf56 <_printf_float+0xa2>
 800d018:	232d      	movs	r3, #45	@ 0x2d
 800d01a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d01e:	e79a      	b.n	800cf56 <_printf_float+0xa2>
 800d020:	2947      	cmp	r1, #71	@ 0x47
 800d022:	d1bf      	bne.n	800cfa4 <_printf_float+0xf0>
 800d024:	2b00      	cmp	r3, #0
 800d026:	d1bd      	bne.n	800cfa4 <_printf_float+0xf0>
 800d028:	2301      	movs	r3, #1
 800d02a:	e7ba      	b.n	800cfa2 <_printf_float+0xee>
 800d02c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d030:	d9dc      	bls.n	800cfec <_printf_float+0x138>
 800d032:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d036:	d118      	bne.n	800d06a <_printf_float+0x1b6>
 800d038:	2900      	cmp	r1, #0
 800d03a:	6863      	ldr	r3, [r4, #4]
 800d03c:	dd0b      	ble.n	800d056 <_printf_float+0x1a2>
 800d03e:	6121      	str	r1, [r4, #16]
 800d040:	b913      	cbnz	r3, 800d048 <_printf_float+0x194>
 800d042:	6822      	ldr	r2, [r4, #0]
 800d044:	07d0      	lsls	r0, r2, #31
 800d046:	d502      	bpl.n	800d04e <_printf_float+0x19a>
 800d048:	3301      	adds	r3, #1
 800d04a:	440b      	add	r3, r1
 800d04c:	6123      	str	r3, [r4, #16]
 800d04e:	f04f 0900 	mov.w	r9, #0
 800d052:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d054:	e7dc      	b.n	800d010 <_printf_float+0x15c>
 800d056:	b913      	cbnz	r3, 800d05e <_printf_float+0x1aa>
 800d058:	6822      	ldr	r2, [r4, #0]
 800d05a:	07d2      	lsls	r2, r2, #31
 800d05c:	d501      	bpl.n	800d062 <_printf_float+0x1ae>
 800d05e:	3302      	adds	r3, #2
 800d060:	e7f4      	b.n	800d04c <_printf_float+0x198>
 800d062:	2301      	movs	r3, #1
 800d064:	e7f2      	b.n	800d04c <_printf_float+0x198>
 800d066:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d06a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d06c:	4299      	cmp	r1, r3
 800d06e:	db05      	blt.n	800d07c <_printf_float+0x1c8>
 800d070:	6823      	ldr	r3, [r4, #0]
 800d072:	6121      	str	r1, [r4, #16]
 800d074:	07d8      	lsls	r0, r3, #31
 800d076:	d5ea      	bpl.n	800d04e <_printf_float+0x19a>
 800d078:	1c4b      	adds	r3, r1, #1
 800d07a:	e7e7      	b.n	800d04c <_printf_float+0x198>
 800d07c:	2900      	cmp	r1, #0
 800d07e:	bfcc      	ite	gt
 800d080:	2201      	movgt	r2, #1
 800d082:	f1c1 0202 	rsble	r2, r1, #2
 800d086:	4413      	add	r3, r2
 800d088:	e7e0      	b.n	800d04c <_printf_float+0x198>
 800d08a:	6823      	ldr	r3, [r4, #0]
 800d08c:	055a      	lsls	r2, r3, #21
 800d08e:	d407      	bmi.n	800d0a0 <_printf_float+0x1ec>
 800d090:	6923      	ldr	r3, [r4, #16]
 800d092:	4642      	mov	r2, r8
 800d094:	4631      	mov	r1, r6
 800d096:	4628      	mov	r0, r5
 800d098:	47b8      	blx	r7
 800d09a:	3001      	adds	r0, #1
 800d09c:	d12b      	bne.n	800d0f6 <_printf_float+0x242>
 800d09e:	e764      	b.n	800cf6a <_printf_float+0xb6>
 800d0a0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d0a4:	f240 80dc 	bls.w	800d260 <_printf_float+0x3ac>
 800d0a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	f7f3 fce6 	bl	8000a80 <__aeabi_dcmpeq>
 800d0b4:	2800      	cmp	r0, #0
 800d0b6:	d033      	beq.n	800d120 <_printf_float+0x26c>
 800d0b8:	2301      	movs	r3, #1
 800d0ba:	4631      	mov	r1, r6
 800d0bc:	4628      	mov	r0, r5
 800d0be:	4a35      	ldr	r2, [pc, #212]	@ (800d194 <_printf_float+0x2e0>)
 800d0c0:	47b8      	blx	r7
 800d0c2:	3001      	adds	r0, #1
 800d0c4:	f43f af51 	beq.w	800cf6a <_printf_float+0xb6>
 800d0c8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800d0cc:	4543      	cmp	r3, r8
 800d0ce:	db02      	blt.n	800d0d6 <_printf_float+0x222>
 800d0d0:	6823      	ldr	r3, [r4, #0]
 800d0d2:	07d8      	lsls	r0, r3, #31
 800d0d4:	d50f      	bpl.n	800d0f6 <_printf_float+0x242>
 800d0d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d0da:	4631      	mov	r1, r6
 800d0dc:	4628      	mov	r0, r5
 800d0de:	47b8      	blx	r7
 800d0e0:	3001      	adds	r0, #1
 800d0e2:	f43f af42 	beq.w	800cf6a <_printf_float+0xb6>
 800d0e6:	f04f 0900 	mov.w	r9, #0
 800d0ea:	f108 38ff 	add.w	r8, r8, #4294967295
 800d0ee:	f104 0a1a 	add.w	sl, r4, #26
 800d0f2:	45c8      	cmp	r8, r9
 800d0f4:	dc09      	bgt.n	800d10a <_printf_float+0x256>
 800d0f6:	6823      	ldr	r3, [r4, #0]
 800d0f8:	079b      	lsls	r3, r3, #30
 800d0fa:	f100 8102 	bmi.w	800d302 <_printf_float+0x44e>
 800d0fe:	68e0      	ldr	r0, [r4, #12]
 800d100:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d102:	4298      	cmp	r0, r3
 800d104:	bfb8      	it	lt
 800d106:	4618      	movlt	r0, r3
 800d108:	e731      	b.n	800cf6e <_printf_float+0xba>
 800d10a:	2301      	movs	r3, #1
 800d10c:	4652      	mov	r2, sl
 800d10e:	4631      	mov	r1, r6
 800d110:	4628      	mov	r0, r5
 800d112:	47b8      	blx	r7
 800d114:	3001      	adds	r0, #1
 800d116:	f43f af28 	beq.w	800cf6a <_printf_float+0xb6>
 800d11a:	f109 0901 	add.w	r9, r9, #1
 800d11e:	e7e8      	b.n	800d0f2 <_printf_float+0x23e>
 800d120:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d122:	2b00      	cmp	r3, #0
 800d124:	dc38      	bgt.n	800d198 <_printf_float+0x2e4>
 800d126:	2301      	movs	r3, #1
 800d128:	4631      	mov	r1, r6
 800d12a:	4628      	mov	r0, r5
 800d12c:	4a19      	ldr	r2, [pc, #100]	@ (800d194 <_printf_float+0x2e0>)
 800d12e:	47b8      	blx	r7
 800d130:	3001      	adds	r0, #1
 800d132:	f43f af1a 	beq.w	800cf6a <_printf_float+0xb6>
 800d136:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800d13a:	ea59 0303 	orrs.w	r3, r9, r3
 800d13e:	d102      	bne.n	800d146 <_printf_float+0x292>
 800d140:	6823      	ldr	r3, [r4, #0]
 800d142:	07d9      	lsls	r1, r3, #31
 800d144:	d5d7      	bpl.n	800d0f6 <_printf_float+0x242>
 800d146:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d14a:	4631      	mov	r1, r6
 800d14c:	4628      	mov	r0, r5
 800d14e:	47b8      	blx	r7
 800d150:	3001      	adds	r0, #1
 800d152:	f43f af0a 	beq.w	800cf6a <_printf_float+0xb6>
 800d156:	f04f 0a00 	mov.w	sl, #0
 800d15a:	f104 0b1a 	add.w	fp, r4, #26
 800d15e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d160:	425b      	negs	r3, r3
 800d162:	4553      	cmp	r3, sl
 800d164:	dc01      	bgt.n	800d16a <_printf_float+0x2b6>
 800d166:	464b      	mov	r3, r9
 800d168:	e793      	b.n	800d092 <_printf_float+0x1de>
 800d16a:	2301      	movs	r3, #1
 800d16c:	465a      	mov	r2, fp
 800d16e:	4631      	mov	r1, r6
 800d170:	4628      	mov	r0, r5
 800d172:	47b8      	blx	r7
 800d174:	3001      	adds	r0, #1
 800d176:	f43f aef8 	beq.w	800cf6a <_printf_float+0xb6>
 800d17a:	f10a 0a01 	add.w	sl, sl, #1
 800d17e:	e7ee      	b.n	800d15e <_printf_float+0x2aa>
 800d180:	7fefffff 	.word	0x7fefffff
 800d184:	08013a42 	.word	0x08013a42
 800d188:	08013a3e 	.word	0x08013a3e
 800d18c:	08013a4a 	.word	0x08013a4a
 800d190:	08013a46 	.word	0x08013a46
 800d194:	08013a4e 	.word	0x08013a4e
 800d198:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d19a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800d19e:	4553      	cmp	r3, sl
 800d1a0:	bfa8      	it	ge
 800d1a2:	4653      	movge	r3, sl
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	4699      	mov	r9, r3
 800d1a8:	dc36      	bgt.n	800d218 <_printf_float+0x364>
 800d1aa:	f04f 0b00 	mov.w	fp, #0
 800d1ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d1b2:	f104 021a 	add.w	r2, r4, #26
 800d1b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d1b8:	930a      	str	r3, [sp, #40]	@ 0x28
 800d1ba:	eba3 0309 	sub.w	r3, r3, r9
 800d1be:	455b      	cmp	r3, fp
 800d1c0:	dc31      	bgt.n	800d226 <_printf_float+0x372>
 800d1c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d1c4:	459a      	cmp	sl, r3
 800d1c6:	dc3a      	bgt.n	800d23e <_printf_float+0x38a>
 800d1c8:	6823      	ldr	r3, [r4, #0]
 800d1ca:	07da      	lsls	r2, r3, #31
 800d1cc:	d437      	bmi.n	800d23e <_printf_float+0x38a>
 800d1ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d1d0:	ebaa 0903 	sub.w	r9, sl, r3
 800d1d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1d6:	ebaa 0303 	sub.w	r3, sl, r3
 800d1da:	4599      	cmp	r9, r3
 800d1dc:	bfa8      	it	ge
 800d1de:	4699      	movge	r9, r3
 800d1e0:	f1b9 0f00 	cmp.w	r9, #0
 800d1e4:	dc33      	bgt.n	800d24e <_printf_float+0x39a>
 800d1e6:	f04f 0800 	mov.w	r8, #0
 800d1ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d1ee:	f104 0b1a 	add.w	fp, r4, #26
 800d1f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d1f4:	ebaa 0303 	sub.w	r3, sl, r3
 800d1f8:	eba3 0309 	sub.w	r3, r3, r9
 800d1fc:	4543      	cmp	r3, r8
 800d1fe:	f77f af7a 	ble.w	800d0f6 <_printf_float+0x242>
 800d202:	2301      	movs	r3, #1
 800d204:	465a      	mov	r2, fp
 800d206:	4631      	mov	r1, r6
 800d208:	4628      	mov	r0, r5
 800d20a:	47b8      	blx	r7
 800d20c:	3001      	adds	r0, #1
 800d20e:	f43f aeac 	beq.w	800cf6a <_printf_float+0xb6>
 800d212:	f108 0801 	add.w	r8, r8, #1
 800d216:	e7ec      	b.n	800d1f2 <_printf_float+0x33e>
 800d218:	4642      	mov	r2, r8
 800d21a:	4631      	mov	r1, r6
 800d21c:	4628      	mov	r0, r5
 800d21e:	47b8      	blx	r7
 800d220:	3001      	adds	r0, #1
 800d222:	d1c2      	bne.n	800d1aa <_printf_float+0x2f6>
 800d224:	e6a1      	b.n	800cf6a <_printf_float+0xb6>
 800d226:	2301      	movs	r3, #1
 800d228:	4631      	mov	r1, r6
 800d22a:	4628      	mov	r0, r5
 800d22c:	920a      	str	r2, [sp, #40]	@ 0x28
 800d22e:	47b8      	blx	r7
 800d230:	3001      	adds	r0, #1
 800d232:	f43f ae9a 	beq.w	800cf6a <_printf_float+0xb6>
 800d236:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d238:	f10b 0b01 	add.w	fp, fp, #1
 800d23c:	e7bb      	b.n	800d1b6 <_printf_float+0x302>
 800d23e:	4631      	mov	r1, r6
 800d240:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d244:	4628      	mov	r0, r5
 800d246:	47b8      	blx	r7
 800d248:	3001      	adds	r0, #1
 800d24a:	d1c0      	bne.n	800d1ce <_printf_float+0x31a>
 800d24c:	e68d      	b.n	800cf6a <_printf_float+0xb6>
 800d24e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d250:	464b      	mov	r3, r9
 800d252:	4631      	mov	r1, r6
 800d254:	4628      	mov	r0, r5
 800d256:	4442      	add	r2, r8
 800d258:	47b8      	blx	r7
 800d25a:	3001      	adds	r0, #1
 800d25c:	d1c3      	bne.n	800d1e6 <_printf_float+0x332>
 800d25e:	e684      	b.n	800cf6a <_printf_float+0xb6>
 800d260:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800d264:	f1ba 0f01 	cmp.w	sl, #1
 800d268:	dc01      	bgt.n	800d26e <_printf_float+0x3ba>
 800d26a:	07db      	lsls	r3, r3, #31
 800d26c:	d536      	bpl.n	800d2dc <_printf_float+0x428>
 800d26e:	2301      	movs	r3, #1
 800d270:	4642      	mov	r2, r8
 800d272:	4631      	mov	r1, r6
 800d274:	4628      	mov	r0, r5
 800d276:	47b8      	blx	r7
 800d278:	3001      	adds	r0, #1
 800d27a:	f43f ae76 	beq.w	800cf6a <_printf_float+0xb6>
 800d27e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d282:	4631      	mov	r1, r6
 800d284:	4628      	mov	r0, r5
 800d286:	47b8      	blx	r7
 800d288:	3001      	adds	r0, #1
 800d28a:	f43f ae6e 	beq.w	800cf6a <_printf_float+0xb6>
 800d28e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d292:	2200      	movs	r2, #0
 800d294:	2300      	movs	r3, #0
 800d296:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d29a:	f7f3 fbf1 	bl	8000a80 <__aeabi_dcmpeq>
 800d29e:	b9c0      	cbnz	r0, 800d2d2 <_printf_float+0x41e>
 800d2a0:	4653      	mov	r3, sl
 800d2a2:	f108 0201 	add.w	r2, r8, #1
 800d2a6:	4631      	mov	r1, r6
 800d2a8:	4628      	mov	r0, r5
 800d2aa:	47b8      	blx	r7
 800d2ac:	3001      	adds	r0, #1
 800d2ae:	d10c      	bne.n	800d2ca <_printf_float+0x416>
 800d2b0:	e65b      	b.n	800cf6a <_printf_float+0xb6>
 800d2b2:	2301      	movs	r3, #1
 800d2b4:	465a      	mov	r2, fp
 800d2b6:	4631      	mov	r1, r6
 800d2b8:	4628      	mov	r0, r5
 800d2ba:	47b8      	blx	r7
 800d2bc:	3001      	adds	r0, #1
 800d2be:	f43f ae54 	beq.w	800cf6a <_printf_float+0xb6>
 800d2c2:	f108 0801 	add.w	r8, r8, #1
 800d2c6:	45d0      	cmp	r8, sl
 800d2c8:	dbf3      	blt.n	800d2b2 <_printf_float+0x3fe>
 800d2ca:	464b      	mov	r3, r9
 800d2cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d2d0:	e6e0      	b.n	800d094 <_printf_float+0x1e0>
 800d2d2:	f04f 0800 	mov.w	r8, #0
 800d2d6:	f104 0b1a 	add.w	fp, r4, #26
 800d2da:	e7f4      	b.n	800d2c6 <_printf_float+0x412>
 800d2dc:	2301      	movs	r3, #1
 800d2de:	4642      	mov	r2, r8
 800d2e0:	e7e1      	b.n	800d2a6 <_printf_float+0x3f2>
 800d2e2:	2301      	movs	r3, #1
 800d2e4:	464a      	mov	r2, r9
 800d2e6:	4631      	mov	r1, r6
 800d2e8:	4628      	mov	r0, r5
 800d2ea:	47b8      	blx	r7
 800d2ec:	3001      	adds	r0, #1
 800d2ee:	f43f ae3c 	beq.w	800cf6a <_printf_float+0xb6>
 800d2f2:	f108 0801 	add.w	r8, r8, #1
 800d2f6:	68e3      	ldr	r3, [r4, #12]
 800d2f8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d2fa:	1a5b      	subs	r3, r3, r1
 800d2fc:	4543      	cmp	r3, r8
 800d2fe:	dcf0      	bgt.n	800d2e2 <_printf_float+0x42e>
 800d300:	e6fd      	b.n	800d0fe <_printf_float+0x24a>
 800d302:	f04f 0800 	mov.w	r8, #0
 800d306:	f104 0919 	add.w	r9, r4, #25
 800d30a:	e7f4      	b.n	800d2f6 <_printf_float+0x442>

0800d30c <_printf_common>:
 800d30c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d310:	4616      	mov	r6, r2
 800d312:	4698      	mov	r8, r3
 800d314:	688a      	ldr	r2, [r1, #8]
 800d316:	690b      	ldr	r3, [r1, #16]
 800d318:	4607      	mov	r7, r0
 800d31a:	4293      	cmp	r3, r2
 800d31c:	bfb8      	it	lt
 800d31e:	4613      	movlt	r3, r2
 800d320:	6033      	str	r3, [r6, #0]
 800d322:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d326:	460c      	mov	r4, r1
 800d328:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d32c:	b10a      	cbz	r2, 800d332 <_printf_common+0x26>
 800d32e:	3301      	adds	r3, #1
 800d330:	6033      	str	r3, [r6, #0]
 800d332:	6823      	ldr	r3, [r4, #0]
 800d334:	0699      	lsls	r1, r3, #26
 800d336:	bf42      	ittt	mi
 800d338:	6833      	ldrmi	r3, [r6, #0]
 800d33a:	3302      	addmi	r3, #2
 800d33c:	6033      	strmi	r3, [r6, #0]
 800d33e:	6825      	ldr	r5, [r4, #0]
 800d340:	f015 0506 	ands.w	r5, r5, #6
 800d344:	d106      	bne.n	800d354 <_printf_common+0x48>
 800d346:	f104 0a19 	add.w	sl, r4, #25
 800d34a:	68e3      	ldr	r3, [r4, #12]
 800d34c:	6832      	ldr	r2, [r6, #0]
 800d34e:	1a9b      	subs	r3, r3, r2
 800d350:	42ab      	cmp	r3, r5
 800d352:	dc2b      	bgt.n	800d3ac <_printf_common+0xa0>
 800d354:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d358:	6822      	ldr	r2, [r4, #0]
 800d35a:	3b00      	subs	r3, #0
 800d35c:	bf18      	it	ne
 800d35e:	2301      	movne	r3, #1
 800d360:	0692      	lsls	r2, r2, #26
 800d362:	d430      	bmi.n	800d3c6 <_printf_common+0xba>
 800d364:	4641      	mov	r1, r8
 800d366:	4638      	mov	r0, r7
 800d368:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d36c:	47c8      	blx	r9
 800d36e:	3001      	adds	r0, #1
 800d370:	d023      	beq.n	800d3ba <_printf_common+0xae>
 800d372:	6823      	ldr	r3, [r4, #0]
 800d374:	6922      	ldr	r2, [r4, #16]
 800d376:	f003 0306 	and.w	r3, r3, #6
 800d37a:	2b04      	cmp	r3, #4
 800d37c:	bf14      	ite	ne
 800d37e:	2500      	movne	r5, #0
 800d380:	6833      	ldreq	r3, [r6, #0]
 800d382:	f04f 0600 	mov.w	r6, #0
 800d386:	bf08      	it	eq
 800d388:	68e5      	ldreq	r5, [r4, #12]
 800d38a:	f104 041a 	add.w	r4, r4, #26
 800d38e:	bf08      	it	eq
 800d390:	1aed      	subeq	r5, r5, r3
 800d392:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800d396:	bf08      	it	eq
 800d398:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d39c:	4293      	cmp	r3, r2
 800d39e:	bfc4      	itt	gt
 800d3a0:	1a9b      	subgt	r3, r3, r2
 800d3a2:	18ed      	addgt	r5, r5, r3
 800d3a4:	42b5      	cmp	r5, r6
 800d3a6:	d11a      	bne.n	800d3de <_printf_common+0xd2>
 800d3a8:	2000      	movs	r0, #0
 800d3aa:	e008      	b.n	800d3be <_printf_common+0xb2>
 800d3ac:	2301      	movs	r3, #1
 800d3ae:	4652      	mov	r2, sl
 800d3b0:	4641      	mov	r1, r8
 800d3b2:	4638      	mov	r0, r7
 800d3b4:	47c8      	blx	r9
 800d3b6:	3001      	adds	r0, #1
 800d3b8:	d103      	bne.n	800d3c2 <_printf_common+0xb6>
 800d3ba:	f04f 30ff 	mov.w	r0, #4294967295
 800d3be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3c2:	3501      	adds	r5, #1
 800d3c4:	e7c1      	b.n	800d34a <_printf_common+0x3e>
 800d3c6:	2030      	movs	r0, #48	@ 0x30
 800d3c8:	18e1      	adds	r1, r4, r3
 800d3ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d3ce:	1c5a      	adds	r2, r3, #1
 800d3d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d3d4:	4422      	add	r2, r4
 800d3d6:	3302      	adds	r3, #2
 800d3d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d3dc:	e7c2      	b.n	800d364 <_printf_common+0x58>
 800d3de:	2301      	movs	r3, #1
 800d3e0:	4622      	mov	r2, r4
 800d3e2:	4641      	mov	r1, r8
 800d3e4:	4638      	mov	r0, r7
 800d3e6:	47c8      	blx	r9
 800d3e8:	3001      	adds	r0, #1
 800d3ea:	d0e6      	beq.n	800d3ba <_printf_common+0xae>
 800d3ec:	3601      	adds	r6, #1
 800d3ee:	e7d9      	b.n	800d3a4 <_printf_common+0x98>

0800d3f0 <_printf_i>:
 800d3f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d3f4:	7e0f      	ldrb	r7, [r1, #24]
 800d3f6:	4691      	mov	r9, r2
 800d3f8:	2f78      	cmp	r7, #120	@ 0x78
 800d3fa:	4680      	mov	r8, r0
 800d3fc:	460c      	mov	r4, r1
 800d3fe:	469a      	mov	sl, r3
 800d400:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d402:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d406:	d807      	bhi.n	800d418 <_printf_i+0x28>
 800d408:	2f62      	cmp	r7, #98	@ 0x62
 800d40a:	d80a      	bhi.n	800d422 <_printf_i+0x32>
 800d40c:	2f00      	cmp	r7, #0
 800d40e:	f000 80d1 	beq.w	800d5b4 <_printf_i+0x1c4>
 800d412:	2f58      	cmp	r7, #88	@ 0x58
 800d414:	f000 80b8 	beq.w	800d588 <_printf_i+0x198>
 800d418:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d41c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d420:	e03a      	b.n	800d498 <_printf_i+0xa8>
 800d422:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d426:	2b15      	cmp	r3, #21
 800d428:	d8f6      	bhi.n	800d418 <_printf_i+0x28>
 800d42a:	a101      	add	r1, pc, #4	@ (adr r1, 800d430 <_printf_i+0x40>)
 800d42c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d430:	0800d489 	.word	0x0800d489
 800d434:	0800d49d 	.word	0x0800d49d
 800d438:	0800d419 	.word	0x0800d419
 800d43c:	0800d419 	.word	0x0800d419
 800d440:	0800d419 	.word	0x0800d419
 800d444:	0800d419 	.word	0x0800d419
 800d448:	0800d49d 	.word	0x0800d49d
 800d44c:	0800d419 	.word	0x0800d419
 800d450:	0800d419 	.word	0x0800d419
 800d454:	0800d419 	.word	0x0800d419
 800d458:	0800d419 	.word	0x0800d419
 800d45c:	0800d59b 	.word	0x0800d59b
 800d460:	0800d4c7 	.word	0x0800d4c7
 800d464:	0800d555 	.word	0x0800d555
 800d468:	0800d419 	.word	0x0800d419
 800d46c:	0800d419 	.word	0x0800d419
 800d470:	0800d5bd 	.word	0x0800d5bd
 800d474:	0800d419 	.word	0x0800d419
 800d478:	0800d4c7 	.word	0x0800d4c7
 800d47c:	0800d419 	.word	0x0800d419
 800d480:	0800d419 	.word	0x0800d419
 800d484:	0800d55d 	.word	0x0800d55d
 800d488:	6833      	ldr	r3, [r6, #0]
 800d48a:	1d1a      	adds	r2, r3, #4
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	6032      	str	r2, [r6, #0]
 800d490:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d494:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d498:	2301      	movs	r3, #1
 800d49a:	e09c      	b.n	800d5d6 <_printf_i+0x1e6>
 800d49c:	6833      	ldr	r3, [r6, #0]
 800d49e:	6820      	ldr	r0, [r4, #0]
 800d4a0:	1d19      	adds	r1, r3, #4
 800d4a2:	6031      	str	r1, [r6, #0]
 800d4a4:	0606      	lsls	r6, r0, #24
 800d4a6:	d501      	bpl.n	800d4ac <_printf_i+0xbc>
 800d4a8:	681d      	ldr	r5, [r3, #0]
 800d4aa:	e003      	b.n	800d4b4 <_printf_i+0xc4>
 800d4ac:	0645      	lsls	r5, r0, #25
 800d4ae:	d5fb      	bpl.n	800d4a8 <_printf_i+0xb8>
 800d4b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d4b4:	2d00      	cmp	r5, #0
 800d4b6:	da03      	bge.n	800d4c0 <_printf_i+0xd0>
 800d4b8:	232d      	movs	r3, #45	@ 0x2d
 800d4ba:	426d      	negs	r5, r5
 800d4bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d4c0:	230a      	movs	r3, #10
 800d4c2:	4858      	ldr	r0, [pc, #352]	@ (800d624 <_printf_i+0x234>)
 800d4c4:	e011      	b.n	800d4ea <_printf_i+0xfa>
 800d4c6:	6821      	ldr	r1, [r4, #0]
 800d4c8:	6833      	ldr	r3, [r6, #0]
 800d4ca:	0608      	lsls	r0, r1, #24
 800d4cc:	f853 5b04 	ldr.w	r5, [r3], #4
 800d4d0:	d402      	bmi.n	800d4d8 <_printf_i+0xe8>
 800d4d2:	0649      	lsls	r1, r1, #25
 800d4d4:	bf48      	it	mi
 800d4d6:	b2ad      	uxthmi	r5, r5
 800d4d8:	2f6f      	cmp	r7, #111	@ 0x6f
 800d4da:	6033      	str	r3, [r6, #0]
 800d4dc:	bf14      	ite	ne
 800d4de:	230a      	movne	r3, #10
 800d4e0:	2308      	moveq	r3, #8
 800d4e2:	4850      	ldr	r0, [pc, #320]	@ (800d624 <_printf_i+0x234>)
 800d4e4:	2100      	movs	r1, #0
 800d4e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d4ea:	6866      	ldr	r6, [r4, #4]
 800d4ec:	2e00      	cmp	r6, #0
 800d4ee:	60a6      	str	r6, [r4, #8]
 800d4f0:	db05      	blt.n	800d4fe <_printf_i+0x10e>
 800d4f2:	6821      	ldr	r1, [r4, #0]
 800d4f4:	432e      	orrs	r6, r5
 800d4f6:	f021 0104 	bic.w	r1, r1, #4
 800d4fa:	6021      	str	r1, [r4, #0]
 800d4fc:	d04b      	beq.n	800d596 <_printf_i+0x1a6>
 800d4fe:	4616      	mov	r6, r2
 800d500:	fbb5 f1f3 	udiv	r1, r5, r3
 800d504:	fb03 5711 	mls	r7, r3, r1, r5
 800d508:	5dc7      	ldrb	r7, [r0, r7]
 800d50a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d50e:	462f      	mov	r7, r5
 800d510:	42bb      	cmp	r3, r7
 800d512:	460d      	mov	r5, r1
 800d514:	d9f4      	bls.n	800d500 <_printf_i+0x110>
 800d516:	2b08      	cmp	r3, #8
 800d518:	d10b      	bne.n	800d532 <_printf_i+0x142>
 800d51a:	6823      	ldr	r3, [r4, #0]
 800d51c:	07df      	lsls	r7, r3, #31
 800d51e:	d508      	bpl.n	800d532 <_printf_i+0x142>
 800d520:	6923      	ldr	r3, [r4, #16]
 800d522:	6861      	ldr	r1, [r4, #4]
 800d524:	4299      	cmp	r1, r3
 800d526:	bfde      	ittt	le
 800d528:	2330      	movle	r3, #48	@ 0x30
 800d52a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d52e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d532:	1b92      	subs	r2, r2, r6
 800d534:	6122      	str	r2, [r4, #16]
 800d536:	464b      	mov	r3, r9
 800d538:	4621      	mov	r1, r4
 800d53a:	4640      	mov	r0, r8
 800d53c:	f8cd a000 	str.w	sl, [sp]
 800d540:	aa03      	add	r2, sp, #12
 800d542:	f7ff fee3 	bl	800d30c <_printf_common>
 800d546:	3001      	adds	r0, #1
 800d548:	d14a      	bne.n	800d5e0 <_printf_i+0x1f0>
 800d54a:	f04f 30ff 	mov.w	r0, #4294967295
 800d54e:	b004      	add	sp, #16
 800d550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d554:	6823      	ldr	r3, [r4, #0]
 800d556:	f043 0320 	orr.w	r3, r3, #32
 800d55a:	6023      	str	r3, [r4, #0]
 800d55c:	2778      	movs	r7, #120	@ 0x78
 800d55e:	4832      	ldr	r0, [pc, #200]	@ (800d628 <_printf_i+0x238>)
 800d560:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d564:	6823      	ldr	r3, [r4, #0]
 800d566:	6831      	ldr	r1, [r6, #0]
 800d568:	061f      	lsls	r7, r3, #24
 800d56a:	f851 5b04 	ldr.w	r5, [r1], #4
 800d56e:	d402      	bmi.n	800d576 <_printf_i+0x186>
 800d570:	065f      	lsls	r7, r3, #25
 800d572:	bf48      	it	mi
 800d574:	b2ad      	uxthmi	r5, r5
 800d576:	6031      	str	r1, [r6, #0]
 800d578:	07d9      	lsls	r1, r3, #31
 800d57a:	bf44      	itt	mi
 800d57c:	f043 0320 	orrmi.w	r3, r3, #32
 800d580:	6023      	strmi	r3, [r4, #0]
 800d582:	b11d      	cbz	r5, 800d58c <_printf_i+0x19c>
 800d584:	2310      	movs	r3, #16
 800d586:	e7ad      	b.n	800d4e4 <_printf_i+0xf4>
 800d588:	4826      	ldr	r0, [pc, #152]	@ (800d624 <_printf_i+0x234>)
 800d58a:	e7e9      	b.n	800d560 <_printf_i+0x170>
 800d58c:	6823      	ldr	r3, [r4, #0]
 800d58e:	f023 0320 	bic.w	r3, r3, #32
 800d592:	6023      	str	r3, [r4, #0]
 800d594:	e7f6      	b.n	800d584 <_printf_i+0x194>
 800d596:	4616      	mov	r6, r2
 800d598:	e7bd      	b.n	800d516 <_printf_i+0x126>
 800d59a:	6833      	ldr	r3, [r6, #0]
 800d59c:	6825      	ldr	r5, [r4, #0]
 800d59e:	1d18      	adds	r0, r3, #4
 800d5a0:	6961      	ldr	r1, [r4, #20]
 800d5a2:	6030      	str	r0, [r6, #0]
 800d5a4:	062e      	lsls	r6, r5, #24
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	d501      	bpl.n	800d5ae <_printf_i+0x1be>
 800d5aa:	6019      	str	r1, [r3, #0]
 800d5ac:	e002      	b.n	800d5b4 <_printf_i+0x1c4>
 800d5ae:	0668      	lsls	r0, r5, #25
 800d5b0:	d5fb      	bpl.n	800d5aa <_printf_i+0x1ba>
 800d5b2:	8019      	strh	r1, [r3, #0]
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	4616      	mov	r6, r2
 800d5b8:	6123      	str	r3, [r4, #16]
 800d5ba:	e7bc      	b.n	800d536 <_printf_i+0x146>
 800d5bc:	6833      	ldr	r3, [r6, #0]
 800d5be:	2100      	movs	r1, #0
 800d5c0:	1d1a      	adds	r2, r3, #4
 800d5c2:	6032      	str	r2, [r6, #0]
 800d5c4:	681e      	ldr	r6, [r3, #0]
 800d5c6:	6862      	ldr	r2, [r4, #4]
 800d5c8:	4630      	mov	r0, r6
 800d5ca:	f000 fcf4 	bl	800dfb6 <memchr>
 800d5ce:	b108      	cbz	r0, 800d5d4 <_printf_i+0x1e4>
 800d5d0:	1b80      	subs	r0, r0, r6
 800d5d2:	6060      	str	r0, [r4, #4]
 800d5d4:	6863      	ldr	r3, [r4, #4]
 800d5d6:	6123      	str	r3, [r4, #16]
 800d5d8:	2300      	movs	r3, #0
 800d5da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d5de:	e7aa      	b.n	800d536 <_printf_i+0x146>
 800d5e0:	4632      	mov	r2, r6
 800d5e2:	4649      	mov	r1, r9
 800d5e4:	4640      	mov	r0, r8
 800d5e6:	6923      	ldr	r3, [r4, #16]
 800d5e8:	47d0      	blx	sl
 800d5ea:	3001      	adds	r0, #1
 800d5ec:	d0ad      	beq.n	800d54a <_printf_i+0x15a>
 800d5ee:	6823      	ldr	r3, [r4, #0]
 800d5f0:	079b      	lsls	r3, r3, #30
 800d5f2:	d413      	bmi.n	800d61c <_printf_i+0x22c>
 800d5f4:	68e0      	ldr	r0, [r4, #12]
 800d5f6:	9b03      	ldr	r3, [sp, #12]
 800d5f8:	4298      	cmp	r0, r3
 800d5fa:	bfb8      	it	lt
 800d5fc:	4618      	movlt	r0, r3
 800d5fe:	e7a6      	b.n	800d54e <_printf_i+0x15e>
 800d600:	2301      	movs	r3, #1
 800d602:	4632      	mov	r2, r6
 800d604:	4649      	mov	r1, r9
 800d606:	4640      	mov	r0, r8
 800d608:	47d0      	blx	sl
 800d60a:	3001      	adds	r0, #1
 800d60c:	d09d      	beq.n	800d54a <_printf_i+0x15a>
 800d60e:	3501      	adds	r5, #1
 800d610:	68e3      	ldr	r3, [r4, #12]
 800d612:	9903      	ldr	r1, [sp, #12]
 800d614:	1a5b      	subs	r3, r3, r1
 800d616:	42ab      	cmp	r3, r5
 800d618:	dcf2      	bgt.n	800d600 <_printf_i+0x210>
 800d61a:	e7eb      	b.n	800d5f4 <_printf_i+0x204>
 800d61c:	2500      	movs	r5, #0
 800d61e:	f104 0619 	add.w	r6, r4, #25
 800d622:	e7f5      	b.n	800d610 <_printf_i+0x220>
 800d624:	08013a50 	.word	0x08013a50
 800d628:	08013a61 	.word	0x08013a61

0800d62c <_scanf_float>:
 800d62c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d630:	b087      	sub	sp, #28
 800d632:	9303      	str	r3, [sp, #12]
 800d634:	688b      	ldr	r3, [r1, #8]
 800d636:	4691      	mov	r9, r2
 800d638:	1e5a      	subs	r2, r3, #1
 800d63a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d63e:	bf82      	ittt	hi
 800d640:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d644:	eb03 0b05 	addhi.w	fp, r3, r5
 800d648:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d64c:	460a      	mov	r2, r1
 800d64e:	f04f 0500 	mov.w	r5, #0
 800d652:	bf88      	it	hi
 800d654:	608b      	strhi	r3, [r1, #8]
 800d656:	680b      	ldr	r3, [r1, #0]
 800d658:	4680      	mov	r8, r0
 800d65a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d65e:	f842 3b1c 	str.w	r3, [r2], #28
 800d662:	460c      	mov	r4, r1
 800d664:	bf98      	it	ls
 800d666:	f04f 0b00 	movls.w	fp, #0
 800d66a:	4616      	mov	r6, r2
 800d66c:	46aa      	mov	sl, r5
 800d66e:	462f      	mov	r7, r5
 800d670:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d674:	9201      	str	r2, [sp, #4]
 800d676:	9502      	str	r5, [sp, #8]
 800d678:	68a2      	ldr	r2, [r4, #8]
 800d67a:	b15a      	cbz	r2, 800d694 <_scanf_float+0x68>
 800d67c:	f8d9 3000 	ldr.w	r3, [r9]
 800d680:	781b      	ldrb	r3, [r3, #0]
 800d682:	2b4e      	cmp	r3, #78	@ 0x4e
 800d684:	d862      	bhi.n	800d74c <_scanf_float+0x120>
 800d686:	2b40      	cmp	r3, #64	@ 0x40
 800d688:	d83a      	bhi.n	800d700 <_scanf_float+0xd4>
 800d68a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d68e:	b2c8      	uxtb	r0, r1
 800d690:	280e      	cmp	r0, #14
 800d692:	d938      	bls.n	800d706 <_scanf_float+0xda>
 800d694:	b11f      	cbz	r7, 800d69e <_scanf_float+0x72>
 800d696:	6823      	ldr	r3, [r4, #0]
 800d698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d69c:	6023      	str	r3, [r4, #0]
 800d69e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d6a2:	f1ba 0f01 	cmp.w	sl, #1
 800d6a6:	f200 8114 	bhi.w	800d8d2 <_scanf_float+0x2a6>
 800d6aa:	9b01      	ldr	r3, [sp, #4]
 800d6ac:	429e      	cmp	r6, r3
 800d6ae:	f200 8105 	bhi.w	800d8bc <_scanf_float+0x290>
 800d6b2:	2001      	movs	r0, #1
 800d6b4:	b007      	add	sp, #28
 800d6b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6ba:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d6be:	2a0d      	cmp	r2, #13
 800d6c0:	d8e8      	bhi.n	800d694 <_scanf_float+0x68>
 800d6c2:	a101      	add	r1, pc, #4	@ (adr r1, 800d6c8 <_scanf_float+0x9c>)
 800d6c4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d6c8:	0800d811 	.word	0x0800d811
 800d6cc:	0800d695 	.word	0x0800d695
 800d6d0:	0800d695 	.word	0x0800d695
 800d6d4:	0800d695 	.word	0x0800d695
 800d6d8:	0800d86d 	.word	0x0800d86d
 800d6dc:	0800d847 	.word	0x0800d847
 800d6e0:	0800d695 	.word	0x0800d695
 800d6e4:	0800d695 	.word	0x0800d695
 800d6e8:	0800d81f 	.word	0x0800d81f
 800d6ec:	0800d695 	.word	0x0800d695
 800d6f0:	0800d695 	.word	0x0800d695
 800d6f4:	0800d695 	.word	0x0800d695
 800d6f8:	0800d695 	.word	0x0800d695
 800d6fc:	0800d7db 	.word	0x0800d7db
 800d700:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d704:	e7db      	b.n	800d6be <_scanf_float+0x92>
 800d706:	290e      	cmp	r1, #14
 800d708:	d8c4      	bhi.n	800d694 <_scanf_float+0x68>
 800d70a:	a001      	add	r0, pc, #4	@ (adr r0, 800d710 <_scanf_float+0xe4>)
 800d70c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d710:	0800d7cb 	.word	0x0800d7cb
 800d714:	0800d695 	.word	0x0800d695
 800d718:	0800d7cb 	.word	0x0800d7cb
 800d71c:	0800d85b 	.word	0x0800d85b
 800d720:	0800d695 	.word	0x0800d695
 800d724:	0800d76d 	.word	0x0800d76d
 800d728:	0800d7b1 	.word	0x0800d7b1
 800d72c:	0800d7b1 	.word	0x0800d7b1
 800d730:	0800d7b1 	.word	0x0800d7b1
 800d734:	0800d7b1 	.word	0x0800d7b1
 800d738:	0800d7b1 	.word	0x0800d7b1
 800d73c:	0800d7b1 	.word	0x0800d7b1
 800d740:	0800d7b1 	.word	0x0800d7b1
 800d744:	0800d7b1 	.word	0x0800d7b1
 800d748:	0800d7b1 	.word	0x0800d7b1
 800d74c:	2b6e      	cmp	r3, #110	@ 0x6e
 800d74e:	d809      	bhi.n	800d764 <_scanf_float+0x138>
 800d750:	2b60      	cmp	r3, #96	@ 0x60
 800d752:	d8b2      	bhi.n	800d6ba <_scanf_float+0x8e>
 800d754:	2b54      	cmp	r3, #84	@ 0x54
 800d756:	d07b      	beq.n	800d850 <_scanf_float+0x224>
 800d758:	2b59      	cmp	r3, #89	@ 0x59
 800d75a:	d19b      	bne.n	800d694 <_scanf_float+0x68>
 800d75c:	2d07      	cmp	r5, #7
 800d75e:	d199      	bne.n	800d694 <_scanf_float+0x68>
 800d760:	2508      	movs	r5, #8
 800d762:	e02f      	b.n	800d7c4 <_scanf_float+0x198>
 800d764:	2b74      	cmp	r3, #116	@ 0x74
 800d766:	d073      	beq.n	800d850 <_scanf_float+0x224>
 800d768:	2b79      	cmp	r3, #121	@ 0x79
 800d76a:	e7f6      	b.n	800d75a <_scanf_float+0x12e>
 800d76c:	6821      	ldr	r1, [r4, #0]
 800d76e:	05c8      	lsls	r0, r1, #23
 800d770:	d51e      	bpl.n	800d7b0 <_scanf_float+0x184>
 800d772:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d776:	6021      	str	r1, [r4, #0]
 800d778:	3701      	adds	r7, #1
 800d77a:	f1bb 0f00 	cmp.w	fp, #0
 800d77e:	d003      	beq.n	800d788 <_scanf_float+0x15c>
 800d780:	3201      	adds	r2, #1
 800d782:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d786:	60a2      	str	r2, [r4, #8]
 800d788:	68a3      	ldr	r3, [r4, #8]
 800d78a:	3b01      	subs	r3, #1
 800d78c:	60a3      	str	r3, [r4, #8]
 800d78e:	6923      	ldr	r3, [r4, #16]
 800d790:	3301      	adds	r3, #1
 800d792:	6123      	str	r3, [r4, #16]
 800d794:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d798:	3b01      	subs	r3, #1
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	f8c9 3004 	str.w	r3, [r9, #4]
 800d7a0:	f340 8083 	ble.w	800d8aa <_scanf_float+0x27e>
 800d7a4:	f8d9 3000 	ldr.w	r3, [r9]
 800d7a8:	3301      	adds	r3, #1
 800d7aa:	f8c9 3000 	str.w	r3, [r9]
 800d7ae:	e763      	b.n	800d678 <_scanf_float+0x4c>
 800d7b0:	eb1a 0105 	adds.w	r1, sl, r5
 800d7b4:	f47f af6e 	bne.w	800d694 <_scanf_float+0x68>
 800d7b8:	460d      	mov	r5, r1
 800d7ba:	468a      	mov	sl, r1
 800d7bc:	6822      	ldr	r2, [r4, #0]
 800d7be:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d7c2:	6022      	str	r2, [r4, #0]
 800d7c4:	f806 3b01 	strb.w	r3, [r6], #1
 800d7c8:	e7de      	b.n	800d788 <_scanf_float+0x15c>
 800d7ca:	6822      	ldr	r2, [r4, #0]
 800d7cc:	0610      	lsls	r0, r2, #24
 800d7ce:	f57f af61 	bpl.w	800d694 <_scanf_float+0x68>
 800d7d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d7d6:	6022      	str	r2, [r4, #0]
 800d7d8:	e7f4      	b.n	800d7c4 <_scanf_float+0x198>
 800d7da:	f1ba 0f00 	cmp.w	sl, #0
 800d7de:	d10c      	bne.n	800d7fa <_scanf_float+0x1ce>
 800d7e0:	b977      	cbnz	r7, 800d800 <_scanf_float+0x1d4>
 800d7e2:	6822      	ldr	r2, [r4, #0]
 800d7e4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d7e8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d7ec:	d108      	bne.n	800d800 <_scanf_float+0x1d4>
 800d7ee:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d7f2:	f04f 0a01 	mov.w	sl, #1
 800d7f6:	6022      	str	r2, [r4, #0]
 800d7f8:	e7e4      	b.n	800d7c4 <_scanf_float+0x198>
 800d7fa:	f1ba 0f02 	cmp.w	sl, #2
 800d7fe:	d051      	beq.n	800d8a4 <_scanf_float+0x278>
 800d800:	2d01      	cmp	r5, #1
 800d802:	d002      	beq.n	800d80a <_scanf_float+0x1de>
 800d804:	2d04      	cmp	r5, #4
 800d806:	f47f af45 	bne.w	800d694 <_scanf_float+0x68>
 800d80a:	3501      	adds	r5, #1
 800d80c:	b2ed      	uxtb	r5, r5
 800d80e:	e7d9      	b.n	800d7c4 <_scanf_float+0x198>
 800d810:	f1ba 0f01 	cmp.w	sl, #1
 800d814:	f47f af3e 	bne.w	800d694 <_scanf_float+0x68>
 800d818:	f04f 0a02 	mov.w	sl, #2
 800d81c:	e7d2      	b.n	800d7c4 <_scanf_float+0x198>
 800d81e:	b975      	cbnz	r5, 800d83e <_scanf_float+0x212>
 800d820:	2f00      	cmp	r7, #0
 800d822:	f47f af38 	bne.w	800d696 <_scanf_float+0x6a>
 800d826:	6822      	ldr	r2, [r4, #0]
 800d828:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d82c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d830:	f040 80ff 	bne.w	800da32 <_scanf_float+0x406>
 800d834:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d838:	2501      	movs	r5, #1
 800d83a:	6022      	str	r2, [r4, #0]
 800d83c:	e7c2      	b.n	800d7c4 <_scanf_float+0x198>
 800d83e:	2d03      	cmp	r5, #3
 800d840:	d0e3      	beq.n	800d80a <_scanf_float+0x1de>
 800d842:	2d05      	cmp	r5, #5
 800d844:	e7df      	b.n	800d806 <_scanf_float+0x1da>
 800d846:	2d02      	cmp	r5, #2
 800d848:	f47f af24 	bne.w	800d694 <_scanf_float+0x68>
 800d84c:	2503      	movs	r5, #3
 800d84e:	e7b9      	b.n	800d7c4 <_scanf_float+0x198>
 800d850:	2d06      	cmp	r5, #6
 800d852:	f47f af1f 	bne.w	800d694 <_scanf_float+0x68>
 800d856:	2507      	movs	r5, #7
 800d858:	e7b4      	b.n	800d7c4 <_scanf_float+0x198>
 800d85a:	6822      	ldr	r2, [r4, #0]
 800d85c:	0591      	lsls	r1, r2, #22
 800d85e:	f57f af19 	bpl.w	800d694 <_scanf_float+0x68>
 800d862:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d866:	6022      	str	r2, [r4, #0]
 800d868:	9702      	str	r7, [sp, #8]
 800d86a:	e7ab      	b.n	800d7c4 <_scanf_float+0x198>
 800d86c:	6822      	ldr	r2, [r4, #0]
 800d86e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d872:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d876:	d005      	beq.n	800d884 <_scanf_float+0x258>
 800d878:	0550      	lsls	r0, r2, #21
 800d87a:	f57f af0b 	bpl.w	800d694 <_scanf_float+0x68>
 800d87e:	2f00      	cmp	r7, #0
 800d880:	f000 80d7 	beq.w	800da32 <_scanf_float+0x406>
 800d884:	0591      	lsls	r1, r2, #22
 800d886:	bf58      	it	pl
 800d888:	9902      	ldrpl	r1, [sp, #8]
 800d88a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d88e:	bf58      	it	pl
 800d890:	1a79      	subpl	r1, r7, r1
 800d892:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d896:	f04f 0700 	mov.w	r7, #0
 800d89a:	bf58      	it	pl
 800d89c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d8a0:	6022      	str	r2, [r4, #0]
 800d8a2:	e78f      	b.n	800d7c4 <_scanf_float+0x198>
 800d8a4:	f04f 0a03 	mov.w	sl, #3
 800d8a8:	e78c      	b.n	800d7c4 <_scanf_float+0x198>
 800d8aa:	4649      	mov	r1, r9
 800d8ac:	4640      	mov	r0, r8
 800d8ae:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d8b2:	4798      	blx	r3
 800d8b4:	2800      	cmp	r0, #0
 800d8b6:	f43f aedf 	beq.w	800d678 <_scanf_float+0x4c>
 800d8ba:	e6eb      	b.n	800d694 <_scanf_float+0x68>
 800d8bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d8c0:	464a      	mov	r2, r9
 800d8c2:	4640      	mov	r0, r8
 800d8c4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d8c8:	4798      	blx	r3
 800d8ca:	6923      	ldr	r3, [r4, #16]
 800d8cc:	3b01      	subs	r3, #1
 800d8ce:	6123      	str	r3, [r4, #16]
 800d8d0:	e6eb      	b.n	800d6aa <_scanf_float+0x7e>
 800d8d2:	1e6b      	subs	r3, r5, #1
 800d8d4:	2b06      	cmp	r3, #6
 800d8d6:	d824      	bhi.n	800d922 <_scanf_float+0x2f6>
 800d8d8:	2d02      	cmp	r5, #2
 800d8da:	d836      	bhi.n	800d94a <_scanf_float+0x31e>
 800d8dc:	9b01      	ldr	r3, [sp, #4]
 800d8de:	429e      	cmp	r6, r3
 800d8e0:	f67f aee7 	bls.w	800d6b2 <_scanf_float+0x86>
 800d8e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d8e8:	464a      	mov	r2, r9
 800d8ea:	4640      	mov	r0, r8
 800d8ec:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d8f0:	4798      	blx	r3
 800d8f2:	6923      	ldr	r3, [r4, #16]
 800d8f4:	3b01      	subs	r3, #1
 800d8f6:	6123      	str	r3, [r4, #16]
 800d8f8:	e7f0      	b.n	800d8dc <_scanf_float+0x2b0>
 800d8fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d8fe:	464a      	mov	r2, r9
 800d900:	4640      	mov	r0, r8
 800d902:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d906:	4798      	blx	r3
 800d908:	6923      	ldr	r3, [r4, #16]
 800d90a:	3b01      	subs	r3, #1
 800d90c:	6123      	str	r3, [r4, #16]
 800d90e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d912:	fa5f fa8a 	uxtb.w	sl, sl
 800d916:	f1ba 0f02 	cmp.w	sl, #2
 800d91a:	d1ee      	bne.n	800d8fa <_scanf_float+0x2ce>
 800d91c:	3d03      	subs	r5, #3
 800d91e:	b2ed      	uxtb	r5, r5
 800d920:	1b76      	subs	r6, r6, r5
 800d922:	6823      	ldr	r3, [r4, #0]
 800d924:	05da      	lsls	r2, r3, #23
 800d926:	d530      	bpl.n	800d98a <_scanf_float+0x35e>
 800d928:	055b      	lsls	r3, r3, #21
 800d92a:	d511      	bpl.n	800d950 <_scanf_float+0x324>
 800d92c:	9b01      	ldr	r3, [sp, #4]
 800d92e:	429e      	cmp	r6, r3
 800d930:	f67f aebf 	bls.w	800d6b2 <_scanf_float+0x86>
 800d934:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d938:	464a      	mov	r2, r9
 800d93a:	4640      	mov	r0, r8
 800d93c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d940:	4798      	blx	r3
 800d942:	6923      	ldr	r3, [r4, #16]
 800d944:	3b01      	subs	r3, #1
 800d946:	6123      	str	r3, [r4, #16]
 800d948:	e7f0      	b.n	800d92c <_scanf_float+0x300>
 800d94a:	46aa      	mov	sl, r5
 800d94c:	46b3      	mov	fp, r6
 800d94e:	e7de      	b.n	800d90e <_scanf_float+0x2e2>
 800d950:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d954:	6923      	ldr	r3, [r4, #16]
 800d956:	2965      	cmp	r1, #101	@ 0x65
 800d958:	f103 33ff 	add.w	r3, r3, #4294967295
 800d95c:	f106 35ff 	add.w	r5, r6, #4294967295
 800d960:	6123      	str	r3, [r4, #16]
 800d962:	d00c      	beq.n	800d97e <_scanf_float+0x352>
 800d964:	2945      	cmp	r1, #69	@ 0x45
 800d966:	d00a      	beq.n	800d97e <_scanf_float+0x352>
 800d968:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d96c:	464a      	mov	r2, r9
 800d96e:	4640      	mov	r0, r8
 800d970:	4798      	blx	r3
 800d972:	6923      	ldr	r3, [r4, #16]
 800d974:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d978:	3b01      	subs	r3, #1
 800d97a:	1eb5      	subs	r5, r6, #2
 800d97c:	6123      	str	r3, [r4, #16]
 800d97e:	464a      	mov	r2, r9
 800d980:	4640      	mov	r0, r8
 800d982:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d986:	4798      	blx	r3
 800d988:	462e      	mov	r6, r5
 800d98a:	6822      	ldr	r2, [r4, #0]
 800d98c:	f012 0210 	ands.w	r2, r2, #16
 800d990:	d001      	beq.n	800d996 <_scanf_float+0x36a>
 800d992:	2000      	movs	r0, #0
 800d994:	e68e      	b.n	800d6b4 <_scanf_float+0x88>
 800d996:	7032      	strb	r2, [r6, #0]
 800d998:	6823      	ldr	r3, [r4, #0]
 800d99a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d99e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d9a2:	d125      	bne.n	800d9f0 <_scanf_float+0x3c4>
 800d9a4:	9b02      	ldr	r3, [sp, #8]
 800d9a6:	429f      	cmp	r7, r3
 800d9a8:	d00a      	beq.n	800d9c0 <_scanf_float+0x394>
 800d9aa:	1bda      	subs	r2, r3, r7
 800d9ac:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d9b0:	429e      	cmp	r6, r3
 800d9b2:	bf28      	it	cs
 800d9b4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d9b8:	4630      	mov	r0, r6
 800d9ba:	491f      	ldr	r1, [pc, #124]	@ (800da38 <_scanf_float+0x40c>)
 800d9bc:	f000 f972 	bl	800dca4 <siprintf>
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	4640      	mov	r0, r8
 800d9c4:	9901      	ldr	r1, [sp, #4]
 800d9c6:	f002 fcff 	bl	80103c8 <_strtod_r>
 800d9ca:	9b03      	ldr	r3, [sp, #12]
 800d9cc:	6825      	ldr	r5, [r4, #0]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	f015 0f02 	tst.w	r5, #2
 800d9d4:	4606      	mov	r6, r0
 800d9d6:	460f      	mov	r7, r1
 800d9d8:	f103 0204 	add.w	r2, r3, #4
 800d9dc:	d015      	beq.n	800da0a <_scanf_float+0x3de>
 800d9de:	9903      	ldr	r1, [sp, #12]
 800d9e0:	600a      	str	r2, [r1, #0]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	e9c3 6700 	strd	r6, r7, [r3]
 800d9e8:	68e3      	ldr	r3, [r4, #12]
 800d9ea:	3301      	adds	r3, #1
 800d9ec:	60e3      	str	r3, [r4, #12]
 800d9ee:	e7d0      	b.n	800d992 <_scanf_float+0x366>
 800d9f0:	9b04      	ldr	r3, [sp, #16]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d0e4      	beq.n	800d9c0 <_scanf_float+0x394>
 800d9f6:	9905      	ldr	r1, [sp, #20]
 800d9f8:	230a      	movs	r3, #10
 800d9fa:	4640      	mov	r0, r8
 800d9fc:	3101      	adds	r1, #1
 800d9fe:	f002 fd63 	bl	80104c8 <_strtol_r>
 800da02:	9b04      	ldr	r3, [sp, #16]
 800da04:	9e05      	ldr	r6, [sp, #20]
 800da06:	1ac2      	subs	r2, r0, r3
 800da08:	e7d0      	b.n	800d9ac <_scanf_float+0x380>
 800da0a:	076d      	lsls	r5, r5, #29
 800da0c:	d4e7      	bmi.n	800d9de <_scanf_float+0x3b2>
 800da0e:	9d03      	ldr	r5, [sp, #12]
 800da10:	602a      	str	r2, [r5, #0]
 800da12:	681d      	ldr	r5, [r3, #0]
 800da14:	4602      	mov	r2, r0
 800da16:	460b      	mov	r3, r1
 800da18:	f7f3 f864 	bl	8000ae4 <__aeabi_dcmpun>
 800da1c:	b120      	cbz	r0, 800da28 <_scanf_float+0x3fc>
 800da1e:	4807      	ldr	r0, [pc, #28]	@ (800da3c <_scanf_float+0x410>)
 800da20:	f000 fad8 	bl	800dfd4 <nanf>
 800da24:	6028      	str	r0, [r5, #0]
 800da26:	e7df      	b.n	800d9e8 <_scanf_float+0x3bc>
 800da28:	4630      	mov	r0, r6
 800da2a:	4639      	mov	r1, r7
 800da2c:	f7f3 f8b8 	bl	8000ba0 <__aeabi_d2f>
 800da30:	e7f8      	b.n	800da24 <_scanf_float+0x3f8>
 800da32:	2700      	movs	r7, #0
 800da34:	e633      	b.n	800d69e <_scanf_float+0x72>
 800da36:	bf00      	nop
 800da38:	08013a72 	.word	0x08013a72
 800da3c:	08013bb3 	.word	0x08013bb3

0800da40 <std>:
 800da40:	2300      	movs	r3, #0
 800da42:	b510      	push	{r4, lr}
 800da44:	4604      	mov	r4, r0
 800da46:	e9c0 3300 	strd	r3, r3, [r0]
 800da4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800da4e:	6083      	str	r3, [r0, #8]
 800da50:	8181      	strh	r1, [r0, #12]
 800da52:	6643      	str	r3, [r0, #100]	@ 0x64
 800da54:	81c2      	strh	r2, [r0, #14]
 800da56:	6183      	str	r3, [r0, #24]
 800da58:	4619      	mov	r1, r3
 800da5a:	2208      	movs	r2, #8
 800da5c:	305c      	adds	r0, #92	@ 0x5c
 800da5e:	f000 fa2b 	bl	800deb8 <memset>
 800da62:	4b0d      	ldr	r3, [pc, #52]	@ (800da98 <std+0x58>)
 800da64:	6224      	str	r4, [r4, #32]
 800da66:	6263      	str	r3, [r4, #36]	@ 0x24
 800da68:	4b0c      	ldr	r3, [pc, #48]	@ (800da9c <std+0x5c>)
 800da6a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800da6c:	4b0c      	ldr	r3, [pc, #48]	@ (800daa0 <std+0x60>)
 800da6e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800da70:	4b0c      	ldr	r3, [pc, #48]	@ (800daa4 <std+0x64>)
 800da72:	6323      	str	r3, [r4, #48]	@ 0x30
 800da74:	4b0c      	ldr	r3, [pc, #48]	@ (800daa8 <std+0x68>)
 800da76:	429c      	cmp	r4, r3
 800da78:	d006      	beq.n	800da88 <std+0x48>
 800da7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800da7e:	4294      	cmp	r4, r2
 800da80:	d002      	beq.n	800da88 <std+0x48>
 800da82:	33d0      	adds	r3, #208	@ 0xd0
 800da84:	429c      	cmp	r4, r3
 800da86:	d105      	bne.n	800da94 <std+0x54>
 800da88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800da8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da90:	f000 ba8e 	b.w	800dfb0 <__retarget_lock_init_recursive>
 800da94:	bd10      	pop	{r4, pc}
 800da96:	bf00      	nop
 800da98:	0800dce9 	.word	0x0800dce9
 800da9c:	0800dd0b 	.word	0x0800dd0b
 800daa0:	0800dd43 	.word	0x0800dd43
 800daa4:	0800dd67 	.word	0x0800dd67
 800daa8:	2000082c 	.word	0x2000082c

0800daac <stdio_exit_handler>:
 800daac:	4a02      	ldr	r2, [pc, #8]	@ (800dab8 <stdio_exit_handler+0xc>)
 800daae:	4903      	ldr	r1, [pc, #12]	@ (800dabc <stdio_exit_handler+0x10>)
 800dab0:	4803      	ldr	r0, [pc, #12]	@ (800dac0 <stdio_exit_handler+0x14>)
 800dab2:	f000 b869 	b.w	800db88 <_fwalk_sglue>
 800dab6:	bf00      	nop
 800dab8:	200000a8 	.word	0x200000a8
 800dabc:	08010afd 	.word	0x08010afd
 800dac0:	200000b8 	.word	0x200000b8

0800dac4 <cleanup_stdio>:
 800dac4:	6841      	ldr	r1, [r0, #4]
 800dac6:	4b0c      	ldr	r3, [pc, #48]	@ (800daf8 <cleanup_stdio+0x34>)
 800dac8:	b510      	push	{r4, lr}
 800daca:	4299      	cmp	r1, r3
 800dacc:	4604      	mov	r4, r0
 800dace:	d001      	beq.n	800dad4 <cleanup_stdio+0x10>
 800dad0:	f003 f814 	bl	8010afc <_fflush_r>
 800dad4:	68a1      	ldr	r1, [r4, #8]
 800dad6:	4b09      	ldr	r3, [pc, #36]	@ (800dafc <cleanup_stdio+0x38>)
 800dad8:	4299      	cmp	r1, r3
 800dada:	d002      	beq.n	800dae2 <cleanup_stdio+0x1e>
 800dadc:	4620      	mov	r0, r4
 800dade:	f003 f80d 	bl	8010afc <_fflush_r>
 800dae2:	68e1      	ldr	r1, [r4, #12]
 800dae4:	4b06      	ldr	r3, [pc, #24]	@ (800db00 <cleanup_stdio+0x3c>)
 800dae6:	4299      	cmp	r1, r3
 800dae8:	d004      	beq.n	800daf4 <cleanup_stdio+0x30>
 800daea:	4620      	mov	r0, r4
 800daec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800daf0:	f003 b804 	b.w	8010afc <_fflush_r>
 800daf4:	bd10      	pop	{r4, pc}
 800daf6:	bf00      	nop
 800daf8:	2000082c 	.word	0x2000082c
 800dafc:	20000894 	.word	0x20000894
 800db00:	200008fc 	.word	0x200008fc

0800db04 <global_stdio_init.part.0>:
 800db04:	b510      	push	{r4, lr}
 800db06:	4b0b      	ldr	r3, [pc, #44]	@ (800db34 <global_stdio_init.part.0+0x30>)
 800db08:	4c0b      	ldr	r4, [pc, #44]	@ (800db38 <global_stdio_init.part.0+0x34>)
 800db0a:	4a0c      	ldr	r2, [pc, #48]	@ (800db3c <global_stdio_init.part.0+0x38>)
 800db0c:	4620      	mov	r0, r4
 800db0e:	601a      	str	r2, [r3, #0]
 800db10:	2104      	movs	r1, #4
 800db12:	2200      	movs	r2, #0
 800db14:	f7ff ff94 	bl	800da40 <std>
 800db18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800db1c:	2201      	movs	r2, #1
 800db1e:	2109      	movs	r1, #9
 800db20:	f7ff ff8e 	bl	800da40 <std>
 800db24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800db28:	2202      	movs	r2, #2
 800db2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db2e:	2112      	movs	r1, #18
 800db30:	f7ff bf86 	b.w	800da40 <std>
 800db34:	20000964 	.word	0x20000964
 800db38:	2000082c 	.word	0x2000082c
 800db3c:	0800daad 	.word	0x0800daad

0800db40 <__sfp_lock_acquire>:
 800db40:	4801      	ldr	r0, [pc, #4]	@ (800db48 <__sfp_lock_acquire+0x8>)
 800db42:	f000 ba36 	b.w	800dfb2 <__retarget_lock_acquire_recursive>
 800db46:	bf00      	nop
 800db48:	2000096d 	.word	0x2000096d

0800db4c <__sfp_lock_release>:
 800db4c:	4801      	ldr	r0, [pc, #4]	@ (800db54 <__sfp_lock_release+0x8>)
 800db4e:	f000 ba31 	b.w	800dfb4 <__retarget_lock_release_recursive>
 800db52:	bf00      	nop
 800db54:	2000096d 	.word	0x2000096d

0800db58 <__sinit>:
 800db58:	b510      	push	{r4, lr}
 800db5a:	4604      	mov	r4, r0
 800db5c:	f7ff fff0 	bl	800db40 <__sfp_lock_acquire>
 800db60:	6a23      	ldr	r3, [r4, #32]
 800db62:	b11b      	cbz	r3, 800db6c <__sinit+0x14>
 800db64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db68:	f7ff bff0 	b.w	800db4c <__sfp_lock_release>
 800db6c:	4b04      	ldr	r3, [pc, #16]	@ (800db80 <__sinit+0x28>)
 800db6e:	6223      	str	r3, [r4, #32]
 800db70:	4b04      	ldr	r3, [pc, #16]	@ (800db84 <__sinit+0x2c>)
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d1f5      	bne.n	800db64 <__sinit+0xc>
 800db78:	f7ff ffc4 	bl	800db04 <global_stdio_init.part.0>
 800db7c:	e7f2      	b.n	800db64 <__sinit+0xc>
 800db7e:	bf00      	nop
 800db80:	0800dac5 	.word	0x0800dac5
 800db84:	20000964 	.word	0x20000964

0800db88 <_fwalk_sglue>:
 800db88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db8c:	4607      	mov	r7, r0
 800db8e:	4688      	mov	r8, r1
 800db90:	4614      	mov	r4, r2
 800db92:	2600      	movs	r6, #0
 800db94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800db98:	f1b9 0901 	subs.w	r9, r9, #1
 800db9c:	d505      	bpl.n	800dbaa <_fwalk_sglue+0x22>
 800db9e:	6824      	ldr	r4, [r4, #0]
 800dba0:	2c00      	cmp	r4, #0
 800dba2:	d1f7      	bne.n	800db94 <_fwalk_sglue+0xc>
 800dba4:	4630      	mov	r0, r6
 800dba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dbaa:	89ab      	ldrh	r3, [r5, #12]
 800dbac:	2b01      	cmp	r3, #1
 800dbae:	d907      	bls.n	800dbc0 <_fwalk_sglue+0x38>
 800dbb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dbb4:	3301      	adds	r3, #1
 800dbb6:	d003      	beq.n	800dbc0 <_fwalk_sglue+0x38>
 800dbb8:	4629      	mov	r1, r5
 800dbba:	4638      	mov	r0, r7
 800dbbc:	47c0      	blx	r8
 800dbbe:	4306      	orrs	r6, r0
 800dbc0:	3568      	adds	r5, #104	@ 0x68
 800dbc2:	e7e9      	b.n	800db98 <_fwalk_sglue+0x10>

0800dbc4 <iprintf>:
 800dbc4:	b40f      	push	{r0, r1, r2, r3}
 800dbc6:	b507      	push	{r0, r1, r2, lr}
 800dbc8:	4906      	ldr	r1, [pc, #24]	@ (800dbe4 <iprintf+0x20>)
 800dbca:	ab04      	add	r3, sp, #16
 800dbcc:	6808      	ldr	r0, [r1, #0]
 800dbce:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbd2:	6881      	ldr	r1, [r0, #8]
 800dbd4:	9301      	str	r3, [sp, #4]
 800dbd6:	f002 fdf9 	bl	80107cc <_vfiprintf_r>
 800dbda:	b003      	add	sp, #12
 800dbdc:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbe0:	b004      	add	sp, #16
 800dbe2:	4770      	bx	lr
 800dbe4:	200000b4 	.word	0x200000b4

0800dbe8 <_puts_r>:
 800dbe8:	6a03      	ldr	r3, [r0, #32]
 800dbea:	b570      	push	{r4, r5, r6, lr}
 800dbec:	4605      	mov	r5, r0
 800dbee:	460e      	mov	r6, r1
 800dbf0:	6884      	ldr	r4, [r0, #8]
 800dbf2:	b90b      	cbnz	r3, 800dbf8 <_puts_r+0x10>
 800dbf4:	f7ff ffb0 	bl	800db58 <__sinit>
 800dbf8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dbfa:	07db      	lsls	r3, r3, #31
 800dbfc:	d405      	bmi.n	800dc0a <_puts_r+0x22>
 800dbfe:	89a3      	ldrh	r3, [r4, #12]
 800dc00:	0598      	lsls	r0, r3, #22
 800dc02:	d402      	bmi.n	800dc0a <_puts_r+0x22>
 800dc04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc06:	f000 f9d4 	bl	800dfb2 <__retarget_lock_acquire_recursive>
 800dc0a:	89a3      	ldrh	r3, [r4, #12]
 800dc0c:	0719      	lsls	r1, r3, #28
 800dc0e:	d502      	bpl.n	800dc16 <_puts_r+0x2e>
 800dc10:	6923      	ldr	r3, [r4, #16]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d135      	bne.n	800dc82 <_puts_r+0x9a>
 800dc16:	4621      	mov	r1, r4
 800dc18:	4628      	mov	r0, r5
 800dc1a:	f000 f8e7 	bl	800ddec <__swsetup_r>
 800dc1e:	b380      	cbz	r0, 800dc82 <_puts_r+0x9a>
 800dc20:	f04f 35ff 	mov.w	r5, #4294967295
 800dc24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dc26:	07da      	lsls	r2, r3, #31
 800dc28:	d405      	bmi.n	800dc36 <_puts_r+0x4e>
 800dc2a:	89a3      	ldrh	r3, [r4, #12]
 800dc2c:	059b      	lsls	r3, r3, #22
 800dc2e:	d402      	bmi.n	800dc36 <_puts_r+0x4e>
 800dc30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc32:	f000 f9bf 	bl	800dfb4 <__retarget_lock_release_recursive>
 800dc36:	4628      	mov	r0, r5
 800dc38:	bd70      	pop	{r4, r5, r6, pc}
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	da04      	bge.n	800dc48 <_puts_r+0x60>
 800dc3e:	69a2      	ldr	r2, [r4, #24]
 800dc40:	429a      	cmp	r2, r3
 800dc42:	dc17      	bgt.n	800dc74 <_puts_r+0x8c>
 800dc44:	290a      	cmp	r1, #10
 800dc46:	d015      	beq.n	800dc74 <_puts_r+0x8c>
 800dc48:	6823      	ldr	r3, [r4, #0]
 800dc4a:	1c5a      	adds	r2, r3, #1
 800dc4c:	6022      	str	r2, [r4, #0]
 800dc4e:	7019      	strb	r1, [r3, #0]
 800dc50:	68a3      	ldr	r3, [r4, #8]
 800dc52:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800dc56:	3b01      	subs	r3, #1
 800dc58:	60a3      	str	r3, [r4, #8]
 800dc5a:	2900      	cmp	r1, #0
 800dc5c:	d1ed      	bne.n	800dc3a <_puts_r+0x52>
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	da11      	bge.n	800dc86 <_puts_r+0x9e>
 800dc62:	4622      	mov	r2, r4
 800dc64:	210a      	movs	r1, #10
 800dc66:	4628      	mov	r0, r5
 800dc68:	f000 f881 	bl	800dd6e <__swbuf_r>
 800dc6c:	3001      	adds	r0, #1
 800dc6e:	d0d7      	beq.n	800dc20 <_puts_r+0x38>
 800dc70:	250a      	movs	r5, #10
 800dc72:	e7d7      	b.n	800dc24 <_puts_r+0x3c>
 800dc74:	4622      	mov	r2, r4
 800dc76:	4628      	mov	r0, r5
 800dc78:	f000 f879 	bl	800dd6e <__swbuf_r>
 800dc7c:	3001      	adds	r0, #1
 800dc7e:	d1e7      	bne.n	800dc50 <_puts_r+0x68>
 800dc80:	e7ce      	b.n	800dc20 <_puts_r+0x38>
 800dc82:	3e01      	subs	r6, #1
 800dc84:	e7e4      	b.n	800dc50 <_puts_r+0x68>
 800dc86:	6823      	ldr	r3, [r4, #0]
 800dc88:	1c5a      	adds	r2, r3, #1
 800dc8a:	6022      	str	r2, [r4, #0]
 800dc8c:	220a      	movs	r2, #10
 800dc8e:	701a      	strb	r2, [r3, #0]
 800dc90:	e7ee      	b.n	800dc70 <_puts_r+0x88>
	...

0800dc94 <puts>:
 800dc94:	4b02      	ldr	r3, [pc, #8]	@ (800dca0 <puts+0xc>)
 800dc96:	4601      	mov	r1, r0
 800dc98:	6818      	ldr	r0, [r3, #0]
 800dc9a:	f7ff bfa5 	b.w	800dbe8 <_puts_r>
 800dc9e:	bf00      	nop
 800dca0:	200000b4 	.word	0x200000b4

0800dca4 <siprintf>:
 800dca4:	b40e      	push	{r1, r2, r3}
 800dca6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800dcaa:	b510      	push	{r4, lr}
 800dcac:	2400      	movs	r4, #0
 800dcae:	b09d      	sub	sp, #116	@ 0x74
 800dcb0:	ab1f      	add	r3, sp, #124	@ 0x7c
 800dcb2:	9002      	str	r0, [sp, #8]
 800dcb4:	9006      	str	r0, [sp, #24]
 800dcb6:	9107      	str	r1, [sp, #28]
 800dcb8:	9104      	str	r1, [sp, #16]
 800dcba:	4809      	ldr	r0, [pc, #36]	@ (800dce0 <siprintf+0x3c>)
 800dcbc:	4909      	ldr	r1, [pc, #36]	@ (800dce4 <siprintf+0x40>)
 800dcbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800dcc2:	9105      	str	r1, [sp, #20]
 800dcc4:	6800      	ldr	r0, [r0, #0]
 800dcc6:	a902      	add	r1, sp, #8
 800dcc8:	9301      	str	r3, [sp, #4]
 800dcca:	941b      	str	r4, [sp, #108]	@ 0x6c
 800dccc:	f002 fc5a 	bl	8010584 <_svfiprintf_r>
 800dcd0:	9b02      	ldr	r3, [sp, #8]
 800dcd2:	701c      	strb	r4, [r3, #0]
 800dcd4:	b01d      	add	sp, #116	@ 0x74
 800dcd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dcda:	b003      	add	sp, #12
 800dcdc:	4770      	bx	lr
 800dcde:	bf00      	nop
 800dce0:	200000b4 	.word	0x200000b4
 800dce4:	ffff0208 	.word	0xffff0208

0800dce8 <__sread>:
 800dce8:	b510      	push	{r4, lr}
 800dcea:	460c      	mov	r4, r1
 800dcec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dcf0:	f000 f910 	bl	800df14 <_read_r>
 800dcf4:	2800      	cmp	r0, #0
 800dcf6:	bfab      	itete	ge
 800dcf8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dcfa:	89a3      	ldrhlt	r3, [r4, #12]
 800dcfc:	181b      	addge	r3, r3, r0
 800dcfe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dd02:	bfac      	ite	ge
 800dd04:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dd06:	81a3      	strhlt	r3, [r4, #12]
 800dd08:	bd10      	pop	{r4, pc}

0800dd0a <__swrite>:
 800dd0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd0e:	461f      	mov	r7, r3
 800dd10:	898b      	ldrh	r3, [r1, #12]
 800dd12:	4605      	mov	r5, r0
 800dd14:	05db      	lsls	r3, r3, #23
 800dd16:	460c      	mov	r4, r1
 800dd18:	4616      	mov	r6, r2
 800dd1a:	d505      	bpl.n	800dd28 <__swrite+0x1e>
 800dd1c:	2302      	movs	r3, #2
 800dd1e:	2200      	movs	r2, #0
 800dd20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd24:	f000 f8e4 	bl	800def0 <_lseek_r>
 800dd28:	89a3      	ldrh	r3, [r4, #12]
 800dd2a:	4632      	mov	r2, r6
 800dd2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dd30:	81a3      	strh	r3, [r4, #12]
 800dd32:	4628      	mov	r0, r5
 800dd34:	463b      	mov	r3, r7
 800dd36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dd3e:	f000 b8fb 	b.w	800df38 <_write_r>

0800dd42 <__sseek>:
 800dd42:	b510      	push	{r4, lr}
 800dd44:	460c      	mov	r4, r1
 800dd46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd4a:	f000 f8d1 	bl	800def0 <_lseek_r>
 800dd4e:	1c43      	adds	r3, r0, #1
 800dd50:	89a3      	ldrh	r3, [r4, #12]
 800dd52:	bf15      	itete	ne
 800dd54:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dd56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dd5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dd5e:	81a3      	strheq	r3, [r4, #12]
 800dd60:	bf18      	it	ne
 800dd62:	81a3      	strhne	r3, [r4, #12]
 800dd64:	bd10      	pop	{r4, pc}

0800dd66 <__sclose>:
 800dd66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd6a:	f000 b8b1 	b.w	800ded0 <_close_r>

0800dd6e <__swbuf_r>:
 800dd6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd70:	460e      	mov	r6, r1
 800dd72:	4614      	mov	r4, r2
 800dd74:	4605      	mov	r5, r0
 800dd76:	b118      	cbz	r0, 800dd80 <__swbuf_r+0x12>
 800dd78:	6a03      	ldr	r3, [r0, #32]
 800dd7a:	b90b      	cbnz	r3, 800dd80 <__swbuf_r+0x12>
 800dd7c:	f7ff feec 	bl	800db58 <__sinit>
 800dd80:	69a3      	ldr	r3, [r4, #24]
 800dd82:	60a3      	str	r3, [r4, #8]
 800dd84:	89a3      	ldrh	r3, [r4, #12]
 800dd86:	071a      	lsls	r2, r3, #28
 800dd88:	d501      	bpl.n	800dd8e <__swbuf_r+0x20>
 800dd8a:	6923      	ldr	r3, [r4, #16]
 800dd8c:	b943      	cbnz	r3, 800dda0 <__swbuf_r+0x32>
 800dd8e:	4621      	mov	r1, r4
 800dd90:	4628      	mov	r0, r5
 800dd92:	f000 f82b 	bl	800ddec <__swsetup_r>
 800dd96:	b118      	cbz	r0, 800dda0 <__swbuf_r+0x32>
 800dd98:	f04f 37ff 	mov.w	r7, #4294967295
 800dd9c:	4638      	mov	r0, r7
 800dd9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dda0:	6823      	ldr	r3, [r4, #0]
 800dda2:	6922      	ldr	r2, [r4, #16]
 800dda4:	b2f6      	uxtb	r6, r6
 800dda6:	1a98      	subs	r0, r3, r2
 800dda8:	6963      	ldr	r3, [r4, #20]
 800ddaa:	4637      	mov	r7, r6
 800ddac:	4283      	cmp	r3, r0
 800ddae:	dc05      	bgt.n	800ddbc <__swbuf_r+0x4e>
 800ddb0:	4621      	mov	r1, r4
 800ddb2:	4628      	mov	r0, r5
 800ddb4:	f002 fea2 	bl	8010afc <_fflush_r>
 800ddb8:	2800      	cmp	r0, #0
 800ddba:	d1ed      	bne.n	800dd98 <__swbuf_r+0x2a>
 800ddbc:	68a3      	ldr	r3, [r4, #8]
 800ddbe:	3b01      	subs	r3, #1
 800ddc0:	60a3      	str	r3, [r4, #8]
 800ddc2:	6823      	ldr	r3, [r4, #0]
 800ddc4:	1c5a      	adds	r2, r3, #1
 800ddc6:	6022      	str	r2, [r4, #0]
 800ddc8:	701e      	strb	r6, [r3, #0]
 800ddca:	6962      	ldr	r2, [r4, #20]
 800ddcc:	1c43      	adds	r3, r0, #1
 800ddce:	429a      	cmp	r2, r3
 800ddd0:	d004      	beq.n	800dddc <__swbuf_r+0x6e>
 800ddd2:	89a3      	ldrh	r3, [r4, #12]
 800ddd4:	07db      	lsls	r3, r3, #31
 800ddd6:	d5e1      	bpl.n	800dd9c <__swbuf_r+0x2e>
 800ddd8:	2e0a      	cmp	r6, #10
 800ddda:	d1df      	bne.n	800dd9c <__swbuf_r+0x2e>
 800dddc:	4621      	mov	r1, r4
 800ddde:	4628      	mov	r0, r5
 800dde0:	f002 fe8c 	bl	8010afc <_fflush_r>
 800dde4:	2800      	cmp	r0, #0
 800dde6:	d0d9      	beq.n	800dd9c <__swbuf_r+0x2e>
 800dde8:	e7d6      	b.n	800dd98 <__swbuf_r+0x2a>
	...

0800ddec <__swsetup_r>:
 800ddec:	b538      	push	{r3, r4, r5, lr}
 800ddee:	4b29      	ldr	r3, [pc, #164]	@ (800de94 <__swsetup_r+0xa8>)
 800ddf0:	4605      	mov	r5, r0
 800ddf2:	6818      	ldr	r0, [r3, #0]
 800ddf4:	460c      	mov	r4, r1
 800ddf6:	b118      	cbz	r0, 800de00 <__swsetup_r+0x14>
 800ddf8:	6a03      	ldr	r3, [r0, #32]
 800ddfa:	b90b      	cbnz	r3, 800de00 <__swsetup_r+0x14>
 800ddfc:	f7ff feac 	bl	800db58 <__sinit>
 800de00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de04:	0719      	lsls	r1, r3, #28
 800de06:	d422      	bmi.n	800de4e <__swsetup_r+0x62>
 800de08:	06da      	lsls	r2, r3, #27
 800de0a:	d407      	bmi.n	800de1c <__swsetup_r+0x30>
 800de0c:	2209      	movs	r2, #9
 800de0e:	602a      	str	r2, [r5, #0]
 800de10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de14:	f04f 30ff 	mov.w	r0, #4294967295
 800de18:	81a3      	strh	r3, [r4, #12]
 800de1a:	e033      	b.n	800de84 <__swsetup_r+0x98>
 800de1c:	0758      	lsls	r0, r3, #29
 800de1e:	d512      	bpl.n	800de46 <__swsetup_r+0x5a>
 800de20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800de22:	b141      	cbz	r1, 800de36 <__swsetup_r+0x4a>
 800de24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de28:	4299      	cmp	r1, r3
 800de2a:	d002      	beq.n	800de32 <__swsetup_r+0x46>
 800de2c:	4628      	mov	r0, r5
 800de2e:	f000 ff33 	bl	800ec98 <_free_r>
 800de32:	2300      	movs	r3, #0
 800de34:	6363      	str	r3, [r4, #52]	@ 0x34
 800de36:	89a3      	ldrh	r3, [r4, #12]
 800de38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800de3c:	81a3      	strh	r3, [r4, #12]
 800de3e:	2300      	movs	r3, #0
 800de40:	6063      	str	r3, [r4, #4]
 800de42:	6923      	ldr	r3, [r4, #16]
 800de44:	6023      	str	r3, [r4, #0]
 800de46:	89a3      	ldrh	r3, [r4, #12]
 800de48:	f043 0308 	orr.w	r3, r3, #8
 800de4c:	81a3      	strh	r3, [r4, #12]
 800de4e:	6923      	ldr	r3, [r4, #16]
 800de50:	b94b      	cbnz	r3, 800de66 <__swsetup_r+0x7a>
 800de52:	89a3      	ldrh	r3, [r4, #12]
 800de54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800de58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de5c:	d003      	beq.n	800de66 <__swsetup_r+0x7a>
 800de5e:	4621      	mov	r1, r4
 800de60:	4628      	mov	r0, r5
 800de62:	f002 fe98 	bl	8010b96 <__smakebuf_r>
 800de66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de6a:	f013 0201 	ands.w	r2, r3, #1
 800de6e:	d00a      	beq.n	800de86 <__swsetup_r+0x9a>
 800de70:	2200      	movs	r2, #0
 800de72:	60a2      	str	r2, [r4, #8]
 800de74:	6962      	ldr	r2, [r4, #20]
 800de76:	4252      	negs	r2, r2
 800de78:	61a2      	str	r2, [r4, #24]
 800de7a:	6922      	ldr	r2, [r4, #16]
 800de7c:	b942      	cbnz	r2, 800de90 <__swsetup_r+0xa4>
 800de7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800de82:	d1c5      	bne.n	800de10 <__swsetup_r+0x24>
 800de84:	bd38      	pop	{r3, r4, r5, pc}
 800de86:	0799      	lsls	r1, r3, #30
 800de88:	bf58      	it	pl
 800de8a:	6962      	ldrpl	r2, [r4, #20]
 800de8c:	60a2      	str	r2, [r4, #8]
 800de8e:	e7f4      	b.n	800de7a <__swsetup_r+0x8e>
 800de90:	2000      	movs	r0, #0
 800de92:	e7f7      	b.n	800de84 <__swsetup_r+0x98>
 800de94:	200000b4 	.word	0x200000b4

0800de98 <memcmp>:
 800de98:	b510      	push	{r4, lr}
 800de9a:	3901      	subs	r1, #1
 800de9c:	4402      	add	r2, r0
 800de9e:	4290      	cmp	r0, r2
 800dea0:	d101      	bne.n	800dea6 <memcmp+0xe>
 800dea2:	2000      	movs	r0, #0
 800dea4:	e005      	b.n	800deb2 <memcmp+0x1a>
 800dea6:	7803      	ldrb	r3, [r0, #0]
 800dea8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800deac:	42a3      	cmp	r3, r4
 800deae:	d001      	beq.n	800deb4 <memcmp+0x1c>
 800deb0:	1b18      	subs	r0, r3, r4
 800deb2:	bd10      	pop	{r4, pc}
 800deb4:	3001      	adds	r0, #1
 800deb6:	e7f2      	b.n	800de9e <memcmp+0x6>

0800deb8 <memset>:
 800deb8:	4603      	mov	r3, r0
 800deba:	4402      	add	r2, r0
 800debc:	4293      	cmp	r3, r2
 800debe:	d100      	bne.n	800dec2 <memset+0xa>
 800dec0:	4770      	bx	lr
 800dec2:	f803 1b01 	strb.w	r1, [r3], #1
 800dec6:	e7f9      	b.n	800debc <memset+0x4>

0800dec8 <_localeconv_r>:
 800dec8:	4800      	ldr	r0, [pc, #0]	@ (800decc <_localeconv_r+0x4>)
 800deca:	4770      	bx	lr
 800decc:	200001f4 	.word	0x200001f4

0800ded0 <_close_r>:
 800ded0:	b538      	push	{r3, r4, r5, lr}
 800ded2:	2300      	movs	r3, #0
 800ded4:	4d05      	ldr	r5, [pc, #20]	@ (800deec <_close_r+0x1c>)
 800ded6:	4604      	mov	r4, r0
 800ded8:	4608      	mov	r0, r1
 800deda:	602b      	str	r3, [r5, #0]
 800dedc:	f7fa fdeb 	bl	8008ab6 <_close>
 800dee0:	1c43      	adds	r3, r0, #1
 800dee2:	d102      	bne.n	800deea <_close_r+0x1a>
 800dee4:	682b      	ldr	r3, [r5, #0]
 800dee6:	b103      	cbz	r3, 800deea <_close_r+0x1a>
 800dee8:	6023      	str	r3, [r4, #0]
 800deea:	bd38      	pop	{r3, r4, r5, pc}
 800deec:	20000968 	.word	0x20000968

0800def0 <_lseek_r>:
 800def0:	b538      	push	{r3, r4, r5, lr}
 800def2:	4604      	mov	r4, r0
 800def4:	4608      	mov	r0, r1
 800def6:	4611      	mov	r1, r2
 800def8:	2200      	movs	r2, #0
 800defa:	4d05      	ldr	r5, [pc, #20]	@ (800df10 <_lseek_r+0x20>)
 800defc:	602a      	str	r2, [r5, #0]
 800defe:	461a      	mov	r2, r3
 800df00:	f7fa fdfd 	bl	8008afe <_lseek>
 800df04:	1c43      	adds	r3, r0, #1
 800df06:	d102      	bne.n	800df0e <_lseek_r+0x1e>
 800df08:	682b      	ldr	r3, [r5, #0]
 800df0a:	b103      	cbz	r3, 800df0e <_lseek_r+0x1e>
 800df0c:	6023      	str	r3, [r4, #0]
 800df0e:	bd38      	pop	{r3, r4, r5, pc}
 800df10:	20000968 	.word	0x20000968

0800df14 <_read_r>:
 800df14:	b538      	push	{r3, r4, r5, lr}
 800df16:	4604      	mov	r4, r0
 800df18:	4608      	mov	r0, r1
 800df1a:	4611      	mov	r1, r2
 800df1c:	2200      	movs	r2, #0
 800df1e:	4d05      	ldr	r5, [pc, #20]	@ (800df34 <_read_r+0x20>)
 800df20:	602a      	str	r2, [r5, #0]
 800df22:	461a      	mov	r2, r3
 800df24:	f7fa fdaa 	bl	8008a7c <_read>
 800df28:	1c43      	adds	r3, r0, #1
 800df2a:	d102      	bne.n	800df32 <_read_r+0x1e>
 800df2c:	682b      	ldr	r3, [r5, #0]
 800df2e:	b103      	cbz	r3, 800df32 <_read_r+0x1e>
 800df30:	6023      	str	r3, [r4, #0]
 800df32:	bd38      	pop	{r3, r4, r5, pc}
 800df34:	20000968 	.word	0x20000968

0800df38 <_write_r>:
 800df38:	b538      	push	{r3, r4, r5, lr}
 800df3a:	4604      	mov	r4, r0
 800df3c:	4608      	mov	r0, r1
 800df3e:	4611      	mov	r1, r2
 800df40:	2200      	movs	r2, #0
 800df42:	4d05      	ldr	r5, [pc, #20]	@ (800df58 <_write_r+0x20>)
 800df44:	602a      	str	r2, [r5, #0]
 800df46:	461a      	mov	r2, r3
 800df48:	f7f8 faf0 	bl	800652c <_write>
 800df4c:	1c43      	adds	r3, r0, #1
 800df4e:	d102      	bne.n	800df56 <_write_r+0x1e>
 800df50:	682b      	ldr	r3, [r5, #0]
 800df52:	b103      	cbz	r3, 800df56 <_write_r+0x1e>
 800df54:	6023      	str	r3, [r4, #0]
 800df56:	bd38      	pop	{r3, r4, r5, pc}
 800df58:	20000968 	.word	0x20000968

0800df5c <__errno>:
 800df5c:	4b01      	ldr	r3, [pc, #4]	@ (800df64 <__errno+0x8>)
 800df5e:	6818      	ldr	r0, [r3, #0]
 800df60:	4770      	bx	lr
 800df62:	bf00      	nop
 800df64:	200000b4 	.word	0x200000b4

0800df68 <__libc_init_array>:
 800df68:	b570      	push	{r4, r5, r6, lr}
 800df6a:	2600      	movs	r6, #0
 800df6c:	4d0c      	ldr	r5, [pc, #48]	@ (800dfa0 <__libc_init_array+0x38>)
 800df6e:	4c0d      	ldr	r4, [pc, #52]	@ (800dfa4 <__libc_init_array+0x3c>)
 800df70:	1b64      	subs	r4, r4, r5
 800df72:	10a4      	asrs	r4, r4, #2
 800df74:	42a6      	cmp	r6, r4
 800df76:	d109      	bne.n	800df8c <__libc_init_array+0x24>
 800df78:	f004 f83c 	bl	8011ff4 <_init>
 800df7c:	2600      	movs	r6, #0
 800df7e:	4d0a      	ldr	r5, [pc, #40]	@ (800dfa8 <__libc_init_array+0x40>)
 800df80:	4c0a      	ldr	r4, [pc, #40]	@ (800dfac <__libc_init_array+0x44>)
 800df82:	1b64      	subs	r4, r4, r5
 800df84:	10a4      	asrs	r4, r4, #2
 800df86:	42a6      	cmp	r6, r4
 800df88:	d105      	bne.n	800df96 <__libc_init_array+0x2e>
 800df8a:	bd70      	pop	{r4, r5, r6, pc}
 800df8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800df90:	4798      	blx	r3
 800df92:	3601      	adds	r6, #1
 800df94:	e7ee      	b.n	800df74 <__libc_init_array+0xc>
 800df96:	f855 3b04 	ldr.w	r3, [r5], #4
 800df9a:	4798      	blx	r3
 800df9c:	3601      	adds	r6, #1
 800df9e:	e7f2      	b.n	800df86 <__libc_init_array+0x1e>
 800dfa0:	08013ef0 	.word	0x08013ef0
 800dfa4:	08013ef0 	.word	0x08013ef0
 800dfa8:	08013ef0 	.word	0x08013ef0
 800dfac:	08013ef4 	.word	0x08013ef4

0800dfb0 <__retarget_lock_init_recursive>:
 800dfb0:	4770      	bx	lr

0800dfb2 <__retarget_lock_acquire_recursive>:
 800dfb2:	4770      	bx	lr

0800dfb4 <__retarget_lock_release_recursive>:
 800dfb4:	4770      	bx	lr

0800dfb6 <memchr>:
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	b510      	push	{r4, lr}
 800dfba:	b2c9      	uxtb	r1, r1
 800dfbc:	4402      	add	r2, r0
 800dfbe:	4293      	cmp	r3, r2
 800dfc0:	4618      	mov	r0, r3
 800dfc2:	d101      	bne.n	800dfc8 <memchr+0x12>
 800dfc4:	2000      	movs	r0, #0
 800dfc6:	e003      	b.n	800dfd0 <memchr+0x1a>
 800dfc8:	7804      	ldrb	r4, [r0, #0]
 800dfca:	3301      	adds	r3, #1
 800dfcc:	428c      	cmp	r4, r1
 800dfce:	d1f6      	bne.n	800dfbe <memchr+0x8>
 800dfd0:	bd10      	pop	{r4, pc}
	...

0800dfd4 <nanf>:
 800dfd4:	4800      	ldr	r0, [pc, #0]	@ (800dfd8 <nanf+0x4>)
 800dfd6:	4770      	bx	lr
 800dfd8:	7fc00000 	.word	0x7fc00000

0800dfdc <quorem>:
 800dfdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfe0:	6903      	ldr	r3, [r0, #16]
 800dfe2:	690c      	ldr	r4, [r1, #16]
 800dfe4:	4607      	mov	r7, r0
 800dfe6:	42a3      	cmp	r3, r4
 800dfe8:	db7e      	blt.n	800e0e8 <quorem+0x10c>
 800dfea:	3c01      	subs	r4, #1
 800dfec:	00a3      	lsls	r3, r4, #2
 800dfee:	f100 0514 	add.w	r5, r0, #20
 800dff2:	f101 0814 	add.w	r8, r1, #20
 800dff6:	9300      	str	r3, [sp, #0]
 800dff8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dffc:	9301      	str	r3, [sp, #4]
 800dffe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e002:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e006:	3301      	adds	r3, #1
 800e008:	429a      	cmp	r2, r3
 800e00a:	fbb2 f6f3 	udiv	r6, r2, r3
 800e00e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e012:	d32e      	bcc.n	800e072 <quorem+0x96>
 800e014:	f04f 0a00 	mov.w	sl, #0
 800e018:	46c4      	mov	ip, r8
 800e01a:	46ae      	mov	lr, r5
 800e01c:	46d3      	mov	fp, sl
 800e01e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e022:	b298      	uxth	r0, r3
 800e024:	fb06 a000 	mla	r0, r6, r0, sl
 800e028:	0c1b      	lsrs	r3, r3, #16
 800e02a:	0c02      	lsrs	r2, r0, #16
 800e02c:	fb06 2303 	mla	r3, r6, r3, r2
 800e030:	f8de 2000 	ldr.w	r2, [lr]
 800e034:	b280      	uxth	r0, r0
 800e036:	b292      	uxth	r2, r2
 800e038:	1a12      	subs	r2, r2, r0
 800e03a:	445a      	add	r2, fp
 800e03c:	f8de 0000 	ldr.w	r0, [lr]
 800e040:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e044:	b29b      	uxth	r3, r3
 800e046:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e04a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e04e:	b292      	uxth	r2, r2
 800e050:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e054:	45e1      	cmp	r9, ip
 800e056:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e05a:	f84e 2b04 	str.w	r2, [lr], #4
 800e05e:	d2de      	bcs.n	800e01e <quorem+0x42>
 800e060:	9b00      	ldr	r3, [sp, #0]
 800e062:	58eb      	ldr	r3, [r5, r3]
 800e064:	b92b      	cbnz	r3, 800e072 <quorem+0x96>
 800e066:	9b01      	ldr	r3, [sp, #4]
 800e068:	3b04      	subs	r3, #4
 800e06a:	429d      	cmp	r5, r3
 800e06c:	461a      	mov	r2, r3
 800e06e:	d32f      	bcc.n	800e0d0 <quorem+0xf4>
 800e070:	613c      	str	r4, [r7, #16]
 800e072:	4638      	mov	r0, r7
 800e074:	f001 f9ca 	bl	800f40c <__mcmp>
 800e078:	2800      	cmp	r0, #0
 800e07a:	db25      	blt.n	800e0c8 <quorem+0xec>
 800e07c:	4629      	mov	r1, r5
 800e07e:	2000      	movs	r0, #0
 800e080:	f858 2b04 	ldr.w	r2, [r8], #4
 800e084:	f8d1 c000 	ldr.w	ip, [r1]
 800e088:	fa1f fe82 	uxth.w	lr, r2
 800e08c:	fa1f f38c 	uxth.w	r3, ip
 800e090:	eba3 030e 	sub.w	r3, r3, lr
 800e094:	4403      	add	r3, r0
 800e096:	0c12      	lsrs	r2, r2, #16
 800e098:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e09c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e0a0:	b29b      	uxth	r3, r3
 800e0a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e0a6:	45c1      	cmp	r9, r8
 800e0a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e0ac:	f841 3b04 	str.w	r3, [r1], #4
 800e0b0:	d2e6      	bcs.n	800e080 <quorem+0xa4>
 800e0b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e0b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e0ba:	b922      	cbnz	r2, 800e0c6 <quorem+0xea>
 800e0bc:	3b04      	subs	r3, #4
 800e0be:	429d      	cmp	r5, r3
 800e0c0:	461a      	mov	r2, r3
 800e0c2:	d30b      	bcc.n	800e0dc <quorem+0x100>
 800e0c4:	613c      	str	r4, [r7, #16]
 800e0c6:	3601      	adds	r6, #1
 800e0c8:	4630      	mov	r0, r6
 800e0ca:	b003      	add	sp, #12
 800e0cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0d0:	6812      	ldr	r2, [r2, #0]
 800e0d2:	3b04      	subs	r3, #4
 800e0d4:	2a00      	cmp	r2, #0
 800e0d6:	d1cb      	bne.n	800e070 <quorem+0x94>
 800e0d8:	3c01      	subs	r4, #1
 800e0da:	e7c6      	b.n	800e06a <quorem+0x8e>
 800e0dc:	6812      	ldr	r2, [r2, #0]
 800e0de:	3b04      	subs	r3, #4
 800e0e0:	2a00      	cmp	r2, #0
 800e0e2:	d1ef      	bne.n	800e0c4 <quorem+0xe8>
 800e0e4:	3c01      	subs	r4, #1
 800e0e6:	e7ea      	b.n	800e0be <quorem+0xe2>
 800e0e8:	2000      	movs	r0, #0
 800e0ea:	e7ee      	b.n	800e0ca <quorem+0xee>
 800e0ec:	0000      	movs	r0, r0
	...

0800e0f0 <_dtoa_r>:
 800e0f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0f4:	4614      	mov	r4, r2
 800e0f6:	461d      	mov	r5, r3
 800e0f8:	69c7      	ldr	r7, [r0, #28]
 800e0fa:	b097      	sub	sp, #92	@ 0x5c
 800e0fc:	4681      	mov	r9, r0
 800e0fe:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800e102:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800e104:	b97f      	cbnz	r7, 800e126 <_dtoa_r+0x36>
 800e106:	2010      	movs	r0, #16
 800e108:	f000 fe0e 	bl	800ed28 <malloc>
 800e10c:	4602      	mov	r2, r0
 800e10e:	f8c9 001c 	str.w	r0, [r9, #28]
 800e112:	b920      	cbnz	r0, 800e11e <_dtoa_r+0x2e>
 800e114:	21ef      	movs	r1, #239	@ 0xef
 800e116:	4bac      	ldr	r3, [pc, #688]	@ (800e3c8 <_dtoa_r+0x2d8>)
 800e118:	48ac      	ldr	r0, [pc, #688]	@ (800e3cc <_dtoa_r+0x2dc>)
 800e11a:	f002 fdeb 	bl	8010cf4 <__assert_func>
 800e11e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e122:	6007      	str	r7, [r0, #0]
 800e124:	60c7      	str	r7, [r0, #12]
 800e126:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e12a:	6819      	ldr	r1, [r3, #0]
 800e12c:	b159      	cbz	r1, 800e146 <_dtoa_r+0x56>
 800e12e:	685a      	ldr	r2, [r3, #4]
 800e130:	2301      	movs	r3, #1
 800e132:	4093      	lsls	r3, r2
 800e134:	604a      	str	r2, [r1, #4]
 800e136:	608b      	str	r3, [r1, #8]
 800e138:	4648      	mov	r0, r9
 800e13a:	f000 feeb 	bl	800ef14 <_Bfree>
 800e13e:	2200      	movs	r2, #0
 800e140:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e144:	601a      	str	r2, [r3, #0]
 800e146:	1e2b      	subs	r3, r5, #0
 800e148:	bfaf      	iteee	ge
 800e14a:	2300      	movge	r3, #0
 800e14c:	2201      	movlt	r2, #1
 800e14e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e152:	9307      	strlt	r3, [sp, #28]
 800e154:	bfa8      	it	ge
 800e156:	6033      	strge	r3, [r6, #0]
 800e158:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800e15c:	4b9c      	ldr	r3, [pc, #624]	@ (800e3d0 <_dtoa_r+0x2e0>)
 800e15e:	bfb8      	it	lt
 800e160:	6032      	strlt	r2, [r6, #0]
 800e162:	ea33 0308 	bics.w	r3, r3, r8
 800e166:	d112      	bne.n	800e18e <_dtoa_r+0x9e>
 800e168:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e16c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e16e:	6013      	str	r3, [r2, #0]
 800e170:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800e174:	4323      	orrs	r3, r4
 800e176:	f000 855e 	beq.w	800ec36 <_dtoa_r+0xb46>
 800e17a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e17c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e3d4 <_dtoa_r+0x2e4>
 800e180:	2b00      	cmp	r3, #0
 800e182:	f000 8560 	beq.w	800ec46 <_dtoa_r+0xb56>
 800e186:	f10a 0303 	add.w	r3, sl, #3
 800e18a:	f000 bd5a 	b.w	800ec42 <_dtoa_r+0xb52>
 800e18e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e192:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e196:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e19a:	2200      	movs	r2, #0
 800e19c:	2300      	movs	r3, #0
 800e19e:	f7f2 fc6f 	bl	8000a80 <__aeabi_dcmpeq>
 800e1a2:	4607      	mov	r7, r0
 800e1a4:	b158      	cbz	r0, 800e1be <_dtoa_r+0xce>
 800e1a6:	2301      	movs	r3, #1
 800e1a8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e1aa:	6013      	str	r3, [r2, #0]
 800e1ac:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e1ae:	b113      	cbz	r3, 800e1b6 <_dtoa_r+0xc6>
 800e1b0:	4b89      	ldr	r3, [pc, #548]	@ (800e3d8 <_dtoa_r+0x2e8>)
 800e1b2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e1b4:	6013      	str	r3, [r2, #0]
 800e1b6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800e3dc <_dtoa_r+0x2ec>
 800e1ba:	f000 bd44 	b.w	800ec46 <_dtoa_r+0xb56>
 800e1be:	ab14      	add	r3, sp, #80	@ 0x50
 800e1c0:	9301      	str	r3, [sp, #4]
 800e1c2:	ab15      	add	r3, sp, #84	@ 0x54
 800e1c4:	9300      	str	r3, [sp, #0]
 800e1c6:	4648      	mov	r0, r9
 800e1c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e1cc:	f001 fa36 	bl	800f63c <__d2b>
 800e1d0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800e1d4:	9003      	str	r0, [sp, #12]
 800e1d6:	2e00      	cmp	r6, #0
 800e1d8:	d078      	beq.n	800e2cc <_dtoa_r+0x1dc>
 800e1da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e1de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e1e0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e1e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e1e8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e1ec:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e1f0:	9712      	str	r7, [sp, #72]	@ 0x48
 800e1f2:	4619      	mov	r1, r3
 800e1f4:	2200      	movs	r2, #0
 800e1f6:	4b7a      	ldr	r3, [pc, #488]	@ (800e3e0 <_dtoa_r+0x2f0>)
 800e1f8:	f7f2 f822 	bl	8000240 <__aeabi_dsub>
 800e1fc:	a36c      	add	r3, pc, #432	@ (adr r3, 800e3b0 <_dtoa_r+0x2c0>)
 800e1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e202:	f7f2 f9d5 	bl	80005b0 <__aeabi_dmul>
 800e206:	a36c      	add	r3, pc, #432	@ (adr r3, 800e3b8 <_dtoa_r+0x2c8>)
 800e208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e20c:	f7f2 f81a 	bl	8000244 <__adddf3>
 800e210:	4604      	mov	r4, r0
 800e212:	4630      	mov	r0, r6
 800e214:	460d      	mov	r5, r1
 800e216:	f7f2 f961 	bl	80004dc <__aeabi_i2d>
 800e21a:	a369      	add	r3, pc, #420	@ (adr r3, 800e3c0 <_dtoa_r+0x2d0>)
 800e21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e220:	f7f2 f9c6 	bl	80005b0 <__aeabi_dmul>
 800e224:	4602      	mov	r2, r0
 800e226:	460b      	mov	r3, r1
 800e228:	4620      	mov	r0, r4
 800e22a:	4629      	mov	r1, r5
 800e22c:	f7f2 f80a 	bl	8000244 <__adddf3>
 800e230:	4604      	mov	r4, r0
 800e232:	460d      	mov	r5, r1
 800e234:	f7f2 fc6c 	bl	8000b10 <__aeabi_d2iz>
 800e238:	2200      	movs	r2, #0
 800e23a:	4607      	mov	r7, r0
 800e23c:	2300      	movs	r3, #0
 800e23e:	4620      	mov	r0, r4
 800e240:	4629      	mov	r1, r5
 800e242:	f7f2 fc27 	bl	8000a94 <__aeabi_dcmplt>
 800e246:	b140      	cbz	r0, 800e25a <_dtoa_r+0x16a>
 800e248:	4638      	mov	r0, r7
 800e24a:	f7f2 f947 	bl	80004dc <__aeabi_i2d>
 800e24e:	4622      	mov	r2, r4
 800e250:	462b      	mov	r3, r5
 800e252:	f7f2 fc15 	bl	8000a80 <__aeabi_dcmpeq>
 800e256:	b900      	cbnz	r0, 800e25a <_dtoa_r+0x16a>
 800e258:	3f01      	subs	r7, #1
 800e25a:	2f16      	cmp	r7, #22
 800e25c:	d854      	bhi.n	800e308 <_dtoa_r+0x218>
 800e25e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e262:	4b60      	ldr	r3, [pc, #384]	@ (800e3e4 <_dtoa_r+0x2f4>)
 800e264:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e26c:	f7f2 fc12 	bl	8000a94 <__aeabi_dcmplt>
 800e270:	2800      	cmp	r0, #0
 800e272:	d04b      	beq.n	800e30c <_dtoa_r+0x21c>
 800e274:	2300      	movs	r3, #0
 800e276:	3f01      	subs	r7, #1
 800e278:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e27a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e27c:	1b9b      	subs	r3, r3, r6
 800e27e:	1e5a      	subs	r2, r3, #1
 800e280:	bf49      	itett	mi
 800e282:	f1c3 0301 	rsbmi	r3, r3, #1
 800e286:	2300      	movpl	r3, #0
 800e288:	9304      	strmi	r3, [sp, #16]
 800e28a:	2300      	movmi	r3, #0
 800e28c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e28e:	bf54      	ite	pl
 800e290:	9304      	strpl	r3, [sp, #16]
 800e292:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800e294:	2f00      	cmp	r7, #0
 800e296:	db3b      	blt.n	800e310 <_dtoa_r+0x220>
 800e298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e29a:	970e      	str	r7, [sp, #56]	@ 0x38
 800e29c:	443b      	add	r3, r7
 800e29e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2a0:	2300      	movs	r3, #0
 800e2a2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e2a4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e2a6:	2b09      	cmp	r3, #9
 800e2a8:	d865      	bhi.n	800e376 <_dtoa_r+0x286>
 800e2aa:	2b05      	cmp	r3, #5
 800e2ac:	bfc4      	itt	gt
 800e2ae:	3b04      	subgt	r3, #4
 800e2b0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800e2b2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e2b4:	bfc8      	it	gt
 800e2b6:	2400      	movgt	r4, #0
 800e2b8:	f1a3 0302 	sub.w	r3, r3, #2
 800e2bc:	bfd8      	it	le
 800e2be:	2401      	movle	r4, #1
 800e2c0:	2b03      	cmp	r3, #3
 800e2c2:	d864      	bhi.n	800e38e <_dtoa_r+0x29e>
 800e2c4:	e8df f003 	tbb	[pc, r3]
 800e2c8:	2c385553 	.word	0x2c385553
 800e2cc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e2d0:	441e      	add	r6, r3
 800e2d2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e2d6:	2b20      	cmp	r3, #32
 800e2d8:	bfc1      	itttt	gt
 800e2da:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e2de:	fa08 f803 	lslgt.w	r8, r8, r3
 800e2e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e2e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e2ea:	bfd6      	itet	le
 800e2ec:	f1c3 0320 	rsble	r3, r3, #32
 800e2f0:	ea48 0003 	orrgt.w	r0, r8, r3
 800e2f4:	fa04 f003 	lslle.w	r0, r4, r3
 800e2f8:	f7f2 f8e0 	bl	80004bc <__aeabi_ui2d>
 800e2fc:	2201      	movs	r2, #1
 800e2fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e302:	3e01      	subs	r6, #1
 800e304:	9212      	str	r2, [sp, #72]	@ 0x48
 800e306:	e774      	b.n	800e1f2 <_dtoa_r+0x102>
 800e308:	2301      	movs	r3, #1
 800e30a:	e7b5      	b.n	800e278 <_dtoa_r+0x188>
 800e30c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800e30e:	e7b4      	b.n	800e27a <_dtoa_r+0x18a>
 800e310:	9b04      	ldr	r3, [sp, #16]
 800e312:	1bdb      	subs	r3, r3, r7
 800e314:	9304      	str	r3, [sp, #16]
 800e316:	427b      	negs	r3, r7
 800e318:	930a      	str	r3, [sp, #40]	@ 0x28
 800e31a:	2300      	movs	r3, #0
 800e31c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e31e:	e7c1      	b.n	800e2a4 <_dtoa_r+0x1b4>
 800e320:	2301      	movs	r3, #1
 800e322:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e324:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e326:	eb07 0b03 	add.w	fp, r7, r3
 800e32a:	f10b 0301 	add.w	r3, fp, #1
 800e32e:	2b01      	cmp	r3, #1
 800e330:	9308      	str	r3, [sp, #32]
 800e332:	bfb8      	it	lt
 800e334:	2301      	movlt	r3, #1
 800e336:	e006      	b.n	800e346 <_dtoa_r+0x256>
 800e338:	2301      	movs	r3, #1
 800e33a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e33c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e33e:	2b00      	cmp	r3, #0
 800e340:	dd28      	ble.n	800e394 <_dtoa_r+0x2a4>
 800e342:	469b      	mov	fp, r3
 800e344:	9308      	str	r3, [sp, #32]
 800e346:	2100      	movs	r1, #0
 800e348:	2204      	movs	r2, #4
 800e34a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e34e:	f102 0514 	add.w	r5, r2, #20
 800e352:	429d      	cmp	r5, r3
 800e354:	d926      	bls.n	800e3a4 <_dtoa_r+0x2b4>
 800e356:	6041      	str	r1, [r0, #4]
 800e358:	4648      	mov	r0, r9
 800e35a:	f000 fd9b 	bl	800ee94 <_Balloc>
 800e35e:	4682      	mov	sl, r0
 800e360:	2800      	cmp	r0, #0
 800e362:	d143      	bne.n	800e3ec <_dtoa_r+0x2fc>
 800e364:	4602      	mov	r2, r0
 800e366:	f240 11af 	movw	r1, #431	@ 0x1af
 800e36a:	4b1f      	ldr	r3, [pc, #124]	@ (800e3e8 <_dtoa_r+0x2f8>)
 800e36c:	e6d4      	b.n	800e118 <_dtoa_r+0x28>
 800e36e:	2300      	movs	r3, #0
 800e370:	e7e3      	b.n	800e33a <_dtoa_r+0x24a>
 800e372:	2300      	movs	r3, #0
 800e374:	e7d5      	b.n	800e322 <_dtoa_r+0x232>
 800e376:	2401      	movs	r4, #1
 800e378:	2300      	movs	r3, #0
 800e37a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e37c:	9320      	str	r3, [sp, #128]	@ 0x80
 800e37e:	f04f 3bff 	mov.w	fp, #4294967295
 800e382:	2200      	movs	r2, #0
 800e384:	2312      	movs	r3, #18
 800e386:	f8cd b020 	str.w	fp, [sp, #32]
 800e38a:	9221      	str	r2, [sp, #132]	@ 0x84
 800e38c:	e7db      	b.n	800e346 <_dtoa_r+0x256>
 800e38e:	2301      	movs	r3, #1
 800e390:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e392:	e7f4      	b.n	800e37e <_dtoa_r+0x28e>
 800e394:	f04f 0b01 	mov.w	fp, #1
 800e398:	465b      	mov	r3, fp
 800e39a:	f8cd b020 	str.w	fp, [sp, #32]
 800e39e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800e3a2:	e7d0      	b.n	800e346 <_dtoa_r+0x256>
 800e3a4:	3101      	adds	r1, #1
 800e3a6:	0052      	lsls	r2, r2, #1
 800e3a8:	e7d1      	b.n	800e34e <_dtoa_r+0x25e>
 800e3aa:	bf00      	nop
 800e3ac:	f3af 8000 	nop.w
 800e3b0:	636f4361 	.word	0x636f4361
 800e3b4:	3fd287a7 	.word	0x3fd287a7
 800e3b8:	8b60c8b3 	.word	0x8b60c8b3
 800e3bc:	3fc68a28 	.word	0x3fc68a28
 800e3c0:	509f79fb 	.word	0x509f79fb
 800e3c4:	3fd34413 	.word	0x3fd34413
 800e3c8:	08013a84 	.word	0x08013a84
 800e3cc:	08013a9b 	.word	0x08013a9b
 800e3d0:	7ff00000 	.word	0x7ff00000
 800e3d4:	08013a80 	.word	0x08013a80
 800e3d8:	08013a4f 	.word	0x08013a4f
 800e3dc:	08013a4e 	.word	0x08013a4e
 800e3e0:	3ff80000 	.word	0x3ff80000
 800e3e4:	08013c48 	.word	0x08013c48
 800e3e8:	08013af3 	.word	0x08013af3
 800e3ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e3f0:	6018      	str	r0, [r3, #0]
 800e3f2:	9b08      	ldr	r3, [sp, #32]
 800e3f4:	2b0e      	cmp	r3, #14
 800e3f6:	f200 80a1 	bhi.w	800e53c <_dtoa_r+0x44c>
 800e3fa:	2c00      	cmp	r4, #0
 800e3fc:	f000 809e 	beq.w	800e53c <_dtoa_r+0x44c>
 800e400:	2f00      	cmp	r7, #0
 800e402:	dd33      	ble.n	800e46c <_dtoa_r+0x37c>
 800e404:	4b9c      	ldr	r3, [pc, #624]	@ (800e678 <_dtoa_r+0x588>)
 800e406:	f007 020f 	and.w	r2, r7, #15
 800e40a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e40e:	05f8      	lsls	r0, r7, #23
 800e410:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e414:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800e418:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e41c:	d516      	bpl.n	800e44c <_dtoa_r+0x35c>
 800e41e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e422:	4b96      	ldr	r3, [pc, #600]	@ (800e67c <_dtoa_r+0x58c>)
 800e424:	2603      	movs	r6, #3
 800e426:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e42a:	f7f2 f9eb 	bl	8000804 <__aeabi_ddiv>
 800e42e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e432:	f004 040f 	and.w	r4, r4, #15
 800e436:	4d91      	ldr	r5, [pc, #580]	@ (800e67c <_dtoa_r+0x58c>)
 800e438:	b954      	cbnz	r4, 800e450 <_dtoa_r+0x360>
 800e43a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e43e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e442:	f7f2 f9df 	bl	8000804 <__aeabi_ddiv>
 800e446:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e44a:	e028      	b.n	800e49e <_dtoa_r+0x3ae>
 800e44c:	2602      	movs	r6, #2
 800e44e:	e7f2      	b.n	800e436 <_dtoa_r+0x346>
 800e450:	07e1      	lsls	r1, r4, #31
 800e452:	d508      	bpl.n	800e466 <_dtoa_r+0x376>
 800e454:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e458:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e45c:	f7f2 f8a8 	bl	80005b0 <__aeabi_dmul>
 800e460:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e464:	3601      	adds	r6, #1
 800e466:	1064      	asrs	r4, r4, #1
 800e468:	3508      	adds	r5, #8
 800e46a:	e7e5      	b.n	800e438 <_dtoa_r+0x348>
 800e46c:	f000 80af 	beq.w	800e5ce <_dtoa_r+0x4de>
 800e470:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e474:	427c      	negs	r4, r7
 800e476:	4b80      	ldr	r3, [pc, #512]	@ (800e678 <_dtoa_r+0x588>)
 800e478:	f004 020f 	and.w	r2, r4, #15
 800e47c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e484:	f7f2 f894 	bl	80005b0 <__aeabi_dmul>
 800e488:	2602      	movs	r6, #2
 800e48a:	2300      	movs	r3, #0
 800e48c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e490:	4d7a      	ldr	r5, [pc, #488]	@ (800e67c <_dtoa_r+0x58c>)
 800e492:	1124      	asrs	r4, r4, #4
 800e494:	2c00      	cmp	r4, #0
 800e496:	f040 808f 	bne.w	800e5b8 <_dtoa_r+0x4c8>
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d1d3      	bne.n	800e446 <_dtoa_r+0x356>
 800e49e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800e4a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	f000 8094 	beq.w	800e5d2 <_dtoa_r+0x4e2>
 800e4aa:	2200      	movs	r2, #0
 800e4ac:	4620      	mov	r0, r4
 800e4ae:	4629      	mov	r1, r5
 800e4b0:	4b73      	ldr	r3, [pc, #460]	@ (800e680 <_dtoa_r+0x590>)
 800e4b2:	f7f2 faef 	bl	8000a94 <__aeabi_dcmplt>
 800e4b6:	2800      	cmp	r0, #0
 800e4b8:	f000 808b 	beq.w	800e5d2 <_dtoa_r+0x4e2>
 800e4bc:	9b08      	ldr	r3, [sp, #32]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	f000 8087 	beq.w	800e5d2 <_dtoa_r+0x4e2>
 800e4c4:	f1bb 0f00 	cmp.w	fp, #0
 800e4c8:	dd34      	ble.n	800e534 <_dtoa_r+0x444>
 800e4ca:	4620      	mov	r0, r4
 800e4cc:	2200      	movs	r2, #0
 800e4ce:	4629      	mov	r1, r5
 800e4d0:	4b6c      	ldr	r3, [pc, #432]	@ (800e684 <_dtoa_r+0x594>)
 800e4d2:	f7f2 f86d 	bl	80005b0 <__aeabi_dmul>
 800e4d6:	465c      	mov	r4, fp
 800e4d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e4dc:	f107 38ff 	add.w	r8, r7, #4294967295
 800e4e0:	3601      	adds	r6, #1
 800e4e2:	4630      	mov	r0, r6
 800e4e4:	f7f1 fffa 	bl	80004dc <__aeabi_i2d>
 800e4e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e4ec:	f7f2 f860 	bl	80005b0 <__aeabi_dmul>
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	4b65      	ldr	r3, [pc, #404]	@ (800e688 <_dtoa_r+0x598>)
 800e4f4:	f7f1 fea6 	bl	8000244 <__adddf3>
 800e4f8:	4605      	mov	r5, r0
 800e4fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e4fe:	2c00      	cmp	r4, #0
 800e500:	d16a      	bne.n	800e5d8 <_dtoa_r+0x4e8>
 800e502:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e506:	2200      	movs	r2, #0
 800e508:	4b60      	ldr	r3, [pc, #384]	@ (800e68c <_dtoa_r+0x59c>)
 800e50a:	f7f1 fe99 	bl	8000240 <__aeabi_dsub>
 800e50e:	4602      	mov	r2, r0
 800e510:	460b      	mov	r3, r1
 800e512:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e516:	462a      	mov	r2, r5
 800e518:	4633      	mov	r3, r6
 800e51a:	f7f2 fad9 	bl	8000ad0 <__aeabi_dcmpgt>
 800e51e:	2800      	cmp	r0, #0
 800e520:	f040 8298 	bne.w	800ea54 <_dtoa_r+0x964>
 800e524:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e528:	462a      	mov	r2, r5
 800e52a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e52e:	f7f2 fab1 	bl	8000a94 <__aeabi_dcmplt>
 800e532:	bb38      	cbnz	r0, 800e584 <_dtoa_r+0x494>
 800e534:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e538:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800e53c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e53e:	2b00      	cmp	r3, #0
 800e540:	f2c0 8157 	blt.w	800e7f2 <_dtoa_r+0x702>
 800e544:	2f0e      	cmp	r7, #14
 800e546:	f300 8154 	bgt.w	800e7f2 <_dtoa_r+0x702>
 800e54a:	4b4b      	ldr	r3, [pc, #300]	@ (800e678 <_dtoa_r+0x588>)
 800e54c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e550:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e554:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e558:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	f280 80e5 	bge.w	800e72a <_dtoa_r+0x63a>
 800e560:	9b08      	ldr	r3, [sp, #32]
 800e562:	2b00      	cmp	r3, #0
 800e564:	f300 80e1 	bgt.w	800e72a <_dtoa_r+0x63a>
 800e568:	d10c      	bne.n	800e584 <_dtoa_r+0x494>
 800e56a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e56e:	2200      	movs	r2, #0
 800e570:	4b46      	ldr	r3, [pc, #280]	@ (800e68c <_dtoa_r+0x59c>)
 800e572:	f7f2 f81d 	bl	80005b0 <__aeabi_dmul>
 800e576:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e57a:	f7f2 fa9f 	bl	8000abc <__aeabi_dcmpge>
 800e57e:	2800      	cmp	r0, #0
 800e580:	f000 8266 	beq.w	800ea50 <_dtoa_r+0x960>
 800e584:	2400      	movs	r4, #0
 800e586:	4625      	mov	r5, r4
 800e588:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e58a:	4656      	mov	r6, sl
 800e58c:	ea6f 0803 	mvn.w	r8, r3
 800e590:	2700      	movs	r7, #0
 800e592:	4621      	mov	r1, r4
 800e594:	4648      	mov	r0, r9
 800e596:	f000 fcbd 	bl	800ef14 <_Bfree>
 800e59a:	2d00      	cmp	r5, #0
 800e59c:	f000 80bd 	beq.w	800e71a <_dtoa_r+0x62a>
 800e5a0:	b12f      	cbz	r7, 800e5ae <_dtoa_r+0x4be>
 800e5a2:	42af      	cmp	r7, r5
 800e5a4:	d003      	beq.n	800e5ae <_dtoa_r+0x4be>
 800e5a6:	4639      	mov	r1, r7
 800e5a8:	4648      	mov	r0, r9
 800e5aa:	f000 fcb3 	bl	800ef14 <_Bfree>
 800e5ae:	4629      	mov	r1, r5
 800e5b0:	4648      	mov	r0, r9
 800e5b2:	f000 fcaf 	bl	800ef14 <_Bfree>
 800e5b6:	e0b0      	b.n	800e71a <_dtoa_r+0x62a>
 800e5b8:	07e2      	lsls	r2, r4, #31
 800e5ba:	d505      	bpl.n	800e5c8 <_dtoa_r+0x4d8>
 800e5bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e5c0:	f7f1 fff6 	bl	80005b0 <__aeabi_dmul>
 800e5c4:	2301      	movs	r3, #1
 800e5c6:	3601      	adds	r6, #1
 800e5c8:	1064      	asrs	r4, r4, #1
 800e5ca:	3508      	adds	r5, #8
 800e5cc:	e762      	b.n	800e494 <_dtoa_r+0x3a4>
 800e5ce:	2602      	movs	r6, #2
 800e5d0:	e765      	b.n	800e49e <_dtoa_r+0x3ae>
 800e5d2:	46b8      	mov	r8, r7
 800e5d4:	9c08      	ldr	r4, [sp, #32]
 800e5d6:	e784      	b.n	800e4e2 <_dtoa_r+0x3f2>
 800e5d8:	4b27      	ldr	r3, [pc, #156]	@ (800e678 <_dtoa_r+0x588>)
 800e5da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e5dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e5e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e5e4:	4454      	add	r4, sl
 800e5e6:	2900      	cmp	r1, #0
 800e5e8:	d054      	beq.n	800e694 <_dtoa_r+0x5a4>
 800e5ea:	2000      	movs	r0, #0
 800e5ec:	4928      	ldr	r1, [pc, #160]	@ (800e690 <_dtoa_r+0x5a0>)
 800e5ee:	f7f2 f909 	bl	8000804 <__aeabi_ddiv>
 800e5f2:	4633      	mov	r3, r6
 800e5f4:	462a      	mov	r2, r5
 800e5f6:	f7f1 fe23 	bl	8000240 <__aeabi_dsub>
 800e5fa:	4656      	mov	r6, sl
 800e5fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e600:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e604:	f7f2 fa84 	bl	8000b10 <__aeabi_d2iz>
 800e608:	4605      	mov	r5, r0
 800e60a:	f7f1 ff67 	bl	80004dc <__aeabi_i2d>
 800e60e:	4602      	mov	r2, r0
 800e610:	460b      	mov	r3, r1
 800e612:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e616:	f7f1 fe13 	bl	8000240 <__aeabi_dsub>
 800e61a:	4602      	mov	r2, r0
 800e61c:	460b      	mov	r3, r1
 800e61e:	3530      	adds	r5, #48	@ 0x30
 800e620:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e624:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e628:	f806 5b01 	strb.w	r5, [r6], #1
 800e62c:	f7f2 fa32 	bl	8000a94 <__aeabi_dcmplt>
 800e630:	2800      	cmp	r0, #0
 800e632:	d172      	bne.n	800e71a <_dtoa_r+0x62a>
 800e634:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e638:	2000      	movs	r0, #0
 800e63a:	4911      	ldr	r1, [pc, #68]	@ (800e680 <_dtoa_r+0x590>)
 800e63c:	f7f1 fe00 	bl	8000240 <__aeabi_dsub>
 800e640:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e644:	f7f2 fa26 	bl	8000a94 <__aeabi_dcmplt>
 800e648:	2800      	cmp	r0, #0
 800e64a:	f040 80b4 	bne.w	800e7b6 <_dtoa_r+0x6c6>
 800e64e:	42a6      	cmp	r6, r4
 800e650:	f43f af70 	beq.w	800e534 <_dtoa_r+0x444>
 800e654:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e658:	2200      	movs	r2, #0
 800e65a:	4b0a      	ldr	r3, [pc, #40]	@ (800e684 <_dtoa_r+0x594>)
 800e65c:	f7f1 ffa8 	bl	80005b0 <__aeabi_dmul>
 800e660:	2200      	movs	r2, #0
 800e662:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e666:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e66a:	4b06      	ldr	r3, [pc, #24]	@ (800e684 <_dtoa_r+0x594>)
 800e66c:	f7f1 ffa0 	bl	80005b0 <__aeabi_dmul>
 800e670:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e674:	e7c4      	b.n	800e600 <_dtoa_r+0x510>
 800e676:	bf00      	nop
 800e678:	08013c48 	.word	0x08013c48
 800e67c:	08013c20 	.word	0x08013c20
 800e680:	3ff00000 	.word	0x3ff00000
 800e684:	40240000 	.word	0x40240000
 800e688:	401c0000 	.word	0x401c0000
 800e68c:	40140000 	.word	0x40140000
 800e690:	3fe00000 	.word	0x3fe00000
 800e694:	4631      	mov	r1, r6
 800e696:	4628      	mov	r0, r5
 800e698:	f7f1 ff8a 	bl	80005b0 <__aeabi_dmul>
 800e69c:	4656      	mov	r6, sl
 800e69e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e6a2:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e6a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6a8:	f7f2 fa32 	bl	8000b10 <__aeabi_d2iz>
 800e6ac:	4605      	mov	r5, r0
 800e6ae:	f7f1 ff15 	bl	80004dc <__aeabi_i2d>
 800e6b2:	4602      	mov	r2, r0
 800e6b4:	460b      	mov	r3, r1
 800e6b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6ba:	f7f1 fdc1 	bl	8000240 <__aeabi_dsub>
 800e6be:	4602      	mov	r2, r0
 800e6c0:	460b      	mov	r3, r1
 800e6c2:	3530      	adds	r5, #48	@ 0x30
 800e6c4:	f806 5b01 	strb.w	r5, [r6], #1
 800e6c8:	42a6      	cmp	r6, r4
 800e6ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e6ce:	f04f 0200 	mov.w	r2, #0
 800e6d2:	d124      	bne.n	800e71e <_dtoa_r+0x62e>
 800e6d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e6d8:	4bae      	ldr	r3, [pc, #696]	@ (800e994 <_dtoa_r+0x8a4>)
 800e6da:	f7f1 fdb3 	bl	8000244 <__adddf3>
 800e6de:	4602      	mov	r2, r0
 800e6e0:	460b      	mov	r3, r1
 800e6e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6e6:	f7f2 f9f3 	bl	8000ad0 <__aeabi_dcmpgt>
 800e6ea:	2800      	cmp	r0, #0
 800e6ec:	d163      	bne.n	800e7b6 <_dtoa_r+0x6c6>
 800e6ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e6f2:	2000      	movs	r0, #0
 800e6f4:	49a7      	ldr	r1, [pc, #668]	@ (800e994 <_dtoa_r+0x8a4>)
 800e6f6:	f7f1 fda3 	bl	8000240 <__aeabi_dsub>
 800e6fa:	4602      	mov	r2, r0
 800e6fc:	460b      	mov	r3, r1
 800e6fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e702:	f7f2 f9c7 	bl	8000a94 <__aeabi_dcmplt>
 800e706:	2800      	cmp	r0, #0
 800e708:	f43f af14 	beq.w	800e534 <_dtoa_r+0x444>
 800e70c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e70e:	1e73      	subs	r3, r6, #1
 800e710:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e712:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e716:	2b30      	cmp	r3, #48	@ 0x30
 800e718:	d0f8      	beq.n	800e70c <_dtoa_r+0x61c>
 800e71a:	4647      	mov	r7, r8
 800e71c:	e03b      	b.n	800e796 <_dtoa_r+0x6a6>
 800e71e:	4b9e      	ldr	r3, [pc, #632]	@ (800e998 <_dtoa_r+0x8a8>)
 800e720:	f7f1 ff46 	bl	80005b0 <__aeabi_dmul>
 800e724:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e728:	e7bc      	b.n	800e6a4 <_dtoa_r+0x5b4>
 800e72a:	4656      	mov	r6, sl
 800e72c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800e730:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e734:	4620      	mov	r0, r4
 800e736:	4629      	mov	r1, r5
 800e738:	f7f2 f864 	bl	8000804 <__aeabi_ddiv>
 800e73c:	f7f2 f9e8 	bl	8000b10 <__aeabi_d2iz>
 800e740:	4680      	mov	r8, r0
 800e742:	f7f1 fecb 	bl	80004dc <__aeabi_i2d>
 800e746:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e74a:	f7f1 ff31 	bl	80005b0 <__aeabi_dmul>
 800e74e:	4602      	mov	r2, r0
 800e750:	460b      	mov	r3, r1
 800e752:	4620      	mov	r0, r4
 800e754:	4629      	mov	r1, r5
 800e756:	f7f1 fd73 	bl	8000240 <__aeabi_dsub>
 800e75a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e75e:	9d08      	ldr	r5, [sp, #32]
 800e760:	f806 4b01 	strb.w	r4, [r6], #1
 800e764:	eba6 040a 	sub.w	r4, r6, sl
 800e768:	42a5      	cmp	r5, r4
 800e76a:	4602      	mov	r2, r0
 800e76c:	460b      	mov	r3, r1
 800e76e:	d133      	bne.n	800e7d8 <_dtoa_r+0x6e8>
 800e770:	f7f1 fd68 	bl	8000244 <__adddf3>
 800e774:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e778:	4604      	mov	r4, r0
 800e77a:	460d      	mov	r5, r1
 800e77c:	f7f2 f9a8 	bl	8000ad0 <__aeabi_dcmpgt>
 800e780:	b9c0      	cbnz	r0, 800e7b4 <_dtoa_r+0x6c4>
 800e782:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e786:	4620      	mov	r0, r4
 800e788:	4629      	mov	r1, r5
 800e78a:	f7f2 f979 	bl	8000a80 <__aeabi_dcmpeq>
 800e78e:	b110      	cbz	r0, 800e796 <_dtoa_r+0x6a6>
 800e790:	f018 0f01 	tst.w	r8, #1
 800e794:	d10e      	bne.n	800e7b4 <_dtoa_r+0x6c4>
 800e796:	4648      	mov	r0, r9
 800e798:	9903      	ldr	r1, [sp, #12]
 800e79a:	f000 fbbb 	bl	800ef14 <_Bfree>
 800e79e:	2300      	movs	r3, #0
 800e7a0:	7033      	strb	r3, [r6, #0]
 800e7a2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e7a4:	3701      	adds	r7, #1
 800e7a6:	601f      	str	r7, [r3, #0]
 800e7a8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	f000 824b 	beq.w	800ec46 <_dtoa_r+0xb56>
 800e7b0:	601e      	str	r6, [r3, #0]
 800e7b2:	e248      	b.n	800ec46 <_dtoa_r+0xb56>
 800e7b4:	46b8      	mov	r8, r7
 800e7b6:	4633      	mov	r3, r6
 800e7b8:	461e      	mov	r6, r3
 800e7ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e7be:	2a39      	cmp	r2, #57	@ 0x39
 800e7c0:	d106      	bne.n	800e7d0 <_dtoa_r+0x6e0>
 800e7c2:	459a      	cmp	sl, r3
 800e7c4:	d1f8      	bne.n	800e7b8 <_dtoa_r+0x6c8>
 800e7c6:	2230      	movs	r2, #48	@ 0x30
 800e7c8:	f108 0801 	add.w	r8, r8, #1
 800e7cc:	f88a 2000 	strb.w	r2, [sl]
 800e7d0:	781a      	ldrb	r2, [r3, #0]
 800e7d2:	3201      	adds	r2, #1
 800e7d4:	701a      	strb	r2, [r3, #0]
 800e7d6:	e7a0      	b.n	800e71a <_dtoa_r+0x62a>
 800e7d8:	2200      	movs	r2, #0
 800e7da:	4b6f      	ldr	r3, [pc, #444]	@ (800e998 <_dtoa_r+0x8a8>)
 800e7dc:	f7f1 fee8 	bl	80005b0 <__aeabi_dmul>
 800e7e0:	2200      	movs	r2, #0
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	4604      	mov	r4, r0
 800e7e6:	460d      	mov	r5, r1
 800e7e8:	f7f2 f94a 	bl	8000a80 <__aeabi_dcmpeq>
 800e7ec:	2800      	cmp	r0, #0
 800e7ee:	d09f      	beq.n	800e730 <_dtoa_r+0x640>
 800e7f0:	e7d1      	b.n	800e796 <_dtoa_r+0x6a6>
 800e7f2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e7f4:	2a00      	cmp	r2, #0
 800e7f6:	f000 80ea 	beq.w	800e9ce <_dtoa_r+0x8de>
 800e7fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e7fc:	2a01      	cmp	r2, #1
 800e7fe:	f300 80cd 	bgt.w	800e99c <_dtoa_r+0x8ac>
 800e802:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e804:	2a00      	cmp	r2, #0
 800e806:	f000 80c1 	beq.w	800e98c <_dtoa_r+0x89c>
 800e80a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e80e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e810:	9e04      	ldr	r6, [sp, #16]
 800e812:	9a04      	ldr	r2, [sp, #16]
 800e814:	2101      	movs	r1, #1
 800e816:	441a      	add	r2, r3
 800e818:	9204      	str	r2, [sp, #16]
 800e81a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e81c:	4648      	mov	r0, r9
 800e81e:	441a      	add	r2, r3
 800e820:	9209      	str	r2, [sp, #36]	@ 0x24
 800e822:	f000 fc75 	bl	800f110 <__i2b>
 800e826:	4605      	mov	r5, r0
 800e828:	b166      	cbz	r6, 800e844 <_dtoa_r+0x754>
 800e82a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	dd09      	ble.n	800e844 <_dtoa_r+0x754>
 800e830:	42b3      	cmp	r3, r6
 800e832:	bfa8      	it	ge
 800e834:	4633      	movge	r3, r6
 800e836:	9a04      	ldr	r2, [sp, #16]
 800e838:	1af6      	subs	r6, r6, r3
 800e83a:	1ad2      	subs	r2, r2, r3
 800e83c:	9204      	str	r2, [sp, #16]
 800e83e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e840:	1ad3      	subs	r3, r2, r3
 800e842:	9309      	str	r3, [sp, #36]	@ 0x24
 800e844:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e846:	b30b      	cbz	r3, 800e88c <_dtoa_r+0x79c>
 800e848:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	f000 80c6 	beq.w	800e9dc <_dtoa_r+0x8ec>
 800e850:	2c00      	cmp	r4, #0
 800e852:	f000 80c0 	beq.w	800e9d6 <_dtoa_r+0x8e6>
 800e856:	4629      	mov	r1, r5
 800e858:	4622      	mov	r2, r4
 800e85a:	4648      	mov	r0, r9
 800e85c:	f000 fd10 	bl	800f280 <__pow5mult>
 800e860:	9a03      	ldr	r2, [sp, #12]
 800e862:	4601      	mov	r1, r0
 800e864:	4605      	mov	r5, r0
 800e866:	4648      	mov	r0, r9
 800e868:	f000 fc68 	bl	800f13c <__multiply>
 800e86c:	9903      	ldr	r1, [sp, #12]
 800e86e:	4680      	mov	r8, r0
 800e870:	4648      	mov	r0, r9
 800e872:	f000 fb4f 	bl	800ef14 <_Bfree>
 800e876:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e878:	1b1b      	subs	r3, r3, r4
 800e87a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e87c:	f000 80b1 	beq.w	800e9e2 <_dtoa_r+0x8f2>
 800e880:	4641      	mov	r1, r8
 800e882:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e884:	4648      	mov	r0, r9
 800e886:	f000 fcfb 	bl	800f280 <__pow5mult>
 800e88a:	9003      	str	r0, [sp, #12]
 800e88c:	2101      	movs	r1, #1
 800e88e:	4648      	mov	r0, r9
 800e890:	f000 fc3e 	bl	800f110 <__i2b>
 800e894:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e896:	4604      	mov	r4, r0
 800e898:	2b00      	cmp	r3, #0
 800e89a:	f000 81d8 	beq.w	800ec4e <_dtoa_r+0xb5e>
 800e89e:	461a      	mov	r2, r3
 800e8a0:	4601      	mov	r1, r0
 800e8a2:	4648      	mov	r0, r9
 800e8a4:	f000 fcec 	bl	800f280 <__pow5mult>
 800e8a8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e8aa:	4604      	mov	r4, r0
 800e8ac:	2b01      	cmp	r3, #1
 800e8ae:	f300 809f 	bgt.w	800e9f0 <_dtoa_r+0x900>
 800e8b2:	9b06      	ldr	r3, [sp, #24]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	f040 8097 	bne.w	800e9e8 <_dtoa_r+0x8f8>
 800e8ba:	9b07      	ldr	r3, [sp, #28]
 800e8bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	f040 8093 	bne.w	800e9ec <_dtoa_r+0x8fc>
 800e8c6:	9b07      	ldr	r3, [sp, #28]
 800e8c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e8cc:	0d1b      	lsrs	r3, r3, #20
 800e8ce:	051b      	lsls	r3, r3, #20
 800e8d0:	b133      	cbz	r3, 800e8e0 <_dtoa_r+0x7f0>
 800e8d2:	9b04      	ldr	r3, [sp, #16]
 800e8d4:	3301      	adds	r3, #1
 800e8d6:	9304      	str	r3, [sp, #16]
 800e8d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8da:	3301      	adds	r3, #1
 800e8dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8de:	2301      	movs	r3, #1
 800e8e0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e8e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	f000 81b8 	beq.w	800ec5a <_dtoa_r+0xb6a>
 800e8ea:	6923      	ldr	r3, [r4, #16]
 800e8ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e8f0:	6918      	ldr	r0, [r3, #16]
 800e8f2:	f000 fbc1 	bl	800f078 <__hi0bits>
 800e8f6:	f1c0 0020 	rsb	r0, r0, #32
 800e8fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8fc:	4418      	add	r0, r3
 800e8fe:	f010 001f 	ands.w	r0, r0, #31
 800e902:	f000 8082 	beq.w	800ea0a <_dtoa_r+0x91a>
 800e906:	f1c0 0320 	rsb	r3, r0, #32
 800e90a:	2b04      	cmp	r3, #4
 800e90c:	dd73      	ble.n	800e9f6 <_dtoa_r+0x906>
 800e90e:	9b04      	ldr	r3, [sp, #16]
 800e910:	f1c0 001c 	rsb	r0, r0, #28
 800e914:	4403      	add	r3, r0
 800e916:	9304      	str	r3, [sp, #16]
 800e918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e91a:	4406      	add	r6, r0
 800e91c:	4403      	add	r3, r0
 800e91e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e920:	9b04      	ldr	r3, [sp, #16]
 800e922:	2b00      	cmp	r3, #0
 800e924:	dd05      	ble.n	800e932 <_dtoa_r+0x842>
 800e926:	461a      	mov	r2, r3
 800e928:	4648      	mov	r0, r9
 800e92a:	9903      	ldr	r1, [sp, #12]
 800e92c:	f000 fd02 	bl	800f334 <__lshift>
 800e930:	9003      	str	r0, [sp, #12]
 800e932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e934:	2b00      	cmp	r3, #0
 800e936:	dd05      	ble.n	800e944 <_dtoa_r+0x854>
 800e938:	4621      	mov	r1, r4
 800e93a:	461a      	mov	r2, r3
 800e93c:	4648      	mov	r0, r9
 800e93e:	f000 fcf9 	bl	800f334 <__lshift>
 800e942:	4604      	mov	r4, r0
 800e944:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e946:	2b00      	cmp	r3, #0
 800e948:	d061      	beq.n	800ea0e <_dtoa_r+0x91e>
 800e94a:	4621      	mov	r1, r4
 800e94c:	9803      	ldr	r0, [sp, #12]
 800e94e:	f000 fd5d 	bl	800f40c <__mcmp>
 800e952:	2800      	cmp	r0, #0
 800e954:	da5b      	bge.n	800ea0e <_dtoa_r+0x91e>
 800e956:	2300      	movs	r3, #0
 800e958:	220a      	movs	r2, #10
 800e95a:	4648      	mov	r0, r9
 800e95c:	9903      	ldr	r1, [sp, #12]
 800e95e:	f000 fafb 	bl	800ef58 <__multadd>
 800e962:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e964:	f107 38ff 	add.w	r8, r7, #4294967295
 800e968:	9003      	str	r0, [sp, #12]
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	f000 8177 	beq.w	800ec5e <_dtoa_r+0xb6e>
 800e970:	4629      	mov	r1, r5
 800e972:	2300      	movs	r3, #0
 800e974:	220a      	movs	r2, #10
 800e976:	4648      	mov	r0, r9
 800e978:	f000 faee 	bl	800ef58 <__multadd>
 800e97c:	f1bb 0f00 	cmp.w	fp, #0
 800e980:	4605      	mov	r5, r0
 800e982:	dc6f      	bgt.n	800ea64 <_dtoa_r+0x974>
 800e984:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e986:	2b02      	cmp	r3, #2
 800e988:	dc49      	bgt.n	800ea1e <_dtoa_r+0x92e>
 800e98a:	e06b      	b.n	800ea64 <_dtoa_r+0x974>
 800e98c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e98e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e992:	e73c      	b.n	800e80e <_dtoa_r+0x71e>
 800e994:	3fe00000 	.word	0x3fe00000
 800e998:	40240000 	.word	0x40240000
 800e99c:	9b08      	ldr	r3, [sp, #32]
 800e99e:	1e5c      	subs	r4, r3, #1
 800e9a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9a2:	42a3      	cmp	r3, r4
 800e9a4:	db09      	blt.n	800e9ba <_dtoa_r+0x8ca>
 800e9a6:	1b1c      	subs	r4, r3, r4
 800e9a8:	9b08      	ldr	r3, [sp, #32]
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	f6bf af30 	bge.w	800e810 <_dtoa_r+0x720>
 800e9b0:	9b04      	ldr	r3, [sp, #16]
 800e9b2:	9a08      	ldr	r2, [sp, #32]
 800e9b4:	1a9e      	subs	r6, r3, r2
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	e72b      	b.n	800e812 <_dtoa_r+0x722>
 800e9ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e9be:	1ae3      	subs	r3, r4, r3
 800e9c0:	441a      	add	r2, r3
 800e9c2:	940a      	str	r4, [sp, #40]	@ 0x28
 800e9c4:	9e04      	ldr	r6, [sp, #16]
 800e9c6:	2400      	movs	r4, #0
 800e9c8:	9b08      	ldr	r3, [sp, #32]
 800e9ca:	920e      	str	r2, [sp, #56]	@ 0x38
 800e9cc:	e721      	b.n	800e812 <_dtoa_r+0x722>
 800e9ce:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e9d0:	9e04      	ldr	r6, [sp, #16]
 800e9d2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e9d4:	e728      	b.n	800e828 <_dtoa_r+0x738>
 800e9d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800e9da:	e751      	b.n	800e880 <_dtoa_r+0x790>
 800e9dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e9de:	9903      	ldr	r1, [sp, #12]
 800e9e0:	e750      	b.n	800e884 <_dtoa_r+0x794>
 800e9e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800e9e6:	e751      	b.n	800e88c <_dtoa_r+0x79c>
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	e779      	b.n	800e8e0 <_dtoa_r+0x7f0>
 800e9ec:	9b06      	ldr	r3, [sp, #24]
 800e9ee:	e777      	b.n	800e8e0 <_dtoa_r+0x7f0>
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e9f4:	e779      	b.n	800e8ea <_dtoa_r+0x7fa>
 800e9f6:	d093      	beq.n	800e920 <_dtoa_r+0x830>
 800e9f8:	9a04      	ldr	r2, [sp, #16]
 800e9fa:	331c      	adds	r3, #28
 800e9fc:	441a      	add	r2, r3
 800e9fe:	9204      	str	r2, [sp, #16]
 800ea00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ea02:	441e      	add	r6, r3
 800ea04:	441a      	add	r2, r3
 800ea06:	9209      	str	r2, [sp, #36]	@ 0x24
 800ea08:	e78a      	b.n	800e920 <_dtoa_r+0x830>
 800ea0a:	4603      	mov	r3, r0
 800ea0c:	e7f4      	b.n	800e9f8 <_dtoa_r+0x908>
 800ea0e:	9b08      	ldr	r3, [sp, #32]
 800ea10:	46b8      	mov	r8, r7
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	dc20      	bgt.n	800ea58 <_dtoa_r+0x968>
 800ea16:	469b      	mov	fp, r3
 800ea18:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ea1a:	2b02      	cmp	r3, #2
 800ea1c:	dd1e      	ble.n	800ea5c <_dtoa_r+0x96c>
 800ea1e:	f1bb 0f00 	cmp.w	fp, #0
 800ea22:	f47f adb1 	bne.w	800e588 <_dtoa_r+0x498>
 800ea26:	4621      	mov	r1, r4
 800ea28:	465b      	mov	r3, fp
 800ea2a:	2205      	movs	r2, #5
 800ea2c:	4648      	mov	r0, r9
 800ea2e:	f000 fa93 	bl	800ef58 <__multadd>
 800ea32:	4601      	mov	r1, r0
 800ea34:	4604      	mov	r4, r0
 800ea36:	9803      	ldr	r0, [sp, #12]
 800ea38:	f000 fce8 	bl	800f40c <__mcmp>
 800ea3c:	2800      	cmp	r0, #0
 800ea3e:	f77f ada3 	ble.w	800e588 <_dtoa_r+0x498>
 800ea42:	4656      	mov	r6, sl
 800ea44:	2331      	movs	r3, #49	@ 0x31
 800ea46:	f108 0801 	add.w	r8, r8, #1
 800ea4a:	f806 3b01 	strb.w	r3, [r6], #1
 800ea4e:	e59f      	b.n	800e590 <_dtoa_r+0x4a0>
 800ea50:	46b8      	mov	r8, r7
 800ea52:	9c08      	ldr	r4, [sp, #32]
 800ea54:	4625      	mov	r5, r4
 800ea56:	e7f4      	b.n	800ea42 <_dtoa_r+0x952>
 800ea58:	f8dd b020 	ldr.w	fp, [sp, #32]
 800ea5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	f000 8101 	beq.w	800ec66 <_dtoa_r+0xb76>
 800ea64:	2e00      	cmp	r6, #0
 800ea66:	dd05      	ble.n	800ea74 <_dtoa_r+0x984>
 800ea68:	4629      	mov	r1, r5
 800ea6a:	4632      	mov	r2, r6
 800ea6c:	4648      	mov	r0, r9
 800ea6e:	f000 fc61 	bl	800f334 <__lshift>
 800ea72:	4605      	mov	r5, r0
 800ea74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d05c      	beq.n	800eb34 <_dtoa_r+0xa44>
 800ea7a:	4648      	mov	r0, r9
 800ea7c:	6869      	ldr	r1, [r5, #4]
 800ea7e:	f000 fa09 	bl	800ee94 <_Balloc>
 800ea82:	4606      	mov	r6, r0
 800ea84:	b928      	cbnz	r0, 800ea92 <_dtoa_r+0x9a2>
 800ea86:	4602      	mov	r2, r0
 800ea88:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ea8c:	4b80      	ldr	r3, [pc, #512]	@ (800ec90 <_dtoa_r+0xba0>)
 800ea8e:	f7ff bb43 	b.w	800e118 <_dtoa_r+0x28>
 800ea92:	692a      	ldr	r2, [r5, #16]
 800ea94:	f105 010c 	add.w	r1, r5, #12
 800ea98:	3202      	adds	r2, #2
 800ea9a:	0092      	lsls	r2, r2, #2
 800ea9c:	300c      	adds	r0, #12
 800ea9e:	f002 f915 	bl	8010ccc <memcpy>
 800eaa2:	2201      	movs	r2, #1
 800eaa4:	4631      	mov	r1, r6
 800eaa6:	4648      	mov	r0, r9
 800eaa8:	f000 fc44 	bl	800f334 <__lshift>
 800eaac:	462f      	mov	r7, r5
 800eaae:	4605      	mov	r5, r0
 800eab0:	f10a 0301 	add.w	r3, sl, #1
 800eab4:	9304      	str	r3, [sp, #16]
 800eab6:	eb0a 030b 	add.w	r3, sl, fp
 800eaba:	930a      	str	r3, [sp, #40]	@ 0x28
 800eabc:	9b06      	ldr	r3, [sp, #24]
 800eabe:	f003 0301 	and.w	r3, r3, #1
 800eac2:	9309      	str	r3, [sp, #36]	@ 0x24
 800eac4:	9b04      	ldr	r3, [sp, #16]
 800eac6:	4621      	mov	r1, r4
 800eac8:	9803      	ldr	r0, [sp, #12]
 800eaca:	f103 3bff 	add.w	fp, r3, #4294967295
 800eace:	f7ff fa85 	bl	800dfdc <quorem>
 800ead2:	4603      	mov	r3, r0
 800ead4:	4639      	mov	r1, r7
 800ead6:	3330      	adds	r3, #48	@ 0x30
 800ead8:	9006      	str	r0, [sp, #24]
 800eada:	9803      	ldr	r0, [sp, #12]
 800eadc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eade:	f000 fc95 	bl	800f40c <__mcmp>
 800eae2:	462a      	mov	r2, r5
 800eae4:	9008      	str	r0, [sp, #32]
 800eae6:	4621      	mov	r1, r4
 800eae8:	4648      	mov	r0, r9
 800eaea:	f000 fcab 	bl	800f444 <__mdiff>
 800eaee:	68c2      	ldr	r2, [r0, #12]
 800eaf0:	4606      	mov	r6, r0
 800eaf2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eaf4:	bb02      	cbnz	r2, 800eb38 <_dtoa_r+0xa48>
 800eaf6:	4601      	mov	r1, r0
 800eaf8:	9803      	ldr	r0, [sp, #12]
 800eafa:	f000 fc87 	bl	800f40c <__mcmp>
 800eafe:	4602      	mov	r2, r0
 800eb00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb02:	4631      	mov	r1, r6
 800eb04:	4648      	mov	r0, r9
 800eb06:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800eb0a:	f000 fa03 	bl	800ef14 <_Bfree>
 800eb0e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800eb10:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800eb12:	9e04      	ldr	r6, [sp, #16]
 800eb14:	ea42 0103 	orr.w	r1, r2, r3
 800eb18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb1a:	4319      	orrs	r1, r3
 800eb1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb1e:	d10d      	bne.n	800eb3c <_dtoa_r+0xa4c>
 800eb20:	2b39      	cmp	r3, #57	@ 0x39
 800eb22:	d027      	beq.n	800eb74 <_dtoa_r+0xa84>
 800eb24:	9a08      	ldr	r2, [sp, #32]
 800eb26:	2a00      	cmp	r2, #0
 800eb28:	dd01      	ble.n	800eb2e <_dtoa_r+0xa3e>
 800eb2a:	9b06      	ldr	r3, [sp, #24]
 800eb2c:	3331      	adds	r3, #49	@ 0x31
 800eb2e:	f88b 3000 	strb.w	r3, [fp]
 800eb32:	e52e      	b.n	800e592 <_dtoa_r+0x4a2>
 800eb34:	4628      	mov	r0, r5
 800eb36:	e7b9      	b.n	800eaac <_dtoa_r+0x9bc>
 800eb38:	2201      	movs	r2, #1
 800eb3a:	e7e2      	b.n	800eb02 <_dtoa_r+0xa12>
 800eb3c:	9908      	ldr	r1, [sp, #32]
 800eb3e:	2900      	cmp	r1, #0
 800eb40:	db04      	blt.n	800eb4c <_dtoa_r+0xa5c>
 800eb42:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800eb44:	4301      	orrs	r1, r0
 800eb46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eb48:	4301      	orrs	r1, r0
 800eb4a:	d120      	bne.n	800eb8e <_dtoa_r+0xa9e>
 800eb4c:	2a00      	cmp	r2, #0
 800eb4e:	ddee      	ble.n	800eb2e <_dtoa_r+0xa3e>
 800eb50:	2201      	movs	r2, #1
 800eb52:	9903      	ldr	r1, [sp, #12]
 800eb54:	4648      	mov	r0, r9
 800eb56:	9304      	str	r3, [sp, #16]
 800eb58:	f000 fbec 	bl	800f334 <__lshift>
 800eb5c:	4621      	mov	r1, r4
 800eb5e:	9003      	str	r0, [sp, #12]
 800eb60:	f000 fc54 	bl	800f40c <__mcmp>
 800eb64:	2800      	cmp	r0, #0
 800eb66:	9b04      	ldr	r3, [sp, #16]
 800eb68:	dc02      	bgt.n	800eb70 <_dtoa_r+0xa80>
 800eb6a:	d1e0      	bne.n	800eb2e <_dtoa_r+0xa3e>
 800eb6c:	07da      	lsls	r2, r3, #31
 800eb6e:	d5de      	bpl.n	800eb2e <_dtoa_r+0xa3e>
 800eb70:	2b39      	cmp	r3, #57	@ 0x39
 800eb72:	d1da      	bne.n	800eb2a <_dtoa_r+0xa3a>
 800eb74:	2339      	movs	r3, #57	@ 0x39
 800eb76:	f88b 3000 	strb.w	r3, [fp]
 800eb7a:	4633      	mov	r3, r6
 800eb7c:	461e      	mov	r6, r3
 800eb7e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800eb82:	3b01      	subs	r3, #1
 800eb84:	2a39      	cmp	r2, #57	@ 0x39
 800eb86:	d04e      	beq.n	800ec26 <_dtoa_r+0xb36>
 800eb88:	3201      	adds	r2, #1
 800eb8a:	701a      	strb	r2, [r3, #0]
 800eb8c:	e501      	b.n	800e592 <_dtoa_r+0x4a2>
 800eb8e:	2a00      	cmp	r2, #0
 800eb90:	dd03      	ble.n	800eb9a <_dtoa_r+0xaaa>
 800eb92:	2b39      	cmp	r3, #57	@ 0x39
 800eb94:	d0ee      	beq.n	800eb74 <_dtoa_r+0xa84>
 800eb96:	3301      	adds	r3, #1
 800eb98:	e7c9      	b.n	800eb2e <_dtoa_r+0xa3e>
 800eb9a:	9a04      	ldr	r2, [sp, #16]
 800eb9c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800eb9e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800eba2:	428a      	cmp	r2, r1
 800eba4:	d028      	beq.n	800ebf8 <_dtoa_r+0xb08>
 800eba6:	2300      	movs	r3, #0
 800eba8:	220a      	movs	r2, #10
 800ebaa:	9903      	ldr	r1, [sp, #12]
 800ebac:	4648      	mov	r0, r9
 800ebae:	f000 f9d3 	bl	800ef58 <__multadd>
 800ebb2:	42af      	cmp	r7, r5
 800ebb4:	9003      	str	r0, [sp, #12]
 800ebb6:	f04f 0300 	mov.w	r3, #0
 800ebba:	f04f 020a 	mov.w	r2, #10
 800ebbe:	4639      	mov	r1, r7
 800ebc0:	4648      	mov	r0, r9
 800ebc2:	d107      	bne.n	800ebd4 <_dtoa_r+0xae4>
 800ebc4:	f000 f9c8 	bl	800ef58 <__multadd>
 800ebc8:	4607      	mov	r7, r0
 800ebca:	4605      	mov	r5, r0
 800ebcc:	9b04      	ldr	r3, [sp, #16]
 800ebce:	3301      	adds	r3, #1
 800ebd0:	9304      	str	r3, [sp, #16]
 800ebd2:	e777      	b.n	800eac4 <_dtoa_r+0x9d4>
 800ebd4:	f000 f9c0 	bl	800ef58 <__multadd>
 800ebd8:	4629      	mov	r1, r5
 800ebda:	4607      	mov	r7, r0
 800ebdc:	2300      	movs	r3, #0
 800ebde:	220a      	movs	r2, #10
 800ebe0:	4648      	mov	r0, r9
 800ebe2:	f000 f9b9 	bl	800ef58 <__multadd>
 800ebe6:	4605      	mov	r5, r0
 800ebe8:	e7f0      	b.n	800ebcc <_dtoa_r+0xadc>
 800ebea:	f1bb 0f00 	cmp.w	fp, #0
 800ebee:	bfcc      	ite	gt
 800ebf0:	465e      	movgt	r6, fp
 800ebf2:	2601      	movle	r6, #1
 800ebf4:	2700      	movs	r7, #0
 800ebf6:	4456      	add	r6, sl
 800ebf8:	2201      	movs	r2, #1
 800ebfa:	9903      	ldr	r1, [sp, #12]
 800ebfc:	4648      	mov	r0, r9
 800ebfe:	9304      	str	r3, [sp, #16]
 800ec00:	f000 fb98 	bl	800f334 <__lshift>
 800ec04:	4621      	mov	r1, r4
 800ec06:	9003      	str	r0, [sp, #12]
 800ec08:	f000 fc00 	bl	800f40c <__mcmp>
 800ec0c:	2800      	cmp	r0, #0
 800ec0e:	dcb4      	bgt.n	800eb7a <_dtoa_r+0xa8a>
 800ec10:	d102      	bne.n	800ec18 <_dtoa_r+0xb28>
 800ec12:	9b04      	ldr	r3, [sp, #16]
 800ec14:	07db      	lsls	r3, r3, #31
 800ec16:	d4b0      	bmi.n	800eb7a <_dtoa_r+0xa8a>
 800ec18:	4633      	mov	r3, r6
 800ec1a:	461e      	mov	r6, r3
 800ec1c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ec20:	2a30      	cmp	r2, #48	@ 0x30
 800ec22:	d0fa      	beq.n	800ec1a <_dtoa_r+0xb2a>
 800ec24:	e4b5      	b.n	800e592 <_dtoa_r+0x4a2>
 800ec26:	459a      	cmp	sl, r3
 800ec28:	d1a8      	bne.n	800eb7c <_dtoa_r+0xa8c>
 800ec2a:	2331      	movs	r3, #49	@ 0x31
 800ec2c:	f108 0801 	add.w	r8, r8, #1
 800ec30:	f88a 3000 	strb.w	r3, [sl]
 800ec34:	e4ad      	b.n	800e592 <_dtoa_r+0x4a2>
 800ec36:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ec38:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ec94 <_dtoa_r+0xba4>
 800ec3c:	b11b      	cbz	r3, 800ec46 <_dtoa_r+0xb56>
 800ec3e:	f10a 0308 	add.w	r3, sl, #8
 800ec42:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ec44:	6013      	str	r3, [r2, #0]
 800ec46:	4650      	mov	r0, sl
 800ec48:	b017      	add	sp, #92	@ 0x5c
 800ec4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec4e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ec50:	2b01      	cmp	r3, #1
 800ec52:	f77f ae2e 	ble.w	800e8b2 <_dtoa_r+0x7c2>
 800ec56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec58:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec5a:	2001      	movs	r0, #1
 800ec5c:	e64d      	b.n	800e8fa <_dtoa_r+0x80a>
 800ec5e:	f1bb 0f00 	cmp.w	fp, #0
 800ec62:	f77f aed9 	ble.w	800ea18 <_dtoa_r+0x928>
 800ec66:	4656      	mov	r6, sl
 800ec68:	4621      	mov	r1, r4
 800ec6a:	9803      	ldr	r0, [sp, #12]
 800ec6c:	f7ff f9b6 	bl	800dfdc <quorem>
 800ec70:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ec74:	f806 3b01 	strb.w	r3, [r6], #1
 800ec78:	eba6 020a 	sub.w	r2, r6, sl
 800ec7c:	4593      	cmp	fp, r2
 800ec7e:	ddb4      	ble.n	800ebea <_dtoa_r+0xafa>
 800ec80:	2300      	movs	r3, #0
 800ec82:	220a      	movs	r2, #10
 800ec84:	4648      	mov	r0, r9
 800ec86:	9903      	ldr	r1, [sp, #12]
 800ec88:	f000 f966 	bl	800ef58 <__multadd>
 800ec8c:	9003      	str	r0, [sp, #12]
 800ec8e:	e7eb      	b.n	800ec68 <_dtoa_r+0xb78>
 800ec90:	08013af3 	.word	0x08013af3
 800ec94:	08013a77 	.word	0x08013a77

0800ec98 <_free_r>:
 800ec98:	b538      	push	{r3, r4, r5, lr}
 800ec9a:	4605      	mov	r5, r0
 800ec9c:	2900      	cmp	r1, #0
 800ec9e:	d040      	beq.n	800ed22 <_free_r+0x8a>
 800eca0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eca4:	1f0c      	subs	r4, r1, #4
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	bfb8      	it	lt
 800ecaa:	18e4      	addlt	r4, r4, r3
 800ecac:	f000 f8e6 	bl	800ee7c <__malloc_lock>
 800ecb0:	4a1c      	ldr	r2, [pc, #112]	@ (800ed24 <_free_r+0x8c>)
 800ecb2:	6813      	ldr	r3, [r2, #0]
 800ecb4:	b933      	cbnz	r3, 800ecc4 <_free_r+0x2c>
 800ecb6:	6063      	str	r3, [r4, #4]
 800ecb8:	6014      	str	r4, [r2, #0]
 800ecba:	4628      	mov	r0, r5
 800ecbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ecc0:	f000 b8e2 	b.w	800ee88 <__malloc_unlock>
 800ecc4:	42a3      	cmp	r3, r4
 800ecc6:	d908      	bls.n	800ecda <_free_r+0x42>
 800ecc8:	6820      	ldr	r0, [r4, #0]
 800ecca:	1821      	adds	r1, r4, r0
 800eccc:	428b      	cmp	r3, r1
 800ecce:	bf01      	itttt	eq
 800ecd0:	6819      	ldreq	r1, [r3, #0]
 800ecd2:	685b      	ldreq	r3, [r3, #4]
 800ecd4:	1809      	addeq	r1, r1, r0
 800ecd6:	6021      	streq	r1, [r4, #0]
 800ecd8:	e7ed      	b.n	800ecb6 <_free_r+0x1e>
 800ecda:	461a      	mov	r2, r3
 800ecdc:	685b      	ldr	r3, [r3, #4]
 800ecde:	b10b      	cbz	r3, 800ece4 <_free_r+0x4c>
 800ece0:	42a3      	cmp	r3, r4
 800ece2:	d9fa      	bls.n	800ecda <_free_r+0x42>
 800ece4:	6811      	ldr	r1, [r2, #0]
 800ece6:	1850      	adds	r0, r2, r1
 800ece8:	42a0      	cmp	r0, r4
 800ecea:	d10b      	bne.n	800ed04 <_free_r+0x6c>
 800ecec:	6820      	ldr	r0, [r4, #0]
 800ecee:	4401      	add	r1, r0
 800ecf0:	1850      	adds	r0, r2, r1
 800ecf2:	4283      	cmp	r3, r0
 800ecf4:	6011      	str	r1, [r2, #0]
 800ecf6:	d1e0      	bne.n	800ecba <_free_r+0x22>
 800ecf8:	6818      	ldr	r0, [r3, #0]
 800ecfa:	685b      	ldr	r3, [r3, #4]
 800ecfc:	4408      	add	r0, r1
 800ecfe:	6010      	str	r0, [r2, #0]
 800ed00:	6053      	str	r3, [r2, #4]
 800ed02:	e7da      	b.n	800ecba <_free_r+0x22>
 800ed04:	d902      	bls.n	800ed0c <_free_r+0x74>
 800ed06:	230c      	movs	r3, #12
 800ed08:	602b      	str	r3, [r5, #0]
 800ed0a:	e7d6      	b.n	800ecba <_free_r+0x22>
 800ed0c:	6820      	ldr	r0, [r4, #0]
 800ed0e:	1821      	adds	r1, r4, r0
 800ed10:	428b      	cmp	r3, r1
 800ed12:	bf01      	itttt	eq
 800ed14:	6819      	ldreq	r1, [r3, #0]
 800ed16:	685b      	ldreq	r3, [r3, #4]
 800ed18:	1809      	addeq	r1, r1, r0
 800ed1a:	6021      	streq	r1, [r4, #0]
 800ed1c:	6063      	str	r3, [r4, #4]
 800ed1e:	6054      	str	r4, [r2, #4]
 800ed20:	e7cb      	b.n	800ecba <_free_r+0x22>
 800ed22:	bd38      	pop	{r3, r4, r5, pc}
 800ed24:	20000974 	.word	0x20000974

0800ed28 <malloc>:
 800ed28:	4b02      	ldr	r3, [pc, #8]	@ (800ed34 <malloc+0xc>)
 800ed2a:	4601      	mov	r1, r0
 800ed2c:	6818      	ldr	r0, [r3, #0]
 800ed2e:	f000 b825 	b.w	800ed7c <_malloc_r>
 800ed32:	bf00      	nop
 800ed34:	200000b4 	.word	0x200000b4

0800ed38 <sbrk_aligned>:
 800ed38:	b570      	push	{r4, r5, r6, lr}
 800ed3a:	4e0f      	ldr	r6, [pc, #60]	@ (800ed78 <sbrk_aligned+0x40>)
 800ed3c:	460c      	mov	r4, r1
 800ed3e:	6831      	ldr	r1, [r6, #0]
 800ed40:	4605      	mov	r5, r0
 800ed42:	b911      	cbnz	r1, 800ed4a <sbrk_aligned+0x12>
 800ed44:	f001 ffb2 	bl	8010cac <_sbrk_r>
 800ed48:	6030      	str	r0, [r6, #0]
 800ed4a:	4621      	mov	r1, r4
 800ed4c:	4628      	mov	r0, r5
 800ed4e:	f001 ffad 	bl	8010cac <_sbrk_r>
 800ed52:	1c43      	adds	r3, r0, #1
 800ed54:	d103      	bne.n	800ed5e <sbrk_aligned+0x26>
 800ed56:	f04f 34ff 	mov.w	r4, #4294967295
 800ed5a:	4620      	mov	r0, r4
 800ed5c:	bd70      	pop	{r4, r5, r6, pc}
 800ed5e:	1cc4      	adds	r4, r0, #3
 800ed60:	f024 0403 	bic.w	r4, r4, #3
 800ed64:	42a0      	cmp	r0, r4
 800ed66:	d0f8      	beq.n	800ed5a <sbrk_aligned+0x22>
 800ed68:	1a21      	subs	r1, r4, r0
 800ed6a:	4628      	mov	r0, r5
 800ed6c:	f001 ff9e 	bl	8010cac <_sbrk_r>
 800ed70:	3001      	adds	r0, #1
 800ed72:	d1f2      	bne.n	800ed5a <sbrk_aligned+0x22>
 800ed74:	e7ef      	b.n	800ed56 <sbrk_aligned+0x1e>
 800ed76:	bf00      	nop
 800ed78:	20000970 	.word	0x20000970

0800ed7c <_malloc_r>:
 800ed7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed80:	1ccd      	adds	r5, r1, #3
 800ed82:	f025 0503 	bic.w	r5, r5, #3
 800ed86:	3508      	adds	r5, #8
 800ed88:	2d0c      	cmp	r5, #12
 800ed8a:	bf38      	it	cc
 800ed8c:	250c      	movcc	r5, #12
 800ed8e:	2d00      	cmp	r5, #0
 800ed90:	4606      	mov	r6, r0
 800ed92:	db01      	blt.n	800ed98 <_malloc_r+0x1c>
 800ed94:	42a9      	cmp	r1, r5
 800ed96:	d904      	bls.n	800eda2 <_malloc_r+0x26>
 800ed98:	230c      	movs	r3, #12
 800ed9a:	6033      	str	r3, [r6, #0]
 800ed9c:	2000      	movs	r0, #0
 800ed9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eda2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ee78 <_malloc_r+0xfc>
 800eda6:	f000 f869 	bl	800ee7c <__malloc_lock>
 800edaa:	f8d8 3000 	ldr.w	r3, [r8]
 800edae:	461c      	mov	r4, r3
 800edb0:	bb44      	cbnz	r4, 800ee04 <_malloc_r+0x88>
 800edb2:	4629      	mov	r1, r5
 800edb4:	4630      	mov	r0, r6
 800edb6:	f7ff ffbf 	bl	800ed38 <sbrk_aligned>
 800edba:	1c43      	adds	r3, r0, #1
 800edbc:	4604      	mov	r4, r0
 800edbe:	d158      	bne.n	800ee72 <_malloc_r+0xf6>
 800edc0:	f8d8 4000 	ldr.w	r4, [r8]
 800edc4:	4627      	mov	r7, r4
 800edc6:	2f00      	cmp	r7, #0
 800edc8:	d143      	bne.n	800ee52 <_malloc_r+0xd6>
 800edca:	2c00      	cmp	r4, #0
 800edcc:	d04b      	beq.n	800ee66 <_malloc_r+0xea>
 800edce:	6823      	ldr	r3, [r4, #0]
 800edd0:	4639      	mov	r1, r7
 800edd2:	4630      	mov	r0, r6
 800edd4:	eb04 0903 	add.w	r9, r4, r3
 800edd8:	f001 ff68 	bl	8010cac <_sbrk_r>
 800eddc:	4581      	cmp	r9, r0
 800edde:	d142      	bne.n	800ee66 <_malloc_r+0xea>
 800ede0:	6821      	ldr	r1, [r4, #0]
 800ede2:	4630      	mov	r0, r6
 800ede4:	1a6d      	subs	r5, r5, r1
 800ede6:	4629      	mov	r1, r5
 800ede8:	f7ff ffa6 	bl	800ed38 <sbrk_aligned>
 800edec:	3001      	adds	r0, #1
 800edee:	d03a      	beq.n	800ee66 <_malloc_r+0xea>
 800edf0:	6823      	ldr	r3, [r4, #0]
 800edf2:	442b      	add	r3, r5
 800edf4:	6023      	str	r3, [r4, #0]
 800edf6:	f8d8 3000 	ldr.w	r3, [r8]
 800edfa:	685a      	ldr	r2, [r3, #4]
 800edfc:	bb62      	cbnz	r2, 800ee58 <_malloc_r+0xdc>
 800edfe:	f8c8 7000 	str.w	r7, [r8]
 800ee02:	e00f      	b.n	800ee24 <_malloc_r+0xa8>
 800ee04:	6822      	ldr	r2, [r4, #0]
 800ee06:	1b52      	subs	r2, r2, r5
 800ee08:	d420      	bmi.n	800ee4c <_malloc_r+0xd0>
 800ee0a:	2a0b      	cmp	r2, #11
 800ee0c:	d917      	bls.n	800ee3e <_malloc_r+0xc2>
 800ee0e:	1961      	adds	r1, r4, r5
 800ee10:	42a3      	cmp	r3, r4
 800ee12:	6025      	str	r5, [r4, #0]
 800ee14:	bf18      	it	ne
 800ee16:	6059      	strne	r1, [r3, #4]
 800ee18:	6863      	ldr	r3, [r4, #4]
 800ee1a:	bf08      	it	eq
 800ee1c:	f8c8 1000 	streq.w	r1, [r8]
 800ee20:	5162      	str	r2, [r4, r5]
 800ee22:	604b      	str	r3, [r1, #4]
 800ee24:	4630      	mov	r0, r6
 800ee26:	f000 f82f 	bl	800ee88 <__malloc_unlock>
 800ee2a:	f104 000b 	add.w	r0, r4, #11
 800ee2e:	1d23      	adds	r3, r4, #4
 800ee30:	f020 0007 	bic.w	r0, r0, #7
 800ee34:	1ac2      	subs	r2, r0, r3
 800ee36:	bf1c      	itt	ne
 800ee38:	1a1b      	subne	r3, r3, r0
 800ee3a:	50a3      	strne	r3, [r4, r2]
 800ee3c:	e7af      	b.n	800ed9e <_malloc_r+0x22>
 800ee3e:	6862      	ldr	r2, [r4, #4]
 800ee40:	42a3      	cmp	r3, r4
 800ee42:	bf0c      	ite	eq
 800ee44:	f8c8 2000 	streq.w	r2, [r8]
 800ee48:	605a      	strne	r2, [r3, #4]
 800ee4a:	e7eb      	b.n	800ee24 <_malloc_r+0xa8>
 800ee4c:	4623      	mov	r3, r4
 800ee4e:	6864      	ldr	r4, [r4, #4]
 800ee50:	e7ae      	b.n	800edb0 <_malloc_r+0x34>
 800ee52:	463c      	mov	r4, r7
 800ee54:	687f      	ldr	r7, [r7, #4]
 800ee56:	e7b6      	b.n	800edc6 <_malloc_r+0x4a>
 800ee58:	461a      	mov	r2, r3
 800ee5a:	685b      	ldr	r3, [r3, #4]
 800ee5c:	42a3      	cmp	r3, r4
 800ee5e:	d1fb      	bne.n	800ee58 <_malloc_r+0xdc>
 800ee60:	2300      	movs	r3, #0
 800ee62:	6053      	str	r3, [r2, #4]
 800ee64:	e7de      	b.n	800ee24 <_malloc_r+0xa8>
 800ee66:	230c      	movs	r3, #12
 800ee68:	4630      	mov	r0, r6
 800ee6a:	6033      	str	r3, [r6, #0]
 800ee6c:	f000 f80c 	bl	800ee88 <__malloc_unlock>
 800ee70:	e794      	b.n	800ed9c <_malloc_r+0x20>
 800ee72:	6005      	str	r5, [r0, #0]
 800ee74:	e7d6      	b.n	800ee24 <_malloc_r+0xa8>
 800ee76:	bf00      	nop
 800ee78:	20000974 	.word	0x20000974

0800ee7c <__malloc_lock>:
 800ee7c:	4801      	ldr	r0, [pc, #4]	@ (800ee84 <__malloc_lock+0x8>)
 800ee7e:	f7ff b898 	b.w	800dfb2 <__retarget_lock_acquire_recursive>
 800ee82:	bf00      	nop
 800ee84:	2000096c 	.word	0x2000096c

0800ee88 <__malloc_unlock>:
 800ee88:	4801      	ldr	r0, [pc, #4]	@ (800ee90 <__malloc_unlock+0x8>)
 800ee8a:	f7ff b893 	b.w	800dfb4 <__retarget_lock_release_recursive>
 800ee8e:	bf00      	nop
 800ee90:	2000096c 	.word	0x2000096c

0800ee94 <_Balloc>:
 800ee94:	b570      	push	{r4, r5, r6, lr}
 800ee96:	69c6      	ldr	r6, [r0, #28]
 800ee98:	4604      	mov	r4, r0
 800ee9a:	460d      	mov	r5, r1
 800ee9c:	b976      	cbnz	r6, 800eebc <_Balloc+0x28>
 800ee9e:	2010      	movs	r0, #16
 800eea0:	f7ff ff42 	bl	800ed28 <malloc>
 800eea4:	4602      	mov	r2, r0
 800eea6:	61e0      	str	r0, [r4, #28]
 800eea8:	b920      	cbnz	r0, 800eeb4 <_Balloc+0x20>
 800eeaa:	216b      	movs	r1, #107	@ 0x6b
 800eeac:	4b17      	ldr	r3, [pc, #92]	@ (800ef0c <_Balloc+0x78>)
 800eeae:	4818      	ldr	r0, [pc, #96]	@ (800ef10 <_Balloc+0x7c>)
 800eeb0:	f001 ff20 	bl	8010cf4 <__assert_func>
 800eeb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eeb8:	6006      	str	r6, [r0, #0]
 800eeba:	60c6      	str	r6, [r0, #12]
 800eebc:	69e6      	ldr	r6, [r4, #28]
 800eebe:	68f3      	ldr	r3, [r6, #12]
 800eec0:	b183      	cbz	r3, 800eee4 <_Balloc+0x50>
 800eec2:	69e3      	ldr	r3, [r4, #28]
 800eec4:	68db      	ldr	r3, [r3, #12]
 800eec6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eeca:	b9b8      	cbnz	r0, 800eefc <_Balloc+0x68>
 800eecc:	2101      	movs	r1, #1
 800eece:	fa01 f605 	lsl.w	r6, r1, r5
 800eed2:	1d72      	adds	r2, r6, #5
 800eed4:	4620      	mov	r0, r4
 800eed6:	0092      	lsls	r2, r2, #2
 800eed8:	f001 ff2a 	bl	8010d30 <_calloc_r>
 800eedc:	b160      	cbz	r0, 800eef8 <_Balloc+0x64>
 800eede:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800eee2:	e00e      	b.n	800ef02 <_Balloc+0x6e>
 800eee4:	2221      	movs	r2, #33	@ 0x21
 800eee6:	2104      	movs	r1, #4
 800eee8:	4620      	mov	r0, r4
 800eeea:	f001 ff21 	bl	8010d30 <_calloc_r>
 800eeee:	69e3      	ldr	r3, [r4, #28]
 800eef0:	60f0      	str	r0, [r6, #12]
 800eef2:	68db      	ldr	r3, [r3, #12]
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d1e4      	bne.n	800eec2 <_Balloc+0x2e>
 800eef8:	2000      	movs	r0, #0
 800eefa:	bd70      	pop	{r4, r5, r6, pc}
 800eefc:	6802      	ldr	r2, [r0, #0]
 800eefe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ef02:	2300      	movs	r3, #0
 800ef04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ef08:	e7f7      	b.n	800eefa <_Balloc+0x66>
 800ef0a:	bf00      	nop
 800ef0c:	08013a84 	.word	0x08013a84
 800ef10:	08013b04 	.word	0x08013b04

0800ef14 <_Bfree>:
 800ef14:	b570      	push	{r4, r5, r6, lr}
 800ef16:	69c6      	ldr	r6, [r0, #28]
 800ef18:	4605      	mov	r5, r0
 800ef1a:	460c      	mov	r4, r1
 800ef1c:	b976      	cbnz	r6, 800ef3c <_Bfree+0x28>
 800ef1e:	2010      	movs	r0, #16
 800ef20:	f7ff ff02 	bl	800ed28 <malloc>
 800ef24:	4602      	mov	r2, r0
 800ef26:	61e8      	str	r0, [r5, #28]
 800ef28:	b920      	cbnz	r0, 800ef34 <_Bfree+0x20>
 800ef2a:	218f      	movs	r1, #143	@ 0x8f
 800ef2c:	4b08      	ldr	r3, [pc, #32]	@ (800ef50 <_Bfree+0x3c>)
 800ef2e:	4809      	ldr	r0, [pc, #36]	@ (800ef54 <_Bfree+0x40>)
 800ef30:	f001 fee0 	bl	8010cf4 <__assert_func>
 800ef34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ef38:	6006      	str	r6, [r0, #0]
 800ef3a:	60c6      	str	r6, [r0, #12]
 800ef3c:	b13c      	cbz	r4, 800ef4e <_Bfree+0x3a>
 800ef3e:	69eb      	ldr	r3, [r5, #28]
 800ef40:	6862      	ldr	r2, [r4, #4]
 800ef42:	68db      	ldr	r3, [r3, #12]
 800ef44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ef48:	6021      	str	r1, [r4, #0]
 800ef4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ef4e:	bd70      	pop	{r4, r5, r6, pc}
 800ef50:	08013a84 	.word	0x08013a84
 800ef54:	08013b04 	.word	0x08013b04

0800ef58 <__multadd>:
 800ef58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef5c:	4607      	mov	r7, r0
 800ef5e:	460c      	mov	r4, r1
 800ef60:	461e      	mov	r6, r3
 800ef62:	2000      	movs	r0, #0
 800ef64:	690d      	ldr	r5, [r1, #16]
 800ef66:	f101 0c14 	add.w	ip, r1, #20
 800ef6a:	f8dc 3000 	ldr.w	r3, [ip]
 800ef6e:	3001      	adds	r0, #1
 800ef70:	b299      	uxth	r1, r3
 800ef72:	fb02 6101 	mla	r1, r2, r1, r6
 800ef76:	0c1e      	lsrs	r6, r3, #16
 800ef78:	0c0b      	lsrs	r3, r1, #16
 800ef7a:	fb02 3306 	mla	r3, r2, r6, r3
 800ef7e:	b289      	uxth	r1, r1
 800ef80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ef84:	4285      	cmp	r5, r0
 800ef86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ef8a:	f84c 1b04 	str.w	r1, [ip], #4
 800ef8e:	dcec      	bgt.n	800ef6a <__multadd+0x12>
 800ef90:	b30e      	cbz	r6, 800efd6 <__multadd+0x7e>
 800ef92:	68a3      	ldr	r3, [r4, #8]
 800ef94:	42ab      	cmp	r3, r5
 800ef96:	dc19      	bgt.n	800efcc <__multadd+0x74>
 800ef98:	6861      	ldr	r1, [r4, #4]
 800ef9a:	4638      	mov	r0, r7
 800ef9c:	3101      	adds	r1, #1
 800ef9e:	f7ff ff79 	bl	800ee94 <_Balloc>
 800efa2:	4680      	mov	r8, r0
 800efa4:	b928      	cbnz	r0, 800efb2 <__multadd+0x5a>
 800efa6:	4602      	mov	r2, r0
 800efa8:	21ba      	movs	r1, #186	@ 0xba
 800efaa:	4b0c      	ldr	r3, [pc, #48]	@ (800efdc <__multadd+0x84>)
 800efac:	480c      	ldr	r0, [pc, #48]	@ (800efe0 <__multadd+0x88>)
 800efae:	f001 fea1 	bl	8010cf4 <__assert_func>
 800efb2:	6922      	ldr	r2, [r4, #16]
 800efb4:	f104 010c 	add.w	r1, r4, #12
 800efb8:	3202      	adds	r2, #2
 800efba:	0092      	lsls	r2, r2, #2
 800efbc:	300c      	adds	r0, #12
 800efbe:	f001 fe85 	bl	8010ccc <memcpy>
 800efc2:	4621      	mov	r1, r4
 800efc4:	4638      	mov	r0, r7
 800efc6:	f7ff ffa5 	bl	800ef14 <_Bfree>
 800efca:	4644      	mov	r4, r8
 800efcc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800efd0:	3501      	adds	r5, #1
 800efd2:	615e      	str	r6, [r3, #20]
 800efd4:	6125      	str	r5, [r4, #16]
 800efd6:	4620      	mov	r0, r4
 800efd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efdc:	08013af3 	.word	0x08013af3
 800efe0:	08013b04 	.word	0x08013b04

0800efe4 <__s2b>:
 800efe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efe8:	4615      	mov	r5, r2
 800efea:	2209      	movs	r2, #9
 800efec:	461f      	mov	r7, r3
 800efee:	3308      	adds	r3, #8
 800eff0:	460c      	mov	r4, r1
 800eff2:	fb93 f3f2 	sdiv	r3, r3, r2
 800eff6:	4606      	mov	r6, r0
 800eff8:	2201      	movs	r2, #1
 800effa:	2100      	movs	r1, #0
 800effc:	429a      	cmp	r2, r3
 800effe:	db09      	blt.n	800f014 <__s2b+0x30>
 800f000:	4630      	mov	r0, r6
 800f002:	f7ff ff47 	bl	800ee94 <_Balloc>
 800f006:	b940      	cbnz	r0, 800f01a <__s2b+0x36>
 800f008:	4602      	mov	r2, r0
 800f00a:	21d3      	movs	r1, #211	@ 0xd3
 800f00c:	4b18      	ldr	r3, [pc, #96]	@ (800f070 <__s2b+0x8c>)
 800f00e:	4819      	ldr	r0, [pc, #100]	@ (800f074 <__s2b+0x90>)
 800f010:	f001 fe70 	bl	8010cf4 <__assert_func>
 800f014:	0052      	lsls	r2, r2, #1
 800f016:	3101      	adds	r1, #1
 800f018:	e7f0      	b.n	800effc <__s2b+0x18>
 800f01a:	9b08      	ldr	r3, [sp, #32]
 800f01c:	2d09      	cmp	r5, #9
 800f01e:	6143      	str	r3, [r0, #20]
 800f020:	f04f 0301 	mov.w	r3, #1
 800f024:	6103      	str	r3, [r0, #16]
 800f026:	dd16      	ble.n	800f056 <__s2b+0x72>
 800f028:	f104 0909 	add.w	r9, r4, #9
 800f02c:	46c8      	mov	r8, r9
 800f02e:	442c      	add	r4, r5
 800f030:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f034:	4601      	mov	r1, r0
 800f036:	220a      	movs	r2, #10
 800f038:	4630      	mov	r0, r6
 800f03a:	3b30      	subs	r3, #48	@ 0x30
 800f03c:	f7ff ff8c 	bl	800ef58 <__multadd>
 800f040:	45a0      	cmp	r8, r4
 800f042:	d1f5      	bne.n	800f030 <__s2b+0x4c>
 800f044:	f1a5 0408 	sub.w	r4, r5, #8
 800f048:	444c      	add	r4, r9
 800f04a:	1b2d      	subs	r5, r5, r4
 800f04c:	1963      	adds	r3, r4, r5
 800f04e:	42bb      	cmp	r3, r7
 800f050:	db04      	blt.n	800f05c <__s2b+0x78>
 800f052:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f056:	2509      	movs	r5, #9
 800f058:	340a      	adds	r4, #10
 800f05a:	e7f6      	b.n	800f04a <__s2b+0x66>
 800f05c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f060:	4601      	mov	r1, r0
 800f062:	220a      	movs	r2, #10
 800f064:	4630      	mov	r0, r6
 800f066:	3b30      	subs	r3, #48	@ 0x30
 800f068:	f7ff ff76 	bl	800ef58 <__multadd>
 800f06c:	e7ee      	b.n	800f04c <__s2b+0x68>
 800f06e:	bf00      	nop
 800f070:	08013af3 	.word	0x08013af3
 800f074:	08013b04 	.word	0x08013b04

0800f078 <__hi0bits>:
 800f078:	4603      	mov	r3, r0
 800f07a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f07e:	bf3a      	itte	cc
 800f080:	0403      	lslcc	r3, r0, #16
 800f082:	2010      	movcc	r0, #16
 800f084:	2000      	movcs	r0, #0
 800f086:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f08a:	bf3c      	itt	cc
 800f08c:	021b      	lslcc	r3, r3, #8
 800f08e:	3008      	addcc	r0, #8
 800f090:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f094:	bf3c      	itt	cc
 800f096:	011b      	lslcc	r3, r3, #4
 800f098:	3004      	addcc	r0, #4
 800f09a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f09e:	bf3c      	itt	cc
 800f0a0:	009b      	lslcc	r3, r3, #2
 800f0a2:	3002      	addcc	r0, #2
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	db05      	blt.n	800f0b4 <__hi0bits+0x3c>
 800f0a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f0ac:	f100 0001 	add.w	r0, r0, #1
 800f0b0:	bf08      	it	eq
 800f0b2:	2020      	moveq	r0, #32
 800f0b4:	4770      	bx	lr

0800f0b6 <__lo0bits>:
 800f0b6:	6803      	ldr	r3, [r0, #0]
 800f0b8:	4602      	mov	r2, r0
 800f0ba:	f013 0007 	ands.w	r0, r3, #7
 800f0be:	d00b      	beq.n	800f0d8 <__lo0bits+0x22>
 800f0c0:	07d9      	lsls	r1, r3, #31
 800f0c2:	d421      	bmi.n	800f108 <__lo0bits+0x52>
 800f0c4:	0798      	lsls	r0, r3, #30
 800f0c6:	bf49      	itett	mi
 800f0c8:	085b      	lsrmi	r3, r3, #1
 800f0ca:	089b      	lsrpl	r3, r3, #2
 800f0cc:	2001      	movmi	r0, #1
 800f0ce:	6013      	strmi	r3, [r2, #0]
 800f0d0:	bf5c      	itt	pl
 800f0d2:	2002      	movpl	r0, #2
 800f0d4:	6013      	strpl	r3, [r2, #0]
 800f0d6:	4770      	bx	lr
 800f0d8:	b299      	uxth	r1, r3
 800f0da:	b909      	cbnz	r1, 800f0e0 <__lo0bits+0x2a>
 800f0dc:	2010      	movs	r0, #16
 800f0de:	0c1b      	lsrs	r3, r3, #16
 800f0e0:	b2d9      	uxtb	r1, r3
 800f0e2:	b909      	cbnz	r1, 800f0e8 <__lo0bits+0x32>
 800f0e4:	3008      	adds	r0, #8
 800f0e6:	0a1b      	lsrs	r3, r3, #8
 800f0e8:	0719      	lsls	r1, r3, #28
 800f0ea:	bf04      	itt	eq
 800f0ec:	091b      	lsreq	r3, r3, #4
 800f0ee:	3004      	addeq	r0, #4
 800f0f0:	0799      	lsls	r1, r3, #30
 800f0f2:	bf04      	itt	eq
 800f0f4:	089b      	lsreq	r3, r3, #2
 800f0f6:	3002      	addeq	r0, #2
 800f0f8:	07d9      	lsls	r1, r3, #31
 800f0fa:	d403      	bmi.n	800f104 <__lo0bits+0x4e>
 800f0fc:	085b      	lsrs	r3, r3, #1
 800f0fe:	f100 0001 	add.w	r0, r0, #1
 800f102:	d003      	beq.n	800f10c <__lo0bits+0x56>
 800f104:	6013      	str	r3, [r2, #0]
 800f106:	4770      	bx	lr
 800f108:	2000      	movs	r0, #0
 800f10a:	4770      	bx	lr
 800f10c:	2020      	movs	r0, #32
 800f10e:	4770      	bx	lr

0800f110 <__i2b>:
 800f110:	b510      	push	{r4, lr}
 800f112:	460c      	mov	r4, r1
 800f114:	2101      	movs	r1, #1
 800f116:	f7ff febd 	bl	800ee94 <_Balloc>
 800f11a:	4602      	mov	r2, r0
 800f11c:	b928      	cbnz	r0, 800f12a <__i2b+0x1a>
 800f11e:	f240 1145 	movw	r1, #325	@ 0x145
 800f122:	4b04      	ldr	r3, [pc, #16]	@ (800f134 <__i2b+0x24>)
 800f124:	4804      	ldr	r0, [pc, #16]	@ (800f138 <__i2b+0x28>)
 800f126:	f001 fde5 	bl	8010cf4 <__assert_func>
 800f12a:	2301      	movs	r3, #1
 800f12c:	6144      	str	r4, [r0, #20]
 800f12e:	6103      	str	r3, [r0, #16]
 800f130:	bd10      	pop	{r4, pc}
 800f132:	bf00      	nop
 800f134:	08013af3 	.word	0x08013af3
 800f138:	08013b04 	.word	0x08013b04

0800f13c <__multiply>:
 800f13c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f140:	4617      	mov	r7, r2
 800f142:	690a      	ldr	r2, [r1, #16]
 800f144:	693b      	ldr	r3, [r7, #16]
 800f146:	4689      	mov	r9, r1
 800f148:	429a      	cmp	r2, r3
 800f14a:	bfa2      	ittt	ge
 800f14c:	463b      	movge	r3, r7
 800f14e:	460f      	movge	r7, r1
 800f150:	4699      	movge	r9, r3
 800f152:	693d      	ldr	r5, [r7, #16]
 800f154:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f158:	68bb      	ldr	r3, [r7, #8]
 800f15a:	6879      	ldr	r1, [r7, #4]
 800f15c:	eb05 060a 	add.w	r6, r5, sl
 800f160:	42b3      	cmp	r3, r6
 800f162:	b085      	sub	sp, #20
 800f164:	bfb8      	it	lt
 800f166:	3101      	addlt	r1, #1
 800f168:	f7ff fe94 	bl	800ee94 <_Balloc>
 800f16c:	b930      	cbnz	r0, 800f17c <__multiply+0x40>
 800f16e:	4602      	mov	r2, r0
 800f170:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f174:	4b40      	ldr	r3, [pc, #256]	@ (800f278 <__multiply+0x13c>)
 800f176:	4841      	ldr	r0, [pc, #260]	@ (800f27c <__multiply+0x140>)
 800f178:	f001 fdbc 	bl	8010cf4 <__assert_func>
 800f17c:	f100 0414 	add.w	r4, r0, #20
 800f180:	4623      	mov	r3, r4
 800f182:	2200      	movs	r2, #0
 800f184:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f188:	4573      	cmp	r3, lr
 800f18a:	d320      	bcc.n	800f1ce <__multiply+0x92>
 800f18c:	f107 0814 	add.w	r8, r7, #20
 800f190:	f109 0114 	add.w	r1, r9, #20
 800f194:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f198:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f19c:	9302      	str	r3, [sp, #8]
 800f19e:	1beb      	subs	r3, r5, r7
 800f1a0:	3b15      	subs	r3, #21
 800f1a2:	f023 0303 	bic.w	r3, r3, #3
 800f1a6:	3304      	adds	r3, #4
 800f1a8:	3715      	adds	r7, #21
 800f1aa:	42bd      	cmp	r5, r7
 800f1ac:	bf38      	it	cc
 800f1ae:	2304      	movcc	r3, #4
 800f1b0:	9301      	str	r3, [sp, #4]
 800f1b2:	9b02      	ldr	r3, [sp, #8]
 800f1b4:	9103      	str	r1, [sp, #12]
 800f1b6:	428b      	cmp	r3, r1
 800f1b8:	d80c      	bhi.n	800f1d4 <__multiply+0x98>
 800f1ba:	2e00      	cmp	r6, #0
 800f1bc:	dd03      	ble.n	800f1c6 <__multiply+0x8a>
 800f1be:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d055      	beq.n	800f272 <__multiply+0x136>
 800f1c6:	6106      	str	r6, [r0, #16]
 800f1c8:	b005      	add	sp, #20
 800f1ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1ce:	f843 2b04 	str.w	r2, [r3], #4
 800f1d2:	e7d9      	b.n	800f188 <__multiply+0x4c>
 800f1d4:	f8b1 a000 	ldrh.w	sl, [r1]
 800f1d8:	f1ba 0f00 	cmp.w	sl, #0
 800f1dc:	d01f      	beq.n	800f21e <__multiply+0xe2>
 800f1de:	46c4      	mov	ip, r8
 800f1e0:	46a1      	mov	r9, r4
 800f1e2:	2700      	movs	r7, #0
 800f1e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f1e8:	f8d9 3000 	ldr.w	r3, [r9]
 800f1ec:	fa1f fb82 	uxth.w	fp, r2
 800f1f0:	b29b      	uxth	r3, r3
 800f1f2:	fb0a 330b 	mla	r3, sl, fp, r3
 800f1f6:	443b      	add	r3, r7
 800f1f8:	f8d9 7000 	ldr.w	r7, [r9]
 800f1fc:	0c12      	lsrs	r2, r2, #16
 800f1fe:	0c3f      	lsrs	r7, r7, #16
 800f200:	fb0a 7202 	mla	r2, sl, r2, r7
 800f204:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f208:	b29b      	uxth	r3, r3
 800f20a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f20e:	4565      	cmp	r5, ip
 800f210:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f214:	f849 3b04 	str.w	r3, [r9], #4
 800f218:	d8e4      	bhi.n	800f1e4 <__multiply+0xa8>
 800f21a:	9b01      	ldr	r3, [sp, #4]
 800f21c:	50e7      	str	r7, [r4, r3]
 800f21e:	9b03      	ldr	r3, [sp, #12]
 800f220:	3104      	adds	r1, #4
 800f222:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f226:	f1b9 0f00 	cmp.w	r9, #0
 800f22a:	d020      	beq.n	800f26e <__multiply+0x132>
 800f22c:	4647      	mov	r7, r8
 800f22e:	46a4      	mov	ip, r4
 800f230:	f04f 0a00 	mov.w	sl, #0
 800f234:	6823      	ldr	r3, [r4, #0]
 800f236:	f8b7 b000 	ldrh.w	fp, [r7]
 800f23a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f23e:	b29b      	uxth	r3, r3
 800f240:	fb09 220b 	mla	r2, r9, fp, r2
 800f244:	4452      	add	r2, sl
 800f246:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f24a:	f84c 3b04 	str.w	r3, [ip], #4
 800f24e:	f857 3b04 	ldr.w	r3, [r7], #4
 800f252:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f256:	f8bc 3000 	ldrh.w	r3, [ip]
 800f25a:	42bd      	cmp	r5, r7
 800f25c:	fb09 330a 	mla	r3, r9, sl, r3
 800f260:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f264:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f268:	d8e5      	bhi.n	800f236 <__multiply+0xfa>
 800f26a:	9a01      	ldr	r2, [sp, #4]
 800f26c:	50a3      	str	r3, [r4, r2]
 800f26e:	3404      	adds	r4, #4
 800f270:	e79f      	b.n	800f1b2 <__multiply+0x76>
 800f272:	3e01      	subs	r6, #1
 800f274:	e7a1      	b.n	800f1ba <__multiply+0x7e>
 800f276:	bf00      	nop
 800f278:	08013af3 	.word	0x08013af3
 800f27c:	08013b04 	.word	0x08013b04

0800f280 <__pow5mult>:
 800f280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f284:	4615      	mov	r5, r2
 800f286:	f012 0203 	ands.w	r2, r2, #3
 800f28a:	4607      	mov	r7, r0
 800f28c:	460e      	mov	r6, r1
 800f28e:	d007      	beq.n	800f2a0 <__pow5mult+0x20>
 800f290:	4c25      	ldr	r4, [pc, #148]	@ (800f328 <__pow5mult+0xa8>)
 800f292:	3a01      	subs	r2, #1
 800f294:	2300      	movs	r3, #0
 800f296:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f29a:	f7ff fe5d 	bl	800ef58 <__multadd>
 800f29e:	4606      	mov	r6, r0
 800f2a0:	10ad      	asrs	r5, r5, #2
 800f2a2:	d03d      	beq.n	800f320 <__pow5mult+0xa0>
 800f2a4:	69fc      	ldr	r4, [r7, #28]
 800f2a6:	b97c      	cbnz	r4, 800f2c8 <__pow5mult+0x48>
 800f2a8:	2010      	movs	r0, #16
 800f2aa:	f7ff fd3d 	bl	800ed28 <malloc>
 800f2ae:	4602      	mov	r2, r0
 800f2b0:	61f8      	str	r0, [r7, #28]
 800f2b2:	b928      	cbnz	r0, 800f2c0 <__pow5mult+0x40>
 800f2b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f2b8:	4b1c      	ldr	r3, [pc, #112]	@ (800f32c <__pow5mult+0xac>)
 800f2ba:	481d      	ldr	r0, [pc, #116]	@ (800f330 <__pow5mult+0xb0>)
 800f2bc:	f001 fd1a 	bl	8010cf4 <__assert_func>
 800f2c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f2c4:	6004      	str	r4, [r0, #0]
 800f2c6:	60c4      	str	r4, [r0, #12]
 800f2c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f2cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f2d0:	b94c      	cbnz	r4, 800f2e6 <__pow5mult+0x66>
 800f2d2:	f240 2171 	movw	r1, #625	@ 0x271
 800f2d6:	4638      	mov	r0, r7
 800f2d8:	f7ff ff1a 	bl	800f110 <__i2b>
 800f2dc:	2300      	movs	r3, #0
 800f2de:	4604      	mov	r4, r0
 800f2e0:	f8c8 0008 	str.w	r0, [r8, #8]
 800f2e4:	6003      	str	r3, [r0, #0]
 800f2e6:	f04f 0900 	mov.w	r9, #0
 800f2ea:	07eb      	lsls	r3, r5, #31
 800f2ec:	d50a      	bpl.n	800f304 <__pow5mult+0x84>
 800f2ee:	4631      	mov	r1, r6
 800f2f0:	4622      	mov	r2, r4
 800f2f2:	4638      	mov	r0, r7
 800f2f4:	f7ff ff22 	bl	800f13c <__multiply>
 800f2f8:	4680      	mov	r8, r0
 800f2fa:	4631      	mov	r1, r6
 800f2fc:	4638      	mov	r0, r7
 800f2fe:	f7ff fe09 	bl	800ef14 <_Bfree>
 800f302:	4646      	mov	r6, r8
 800f304:	106d      	asrs	r5, r5, #1
 800f306:	d00b      	beq.n	800f320 <__pow5mult+0xa0>
 800f308:	6820      	ldr	r0, [r4, #0]
 800f30a:	b938      	cbnz	r0, 800f31c <__pow5mult+0x9c>
 800f30c:	4622      	mov	r2, r4
 800f30e:	4621      	mov	r1, r4
 800f310:	4638      	mov	r0, r7
 800f312:	f7ff ff13 	bl	800f13c <__multiply>
 800f316:	6020      	str	r0, [r4, #0]
 800f318:	f8c0 9000 	str.w	r9, [r0]
 800f31c:	4604      	mov	r4, r0
 800f31e:	e7e4      	b.n	800f2ea <__pow5mult+0x6a>
 800f320:	4630      	mov	r0, r6
 800f322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f326:	bf00      	nop
 800f328:	08013c14 	.word	0x08013c14
 800f32c:	08013a84 	.word	0x08013a84
 800f330:	08013b04 	.word	0x08013b04

0800f334 <__lshift>:
 800f334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f338:	460c      	mov	r4, r1
 800f33a:	4607      	mov	r7, r0
 800f33c:	4691      	mov	r9, r2
 800f33e:	6923      	ldr	r3, [r4, #16]
 800f340:	6849      	ldr	r1, [r1, #4]
 800f342:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f346:	68a3      	ldr	r3, [r4, #8]
 800f348:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f34c:	f108 0601 	add.w	r6, r8, #1
 800f350:	42b3      	cmp	r3, r6
 800f352:	db0b      	blt.n	800f36c <__lshift+0x38>
 800f354:	4638      	mov	r0, r7
 800f356:	f7ff fd9d 	bl	800ee94 <_Balloc>
 800f35a:	4605      	mov	r5, r0
 800f35c:	b948      	cbnz	r0, 800f372 <__lshift+0x3e>
 800f35e:	4602      	mov	r2, r0
 800f360:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f364:	4b27      	ldr	r3, [pc, #156]	@ (800f404 <__lshift+0xd0>)
 800f366:	4828      	ldr	r0, [pc, #160]	@ (800f408 <__lshift+0xd4>)
 800f368:	f001 fcc4 	bl	8010cf4 <__assert_func>
 800f36c:	3101      	adds	r1, #1
 800f36e:	005b      	lsls	r3, r3, #1
 800f370:	e7ee      	b.n	800f350 <__lshift+0x1c>
 800f372:	2300      	movs	r3, #0
 800f374:	f100 0114 	add.w	r1, r0, #20
 800f378:	f100 0210 	add.w	r2, r0, #16
 800f37c:	4618      	mov	r0, r3
 800f37e:	4553      	cmp	r3, sl
 800f380:	db33      	blt.n	800f3ea <__lshift+0xb6>
 800f382:	6920      	ldr	r0, [r4, #16]
 800f384:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f388:	f104 0314 	add.w	r3, r4, #20
 800f38c:	f019 091f 	ands.w	r9, r9, #31
 800f390:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f394:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f398:	d02b      	beq.n	800f3f2 <__lshift+0xbe>
 800f39a:	468a      	mov	sl, r1
 800f39c:	2200      	movs	r2, #0
 800f39e:	f1c9 0e20 	rsb	lr, r9, #32
 800f3a2:	6818      	ldr	r0, [r3, #0]
 800f3a4:	fa00 f009 	lsl.w	r0, r0, r9
 800f3a8:	4310      	orrs	r0, r2
 800f3aa:	f84a 0b04 	str.w	r0, [sl], #4
 800f3ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3b2:	459c      	cmp	ip, r3
 800f3b4:	fa22 f20e 	lsr.w	r2, r2, lr
 800f3b8:	d8f3      	bhi.n	800f3a2 <__lshift+0x6e>
 800f3ba:	ebac 0304 	sub.w	r3, ip, r4
 800f3be:	3b15      	subs	r3, #21
 800f3c0:	f023 0303 	bic.w	r3, r3, #3
 800f3c4:	3304      	adds	r3, #4
 800f3c6:	f104 0015 	add.w	r0, r4, #21
 800f3ca:	4560      	cmp	r0, ip
 800f3cc:	bf88      	it	hi
 800f3ce:	2304      	movhi	r3, #4
 800f3d0:	50ca      	str	r2, [r1, r3]
 800f3d2:	b10a      	cbz	r2, 800f3d8 <__lshift+0xa4>
 800f3d4:	f108 0602 	add.w	r6, r8, #2
 800f3d8:	3e01      	subs	r6, #1
 800f3da:	4638      	mov	r0, r7
 800f3dc:	4621      	mov	r1, r4
 800f3de:	612e      	str	r6, [r5, #16]
 800f3e0:	f7ff fd98 	bl	800ef14 <_Bfree>
 800f3e4:	4628      	mov	r0, r5
 800f3e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3ea:	f842 0f04 	str.w	r0, [r2, #4]!
 800f3ee:	3301      	adds	r3, #1
 800f3f0:	e7c5      	b.n	800f37e <__lshift+0x4a>
 800f3f2:	3904      	subs	r1, #4
 800f3f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3f8:	459c      	cmp	ip, r3
 800f3fa:	f841 2f04 	str.w	r2, [r1, #4]!
 800f3fe:	d8f9      	bhi.n	800f3f4 <__lshift+0xc0>
 800f400:	e7ea      	b.n	800f3d8 <__lshift+0xa4>
 800f402:	bf00      	nop
 800f404:	08013af3 	.word	0x08013af3
 800f408:	08013b04 	.word	0x08013b04

0800f40c <__mcmp>:
 800f40c:	4603      	mov	r3, r0
 800f40e:	690a      	ldr	r2, [r1, #16]
 800f410:	6900      	ldr	r0, [r0, #16]
 800f412:	b530      	push	{r4, r5, lr}
 800f414:	1a80      	subs	r0, r0, r2
 800f416:	d10e      	bne.n	800f436 <__mcmp+0x2a>
 800f418:	3314      	adds	r3, #20
 800f41a:	3114      	adds	r1, #20
 800f41c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f420:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f424:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f428:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f42c:	4295      	cmp	r5, r2
 800f42e:	d003      	beq.n	800f438 <__mcmp+0x2c>
 800f430:	d205      	bcs.n	800f43e <__mcmp+0x32>
 800f432:	f04f 30ff 	mov.w	r0, #4294967295
 800f436:	bd30      	pop	{r4, r5, pc}
 800f438:	42a3      	cmp	r3, r4
 800f43a:	d3f3      	bcc.n	800f424 <__mcmp+0x18>
 800f43c:	e7fb      	b.n	800f436 <__mcmp+0x2a>
 800f43e:	2001      	movs	r0, #1
 800f440:	e7f9      	b.n	800f436 <__mcmp+0x2a>
	...

0800f444 <__mdiff>:
 800f444:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f448:	4689      	mov	r9, r1
 800f44a:	4606      	mov	r6, r0
 800f44c:	4611      	mov	r1, r2
 800f44e:	4648      	mov	r0, r9
 800f450:	4614      	mov	r4, r2
 800f452:	f7ff ffdb 	bl	800f40c <__mcmp>
 800f456:	1e05      	subs	r5, r0, #0
 800f458:	d112      	bne.n	800f480 <__mdiff+0x3c>
 800f45a:	4629      	mov	r1, r5
 800f45c:	4630      	mov	r0, r6
 800f45e:	f7ff fd19 	bl	800ee94 <_Balloc>
 800f462:	4602      	mov	r2, r0
 800f464:	b928      	cbnz	r0, 800f472 <__mdiff+0x2e>
 800f466:	f240 2137 	movw	r1, #567	@ 0x237
 800f46a:	4b3e      	ldr	r3, [pc, #248]	@ (800f564 <__mdiff+0x120>)
 800f46c:	483e      	ldr	r0, [pc, #248]	@ (800f568 <__mdiff+0x124>)
 800f46e:	f001 fc41 	bl	8010cf4 <__assert_func>
 800f472:	2301      	movs	r3, #1
 800f474:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f478:	4610      	mov	r0, r2
 800f47a:	b003      	add	sp, #12
 800f47c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f480:	bfbc      	itt	lt
 800f482:	464b      	movlt	r3, r9
 800f484:	46a1      	movlt	r9, r4
 800f486:	4630      	mov	r0, r6
 800f488:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f48c:	bfba      	itte	lt
 800f48e:	461c      	movlt	r4, r3
 800f490:	2501      	movlt	r5, #1
 800f492:	2500      	movge	r5, #0
 800f494:	f7ff fcfe 	bl	800ee94 <_Balloc>
 800f498:	4602      	mov	r2, r0
 800f49a:	b918      	cbnz	r0, 800f4a4 <__mdiff+0x60>
 800f49c:	f240 2145 	movw	r1, #581	@ 0x245
 800f4a0:	4b30      	ldr	r3, [pc, #192]	@ (800f564 <__mdiff+0x120>)
 800f4a2:	e7e3      	b.n	800f46c <__mdiff+0x28>
 800f4a4:	f100 0b14 	add.w	fp, r0, #20
 800f4a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f4ac:	f109 0310 	add.w	r3, r9, #16
 800f4b0:	60c5      	str	r5, [r0, #12]
 800f4b2:	f04f 0c00 	mov.w	ip, #0
 800f4b6:	f109 0514 	add.w	r5, r9, #20
 800f4ba:	46d9      	mov	r9, fp
 800f4bc:	6926      	ldr	r6, [r4, #16]
 800f4be:	f104 0e14 	add.w	lr, r4, #20
 800f4c2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f4c6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f4ca:	9301      	str	r3, [sp, #4]
 800f4cc:	9b01      	ldr	r3, [sp, #4]
 800f4ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f4d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f4d6:	b281      	uxth	r1, r0
 800f4d8:	9301      	str	r3, [sp, #4]
 800f4da:	fa1f f38a 	uxth.w	r3, sl
 800f4de:	1a5b      	subs	r3, r3, r1
 800f4e0:	0c00      	lsrs	r0, r0, #16
 800f4e2:	4463      	add	r3, ip
 800f4e4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f4e8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f4ec:	b29b      	uxth	r3, r3
 800f4ee:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f4f2:	4576      	cmp	r6, lr
 800f4f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f4f8:	f849 3b04 	str.w	r3, [r9], #4
 800f4fc:	d8e6      	bhi.n	800f4cc <__mdiff+0x88>
 800f4fe:	1b33      	subs	r3, r6, r4
 800f500:	3b15      	subs	r3, #21
 800f502:	f023 0303 	bic.w	r3, r3, #3
 800f506:	3415      	adds	r4, #21
 800f508:	3304      	adds	r3, #4
 800f50a:	42a6      	cmp	r6, r4
 800f50c:	bf38      	it	cc
 800f50e:	2304      	movcc	r3, #4
 800f510:	441d      	add	r5, r3
 800f512:	445b      	add	r3, fp
 800f514:	461e      	mov	r6, r3
 800f516:	462c      	mov	r4, r5
 800f518:	4544      	cmp	r4, r8
 800f51a:	d30e      	bcc.n	800f53a <__mdiff+0xf6>
 800f51c:	f108 0103 	add.w	r1, r8, #3
 800f520:	1b49      	subs	r1, r1, r5
 800f522:	f021 0103 	bic.w	r1, r1, #3
 800f526:	3d03      	subs	r5, #3
 800f528:	45a8      	cmp	r8, r5
 800f52a:	bf38      	it	cc
 800f52c:	2100      	movcc	r1, #0
 800f52e:	440b      	add	r3, r1
 800f530:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f534:	b199      	cbz	r1, 800f55e <__mdiff+0x11a>
 800f536:	6117      	str	r7, [r2, #16]
 800f538:	e79e      	b.n	800f478 <__mdiff+0x34>
 800f53a:	46e6      	mov	lr, ip
 800f53c:	f854 1b04 	ldr.w	r1, [r4], #4
 800f540:	fa1f fc81 	uxth.w	ip, r1
 800f544:	44f4      	add	ip, lr
 800f546:	0c08      	lsrs	r0, r1, #16
 800f548:	4471      	add	r1, lr
 800f54a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f54e:	b289      	uxth	r1, r1
 800f550:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f554:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f558:	f846 1b04 	str.w	r1, [r6], #4
 800f55c:	e7dc      	b.n	800f518 <__mdiff+0xd4>
 800f55e:	3f01      	subs	r7, #1
 800f560:	e7e6      	b.n	800f530 <__mdiff+0xec>
 800f562:	bf00      	nop
 800f564:	08013af3 	.word	0x08013af3
 800f568:	08013b04 	.word	0x08013b04

0800f56c <__ulp>:
 800f56c:	4b0e      	ldr	r3, [pc, #56]	@ (800f5a8 <__ulp+0x3c>)
 800f56e:	400b      	ands	r3, r1
 800f570:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f574:	2b00      	cmp	r3, #0
 800f576:	dc08      	bgt.n	800f58a <__ulp+0x1e>
 800f578:	425b      	negs	r3, r3
 800f57a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f57e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f582:	da04      	bge.n	800f58e <__ulp+0x22>
 800f584:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f588:	4113      	asrs	r3, r2
 800f58a:	2200      	movs	r2, #0
 800f58c:	e008      	b.n	800f5a0 <__ulp+0x34>
 800f58e:	f1a2 0314 	sub.w	r3, r2, #20
 800f592:	2b1e      	cmp	r3, #30
 800f594:	bfd6      	itet	le
 800f596:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f59a:	2201      	movgt	r2, #1
 800f59c:	40da      	lsrle	r2, r3
 800f59e:	2300      	movs	r3, #0
 800f5a0:	4619      	mov	r1, r3
 800f5a2:	4610      	mov	r0, r2
 800f5a4:	4770      	bx	lr
 800f5a6:	bf00      	nop
 800f5a8:	7ff00000 	.word	0x7ff00000

0800f5ac <__b2d>:
 800f5ac:	6902      	ldr	r2, [r0, #16]
 800f5ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5b0:	f100 0614 	add.w	r6, r0, #20
 800f5b4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800f5b8:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800f5bc:	4f1e      	ldr	r7, [pc, #120]	@ (800f638 <__b2d+0x8c>)
 800f5be:	4620      	mov	r0, r4
 800f5c0:	f7ff fd5a 	bl	800f078 <__hi0bits>
 800f5c4:	4603      	mov	r3, r0
 800f5c6:	f1c0 0020 	rsb	r0, r0, #32
 800f5ca:	2b0a      	cmp	r3, #10
 800f5cc:	f1a2 0504 	sub.w	r5, r2, #4
 800f5d0:	6008      	str	r0, [r1, #0]
 800f5d2:	dc12      	bgt.n	800f5fa <__b2d+0x4e>
 800f5d4:	42ae      	cmp	r6, r5
 800f5d6:	bf2c      	ite	cs
 800f5d8:	2200      	movcs	r2, #0
 800f5da:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800f5de:	f1c3 0c0b 	rsb	ip, r3, #11
 800f5e2:	3315      	adds	r3, #21
 800f5e4:	fa24 fe0c 	lsr.w	lr, r4, ip
 800f5e8:	fa04 f303 	lsl.w	r3, r4, r3
 800f5ec:	fa22 f20c 	lsr.w	r2, r2, ip
 800f5f0:	ea4e 0107 	orr.w	r1, lr, r7
 800f5f4:	431a      	orrs	r2, r3
 800f5f6:	4610      	mov	r0, r2
 800f5f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5fa:	42ae      	cmp	r6, r5
 800f5fc:	bf36      	itet	cc
 800f5fe:	f1a2 0508 	subcc.w	r5, r2, #8
 800f602:	2200      	movcs	r2, #0
 800f604:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800f608:	3b0b      	subs	r3, #11
 800f60a:	d012      	beq.n	800f632 <__b2d+0x86>
 800f60c:	f1c3 0720 	rsb	r7, r3, #32
 800f610:	fa22 f107 	lsr.w	r1, r2, r7
 800f614:	409c      	lsls	r4, r3
 800f616:	430c      	orrs	r4, r1
 800f618:	42b5      	cmp	r5, r6
 800f61a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800f61e:	bf94      	ite	ls
 800f620:	2400      	movls	r4, #0
 800f622:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800f626:	409a      	lsls	r2, r3
 800f628:	40fc      	lsrs	r4, r7
 800f62a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800f62e:	4322      	orrs	r2, r4
 800f630:	e7e1      	b.n	800f5f6 <__b2d+0x4a>
 800f632:	ea44 0107 	orr.w	r1, r4, r7
 800f636:	e7de      	b.n	800f5f6 <__b2d+0x4a>
 800f638:	3ff00000 	.word	0x3ff00000

0800f63c <__d2b>:
 800f63c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800f640:	2101      	movs	r1, #1
 800f642:	4690      	mov	r8, r2
 800f644:	4699      	mov	r9, r3
 800f646:	9e08      	ldr	r6, [sp, #32]
 800f648:	f7ff fc24 	bl	800ee94 <_Balloc>
 800f64c:	4604      	mov	r4, r0
 800f64e:	b930      	cbnz	r0, 800f65e <__d2b+0x22>
 800f650:	4602      	mov	r2, r0
 800f652:	f240 310f 	movw	r1, #783	@ 0x30f
 800f656:	4b23      	ldr	r3, [pc, #140]	@ (800f6e4 <__d2b+0xa8>)
 800f658:	4823      	ldr	r0, [pc, #140]	@ (800f6e8 <__d2b+0xac>)
 800f65a:	f001 fb4b 	bl	8010cf4 <__assert_func>
 800f65e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f662:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f666:	b10d      	cbz	r5, 800f66c <__d2b+0x30>
 800f668:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f66c:	9301      	str	r3, [sp, #4]
 800f66e:	f1b8 0300 	subs.w	r3, r8, #0
 800f672:	d024      	beq.n	800f6be <__d2b+0x82>
 800f674:	4668      	mov	r0, sp
 800f676:	9300      	str	r3, [sp, #0]
 800f678:	f7ff fd1d 	bl	800f0b6 <__lo0bits>
 800f67c:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f680:	b1d8      	cbz	r0, 800f6ba <__d2b+0x7e>
 800f682:	f1c0 0320 	rsb	r3, r0, #32
 800f686:	fa02 f303 	lsl.w	r3, r2, r3
 800f68a:	430b      	orrs	r3, r1
 800f68c:	40c2      	lsrs	r2, r0
 800f68e:	6163      	str	r3, [r4, #20]
 800f690:	9201      	str	r2, [sp, #4]
 800f692:	9b01      	ldr	r3, [sp, #4]
 800f694:	2b00      	cmp	r3, #0
 800f696:	bf0c      	ite	eq
 800f698:	2201      	moveq	r2, #1
 800f69a:	2202      	movne	r2, #2
 800f69c:	61a3      	str	r3, [r4, #24]
 800f69e:	6122      	str	r2, [r4, #16]
 800f6a0:	b1ad      	cbz	r5, 800f6ce <__d2b+0x92>
 800f6a2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f6a6:	4405      	add	r5, r0
 800f6a8:	6035      	str	r5, [r6, #0]
 800f6aa:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f6ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6b0:	6018      	str	r0, [r3, #0]
 800f6b2:	4620      	mov	r0, r4
 800f6b4:	b002      	add	sp, #8
 800f6b6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800f6ba:	6161      	str	r1, [r4, #20]
 800f6bc:	e7e9      	b.n	800f692 <__d2b+0x56>
 800f6be:	a801      	add	r0, sp, #4
 800f6c0:	f7ff fcf9 	bl	800f0b6 <__lo0bits>
 800f6c4:	9b01      	ldr	r3, [sp, #4]
 800f6c6:	2201      	movs	r2, #1
 800f6c8:	6163      	str	r3, [r4, #20]
 800f6ca:	3020      	adds	r0, #32
 800f6cc:	e7e7      	b.n	800f69e <__d2b+0x62>
 800f6ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f6d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f6d6:	6030      	str	r0, [r6, #0]
 800f6d8:	6918      	ldr	r0, [r3, #16]
 800f6da:	f7ff fccd 	bl	800f078 <__hi0bits>
 800f6de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f6e2:	e7e4      	b.n	800f6ae <__d2b+0x72>
 800f6e4:	08013af3 	.word	0x08013af3
 800f6e8:	08013b04 	.word	0x08013b04

0800f6ec <__ratio>:
 800f6ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6f0:	b085      	sub	sp, #20
 800f6f2:	e9cd 1000 	strd	r1, r0, [sp]
 800f6f6:	a902      	add	r1, sp, #8
 800f6f8:	f7ff ff58 	bl	800f5ac <__b2d>
 800f6fc:	468b      	mov	fp, r1
 800f6fe:	4606      	mov	r6, r0
 800f700:	460f      	mov	r7, r1
 800f702:	9800      	ldr	r0, [sp, #0]
 800f704:	a903      	add	r1, sp, #12
 800f706:	f7ff ff51 	bl	800f5ac <__b2d>
 800f70a:	460d      	mov	r5, r1
 800f70c:	9b01      	ldr	r3, [sp, #4]
 800f70e:	4689      	mov	r9, r1
 800f710:	6919      	ldr	r1, [r3, #16]
 800f712:	9b00      	ldr	r3, [sp, #0]
 800f714:	4604      	mov	r4, r0
 800f716:	691b      	ldr	r3, [r3, #16]
 800f718:	4630      	mov	r0, r6
 800f71a:	1ac9      	subs	r1, r1, r3
 800f71c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f720:	1a9b      	subs	r3, r3, r2
 800f722:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f726:	2b00      	cmp	r3, #0
 800f728:	bfcd      	iteet	gt
 800f72a:	463a      	movgt	r2, r7
 800f72c:	462a      	movle	r2, r5
 800f72e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f732:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800f736:	bfd8      	it	le
 800f738:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f73c:	464b      	mov	r3, r9
 800f73e:	4622      	mov	r2, r4
 800f740:	4659      	mov	r1, fp
 800f742:	f7f1 f85f 	bl	8000804 <__aeabi_ddiv>
 800f746:	b005      	add	sp, #20
 800f748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f74c <__copybits>:
 800f74c:	3901      	subs	r1, #1
 800f74e:	b570      	push	{r4, r5, r6, lr}
 800f750:	1149      	asrs	r1, r1, #5
 800f752:	6914      	ldr	r4, [r2, #16]
 800f754:	3101      	adds	r1, #1
 800f756:	f102 0314 	add.w	r3, r2, #20
 800f75a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f75e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f762:	1f05      	subs	r5, r0, #4
 800f764:	42a3      	cmp	r3, r4
 800f766:	d30c      	bcc.n	800f782 <__copybits+0x36>
 800f768:	1aa3      	subs	r3, r4, r2
 800f76a:	3b11      	subs	r3, #17
 800f76c:	f023 0303 	bic.w	r3, r3, #3
 800f770:	3211      	adds	r2, #17
 800f772:	42a2      	cmp	r2, r4
 800f774:	bf88      	it	hi
 800f776:	2300      	movhi	r3, #0
 800f778:	4418      	add	r0, r3
 800f77a:	2300      	movs	r3, #0
 800f77c:	4288      	cmp	r0, r1
 800f77e:	d305      	bcc.n	800f78c <__copybits+0x40>
 800f780:	bd70      	pop	{r4, r5, r6, pc}
 800f782:	f853 6b04 	ldr.w	r6, [r3], #4
 800f786:	f845 6f04 	str.w	r6, [r5, #4]!
 800f78a:	e7eb      	b.n	800f764 <__copybits+0x18>
 800f78c:	f840 3b04 	str.w	r3, [r0], #4
 800f790:	e7f4      	b.n	800f77c <__copybits+0x30>

0800f792 <__any_on>:
 800f792:	f100 0214 	add.w	r2, r0, #20
 800f796:	6900      	ldr	r0, [r0, #16]
 800f798:	114b      	asrs	r3, r1, #5
 800f79a:	4298      	cmp	r0, r3
 800f79c:	b510      	push	{r4, lr}
 800f79e:	db11      	blt.n	800f7c4 <__any_on+0x32>
 800f7a0:	dd0a      	ble.n	800f7b8 <__any_on+0x26>
 800f7a2:	f011 011f 	ands.w	r1, r1, #31
 800f7a6:	d007      	beq.n	800f7b8 <__any_on+0x26>
 800f7a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f7ac:	fa24 f001 	lsr.w	r0, r4, r1
 800f7b0:	fa00 f101 	lsl.w	r1, r0, r1
 800f7b4:	428c      	cmp	r4, r1
 800f7b6:	d10b      	bne.n	800f7d0 <__any_on+0x3e>
 800f7b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f7bc:	4293      	cmp	r3, r2
 800f7be:	d803      	bhi.n	800f7c8 <__any_on+0x36>
 800f7c0:	2000      	movs	r0, #0
 800f7c2:	bd10      	pop	{r4, pc}
 800f7c4:	4603      	mov	r3, r0
 800f7c6:	e7f7      	b.n	800f7b8 <__any_on+0x26>
 800f7c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f7cc:	2900      	cmp	r1, #0
 800f7ce:	d0f5      	beq.n	800f7bc <__any_on+0x2a>
 800f7d0:	2001      	movs	r0, #1
 800f7d2:	e7f6      	b.n	800f7c2 <__any_on+0x30>

0800f7d4 <sulp>:
 800f7d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7d8:	460f      	mov	r7, r1
 800f7da:	4690      	mov	r8, r2
 800f7dc:	f7ff fec6 	bl	800f56c <__ulp>
 800f7e0:	4604      	mov	r4, r0
 800f7e2:	460d      	mov	r5, r1
 800f7e4:	f1b8 0f00 	cmp.w	r8, #0
 800f7e8:	d011      	beq.n	800f80e <sulp+0x3a>
 800f7ea:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800f7ee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	dd0b      	ble.n	800f80e <sulp+0x3a>
 800f7f6:	2400      	movs	r4, #0
 800f7f8:	051b      	lsls	r3, r3, #20
 800f7fa:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f7fe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f802:	4622      	mov	r2, r4
 800f804:	462b      	mov	r3, r5
 800f806:	f7f0 fed3 	bl	80005b0 <__aeabi_dmul>
 800f80a:	4604      	mov	r4, r0
 800f80c:	460d      	mov	r5, r1
 800f80e:	4620      	mov	r0, r4
 800f810:	4629      	mov	r1, r5
 800f812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800f818 <_strtod_l>:
 800f818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f81c:	b09f      	sub	sp, #124	@ 0x7c
 800f81e:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f820:	2200      	movs	r2, #0
 800f822:	460c      	mov	r4, r1
 800f824:	921a      	str	r2, [sp, #104]	@ 0x68
 800f826:	f04f 0a00 	mov.w	sl, #0
 800f82a:	f04f 0b00 	mov.w	fp, #0
 800f82e:	460a      	mov	r2, r1
 800f830:	9005      	str	r0, [sp, #20]
 800f832:	9219      	str	r2, [sp, #100]	@ 0x64
 800f834:	7811      	ldrb	r1, [r2, #0]
 800f836:	292b      	cmp	r1, #43	@ 0x2b
 800f838:	d048      	beq.n	800f8cc <_strtod_l+0xb4>
 800f83a:	d836      	bhi.n	800f8aa <_strtod_l+0x92>
 800f83c:	290d      	cmp	r1, #13
 800f83e:	d830      	bhi.n	800f8a2 <_strtod_l+0x8a>
 800f840:	2908      	cmp	r1, #8
 800f842:	d830      	bhi.n	800f8a6 <_strtod_l+0x8e>
 800f844:	2900      	cmp	r1, #0
 800f846:	d039      	beq.n	800f8bc <_strtod_l+0xa4>
 800f848:	2200      	movs	r2, #0
 800f84a:	920e      	str	r2, [sp, #56]	@ 0x38
 800f84c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f84e:	782a      	ldrb	r2, [r5, #0]
 800f850:	2a30      	cmp	r2, #48	@ 0x30
 800f852:	f040 80b0 	bne.w	800f9b6 <_strtod_l+0x19e>
 800f856:	786a      	ldrb	r2, [r5, #1]
 800f858:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f85c:	2a58      	cmp	r2, #88	@ 0x58
 800f85e:	d16c      	bne.n	800f93a <_strtod_l+0x122>
 800f860:	9302      	str	r3, [sp, #8]
 800f862:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f864:	4a8f      	ldr	r2, [pc, #572]	@ (800faa4 <_strtod_l+0x28c>)
 800f866:	9301      	str	r3, [sp, #4]
 800f868:	ab1a      	add	r3, sp, #104	@ 0x68
 800f86a:	9300      	str	r3, [sp, #0]
 800f86c:	9805      	ldr	r0, [sp, #20]
 800f86e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f870:	a919      	add	r1, sp, #100	@ 0x64
 800f872:	f001 fad9 	bl	8010e28 <__gethex>
 800f876:	f010 060f 	ands.w	r6, r0, #15
 800f87a:	4604      	mov	r4, r0
 800f87c:	d005      	beq.n	800f88a <_strtod_l+0x72>
 800f87e:	2e06      	cmp	r6, #6
 800f880:	d126      	bne.n	800f8d0 <_strtod_l+0xb8>
 800f882:	2300      	movs	r3, #0
 800f884:	3501      	adds	r5, #1
 800f886:	9519      	str	r5, [sp, #100]	@ 0x64
 800f888:	930e      	str	r3, [sp, #56]	@ 0x38
 800f88a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	f040 8582 	bne.w	8010396 <_strtod_l+0xb7e>
 800f892:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f894:	b1bb      	cbz	r3, 800f8c6 <_strtod_l+0xae>
 800f896:	4650      	mov	r0, sl
 800f898:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800f89c:	b01f      	add	sp, #124	@ 0x7c
 800f89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8a2:	2920      	cmp	r1, #32
 800f8a4:	d1d0      	bne.n	800f848 <_strtod_l+0x30>
 800f8a6:	3201      	adds	r2, #1
 800f8a8:	e7c3      	b.n	800f832 <_strtod_l+0x1a>
 800f8aa:	292d      	cmp	r1, #45	@ 0x2d
 800f8ac:	d1cc      	bne.n	800f848 <_strtod_l+0x30>
 800f8ae:	2101      	movs	r1, #1
 800f8b0:	910e      	str	r1, [sp, #56]	@ 0x38
 800f8b2:	1c51      	adds	r1, r2, #1
 800f8b4:	9119      	str	r1, [sp, #100]	@ 0x64
 800f8b6:	7852      	ldrb	r2, [r2, #1]
 800f8b8:	2a00      	cmp	r2, #0
 800f8ba:	d1c7      	bne.n	800f84c <_strtod_l+0x34>
 800f8bc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f8be:	9419      	str	r4, [sp, #100]	@ 0x64
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	f040 8566 	bne.w	8010392 <_strtod_l+0xb7a>
 800f8c6:	4650      	mov	r0, sl
 800f8c8:	4659      	mov	r1, fp
 800f8ca:	e7e7      	b.n	800f89c <_strtod_l+0x84>
 800f8cc:	2100      	movs	r1, #0
 800f8ce:	e7ef      	b.n	800f8b0 <_strtod_l+0x98>
 800f8d0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f8d2:	b13a      	cbz	r2, 800f8e4 <_strtod_l+0xcc>
 800f8d4:	2135      	movs	r1, #53	@ 0x35
 800f8d6:	a81c      	add	r0, sp, #112	@ 0x70
 800f8d8:	f7ff ff38 	bl	800f74c <__copybits>
 800f8dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f8de:	9805      	ldr	r0, [sp, #20]
 800f8e0:	f7ff fb18 	bl	800ef14 <_Bfree>
 800f8e4:	3e01      	subs	r6, #1
 800f8e6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f8e8:	2e04      	cmp	r6, #4
 800f8ea:	d806      	bhi.n	800f8fa <_strtod_l+0xe2>
 800f8ec:	e8df f006 	tbb	[pc, r6]
 800f8f0:	201d0314 	.word	0x201d0314
 800f8f4:	14          	.byte	0x14
 800f8f5:	00          	.byte	0x00
 800f8f6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f8fa:	05e1      	lsls	r1, r4, #23
 800f8fc:	bf48      	it	mi
 800f8fe:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f902:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f906:	0d1b      	lsrs	r3, r3, #20
 800f908:	051b      	lsls	r3, r3, #20
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d1bd      	bne.n	800f88a <_strtod_l+0x72>
 800f90e:	f7fe fb25 	bl	800df5c <__errno>
 800f912:	2322      	movs	r3, #34	@ 0x22
 800f914:	6003      	str	r3, [r0, #0]
 800f916:	e7b8      	b.n	800f88a <_strtod_l+0x72>
 800f918:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f91c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800f920:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f924:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f928:	e7e7      	b.n	800f8fa <_strtod_l+0xe2>
 800f92a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800faa8 <_strtod_l+0x290>
 800f92e:	e7e4      	b.n	800f8fa <_strtod_l+0xe2>
 800f930:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f934:	f04f 3aff 	mov.w	sl, #4294967295
 800f938:	e7df      	b.n	800f8fa <_strtod_l+0xe2>
 800f93a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f93c:	1c5a      	adds	r2, r3, #1
 800f93e:	9219      	str	r2, [sp, #100]	@ 0x64
 800f940:	785b      	ldrb	r3, [r3, #1]
 800f942:	2b30      	cmp	r3, #48	@ 0x30
 800f944:	d0f9      	beq.n	800f93a <_strtod_l+0x122>
 800f946:	2b00      	cmp	r3, #0
 800f948:	d09f      	beq.n	800f88a <_strtod_l+0x72>
 800f94a:	2301      	movs	r3, #1
 800f94c:	2700      	movs	r7, #0
 800f94e:	220a      	movs	r2, #10
 800f950:	46b9      	mov	r9, r7
 800f952:	9308      	str	r3, [sp, #32]
 800f954:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f956:	970b      	str	r7, [sp, #44]	@ 0x2c
 800f958:	930c      	str	r3, [sp, #48]	@ 0x30
 800f95a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800f95c:	7805      	ldrb	r5, [r0, #0]
 800f95e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800f962:	b2d9      	uxtb	r1, r3
 800f964:	2909      	cmp	r1, #9
 800f966:	d928      	bls.n	800f9ba <_strtod_l+0x1a2>
 800f968:	2201      	movs	r2, #1
 800f96a:	4950      	ldr	r1, [pc, #320]	@ (800faac <_strtod_l+0x294>)
 800f96c:	f001 f969 	bl	8010c42 <strncmp>
 800f970:	2800      	cmp	r0, #0
 800f972:	d032      	beq.n	800f9da <_strtod_l+0x1c2>
 800f974:	2000      	movs	r0, #0
 800f976:	462a      	mov	r2, r5
 800f978:	4603      	mov	r3, r0
 800f97a:	464d      	mov	r5, r9
 800f97c:	900a      	str	r0, [sp, #40]	@ 0x28
 800f97e:	2a65      	cmp	r2, #101	@ 0x65
 800f980:	d001      	beq.n	800f986 <_strtod_l+0x16e>
 800f982:	2a45      	cmp	r2, #69	@ 0x45
 800f984:	d114      	bne.n	800f9b0 <_strtod_l+0x198>
 800f986:	b91d      	cbnz	r5, 800f990 <_strtod_l+0x178>
 800f988:	9a08      	ldr	r2, [sp, #32]
 800f98a:	4302      	orrs	r2, r0
 800f98c:	d096      	beq.n	800f8bc <_strtod_l+0xa4>
 800f98e:	2500      	movs	r5, #0
 800f990:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800f992:	1c62      	adds	r2, r4, #1
 800f994:	9219      	str	r2, [sp, #100]	@ 0x64
 800f996:	7862      	ldrb	r2, [r4, #1]
 800f998:	2a2b      	cmp	r2, #43	@ 0x2b
 800f99a:	d07a      	beq.n	800fa92 <_strtod_l+0x27a>
 800f99c:	2a2d      	cmp	r2, #45	@ 0x2d
 800f99e:	d07e      	beq.n	800fa9e <_strtod_l+0x286>
 800f9a0:	f04f 0c00 	mov.w	ip, #0
 800f9a4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f9a8:	2909      	cmp	r1, #9
 800f9aa:	f240 8085 	bls.w	800fab8 <_strtod_l+0x2a0>
 800f9ae:	9419      	str	r4, [sp, #100]	@ 0x64
 800f9b0:	f04f 0800 	mov.w	r8, #0
 800f9b4:	e0a5      	b.n	800fb02 <_strtod_l+0x2ea>
 800f9b6:	2300      	movs	r3, #0
 800f9b8:	e7c8      	b.n	800f94c <_strtod_l+0x134>
 800f9ba:	f1b9 0f08 	cmp.w	r9, #8
 800f9be:	bfd8      	it	le
 800f9c0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f9c2:	f100 0001 	add.w	r0, r0, #1
 800f9c6:	bfd6      	itet	le
 800f9c8:	fb02 3301 	mlale	r3, r2, r1, r3
 800f9cc:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f9d0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f9d2:	f109 0901 	add.w	r9, r9, #1
 800f9d6:	9019      	str	r0, [sp, #100]	@ 0x64
 800f9d8:	e7bf      	b.n	800f95a <_strtod_l+0x142>
 800f9da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f9dc:	1c5a      	adds	r2, r3, #1
 800f9de:	9219      	str	r2, [sp, #100]	@ 0x64
 800f9e0:	785a      	ldrb	r2, [r3, #1]
 800f9e2:	f1b9 0f00 	cmp.w	r9, #0
 800f9e6:	d03b      	beq.n	800fa60 <_strtod_l+0x248>
 800f9e8:	464d      	mov	r5, r9
 800f9ea:	900a      	str	r0, [sp, #40]	@ 0x28
 800f9ec:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f9f0:	2b09      	cmp	r3, #9
 800f9f2:	d912      	bls.n	800fa1a <_strtod_l+0x202>
 800f9f4:	2301      	movs	r3, #1
 800f9f6:	e7c2      	b.n	800f97e <_strtod_l+0x166>
 800f9f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f9fa:	3001      	adds	r0, #1
 800f9fc:	1c5a      	adds	r2, r3, #1
 800f9fe:	9219      	str	r2, [sp, #100]	@ 0x64
 800fa00:	785a      	ldrb	r2, [r3, #1]
 800fa02:	2a30      	cmp	r2, #48	@ 0x30
 800fa04:	d0f8      	beq.n	800f9f8 <_strtod_l+0x1e0>
 800fa06:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800fa0a:	2b08      	cmp	r3, #8
 800fa0c:	f200 84c8 	bhi.w	80103a0 <_strtod_l+0xb88>
 800fa10:	900a      	str	r0, [sp, #40]	@ 0x28
 800fa12:	2000      	movs	r0, #0
 800fa14:	4605      	mov	r5, r0
 800fa16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa18:	930c      	str	r3, [sp, #48]	@ 0x30
 800fa1a:	3a30      	subs	r2, #48	@ 0x30
 800fa1c:	f100 0301 	add.w	r3, r0, #1
 800fa20:	d018      	beq.n	800fa54 <_strtod_l+0x23c>
 800fa22:	462e      	mov	r6, r5
 800fa24:	f04f 0e0a 	mov.w	lr, #10
 800fa28:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fa2a:	4419      	add	r1, r3
 800fa2c:	910a      	str	r1, [sp, #40]	@ 0x28
 800fa2e:	1c71      	adds	r1, r6, #1
 800fa30:	eba1 0c05 	sub.w	ip, r1, r5
 800fa34:	4563      	cmp	r3, ip
 800fa36:	dc15      	bgt.n	800fa64 <_strtod_l+0x24c>
 800fa38:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800fa3c:	182b      	adds	r3, r5, r0
 800fa3e:	2b08      	cmp	r3, #8
 800fa40:	f105 0501 	add.w	r5, r5, #1
 800fa44:	4405      	add	r5, r0
 800fa46:	dc1a      	bgt.n	800fa7e <_strtod_l+0x266>
 800fa48:	230a      	movs	r3, #10
 800fa4a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fa4c:	fb03 2301 	mla	r3, r3, r1, r2
 800fa50:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fa52:	2300      	movs	r3, #0
 800fa54:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fa56:	4618      	mov	r0, r3
 800fa58:	1c51      	adds	r1, r2, #1
 800fa5a:	9119      	str	r1, [sp, #100]	@ 0x64
 800fa5c:	7852      	ldrb	r2, [r2, #1]
 800fa5e:	e7c5      	b.n	800f9ec <_strtod_l+0x1d4>
 800fa60:	4648      	mov	r0, r9
 800fa62:	e7ce      	b.n	800fa02 <_strtod_l+0x1ea>
 800fa64:	2e08      	cmp	r6, #8
 800fa66:	dc05      	bgt.n	800fa74 <_strtod_l+0x25c>
 800fa68:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800fa6a:	fb0e f606 	mul.w	r6, lr, r6
 800fa6e:	960b      	str	r6, [sp, #44]	@ 0x2c
 800fa70:	460e      	mov	r6, r1
 800fa72:	e7dc      	b.n	800fa2e <_strtod_l+0x216>
 800fa74:	2910      	cmp	r1, #16
 800fa76:	bfd8      	it	le
 800fa78:	fb0e f707 	mulle.w	r7, lr, r7
 800fa7c:	e7f8      	b.n	800fa70 <_strtod_l+0x258>
 800fa7e:	2b0f      	cmp	r3, #15
 800fa80:	bfdc      	itt	le
 800fa82:	230a      	movle	r3, #10
 800fa84:	fb03 2707 	mlale	r7, r3, r7, r2
 800fa88:	e7e3      	b.n	800fa52 <_strtod_l+0x23a>
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	930a      	str	r3, [sp, #40]	@ 0x28
 800fa8e:	2301      	movs	r3, #1
 800fa90:	e77a      	b.n	800f988 <_strtod_l+0x170>
 800fa92:	f04f 0c00 	mov.w	ip, #0
 800fa96:	1ca2      	adds	r2, r4, #2
 800fa98:	9219      	str	r2, [sp, #100]	@ 0x64
 800fa9a:	78a2      	ldrb	r2, [r4, #2]
 800fa9c:	e782      	b.n	800f9a4 <_strtod_l+0x18c>
 800fa9e:	f04f 0c01 	mov.w	ip, #1
 800faa2:	e7f8      	b.n	800fa96 <_strtod_l+0x27e>
 800faa4:	08013d24 	.word	0x08013d24
 800faa8:	7ff00000 	.word	0x7ff00000
 800faac:	08013b5d 	.word	0x08013b5d
 800fab0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fab2:	1c51      	adds	r1, r2, #1
 800fab4:	9119      	str	r1, [sp, #100]	@ 0x64
 800fab6:	7852      	ldrb	r2, [r2, #1]
 800fab8:	2a30      	cmp	r2, #48	@ 0x30
 800faba:	d0f9      	beq.n	800fab0 <_strtod_l+0x298>
 800fabc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800fac0:	2908      	cmp	r1, #8
 800fac2:	f63f af75 	bhi.w	800f9b0 <_strtod_l+0x198>
 800fac6:	f04f 080a 	mov.w	r8, #10
 800faca:	3a30      	subs	r2, #48	@ 0x30
 800facc:	9209      	str	r2, [sp, #36]	@ 0x24
 800face:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fad0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800fad2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fad4:	1c56      	adds	r6, r2, #1
 800fad6:	9619      	str	r6, [sp, #100]	@ 0x64
 800fad8:	7852      	ldrb	r2, [r2, #1]
 800fada:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800fade:	f1be 0f09 	cmp.w	lr, #9
 800fae2:	d939      	bls.n	800fb58 <_strtod_l+0x340>
 800fae4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800fae6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800faea:	1a76      	subs	r6, r6, r1
 800faec:	2e08      	cmp	r6, #8
 800faee:	dc03      	bgt.n	800faf8 <_strtod_l+0x2e0>
 800faf0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800faf2:	4588      	cmp	r8, r1
 800faf4:	bfa8      	it	ge
 800faf6:	4688      	movge	r8, r1
 800faf8:	f1bc 0f00 	cmp.w	ip, #0
 800fafc:	d001      	beq.n	800fb02 <_strtod_l+0x2ea>
 800fafe:	f1c8 0800 	rsb	r8, r8, #0
 800fb02:	2d00      	cmp	r5, #0
 800fb04:	d14e      	bne.n	800fba4 <_strtod_l+0x38c>
 800fb06:	9908      	ldr	r1, [sp, #32]
 800fb08:	4308      	orrs	r0, r1
 800fb0a:	f47f aebe 	bne.w	800f88a <_strtod_l+0x72>
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	f47f aed4 	bne.w	800f8bc <_strtod_l+0xa4>
 800fb14:	2a69      	cmp	r2, #105	@ 0x69
 800fb16:	d028      	beq.n	800fb6a <_strtod_l+0x352>
 800fb18:	dc25      	bgt.n	800fb66 <_strtod_l+0x34e>
 800fb1a:	2a49      	cmp	r2, #73	@ 0x49
 800fb1c:	d025      	beq.n	800fb6a <_strtod_l+0x352>
 800fb1e:	2a4e      	cmp	r2, #78	@ 0x4e
 800fb20:	f47f aecc 	bne.w	800f8bc <_strtod_l+0xa4>
 800fb24:	4999      	ldr	r1, [pc, #612]	@ (800fd8c <_strtod_l+0x574>)
 800fb26:	a819      	add	r0, sp, #100	@ 0x64
 800fb28:	f001 fba0 	bl	801126c <__match>
 800fb2c:	2800      	cmp	r0, #0
 800fb2e:	f43f aec5 	beq.w	800f8bc <_strtod_l+0xa4>
 800fb32:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb34:	781b      	ldrb	r3, [r3, #0]
 800fb36:	2b28      	cmp	r3, #40	@ 0x28
 800fb38:	d12e      	bne.n	800fb98 <_strtod_l+0x380>
 800fb3a:	4995      	ldr	r1, [pc, #596]	@ (800fd90 <_strtod_l+0x578>)
 800fb3c:	aa1c      	add	r2, sp, #112	@ 0x70
 800fb3e:	a819      	add	r0, sp, #100	@ 0x64
 800fb40:	f001 fba8 	bl	8011294 <__hexnan>
 800fb44:	2805      	cmp	r0, #5
 800fb46:	d127      	bne.n	800fb98 <_strtod_l+0x380>
 800fb48:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fb4a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800fb4e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800fb52:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800fb56:	e698      	b.n	800f88a <_strtod_l+0x72>
 800fb58:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fb5a:	fb08 2101 	mla	r1, r8, r1, r2
 800fb5e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800fb62:	9209      	str	r2, [sp, #36]	@ 0x24
 800fb64:	e7b5      	b.n	800fad2 <_strtod_l+0x2ba>
 800fb66:	2a6e      	cmp	r2, #110	@ 0x6e
 800fb68:	e7da      	b.n	800fb20 <_strtod_l+0x308>
 800fb6a:	498a      	ldr	r1, [pc, #552]	@ (800fd94 <_strtod_l+0x57c>)
 800fb6c:	a819      	add	r0, sp, #100	@ 0x64
 800fb6e:	f001 fb7d 	bl	801126c <__match>
 800fb72:	2800      	cmp	r0, #0
 800fb74:	f43f aea2 	beq.w	800f8bc <_strtod_l+0xa4>
 800fb78:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb7a:	4987      	ldr	r1, [pc, #540]	@ (800fd98 <_strtod_l+0x580>)
 800fb7c:	3b01      	subs	r3, #1
 800fb7e:	a819      	add	r0, sp, #100	@ 0x64
 800fb80:	9319      	str	r3, [sp, #100]	@ 0x64
 800fb82:	f001 fb73 	bl	801126c <__match>
 800fb86:	b910      	cbnz	r0, 800fb8e <_strtod_l+0x376>
 800fb88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb8a:	3301      	adds	r3, #1
 800fb8c:	9319      	str	r3, [sp, #100]	@ 0x64
 800fb8e:	f04f 0a00 	mov.w	sl, #0
 800fb92:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800fd9c <_strtod_l+0x584>
 800fb96:	e678      	b.n	800f88a <_strtod_l+0x72>
 800fb98:	4881      	ldr	r0, [pc, #516]	@ (800fda0 <_strtod_l+0x588>)
 800fb9a:	f001 f8a5 	bl	8010ce8 <nan>
 800fb9e:	4682      	mov	sl, r0
 800fba0:	468b      	mov	fp, r1
 800fba2:	e672      	b.n	800f88a <_strtod_l+0x72>
 800fba4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fba6:	f1b9 0f00 	cmp.w	r9, #0
 800fbaa:	bf08      	it	eq
 800fbac:	46a9      	moveq	r9, r5
 800fbae:	eba8 0303 	sub.w	r3, r8, r3
 800fbb2:	2d10      	cmp	r5, #16
 800fbb4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800fbb6:	462c      	mov	r4, r5
 800fbb8:	9309      	str	r3, [sp, #36]	@ 0x24
 800fbba:	bfa8      	it	ge
 800fbbc:	2410      	movge	r4, #16
 800fbbe:	f7f0 fc7d 	bl	80004bc <__aeabi_ui2d>
 800fbc2:	2d09      	cmp	r5, #9
 800fbc4:	4682      	mov	sl, r0
 800fbc6:	468b      	mov	fp, r1
 800fbc8:	dc11      	bgt.n	800fbee <_strtod_l+0x3d6>
 800fbca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	f43f ae5c 	beq.w	800f88a <_strtod_l+0x72>
 800fbd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbd4:	dd76      	ble.n	800fcc4 <_strtod_l+0x4ac>
 800fbd6:	2b16      	cmp	r3, #22
 800fbd8:	dc5d      	bgt.n	800fc96 <_strtod_l+0x47e>
 800fbda:	4972      	ldr	r1, [pc, #456]	@ (800fda4 <_strtod_l+0x58c>)
 800fbdc:	4652      	mov	r2, sl
 800fbde:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fbe2:	465b      	mov	r3, fp
 800fbe4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbe8:	f7f0 fce2 	bl	80005b0 <__aeabi_dmul>
 800fbec:	e7d7      	b.n	800fb9e <_strtod_l+0x386>
 800fbee:	4b6d      	ldr	r3, [pc, #436]	@ (800fda4 <_strtod_l+0x58c>)
 800fbf0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fbf4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800fbf8:	f7f0 fcda 	bl	80005b0 <__aeabi_dmul>
 800fbfc:	4682      	mov	sl, r0
 800fbfe:	4638      	mov	r0, r7
 800fc00:	468b      	mov	fp, r1
 800fc02:	f7f0 fc5b 	bl	80004bc <__aeabi_ui2d>
 800fc06:	4602      	mov	r2, r0
 800fc08:	460b      	mov	r3, r1
 800fc0a:	4650      	mov	r0, sl
 800fc0c:	4659      	mov	r1, fp
 800fc0e:	f7f0 fb19 	bl	8000244 <__adddf3>
 800fc12:	2d0f      	cmp	r5, #15
 800fc14:	4682      	mov	sl, r0
 800fc16:	468b      	mov	fp, r1
 800fc18:	ddd7      	ble.n	800fbca <_strtod_l+0x3b2>
 800fc1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc1c:	1b2c      	subs	r4, r5, r4
 800fc1e:	441c      	add	r4, r3
 800fc20:	2c00      	cmp	r4, #0
 800fc22:	f340 8093 	ble.w	800fd4c <_strtod_l+0x534>
 800fc26:	f014 030f 	ands.w	r3, r4, #15
 800fc2a:	d00a      	beq.n	800fc42 <_strtod_l+0x42a>
 800fc2c:	495d      	ldr	r1, [pc, #372]	@ (800fda4 <_strtod_l+0x58c>)
 800fc2e:	4652      	mov	r2, sl
 800fc30:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fc34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc38:	465b      	mov	r3, fp
 800fc3a:	f7f0 fcb9 	bl	80005b0 <__aeabi_dmul>
 800fc3e:	4682      	mov	sl, r0
 800fc40:	468b      	mov	fp, r1
 800fc42:	f034 040f 	bics.w	r4, r4, #15
 800fc46:	d073      	beq.n	800fd30 <_strtod_l+0x518>
 800fc48:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800fc4c:	dd49      	ble.n	800fce2 <_strtod_l+0x4ca>
 800fc4e:	2400      	movs	r4, #0
 800fc50:	46a0      	mov	r8, r4
 800fc52:	46a1      	mov	r9, r4
 800fc54:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fc56:	2322      	movs	r3, #34	@ 0x22
 800fc58:	f04f 0a00 	mov.w	sl, #0
 800fc5c:	9a05      	ldr	r2, [sp, #20]
 800fc5e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800fd9c <_strtod_l+0x584>
 800fc62:	6013      	str	r3, [r2, #0]
 800fc64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	f43f ae0f 	beq.w	800f88a <_strtod_l+0x72>
 800fc6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fc6e:	9805      	ldr	r0, [sp, #20]
 800fc70:	f7ff f950 	bl	800ef14 <_Bfree>
 800fc74:	4649      	mov	r1, r9
 800fc76:	9805      	ldr	r0, [sp, #20]
 800fc78:	f7ff f94c 	bl	800ef14 <_Bfree>
 800fc7c:	4641      	mov	r1, r8
 800fc7e:	9805      	ldr	r0, [sp, #20]
 800fc80:	f7ff f948 	bl	800ef14 <_Bfree>
 800fc84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fc86:	9805      	ldr	r0, [sp, #20]
 800fc88:	f7ff f944 	bl	800ef14 <_Bfree>
 800fc8c:	4621      	mov	r1, r4
 800fc8e:	9805      	ldr	r0, [sp, #20]
 800fc90:	f7ff f940 	bl	800ef14 <_Bfree>
 800fc94:	e5f9      	b.n	800f88a <_strtod_l+0x72>
 800fc96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fc98:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800fc9c:	4293      	cmp	r3, r2
 800fc9e:	dbbc      	blt.n	800fc1a <_strtod_l+0x402>
 800fca0:	4c40      	ldr	r4, [pc, #256]	@ (800fda4 <_strtod_l+0x58c>)
 800fca2:	f1c5 050f 	rsb	r5, r5, #15
 800fca6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800fcaa:	4652      	mov	r2, sl
 800fcac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fcb0:	465b      	mov	r3, fp
 800fcb2:	f7f0 fc7d 	bl	80005b0 <__aeabi_dmul>
 800fcb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcb8:	1b5d      	subs	r5, r3, r5
 800fcba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fcbe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800fcc2:	e791      	b.n	800fbe8 <_strtod_l+0x3d0>
 800fcc4:	3316      	adds	r3, #22
 800fcc6:	dba8      	blt.n	800fc1a <_strtod_l+0x402>
 800fcc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fcca:	4650      	mov	r0, sl
 800fccc:	eba3 0808 	sub.w	r8, r3, r8
 800fcd0:	4b34      	ldr	r3, [pc, #208]	@ (800fda4 <_strtod_l+0x58c>)
 800fcd2:	4659      	mov	r1, fp
 800fcd4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800fcd8:	e9d8 2300 	ldrd	r2, r3, [r8]
 800fcdc:	f7f0 fd92 	bl	8000804 <__aeabi_ddiv>
 800fce0:	e75d      	b.n	800fb9e <_strtod_l+0x386>
 800fce2:	2300      	movs	r3, #0
 800fce4:	4650      	mov	r0, sl
 800fce6:	4659      	mov	r1, fp
 800fce8:	461e      	mov	r6, r3
 800fcea:	4f2f      	ldr	r7, [pc, #188]	@ (800fda8 <_strtod_l+0x590>)
 800fcec:	1124      	asrs	r4, r4, #4
 800fcee:	2c01      	cmp	r4, #1
 800fcf0:	dc21      	bgt.n	800fd36 <_strtod_l+0x51e>
 800fcf2:	b10b      	cbz	r3, 800fcf8 <_strtod_l+0x4e0>
 800fcf4:	4682      	mov	sl, r0
 800fcf6:	468b      	mov	fp, r1
 800fcf8:	492b      	ldr	r1, [pc, #172]	@ (800fda8 <_strtod_l+0x590>)
 800fcfa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800fcfe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800fd02:	4652      	mov	r2, sl
 800fd04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd08:	465b      	mov	r3, fp
 800fd0a:	f7f0 fc51 	bl	80005b0 <__aeabi_dmul>
 800fd0e:	4b23      	ldr	r3, [pc, #140]	@ (800fd9c <_strtod_l+0x584>)
 800fd10:	460a      	mov	r2, r1
 800fd12:	400b      	ands	r3, r1
 800fd14:	4925      	ldr	r1, [pc, #148]	@ (800fdac <_strtod_l+0x594>)
 800fd16:	4682      	mov	sl, r0
 800fd18:	428b      	cmp	r3, r1
 800fd1a:	d898      	bhi.n	800fc4e <_strtod_l+0x436>
 800fd1c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800fd20:	428b      	cmp	r3, r1
 800fd22:	bf86      	itte	hi
 800fd24:	f04f 3aff 	movhi.w	sl, #4294967295
 800fd28:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800fdb0 <_strtod_l+0x598>
 800fd2c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800fd30:	2300      	movs	r3, #0
 800fd32:	9308      	str	r3, [sp, #32]
 800fd34:	e076      	b.n	800fe24 <_strtod_l+0x60c>
 800fd36:	07e2      	lsls	r2, r4, #31
 800fd38:	d504      	bpl.n	800fd44 <_strtod_l+0x52c>
 800fd3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fd3e:	f7f0 fc37 	bl	80005b0 <__aeabi_dmul>
 800fd42:	2301      	movs	r3, #1
 800fd44:	3601      	adds	r6, #1
 800fd46:	1064      	asrs	r4, r4, #1
 800fd48:	3708      	adds	r7, #8
 800fd4a:	e7d0      	b.n	800fcee <_strtod_l+0x4d6>
 800fd4c:	d0f0      	beq.n	800fd30 <_strtod_l+0x518>
 800fd4e:	4264      	negs	r4, r4
 800fd50:	f014 020f 	ands.w	r2, r4, #15
 800fd54:	d00a      	beq.n	800fd6c <_strtod_l+0x554>
 800fd56:	4b13      	ldr	r3, [pc, #76]	@ (800fda4 <_strtod_l+0x58c>)
 800fd58:	4650      	mov	r0, sl
 800fd5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fd5e:	4659      	mov	r1, fp
 800fd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd64:	f7f0 fd4e 	bl	8000804 <__aeabi_ddiv>
 800fd68:	4682      	mov	sl, r0
 800fd6a:	468b      	mov	fp, r1
 800fd6c:	1124      	asrs	r4, r4, #4
 800fd6e:	d0df      	beq.n	800fd30 <_strtod_l+0x518>
 800fd70:	2c1f      	cmp	r4, #31
 800fd72:	dd1f      	ble.n	800fdb4 <_strtod_l+0x59c>
 800fd74:	2400      	movs	r4, #0
 800fd76:	46a0      	mov	r8, r4
 800fd78:	46a1      	mov	r9, r4
 800fd7a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fd7c:	2322      	movs	r3, #34	@ 0x22
 800fd7e:	9a05      	ldr	r2, [sp, #20]
 800fd80:	f04f 0a00 	mov.w	sl, #0
 800fd84:	f04f 0b00 	mov.w	fp, #0
 800fd88:	6013      	str	r3, [r2, #0]
 800fd8a:	e76b      	b.n	800fc64 <_strtod_l+0x44c>
 800fd8c:	08013a4b 	.word	0x08013a4b
 800fd90:	08013d10 	.word	0x08013d10
 800fd94:	08013a43 	.word	0x08013a43
 800fd98:	08013a7a 	.word	0x08013a7a
 800fd9c:	7ff00000 	.word	0x7ff00000
 800fda0:	08013bb3 	.word	0x08013bb3
 800fda4:	08013c48 	.word	0x08013c48
 800fda8:	08013c20 	.word	0x08013c20
 800fdac:	7ca00000 	.word	0x7ca00000
 800fdb0:	7fefffff 	.word	0x7fefffff
 800fdb4:	f014 0310 	ands.w	r3, r4, #16
 800fdb8:	bf18      	it	ne
 800fdba:	236a      	movne	r3, #106	@ 0x6a
 800fdbc:	4650      	mov	r0, sl
 800fdbe:	9308      	str	r3, [sp, #32]
 800fdc0:	4659      	mov	r1, fp
 800fdc2:	2300      	movs	r3, #0
 800fdc4:	4e77      	ldr	r6, [pc, #476]	@ (800ffa4 <_strtod_l+0x78c>)
 800fdc6:	07e7      	lsls	r7, r4, #31
 800fdc8:	d504      	bpl.n	800fdd4 <_strtod_l+0x5bc>
 800fdca:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fdce:	f7f0 fbef 	bl	80005b0 <__aeabi_dmul>
 800fdd2:	2301      	movs	r3, #1
 800fdd4:	1064      	asrs	r4, r4, #1
 800fdd6:	f106 0608 	add.w	r6, r6, #8
 800fdda:	d1f4      	bne.n	800fdc6 <_strtod_l+0x5ae>
 800fddc:	b10b      	cbz	r3, 800fde2 <_strtod_l+0x5ca>
 800fdde:	4682      	mov	sl, r0
 800fde0:	468b      	mov	fp, r1
 800fde2:	9b08      	ldr	r3, [sp, #32]
 800fde4:	b1b3      	cbz	r3, 800fe14 <_strtod_l+0x5fc>
 800fde6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800fdea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	4659      	mov	r1, fp
 800fdf2:	dd0f      	ble.n	800fe14 <_strtod_l+0x5fc>
 800fdf4:	2b1f      	cmp	r3, #31
 800fdf6:	dd58      	ble.n	800feaa <_strtod_l+0x692>
 800fdf8:	2b34      	cmp	r3, #52	@ 0x34
 800fdfa:	bfd8      	it	le
 800fdfc:	f04f 33ff 	movle.w	r3, #4294967295
 800fe00:	f04f 0a00 	mov.w	sl, #0
 800fe04:	bfcf      	iteee	gt
 800fe06:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800fe0a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800fe0e:	4093      	lslle	r3, r2
 800fe10:	ea03 0b01 	andle.w	fp, r3, r1
 800fe14:	2200      	movs	r2, #0
 800fe16:	2300      	movs	r3, #0
 800fe18:	4650      	mov	r0, sl
 800fe1a:	4659      	mov	r1, fp
 800fe1c:	f7f0 fe30 	bl	8000a80 <__aeabi_dcmpeq>
 800fe20:	2800      	cmp	r0, #0
 800fe22:	d1a7      	bne.n	800fd74 <_strtod_l+0x55c>
 800fe24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fe26:	464a      	mov	r2, r9
 800fe28:	9300      	str	r3, [sp, #0]
 800fe2a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800fe2c:	462b      	mov	r3, r5
 800fe2e:	9805      	ldr	r0, [sp, #20]
 800fe30:	f7ff f8d8 	bl	800efe4 <__s2b>
 800fe34:	900b      	str	r0, [sp, #44]	@ 0x2c
 800fe36:	2800      	cmp	r0, #0
 800fe38:	f43f af09 	beq.w	800fc4e <_strtod_l+0x436>
 800fe3c:	2400      	movs	r4, #0
 800fe3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fe40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fe42:	2a00      	cmp	r2, #0
 800fe44:	eba3 0308 	sub.w	r3, r3, r8
 800fe48:	bfa8      	it	ge
 800fe4a:	2300      	movge	r3, #0
 800fe4c:	46a0      	mov	r8, r4
 800fe4e:	9312      	str	r3, [sp, #72]	@ 0x48
 800fe50:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800fe54:	9316      	str	r3, [sp, #88]	@ 0x58
 800fe56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fe58:	9805      	ldr	r0, [sp, #20]
 800fe5a:	6859      	ldr	r1, [r3, #4]
 800fe5c:	f7ff f81a 	bl	800ee94 <_Balloc>
 800fe60:	4681      	mov	r9, r0
 800fe62:	2800      	cmp	r0, #0
 800fe64:	f43f aef7 	beq.w	800fc56 <_strtod_l+0x43e>
 800fe68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fe6a:	300c      	adds	r0, #12
 800fe6c:	691a      	ldr	r2, [r3, #16]
 800fe6e:	f103 010c 	add.w	r1, r3, #12
 800fe72:	3202      	adds	r2, #2
 800fe74:	0092      	lsls	r2, r2, #2
 800fe76:	f000 ff29 	bl	8010ccc <memcpy>
 800fe7a:	ab1c      	add	r3, sp, #112	@ 0x70
 800fe7c:	9301      	str	r3, [sp, #4]
 800fe7e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800fe80:	9300      	str	r3, [sp, #0]
 800fe82:	4652      	mov	r2, sl
 800fe84:	465b      	mov	r3, fp
 800fe86:	9805      	ldr	r0, [sp, #20]
 800fe88:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800fe8c:	f7ff fbd6 	bl	800f63c <__d2b>
 800fe90:	901a      	str	r0, [sp, #104]	@ 0x68
 800fe92:	2800      	cmp	r0, #0
 800fe94:	f43f aedf 	beq.w	800fc56 <_strtod_l+0x43e>
 800fe98:	2101      	movs	r1, #1
 800fe9a:	9805      	ldr	r0, [sp, #20]
 800fe9c:	f7ff f938 	bl	800f110 <__i2b>
 800fea0:	4680      	mov	r8, r0
 800fea2:	b948      	cbnz	r0, 800feb8 <_strtod_l+0x6a0>
 800fea4:	f04f 0800 	mov.w	r8, #0
 800fea8:	e6d5      	b.n	800fc56 <_strtod_l+0x43e>
 800feaa:	f04f 32ff 	mov.w	r2, #4294967295
 800feae:	fa02 f303 	lsl.w	r3, r2, r3
 800feb2:	ea03 0a0a 	and.w	sl, r3, sl
 800feb6:	e7ad      	b.n	800fe14 <_strtod_l+0x5fc>
 800feb8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800feba:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800febc:	2d00      	cmp	r5, #0
 800febe:	bfab      	itete	ge
 800fec0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800fec2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800fec4:	18ef      	addge	r7, r5, r3
 800fec6:	1b5e      	sublt	r6, r3, r5
 800fec8:	9b08      	ldr	r3, [sp, #32]
 800feca:	bfa8      	it	ge
 800fecc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800fece:	eba5 0503 	sub.w	r5, r5, r3
 800fed2:	4415      	add	r5, r2
 800fed4:	4b34      	ldr	r3, [pc, #208]	@ (800ffa8 <_strtod_l+0x790>)
 800fed6:	f105 35ff 	add.w	r5, r5, #4294967295
 800feda:	bfb8      	it	lt
 800fedc:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800fede:	429d      	cmp	r5, r3
 800fee0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800fee4:	da50      	bge.n	800ff88 <_strtod_l+0x770>
 800fee6:	1b5b      	subs	r3, r3, r5
 800fee8:	2b1f      	cmp	r3, #31
 800feea:	f04f 0101 	mov.w	r1, #1
 800feee:	eba2 0203 	sub.w	r2, r2, r3
 800fef2:	dc3d      	bgt.n	800ff70 <_strtod_l+0x758>
 800fef4:	fa01 f303 	lsl.w	r3, r1, r3
 800fef8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fefa:	2300      	movs	r3, #0
 800fefc:	9310      	str	r3, [sp, #64]	@ 0x40
 800fefe:	18bd      	adds	r5, r7, r2
 800ff00:	9b08      	ldr	r3, [sp, #32]
 800ff02:	42af      	cmp	r7, r5
 800ff04:	4416      	add	r6, r2
 800ff06:	441e      	add	r6, r3
 800ff08:	463b      	mov	r3, r7
 800ff0a:	bfa8      	it	ge
 800ff0c:	462b      	movge	r3, r5
 800ff0e:	42b3      	cmp	r3, r6
 800ff10:	bfa8      	it	ge
 800ff12:	4633      	movge	r3, r6
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	bfc2      	ittt	gt
 800ff18:	1aed      	subgt	r5, r5, r3
 800ff1a:	1af6      	subgt	r6, r6, r3
 800ff1c:	1aff      	subgt	r7, r7, r3
 800ff1e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	dd16      	ble.n	800ff52 <_strtod_l+0x73a>
 800ff24:	4641      	mov	r1, r8
 800ff26:	461a      	mov	r2, r3
 800ff28:	9805      	ldr	r0, [sp, #20]
 800ff2a:	f7ff f9a9 	bl	800f280 <__pow5mult>
 800ff2e:	4680      	mov	r8, r0
 800ff30:	2800      	cmp	r0, #0
 800ff32:	d0b7      	beq.n	800fea4 <_strtod_l+0x68c>
 800ff34:	4601      	mov	r1, r0
 800ff36:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ff38:	9805      	ldr	r0, [sp, #20]
 800ff3a:	f7ff f8ff 	bl	800f13c <__multiply>
 800ff3e:	900a      	str	r0, [sp, #40]	@ 0x28
 800ff40:	2800      	cmp	r0, #0
 800ff42:	f43f ae88 	beq.w	800fc56 <_strtod_l+0x43e>
 800ff46:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ff48:	9805      	ldr	r0, [sp, #20]
 800ff4a:	f7fe ffe3 	bl	800ef14 <_Bfree>
 800ff4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ff50:	931a      	str	r3, [sp, #104]	@ 0x68
 800ff52:	2d00      	cmp	r5, #0
 800ff54:	dc1d      	bgt.n	800ff92 <_strtod_l+0x77a>
 800ff56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	dd27      	ble.n	800ffac <_strtod_l+0x794>
 800ff5c:	4649      	mov	r1, r9
 800ff5e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ff60:	9805      	ldr	r0, [sp, #20]
 800ff62:	f7ff f98d 	bl	800f280 <__pow5mult>
 800ff66:	4681      	mov	r9, r0
 800ff68:	bb00      	cbnz	r0, 800ffac <_strtod_l+0x794>
 800ff6a:	f04f 0900 	mov.w	r9, #0
 800ff6e:	e672      	b.n	800fc56 <_strtod_l+0x43e>
 800ff70:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ff74:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ff78:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ff7c:	35e2      	adds	r5, #226	@ 0xe2
 800ff7e:	fa01 f305 	lsl.w	r3, r1, r5
 800ff82:	9310      	str	r3, [sp, #64]	@ 0x40
 800ff84:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ff86:	e7ba      	b.n	800fefe <_strtod_l+0x6e6>
 800ff88:	2300      	movs	r3, #0
 800ff8a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ff8c:	2301      	movs	r3, #1
 800ff8e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ff90:	e7b5      	b.n	800fefe <_strtod_l+0x6e6>
 800ff92:	462a      	mov	r2, r5
 800ff94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ff96:	9805      	ldr	r0, [sp, #20]
 800ff98:	f7ff f9cc 	bl	800f334 <__lshift>
 800ff9c:	901a      	str	r0, [sp, #104]	@ 0x68
 800ff9e:	2800      	cmp	r0, #0
 800ffa0:	d1d9      	bne.n	800ff56 <_strtod_l+0x73e>
 800ffa2:	e658      	b.n	800fc56 <_strtod_l+0x43e>
 800ffa4:	08013d38 	.word	0x08013d38
 800ffa8:	fffffc02 	.word	0xfffffc02
 800ffac:	2e00      	cmp	r6, #0
 800ffae:	dd07      	ble.n	800ffc0 <_strtod_l+0x7a8>
 800ffb0:	4649      	mov	r1, r9
 800ffb2:	4632      	mov	r2, r6
 800ffb4:	9805      	ldr	r0, [sp, #20]
 800ffb6:	f7ff f9bd 	bl	800f334 <__lshift>
 800ffba:	4681      	mov	r9, r0
 800ffbc:	2800      	cmp	r0, #0
 800ffbe:	d0d4      	beq.n	800ff6a <_strtod_l+0x752>
 800ffc0:	2f00      	cmp	r7, #0
 800ffc2:	dd08      	ble.n	800ffd6 <_strtod_l+0x7be>
 800ffc4:	4641      	mov	r1, r8
 800ffc6:	463a      	mov	r2, r7
 800ffc8:	9805      	ldr	r0, [sp, #20]
 800ffca:	f7ff f9b3 	bl	800f334 <__lshift>
 800ffce:	4680      	mov	r8, r0
 800ffd0:	2800      	cmp	r0, #0
 800ffd2:	f43f ae40 	beq.w	800fc56 <_strtod_l+0x43e>
 800ffd6:	464a      	mov	r2, r9
 800ffd8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ffda:	9805      	ldr	r0, [sp, #20]
 800ffdc:	f7ff fa32 	bl	800f444 <__mdiff>
 800ffe0:	4604      	mov	r4, r0
 800ffe2:	2800      	cmp	r0, #0
 800ffe4:	f43f ae37 	beq.w	800fc56 <_strtod_l+0x43e>
 800ffe8:	68c3      	ldr	r3, [r0, #12]
 800ffea:	4641      	mov	r1, r8
 800ffec:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ffee:	2300      	movs	r3, #0
 800fff0:	60c3      	str	r3, [r0, #12]
 800fff2:	f7ff fa0b 	bl	800f40c <__mcmp>
 800fff6:	2800      	cmp	r0, #0
 800fff8:	da3d      	bge.n	8010076 <_strtod_l+0x85e>
 800fffa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fffc:	ea53 030a 	orrs.w	r3, r3, sl
 8010000:	d163      	bne.n	80100ca <_strtod_l+0x8b2>
 8010002:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010006:	2b00      	cmp	r3, #0
 8010008:	d15f      	bne.n	80100ca <_strtod_l+0x8b2>
 801000a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801000e:	0d1b      	lsrs	r3, r3, #20
 8010010:	051b      	lsls	r3, r3, #20
 8010012:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010016:	d958      	bls.n	80100ca <_strtod_l+0x8b2>
 8010018:	6963      	ldr	r3, [r4, #20]
 801001a:	b913      	cbnz	r3, 8010022 <_strtod_l+0x80a>
 801001c:	6923      	ldr	r3, [r4, #16]
 801001e:	2b01      	cmp	r3, #1
 8010020:	dd53      	ble.n	80100ca <_strtod_l+0x8b2>
 8010022:	4621      	mov	r1, r4
 8010024:	2201      	movs	r2, #1
 8010026:	9805      	ldr	r0, [sp, #20]
 8010028:	f7ff f984 	bl	800f334 <__lshift>
 801002c:	4641      	mov	r1, r8
 801002e:	4604      	mov	r4, r0
 8010030:	f7ff f9ec 	bl	800f40c <__mcmp>
 8010034:	2800      	cmp	r0, #0
 8010036:	dd48      	ble.n	80100ca <_strtod_l+0x8b2>
 8010038:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801003c:	9a08      	ldr	r2, [sp, #32]
 801003e:	0d1b      	lsrs	r3, r3, #20
 8010040:	051b      	lsls	r3, r3, #20
 8010042:	2a00      	cmp	r2, #0
 8010044:	d062      	beq.n	801010c <_strtod_l+0x8f4>
 8010046:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801004a:	d85f      	bhi.n	801010c <_strtod_l+0x8f4>
 801004c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010050:	f67f ae94 	bls.w	800fd7c <_strtod_l+0x564>
 8010054:	4650      	mov	r0, sl
 8010056:	4659      	mov	r1, fp
 8010058:	4ba3      	ldr	r3, [pc, #652]	@ (80102e8 <_strtod_l+0xad0>)
 801005a:	2200      	movs	r2, #0
 801005c:	f7f0 faa8 	bl	80005b0 <__aeabi_dmul>
 8010060:	4ba2      	ldr	r3, [pc, #648]	@ (80102ec <_strtod_l+0xad4>)
 8010062:	4682      	mov	sl, r0
 8010064:	400b      	ands	r3, r1
 8010066:	468b      	mov	fp, r1
 8010068:	2b00      	cmp	r3, #0
 801006a:	f47f adff 	bne.w	800fc6c <_strtod_l+0x454>
 801006e:	2322      	movs	r3, #34	@ 0x22
 8010070:	9a05      	ldr	r2, [sp, #20]
 8010072:	6013      	str	r3, [r2, #0]
 8010074:	e5fa      	b.n	800fc6c <_strtod_l+0x454>
 8010076:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801007a:	d165      	bne.n	8010148 <_strtod_l+0x930>
 801007c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801007e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010082:	b35a      	cbz	r2, 80100dc <_strtod_l+0x8c4>
 8010084:	4a9a      	ldr	r2, [pc, #616]	@ (80102f0 <_strtod_l+0xad8>)
 8010086:	4293      	cmp	r3, r2
 8010088:	d12b      	bne.n	80100e2 <_strtod_l+0x8ca>
 801008a:	9b08      	ldr	r3, [sp, #32]
 801008c:	4651      	mov	r1, sl
 801008e:	b303      	cbz	r3, 80100d2 <_strtod_l+0x8ba>
 8010090:	465a      	mov	r2, fp
 8010092:	4b96      	ldr	r3, [pc, #600]	@ (80102ec <_strtod_l+0xad4>)
 8010094:	4013      	ands	r3, r2
 8010096:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801009a:	f04f 32ff 	mov.w	r2, #4294967295
 801009e:	d81b      	bhi.n	80100d8 <_strtod_l+0x8c0>
 80100a0:	0d1b      	lsrs	r3, r3, #20
 80100a2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80100a6:	fa02 f303 	lsl.w	r3, r2, r3
 80100aa:	4299      	cmp	r1, r3
 80100ac:	d119      	bne.n	80100e2 <_strtod_l+0x8ca>
 80100ae:	4b91      	ldr	r3, [pc, #580]	@ (80102f4 <_strtod_l+0xadc>)
 80100b0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80100b2:	429a      	cmp	r2, r3
 80100b4:	d102      	bne.n	80100bc <_strtod_l+0x8a4>
 80100b6:	3101      	adds	r1, #1
 80100b8:	f43f adcd 	beq.w	800fc56 <_strtod_l+0x43e>
 80100bc:	f04f 0a00 	mov.w	sl, #0
 80100c0:	4b8a      	ldr	r3, [pc, #552]	@ (80102ec <_strtod_l+0xad4>)
 80100c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80100c4:	401a      	ands	r2, r3
 80100c6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80100ca:	9b08      	ldr	r3, [sp, #32]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d1c1      	bne.n	8010054 <_strtod_l+0x83c>
 80100d0:	e5cc      	b.n	800fc6c <_strtod_l+0x454>
 80100d2:	f04f 33ff 	mov.w	r3, #4294967295
 80100d6:	e7e8      	b.n	80100aa <_strtod_l+0x892>
 80100d8:	4613      	mov	r3, r2
 80100da:	e7e6      	b.n	80100aa <_strtod_l+0x892>
 80100dc:	ea53 030a 	orrs.w	r3, r3, sl
 80100e0:	d0aa      	beq.n	8010038 <_strtod_l+0x820>
 80100e2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80100e4:	b1db      	cbz	r3, 801011e <_strtod_l+0x906>
 80100e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80100e8:	4213      	tst	r3, r2
 80100ea:	d0ee      	beq.n	80100ca <_strtod_l+0x8b2>
 80100ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80100ee:	4650      	mov	r0, sl
 80100f0:	4659      	mov	r1, fp
 80100f2:	9a08      	ldr	r2, [sp, #32]
 80100f4:	b1bb      	cbz	r3, 8010126 <_strtod_l+0x90e>
 80100f6:	f7ff fb6d 	bl	800f7d4 <sulp>
 80100fa:	4602      	mov	r2, r0
 80100fc:	460b      	mov	r3, r1
 80100fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010102:	f7f0 f89f 	bl	8000244 <__adddf3>
 8010106:	4682      	mov	sl, r0
 8010108:	468b      	mov	fp, r1
 801010a:	e7de      	b.n	80100ca <_strtod_l+0x8b2>
 801010c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010110:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010114:	f04f 3aff 	mov.w	sl, #4294967295
 8010118:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801011c:	e7d5      	b.n	80100ca <_strtod_l+0x8b2>
 801011e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010120:	ea13 0f0a 	tst.w	r3, sl
 8010124:	e7e1      	b.n	80100ea <_strtod_l+0x8d2>
 8010126:	f7ff fb55 	bl	800f7d4 <sulp>
 801012a:	4602      	mov	r2, r0
 801012c:	460b      	mov	r3, r1
 801012e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010132:	f7f0 f885 	bl	8000240 <__aeabi_dsub>
 8010136:	2200      	movs	r2, #0
 8010138:	2300      	movs	r3, #0
 801013a:	4682      	mov	sl, r0
 801013c:	468b      	mov	fp, r1
 801013e:	f7f0 fc9f 	bl	8000a80 <__aeabi_dcmpeq>
 8010142:	2800      	cmp	r0, #0
 8010144:	d0c1      	beq.n	80100ca <_strtod_l+0x8b2>
 8010146:	e619      	b.n	800fd7c <_strtod_l+0x564>
 8010148:	4641      	mov	r1, r8
 801014a:	4620      	mov	r0, r4
 801014c:	f7ff face 	bl	800f6ec <__ratio>
 8010150:	2200      	movs	r2, #0
 8010152:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010156:	4606      	mov	r6, r0
 8010158:	460f      	mov	r7, r1
 801015a:	f7f0 fca5 	bl	8000aa8 <__aeabi_dcmple>
 801015e:	2800      	cmp	r0, #0
 8010160:	d06d      	beq.n	801023e <_strtod_l+0xa26>
 8010162:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010164:	2b00      	cmp	r3, #0
 8010166:	d178      	bne.n	801025a <_strtod_l+0xa42>
 8010168:	f1ba 0f00 	cmp.w	sl, #0
 801016c:	d156      	bne.n	801021c <_strtod_l+0xa04>
 801016e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010170:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010174:	2b00      	cmp	r3, #0
 8010176:	d158      	bne.n	801022a <_strtod_l+0xa12>
 8010178:	2200      	movs	r2, #0
 801017a:	4630      	mov	r0, r6
 801017c:	4639      	mov	r1, r7
 801017e:	4b5e      	ldr	r3, [pc, #376]	@ (80102f8 <_strtod_l+0xae0>)
 8010180:	f7f0 fc88 	bl	8000a94 <__aeabi_dcmplt>
 8010184:	2800      	cmp	r0, #0
 8010186:	d157      	bne.n	8010238 <_strtod_l+0xa20>
 8010188:	4630      	mov	r0, r6
 801018a:	4639      	mov	r1, r7
 801018c:	2200      	movs	r2, #0
 801018e:	4b5b      	ldr	r3, [pc, #364]	@ (80102fc <_strtod_l+0xae4>)
 8010190:	f7f0 fa0e 	bl	80005b0 <__aeabi_dmul>
 8010194:	4606      	mov	r6, r0
 8010196:	460f      	mov	r7, r1
 8010198:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801019c:	9606      	str	r6, [sp, #24]
 801019e:	9307      	str	r3, [sp, #28]
 80101a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80101a4:	4d51      	ldr	r5, [pc, #324]	@ (80102ec <_strtod_l+0xad4>)
 80101a6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80101aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80101ac:	401d      	ands	r5, r3
 80101ae:	4b54      	ldr	r3, [pc, #336]	@ (8010300 <_strtod_l+0xae8>)
 80101b0:	429d      	cmp	r5, r3
 80101b2:	f040 80ab 	bne.w	801030c <_strtod_l+0xaf4>
 80101b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80101b8:	4650      	mov	r0, sl
 80101ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80101be:	4659      	mov	r1, fp
 80101c0:	f7ff f9d4 	bl	800f56c <__ulp>
 80101c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80101c8:	f7f0 f9f2 	bl	80005b0 <__aeabi_dmul>
 80101cc:	4652      	mov	r2, sl
 80101ce:	465b      	mov	r3, fp
 80101d0:	f7f0 f838 	bl	8000244 <__adddf3>
 80101d4:	460b      	mov	r3, r1
 80101d6:	4945      	ldr	r1, [pc, #276]	@ (80102ec <_strtod_l+0xad4>)
 80101d8:	4a4a      	ldr	r2, [pc, #296]	@ (8010304 <_strtod_l+0xaec>)
 80101da:	4019      	ands	r1, r3
 80101dc:	4291      	cmp	r1, r2
 80101de:	4682      	mov	sl, r0
 80101e0:	d942      	bls.n	8010268 <_strtod_l+0xa50>
 80101e2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80101e4:	4b43      	ldr	r3, [pc, #268]	@ (80102f4 <_strtod_l+0xadc>)
 80101e6:	429a      	cmp	r2, r3
 80101e8:	d103      	bne.n	80101f2 <_strtod_l+0x9da>
 80101ea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80101ec:	3301      	adds	r3, #1
 80101ee:	f43f ad32 	beq.w	800fc56 <_strtod_l+0x43e>
 80101f2:	f04f 3aff 	mov.w	sl, #4294967295
 80101f6:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 80102f4 <_strtod_l+0xadc>
 80101fa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80101fc:	9805      	ldr	r0, [sp, #20]
 80101fe:	f7fe fe89 	bl	800ef14 <_Bfree>
 8010202:	4649      	mov	r1, r9
 8010204:	9805      	ldr	r0, [sp, #20]
 8010206:	f7fe fe85 	bl	800ef14 <_Bfree>
 801020a:	4641      	mov	r1, r8
 801020c:	9805      	ldr	r0, [sp, #20]
 801020e:	f7fe fe81 	bl	800ef14 <_Bfree>
 8010212:	4621      	mov	r1, r4
 8010214:	9805      	ldr	r0, [sp, #20]
 8010216:	f7fe fe7d 	bl	800ef14 <_Bfree>
 801021a:	e61c      	b.n	800fe56 <_strtod_l+0x63e>
 801021c:	f1ba 0f01 	cmp.w	sl, #1
 8010220:	d103      	bne.n	801022a <_strtod_l+0xa12>
 8010222:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010224:	2b00      	cmp	r3, #0
 8010226:	f43f ada9 	beq.w	800fd7c <_strtod_l+0x564>
 801022a:	2200      	movs	r2, #0
 801022c:	4b36      	ldr	r3, [pc, #216]	@ (8010308 <_strtod_l+0xaf0>)
 801022e:	2600      	movs	r6, #0
 8010230:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010234:	4f30      	ldr	r7, [pc, #192]	@ (80102f8 <_strtod_l+0xae0>)
 8010236:	e7b3      	b.n	80101a0 <_strtod_l+0x988>
 8010238:	2600      	movs	r6, #0
 801023a:	4f30      	ldr	r7, [pc, #192]	@ (80102fc <_strtod_l+0xae4>)
 801023c:	e7ac      	b.n	8010198 <_strtod_l+0x980>
 801023e:	4630      	mov	r0, r6
 8010240:	4639      	mov	r1, r7
 8010242:	4b2e      	ldr	r3, [pc, #184]	@ (80102fc <_strtod_l+0xae4>)
 8010244:	2200      	movs	r2, #0
 8010246:	f7f0 f9b3 	bl	80005b0 <__aeabi_dmul>
 801024a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801024c:	4606      	mov	r6, r0
 801024e:	460f      	mov	r7, r1
 8010250:	2b00      	cmp	r3, #0
 8010252:	d0a1      	beq.n	8010198 <_strtod_l+0x980>
 8010254:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010258:	e7a2      	b.n	80101a0 <_strtod_l+0x988>
 801025a:	2200      	movs	r2, #0
 801025c:	4b26      	ldr	r3, [pc, #152]	@ (80102f8 <_strtod_l+0xae0>)
 801025e:	4616      	mov	r6, r2
 8010260:	461f      	mov	r7, r3
 8010262:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010266:	e79b      	b.n	80101a0 <_strtod_l+0x988>
 8010268:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801026c:	9b08      	ldr	r3, [sp, #32]
 801026e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010272:	2b00      	cmp	r3, #0
 8010274:	d1c1      	bne.n	80101fa <_strtod_l+0x9e2>
 8010276:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801027a:	0d1b      	lsrs	r3, r3, #20
 801027c:	051b      	lsls	r3, r3, #20
 801027e:	429d      	cmp	r5, r3
 8010280:	d1bb      	bne.n	80101fa <_strtod_l+0x9e2>
 8010282:	4630      	mov	r0, r6
 8010284:	4639      	mov	r1, r7
 8010286:	f7f1 f845 	bl	8001314 <__aeabi_d2lz>
 801028a:	f7f0 f963 	bl	8000554 <__aeabi_l2d>
 801028e:	4602      	mov	r2, r0
 8010290:	460b      	mov	r3, r1
 8010292:	4630      	mov	r0, r6
 8010294:	4639      	mov	r1, r7
 8010296:	f7ef ffd3 	bl	8000240 <__aeabi_dsub>
 801029a:	460b      	mov	r3, r1
 801029c:	4602      	mov	r2, r0
 801029e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80102a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80102a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80102a8:	ea46 060a 	orr.w	r6, r6, sl
 80102ac:	431e      	orrs	r6, r3
 80102ae:	d06a      	beq.n	8010386 <_strtod_l+0xb6e>
 80102b0:	a309      	add	r3, pc, #36	@ (adr r3, 80102d8 <_strtod_l+0xac0>)
 80102b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102b6:	f7f0 fbed 	bl	8000a94 <__aeabi_dcmplt>
 80102ba:	2800      	cmp	r0, #0
 80102bc:	f47f acd6 	bne.w	800fc6c <_strtod_l+0x454>
 80102c0:	a307      	add	r3, pc, #28	@ (adr r3, 80102e0 <_strtod_l+0xac8>)
 80102c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80102ca:	f7f0 fc01 	bl	8000ad0 <__aeabi_dcmpgt>
 80102ce:	2800      	cmp	r0, #0
 80102d0:	d093      	beq.n	80101fa <_strtod_l+0x9e2>
 80102d2:	e4cb      	b.n	800fc6c <_strtod_l+0x454>
 80102d4:	f3af 8000 	nop.w
 80102d8:	94a03595 	.word	0x94a03595
 80102dc:	3fdfffff 	.word	0x3fdfffff
 80102e0:	35afe535 	.word	0x35afe535
 80102e4:	3fe00000 	.word	0x3fe00000
 80102e8:	39500000 	.word	0x39500000
 80102ec:	7ff00000 	.word	0x7ff00000
 80102f0:	000fffff 	.word	0x000fffff
 80102f4:	7fefffff 	.word	0x7fefffff
 80102f8:	3ff00000 	.word	0x3ff00000
 80102fc:	3fe00000 	.word	0x3fe00000
 8010300:	7fe00000 	.word	0x7fe00000
 8010304:	7c9fffff 	.word	0x7c9fffff
 8010308:	bff00000 	.word	0xbff00000
 801030c:	9b08      	ldr	r3, [sp, #32]
 801030e:	b323      	cbz	r3, 801035a <_strtod_l+0xb42>
 8010310:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8010314:	d821      	bhi.n	801035a <_strtod_l+0xb42>
 8010316:	a328      	add	r3, pc, #160	@ (adr r3, 80103b8 <_strtod_l+0xba0>)
 8010318:	e9d3 2300 	ldrd	r2, r3, [r3]
 801031c:	4630      	mov	r0, r6
 801031e:	4639      	mov	r1, r7
 8010320:	f7f0 fbc2 	bl	8000aa8 <__aeabi_dcmple>
 8010324:	b1a0      	cbz	r0, 8010350 <_strtod_l+0xb38>
 8010326:	4639      	mov	r1, r7
 8010328:	4630      	mov	r0, r6
 801032a:	f7f0 fc19 	bl	8000b60 <__aeabi_d2uiz>
 801032e:	2801      	cmp	r0, #1
 8010330:	bf38      	it	cc
 8010332:	2001      	movcc	r0, #1
 8010334:	f7f0 f8c2 	bl	80004bc <__aeabi_ui2d>
 8010338:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801033a:	4606      	mov	r6, r0
 801033c:	460f      	mov	r7, r1
 801033e:	b9fb      	cbnz	r3, 8010380 <_strtod_l+0xb68>
 8010340:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010344:	9014      	str	r0, [sp, #80]	@ 0x50
 8010346:	9315      	str	r3, [sp, #84]	@ 0x54
 8010348:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801034c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010350:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010352:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8010356:	1b5b      	subs	r3, r3, r5
 8010358:	9311      	str	r3, [sp, #68]	@ 0x44
 801035a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801035e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8010362:	f7ff f903 	bl	800f56c <__ulp>
 8010366:	4602      	mov	r2, r0
 8010368:	460b      	mov	r3, r1
 801036a:	4650      	mov	r0, sl
 801036c:	4659      	mov	r1, fp
 801036e:	f7f0 f91f 	bl	80005b0 <__aeabi_dmul>
 8010372:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8010376:	f7ef ff65 	bl	8000244 <__adddf3>
 801037a:	4682      	mov	sl, r0
 801037c:	468b      	mov	fp, r1
 801037e:	e775      	b.n	801026c <_strtod_l+0xa54>
 8010380:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8010384:	e7e0      	b.n	8010348 <_strtod_l+0xb30>
 8010386:	a30e      	add	r3, pc, #56	@ (adr r3, 80103c0 <_strtod_l+0xba8>)
 8010388:	e9d3 2300 	ldrd	r2, r3, [r3]
 801038c:	f7f0 fb82 	bl	8000a94 <__aeabi_dcmplt>
 8010390:	e79d      	b.n	80102ce <_strtod_l+0xab6>
 8010392:	2300      	movs	r3, #0
 8010394:	930e      	str	r3, [sp, #56]	@ 0x38
 8010396:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010398:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801039a:	6013      	str	r3, [r2, #0]
 801039c:	f7ff ba79 	b.w	800f892 <_strtod_l+0x7a>
 80103a0:	2a65      	cmp	r2, #101	@ 0x65
 80103a2:	f43f ab72 	beq.w	800fa8a <_strtod_l+0x272>
 80103a6:	2a45      	cmp	r2, #69	@ 0x45
 80103a8:	f43f ab6f 	beq.w	800fa8a <_strtod_l+0x272>
 80103ac:	2301      	movs	r3, #1
 80103ae:	f7ff bbaa 	b.w	800fb06 <_strtod_l+0x2ee>
 80103b2:	bf00      	nop
 80103b4:	f3af 8000 	nop.w
 80103b8:	ffc00000 	.word	0xffc00000
 80103bc:	41dfffff 	.word	0x41dfffff
 80103c0:	94a03595 	.word	0x94a03595
 80103c4:	3fcfffff 	.word	0x3fcfffff

080103c8 <_strtod_r>:
 80103c8:	4b01      	ldr	r3, [pc, #4]	@ (80103d0 <_strtod_r+0x8>)
 80103ca:	f7ff ba25 	b.w	800f818 <_strtod_l>
 80103ce:	bf00      	nop
 80103d0:	20000104 	.word	0x20000104

080103d4 <_strtol_l.isra.0>:
 80103d4:	2b24      	cmp	r3, #36	@ 0x24
 80103d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80103da:	4686      	mov	lr, r0
 80103dc:	4690      	mov	r8, r2
 80103de:	d801      	bhi.n	80103e4 <_strtol_l.isra.0+0x10>
 80103e0:	2b01      	cmp	r3, #1
 80103e2:	d106      	bne.n	80103f2 <_strtol_l.isra.0+0x1e>
 80103e4:	f7fd fdba 	bl	800df5c <__errno>
 80103e8:	2316      	movs	r3, #22
 80103ea:	6003      	str	r3, [r0, #0]
 80103ec:	2000      	movs	r0, #0
 80103ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103f2:	460d      	mov	r5, r1
 80103f4:	4833      	ldr	r0, [pc, #204]	@ (80104c4 <_strtol_l.isra.0+0xf0>)
 80103f6:	462a      	mov	r2, r5
 80103f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80103fc:	5d06      	ldrb	r6, [r0, r4]
 80103fe:	f016 0608 	ands.w	r6, r6, #8
 8010402:	d1f8      	bne.n	80103f6 <_strtol_l.isra.0+0x22>
 8010404:	2c2d      	cmp	r4, #45	@ 0x2d
 8010406:	d110      	bne.n	801042a <_strtol_l.isra.0+0x56>
 8010408:	2601      	movs	r6, #1
 801040a:	782c      	ldrb	r4, [r5, #0]
 801040c:	1c95      	adds	r5, r2, #2
 801040e:	f033 0210 	bics.w	r2, r3, #16
 8010412:	d115      	bne.n	8010440 <_strtol_l.isra.0+0x6c>
 8010414:	2c30      	cmp	r4, #48	@ 0x30
 8010416:	d10d      	bne.n	8010434 <_strtol_l.isra.0+0x60>
 8010418:	782a      	ldrb	r2, [r5, #0]
 801041a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801041e:	2a58      	cmp	r2, #88	@ 0x58
 8010420:	d108      	bne.n	8010434 <_strtol_l.isra.0+0x60>
 8010422:	786c      	ldrb	r4, [r5, #1]
 8010424:	3502      	adds	r5, #2
 8010426:	2310      	movs	r3, #16
 8010428:	e00a      	b.n	8010440 <_strtol_l.isra.0+0x6c>
 801042a:	2c2b      	cmp	r4, #43	@ 0x2b
 801042c:	bf04      	itt	eq
 801042e:	782c      	ldrbeq	r4, [r5, #0]
 8010430:	1c95      	addeq	r5, r2, #2
 8010432:	e7ec      	b.n	801040e <_strtol_l.isra.0+0x3a>
 8010434:	2b00      	cmp	r3, #0
 8010436:	d1f6      	bne.n	8010426 <_strtol_l.isra.0+0x52>
 8010438:	2c30      	cmp	r4, #48	@ 0x30
 801043a:	bf14      	ite	ne
 801043c:	230a      	movne	r3, #10
 801043e:	2308      	moveq	r3, #8
 8010440:	2200      	movs	r2, #0
 8010442:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010446:	f10c 3cff 	add.w	ip, ip, #4294967295
 801044a:	fbbc f9f3 	udiv	r9, ip, r3
 801044e:	4610      	mov	r0, r2
 8010450:	fb03 ca19 	mls	sl, r3, r9, ip
 8010454:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010458:	2f09      	cmp	r7, #9
 801045a:	d80f      	bhi.n	801047c <_strtol_l.isra.0+0xa8>
 801045c:	463c      	mov	r4, r7
 801045e:	42a3      	cmp	r3, r4
 8010460:	dd1b      	ble.n	801049a <_strtol_l.isra.0+0xc6>
 8010462:	1c57      	adds	r7, r2, #1
 8010464:	d007      	beq.n	8010476 <_strtol_l.isra.0+0xa2>
 8010466:	4581      	cmp	r9, r0
 8010468:	d314      	bcc.n	8010494 <_strtol_l.isra.0+0xc0>
 801046a:	d101      	bne.n	8010470 <_strtol_l.isra.0+0x9c>
 801046c:	45a2      	cmp	sl, r4
 801046e:	db11      	blt.n	8010494 <_strtol_l.isra.0+0xc0>
 8010470:	2201      	movs	r2, #1
 8010472:	fb00 4003 	mla	r0, r0, r3, r4
 8010476:	f815 4b01 	ldrb.w	r4, [r5], #1
 801047a:	e7eb      	b.n	8010454 <_strtol_l.isra.0+0x80>
 801047c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010480:	2f19      	cmp	r7, #25
 8010482:	d801      	bhi.n	8010488 <_strtol_l.isra.0+0xb4>
 8010484:	3c37      	subs	r4, #55	@ 0x37
 8010486:	e7ea      	b.n	801045e <_strtol_l.isra.0+0x8a>
 8010488:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801048c:	2f19      	cmp	r7, #25
 801048e:	d804      	bhi.n	801049a <_strtol_l.isra.0+0xc6>
 8010490:	3c57      	subs	r4, #87	@ 0x57
 8010492:	e7e4      	b.n	801045e <_strtol_l.isra.0+0x8a>
 8010494:	f04f 32ff 	mov.w	r2, #4294967295
 8010498:	e7ed      	b.n	8010476 <_strtol_l.isra.0+0xa2>
 801049a:	1c53      	adds	r3, r2, #1
 801049c:	d108      	bne.n	80104b0 <_strtol_l.isra.0+0xdc>
 801049e:	2322      	movs	r3, #34	@ 0x22
 80104a0:	4660      	mov	r0, ip
 80104a2:	f8ce 3000 	str.w	r3, [lr]
 80104a6:	f1b8 0f00 	cmp.w	r8, #0
 80104aa:	d0a0      	beq.n	80103ee <_strtol_l.isra.0+0x1a>
 80104ac:	1e69      	subs	r1, r5, #1
 80104ae:	e006      	b.n	80104be <_strtol_l.isra.0+0xea>
 80104b0:	b106      	cbz	r6, 80104b4 <_strtol_l.isra.0+0xe0>
 80104b2:	4240      	negs	r0, r0
 80104b4:	f1b8 0f00 	cmp.w	r8, #0
 80104b8:	d099      	beq.n	80103ee <_strtol_l.isra.0+0x1a>
 80104ba:	2a00      	cmp	r2, #0
 80104bc:	d1f6      	bne.n	80104ac <_strtol_l.isra.0+0xd8>
 80104be:	f8c8 1000 	str.w	r1, [r8]
 80104c2:	e794      	b.n	80103ee <_strtol_l.isra.0+0x1a>
 80104c4:	08013d61 	.word	0x08013d61

080104c8 <_strtol_r>:
 80104c8:	f7ff bf84 	b.w	80103d4 <_strtol_l.isra.0>

080104cc <__ssputs_r>:
 80104cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104d0:	461f      	mov	r7, r3
 80104d2:	688e      	ldr	r6, [r1, #8]
 80104d4:	4682      	mov	sl, r0
 80104d6:	42be      	cmp	r6, r7
 80104d8:	460c      	mov	r4, r1
 80104da:	4690      	mov	r8, r2
 80104dc:	680b      	ldr	r3, [r1, #0]
 80104de:	d82d      	bhi.n	801053c <__ssputs_r+0x70>
 80104e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80104e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80104e8:	d026      	beq.n	8010538 <__ssputs_r+0x6c>
 80104ea:	6965      	ldr	r5, [r4, #20]
 80104ec:	6909      	ldr	r1, [r1, #16]
 80104ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80104f2:	eba3 0901 	sub.w	r9, r3, r1
 80104f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80104fa:	1c7b      	adds	r3, r7, #1
 80104fc:	444b      	add	r3, r9
 80104fe:	106d      	asrs	r5, r5, #1
 8010500:	429d      	cmp	r5, r3
 8010502:	bf38      	it	cc
 8010504:	461d      	movcc	r5, r3
 8010506:	0553      	lsls	r3, r2, #21
 8010508:	d527      	bpl.n	801055a <__ssputs_r+0x8e>
 801050a:	4629      	mov	r1, r5
 801050c:	f7fe fc36 	bl	800ed7c <_malloc_r>
 8010510:	4606      	mov	r6, r0
 8010512:	b360      	cbz	r0, 801056e <__ssputs_r+0xa2>
 8010514:	464a      	mov	r2, r9
 8010516:	6921      	ldr	r1, [r4, #16]
 8010518:	f000 fbd8 	bl	8010ccc <memcpy>
 801051c:	89a3      	ldrh	r3, [r4, #12]
 801051e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010522:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010526:	81a3      	strh	r3, [r4, #12]
 8010528:	6126      	str	r6, [r4, #16]
 801052a:	444e      	add	r6, r9
 801052c:	6026      	str	r6, [r4, #0]
 801052e:	463e      	mov	r6, r7
 8010530:	6165      	str	r5, [r4, #20]
 8010532:	eba5 0509 	sub.w	r5, r5, r9
 8010536:	60a5      	str	r5, [r4, #8]
 8010538:	42be      	cmp	r6, r7
 801053a:	d900      	bls.n	801053e <__ssputs_r+0x72>
 801053c:	463e      	mov	r6, r7
 801053e:	4632      	mov	r2, r6
 8010540:	4641      	mov	r1, r8
 8010542:	6820      	ldr	r0, [r4, #0]
 8010544:	f000 fb63 	bl	8010c0e <memmove>
 8010548:	2000      	movs	r0, #0
 801054a:	68a3      	ldr	r3, [r4, #8]
 801054c:	1b9b      	subs	r3, r3, r6
 801054e:	60a3      	str	r3, [r4, #8]
 8010550:	6823      	ldr	r3, [r4, #0]
 8010552:	4433      	add	r3, r6
 8010554:	6023      	str	r3, [r4, #0]
 8010556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801055a:	462a      	mov	r2, r5
 801055c:	f000 ff47 	bl	80113ee <_realloc_r>
 8010560:	4606      	mov	r6, r0
 8010562:	2800      	cmp	r0, #0
 8010564:	d1e0      	bne.n	8010528 <__ssputs_r+0x5c>
 8010566:	4650      	mov	r0, sl
 8010568:	6921      	ldr	r1, [r4, #16]
 801056a:	f7fe fb95 	bl	800ec98 <_free_r>
 801056e:	230c      	movs	r3, #12
 8010570:	f8ca 3000 	str.w	r3, [sl]
 8010574:	89a3      	ldrh	r3, [r4, #12]
 8010576:	f04f 30ff 	mov.w	r0, #4294967295
 801057a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801057e:	81a3      	strh	r3, [r4, #12]
 8010580:	e7e9      	b.n	8010556 <__ssputs_r+0x8a>
	...

08010584 <_svfiprintf_r>:
 8010584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010588:	4698      	mov	r8, r3
 801058a:	898b      	ldrh	r3, [r1, #12]
 801058c:	4607      	mov	r7, r0
 801058e:	061b      	lsls	r3, r3, #24
 8010590:	460d      	mov	r5, r1
 8010592:	4614      	mov	r4, r2
 8010594:	b09d      	sub	sp, #116	@ 0x74
 8010596:	d510      	bpl.n	80105ba <_svfiprintf_r+0x36>
 8010598:	690b      	ldr	r3, [r1, #16]
 801059a:	b973      	cbnz	r3, 80105ba <_svfiprintf_r+0x36>
 801059c:	2140      	movs	r1, #64	@ 0x40
 801059e:	f7fe fbed 	bl	800ed7c <_malloc_r>
 80105a2:	6028      	str	r0, [r5, #0]
 80105a4:	6128      	str	r0, [r5, #16]
 80105a6:	b930      	cbnz	r0, 80105b6 <_svfiprintf_r+0x32>
 80105a8:	230c      	movs	r3, #12
 80105aa:	603b      	str	r3, [r7, #0]
 80105ac:	f04f 30ff 	mov.w	r0, #4294967295
 80105b0:	b01d      	add	sp, #116	@ 0x74
 80105b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105b6:	2340      	movs	r3, #64	@ 0x40
 80105b8:	616b      	str	r3, [r5, #20]
 80105ba:	2300      	movs	r3, #0
 80105bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80105be:	2320      	movs	r3, #32
 80105c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80105c4:	2330      	movs	r3, #48	@ 0x30
 80105c6:	f04f 0901 	mov.w	r9, #1
 80105ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80105ce:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8010768 <_svfiprintf_r+0x1e4>
 80105d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80105d6:	4623      	mov	r3, r4
 80105d8:	469a      	mov	sl, r3
 80105da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80105de:	b10a      	cbz	r2, 80105e4 <_svfiprintf_r+0x60>
 80105e0:	2a25      	cmp	r2, #37	@ 0x25
 80105e2:	d1f9      	bne.n	80105d8 <_svfiprintf_r+0x54>
 80105e4:	ebba 0b04 	subs.w	fp, sl, r4
 80105e8:	d00b      	beq.n	8010602 <_svfiprintf_r+0x7e>
 80105ea:	465b      	mov	r3, fp
 80105ec:	4622      	mov	r2, r4
 80105ee:	4629      	mov	r1, r5
 80105f0:	4638      	mov	r0, r7
 80105f2:	f7ff ff6b 	bl	80104cc <__ssputs_r>
 80105f6:	3001      	adds	r0, #1
 80105f8:	f000 80a7 	beq.w	801074a <_svfiprintf_r+0x1c6>
 80105fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80105fe:	445a      	add	r2, fp
 8010600:	9209      	str	r2, [sp, #36]	@ 0x24
 8010602:	f89a 3000 	ldrb.w	r3, [sl]
 8010606:	2b00      	cmp	r3, #0
 8010608:	f000 809f 	beq.w	801074a <_svfiprintf_r+0x1c6>
 801060c:	2300      	movs	r3, #0
 801060e:	f04f 32ff 	mov.w	r2, #4294967295
 8010612:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010616:	f10a 0a01 	add.w	sl, sl, #1
 801061a:	9304      	str	r3, [sp, #16]
 801061c:	9307      	str	r3, [sp, #28]
 801061e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010622:	931a      	str	r3, [sp, #104]	@ 0x68
 8010624:	4654      	mov	r4, sl
 8010626:	2205      	movs	r2, #5
 8010628:	f814 1b01 	ldrb.w	r1, [r4], #1
 801062c:	484e      	ldr	r0, [pc, #312]	@ (8010768 <_svfiprintf_r+0x1e4>)
 801062e:	f7fd fcc2 	bl	800dfb6 <memchr>
 8010632:	9a04      	ldr	r2, [sp, #16]
 8010634:	b9d8      	cbnz	r0, 801066e <_svfiprintf_r+0xea>
 8010636:	06d0      	lsls	r0, r2, #27
 8010638:	bf44      	itt	mi
 801063a:	2320      	movmi	r3, #32
 801063c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010640:	0711      	lsls	r1, r2, #28
 8010642:	bf44      	itt	mi
 8010644:	232b      	movmi	r3, #43	@ 0x2b
 8010646:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801064a:	f89a 3000 	ldrb.w	r3, [sl]
 801064e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010650:	d015      	beq.n	801067e <_svfiprintf_r+0xfa>
 8010652:	4654      	mov	r4, sl
 8010654:	2000      	movs	r0, #0
 8010656:	f04f 0c0a 	mov.w	ip, #10
 801065a:	9a07      	ldr	r2, [sp, #28]
 801065c:	4621      	mov	r1, r4
 801065e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010662:	3b30      	subs	r3, #48	@ 0x30
 8010664:	2b09      	cmp	r3, #9
 8010666:	d94b      	bls.n	8010700 <_svfiprintf_r+0x17c>
 8010668:	b1b0      	cbz	r0, 8010698 <_svfiprintf_r+0x114>
 801066a:	9207      	str	r2, [sp, #28]
 801066c:	e014      	b.n	8010698 <_svfiprintf_r+0x114>
 801066e:	eba0 0308 	sub.w	r3, r0, r8
 8010672:	fa09 f303 	lsl.w	r3, r9, r3
 8010676:	4313      	orrs	r3, r2
 8010678:	46a2      	mov	sl, r4
 801067a:	9304      	str	r3, [sp, #16]
 801067c:	e7d2      	b.n	8010624 <_svfiprintf_r+0xa0>
 801067e:	9b03      	ldr	r3, [sp, #12]
 8010680:	1d19      	adds	r1, r3, #4
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	9103      	str	r1, [sp, #12]
 8010686:	2b00      	cmp	r3, #0
 8010688:	bfbb      	ittet	lt
 801068a:	425b      	neglt	r3, r3
 801068c:	f042 0202 	orrlt.w	r2, r2, #2
 8010690:	9307      	strge	r3, [sp, #28]
 8010692:	9307      	strlt	r3, [sp, #28]
 8010694:	bfb8      	it	lt
 8010696:	9204      	strlt	r2, [sp, #16]
 8010698:	7823      	ldrb	r3, [r4, #0]
 801069a:	2b2e      	cmp	r3, #46	@ 0x2e
 801069c:	d10a      	bne.n	80106b4 <_svfiprintf_r+0x130>
 801069e:	7863      	ldrb	r3, [r4, #1]
 80106a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80106a2:	d132      	bne.n	801070a <_svfiprintf_r+0x186>
 80106a4:	9b03      	ldr	r3, [sp, #12]
 80106a6:	3402      	adds	r4, #2
 80106a8:	1d1a      	adds	r2, r3, #4
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	9203      	str	r2, [sp, #12]
 80106ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80106b2:	9305      	str	r3, [sp, #20]
 80106b4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 801076c <_svfiprintf_r+0x1e8>
 80106b8:	2203      	movs	r2, #3
 80106ba:	4650      	mov	r0, sl
 80106bc:	7821      	ldrb	r1, [r4, #0]
 80106be:	f7fd fc7a 	bl	800dfb6 <memchr>
 80106c2:	b138      	cbz	r0, 80106d4 <_svfiprintf_r+0x150>
 80106c4:	2240      	movs	r2, #64	@ 0x40
 80106c6:	9b04      	ldr	r3, [sp, #16]
 80106c8:	eba0 000a 	sub.w	r0, r0, sl
 80106cc:	4082      	lsls	r2, r0
 80106ce:	4313      	orrs	r3, r2
 80106d0:	3401      	adds	r4, #1
 80106d2:	9304      	str	r3, [sp, #16]
 80106d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106d8:	2206      	movs	r2, #6
 80106da:	4825      	ldr	r0, [pc, #148]	@ (8010770 <_svfiprintf_r+0x1ec>)
 80106dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80106e0:	f7fd fc69 	bl	800dfb6 <memchr>
 80106e4:	2800      	cmp	r0, #0
 80106e6:	d036      	beq.n	8010756 <_svfiprintf_r+0x1d2>
 80106e8:	4b22      	ldr	r3, [pc, #136]	@ (8010774 <_svfiprintf_r+0x1f0>)
 80106ea:	bb1b      	cbnz	r3, 8010734 <_svfiprintf_r+0x1b0>
 80106ec:	9b03      	ldr	r3, [sp, #12]
 80106ee:	3307      	adds	r3, #7
 80106f0:	f023 0307 	bic.w	r3, r3, #7
 80106f4:	3308      	adds	r3, #8
 80106f6:	9303      	str	r3, [sp, #12]
 80106f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80106fa:	4433      	add	r3, r6
 80106fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80106fe:	e76a      	b.n	80105d6 <_svfiprintf_r+0x52>
 8010700:	460c      	mov	r4, r1
 8010702:	2001      	movs	r0, #1
 8010704:	fb0c 3202 	mla	r2, ip, r2, r3
 8010708:	e7a8      	b.n	801065c <_svfiprintf_r+0xd8>
 801070a:	2300      	movs	r3, #0
 801070c:	f04f 0c0a 	mov.w	ip, #10
 8010710:	4619      	mov	r1, r3
 8010712:	3401      	adds	r4, #1
 8010714:	9305      	str	r3, [sp, #20]
 8010716:	4620      	mov	r0, r4
 8010718:	f810 2b01 	ldrb.w	r2, [r0], #1
 801071c:	3a30      	subs	r2, #48	@ 0x30
 801071e:	2a09      	cmp	r2, #9
 8010720:	d903      	bls.n	801072a <_svfiprintf_r+0x1a6>
 8010722:	2b00      	cmp	r3, #0
 8010724:	d0c6      	beq.n	80106b4 <_svfiprintf_r+0x130>
 8010726:	9105      	str	r1, [sp, #20]
 8010728:	e7c4      	b.n	80106b4 <_svfiprintf_r+0x130>
 801072a:	4604      	mov	r4, r0
 801072c:	2301      	movs	r3, #1
 801072e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010732:	e7f0      	b.n	8010716 <_svfiprintf_r+0x192>
 8010734:	ab03      	add	r3, sp, #12
 8010736:	9300      	str	r3, [sp, #0]
 8010738:	462a      	mov	r2, r5
 801073a:	4638      	mov	r0, r7
 801073c:	4b0e      	ldr	r3, [pc, #56]	@ (8010778 <_svfiprintf_r+0x1f4>)
 801073e:	a904      	add	r1, sp, #16
 8010740:	f7fc fbb8 	bl	800ceb4 <_printf_float>
 8010744:	1c42      	adds	r2, r0, #1
 8010746:	4606      	mov	r6, r0
 8010748:	d1d6      	bne.n	80106f8 <_svfiprintf_r+0x174>
 801074a:	89ab      	ldrh	r3, [r5, #12]
 801074c:	065b      	lsls	r3, r3, #25
 801074e:	f53f af2d 	bmi.w	80105ac <_svfiprintf_r+0x28>
 8010752:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010754:	e72c      	b.n	80105b0 <_svfiprintf_r+0x2c>
 8010756:	ab03      	add	r3, sp, #12
 8010758:	9300      	str	r3, [sp, #0]
 801075a:	462a      	mov	r2, r5
 801075c:	4638      	mov	r0, r7
 801075e:	4b06      	ldr	r3, [pc, #24]	@ (8010778 <_svfiprintf_r+0x1f4>)
 8010760:	a904      	add	r1, sp, #16
 8010762:	f7fc fe45 	bl	800d3f0 <_printf_i>
 8010766:	e7ed      	b.n	8010744 <_svfiprintf_r+0x1c0>
 8010768:	08013b5f 	.word	0x08013b5f
 801076c:	08013b65 	.word	0x08013b65
 8010770:	08013b69 	.word	0x08013b69
 8010774:	0800ceb5 	.word	0x0800ceb5
 8010778:	080104cd 	.word	0x080104cd

0801077c <__sfputc_r>:
 801077c:	6893      	ldr	r3, [r2, #8]
 801077e:	b410      	push	{r4}
 8010780:	3b01      	subs	r3, #1
 8010782:	2b00      	cmp	r3, #0
 8010784:	6093      	str	r3, [r2, #8]
 8010786:	da07      	bge.n	8010798 <__sfputc_r+0x1c>
 8010788:	6994      	ldr	r4, [r2, #24]
 801078a:	42a3      	cmp	r3, r4
 801078c:	db01      	blt.n	8010792 <__sfputc_r+0x16>
 801078e:	290a      	cmp	r1, #10
 8010790:	d102      	bne.n	8010798 <__sfputc_r+0x1c>
 8010792:	bc10      	pop	{r4}
 8010794:	f7fd baeb 	b.w	800dd6e <__swbuf_r>
 8010798:	6813      	ldr	r3, [r2, #0]
 801079a:	1c58      	adds	r0, r3, #1
 801079c:	6010      	str	r0, [r2, #0]
 801079e:	7019      	strb	r1, [r3, #0]
 80107a0:	4608      	mov	r0, r1
 80107a2:	bc10      	pop	{r4}
 80107a4:	4770      	bx	lr

080107a6 <__sfputs_r>:
 80107a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107a8:	4606      	mov	r6, r0
 80107aa:	460f      	mov	r7, r1
 80107ac:	4614      	mov	r4, r2
 80107ae:	18d5      	adds	r5, r2, r3
 80107b0:	42ac      	cmp	r4, r5
 80107b2:	d101      	bne.n	80107b8 <__sfputs_r+0x12>
 80107b4:	2000      	movs	r0, #0
 80107b6:	e007      	b.n	80107c8 <__sfputs_r+0x22>
 80107b8:	463a      	mov	r2, r7
 80107ba:	4630      	mov	r0, r6
 80107bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107c0:	f7ff ffdc 	bl	801077c <__sfputc_r>
 80107c4:	1c43      	adds	r3, r0, #1
 80107c6:	d1f3      	bne.n	80107b0 <__sfputs_r+0xa>
 80107c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080107cc <_vfiprintf_r>:
 80107cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107d0:	460d      	mov	r5, r1
 80107d2:	4614      	mov	r4, r2
 80107d4:	4698      	mov	r8, r3
 80107d6:	4606      	mov	r6, r0
 80107d8:	b09d      	sub	sp, #116	@ 0x74
 80107da:	b118      	cbz	r0, 80107e4 <_vfiprintf_r+0x18>
 80107dc:	6a03      	ldr	r3, [r0, #32]
 80107de:	b90b      	cbnz	r3, 80107e4 <_vfiprintf_r+0x18>
 80107e0:	f7fd f9ba 	bl	800db58 <__sinit>
 80107e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80107e6:	07d9      	lsls	r1, r3, #31
 80107e8:	d405      	bmi.n	80107f6 <_vfiprintf_r+0x2a>
 80107ea:	89ab      	ldrh	r3, [r5, #12]
 80107ec:	059a      	lsls	r2, r3, #22
 80107ee:	d402      	bmi.n	80107f6 <_vfiprintf_r+0x2a>
 80107f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80107f2:	f7fd fbde 	bl	800dfb2 <__retarget_lock_acquire_recursive>
 80107f6:	89ab      	ldrh	r3, [r5, #12]
 80107f8:	071b      	lsls	r3, r3, #28
 80107fa:	d501      	bpl.n	8010800 <_vfiprintf_r+0x34>
 80107fc:	692b      	ldr	r3, [r5, #16]
 80107fe:	b99b      	cbnz	r3, 8010828 <_vfiprintf_r+0x5c>
 8010800:	4629      	mov	r1, r5
 8010802:	4630      	mov	r0, r6
 8010804:	f7fd faf2 	bl	800ddec <__swsetup_r>
 8010808:	b170      	cbz	r0, 8010828 <_vfiprintf_r+0x5c>
 801080a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801080c:	07dc      	lsls	r4, r3, #31
 801080e:	d504      	bpl.n	801081a <_vfiprintf_r+0x4e>
 8010810:	f04f 30ff 	mov.w	r0, #4294967295
 8010814:	b01d      	add	sp, #116	@ 0x74
 8010816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801081a:	89ab      	ldrh	r3, [r5, #12]
 801081c:	0598      	lsls	r0, r3, #22
 801081e:	d4f7      	bmi.n	8010810 <_vfiprintf_r+0x44>
 8010820:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010822:	f7fd fbc7 	bl	800dfb4 <__retarget_lock_release_recursive>
 8010826:	e7f3      	b.n	8010810 <_vfiprintf_r+0x44>
 8010828:	2300      	movs	r3, #0
 801082a:	9309      	str	r3, [sp, #36]	@ 0x24
 801082c:	2320      	movs	r3, #32
 801082e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010832:	2330      	movs	r3, #48	@ 0x30
 8010834:	f04f 0901 	mov.w	r9, #1
 8010838:	f8cd 800c 	str.w	r8, [sp, #12]
 801083c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80109e8 <_vfiprintf_r+0x21c>
 8010840:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010844:	4623      	mov	r3, r4
 8010846:	469a      	mov	sl, r3
 8010848:	f813 2b01 	ldrb.w	r2, [r3], #1
 801084c:	b10a      	cbz	r2, 8010852 <_vfiprintf_r+0x86>
 801084e:	2a25      	cmp	r2, #37	@ 0x25
 8010850:	d1f9      	bne.n	8010846 <_vfiprintf_r+0x7a>
 8010852:	ebba 0b04 	subs.w	fp, sl, r4
 8010856:	d00b      	beq.n	8010870 <_vfiprintf_r+0xa4>
 8010858:	465b      	mov	r3, fp
 801085a:	4622      	mov	r2, r4
 801085c:	4629      	mov	r1, r5
 801085e:	4630      	mov	r0, r6
 8010860:	f7ff ffa1 	bl	80107a6 <__sfputs_r>
 8010864:	3001      	adds	r0, #1
 8010866:	f000 80a7 	beq.w	80109b8 <_vfiprintf_r+0x1ec>
 801086a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801086c:	445a      	add	r2, fp
 801086e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010870:	f89a 3000 	ldrb.w	r3, [sl]
 8010874:	2b00      	cmp	r3, #0
 8010876:	f000 809f 	beq.w	80109b8 <_vfiprintf_r+0x1ec>
 801087a:	2300      	movs	r3, #0
 801087c:	f04f 32ff 	mov.w	r2, #4294967295
 8010880:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010884:	f10a 0a01 	add.w	sl, sl, #1
 8010888:	9304      	str	r3, [sp, #16]
 801088a:	9307      	str	r3, [sp, #28]
 801088c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010890:	931a      	str	r3, [sp, #104]	@ 0x68
 8010892:	4654      	mov	r4, sl
 8010894:	2205      	movs	r2, #5
 8010896:	f814 1b01 	ldrb.w	r1, [r4], #1
 801089a:	4853      	ldr	r0, [pc, #332]	@ (80109e8 <_vfiprintf_r+0x21c>)
 801089c:	f7fd fb8b 	bl	800dfb6 <memchr>
 80108a0:	9a04      	ldr	r2, [sp, #16]
 80108a2:	b9d8      	cbnz	r0, 80108dc <_vfiprintf_r+0x110>
 80108a4:	06d1      	lsls	r1, r2, #27
 80108a6:	bf44      	itt	mi
 80108a8:	2320      	movmi	r3, #32
 80108aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80108ae:	0713      	lsls	r3, r2, #28
 80108b0:	bf44      	itt	mi
 80108b2:	232b      	movmi	r3, #43	@ 0x2b
 80108b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80108b8:	f89a 3000 	ldrb.w	r3, [sl]
 80108bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80108be:	d015      	beq.n	80108ec <_vfiprintf_r+0x120>
 80108c0:	4654      	mov	r4, sl
 80108c2:	2000      	movs	r0, #0
 80108c4:	f04f 0c0a 	mov.w	ip, #10
 80108c8:	9a07      	ldr	r2, [sp, #28]
 80108ca:	4621      	mov	r1, r4
 80108cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80108d0:	3b30      	subs	r3, #48	@ 0x30
 80108d2:	2b09      	cmp	r3, #9
 80108d4:	d94b      	bls.n	801096e <_vfiprintf_r+0x1a2>
 80108d6:	b1b0      	cbz	r0, 8010906 <_vfiprintf_r+0x13a>
 80108d8:	9207      	str	r2, [sp, #28]
 80108da:	e014      	b.n	8010906 <_vfiprintf_r+0x13a>
 80108dc:	eba0 0308 	sub.w	r3, r0, r8
 80108e0:	fa09 f303 	lsl.w	r3, r9, r3
 80108e4:	4313      	orrs	r3, r2
 80108e6:	46a2      	mov	sl, r4
 80108e8:	9304      	str	r3, [sp, #16]
 80108ea:	e7d2      	b.n	8010892 <_vfiprintf_r+0xc6>
 80108ec:	9b03      	ldr	r3, [sp, #12]
 80108ee:	1d19      	adds	r1, r3, #4
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	9103      	str	r1, [sp, #12]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	bfbb      	ittet	lt
 80108f8:	425b      	neglt	r3, r3
 80108fa:	f042 0202 	orrlt.w	r2, r2, #2
 80108fe:	9307      	strge	r3, [sp, #28]
 8010900:	9307      	strlt	r3, [sp, #28]
 8010902:	bfb8      	it	lt
 8010904:	9204      	strlt	r2, [sp, #16]
 8010906:	7823      	ldrb	r3, [r4, #0]
 8010908:	2b2e      	cmp	r3, #46	@ 0x2e
 801090a:	d10a      	bne.n	8010922 <_vfiprintf_r+0x156>
 801090c:	7863      	ldrb	r3, [r4, #1]
 801090e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010910:	d132      	bne.n	8010978 <_vfiprintf_r+0x1ac>
 8010912:	9b03      	ldr	r3, [sp, #12]
 8010914:	3402      	adds	r4, #2
 8010916:	1d1a      	adds	r2, r3, #4
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	9203      	str	r2, [sp, #12]
 801091c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010920:	9305      	str	r3, [sp, #20]
 8010922:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80109ec <_vfiprintf_r+0x220>
 8010926:	2203      	movs	r2, #3
 8010928:	4650      	mov	r0, sl
 801092a:	7821      	ldrb	r1, [r4, #0]
 801092c:	f7fd fb43 	bl	800dfb6 <memchr>
 8010930:	b138      	cbz	r0, 8010942 <_vfiprintf_r+0x176>
 8010932:	2240      	movs	r2, #64	@ 0x40
 8010934:	9b04      	ldr	r3, [sp, #16]
 8010936:	eba0 000a 	sub.w	r0, r0, sl
 801093a:	4082      	lsls	r2, r0
 801093c:	4313      	orrs	r3, r2
 801093e:	3401      	adds	r4, #1
 8010940:	9304      	str	r3, [sp, #16]
 8010942:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010946:	2206      	movs	r2, #6
 8010948:	4829      	ldr	r0, [pc, #164]	@ (80109f0 <_vfiprintf_r+0x224>)
 801094a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801094e:	f7fd fb32 	bl	800dfb6 <memchr>
 8010952:	2800      	cmp	r0, #0
 8010954:	d03f      	beq.n	80109d6 <_vfiprintf_r+0x20a>
 8010956:	4b27      	ldr	r3, [pc, #156]	@ (80109f4 <_vfiprintf_r+0x228>)
 8010958:	bb1b      	cbnz	r3, 80109a2 <_vfiprintf_r+0x1d6>
 801095a:	9b03      	ldr	r3, [sp, #12]
 801095c:	3307      	adds	r3, #7
 801095e:	f023 0307 	bic.w	r3, r3, #7
 8010962:	3308      	adds	r3, #8
 8010964:	9303      	str	r3, [sp, #12]
 8010966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010968:	443b      	add	r3, r7
 801096a:	9309      	str	r3, [sp, #36]	@ 0x24
 801096c:	e76a      	b.n	8010844 <_vfiprintf_r+0x78>
 801096e:	460c      	mov	r4, r1
 8010970:	2001      	movs	r0, #1
 8010972:	fb0c 3202 	mla	r2, ip, r2, r3
 8010976:	e7a8      	b.n	80108ca <_vfiprintf_r+0xfe>
 8010978:	2300      	movs	r3, #0
 801097a:	f04f 0c0a 	mov.w	ip, #10
 801097e:	4619      	mov	r1, r3
 8010980:	3401      	adds	r4, #1
 8010982:	9305      	str	r3, [sp, #20]
 8010984:	4620      	mov	r0, r4
 8010986:	f810 2b01 	ldrb.w	r2, [r0], #1
 801098a:	3a30      	subs	r2, #48	@ 0x30
 801098c:	2a09      	cmp	r2, #9
 801098e:	d903      	bls.n	8010998 <_vfiprintf_r+0x1cc>
 8010990:	2b00      	cmp	r3, #0
 8010992:	d0c6      	beq.n	8010922 <_vfiprintf_r+0x156>
 8010994:	9105      	str	r1, [sp, #20]
 8010996:	e7c4      	b.n	8010922 <_vfiprintf_r+0x156>
 8010998:	4604      	mov	r4, r0
 801099a:	2301      	movs	r3, #1
 801099c:	fb0c 2101 	mla	r1, ip, r1, r2
 80109a0:	e7f0      	b.n	8010984 <_vfiprintf_r+0x1b8>
 80109a2:	ab03      	add	r3, sp, #12
 80109a4:	9300      	str	r3, [sp, #0]
 80109a6:	462a      	mov	r2, r5
 80109a8:	4630      	mov	r0, r6
 80109aa:	4b13      	ldr	r3, [pc, #76]	@ (80109f8 <_vfiprintf_r+0x22c>)
 80109ac:	a904      	add	r1, sp, #16
 80109ae:	f7fc fa81 	bl	800ceb4 <_printf_float>
 80109b2:	4607      	mov	r7, r0
 80109b4:	1c78      	adds	r0, r7, #1
 80109b6:	d1d6      	bne.n	8010966 <_vfiprintf_r+0x19a>
 80109b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80109ba:	07d9      	lsls	r1, r3, #31
 80109bc:	d405      	bmi.n	80109ca <_vfiprintf_r+0x1fe>
 80109be:	89ab      	ldrh	r3, [r5, #12]
 80109c0:	059a      	lsls	r2, r3, #22
 80109c2:	d402      	bmi.n	80109ca <_vfiprintf_r+0x1fe>
 80109c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80109c6:	f7fd faf5 	bl	800dfb4 <__retarget_lock_release_recursive>
 80109ca:	89ab      	ldrh	r3, [r5, #12]
 80109cc:	065b      	lsls	r3, r3, #25
 80109ce:	f53f af1f 	bmi.w	8010810 <_vfiprintf_r+0x44>
 80109d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80109d4:	e71e      	b.n	8010814 <_vfiprintf_r+0x48>
 80109d6:	ab03      	add	r3, sp, #12
 80109d8:	9300      	str	r3, [sp, #0]
 80109da:	462a      	mov	r2, r5
 80109dc:	4630      	mov	r0, r6
 80109de:	4b06      	ldr	r3, [pc, #24]	@ (80109f8 <_vfiprintf_r+0x22c>)
 80109e0:	a904      	add	r1, sp, #16
 80109e2:	f7fc fd05 	bl	800d3f0 <_printf_i>
 80109e6:	e7e4      	b.n	80109b2 <_vfiprintf_r+0x1e6>
 80109e8:	08013b5f 	.word	0x08013b5f
 80109ec:	08013b65 	.word	0x08013b65
 80109f0:	08013b69 	.word	0x08013b69
 80109f4:	0800ceb5 	.word	0x0800ceb5
 80109f8:	080107a7 	.word	0x080107a7

080109fc <__sflush_r>:
 80109fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a02:	0716      	lsls	r6, r2, #28
 8010a04:	4605      	mov	r5, r0
 8010a06:	460c      	mov	r4, r1
 8010a08:	d454      	bmi.n	8010ab4 <__sflush_r+0xb8>
 8010a0a:	684b      	ldr	r3, [r1, #4]
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	dc02      	bgt.n	8010a16 <__sflush_r+0x1a>
 8010a10:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	dd48      	ble.n	8010aa8 <__sflush_r+0xac>
 8010a16:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010a18:	2e00      	cmp	r6, #0
 8010a1a:	d045      	beq.n	8010aa8 <__sflush_r+0xac>
 8010a1c:	2300      	movs	r3, #0
 8010a1e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010a22:	682f      	ldr	r7, [r5, #0]
 8010a24:	6a21      	ldr	r1, [r4, #32]
 8010a26:	602b      	str	r3, [r5, #0]
 8010a28:	d030      	beq.n	8010a8c <__sflush_r+0x90>
 8010a2a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010a2c:	89a3      	ldrh	r3, [r4, #12]
 8010a2e:	0759      	lsls	r1, r3, #29
 8010a30:	d505      	bpl.n	8010a3e <__sflush_r+0x42>
 8010a32:	6863      	ldr	r3, [r4, #4]
 8010a34:	1ad2      	subs	r2, r2, r3
 8010a36:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010a38:	b10b      	cbz	r3, 8010a3e <__sflush_r+0x42>
 8010a3a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010a3c:	1ad2      	subs	r2, r2, r3
 8010a3e:	2300      	movs	r3, #0
 8010a40:	4628      	mov	r0, r5
 8010a42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010a44:	6a21      	ldr	r1, [r4, #32]
 8010a46:	47b0      	blx	r6
 8010a48:	1c43      	adds	r3, r0, #1
 8010a4a:	89a3      	ldrh	r3, [r4, #12]
 8010a4c:	d106      	bne.n	8010a5c <__sflush_r+0x60>
 8010a4e:	6829      	ldr	r1, [r5, #0]
 8010a50:	291d      	cmp	r1, #29
 8010a52:	d82b      	bhi.n	8010aac <__sflush_r+0xb0>
 8010a54:	4a28      	ldr	r2, [pc, #160]	@ (8010af8 <__sflush_r+0xfc>)
 8010a56:	40ca      	lsrs	r2, r1
 8010a58:	07d6      	lsls	r6, r2, #31
 8010a5a:	d527      	bpl.n	8010aac <__sflush_r+0xb0>
 8010a5c:	2200      	movs	r2, #0
 8010a5e:	6062      	str	r2, [r4, #4]
 8010a60:	6922      	ldr	r2, [r4, #16]
 8010a62:	04d9      	lsls	r1, r3, #19
 8010a64:	6022      	str	r2, [r4, #0]
 8010a66:	d504      	bpl.n	8010a72 <__sflush_r+0x76>
 8010a68:	1c42      	adds	r2, r0, #1
 8010a6a:	d101      	bne.n	8010a70 <__sflush_r+0x74>
 8010a6c:	682b      	ldr	r3, [r5, #0]
 8010a6e:	b903      	cbnz	r3, 8010a72 <__sflush_r+0x76>
 8010a70:	6560      	str	r0, [r4, #84]	@ 0x54
 8010a72:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010a74:	602f      	str	r7, [r5, #0]
 8010a76:	b1b9      	cbz	r1, 8010aa8 <__sflush_r+0xac>
 8010a78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010a7c:	4299      	cmp	r1, r3
 8010a7e:	d002      	beq.n	8010a86 <__sflush_r+0x8a>
 8010a80:	4628      	mov	r0, r5
 8010a82:	f7fe f909 	bl	800ec98 <_free_r>
 8010a86:	2300      	movs	r3, #0
 8010a88:	6363      	str	r3, [r4, #52]	@ 0x34
 8010a8a:	e00d      	b.n	8010aa8 <__sflush_r+0xac>
 8010a8c:	2301      	movs	r3, #1
 8010a8e:	4628      	mov	r0, r5
 8010a90:	47b0      	blx	r6
 8010a92:	4602      	mov	r2, r0
 8010a94:	1c50      	adds	r0, r2, #1
 8010a96:	d1c9      	bne.n	8010a2c <__sflush_r+0x30>
 8010a98:	682b      	ldr	r3, [r5, #0]
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d0c6      	beq.n	8010a2c <__sflush_r+0x30>
 8010a9e:	2b1d      	cmp	r3, #29
 8010aa0:	d001      	beq.n	8010aa6 <__sflush_r+0xaa>
 8010aa2:	2b16      	cmp	r3, #22
 8010aa4:	d11d      	bne.n	8010ae2 <__sflush_r+0xe6>
 8010aa6:	602f      	str	r7, [r5, #0]
 8010aa8:	2000      	movs	r0, #0
 8010aaa:	e021      	b.n	8010af0 <__sflush_r+0xf4>
 8010aac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ab0:	b21b      	sxth	r3, r3
 8010ab2:	e01a      	b.n	8010aea <__sflush_r+0xee>
 8010ab4:	690f      	ldr	r7, [r1, #16]
 8010ab6:	2f00      	cmp	r7, #0
 8010ab8:	d0f6      	beq.n	8010aa8 <__sflush_r+0xac>
 8010aba:	0793      	lsls	r3, r2, #30
 8010abc:	bf18      	it	ne
 8010abe:	2300      	movne	r3, #0
 8010ac0:	680e      	ldr	r6, [r1, #0]
 8010ac2:	bf08      	it	eq
 8010ac4:	694b      	ldreq	r3, [r1, #20]
 8010ac6:	1bf6      	subs	r6, r6, r7
 8010ac8:	600f      	str	r7, [r1, #0]
 8010aca:	608b      	str	r3, [r1, #8]
 8010acc:	2e00      	cmp	r6, #0
 8010ace:	ddeb      	ble.n	8010aa8 <__sflush_r+0xac>
 8010ad0:	4633      	mov	r3, r6
 8010ad2:	463a      	mov	r2, r7
 8010ad4:	4628      	mov	r0, r5
 8010ad6:	6a21      	ldr	r1, [r4, #32]
 8010ad8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8010adc:	47e0      	blx	ip
 8010ade:	2800      	cmp	r0, #0
 8010ae0:	dc07      	bgt.n	8010af2 <__sflush_r+0xf6>
 8010ae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010aea:	f04f 30ff 	mov.w	r0, #4294967295
 8010aee:	81a3      	strh	r3, [r4, #12]
 8010af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010af2:	4407      	add	r7, r0
 8010af4:	1a36      	subs	r6, r6, r0
 8010af6:	e7e9      	b.n	8010acc <__sflush_r+0xd0>
 8010af8:	20400001 	.word	0x20400001

08010afc <_fflush_r>:
 8010afc:	b538      	push	{r3, r4, r5, lr}
 8010afe:	690b      	ldr	r3, [r1, #16]
 8010b00:	4605      	mov	r5, r0
 8010b02:	460c      	mov	r4, r1
 8010b04:	b913      	cbnz	r3, 8010b0c <_fflush_r+0x10>
 8010b06:	2500      	movs	r5, #0
 8010b08:	4628      	mov	r0, r5
 8010b0a:	bd38      	pop	{r3, r4, r5, pc}
 8010b0c:	b118      	cbz	r0, 8010b16 <_fflush_r+0x1a>
 8010b0e:	6a03      	ldr	r3, [r0, #32]
 8010b10:	b90b      	cbnz	r3, 8010b16 <_fflush_r+0x1a>
 8010b12:	f7fd f821 	bl	800db58 <__sinit>
 8010b16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d0f3      	beq.n	8010b06 <_fflush_r+0xa>
 8010b1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010b20:	07d0      	lsls	r0, r2, #31
 8010b22:	d404      	bmi.n	8010b2e <_fflush_r+0x32>
 8010b24:	0599      	lsls	r1, r3, #22
 8010b26:	d402      	bmi.n	8010b2e <_fflush_r+0x32>
 8010b28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010b2a:	f7fd fa42 	bl	800dfb2 <__retarget_lock_acquire_recursive>
 8010b2e:	4628      	mov	r0, r5
 8010b30:	4621      	mov	r1, r4
 8010b32:	f7ff ff63 	bl	80109fc <__sflush_r>
 8010b36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010b38:	4605      	mov	r5, r0
 8010b3a:	07da      	lsls	r2, r3, #31
 8010b3c:	d4e4      	bmi.n	8010b08 <_fflush_r+0xc>
 8010b3e:	89a3      	ldrh	r3, [r4, #12]
 8010b40:	059b      	lsls	r3, r3, #22
 8010b42:	d4e1      	bmi.n	8010b08 <_fflush_r+0xc>
 8010b44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010b46:	f7fd fa35 	bl	800dfb4 <__retarget_lock_release_recursive>
 8010b4a:	e7dd      	b.n	8010b08 <_fflush_r+0xc>

08010b4c <__swhatbuf_r>:
 8010b4c:	b570      	push	{r4, r5, r6, lr}
 8010b4e:	460c      	mov	r4, r1
 8010b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b54:	4615      	mov	r5, r2
 8010b56:	2900      	cmp	r1, #0
 8010b58:	461e      	mov	r6, r3
 8010b5a:	b096      	sub	sp, #88	@ 0x58
 8010b5c:	da0c      	bge.n	8010b78 <__swhatbuf_r+0x2c>
 8010b5e:	89a3      	ldrh	r3, [r4, #12]
 8010b60:	2100      	movs	r1, #0
 8010b62:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010b66:	bf14      	ite	ne
 8010b68:	2340      	movne	r3, #64	@ 0x40
 8010b6a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010b6e:	2000      	movs	r0, #0
 8010b70:	6031      	str	r1, [r6, #0]
 8010b72:	602b      	str	r3, [r5, #0]
 8010b74:	b016      	add	sp, #88	@ 0x58
 8010b76:	bd70      	pop	{r4, r5, r6, pc}
 8010b78:	466a      	mov	r2, sp
 8010b7a:	f000 f875 	bl	8010c68 <_fstat_r>
 8010b7e:	2800      	cmp	r0, #0
 8010b80:	dbed      	blt.n	8010b5e <__swhatbuf_r+0x12>
 8010b82:	9901      	ldr	r1, [sp, #4]
 8010b84:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010b88:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010b8c:	4259      	negs	r1, r3
 8010b8e:	4159      	adcs	r1, r3
 8010b90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b94:	e7eb      	b.n	8010b6e <__swhatbuf_r+0x22>

08010b96 <__smakebuf_r>:
 8010b96:	898b      	ldrh	r3, [r1, #12]
 8010b98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010b9a:	079d      	lsls	r5, r3, #30
 8010b9c:	4606      	mov	r6, r0
 8010b9e:	460c      	mov	r4, r1
 8010ba0:	d507      	bpl.n	8010bb2 <__smakebuf_r+0x1c>
 8010ba2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010ba6:	6023      	str	r3, [r4, #0]
 8010ba8:	6123      	str	r3, [r4, #16]
 8010baa:	2301      	movs	r3, #1
 8010bac:	6163      	str	r3, [r4, #20]
 8010bae:	b003      	add	sp, #12
 8010bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010bb2:	466a      	mov	r2, sp
 8010bb4:	ab01      	add	r3, sp, #4
 8010bb6:	f7ff ffc9 	bl	8010b4c <__swhatbuf_r>
 8010bba:	9f00      	ldr	r7, [sp, #0]
 8010bbc:	4605      	mov	r5, r0
 8010bbe:	4639      	mov	r1, r7
 8010bc0:	4630      	mov	r0, r6
 8010bc2:	f7fe f8db 	bl	800ed7c <_malloc_r>
 8010bc6:	b948      	cbnz	r0, 8010bdc <__smakebuf_r+0x46>
 8010bc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bcc:	059a      	lsls	r2, r3, #22
 8010bce:	d4ee      	bmi.n	8010bae <__smakebuf_r+0x18>
 8010bd0:	f023 0303 	bic.w	r3, r3, #3
 8010bd4:	f043 0302 	orr.w	r3, r3, #2
 8010bd8:	81a3      	strh	r3, [r4, #12]
 8010bda:	e7e2      	b.n	8010ba2 <__smakebuf_r+0xc>
 8010bdc:	89a3      	ldrh	r3, [r4, #12]
 8010bde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010be2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010be6:	81a3      	strh	r3, [r4, #12]
 8010be8:	9b01      	ldr	r3, [sp, #4]
 8010bea:	6020      	str	r0, [r4, #0]
 8010bec:	b15b      	cbz	r3, 8010c06 <__smakebuf_r+0x70>
 8010bee:	4630      	mov	r0, r6
 8010bf0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010bf4:	f000 f84a 	bl	8010c8c <_isatty_r>
 8010bf8:	b128      	cbz	r0, 8010c06 <__smakebuf_r+0x70>
 8010bfa:	89a3      	ldrh	r3, [r4, #12]
 8010bfc:	f023 0303 	bic.w	r3, r3, #3
 8010c00:	f043 0301 	orr.w	r3, r3, #1
 8010c04:	81a3      	strh	r3, [r4, #12]
 8010c06:	89a3      	ldrh	r3, [r4, #12]
 8010c08:	431d      	orrs	r5, r3
 8010c0a:	81a5      	strh	r5, [r4, #12]
 8010c0c:	e7cf      	b.n	8010bae <__smakebuf_r+0x18>

08010c0e <memmove>:
 8010c0e:	4288      	cmp	r0, r1
 8010c10:	b510      	push	{r4, lr}
 8010c12:	eb01 0402 	add.w	r4, r1, r2
 8010c16:	d902      	bls.n	8010c1e <memmove+0x10>
 8010c18:	4284      	cmp	r4, r0
 8010c1a:	4623      	mov	r3, r4
 8010c1c:	d807      	bhi.n	8010c2e <memmove+0x20>
 8010c1e:	1e43      	subs	r3, r0, #1
 8010c20:	42a1      	cmp	r1, r4
 8010c22:	d008      	beq.n	8010c36 <memmove+0x28>
 8010c24:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010c28:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010c2c:	e7f8      	b.n	8010c20 <memmove+0x12>
 8010c2e:	4601      	mov	r1, r0
 8010c30:	4402      	add	r2, r0
 8010c32:	428a      	cmp	r2, r1
 8010c34:	d100      	bne.n	8010c38 <memmove+0x2a>
 8010c36:	bd10      	pop	{r4, pc}
 8010c38:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010c3c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010c40:	e7f7      	b.n	8010c32 <memmove+0x24>

08010c42 <strncmp>:
 8010c42:	b510      	push	{r4, lr}
 8010c44:	b16a      	cbz	r2, 8010c62 <strncmp+0x20>
 8010c46:	3901      	subs	r1, #1
 8010c48:	1884      	adds	r4, r0, r2
 8010c4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010c4e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010c52:	429a      	cmp	r2, r3
 8010c54:	d103      	bne.n	8010c5e <strncmp+0x1c>
 8010c56:	42a0      	cmp	r0, r4
 8010c58:	d001      	beq.n	8010c5e <strncmp+0x1c>
 8010c5a:	2a00      	cmp	r2, #0
 8010c5c:	d1f5      	bne.n	8010c4a <strncmp+0x8>
 8010c5e:	1ad0      	subs	r0, r2, r3
 8010c60:	bd10      	pop	{r4, pc}
 8010c62:	4610      	mov	r0, r2
 8010c64:	e7fc      	b.n	8010c60 <strncmp+0x1e>
	...

08010c68 <_fstat_r>:
 8010c68:	b538      	push	{r3, r4, r5, lr}
 8010c6a:	2300      	movs	r3, #0
 8010c6c:	4d06      	ldr	r5, [pc, #24]	@ (8010c88 <_fstat_r+0x20>)
 8010c6e:	4604      	mov	r4, r0
 8010c70:	4608      	mov	r0, r1
 8010c72:	4611      	mov	r1, r2
 8010c74:	602b      	str	r3, [r5, #0]
 8010c76:	f7f7 ff29 	bl	8008acc <_fstat>
 8010c7a:	1c43      	adds	r3, r0, #1
 8010c7c:	d102      	bne.n	8010c84 <_fstat_r+0x1c>
 8010c7e:	682b      	ldr	r3, [r5, #0]
 8010c80:	b103      	cbz	r3, 8010c84 <_fstat_r+0x1c>
 8010c82:	6023      	str	r3, [r4, #0]
 8010c84:	bd38      	pop	{r3, r4, r5, pc}
 8010c86:	bf00      	nop
 8010c88:	20000968 	.word	0x20000968

08010c8c <_isatty_r>:
 8010c8c:	b538      	push	{r3, r4, r5, lr}
 8010c8e:	2300      	movs	r3, #0
 8010c90:	4d05      	ldr	r5, [pc, #20]	@ (8010ca8 <_isatty_r+0x1c>)
 8010c92:	4604      	mov	r4, r0
 8010c94:	4608      	mov	r0, r1
 8010c96:	602b      	str	r3, [r5, #0]
 8010c98:	f7f7 ff27 	bl	8008aea <_isatty>
 8010c9c:	1c43      	adds	r3, r0, #1
 8010c9e:	d102      	bne.n	8010ca6 <_isatty_r+0x1a>
 8010ca0:	682b      	ldr	r3, [r5, #0]
 8010ca2:	b103      	cbz	r3, 8010ca6 <_isatty_r+0x1a>
 8010ca4:	6023      	str	r3, [r4, #0]
 8010ca6:	bd38      	pop	{r3, r4, r5, pc}
 8010ca8:	20000968 	.word	0x20000968

08010cac <_sbrk_r>:
 8010cac:	b538      	push	{r3, r4, r5, lr}
 8010cae:	2300      	movs	r3, #0
 8010cb0:	4d05      	ldr	r5, [pc, #20]	@ (8010cc8 <_sbrk_r+0x1c>)
 8010cb2:	4604      	mov	r4, r0
 8010cb4:	4608      	mov	r0, r1
 8010cb6:	602b      	str	r3, [r5, #0]
 8010cb8:	f7f7 ff2e 	bl	8008b18 <_sbrk>
 8010cbc:	1c43      	adds	r3, r0, #1
 8010cbe:	d102      	bne.n	8010cc6 <_sbrk_r+0x1a>
 8010cc0:	682b      	ldr	r3, [r5, #0]
 8010cc2:	b103      	cbz	r3, 8010cc6 <_sbrk_r+0x1a>
 8010cc4:	6023      	str	r3, [r4, #0]
 8010cc6:	bd38      	pop	{r3, r4, r5, pc}
 8010cc8:	20000968 	.word	0x20000968

08010ccc <memcpy>:
 8010ccc:	440a      	add	r2, r1
 8010cce:	4291      	cmp	r1, r2
 8010cd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8010cd4:	d100      	bne.n	8010cd8 <memcpy+0xc>
 8010cd6:	4770      	bx	lr
 8010cd8:	b510      	push	{r4, lr}
 8010cda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010cde:	4291      	cmp	r1, r2
 8010ce0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010ce4:	d1f9      	bne.n	8010cda <memcpy+0xe>
 8010ce6:	bd10      	pop	{r4, pc}

08010ce8 <nan>:
 8010ce8:	2000      	movs	r0, #0
 8010cea:	4901      	ldr	r1, [pc, #4]	@ (8010cf0 <nan+0x8>)
 8010cec:	4770      	bx	lr
 8010cee:	bf00      	nop
 8010cf0:	7ff80000 	.word	0x7ff80000

08010cf4 <__assert_func>:
 8010cf4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010cf6:	4614      	mov	r4, r2
 8010cf8:	461a      	mov	r2, r3
 8010cfa:	4b09      	ldr	r3, [pc, #36]	@ (8010d20 <__assert_func+0x2c>)
 8010cfc:	4605      	mov	r5, r0
 8010cfe:	681b      	ldr	r3, [r3, #0]
 8010d00:	68d8      	ldr	r0, [r3, #12]
 8010d02:	b14c      	cbz	r4, 8010d18 <__assert_func+0x24>
 8010d04:	4b07      	ldr	r3, [pc, #28]	@ (8010d24 <__assert_func+0x30>)
 8010d06:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010d0a:	9100      	str	r1, [sp, #0]
 8010d0c:	462b      	mov	r3, r5
 8010d0e:	4906      	ldr	r1, [pc, #24]	@ (8010d28 <__assert_func+0x34>)
 8010d10:	f000 fba8 	bl	8011464 <fiprintf>
 8010d14:	f000 fbb8 	bl	8011488 <abort>
 8010d18:	4b04      	ldr	r3, [pc, #16]	@ (8010d2c <__assert_func+0x38>)
 8010d1a:	461c      	mov	r4, r3
 8010d1c:	e7f3      	b.n	8010d06 <__assert_func+0x12>
 8010d1e:	bf00      	nop
 8010d20:	200000b4 	.word	0x200000b4
 8010d24:	08013b78 	.word	0x08013b78
 8010d28:	08013b85 	.word	0x08013b85
 8010d2c:	08013bb3 	.word	0x08013bb3

08010d30 <_calloc_r>:
 8010d30:	b570      	push	{r4, r5, r6, lr}
 8010d32:	fba1 5402 	umull	r5, r4, r1, r2
 8010d36:	b934      	cbnz	r4, 8010d46 <_calloc_r+0x16>
 8010d38:	4629      	mov	r1, r5
 8010d3a:	f7fe f81f 	bl	800ed7c <_malloc_r>
 8010d3e:	4606      	mov	r6, r0
 8010d40:	b928      	cbnz	r0, 8010d4e <_calloc_r+0x1e>
 8010d42:	4630      	mov	r0, r6
 8010d44:	bd70      	pop	{r4, r5, r6, pc}
 8010d46:	220c      	movs	r2, #12
 8010d48:	2600      	movs	r6, #0
 8010d4a:	6002      	str	r2, [r0, #0]
 8010d4c:	e7f9      	b.n	8010d42 <_calloc_r+0x12>
 8010d4e:	462a      	mov	r2, r5
 8010d50:	4621      	mov	r1, r4
 8010d52:	f7fd f8b1 	bl	800deb8 <memset>
 8010d56:	e7f4      	b.n	8010d42 <_calloc_r+0x12>

08010d58 <rshift>:
 8010d58:	6903      	ldr	r3, [r0, #16]
 8010d5a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010d5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010d62:	f100 0414 	add.w	r4, r0, #20
 8010d66:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010d6a:	dd46      	ble.n	8010dfa <rshift+0xa2>
 8010d6c:	f011 011f 	ands.w	r1, r1, #31
 8010d70:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010d74:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010d78:	d10c      	bne.n	8010d94 <rshift+0x3c>
 8010d7a:	4629      	mov	r1, r5
 8010d7c:	f100 0710 	add.w	r7, r0, #16
 8010d80:	42b1      	cmp	r1, r6
 8010d82:	d335      	bcc.n	8010df0 <rshift+0x98>
 8010d84:	1a9b      	subs	r3, r3, r2
 8010d86:	009b      	lsls	r3, r3, #2
 8010d88:	1eea      	subs	r2, r5, #3
 8010d8a:	4296      	cmp	r6, r2
 8010d8c:	bf38      	it	cc
 8010d8e:	2300      	movcc	r3, #0
 8010d90:	4423      	add	r3, r4
 8010d92:	e015      	b.n	8010dc0 <rshift+0x68>
 8010d94:	46a1      	mov	r9, r4
 8010d96:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010d9a:	f1c1 0820 	rsb	r8, r1, #32
 8010d9e:	40cf      	lsrs	r7, r1
 8010da0:	f105 0e04 	add.w	lr, r5, #4
 8010da4:	4576      	cmp	r6, lr
 8010da6:	46f4      	mov	ip, lr
 8010da8:	d816      	bhi.n	8010dd8 <rshift+0x80>
 8010daa:	1a9a      	subs	r2, r3, r2
 8010dac:	0092      	lsls	r2, r2, #2
 8010dae:	3a04      	subs	r2, #4
 8010db0:	3501      	adds	r5, #1
 8010db2:	42ae      	cmp	r6, r5
 8010db4:	bf38      	it	cc
 8010db6:	2200      	movcc	r2, #0
 8010db8:	18a3      	adds	r3, r4, r2
 8010dba:	50a7      	str	r7, [r4, r2]
 8010dbc:	b107      	cbz	r7, 8010dc0 <rshift+0x68>
 8010dbe:	3304      	adds	r3, #4
 8010dc0:	42a3      	cmp	r3, r4
 8010dc2:	eba3 0204 	sub.w	r2, r3, r4
 8010dc6:	bf08      	it	eq
 8010dc8:	2300      	moveq	r3, #0
 8010dca:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010dce:	6102      	str	r2, [r0, #16]
 8010dd0:	bf08      	it	eq
 8010dd2:	6143      	streq	r3, [r0, #20]
 8010dd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010dd8:	f8dc c000 	ldr.w	ip, [ip]
 8010ddc:	fa0c fc08 	lsl.w	ip, ip, r8
 8010de0:	ea4c 0707 	orr.w	r7, ip, r7
 8010de4:	f849 7b04 	str.w	r7, [r9], #4
 8010de8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010dec:	40cf      	lsrs	r7, r1
 8010dee:	e7d9      	b.n	8010da4 <rshift+0x4c>
 8010df0:	f851 cb04 	ldr.w	ip, [r1], #4
 8010df4:	f847 cf04 	str.w	ip, [r7, #4]!
 8010df8:	e7c2      	b.n	8010d80 <rshift+0x28>
 8010dfa:	4623      	mov	r3, r4
 8010dfc:	e7e0      	b.n	8010dc0 <rshift+0x68>

08010dfe <__hexdig_fun>:
 8010dfe:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010e02:	2b09      	cmp	r3, #9
 8010e04:	d802      	bhi.n	8010e0c <__hexdig_fun+0xe>
 8010e06:	3820      	subs	r0, #32
 8010e08:	b2c0      	uxtb	r0, r0
 8010e0a:	4770      	bx	lr
 8010e0c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010e10:	2b05      	cmp	r3, #5
 8010e12:	d801      	bhi.n	8010e18 <__hexdig_fun+0x1a>
 8010e14:	3847      	subs	r0, #71	@ 0x47
 8010e16:	e7f7      	b.n	8010e08 <__hexdig_fun+0xa>
 8010e18:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010e1c:	2b05      	cmp	r3, #5
 8010e1e:	d801      	bhi.n	8010e24 <__hexdig_fun+0x26>
 8010e20:	3827      	subs	r0, #39	@ 0x27
 8010e22:	e7f1      	b.n	8010e08 <__hexdig_fun+0xa>
 8010e24:	2000      	movs	r0, #0
 8010e26:	4770      	bx	lr

08010e28 <__gethex>:
 8010e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e2c:	468a      	mov	sl, r1
 8010e2e:	4690      	mov	r8, r2
 8010e30:	b085      	sub	sp, #20
 8010e32:	9302      	str	r3, [sp, #8]
 8010e34:	680b      	ldr	r3, [r1, #0]
 8010e36:	9001      	str	r0, [sp, #4]
 8010e38:	1c9c      	adds	r4, r3, #2
 8010e3a:	46a1      	mov	r9, r4
 8010e3c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010e40:	2830      	cmp	r0, #48	@ 0x30
 8010e42:	d0fa      	beq.n	8010e3a <__gethex+0x12>
 8010e44:	eba9 0303 	sub.w	r3, r9, r3
 8010e48:	f1a3 0b02 	sub.w	fp, r3, #2
 8010e4c:	f7ff ffd7 	bl	8010dfe <__hexdig_fun>
 8010e50:	4605      	mov	r5, r0
 8010e52:	2800      	cmp	r0, #0
 8010e54:	d168      	bne.n	8010f28 <__gethex+0x100>
 8010e56:	2201      	movs	r2, #1
 8010e58:	4648      	mov	r0, r9
 8010e5a:	499f      	ldr	r1, [pc, #636]	@ (80110d8 <__gethex+0x2b0>)
 8010e5c:	f7ff fef1 	bl	8010c42 <strncmp>
 8010e60:	4607      	mov	r7, r0
 8010e62:	2800      	cmp	r0, #0
 8010e64:	d167      	bne.n	8010f36 <__gethex+0x10e>
 8010e66:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010e6a:	4626      	mov	r6, r4
 8010e6c:	f7ff ffc7 	bl	8010dfe <__hexdig_fun>
 8010e70:	2800      	cmp	r0, #0
 8010e72:	d062      	beq.n	8010f3a <__gethex+0x112>
 8010e74:	4623      	mov	r3, r4
 8010e76:	7818      	ldrb	r0, [r3, #0]
 8010e78:	4699      	mov	r9, r3
 8010e7a:	2830      	cmp	r0, #48	@ 0x30
 8010e7c:	f103 0301 	add.w	r3, r3, #1
 8010e80:	d0f9      	beq.n	8010e76 <__gethex+0x4e>
 8010e82:	f7ff ffbc 	bl	8010dfe <__hexdig_fun>
 8010e86:	fab0 f580 	clz	r5, r0
 8010e8a:	f04f 0b01 	mov.w	fp, #1
 8010e8e:	096d      	lsrs	r5, r5, #5
 8010e90:	464a      	mov	r2, r9
 8010e92:	4616      	mov	r6, r2
 8010e94:	7830      	ldrb	r0, [r6, #0]
 8010e96:	3201      	adds	r2, #1
 8010e98:	f7ff ffb1 	bl	8010dfe <__hexdig_fun>
 8010e9c:	2800      	cmp	r0, #0
 8010e9e:	d1f8      	bne.n	8010e92 <__gethex+0x6a>
 8010ea0:	2201      	movs	r2, #1
 8010ea2:	4630      	mov	r0, r6
 8010ea4:	498c      	ldr	r1, [pc, #560]	@ (80110d8 <__gethex+0x2b0>)
 8010ea6:	f7ff fecc 	bl	8010c42 <strncmp>
 8010eaa:	2800      	cmp	r0, #0
 8010eac:	d13f      	bne.n	8010f2e <__gethex+0x106>
 8010eae:	b944      	cbnz	r4, 8010ec2 <__gethex+0x9a>
 8010eb0:	1c74      	adds	r4, r6, #1
 8010eb2:	4622      	mov	r2, r4
 8010eb4:	4616      	mov	r6, r2
 8010eb6:	7830      	ldrb	r0, [r6, #0]
 8010eb8:	3201      	adds	r2, #1
 8010eba:	f7ff ffa0 	bl	8010dfe <__hexdig_fun>
 8010ebe:	2800      	cmp	r0, #0
 8010ec0:	d1f8      	bne.n	8010eb4 <__gethex+0x8c>
 8010ec2:	1ba4      	subs	r4, r4, r6
 8010ec4:	00a7      	lsls	r7, r4, #2
 8010ec6:	7833      	ldrb	r3, [r6, #0]
 8010ec8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010ecc:	2b50      	cmp	r3, #80	@ 0x50
 8010ece:	d13e      	bne.n	8010f4e <__gethex+0x126>
 8010ed0:	7873      	ldrb	r3, [r6, #1]
 8010ed2:	2b2b      	cmp	r3, #43	@ 0x2b
 8010ed4:	d033      	beq.n	8010f3e <__gethex+0x116>
 8010ed6:	2b2d      	cmp	r3, #45	@ 0x2d
 8010ed8:	d034      	beq.n	8010f44 <__gethex+0x11c>
 8010eda:	2400      	movs	r4, #0
 8010edc:	1c71      	adds	r1, r6, #1
 8010ede:	7808      	ldrb	r0, [r1, #0]
 8010ee0:	f7ff ff8d 	bl	8010dfe <__hexdig_fun>
 8010ee4:	1e43      	subs	r3, r0, #1
 8010ee6:	b2db      	uxtb	r3, r3
 8010ee8:	2b18      	cmp	r3, #24
 8010eea:	d830      	bhi.n	8010f4e <__gethex+0x126>
 8010eec:	f1a0 0210 	sub.w	r2, r0, #16
 8010ef0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010ef4:	f7ff ff83 	bl	8010dfe <__hexdig_fun>
 8010ef8:	f100 3cff 	add.w	ip, r0, #4294967295
 8010efc:	fa5f fc8c 	uxtb.w	ip, ip
 8010f00:	f1bc 0f18 	cmp.w	ip, #24
 8010f04:	f04f 030a 	mov.w	r3, #10
 8010f08:	d91e      	bls.n	8010f48 <__gethex+0x120>
 8010f0a:	b104      	cbz	r4, 8010f0e <__gethex+0xe6>
 8010f0c:	4252      	negs	r2, r2
 8010f0e:	4417      	add	r7, r2
 8010f10:	f8ca 1000 	str.w	r1, [sl]
 8010f14:	b1ed      	cbz	r5, 8010f52 <__gethex+0x12a>
 8010f16:	f1bb 0f00 	cmp.w	fp, #0
 8010f1a:	bf0c      	ite	eq
 8010f1c:	2506      	moveq	r5, #6
 8010f1e:	2500      	movne	r5, #0
 8010f20:	4628      	mov	r0, r5
 8010f22:	b005      	add	sp, #20
 8010f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f28:	2500      	movs	r5, #0
 8010f2a:	462c      	mov	r4, r5
 8010f2c:	e7b0      	b.n	8010e90 <__gethex+0x68>
 8010f2e:	2c00      	cmp	r4, #0
 8010f30:	d1c7      	bne.n	8010ec2 <__gethex+0x9a>
 8010f32:	4627      	mov	r7, r4
 8010f34:	e7c7      	b.n	8010ec6 <__gethex+0x9e>
 8010f36:	464e      	mov	r6, r9
 8010f38:	462f      	mov	r7, r5
 8010f3a:	2501      	movs	r5, #1
 8010f3c:	e7c3      	b.n	8010ec6 <__gethex+0x9e>
 8010f3e:	2400      	movs	r4, #0
 8010f40:	1cb1      	adds	r1, r6, #2
 8010f42:	e7cc      	b.n	8010ede <__gethex+0xb6>
 8010f44:	2401      	movs	r4, #1
 8010f46:	e7fb      	b.n	8010f40 <__gethex+0x118>
 8010f48:	fb03 0002 	mla	r0, r3, r2, r0
 8010f4c:	e7ce      	b.n	8010eec <__gethex+0xc4>
 8010f4e:	4631      	mov	r1, r6
 8010f50:	e7de      	b.n	8010f10 <__gethex+0xe8>
 8010f52:	4629      	mov	r1, r5
 8010f54:	eba6 0309 	sub.w	r3, r6, r9
 8010f58:	3b01      	subs	r3, #1
 8010f5a:	2b07      	cmp	r3, #7
 8010f5c:	dc0a      	bgt.n	8010f74 <__gethex+0x14c>
 8010f5e:	9801      	ldr	r0, [sp, #4]
 8010f60:	f7fd ff98 	bl	800ee94 <_Balloc>
 8010f64:	4604      	mov	r4, r0
 8010f66:	b940      	cbnz	r0, 8010f7a <__gethex+0x152>
 8010f68:	4602      	mov	r2, r0
 8010f6a:	21e4      	movs	r1, #228	@ 0xe4
 8010f6c:	4b5b      	ldr	r3, [pc, #364]	@ (80110dc <__gethex+0x2b4>)
 8010f6e:	485c      	ldr	r0, [pc, #368]	@ (80110e0 <__gethex+0x2b8>)
 8010f70:	f7ff fec0 	bl	8010cf4 <__assert_func>
 8010f74:	3101      	adds	r1, #1
 8010f76:	105b      	asrs	r3, r3, #1
 8010f78:	e7ef      	b.n	8010f5a <__gethex+0x132>
 8010f7a:	2300      	movs	r3, #0
 8010f7c:	f100 0a14 	add.w	sl, r0, #20
 8010f80:	4655      	mov	r5, sl
 8010f82:	469b      	mov	fp, r3
 8010f84:	45b1      	cmp	r9, r6
 8010f86:	d337      	bcc.n	8010ff8 <__gethex+0x1d0>
 8010f88:	f845 bb04 	str.w	fp, [r5], #4
 8010f8c:	eba5 050a 	sub.w	r5, r5, sl
 8010f90:	10ad      	asrs	r5, r5, #2
 8010f92:	6125      	str	r5, [r4, #16]
 8010f94:	4658      	mov	r0, fp
 8010f96:	f7fe f86f 	bl	800f078 <__hi0bits>
 8010f9a:	016d      	lsls	r5, r5, #5
 8010f9c:	f8d8 6000 	ldr.w	r6, [r8]
 8010fa0:	1a2d      	subs	r5, r5, r0
 8010fa2:	42b5      	cmp	r5, r6
 8010fa4:	dd54      	ble.n	8011050 <__gethex+0x228>
 8010fa6:	1bad      	subs	r5, r5, r6
 8010fa8:	4629      	mov	r1, r5
 8010faa:	4620      	mov	r0, r4
 8010fac:	f7fe fbf1 	bl	800f792 <__any_on>
 8010fb0:	4681      	mov	r9, r0
 8010fb2:	b178      	cbz	r0, 8010fd4 <__gethex+0x1ac>
 8010fb4:	f04f 0901 	mov.w	r9, #1
 8010fb8:	1e6b      	subs	r3, r5, #1
 8010fba:	1159      	asrs	r1, r3, #5
 8010fbc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010fc0:	f003 021f 	and.w	r2, r3, #31
 8010fc4:	fa09 f202 	lsl.w	r2, r9, r2
 8010fc8:	420a      	tst	r2, r1
 8010fca:	d003      	beq.n	8010fd4 <__gethex+0x1ac>
 8010fcc:	454b      	cmp	r3, r9
 8010fce:	dc36      	bgt.n	801103e <__gethex+0x216>
 8010fd0:	f04f 0902 	mov.w	r9, #2
 8010fd4:	4629      	mov	r1, r5
 8010fd6:	4620      	mov	r0, r4
 8010fd8:	f7ff febe 	bl	8010d58 <rshift>
 8010fdc:	442f      	add	r7, r5
 8010fde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010fe2:	42bb      	cmp	r3, r7
 8010fe4:	da42      	bge.n	801106c <__gethex+0x244>
 8010fe6:	4621      	mov	r1, r4
 8010fe8:	9801      	ldr	r0, [sp, #4]
 8010fea:	f7fd ff93 	bl	800ef14 <_Bfree>
 8010fee:	2300      	movs	r3, #0
 8010ff0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010ff2:	25a3      	movs	r5, #163	@ 0xa3
 8010ff4:	6013      	str	r3, [r2, #0]
 8010ff6:	e793      	b.n	8010f20 <__gethex+0xf8>
 8010ff8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010ffc:	2a2e      	cmp	r2, #46	@ 0x2e
 8010ffe:	d012      	beq.n	8011026 <__gethex+0x1fe>
 8011000:	2b20      	cmp	r3, #32
 8011002:	d104      	bne.n	801100e <__gethex+0x1e6>
 8011004:	f845 bb04 	str.w	fp, [r5], #4
 8011008:	f04f 0b00 	mov.w	fp, #0
 801100c:	465b      	mov	r3, fp
 801100e:	7830      	ldrb	r0, [r6, #0]
 8011010:	9303      	str	r3, [sp, #12]
 8011012:	f7ff fef4 	bl	8010dfe <__hexdig_fun>
 8011016:	9b03      	ldr	r3, [sp, #12]
 8011018:	f000 000f 	and.w	r0, r0, #15
 801101c:	4098      	lsls	r0, r3
 801101e:	ea4b 0b00 	orr.w	fp, fp, r0
 8011022:	3304      	adds	r3, #4
 8011024:	e7ae      	b.n	8010f84 <__gethex+0x15c>
 8011026:	45b1      	cmp	r9, r6
 8011028:	d8ea      	bhi.n	8011000 <__gethex+0x1d8>
 801102a:	2201      	movs	r2, #1
 801102c:	4630      	mov	r0, r6
 801102e:	492a      	ldr	r1, [pc, #168]	@ (80110d8 <__gethex+0x2b0>)
 8011030:	9303      	str	r3, [sp, #12]
 8011032:	f7ff fe06 	bl	8010c42 <strncmp>
 8011036:	9b03      	ldr	r3, [sp, #12]
 8011038:	2800      	cmp	r0, #0
 801103a:	d1e1      	bne.n	8011000 <__gethex+0x1d8>
 801103c:	e7a2      	b.n	8010f84 <__gethex+0x15c>
 801103e:	4620      	mov	r0, r4
 8011040:	1ea9      	subs	r1, r5, #2
 8011042:	f7fe fba6 	bl	800f792 <__any_on>
 8011046:	2800      	cmp	r0, #0
 8011048:	d0c2      	beq.n	8010fd0 <__gethex+0x1a8>
 801104a:	f04f 0903 	mov.w	r9, #3
 801104e:	e7c1      	b.n	8010fd4 <__gethex+0x1ac>
 8011050:	da09      	bge.n	8011066 <__gethex+0x23e>
 8011052:	1b75      	subs	r5, r6, r5
 8011054:	4621      	mov	r1, r4
 8011056:	462a      	mov	r2, r5
 8011058:	9801      	ldr	r0, [sp, #4]
 801105a:	f7fe f96b 	bl	800f334 <__lshift>
 801105e:	4604      	mov	r4, r0
 8011060:	1b7f      	subs	r7, r7, r5
 8011062:	f100 0a14 	add.w	sl, r0, #20
 8011066:	f04f 0900 	mov.w	r9, #0
 801106a:	e7b8      	b.n	8010fde <__gethex+0x1b6>
 801106c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011070:	42bd      	cmp	r5, r7
 8011072:	dd6f      	ble.n	8011154 <__gethex+0x32c>
 8011074:	1bed      	subs	r5, r5, r7
 8011076:	42ae      	cmp	r6, r5
 8011078:	dc34      	bgt.n	80110e4 <__gethex+0x2bc>
 801107a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801107e:	2b02      	cmp	r3, #2
 8011080:	d022      	beq.n	80110c8 <__gethex+0x2a0>
 8011082:	2b03      	cmp	r3, #3
 8011084:	d024      	beq.n	80110d0 <__gethex+0x2a8>
 8011086:	2b01      	cmp	r3, #1
 8011088:	d115      	bne.n	80110b6 <__gethex+0x28e>
 801108a:	42ae      	cmp	r6, r5
 801108c:	d113      	bne.n	80110b6 <__gethex+0x28e>
 801108e:	2e01      	cmp	r6, #1
 8011090:	d10b      	bne.n	80110aa <__gethex+0x282>
 8011092:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011096:	9a02      	ldr	r2, [sp, #8]
 8011098:	2562      	movs	r5, #98	@ 0x62
 801109a:	6013      	str	r3, [r2, #0]
 801109c:	2301      	movs	r3, #1
 801109e:	6123      	str	r3, [r4, #16]
 80110a0:	f8ca 3000 	str.w	r3, [sl]
 80110a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80110a6:	601c      	str	r4, [r3, #0]
 80110a8:	e73a      	b.n	8010f20 <__gethex+0xf8>
 80110aa:	4620      	mov	r0, r4
 80110ac:	1e71      	subs	r1, r6, #1
 80110ae:	f7fe fb70 	bl	800f792 <__any_on>
 80110b2:	2800      	cmp	r0, #0
 80110b4:	d1ed      	bne.n	8011092 <__gethex+0x26a>
 80110b6:	4621      	mov	r1, r4
 80110b8:	9801      	ldr	r0, [sp, #4]
 80110ba:	f7fd ff2b 	bl	800ef14 <_Bfree>
 80110be:	2300      	movs	r3, #0
 80110c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80110c2:	2550      	movs	r5, #80	@ 0x50
 80110c4:	6013      	str	r3, [r2, #0]
 80110c6:	e72b      	b.n	8010f20 <__gethex+0xf8>
 80110c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d1f3      	bne.n	80110b6 <__gethex+0x28e>
 80110ce:	e7e0      	b.n	8011092 <__gethex+0x26a>
 80110d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d1dd      	bne.n	8011092 <__gethex+0x26a>
 80110d6:	e7ee      	b.n	80110b6 <__gethex+0x28e>
 80110d8:	08013b5d 	.word	0x08013b5d
 80110dc:	08013af3 	.word	0x08013af3
 80110e0:	08013bb4 	.word	0x08013bb4
 80110e4:	1e6f      	subs	r7, r5, #1
 80110e6:	f1b9 0f00 	cmp.w	r9, #0
 80110ea:	d130      	bne.n	801114e <__gethex+0x326>
 80110ec:	b127      	cbz	r7, 80110f8 <__gethex+0x2d0>
 80110ee:	4639      	mov	r1, r7
 80110f0:	4620      	mov	r0, r4
 80110f2:	f7fe fb4e 	bl	800f792 <__any_on>
 80110f6:	4681      	mov	r9, r0
 80110f8:	2301      	movs	r3, #1
 80110fa:	4629      	mov	r1, r5
 80110fc:	1b76      	subs	r6, r6, r5
 80110fe:	2502      	movs	r5, #2
 8011100:	117a      	asrs	r2, r7, #5
 8011102:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011106:	f007 071f 	and.w	r7, r7, #31
 801110a:	40bb      	lsls	r3, r7
 801110c:	4213      	tst	r3, r2
 801110e:	4620      	mov	r0, r4
 8011110:	bf18      	it	ne
 8011112:	f049 0902 	orrne.w	r9, r9, #2
 8011116:	f7ff fe1f 	bl	8010d58 <rshift>
 801111a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801111e:	f1b9 0f00 	cmp.w	r9, #0
 8011122:	d047      	beq.n	80111b4 <__gethex+0x38c>
 8011124:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011128:	2b02      	cmp	r3, #2
 801112a:	d015      	beq.n	8011158 <__gethex+0x330>
 801112c:	2b03      	cmp	r3, #3
 801112e:	d017      	beq.n	8011160 <__gethex+0x338>
 8011130:	2b01      	cmp	r3, #1
 8011132:	d109      	bne.n	8011148 <__gethex+0x320>
 8011134:	f019 0f02 	tst.w	r9, #2
 8011138:	d006      	beq.n	8011148 <__gethex+0x320>
 801113a:	f8da 3000 	ldr.w	r3, [sl]
 801113e:	ea49 0903 	orr.w	r9, r9, r3
 8011142:	f019 0f01 	tst.w	r9, #1
 8011146:	d10e      	bne.n	8011166 <__gethex+0x33e>
 8011148:	f045 0510 	orr.w	r5, r5, #16
 801114c:	e032      	b.n	80111b4 <__gethex+0x38c>
 801114e:	f04f 0901 	mov.w	r9, #1
 8011152:	e7d1      	b.n	80110f8 <__gethex+0x2d0>
 8011154:	2501      	movs	r5, #1
 8011156:	e7e2      	b.n	801111e <__gethex+0x2f6>
 8011158:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801115a:	f1c3 0301 	rsb	r3, r3, #1
 801115e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011160:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011162:	2b00      	cmp	r3, #0
 8011164:	d0f0      	beq.n	8011148 <__gethex+0x320>
 8011166:	f04f 0c00 	mov.w	ip, #0
 801116a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801116e:	f104 0314 	add.w	r3, r4, #20
 8011172:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011176:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801117a:	4618      	mov	r0, r3
 801117c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011180:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011184:	d01b      	beq.n	80111be <__gethex+0x396>
 8011186:	3201      	adds	r2, #1
 8011188:	6002      	str	r2, [r0, #0]
 801118a:	2d02      	cmp	r5, #2
 801118c:	f104 0314 	add.w	r3, r4, #20
 8011190:	d13c      	bne.n	801120c <__gethex+0x3e4>
 8011192:	f8d8 2000 	ldr.w	r2, [r8]
 8011196:	3a01      	subs	r2, #1
 8011198:	42b2      	cmp	r2, r6
 801119a:	d109      	bne.n	80111b0 <__gethex+0x388>
 801119c:	2201      	movs	r2, #1
 801119e:	1171      	asrs	r1, r6, #5
 80111a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80111a4:	f006 061f 	and.w	r6, r6, #31
 80111a8:	fa02 f606 	lsl.w	r6, r2, r6
 80111ac:	421e      	tst	r6, r3
 80111ae:	d13a      	bne.n	8011226 <__gethex+0x3fe>
 80111b0:	f045 0520 	orr.w	r5, r5, #32
 80111b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80111b6:	601c      	str	r4, [r3, #0]
 80111b8:	9b02      	ldr	r3, [sp, #8]
 80111ba:	601f      	str	r7, [r3, #0]
 80111bc:	e6b0      	b.n	8010f20 <__gethex+0xf8>
 80111be:	4299      	cmp	r1, r3
 80111c0:	f843 cc04 	str.w	ip, [r3, #-4]
 80111c4:	d8d9      	bhi.n	801117a <__gethex+0x352>
 80111c6:	68a3      	ldr	r3, [r4, #8]
 80111c8:	459b      	cmp	fp, r3
 80111ca:	db17      	blt.n	80111fc <__gethex+0x3d4>
 80111cc:	6861      	ldr	r1, [r4, #4]
 80111ce:	9801      	ldr	r0, [sp, #4]
 80111d0:	3101      	adds	r1, #1
 80111d2:	f7fd fe5f 	bl	800ee94 <_Balloc>
 80111d6:	4681      	mov	r9, r0
 80111d8:	b918      	cbnz	r0, 80111e2 <__gethex+0x3ba>
 80111da:	4602      	mov	r2, r0
 80111dc:	2184      	movs	r1, #132	@ 0x84
 80111de:	4b19      	ldr	r3, [pc, #100]	@ (8011244 <__gethex+0x41c>)
 80111e0:	e6c5      	b.n	8010f6e <__gethex+0x146>
 80111e2:	6922      	ldr	r2, [r4, #16]
 80111e4:	f104 010c 	add.w	r1, r4, #12
 80111e8:	3202      	adds	r2, #2
 80111ea:	0092      	lsls	r2, r2, #2
 80111ec:	300c      	adds	r0, #12
 80111ee:	f7ff fd6d 	bl	8010ccc <memcpy>
 80111f2:	4621      	mov	r1, r4
 80111f4:	9801      	ldr	r0, [sp, #4]
 80111f6:	f7fd fe8d 	bl	800ef14 <_Bfree>
 80111fa:	464c      	mov	r4, r9
 80111fc:	6923      	ldr	r3, [r4, #16]
 80111fe:	1c5a      	adds	r2, r3, #1
 8011200:	6122      	str	r2, [r4, #16]
 8011202:	2201      	movs	r2, #1
 8011204:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011208:	615a      	str	r2, [r3, #20]
 801120a:	e7be      	b.n	801118a <__gethex+0x362>
 801120c:	6922      	ldr	r2, [r4, #16]
 801120e:	455a      	cmp	r2, fp
 8011210:	dd0b      	ble.n	801122a <__gethex+0x402>
 8011212:	2101      	movs	r1, #1
 8011214:	4620      	mov	r0, r4
 8011216:	f7ff fd9f 	bl	8010d58 <rshift>
 801121a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801121e:	3701      	adds	r7, #1
 8011220:	42bb      	cmp	r3, r7
 8011222:	f6ff aee0 	blt.w	8010fe6 <__gethex+0x1be>
 8011226:	2501      	movs	r5, #1
 8011228:	e7c2      	b.n	80111b0 <__gethex+0x388>
 801122a:	f016 061f 	ands.w	r6, r6, #31
 801122e:	d0fa      	beq.n	8011226 <__gethex+0x3fe>
 8011230:	4453      	add	r3, sl
 8011232:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011236:	f7fd ff1f 	bl	800f078 <__hi0bits>
 801123a:	f1c6 0620 	rsb	r6, r6, #32
 801123e:	42b0      	cmp	r0, r6
 8011240:	dbe7      	blt.n	8011212 <__gethex+0x3ea>
 8011242:	e7f0      	b.n	8011226 <__gethex+0x3fe>
 8011244:	08013af3 	.word	0x08013af3

08011248 <L_shift>:
 8011248:	f1c2 0208 	rsb	r2, r2, #8
 801124c:	0092      	lsls	r2, r2, #2
 801124e:	b570      	push	{r4, r5, r6, lr}
 8011250:	f1c2 0620 	rsb	r6, r2, #32
 8011254:	6843      	ldr	r3, [r0, #4]
 8011256:	6804      	ldr	r4, [r0, #0]
 8011258:	fa03 f506 	lsl.w	r5, r3, r6
 801125c:	432c      	orrs	r4, r5
 801125e:	40d3      	lsrs	r3, r2
 8011260:	6004      	str	r4, [r0, #0]
 8011262:	f840 3f04 	str.w	r3, [r0, #4]!
 8011266:	4288      	cmp	r0, r1
 8011268:	d3f4      	bcc.n	8011254 <L_shift+0xc>
 801126a:	bd70      	pop	{r4, r5, r6, pc}

0801126c <__match>:
 801126c:	b530      	push	{r4, r5, lr}
 801126e:	6803      	ldr	r3, [r0, #0]
 8011270:	3301      	adds	r3, #1
 8011272:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011276:	b914      	cbnz	r4, 801127e <__match+0x12>
 8011278:	6003      	str	r3, [r0, #0]
 801127a:	2001      	movs	r0, #1
 801127c:	bd30      	pop	{r4, r5, pc}
 801127e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011282:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011286:	2d19      	cmp	r5, #25
 8011288:	bf98      	it	ls
 801128a:	3220      	addls	r2, #32
 801128c:	42a2      	cmp	r2, r4
 801128e:	d0f0      	beq.n	8011272 <__match+0x6>
 8011290:	2000      	movs	r0, #0
 8011292:	e7f3      	b.n	801127c <__match+0x10>

08011294 <__hexnan>:
 8011294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011298:	2500      	movs	r5, #0
 801129a:	680b      	ldr	r3, [r1, #0]
 801129c:	4682      	mov	sl, r0
 801129e:	115e      	asrs	r6, r3, #5
 80112a0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80112a4:	f013 031f 	ands.w	r3, r3, #31
 80112a8:	bf18      	it	ne
 80112aa:	3604      	addne	r6, #4
 80112ac:	1f37      	subs	r7, r6, #4
 80112ae:	4690      	mov	r8, r2
 80112b0:	46b9      	mov	r9, r7
 80112b2:	463c      	mov	r4, r7
 80112b4:	46ab      	mov	fp, r5
 80112b6:	b087      	sub	sp, #28
 80112b8:	6801      	ldr	r1, [r0, #0]
 80112ba:	9301      	str	r3, [sp, #4]
 80112bc:	f846 5c04 	str.w	r5, [r6, #-4]
 80112c0:	9502      	str	r5, [sp, #8]
 80112c2:	784a      	ldrb	r2, [r1, #1]
 80112c4:	1c4b      	adds	r3, r1, #1
 80112c6:	9303      	str	r3, [sp, #12]
 80112c8:	b342      	cbz	r2, 801131c <__hexnan+0x88>
 80112ca:	4610      	mov	r0, r2
 80112cc:	9105      	str	r1, [sp, #20]
 80112ce:	9204      	str	r2, [sp, #16]
 80112d0:	f7ff fd95 	bl	8010dfe <__hexdig_fun>
 80112d4:	2800      	cmp	r0, #0
 80112d6:	d151      	bne.n	801137c <__hexnan+0xe8>
 80112d8:	9a04      	ldr	r2, [sp, #16]
 80112da:	9905      	ldr	r1, [sp, #20]
 80112dc:	2a20      	cmp	r2, #32
 80112de:	d818      	bhi.n	8011312 <__hexnan+0x7e>
 80112e0:	9b02      	ldr	r3, [sp, #8]
 80112e2:	459b      	cmp	fp, r3
 80112e4:	dd13      	ble.n	801130e <__hexnan+0x7a>
 80112e6:	454c      	cmp	r4, r9
 80112e8:	d206      	bcs.n	80112f8 <__hexnan+0x64>
 80112ea:	2d07      	cmp	r5, #7
 80112ec:	dc04      	bgt.n	80112f8 <__hexnan+0x64>
 80112ee:	462a      	mov	r2, r5
 80112f0:	4649      	mov	r1, r9
 80112f2:	4620      	mov	r0, r4
 80112f4:	f7ff ffa8 	bl	8011248 <L_shift>
 80112f8:	4544      	cmp	r4, r8
 80112fa:	d952      	bls.n	80113a2 <__hexnan+0x10e>
 80112fc:	2300      	movs	r3, #0
 80112fe:	f1a4 0904 	sub.w	r9, r4, #4
 8011302:	f844 3c04 	str.w	r3, [r4, #-4]
 8011306:	461d      	mov	r5, r3
 8011308:	464c      	mov	r4, r9
 801130a:	f8cd b008 	str.w	fp, [sp, #8]
 801130e:	9903      	ldr	r1, [sp, #12]
 8011310:	e7d7      	b.n	80112c2 <__hexnan+0x2e>
 8011312:	2a29      	cmp	r2, #41	@ 0x29
 8011314:	d157      	bne.n	80113c6 <__hexnan+0x132>
 8011316:	3102      	adds	r1, #2
 8011318:	f8ca 1000 	str.w	r1, [sl]
 801131c:	f1bb 0f00 	cmp.w	fp, #0
 8011320:	d051      	beq.n	80113c6 <__hexnan+0x132>
 8011322:	454c      	cmp	r4, r9
 8011324:	d206      	bcs.n	8011334 <__hexnan+0xa0>
 8011326:	2d07      	cmp	r5, #7
 8011328:	dc04      	bgt.n	8011334 <__hexnan+0xa0>
 801132a:	462a      	mov	r2, r5
 801132c:	4649      	mov	r1, r9
 801132e:	4620      	mov	r0, r4
 8011330:	f7ff ff8a 	bl	8011248 <L_shift>
 8011334:	4544      	cmp	r4, r8
 8011336:	d936      	bls.n	80113a6 <__hexnan+0x112>
 8011338:	4623      	mov	r3, r4
 801133a:	f1a8 0204 	sub.w	r2, r8, #4
 801133e:	f853 1b04 	ldr.w	r1, [r3], #4
 8011342:	429f      	cmp	r7, r3
 8011344:	f842 1f04 	str.w	r1, [r2, #4]!
 8011348:	d2f9      	bcs.n	801133e <__hexnan+0xaa>
 801134a:	1b3b      	subs	r3, r7, r4
 801134c:	f023 0303 	bic.w	r3, r3, #3
 8011350:	3304      	adds	r3, #4
 8011352:	3401      	adds	r4, #1
 8011354:	3e03      	subs	r6, #3
 8011356:	42b4      	cmp	r4, r6
 8011358:	bf88      	it	hi
 801135a:	2304      	movhi	r3, #4
 801135c:	2200      	movs	r2, #0
 801135e:	4443      	add	r3, r8
 8011360:	f843 2b04 	str.w	r2, [r3], #4
 8011364:	429f      	cmp	r7, r3
 8011366:	d2fb      	bcs.n	8011360 <__hexnan+0xcc>
 8011368:	683b      	ldr	r3, [r7, #0]
 801136a:	b91b      	cbnz	r3, 8011374 <__hexnan+0xe0>
 801136c:	4547      	cmp	r7, r8
 801136e:	d128      	bne.n	80113c2 <__hexnan+0x12e>
 8011370:	2301      	movs	r3, #1
 8011372:	603b      	str	r3, [r7, #0]
 8011374:	2005      	movs	r0, #5
 8011376:	b007      	add	sp, #28
 8011378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801137c:	3501      	adds	r5, #1
 801137e:	2d08      	cmp	r5, #8
 8011380:	f10b 0b01 	add.w	fp, fp, #1
 8011384:	dd06      	ble.n	8011394 <__hexnan+0x100>
 8011386:	4544      	cmp	r4, r8
 8011388:	d9c1      	bls.n	801130e <__hexnan+0x7a>
 801138a:	2300      	movs	r3, #0
 801138c:	2501      	movs	r5, #1
 801138e:	f844 3c04 	str.w	r3, [r4, #-4]
 8011392:	3c04      	subs	r4, #4
 8011394:	6822      	ldr	r2, [r4, #0]
 8011396:	f000 000f 	and.w	r0, r0, #15
 801139a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801139e:	6020      	str	r0, [r4, #0]
 80113a0:	e7b5      	b.n	801130e <__hexnan+0x7a>
 80113a2:	2508      	movs	r5, #8
 80113a4:	e7b3      	b.n	801130e <__hexnan+0x7a>
 80113a6:	9b01      	ldr	r3, [sp, #4]
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d0dd      	beq.n	8011368 <__hexnan+0xd4>
 80113ac:	f04f 32ff 	mov.w	r2, #4294967295
 80113b0:	f1c3 0320 	rsb	r3, r3, #32
 80113b4:	40da      	lsrs	r2, r3
 80113b6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80113ba:	4013      	ands	r3, r2
 80113bc:	f846 3c04 	str.w	r3, [r6, #-4]
 80113c0:	e7d2      	b.n	8011368 <__hexnan+0xd4>
 80113c2:	3f04      	subs	r7, #4
 80113c4:	e7d0      	b.n	8011368 <__hexnan+0xd4>
 80113c6:	2004      	movs	r0, #4
 80113c8:	e7d5      	b.n	8011376 <__hexnan+0xe2>

080113ca <__ascii_mbtowc>:
 80113ca:	b082      	sub	sp, #8
 80113cc:	b901      	cbnz	r1, 80113d0 <__ascii_mbtowc+0x6>
 80113ce:	a901      	add	r1, sp, #4
 80113d0:	b142      	cbz	r2, 80113e4 <__ascii_mbtowc+0x1a>
 80113d2:	b14b      	cbz	r3, 80113e8 <__ascii_mbtowc+0x1e>
 80113d4:	7813      	ldrb	r3, [r2, #0]
 80113d6:	600b      	str	r3, [r1, #0]
 80113d8:	7812      	ldrb	r2, [r2, #0]
 80113da:	1e10      	subs	r0, r2, #0
 80113dc:	bf18      	it	ne
 80113de:	2001      	movne	r0, #1
 80113e0:	b002      	add	sp, #8
 80113e2:	4770      	bx	lr
 80113e4:	4610      	mov	r0, r2
 80113e6:	e7fb      	b.n	80113e0 <__ascii_mbtowc+0x16>
 80113e8:	f06f 0001 	mvn.w	r0, #1
 80113ec:	e7f8      	b.n	80113e0 <__ascii_mbtowc+0x16>

080113ee <_realloc_r>:
 80113ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113f2:	4607      	mov	r7, r0
 80113f4:	4614      	mov	r4, r2
 80113f6:	460d      	mov	r5, r1
 80113f8:	b921      	cbnz	r1, 8011404 <_realloc_r+0x16>
 80113fa:	4611      	mov	r1, r2
 80113fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011400:	f7fd bcbc 	b.w	800ed7c <_malloc_r>
 8011404:	b92a      	cbnz	r2, 8011412 <_realloc_r+0x24>
 8011406:	f7fd fc47 	bl	800ec98 <_free_r>
 801140a:	4625      	mov	r5, r4
 801140c:	4628      	mov	r0, r5
 801140e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011412:	f000 f840 	bl	8011496 <_malloc_usable_size_r>
 8011416:	4284      	cmp	r4, r0
 8011418:	4606      	mov	r6, r0
 801141a:	d802      	bhi.n	8011422 <_realloc_r+0x34>
 801141c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011420:	d8f4      	bhi.n	801140c <_realloc_r+0x1e>
 8011422:	4621      	mov	r1, r4
 8011424:	4638      	mov	r0, r7
 8011426:	f7fd fca9 	bl	800ed7c <_malloc_r>
 801142a:	4680      	mov	r8, r0
 801142c:	b908      	cbnz	r0, 8011432 <_realloc_r+0x44>
 801142e:	4645      	mov	r5, r8
 8011430:	e7ec      	b.n	801140c <_realloc_r+0x1e>
 8011432:	42b4      	cmp	r4, r6
 8011434:	4622      	mov	r2, r4
 8011436:	4629      	mov	r1, r5
 8011438:	bf28      	it	cs
 801143a:	4632      	movcs	r2, r6
 801143c:	f7ff fc46 	bl	8010ccc <memcpy>
 8011440:	4629      	mov	r1, r5
 8011442:	4638      	mov	r0, r7
 8011444:	f7fd fc28 	bl	800ec98 <_free_r>
 8011448:	e7f1      	b.n	801142e <_realloc_r+0x40>

0801144a <__ascii_wctomb>:
 801144a:	4603      	mov	r3, r0
 801144c:	4608      	mov	r0, r1
 801144e:	b141      	cbz	r1, 8011462 <__ascii_wctomb+0x18>
 8011450:	2aff      	cmp	r2, #255	@ 0xff
 8011452:	d904      	bls.n	801145e <__ascii_wctomb+0x14>
 8011454:	228a      	movs	r2, #138	@ 0x8a
 8011456:	f04f 30ff 	mov.w	r0, #4294967295
 801145a:	601a      	str	r2, [r3, #0]
 801145c:	4770      	bx	lr
 801145e:	2001      	movs	r0, #1
 8011460:	700a      	strb	r2, [r1, #0]
 8011462:	4770      	bx	lr

08011464 <fiprintf>:
 8011464:	b40e      	push	{r1, r2, r3}
 8011466:	b503      	push	{r0, r1, lr}
 8011468:	4601      	mov	r1, r0
 801146a:	ab03      	add	r3, sp, #12
 801146c:	4805      	ldr	r0, [pc, #20]	@ (8011484 <fiprintf+0x20>)
 801146e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011472:	6800      	ldr	r0, [r0, #0]
 8011474:	9301      	str	r3, [sp, #4]
 8011476:	f7ff f9a9 	bl	80107cc <_vfiprintf_r>
 801147a:	b002      	add	sp, #8
 801147c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011480:	b003      	add	sp, #12
 8011482:	4770      	bx	lr
 8011484:	200000b4 	.word	0x200000b4

08011488 <abort>:
 8011488:	2006      	movs	r0, #6
 801148a:	b508      	push	{r3, lr}
 801148c:	f000 f834 	bl	80114f8 <raise>
 8011490:	2001      	movs	r0, #1
 8011492:	f7f7 fae8 	bl	8008a66 <_exit>

08011496 <_malloc_usable_size_r>:
 8011496:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801149a:	1f18      	subs	r0, r3, #4
 801149c:	2b00      	cmp	r3, #0
 801149e:	bfbc      	itt	lt
 80114a0:	580b      	ldrlt	r3, [r1, r0]
 80114a2:	18c0      	addlt	r0, r0, r3
 80114a4:	4770      	bx	lr

080114a6 <_raise_r>:
 80114a6:	291f      	cmp	r1, #31
 80114a8:	b538      	push	{r3, r4, r5, lr}
 80114aa:	4605      	mov	r5, r0
 80114ac:	460c      	mov	r4, r1
 80114ae:	d904      	bls.n	80114ba <_raise_r+0x14>
 80114b0:	2316      	movs	r3, #22
 80114b2:	6003      	str	r3, [r0, #0]
 80114b4:	f04f 30ff 	mov.w	r0, #4294967295
 80114b8:	bd38      	pop	{r3, r4, r5, pc}
 80114ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80114bc:	b112      	cbz	r2, 80114c4 <_raise_r+0x1e>
 80114be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80114c2:	b94b      	cbnz	r3, 80114d8 <_raise_r+0x32>
 80114c4:	4628      	mov	r0, r5
 80114c6:	f000 f831 	bl	801152c <_getpid_r>
 80114ca:	4622      	mov	r2, r4
 80114cc:	4601      	mov	r1, r0
 80114ce:	4628      	mov	r0, r5
 80114d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80114d4:	f000 b818 	b.w	8011508 <_kill_r>
 80114d8:	2b01      	cmp	r3, #1
 80114da:	d00a      	beq.n	80114f2 <_raise_r+0x4c>
 80114dc:	1c59      	adds	r1, r3, #1
 80114de:	d103      	bne.n	80114e8 <_raise_r+0x42>
 80114e0:	2316      	movs	r3, #22
 80114e2:	6003      	str	r3, [r0, #0]
 80114e4:	2001      	movs	r0, #1
 80114e6:	e7e7      	b.n	80114b8 <_raise_r+0x12>
 80114e8:	2100      	movs	r1, #0
 80114ea:	4620      	mov	r0, r4
 80114ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80114f0:	4798      	blx	r3
 80114f2:	2000      	movs	r0, #0
 80114f4:	e7e0      	b.n	80114b8 <_raise_r+0x12>
	...

080114f8 <raise>:
 80114f8:	4b02      	ldr	r3, [pc, #8]	@ (8011504 <raise+0xc>)
 80114fa:	4601      	mov	r1, r0
 80114fc:	6818      	ldr	r0, [r3, #0]
 80114fe:	f7ff bfd2 	b.w	80114a6 <_raise_r>
 8011502:	bf00      	nop
 8011504:	200000b4 	.word	0x200000b4

08011508 <_kill_r>:
 8011508:	b538      	push	{r3, r4, r5, lr}
 801150a:	2300      	movs	r3, #0
 801150c:	4d06      	ldr	r5, [pc, #24]	@ (8011528 <_kill_r+0x20>)
 801150e:	4604      	mov	r4, r0
 8011510:	4608      	mov	r0, r1
 8011512:	4611      	mov	r1, r2
 8011514:	602b      	str	r3, [r5, #0]
 8011516:	f7f7 fa96 	bl	8008a46 <_kill>
 801151a:	1c43      	adds	r3, r0, #1
 801151c:	d102      	bne.n	8011524 <_kill_r+0x1c>
 801151e:	682b      	ldr	r3, [r5, #0]
 8011520:	b103      	cbz	r3, 8011524 <_kill_r+0x1c>
 8011522:	6023      	str	r3, [r4, #0]
 8011524:	bd38      	pop	{r3, r4, r5, pc}
 8011526:	bf00      	nop
 8011528:	20000968 	.word	0x20000968

0801152c <_getpid_r>:
 801152c:	f7f7 ba84 	b.w	8008a38 <_getpid>

08011530 <asin>:
 8011530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011532:	4604      	mov	r4, r0
 8011534:	460d      	mov	r5, r1
 8011536:	f000 f82b 	bl	8011590 <__ieee754_asin>
 801153a:	4622      	mov	r2, r4
 801153c:	4606      	mov	r6, r0
 801153e:	460f      	mov	r7, r1
 8011540:	462b      	mov	r3, r5
 8011542:	4620      	mov	r0, r4
 8011544:	4629      	mov	r1, r5
 8011546:	f7ef facd 	bl	8000ae4 <__aeabi_dcmpun>
 801154a:	b988      	cbnz	r0, 8011570 <asin+0x40>
 801154c:	4620      	mov	r0, r4
 801154e:	4629      	mov	r1, r5
 8011550:	f000 f818 	bl	8011584 <fabs>
 8011554:	2200      	movs	r2, #0
 8011556:	4b08      	ldr	r3, [pc, #32]	@ (8011578 <asin+0x48>)
 8011558:	f7ef faba 	bl	8000ad0 <__aeabi_dcmpgt>
 801155c:	b140      	cbz	r0, 8011570 <asin+0x40>
 801155e:	f7fc fcfd 	bl	800df5c <__errno>
 8011562:	2321      	movs	r3, #33	@ 0x21
 8011564:	6003      	str	r3, [r0, #0]
 8011566:	4805      	ldr	r0, [pc, #20]	@ (801157c <asin+0x4c>)
 8011568:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801156c:	f7ff bbbc 	b.w	8010ce8 <nan>
 8011570:	4630      	mov	r0, r6
 8011572:	4639      	mov	r1, r7
 8011574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011576:	bf00      	nop
 8011578:	3ff00000 	.word	0x3ff00000
 801157c:	08013bb3 	.word	0x08013bb3

08011580 <atan2>:
 8011580:	f000 ba02 	b.w	8011988 <__ieee754_atan2>

08011584 <fabs>:
 8011584:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8011588:	4619      	mov	r1, r3
 801158a:	4770      	bx	lr
 801158c:	0000      	movs	r0, r0
	...

08011590 <__ieee754_asin>:
 8011590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011594:	4bc4      	ldr	r3, [pc, #784]	@ (80118a8 <__ieee754_asin+0x318>)
 8011596:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 801159a:	b087      	sub	sp, #28
 801159c:	429e      	cmp	r6, r3
 801159e:	4604      	mov	r4, r0
 80115a0:	460d      	mov	r5, r1
 80115a2:	9101      	str	r1, [sp, #4]
 80115a4:	d929      	bls.n	80115fa <__ieee754_asin+0x6a>
 80115a6:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 80115aa:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80115ae:	4306      	orrs	r6, r0
 80115b0:	d114      	bne.n	80115dc <__ieee754_asin+0x4c>
 80115b2:	a3a3      	add	r3, pc, #652	@ (adr r3, 8011840 <__ieee754_asin+0x2b0>)
 80115b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115b8:	f7ee fffa 	bl	80005b0 <__aeabi_dmul>
 80115bc:	a3a2      	add	r3, pc, #648	@ (adr r3, 8011848 <__ieee754_asin+0x2b8>)
 80115be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115c2:	4606      	mov	r6, r0
 80115c4:	460f      	mov	r7, r1
 80115c6:	4620      	mov	r0, r4
 80115c8:	4629      	mov	r1, r5
 80115ca:	f7ee fff1 	bl	80005b0 <__aeabi_dmul>
 80115ce:	4602      	mov	r2, r0
 80115d0:	460b      	mov	r3, r1
 80115d2:	4630      	mov	r0, r6
 80115d4:	4639      	mov	r1, r7
 80115d6:	f7ee fe35 	bl	8000244 <__adddf3>
 80115da:	e007      	b.n	80115ec <__ieee754_asin+0x5c>
 80115dc:	4602      	mov	r2, r0
 80115de:	460b      	mov	r3, r1
 80115e0:	f7ee fe2e 	bl	8000240 <__aeabi_dsub>
 80115e4:	4602      	mov	r2, r0
 80115e6:	460b      	mov	r3, r1
 80115e8:	f7ef f90c 	bl	8000804 <__aeabi_ddiv>
 80115ec:	4604      	mov	r4, r0
 80115ee:	460d      	mov	r5, r1
 80115f0:	4620      	mov	r0, r4
 80115f2:	4629      	mov	r1, r5
 80115f4:	b007      	add	sp, #28
 80115f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115fa:	4bac      	ldr	r3, [pc, #688]	@ (80118ac <__ieee754_asin+0x31c>)
 80115fc:	429e      	cmp	r6, r3
 80115fe:	d80e      	bhi.n	801161e <__ieee754_asin+0x8e>
 8011600:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8011604:	f080 80ab 	bcs.w	801175e <__ieee754_asin+0x1ce>
 8011608:	a391      	add	r3, pc, #580	@ (adr r3, 8011850 <__ieee754_asin+0x2c0>)
 801160a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801160e:	f7ee fe19 	bl	8000244 <__adddf3>
 8011612:	2200      	movs	r2, #0
 8011614:	4ba6      	ldr	r3, [pc, #664]	@ (80118b0 <__ieee754_asin+0x320>)
 8011616:	f7ef fa5b 	bl	8000ad0 <__aeabi_dcmpgt>
 801161a:	2800      	cmp	r0, #0
 801161c:	d1e8      	bne.n	80115f0 <__ieee754_asin+0x60>
 801161e:	4620      	mov	r0, r4
 8011620:	4629      	mov	r1, r5
 8011622:	f7ff ffaf 	bl	8011584 <fabs>
 8011626:	4602      	mov	r2, r0
 8011628:	460b      	mov	r3, r1
 801162a:	2000      	movs	r0, #0
 801162c:	49a0      	ldr	r1, [pc, #640]	@ (80118b0 <__ieee754_asin+0x320>)
 801162e:	f7ee fe07 	bl	8000240 <__aeabi_dsub>
 8011632:	2200      	movs	r2, #0
 8011634:	4b9f      	ldr	r3, [pc, #636]	@ (80118b4 <__ieee754_asin+0x324>)
 8011636:	f7ee ffbb 	bl	80005b0 <__aeabi_dmul>
 801163a:	a387      	add	r3, pc, #540	@ (adr r3, 8011858 <__ieee754_asin+0x2c8>)
 801163c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011640:	4604      	mov	r4, r0
 8011642:	460d      	mov	r5, r1
 8011644:	f7ee ffb4 	bl	80005b0 <__aeabi_dmul>
 8011648:	a385      	add	r3, pc, #532	@ (adr r3, 8011860 <__ieee754_asin+0x2d0>)
 801164a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801164e:	f7ee fdf9 	bl	8000244 <__adddf3>
 8011652:	4622      	mov	r2, r4
 8011654:	462b      	mov	r3, r5
 8011656:	f7ee ffab 	bl	80005b0 <__aeabi_dmul>
 801165a:	a383      	add	r3, pc, #524	@ (adr r3, 8011868 <__ieee754_asin+0x2d8>)
 801165c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011660:	f7ee fdee 	bl	8000240 <__aeabi_dsub>
 8011664:	4622      	mov	r2, r4
 8011666:	462b      	mov	r3, r5
 8011668:	f7ee ffa2 	bl	80005b0 <__aeabi_dmul>
 801166c:	a380      	add	r3, pc, #512	@ (adr r3, 8011870 <__ieee754_asin+0x2e0>)
 801166e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011672:	f7ee fde7 	bl	8000244 <__adddf3>
 8011676:	4622      	mov	r2, r4
 8011678:	462b      	mov	r3, r5
 801167a:	f7ee ff99 	bl	80005b0 <__aeabi_dmul>
 801167e:	a37e      	add	r3, pc, #504	@ (adr r3, 8011878 <__ieee754_asin+0x2e8>)
 8011680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011684:	f7ee fddc 	bl	8000240 <__aeabi_dsub>
 8011688:	4622      	mov	r2, r4
 801168a:	462b      	mov	r3, r5
 801168c:	f7ee ff90 	bl	80005b0 <__aeabi_dmul>
 8011690:	a37b      	add	r3, pc, #492	@ (adr r3, 8011880 <__ieee754_asin+0x2f0>)
 8011692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011696:	f7ee fdd5 	bl	8000244 <__adddf3>
 801169a:	4622      	mov	r2, r4
 801169c:	462b      	mov	r3, r5
 801169e:	f7ee ff87 	bl	80005b0 <__aeabi_dmul>
 80116a2:	a379      	add	r3, pc, #484	@ (adr r3, 8011888 <__ieee754_asin+0x2f8>)
 80116a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80116ac:	4620      	mov	r0, r4
 80116ae:	4629      	mov	r1, r5
 80116b0:	f7ee ff7e 	bl	80005b0 <__aeabi_dmul>
 80116b4:	a376      	add	r3, pc, #472	@ (adr r3, 8011890 <__ieee754_asin+0x300>)
 80116b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116ba:	f7ee fdc1 	bl	8000240 <__aeabi_dsub>
 80116be:	4622      	mov	r2, r4
 80116c0:	462b      	mov	r3, r5
 80116c2:	f7ee ff75 	bl	80005b0 <__aeabi_dmul>
 80116c6:	a374      	add	r3, pc, #464	@ (adr r3, 8011898 <__ieee754_asin+0x308>)
 80116c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116cc:	f7ee fdba 	bl	8000244 <__adddf3>
 80116d0:	4622      	mov	r2, r4
 80116d2:	462b      	mov	r3, r5
 80116d4:	f7ee ff6c 	bl	80005b0 <__aeabi_dmul>
 80116d8:	a371      	add	r3, pc, #452	@ (adr r3, 80118a0 <__ieee754_asin+0x310>)
 80116da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116de:	f7ee fdaf 	bl	8000240 <__aeabi_dsub>
 80116e2:	4622      	mov	r2, r4
 80116e4:	462b      	mov	r3, r5
 80116e6:	f7ee ff63 	bl	80005b0 <__aeabi_dmul>
 80116ea:	4b71      	ldr	r3, [pc, #452]	@ (80118b0 <__ieee754_asin+0x320>)
 80116ec:	2200      	movs	r2, #0
 80116ee:	f7ee fda9 	bl	8000244 <__adddf3>
 80116f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80116f6:	4620      	mov	r0, r4
 80116f8:	4629      	mov	r1, r5
 80116fa:	f000 fba9 	bl	8011e50 <__ieee754_sqrt>
 80116fe:	4b6e      	ldr	r3, [pc, #440]	@ (80118b8 <__ieee754_asin+0x328>)
 8011700:	4682      	mov	sl, r0
 8011702:	429e      	cmp	r6, r3
 8011704:	468b      	mov	fp, r1
 8011706:	f240 80d9 	bls.w	80118bc <__ieee754_asin+0x32c>
 801170a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801170e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011712:	f7ef f877 	bl	8000804 <__aeabi_ddiv>
 8011716:	4652      	mov	r2, sl
 8011718:	465b      	mov	r3, fp
 801171a:	f7ee ff49 	bl	80005b0 <__aeabi_dmul>
 801171e:	4652      	mov	r2, sl
 8011720:	465b      	mov	r3, fp
 8011722:	f7ee fd8f 	bl	8000244 <__adddf3>
 8011726:	4602      	mov	r2, r0
 8011728:	460b      	mov	r3, r1
 801172a:	f7ee fd8b 	bl	8000244 <__adddf3>
 801172e:	a346      	add	r3, pc, #280	@ (adr r3, 8011848 <__ieee754_asin+0x2b8>)
 8011730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011734:	f7ee fd84 	bl	8000240 <__aeabi_dsub>
 8011738:	4602      	mov	r2, r0
 801173a:	460b      	mov	r3, r1
 801173c:	a140      	add	r1, pc, #256	@ (adr r1, 8011840 <__ieee754_asin+0x2b0>)
 801173e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011742:	f7ee fd7d 	bl	8000240 <__aeabi_dsub>
 8011746:	9b01      	ldr	r3, [sp, #4]
 8011748:	4604      	mov	r4, r0
 801174a:	2b00      	cmp	r3, #0
 801174c:	bfdc      	itt	le
 801174e:	4602      	movle	r2, r0
 8011750:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 8011754:	460d      	mov	r5, r1
 8011756:	bfdc      	itt	le
 8011758:	4614      	movle	r4, r2
 801175a:	461d      	movle	r5, r3
 801175c:	e748      	b.n	80115f0 <__ieee754_asin+0x60>
 801175e:	4602      	mov	r2, r0
 8011760:	460b      	mov	r3, r1
 8011762:	f7ee ff25 	bl	80005b0 <__aeabi_dmul>
 8011766:	a33c      	add	r3, pc, #240	@ (adr r3, 8011858 <__ieee754_asin+0x2c8>)
 8011768:	e9d3 2300 	ldrd	r2, r3, [r3]
 801176c:	4606      	mov	r6, r0
 801176e:	460f      	mov	r7, r1
 8011770:	f7ee ff1e 	bl	80005b0 <__aeabi_dmul>
 8011774:	a33a      	add	r3, pc, #232	@ (adr r3, 8011860 <__ieee754_asin+0x2d0>)
 8011776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801177a:	f7ee fd63 	bl	8000244 <__adddf3>
 801177e:	4632      	mov	r2, r6
 8011780:	463b      	mov	r3, r7
 8011782:	f7ee ff15 	bl	80005b0 <__aeabi_dmul>
 8011786:	a338      	add	r3, pc, #224	@ (adr r3, 8011868 <__ieee754_asin+0x2d8>)
 8011788:	e9d3 2300 	ldrd	r2, r3, [r3]
 801178c:	f7ee fd58 	bl	8000240 <__aeabi_dsub>
 8011790:	4632      	mov	r2, r6
 8011792:	463b      	mov	r3, r7
 8011794:	f7ee ff0c 	bl	80005b0 <__aeabi_dmul>
 8011798:	a335      	add	r3, pc, #212	@ (adr r3, 8011870 <__ieee754_asin+0x2e0>)
 801179a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801179e:	f7ee fd51 	bl	8000244 <__adddf3>
 80117a2:	4632      	mov	r2, r6
 80117a4:	463b      	mov	r3, r7
 80117a6:	f7ee ff03 	bl	80005b0 <__aeabi_dmul>
 80117aa:	a333      	add	r3, pc, #204	@ (adr r3, 8011878 <__ieee754_asin+0x2e8>)
 80117ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117b0:	f7ee fd46 	bl	8000240 <__aeabi_dsub>
 80117b4:	4632      	mov	r2, r6
 80117b6:	463b      	mov	r3, r7
 80117b8:	f7ee fefa 	bl	80005b0 <__aeabi_dmul>
 80117bc:	a330      	add	r3, pc, #192	@ (adr r3, 8011880 <__ieee754_asin+0x2f0>)
 80117be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117c2:	f7ee fd3f 	bl	8000244 <__adddf3>
 80117c6:	4632      	mov	r2, r6
 80117c8:	463b      	mov	r3, r7
 80117ca:	f7ee fef1 	bl	80005b0 <__aeabi_dmul>
 80117ce:	a32e      	add	r3, pc, #184	@ (adr r3, 8011888 <__ieee754_asin+0x2f8>)
 80117d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117d4:	4680      	mov	r8, r0
 80117d6:	4689      	mov	r9, r1
 80117d8:	4630      	mov	r0, r6
 80117da:	4639      	mov	r1, r7
 80117dc:	f7ee fee8 	bl	80005b0 <__aeabi_dmul>
 80117e0:	a32b      	add	r3, pc, #172	@ (adr r3, 8011890 <__ieee754_asin+0x300>)
 80117e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117e6:	f7ee fd2b 	bl	8000240 <__aeabi_dsub>
 80117ea:	4632      	mov	r2, r6
 80117ec:	463b      	mov	r3, r7
 80117ee:	f7ee fedf 	bl	80005b0 <__aeabi_dmul>
 80117f2:	a329      	add	r3, pc, #164	@ (adr r3, 8011898 <__ieee754_asin+0x308>)
 80117f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117f8:	f7ee fd24 	bl	8000244 <__adddf3>
 80117fc:	4632      	mov	r2, r6
 80117fe:	463b      	mov	r3, r7
 8011800:	f7ee fed6 	bl	80005b0 <__aeabi_dmul>
 8011804:	a326      	add	r3, pc, #152	@ (adr r3, 80118a0 <__ieee754_asin+0x310>)
 8011806:	e9d3 2300 	ldrd	r2, r3, [r3]
 801180a:	f7ee fd19 	bl	8000240 <__aeabi_dsub>
 801180e:	4632      	mov	r2, r6
 8011810:	463b      	mov	r3, r7
 8011812:	f7ee fecd 	bl	80005b0 <__aeabi_dmul>
 8011816:	2200      	movs	r2, #0
 8011818:	4b25      	ldr	r3, [pc, #148]	@ (80118b0 <__ieee754_asin+0x320>)
 801181a:	f7ee fd13 	bl	8000244 <__adddf3>
 801181e:	4602      	mov	r2, r0
 8011820:	460b      	mov	r3, r1
 8011822:	4640      	mov	r0, r8
 8011824:	4649      	mov	r1, r9
 8011826:	f7ee ffed 	bl	8000804 <__aeabi_ddiv>
 801182a:	4622      	mov	r2, r4
 801182c:	462b      	mov	r3, r5
 801182e:	f7ee febf 	bl	80005b0 <__aeabi_dmul>
 8011832:	4602      	mov	r2, r0
 8011834:	460b      	mov	r3, r1
 8011836:	4620      	mov	r0, r4
 8011838:	4629      	mov	r1, r5
 801183a:	e6cc      	b.n	80115d6 <__ieee754_asin+0x46>
 801183c:	f3af 8000 	nop.w
 8011840:	54442d18 	.word	0x54442d18
 8011844:	3ff921fb 	.word	0x3ff921fb
 8011848:	33145c07 	.word	0x33145c07
 801184c:	3c91a626 	.word	0x3c91a626
 8011850:	8800759c 	.word	0x8800759c
 8011854:	7e37e43c 	.word	0x7e37e43c
 8011858:	0dfdf709 	.word	0x0dfdf709
 801185c:	3f023de1 	.word	0x3f023de1
 8011860:	7501b288 	.word	0x7501b288
 8011864:	3f49efe0 	.word	0x3f49efe0
 8011868:	b5688f3b 	.word	0xb5688f3b
 801186c:	3fa48228 	.word	0x3fa48228
 8011870:	0e884455 	.word	0x0e884455
 8011874:	3fc9c155 	.word	0x3fc9c155
 8011878:	03eb6f7d 	.word	0x03eb6f7d
 801187c:	3fd4d612 	.word	0x3fd4d612
 8011880:	55555555 	.word	0x55555555
 8011884:	3fc55555 	.word	0x3fc55555
 8011888:	b12e9282 	.word	0xb12e9282
 801188c:	3fb3b8c5 	.word	0x3fb3b8c5
 8011890:	1b8d0159 	.word	0x1b8d0159
 8011894:	3fe6066c 	.word	0x3fe6066c
 8011898:	9c598ac8 	.word	0x9c598ac8
 801189c:	40002ae5 	.word	0x40002ae5
 80118a0:	1c8a2d4b 	.word	0x1c8a2d4b
 80118a4:	40033a27 	.word	0x40033a27
 80118a8:	3fefffff 	.word	0x3fefffff
 80118ac:	3fdfffff 	.word	0x3fdfffff
 80118b0:	3ff00000 	.word	0x3ff00000
 80118b4:	3fe00000 	.word	0x3fe00000
 80118b8:	3fef3332 	.word	0x3fef3332
 80118bc:	4602      	mov	r2, r0
 80118be:	460b      	mov	r3, r1
 80118c0:	f7ee fcc0 	bl	8000244 <__adddf3>
 80118c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80118c8:	4606      	mov	r6, r0
 80118ca:	460f      	mov	r7, r1
 80118cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80118d0:	f7ee ff98 	bl	8000804 <__aeabi_ddiv>
 80118d4:	4602      	mov	r2, r0
 80118d6:	460b      	mov	r3, r1
 80118d8:	4630      	mov	r0, r6
 80118da:	4639      	mov	r1, r7
 80118dc:	f7ee fe68 	bl	80005b0 <__aeabi_dmul>
 80118e0:	f04f 0800 	mov.w	r8, #0
 80118e4:	4606      	mov	r6, r0
 80118e6:	460f      	mov	r7, r1
 80118e8:	4642      	mov	r2, r8
 80118ea:	465b      	mov	r3, fp
 80118ec:	4640      	mov	r0, r8
 80118ee:	4659      	mov	r1, fp
 80118f0:	f7ee fe5e 	bl	80005b0 <__aeabi_dmul>
 80118f4:	4602      	mov	r2, r0
 80118f6:	460b      	mov	r3, r1
 80118f8:	4620      	mov	r0, r4
 80118fa:	4629      	mov	r1, r5
 80118fc:	f7ee fca0 	bl	8000240 <__aeabi_dsub>
 8011900:	4642      	mov	r2, r8
 8011902:	4604      	mov	r4, r0
 8011904:	460d      	mov	r5, r1
 8011906:	465b      	mov	r3, fp
 8011908:	4650      	mov	r0, sl
 801190a:	4659      	mov	r1, fp
 801190c:	f7ee fc9a 	bl	8000244 <__adddf3>
 8011910:	4602      	mov	r2, r0
 8011912:	460b      	mov	r3, r1
 8011914:	4620      	mov	r0, r4
 8011916:	4629      	mov	r1, r5
 8011918:	f7ee ff74 	bl	8000804 <__aeabi_ddiv>
 801191c:	4602      	mov	r2, r0
 801191e:	460b      	mov	r3, r1
 8011920:	f7ee fc90 	bl	8000244 <__adddf3>
 8011924:	4602      	mov	r2, r0
 8011926:	460b      	mov	r3, r1
 8011928:	a113      	add	r1, pc, #76	@ (adr r1, 8011978 <__ieee754_asin+0x3e8>)
 801192a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801192e:	f7ee fc87 	bl	8000240 <__aeabi_dsub>
 8011932:	4602      	mov	r2, r0
 8011934:	460b      	mov	r3, r1
 8011936:	4630      	mov	r0, r6
 8011938:	4639      	mov	r1, r7
 801193a:	f7ee fc81 	bl	8000240 <__aeabi_dsub>
 801193e:	4642      	mov	r2, r8
 8011940:	4604      	mov	r4, r0
 8011942:	460d      	mov	r5, r1
 8011944:	465b      	mov	r3, fp
 8011946:	4640      	mov	r0, r8
 8011948:	4659      	mov	r1, fp
 801194a:	f7ee fc7b 	bl	8000244 <__adddf3>
 801194e:	4602      	mov	r2, r0
 8011950:	460b      	mov	r3, r1
 8011952:	a10b      	add	r1, pc, #44	@ (adr r1, 8011980 <__ieee754_asin+0x3f0>)
 8011954:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011958:	f7ee fc72 	bl	8000240 <__aeabi_dsub>
 801195c:	4602      	mov	r2, r0
 801195e:	460b      	mov	r3, r1
 8011960:	4620      	mov	r0, r4
 8011962:	4629      	mov	r1, r5
 8011964:	f7ee fc6c 	bl	8000240 <__aeabi_dsub>
 8011968:	4602      	mov	r2, r0
 801196a:	460b      	mov	r3, r1
 801196c:	a104      	add	r1, pc, #16	@ (adr r1, 8011980 <__ieee754_asin+0x3f0>)
 801196e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011972:	e6e6      	b.n	8011742 <__ieee754_asin+0x1b2>
 8011974:	f3af 8000 	nop.w
 8011978:	33145c07 	.word	0x33145c07
 801197c:	3c91a626 	.word	0x3c91a626
 8011980:	54442d18 	.word	0x54442d18
 8011984:	3fe921fb 	.word	0x3fe921fb

08011988 <__ieee754_atan2>:
 8011988:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801198c:	4617      	mov	r7, r2
 801198e:	4690      	mov	r8, r2
 8011990:	4699      	mov	r9, r3
 8011992:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8011996:	427b      	negs	r3, r7
 8011998:	f8df a184 	ldr.w	sl, [pc, #388]	@ 8011b20 <__ieee754_atan2+0x198>
 801199c:	433b      	orrs	r3, r7
 801199e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80119a2:	4553      	cmp	r3, sl
 80119a4:	4604      	mov	r4, r0
 80119a6:	460d      	mov	r5, r1
 80119a8:	d809      	bhi.n	80119be <__ieee754_atan2+0x36>
 80119aa:	4246      	negs	r6, r0
 80119ac:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80119b0:	4306      	orrs	r6, r0
 80119b2:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 80119b6:	4556      	cmp	r6, sl
 80119b8:	468e      	mov	lr, r1
 80119ba:	4683      	mov	fp, r0
 80119bc:	d908      	bls.n	80119d0 <__ieee754_atan2+0x48>
 80119be:	4642      	mov	r2, r8
 80119c0:	464b      	mov	r3, r9
 80119c2:	4620      	mov	r0, r4
 80119c4:	4629      	mov	r1, r5
 80119c6:	f7ee fc3d 	bl	8000244 <__adddf3>
 80119ca:	4604      	mov	r4, r0
 80119cc:	460d      	mov	r5, r1
 80119ce:	e016      	b.n	80119fe <__ieee754_atan2+0x76>
 80119d0:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 80119d4:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80119d8:	433e      	orrs	r6, r7
 80119da:	d103      	bne.n	80119e4 <__ieee754_atan2+0x5c>
 80119dc:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119e0:	f000 b8a6 	b.w	8011b30 <atan>
 80119e4:	ea4f 76a9 	mov.w	r6, r9, asr #30
 80119e8:	f006 0602 	and.w	r6, r6, #2
 80119ec:	ea53 0b0b 	orrs.w	fp, r3, fp
 80119f0:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 80119f4:	d107      	bne.n	8011a06 <__ieee754_atan2+0x7e>
 80119f6:	2e02      	cmp	r6, #2
 80119f8:	d064      	beq.n	8011ac4 <__ieee754_atan2+0x13c>
 80119fa:	2e03      	cmp	r6, #3
 80119fc:	d066      	beq.n	8011acc <__ieee754_atan2+0x144>
 80119fe:	4620      	mov	r0, r4
 8011a00:	4629      	mov	r1, r5
 8011a02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a06:	4317      	orrs	r7, r2
 8011a08:	d106      	bne.n	8011a18 <__ieee754_atan2+0x90>
 8011a0a:	f1be 0f00 	cmp.w	lr, #0
 8011a0e:	db68      	blt.n	8011ae2 <__ieee754_atan2+0x15a>
 8011a10:	a537      	add	r5, pc, #220	@ (adr r5, 8011af0 <__ieee754_atan2+0x168>)
 8011a12:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011a16:	e7f2      	b.n	80119fe <__ieee754_atan2+0x76>
 8011a18:	4552      	cmp	r2, sl
 8011a1a:	d10f      	bne.n	8011a3c <__ieee754_atan2+0xb4>
 8011a1c:	4293      	cmp	r3, r2
 8011a1e:	f106 36ff 	add.w	r6, r6, #4294967295
 8011a22:	d107      	bne.n	8011a34 <__ieee754_atan2+0xac>
 8011a24:	2e02      	cmp	r6, #2
 8011a26:	d855      	bhi.n	8011ad4 <__ieee754_atan2+0x14c>
 8011a28:	4b3e      	ldr	r3, [pc, #248]	@ (8011b24 <__ieee754_atan2+0x19c>)
 8011a2a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011a2e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8011a32:	e7e4      	b.n	80119fe <__ieee754_atan2+0x76>
 8011a34:	2e02      	cmp	r6, #2
 8011a36:	d851      	bhi.n	8011adc <__ieee754_atan2+0x154>
 8011a38:	4b3b      	ldr	r3, [pc, #236]	@ (8011b28 <__ieee754_atan2+0x1a0>)
 8011a3a:	e7f6      	b.n	8011a2a <__ieee754_atan2+0xa2>
 8011a3c:	4553      	cmp	r3, sl
 8011a3e:	d0e4      	beq.n	8011a0a <__ieee754_atan2+0x82>
 8011a40:	1a9b      	subs	r3, r3, r2
 8011a42:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8011a46:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011a4a:	da21      	bge.n	8011a90 <__ieee754_atan2+0x108>
 8011a4c:	f1b9 0f00 	cmp.w	r9, #0
 8011a50:	da01      	bge.n	8011a56 <__ieee754_atan2+0xce>
 8011a52:	323c      	adds	r2, #60	@ 0x3c
 8011a54:	db20      	blt.n	8011a98 <__ieee754_atan2+0x110>
 8011a56:	4642      	mov	r2, r8
 8011a58:	464b      	mov	r3, r9
 8011a5a:	4620      	mov	r0, r4
 8011a5c:	4629      	mov	r1, r5
 8011a5e:	f7ee fed1 	bl	8000804 <__aeabi_ddiv>
 8011a62:	f7ff fd8f 	bl	8011584 <fabs>
 8011a66:	f000 f863 	bl	8011b30 <atan>
 8011a6a:	4604      	mov	r4, r0
 8011a6c:	460d      	mov	r5, r1
 8011a6e:	2e01      	cmp	r6, #1
 8011a70:	d015      	beq.n	8011a9e <__ieee754_atan2+0x116>
 8011a72:	2e02      	cmp	r6, #2
 8011a74:	d017      	beq.n	8011aa6 <__ieee754_atan2+0x11e>
 8011a76:	2e00      	cmp	r6, #0
 8011a78:	d0c1      	beq.n	80119fe <__ieee754_atan2+0x76>
 8011a7a:	a31f      	add	r3, pc, #124	@ (adr r3, 8011af8 <__ieee754_atan2+0x170>)
 8011a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a80:	4620      	mov	r0, r4
 8011a82:	4629      	mov	r1, r5
 8011a84:	f7ee fbdc 	bl	8000240 <__aeabi_dsub>
 8011a88:	a31d      	add	r3, pc, #116	@ (adr r3, 8011b00 <__ieee754_atan2+0x178>)
 8011a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a8e:	e016      	b.n	8011abe <__ieee754_atan2+0x136>
 8011a90:	a517      	add	r5, pc, #92	@ (adr r5, 8011af0 <__ieee754_atan2+0x168>)
 8011a92:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011a96:	e7ea      	b.n	8011a6e <__ieee754_atan2+0xe6>
 8011a98:	2400      	movs	r4, #0
 8011a9a:	2500      	movs	r5, #0
 8011a9c:	e7e7      	b.n	8011a6e <__ieee754_atan2+0xe6>
 8011a9e:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 8011aa2:	461d      	mov	r5, r3
 8011aa4:	e7ab      	b.n	80119fe <__ieee754_atan2+0x76>
 8011aa6:	a314      	add	r3, pc, #80	@ (adr r3, 8011af8 <__ieee754_atan2+0x170>)
 8011aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aac:	4620      	mov	r0, r4
 8011aae:	4629      	mov	r1, r5
 8011ab0:	f7ee fbc6 	bl	8000240 <__aeabi_dsub>
 8011ab4:	4602      	mov	r2, r0
 8011ab6:	460b      	mov	r3, r1
 8011ab8:	a111      	add	r1, pc, #68	@ (adr r1, 8011b00 <__ieee754_atan2+0x178>)
 8011aba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011abe:	f7ee fbbf 	bl	8000240 <__aeabi_dsub>
 8011ac2:	e782      	b.n	80119ca <__ieee754_atan2+0x42>
 8011ac4:	a50e      	add	r5, pc, #56	@ (adr r5, 8011b00 <__ieee754_atan2+0x178>)
 8011ac6:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011aca:	e798      	b.n	80119fe <__ieee754_atan2+0x76>
 8011acc:	a50e      	add	r5, pc, #56	@ (adr r5, 8011b08 <__ieee754_atan2+0x180>)
 8011ace:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011ad2:	e794      	b.n	80119fe <__ieee754_atan2+0x76>
 8011ad4:	a50e      	add	r5, pc, #56	@ (adr r5, 8011b10 <__ieee754_atan2+0x188>)
 8011ad6:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011ada:	e790      	b.n	80119fe <__ieee754_atan2+0x76>
 8011adc:	2400      	movs	r4, #0
 8011ade:	2500      	movs	r5, #0
 8011ae0:	e78d      	b.n	80119fe <__ieee754_atan2+0x76>
 8011ae2:	a50d      	add	r5, pc, #52	@ (adr r5, 8011b18 <__ieee754_atan2+0x190>)
 8011ae4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011ae8:	e789      	b.n	80119fe <__ieee754_atan2+0x76>
 8011aea:	bf00      	nop
 8011aec:	f3af 8000 	nop.w
 8011af0:	54442d18 	.word	0x54442d18
 8011af4:	3ff921fb 	.word	0x3ff921fb
 8011af8:	33145c07 	.word	0x33145c07
 8011afc:	3ca1a626 	.word	0x3ca1a626
 8011b00:	54442d18 	.word	0x54442d18
 8011b04:	400921fb 	.word	0x400921fb
 8011b08:	54442d18 	.word	0x54442d18
 8011b0c:	c00921fb 	.word	0xc00921fb
 8011b10:	54442d18 	.word	0x54442d18
 8011b14:	3fe921fb 	.word	0x3fe921fb
 8011b18:	54442d18 	.word	0x54442d18
 8011b1c:	bff921fb 	.word	0xbff921fb
 8011b20:	7ff00000 	.word	0x7ff00000
 8011b24:	08013e80 	.word	0x08013e80
 8011b28:	08013e68 	.word	0x08013e68
 8011b2c:	00000000 	.word	0x00000000

08011b30 <atan>:
 8011b30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b34:	4bbc      	ldr	r3, [pc, #752]	@ (8011e28 <atan+0x2f8>)
 8011b36:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8011b3a:	429e      	cmp	r6, r3
 8011b3c:	4604      	mov	r4, r0
 8011b3e:	460d      	mov	r5, r1
 8011b40:	468b      	mov	fp, r1
 8011b42:	d918      	bls.n	8011b76 <atan+0x46>
 8011b44:	4bb9      	ldr	r3, [pc, #740]	@ (8011e2c <atan+0x2fc>)
 8011b46:	429e      	cmp	r6, r3
 8011b48:	d801      	bhi.n	8011b4e <atan+0x1e>
 8011b4a:	d109      	bne.n	8011b60 <atan+0x30>
 8011b4c:	b140      	cbz	r0, 8011b60 <atan+0x30>
 8011b4e:	4622      	mov	r2, r4
 8011b50:	462b      	mov	r3, r5
 8011b52:	4620      	mov	r0, r4
 8011b54:	4629      	mov	r1, r5
 8011b56:	f7ee fb75 	bl	8000244 <__adddf3>
 8011b5a:	4604      	mov	r4, r0
 8011b5c:	460d      	mov	r5, r1
 8011b5e:	e006      	b.n	8011b6e <atan+0x3e>
 8011b60:	f1bb 0f00 	cmp.w	fp, #0
 8011b64:	f340 8123 	ble.w	8011dae <atan+0x27e>
 8011b68:	a593      	add	r5, pc, #588	@ (adr r5, 8011db8 <atan+0x288>)
 8011b6a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011b6e:	4620      	mov	r0, r4
 8011b70:	4629      	mov	r1, r5
 8011b72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b76:	4bae      	ldr	r3, [pc, #696]	@ (8011e30 <atan+0x300>)
 8011b78:	429e      	cmp	r6, r3
 8011b7a:	d811      	bhi.n	8011ba0 <atan+0x70>
 8011b7c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8011b80:	429e      	cmp	r6, r3
 8011b82:	d80a      	bhi.n	8011b9a <atan+0x6a>
 8011b84:	a38e      	add	r3, pc, #568	@ (adr r3, 8011dc0 <atan+0x290>)
 8011b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b8a:	f7ee fb5b 	bl	8000244 <__adddf3>
 8011b8e:	2200      	movs	r2, #0
 8011b90:	4ba8      	ldr	r3, [pc, #672]	@ (8011e34 <atan+0x304>)
 8011b92:	f7ee ff9d 	bl	8000ad0 <__aeabi_dcmpgt>
 8011b96:	2800      	cmp	r0, #0
 8011b98:	d1e9      	bne.n	8011b6e <atan+0x3e>
 8011b9a:	f04f 3aff 	mov.w	sl, #4294967295
 8011b9e:	e027      	b.n	8011bf0 <atan+0xc0>
 8011ba0:	f7ff fcf0 	bl	8011584 <fabs>
 8011ba4:	4ba4      	ldr	r3, [pc, #656]	@ (8011e38 <atan+0x308>)
 8011ba6:	4604      	mov	r4, r0
 8011ba8:	429e      	cmp	r6, r3
 8011baa:	460d      	mov	r5, r1
 8011bac:	f200 80b8 	bhi.w	8011d20 <atan+0x1f0>
 8011bb0:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8011bb4:	429e      	cmp	r6, r3
 8011bb6:	f200 809c 	bhi.w	8011cf2 <atan+0x1c2>
 8011bba:	4602      	mov	r2, r0
 8011bbc:	460b      	mov	r3, r1
 8011bbe:	f7ee fb41 	bl	8000244 <__adddf3>
 8011bc2:	2200      	movs	r2, #0
 8011bc4:	4b9b      	ldr	r3, [pc, #620]	@ (8011e34 <atan+0x304>)
 8011bc6:	f7ee fb3b 	bl	8000240 <__aeabi_dsub>
 8011bca:	2200      	movs	r2, #0
 8011bcc:	4606      	mov	r6, r0
 8011bce:	460f      	mov	r7, r1
 8011bd0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011bd4:	4620      	mov	r0, r4
 8011bd6:	4629      	mov	r1, r5
 8011bd8:	f7ee fb34 	bl	8000244 <__adddf3>
 8011bdc:	4602      	mov	r2, r0
 8011bde:	460b      	mov	r3, r1
 8011be0:	4630      	mov	r0, r6
 8011be2:	4639      	mov	r1, r7
 8011be4:	f7ee fe0e 	bl	8000804 <__aeabi_ddiv>
 8011be8:	f04f 0a00 	mov.w	sl, #0
 8011bec:	4604      	mov	r4, r0
 8011bee:	460d      	mov	r5, r1
 8011bf0:	4622      	mov	r2, r4
 8011bf2:	462b      	mov	r3, r5
 8011bf4:	4620      	mov	r0, r4
 8011bf6:	4629      	mov	r1, r5
 8011bf8:	f7ee fcda 	bl	80005b0 <__aeabi_dmul>
 8011bfc:	4602      	mov	r2, r0
 8011bfe:	460b      	mov	r3, r1
 8011c00:	4680      	mov	r8, r0
 8011c02:	4689      	mov	r9, r1
 8011c04:	f7ee fcd4 	bl	80005b0 <__aeabi_dmul>
 8011c08:	a36f      	add	r3, pc, #444	@ (adr r3, 8011dc8 <atan+0x298>)
 8011c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c0e:	4606      	mov	r6, r0
 8011c10:	460f      	mov	r7, r1
 8011c12:	f7ee fccd 	bl	80005b0 <__aeabi_dmul>
 8011c16:	a36e      	add	r3, pc, #440	@ (adr r3, 8011dd0 <atan+0x2a0>)
 8011c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c1c:	f7ee fb12 	bl	8000244 <__adddf3>
 8011c20:	4632      	mov	r2, r6
 8011c22:	463b      	mov	r3, r7
 8011c24:	f7ee fcc4 	bl	80005b0 <__aeabi_dmul>
 8011c28:	a36b      	add	r3, pc, #428	@ (adr r3, 8011dd8 <atan+0x2a8>)
 8011c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c2e:	f7ee fb09 	bl	8000244 <__adddf3>
 8011c32:	4632      	mov	r2, r6
 8011c34:	463b      	mov	r3, r7
 8011c36:	f7ee fcbb 	bl	80005b0 <__aeabi_dmul>
 8011c3a:	a369      	add	r3, pc, #420	@ (adr r3, 8011de0 <atan+0x2b0>)
 8011c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c40:	f7ee fb00 	bl	8000244 <__adddf3>
 8011c44:	4632      	mov	r2, r6
 8011c46:	463b      	mov	r3, r7
 8011c48:	f7ee fcb2 	bl	80005b0 <__aeabi_dmul>
 8011c4c:	a366      	add	r3, pc, #408	@ (adr r3, 8011de8 <atan+0x2b8>)
 8011c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c52:	f7ee faf7 	bl	8000244 <__adddf3>
 8011c56:	4632      	mov	r2, r6
 8011c58:	463b      	mov	r3, r7
 8011c5a:	f7ee fca9 	bl	80005b0 <__aeabi_dmul>
 8011c5e:	a364      	add	r3, pc, #400	@ (adr r3, 8011df0 <atan+0x2c0>)
 8011c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c64:	f7ee faee 	bl	8000244 <__adddf3>
 8011c68:	4642      	mov	r2, r8
 8011c6a:	464b      	mov	r3, r9
 8011c6c:	f7ee fca0 	bl	80005b0 <__aeabi_dmul>
 8011c70:	a361      	add	r3, pc, #388	@ (adr r3, 8011df8 <atan+0x2c8>)
 8011c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c76:	4680      	mov	r8, r0
 8011c78:	4689      	mov	r9, r1
 8011c7a:	4630      	mov	r0, r6
 8011c7c:	4639      	mov	r1, r7
 8011c7e:	f7ee fc97 	bl	80005b0 <__aeabi_dmul>
 8011c82:	a35f      	add	r3, pc, #380	@ (adr r3, 8011e00 <atan+0x2d0>)
 8011c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c88:	f7ee fada 	bl	8000240 <__aeabi_dsub>
 8011c8c:	4632      	mov	r2, r6
 8011c8e:	463b      	mov	r3, r7
 8011c90:	f7ee fc8e 	bl	80005b0 <__aeabi_dmul>
 8011c94:	a35c      	add	r3, pc, #368	@ (adr r3, 8011e08 <atan+0x2d8>)
 8011c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c9a:	f7ee fad1 	bl	8000240 <__aeabi_dsub>
 8011c9e:	4632      	mov	r2, r6
 8011ca0:	463b      	mov	r3, r7
 8011ca2:	f7ee fc85 	bl	80005b0 <__aeabi_dmul>
 8011ca6:	a35a      	add	r3, pc, #360	@ (adr r3, 8011e10 <atan+0x2e0>)
 8011ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cac:	f7ee fac8 	bl	8000240 <__aeabi_dsub>
 8011cb0:	4632      	mov	r2, r6
 8011cb2:	463b      	mov	r3, r7
 8011cb4:	f7ee fc7c 	bl	80005b0 <__aeabi_dmul>
 8011cb8:	a357      	add	r3, pc, #348	@ (adr r3, 8011e18 <atan+0x2e8>)
 8011cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cbe:	f7ee fabf 	bl	8000240 <__aeabi_dsub>
 8011cc2:	4632      	mov	r2, r6
 8011cc4:	463b      	mov	r3, r7
 8011cc6:	f7ee fc73 	bl	80005b0 <__aeabi_dmul>
 8011cca:	4602      	mov	r2, r0
 8011ccc:	460b      	mov	r3, r1
 8011cce:	4640      	mov	r0, r8
 8011cd0:	4649      	mov	r1, r9
 8011cd2:	f7ee fab7 	bl	8000244 <__adddf3>
 8011cd6:	4622      	mov	r2, r4
 8011cd8:	462b      	mov	r3, r5
 8011cda:	f7ee fc69 	bl	80005b0 <__aeabi_dmul>
 8011cde:	f1ba 3fff 	cmp.w	sl, #4294967295
 8011ce2:	4602      	mov	r2, r0
 8011ce4:	460b      	mov	r3, r1
 8011ce6:	d144      	bne.n	8011d72 <atan+0x242>
 8011ce8:	4620      	mov	r0, r4
 8011cea:	4629      	mov	r1, r5
 8011cec:	f7ee faa8 	bl	8000240 <__aeabi_dsub>
 8011cf0:	e733      	b.n	8011b5a <atan+0x2a>
 8011cf2:	2200      	movs	r2, #0
 8011cf4:	4b4f      	ldr	r3, [pc, #316]	@ (8011e34 <atan+0x304>)
 8011cf6:	f7ee faa3 	bl	8000240 <__aeabi_dsub>
 8011cfa:	2200      	movs	r2, #0
 8011cfc:	4606      	mov	r6, r0
 8011cfe:	460f      	mov	r7, r1
 8011d00:	4620      	mov	r0, r4
 8011d02:	4629      	mov	r1, r5
 8011d04:	4b4b      	ldr	r3, [pc, #300]	@ (8011e34 <atan+0x304>)
 8011d06:	f7ee fa9d 	bl	8000244 <__adddf3>
 8011d0a:	4602      	mov	r2, r0
 8011d0c:	460b      	mov	r3, r1
 8011d0e:	4630      	mov	r0, r6
 8011d10:	4639      	mov	r1, r7
 8011d12:	f7ee fd77 	bl	8000804 <__aeabi_ddiv>
 8011d16:	f04f 0a01 	mov.w	sl, #1
 8011d1a:	4604      	mov	r4, r0
 8011d1c:	460d      	mov	r5, r1
 8011d1e:	e767      	b.n	8011bf0 <atan+0xc0>
 8011d20:	4b46      	ldr	r3, [pc, #280]	@ (8011e3c <atan+0x30c>)
 8011d22:	429e      	cmp	r6, r3
 8011d24:	d21a      	bcs.n	8011d5c <atan+0x22c>
 8011d26:	2200      	movs	r2, #0
 8011d28:	4b45      	ldr	r3, [pc, #276]	@ (8011e40 <atan+0x310>)
 8011d2a:	f7ee fa89 	bl	8000240 <__aeabi_dsub>
 8011d2e:	2200      	movs	r2, #0
 8011d30:	4606      	mov	r6, r0
 8011d32:	460f      	mov	r7, r1
 8011d34:	4620      	mov	r0, r4
 8011d36:	4629      	mov	r1, r5
 8011d38:	4b41      	ldr	r3, [pc, #260]	@ (8011e40 <atan+0x310>)
 8011d3a:	f7ee fc39 	bl	80005b0 <__aeabi_dmul>
 8011d3e:	2200      	movs	r2, #0
 8011d40:	4b3c      	ldr	r3, [pc, #240]	@ (8011e34 <atan+0x304>)
 8011d42:	f7ee fa7f 	bl	8000244 <__adddf3>
 8011d46:	4602      	mov	r2, r0
 8011d48:	460b      	mov	r3, r1
 8011d4a:	4630      	mov	r0, r6
 8011d4c:	4639      	mov	r1, r7
 8011d4e:	f7ee fd59 	bl	8000804 <__aeabi_ddiv>
 8011d52:	f04f 0a02 	mov.w	sl, #2
 8011d56:	4604      	mov	r4, r0
 8011d58:	460d      	mov	r5, r1
 8011d5a:	e749      	b.n	8011bf0 <atan+0xc0>
 8011d5c:	4602      	mov	r2, r0
 8011d5e:	460b      	mov	r3, r1
 8011d60:	2000      	movs	r0, #0
 8011d62:	4938      	ldr	r1, [pc, #224]	@ (8011e44 <atan+0x314>)
 8011d64:	f7ee fd4e 	bl	8000804 <__aeabi_ddiv>
 8011d68:	f04f 0a03 	mov.w	sl, #3
 8011d6c:	4604      	mov	r4, r0
 8011d6e:	460d      	mov	r5, r1
 8011d70:	e73e      	b.n	8011bf0 <atan+0xc0>
 8011d72:	4b35      	ldr	r3, [pc, #212]	@ (8011e48 <atan+0x318>)
 8011d74:	4e35      	ldr	r6, [pc, #212]	@ (8011e4c <atan+0x31c>)
 8011d76:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d7e:	f7ee fa5f 	bl	8000240 <__aeabi_dsub>
 8011d82:	4622      	mov	r2, r4
 8011d84:	462b      	mov	r3, r5
 8011d86:	f7ee fa5b 	bl	8000240 <__aeabi_dsub>
 8011d8a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8011d8e:	4602      	mov	r2, r0
 8011d90:	460b      	mov	r3, r1
 8011d92:	e9d6 0100 	ldrd	r0, r1, [r6]
 8011d96:	f7ee fa53 	bl	8000240 <__aeabi_dsub>
 8011d9a:	f1bb 0f00 	cmp.w	fp, #0
 8011d9e:	4604      	mov	r4, r0
 8011da0:	460d      	mov	r5, r1
 8011da2:	f6bf aee4 	bge.w	8011b6e <atan+0x3e>
 8011da6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011daa:	461d      	mov	r5, r3
 8011dac:	e6df      	b.n	8011b6e <atan+0x3e>
 8011dae:	a51c      	add	r5, pc, #112	@ (adr r5, 8011e20 <atan+0x2f0>)
 8011db0:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011db4:	e6db      	b.n	8011b6e <atan+0x3e>
 8011db6:	bf00      	nop
 8011db8:	54442d18 	.word	0x54442d18
 8011dbc:	3ff921fb 	.word	0x3ff921fb
 8011dc0:	8800759c 	.word	0x8800759c
 8011dc4:	7e37e43c 	.word	0x7e37e43c
 8011dc8:	e322da11 	.word	0xe322da11
 8011dcc:	3f90ad3a 	.word	0x3f90ad3a
 8011dd0:	24760deb 	.word	0x24760deb
 8011dd4:	3fa97b4b 	.word	0x3fa97b4b
 8011dd8:	a0d03d51 	.word	0xa0d03d51
 8011ddc:	3fb10d66 	.word	0x3fb10d66
 8011de0:	c54c206e 	.word	0xc54c206e
 8011de4:	3fb745cd 	.word	0x3fb745cd
 8011de8:	920083ff 	.word	0x920083ff
 8011dec:	3fc24924 	.word	0x3fc24924
 8011df0:	5555550d 	.word	0x5555550d
 8011df4:	3fd55555 	.word	0x3fd55555
 8011df8:	2c6a6c2f 	.word	0x2c6a6c2f
 8011dfc:	bfa2b444 	.word	0xbfa2b444
 8011e00:	52defd9a 	.word	0x52defd9a
 8011e04:	3fadde2d 	.word	0x3fadde2d
 8011e08:	af749a6d 	.word	0xaf749a6d
 8011e0c:	3fb3b0f2 	.word	0x3fb3b0f2
 8011e10:	fe231671 	.word	0xfe231671
 8011e14:	3fbc71c6 	.word	0x3fbc71c6
 8011e18:	9998ebc4 	.word	0x9998ebc4
 8011e1c:	3fc99999 	.word	0x3fc99999
 8011e20:	54442d18 	.word	0x54442d18
 8011e24:	bff921fb 	.word	0xbff921fb
 8011e28:	440fffff 	.word	0x440fffff
 8011e2c:	7ff00000 	.word	0x7ff00000
 8011e30:	3fdbffff 	.word	0x3fdbffff
 8011e34:	3ff00000 	.word	0x3ff00000
 8011e38:	3ff2ffff 	.word	0x3ff2ffff
 8011e3c:	40038000 	.word	0x40038000
 8011e40:	3ff80000 	.word	0x3ff80000
 8011e44:	bff00000 	.word	0xbff00000
 8011e48:	08013e98 	.word	0x08013e98
 8011e4c:	08013eb8 	.word	0x08013eb8

08011e50 <__ieee754_sqrt>:
 8011e50:	4a65      	ldr	r2, [pc, #404]	@ (8011fe8 <__ieee754_sqrt+0x198>)
 8011e52:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e56:	438a      	bics	r2, r1
 8011e58:	4606      	mov	r6, r0
 8011e5a:	460f      	mov	r7, r1
 8011e5c:	460b      	mov	r3, r1
 8011e5e:	4604      	mov	r4, r0
 8011e60:	d10e      	bne.n	8011e80 <__ieee754_sqrt+0x30>
 8011e62:	4602      	mov	r2, r0
 8011e64:	f7ee fba4 	bl	80005b0 <__aeabi_dmul>
 8011e68:	4602      	mov	r2, r0
 8011e6a:	460b      	mov	r3, r1
 8011e6c:	4630      	mov	r0, r6
 8011e6e:	4639      	mov	r1, r7
 8011e70:	f7ee f9e8 	bl	8000244 <__adddf3>
 8011e74:	4606      	mov	r6, r0
 8011e76:	460f      	mov	r7, r1
 8011e78:	4630      	mov	r0, r6
 8011e7a:	4639      	mov	r1, r7
 8011e7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e80:	2900      	cmp	r1, #0
 8011e82:	dc0c      	bgt.n	8011e9e <__ieee754_sqrt+0x4e>
 8011e84:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8011e88:	4302      	orrs	r2, r0
 8011e8a:	d0f5      	beq.n	8011e78 <__ieee754_sqrt+0x28>
 8011e8c:	b189      	cbz	r1, 8011eb2 <__ieee754_sqrt+0x62>
 8011e8e:	4602      	mov	r2, r0
 8011e90:	f7ee f9d6 	bl	8000240 <__aeabi_dsub>
 8011e94:	4602      	mov	r2, r0
 8011e96:	460b      	mov	r3, r1
 8011e98:	f7ee fcb4 	bl	8000804 <__aeabi_ddiv>
 8011e9c:	e7ea      	b.n	8011e74 <__ieee754_sqrt+0x24>
 8011e9e:	150a      	asrs	r2, r1, #20
 8011ea0:	d115      	bne.n	8011ece <__ieee754_sqrt+0x7e>
 8011ea2:	2100      	movs	r1, #0
 8011ea4:	e009      	b.n	8011eba <__ieee754_sqrt+0x6a>
 8011ea6:	0ae3      	lsrs	r3, r4, #11
 8011ea8:	3a15      	subs	r2, #21
 8011eaa:	0564      	lsls	r4, r4, #21
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d0fa      	beq.n	8011ea6 <__ieee754_sqrt+0x56>
 8011eb0:	e7f7      	b.n	8011ea2 <__ieee754_sqrt+0x52>
 8011eb2:	460a      	mov	r2, r1
 8011eb4:	e7fa      	b.n	8011eac <__ieee754_sqrt+0x5c>
 8011eb6:	005b      	lsls	r3, r3, #1
 8011eb8:	3101      	adds	r1, #1
 8011eba:	02d8      	lsls	r0, r3, #11
 8011ebc:	d5fb      	bpl.n	8011eb6 <__ieee754_sqrt+0x66>
 8011ebe:	1e48      	subs	r0, r1, #1
 8011ec0:	1a12      	subs	r2, r2, r0
 8011ec2:	f1c1 0020 	rsb	r0, r1, #32
 8011ec6:	fa24 f000 	lsr.w	r0, r4, r0
 8011eca:	4303      	orrs	r3, r0
 8011ecc:	408c      	lsls	r4, r1
 8011ece:	2700      	movs	r7, #0
 8011ed0:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 8011ed4:	2116      	movs	r1, #22
 8011ed6:	07d2      	lsls	r2, r2, #31
 8011ed8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8011edc:	463a      	mov	r2, r7
 8011ede:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011ee2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011ee6:	bf5c      	itt	pl
 8011ee8:	005b      	lslpl	r3, r3, #1
 8011eea:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8011eee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011ef2:	bf58      	it	pl
 8011ef4:	0064      	lslpl	r4, r4, #1
 8011ef6:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8011efa:	ea4f 0868 	mov.w	r8, r8, asr #1
 8011efe:	0064      	lsls	r4, r4, #1
 8011f00:	1815      	adds	r5, r2, r0
 8011f02:	429d      	cmp	r5, r3
 8011f04:	bfde      	ittt	le
 8011f06:	182a      	addle	r2, r5, r0
 8011f08:	1b5b      	suble	r3, r3, r5
 8011f0a:	183f      	addle	r7, r7, r0
 8011f0c:	0fe5      	lsrs	r5, r4, #31
 8011f0e:	3901      	subs	r1, #1
 8011f10:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8011f14:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8011f18:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8011f1c:	d1f0      	bne.n	8011f00 <__ieee754_sqrt+0xb0>
 8011f1e:	460d      	mov	r5, r1
 8011f20:	2620      	movs	r6, #32
 8011f22:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8011f26:	4293      	cmp	r3, r2
 8011f28:	eb00 0c01 	add.w	ip, r0, r1
 8011f2c:	dc02      	bgt.n	8011f34 <__ieee754_sqrt+0xe4>
 8011f2e:	d113      	bne.n	8011f58 <__ieee754_sqrt+0x108>
 8011f30:	45a4      	cmp	ip, r4
 8011f32:	d811      	bhi.n	8011f58 <__ieee754_sqrt+0x108>
 8011f34:	f1bc 0f00 	cmp.w	ip, #0
 8011f38:	eb0c 0100 	add.w	r1, ip, r0
 8011f3c:	da3e      	bge.n	8011fbc <__ieee754_sqrt+0x16c>
 8011f3e:	2900      	cmp	r1, #0
 8011f40:	db3c      	blt.n	8011fbc <__ieee754_sqrt+0x16c>
 8011f42:	f102 0e01 	add.w	lr, r2, #1
 8011f46:	1a9b      	subs	r3, r3, r2
 8011f48:	4672      	mov	r2, lr
 8011f4a:	45a4      	cmp	ip, r4
 8011f4c:	bf88      	it	hi
 8011f4e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8011f52:	eba4 040c 	sub.w	r4, r4, ip
 8011f56:	4405      	add	r5, r0
 8011f58:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8011f5c:	3e01      	subs	r6, #1
 8011f5e:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8011f62:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8011f66:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8011f6a:	d1dc      	bne.n	8011f26 <__ieee754_sqrt+0xd6>
 8011f6c:	431c      	orrs	r4, r3
 8011f6e:	d01a      	beq.n	8011fa6 <__ieee754_sqrt+0x156>
 8011f70:	4c1e      	ldr	r4, [pc, #120]	@ (8011fec <__ieee754_sqrt+0x19c>)
 8011f72:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 8011ff0 <__ieee754_sqrt+0x1a0>
 8011f76:	e9d4 0100 	ldrd	r0, r1, [r4]
 8011f7a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8011f7e:	f7ee f95f 	bl	8000240 <__aeabi_dsub>
 8011f82:	e9d4 ab00 	ldrd	sl, fp, [r4]
 8011f86:	4602      	mov	r2, r0
 8011f88:	460b      	mov	r3, r1
 8011f8a:	4650      	mov	r0, sl
 8011f8c:	4659      	mov	r1, fp
 8011f8e:	f7ee fd8b 	bl	8000aa8 <__aeabi_dcmple>
 8011f92:	b140      	cbz	r0, 8011fa6 <__ieee754_sqrt+0x156>
 8011f94:	e9d4 0100 	ldrd	r0, r1, [r4]
 8011f98:	e9d9 2300 	ldrd	r2, r3, [r9]
 8011f9c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8011fa0:	d10e      	bne.n	8011fc0 <__ieee754_sqrt+0x170>
 8011fa2:	4635      	mov	r5, r6
 8011fa4:	3701      	adds	r7, #1
 8011fa6:	107b      	asrs	r3, r7, #1
 8011fa8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8011fac:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8011fb0:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 8011fb4:	086b      	lsrs	r3, r5, #1
 8011fb6:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 8011fba:	e75b      	b.n	8011e74 <__ieee754_sqrt+0x24>
 8011fbc:	4696      	mov	lr, r2
 8011fbe:	e7c2      	b.n	8011f46 <__ieee754_sqrt+0xf6>
 8011fc0:	f7ee f940 	bl	8000244 <__adddf3>
 8011fc4:	e9d4 ab00 	ldrd	sl, fp, [r4]
 8011fc8:	4602      	mov	r2, r0
 8011fca:	460b      	mov	r3, r1
 8011fcc:	4650      	mov	r0, sl
 8011fce:	4659      	mov	r1, fp
 8011fd0:	f7ee fd60 	bl	8000a94 <__aeabi_dcmplt>
 8011fd4:	b120      	cbz	r0, 8011fe0 <__ieee754_sqrt+0x190>
 8011fd6:	1cab      	adds	r3, r5, #2
 8011fd8:	bf08      	it	eq
 8011fda:	3701      	addeq	r7, #1
 8011fdc:	3502      	adds	r5, #2
 8011fde:	e7e2      	b.n	8011fa6 <__ieee754_sqrt+0x156>
 8011fe0:	1c6b      	adds	r3, r5, #1
 8011fe2:	f023 0501 	bic.w	r5, r3, #1
 8011fe6:	e7de      	b.n	8011fa6 <__ieee754_sqrt+0x156>
 8011fe8:	7ff00000 	.word	0x7ff00000
 8011fec:	08013ee0 	.word	0x08013ee0
 8011ff0:	08013ed8 	.word	0x08013ed8

08011ff4 <_init>:
 8011ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ff6:	bf00      	nop
 8011ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011ffa:	bc08      	pop	{r3}
 8011ffc:	469e      	mov	lr, r3
 8011ffe:	4770      	bx	lr

08012000 <_fini>:
 8012000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012002:	bf00      	nop
 8012004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012006:	bc08      	pop	{r3}
 8012008:	469e      	mov	lr, r3
 801200a:	4770      	bx	lr
