Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.164 sec.
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls opened at Thu Jan 09 03:48:46 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.194 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/test.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/test.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/test.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/test.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(7)
Execute     set_top GBM 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(1)
Execute     set_part xc7s15cpga196-2 
Execute       create_platform xc7s15cpga196-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7s15-cpga196-2'
Command       create_platform done; 4.389 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.549 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(16)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(15)
Execute     config_export -output=/Users/steve/thesis-monte-carlo/GBM/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(5)
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(14)
Execute     config_unroll -tripcount_threshold=5 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 5.
Command   apply_ini done; 4.628 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 6.073 seconds; current allocated memory: 619.527 MB.
Execute       set_directive_top GBM -name=GBM 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'C:/Users/steve/thesis-monte-carlo/test.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling C:/Users/steve/thesis-monte-carlo/test.c as C
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang C:/Users/steve/thesis-monte-carlo/test.c -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=spartan7_medium -device-resource-info=BRAM_20.000000_DSP_20.000000_FF_16000.000000_LUT_8000.000000_SLICE_2000.000000_URAM_0.000000 -device-name-info=xc7s15cpga196-2 > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.c.clang.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=spartan7_medium -device-resource-info=BRAM_20.000000_DSP_20.000000_FF_16000.000000_LUT_8000.000000_SLICE_2000.000000_URAM_0.000000 -device-name-info=xc7s15cpga196-2 > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/clang.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.109 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=spartan7_medium -device-resource-info=BRAM_20.000000_DSP_20.000000_FF_16000.000000_LUT_8000.000000_SLICE_2000.000000_URAM_0.000000 -device-name-info=xc7s15cpga196-2 > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c.clang.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.264 seconds; current allocated memory: 622.301 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.g.bc -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.997 sec.
Execute       run_link_or_opt -opt -out C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GBM -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=GBM -reflow-float-conversion -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.853 sec.
Execute       run_link_or_opt -out C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GBM 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=GBM -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=GBM -mllvm -hls-db-dir -mllvm C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=5 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=8 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.96 -x ir C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=spartan7_medium -device-resource-info=BRAM_20.000000_DSP_20.000000_FF_16000.000000_LUT_8000.000000_SLICE_2000.000000_URAM_0.000000 -device-name-info=xc7s15cpga196-2 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 51 Compile/Link C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 45 Unroll/Inline (step 1) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 40 Unroll/Inline (step 2) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 53 Unroll/Inline (step 3) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 53 Unroll/Inline (step 4) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 55 Array/Struct (step 1) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 55 Array/Struct (step 2) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 55 Array/Struct (step 3) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 55 Array/Struct (step 4) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 71 Array/Struct (step 5) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 71 Performance (step 1) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 399 Performance (step 2) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 399 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 399 Performance (step 3) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 399 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 399 Performance (step 4) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 399 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 856 HW Transforms (step 1) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 856 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 866 HW Transforms (step 2) C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 866 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_1> at C:/Users/steve/thesis-monte-carlo/test.c:11:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_15_2> at C:/Users/steve/thesis-monte-carlo/test.c:15:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_3' is marked as complete unroll implied by the pipeline pragma (C:/Users/steve/thesis-monte-carlo/test.c:17:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_3' (C:/Users/steve/thesis-monte-carlo/test.c:17:26) in function 'GBM' completely with a factor of 49 (C:/Users/steve/thesis-monte-carlo/test.c:8:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'S' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/test.c:8:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/test.c:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 256 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/test.c:11:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml -> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.4 seconds; current allocated memory: 624.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 624.473 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GBM -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.0.bc -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 629.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.1.bc -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 631.004 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.g.1.bc to C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.o.1.bc -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.136 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 655.105 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.o.2.bc -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.194 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.o.3.bc -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 666.789 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.572 sec.
Command     elaborate done; 11.248 sec.
Execute     ap_eval exec zip -j C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.261 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GBM' ...
Execute       ap_set_top_model GBM 
Execute       get_model_list GBM -filter all-wo-channel -topdown 
Execute       preproc_iomode -model GBM 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_15_2 
Execute       preproc_iomode -model GBM_Pipeline_VITIS_LOOP_11_1 
Execute       get_model_list GBM -filter all-wo-channel 
INFO-FLOW: Model list for configure: GBM_Pipeline_VITIS_LOOP_11_1 GBM_Pipeline_VITIS_LOOP_15_2 GBM
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_11_1 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_11_1 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_11_1 
INFO-FLOW: Configuring Module : GBM_Pipeline_VITIS_LOOP_15_2 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_15_2 
Execute       apply_spec_resource_limit GBM_Pipeline_VITIS_LOOP_15_2 
INFO-FLOW: Configuring Module : GBM ...
Execute       set_default_model GBM 
Execute       apply_spec_resource_limit GBM 
INFO-FLOW: Model list for preprocess: GBM_Pipeline_VITIS_LOOP_11_1 GBM_Pipeline_VITIS_LOOP_15_2 GBM
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_11_1 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_11_1 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_11_1 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_11_1 
INFO-FLOW: Preprocessing Module: GBM_Pipeline_VITIS_LOOP_15_2 ...
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_15_2 
Execute       cdfg_preprocess -model GBM_Pipeline_VITIS_LOOP_15_2 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_15_2 
INFO-FLOW: Preprocessing Module: GBM ...
Execute       set_default_model GBM 
Execute       cdfg_preprocess -model GBM 
Execute       rtl_gen_preprocess GBM 
INFO-FLOW: Model list for synthesis: GBM_Pipeline_VITIS_LOOP_11_1 GBM_Pipeline_VITIS_LOOP_15_2 GBM
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_11_1 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_11_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 670.266 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.verbose.sched.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.sched.adb -f 
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_11_1.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_11_1 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_11_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 671.328 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.verbose.bind.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.bind.adb -f 
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_11_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM_Pipeline_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_15_2 
Execute       schedule -model GBM_Pipeline_VITIS_LOOP_15_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_2'.
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
WARNING: [HLS 200-880] The II Violation in module 'GBM_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_15_2': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.607 seconds; current allocated memory: 685.691 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.verbose.sched.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Command       syn_report done; 0.521 sec.
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.sched.adb -f 
Command       db_write done; 0.162 sec.
INFO-FLOW: Finish scheduling GBM_Pipeline_VITIS_LOOP_15_2.
Execute       set_default_model GBM_Pipeline_VITIS_LOOP_15_2 
Execute       bind -model GBM_Pipeline_VITIS_LOOP_15_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (9.064ns) exceeds the target (target clock period: 8.000ns, clock uncertainty: 0.960ns, effective delay budget: 7.040ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/test.c:19) (9.06355 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.473 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.157 seconds; current allocated memory: 695.500 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.verbose.bind.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Command       syn_report done; 0.572 sec.
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.bind.adb -f 
Command       db_write done; 0.261 sec.
INFO-FLOW: Finish binding GBM_Pipeline_VITIS_LOOP_15_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GBM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GBM 
Execute       schedule -model GBM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.857 seconds; current allocated memory: 696.242 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.verbose.sched.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.sched.adb -f 
INFO-FLOW: Finish scheduling GBM.
Execute       set_default_model GBM 
Execute       bind -model GBM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 696.543 MB.
Execute       syn_report -verbosereport -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.verbose.bind.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.bind.adb -f 
INFO-FLOW: Finish binding GBM.
Execute       get_model_list GBM -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_11_1 
Execute       rtl_gen_preprocess GBM_Pipeline_VITIS_LOOP_15_2 
Execute       rtl_gen_preprocess GBM 
INFO-FLOW: Model list for RTL generation: GBM_Pipeline_VITIS_LOOP_11_1 GBM_Pipeline_VITIS_LOOP_15_2 GBM
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_11_1 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GBM_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'GBM_Pipeline_VITIS_LOOP_11_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 698.516 MB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_11_1 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_11_1 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_11_1 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_11_1 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_11_1 -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_11_1_csynth.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_11_1 -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_11_1_csynth.xml 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_11_1 -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.verbose.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_11_1 -f -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.adb 
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_11_1 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_11_1 -p C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM_Pipeline_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM_Pipeline_VITIS_LOOP_15_2 -top_prefix GBM_ -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_6_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_18_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM_Pipeline_VITIS_LOOP_15_2'.
Command       create_rtl_model done; 1.801 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.945 seconds; current allocated memory: 722.773 MB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_15_2 -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/vhdl/GBM_GBM_Pipeline_VITIS_LOOP_15_2 
Execute       gen_rtl GBM_Pipeline_VITIS_LOOP_15_2 -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/verilog/GBM_GBM_Pipeline_VITIS_LOOP_15_2 
Execute       syn_report -csynth -model GBM_Pipeline_VITIS_LOOP_15_2 -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_15_2_csynth.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -rtlxml -model GBM_Pipeline_VITIS_LOOP_15_2 -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/GBM_Pipeline_VITIS_LOOP_15_2_csynth.xml 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -verbosereport -model GBM_Pipeline_VITIS_LOOP_15_2 -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.verbose.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Command       syn_report done; 0.632 sec.
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_15_2 -f -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.adb 
Command       db_write done; 0.324 sec.
Execute       db_write -model GBM_Pipeline_VITIS_LOOP_15_2 -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM_Pipeline_VITIS_LOOP_15_2 -p C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GBM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model GBM -top_prefix  -sub_prefix GBM_ -mg_file C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/S0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/sigma' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/T' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GBM/random_increments' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GBM' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'S', 'S0', 'r', 'sigma', 'T', 'random_increments' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GBM'.
Command       create_rtl_model done; 0.104 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.703 seconds; current allocated memory: 745.926 MB.
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl GBM -istop -style xilinx -f -lang vhdl -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/vhdl/GBM 
Execute       gen_rtl GBM -istop -style xilinx -f -lang vlog -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/verilog/GBM 
Execute       syn_report -csynth -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/GBM_csynth.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -rtlxml -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/GBM_csynth.xml 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -verbosereport -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.verbose.rpt 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       db_write -model GBM -f -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.adb 
Execute       db_write -model GBM -bindview -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info GBM -p C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM 
Execute       export_constraint_db -f -tool general -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute       syn_report -designview -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.design.xml 
Execute       syn_report -csynthDesign -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth.rpt -MHOut C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7s15-cpga196-2 
Execute           ap_family_info -name xc7s15-cpga196-2 -data names 
Execute           ap_part_info -quiet -name xc7s15-cpga196-2 -data family 
Execute       syn_report -wcfg -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model GBM -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.protoinst 
Execute       sc_get_clocks GBM 
Execute       sc_get_portdomain GBM 
INFO-FLOW: Model list for RTL component generation: GBM_Pipeline_VITIS_LOOP_11_1 GBM_Pipeline_VITIS_LOOP_15_2 GBM
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_11_1] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.compgen.tcl 
INFO-FLOW: Found component GBM_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [GBM_Pipeline_VITIS_LOOP_15_2] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.compgen.tcl 
INFO-FLOW: Found component GBM_dadd_64ns_64ns_64_6_full_dsp_1.
INFO-FLOW: Append model GBM_dadd_64ns_64ns_64_6_full_dsp_1
INFO-FLOW: Found component GBM_dmul_64ns_64ns_64_6_max_dsp_1.
INFO-FLOW: Append model GBM_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: Found component GBM_dexp_64ns_64ns_64_18_full_dsp_1.
INFO-FLOW: Append model GBM_dexp_64ns_64ns_64_18_full_dsp_1
INFO-FLOW: Handling components in module [GBM] ... 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.tcl 
INFO-FLOW: Found component GBM_dadddsub_64ns_64ns_64_6_full_dsp_1.
INFO-FLOW: Append model GBM_dadddsub_64ns_64ns_64_6_full_dsp_1
INFO-FLOW: Found component GBM_dmul_64ns_64ns_64_6_max_dsp_1.
INFO-FLOW: Append model GBM_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: Found component GBM_ddiv_64ns_64ns_64_31_no_dsp_1.
INFO-FLOW: Append model GBM_ddiv_64ns_64ns_64_31_no_dsp_1
INFO-FLOW: Found component GBM_dsqrt_64ns_64ns_64_57_no_dsp_1.
INFO-FLOW: Append model GBM_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO-FLOW: Found component GBM_gmem_m_axi.
INFO-FLOW: Append model GBM_gmem_m_axi
INFO-FLOW: Found component GBM_control_s_axi.
INFO-FLOW: Append model GBM_control_s_axi
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_11_1
INFO-FLOW: Append model GBM_Pipeline_VITIS_LOOP_15_2
INFO-FLOW: Append model GBM
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: GBM_flow_control_loop_pipe_sequential_init GBM_dadd_64ns_64ns_64_6_full_dsp_1 GBM_dmul_64ns_64ns_64_6_max_dsp_1 GBM_dexp_64ns_64ns_64_18_full_dsp_1 GBM_dadddsub_64ns_64ns_64_6_full_dsp_1 GBM_dmul_64ns_64ns_64_6_max_dsp_1 GBM_ddiv_64ns_64ns_64_31_no_dsp_1 GBM_dsqrt_64ns_64ns_64_57_no_dsp_1 GBM_gmem_m_axi GBM_control_s_axi GBM_Pipeline_VITIS_LOOP_11_1 GBM_Pipeline_VITIS_LOOP_15_2 GBM
INFO-FLOW: Generating C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model GBM_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model GBM_dadd_64ns_64ns_64_6_full_dsp_1
INFO-FLOW: To file: write model GBM_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: To file: write model GBM_dexp_64ns_64ns_64_18_full_dsp_1
INFO-FLOW: To file: write model GBM_dadddsub_64ns_64ns_64_6_full_dsp_1
INFO-FLOW: To file: write model GBM_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: To file: write model GBM_ddiv_64ns_64ns_64_31_no_dsp_1
INFO-FLOW: To file: write model GBM_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO-FLOW: To file: write model GBM_gmem_m_axi
INFO-FLOW: To file: write model GBM_control_s_axi
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_11_1
INFO-FLOW: To file: write model GBM_Pipeline_VITIS_LOOP_15_2
INFO-FLOW: To file: write model GBM
INFO-FLOW: Generating C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/vlog' tclDir='C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db' modelList='GBM_flow_control_loop_pipe_sequential_init
GBM_dadd_64ns_64ns_64_6_full_dsp_1
GBM_dmul_64ns_64ns_64_6_max_dsp_1
GBM_dexp_64ns_64ns_64_18_full_dsp_1
GBM_dadddsub_64ns_64ns_64_6_full_dsp_1
GBM_dmul_64ns_64ns_64_6_max_dsp_1
GBM_ddiv_64ns_64ns_64_31_no_dsp_1
GBM_dsqrt_64ns_64ns_64_57_no_dsp_1
GBM_gmem_m_axi
GBM_control_s_axi
GBM_Pipeline_VITIS_LOOP_11_1
GBM_Pipeline_VITIS_LOOP_15_2
GBM
' expOnly='0'
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.compgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 746.824 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='GBM_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='GBM_flow_control_loop_pipe_sequential_init
GBM_dadd_64ns_64ns_64_6_full_dsp_1
GBM_dmul_64ns_64ns_64_6_max_dsp_1
GBM_dexp_64ns_64ns_64_18_full_dsp_1
GBM_dadddsub_64ns_64ns_64_6_full_dsp_1
GBM_dmul_64ns_64ns_64_6_max_dsp_1
GBM_ddiv_64ns_64ns_64_31_no_dsp_1
GBM_dsqrt_64ns_64ns_64_57_no_dsp_1
GBM_gmem_m_axi
GBM_control_s_axi
GBM_Pipeline_VITIS_LOOP_11_1
GBM_Pipeline_VITIS_LOOP_15_2
GBM
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute       sc_get_clocks GBM 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl 
Execute       source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST GBM MODULE2INSTS {GBM GBM GBM_Pipeline_VITIS_LOOP_11_1 grp_GBM_Pipeline_VITIS_LOOP_11_1_fu_132 GBM_Pipeline_VITIS_LOOP_15_2 grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140} INST2MODULE {GBM GBM grp_GBM_Pipeline_VITIS_LOOP_11_1_fu_132 GBM_Pipeline_VITIS_LOOP_11_1 grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140 GBM_Pipeline_VITIS_LOOP_15_2} INSTDATA {GBM {DEPTH 1 CHILDREN {grp_GBM_Pipeline_VITIS_LOOP_11_1_fu_132 grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140}} grp_GBM_Pipeline_VITIS_LOOP_11_1_fu_132 {DEPTH 2 CHILDREN {}} grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140 {DEPTH 2 CHILDREN {}}} MODULEDATA {GBM_Pipeline_VITIS_LOOP_11_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln11_fu_107_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:11 VARIABLE icmp_ln11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_113_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:11 VARIABLE add_ln11 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln12_fu_123_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:12 VARIABLE icmp_ln12 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln12_fu_171_p3 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:12 VARIABLE select_ln12 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} GBM_Pipeline_VITIS_LOOP_15_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_931_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_937_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_955_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:15 VARIABLE empty LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_fu_1865_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_97_fu_992_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_97 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_1002_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_1_fu_1493_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_1 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_1 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_1_fu_1036_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_1 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_2_fu_1045_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_2 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_2_fu_1555_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_2 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_1 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_2 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_3_fu_1074_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_3 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_4_fu_1083_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_4 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_3_fu_1617_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_3 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_2 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_3 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_5_fu_1112_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_5 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_6_fu_1121_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_6 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_4_fu_1679_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_4 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_3 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_4 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_7_fu_1150_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_7 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_8_fu_1159_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_8 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_5_fu_1741_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_5 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_4 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_5 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_9_fu_1188_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_9 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_10_fu_1197_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_10 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_6_fu_1803_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_6 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_5 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_5 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_6 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_11_fu_1226_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_11 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_12_fu_1235_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_12 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_7_fu_1885_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_7 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_6 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_6 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_7 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_13_fu_1264_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_13 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_14_fu_1273_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_14 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_8_fu_1951_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_8 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_7 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_7 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_8 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_15_fu_1302_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_16_fu_1311_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_16 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_9_fu_2013_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_9 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_8 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_8 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_9 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_17_fu_1340_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_17 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_18_fu_1349_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_18 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_10_fu_2075_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_10 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_9 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_9 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_s LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_19_fu_1378_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_19 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_20_fu_1387_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_20 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_11_fu_2137_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_11 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_s LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_s LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_10 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_21_fu_1416_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_21 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_22_fu_1425_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_22 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_12_fu_2199_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_12 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_10 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_10 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_11 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_23_fu_1454_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_23 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_24_fu_1463_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_24 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_13_fu_2261_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_13 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_11 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_11 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_12 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_25_fu_1516_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_25 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_26_fu_1525_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_26 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_14_fu_2323_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_14 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_12 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_12 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_13 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_27_fu_1578_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_27 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_28_fu_1587_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_28 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_15_fu_2385_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_13 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_13 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_14 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_29_fu_1640_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_29 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_30_fu_1649_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_30 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_16_fu_2447_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_16 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_14 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_14 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_31_fu_1702_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_31 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_32_fu_1711_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_32 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_17_fu_2509_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_17 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_16 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_33_fu_1764_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_33 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_34_fu_1773_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_34 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_18_fu_2571_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_18 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_16 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_16 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_17 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_35_fu_1826_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_35 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_36_fu_1835_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_36 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_19_fu_2633_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_19 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_17 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_17 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_18 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_37_fu_1912_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_37 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_38_fu_1921_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_38 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_20_fu_2695_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_20 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_18 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_18 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_19 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_39_fu_1974_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_39 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_40_fu_1983_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_40 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_21_fu_2757_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_21 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_19 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_19 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_20 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_41_fu_2036_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_41 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_42_fu_2045_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_42 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_22_fu_2819_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_22 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_20 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_20 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_21 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_43_fu_2098_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_43 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_44_fu_2107_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_44 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_23_fu_2881_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_23 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_21 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_21 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_22 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_45_fu_2160_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_45 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_46_fu_2169_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_46 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_24_fu_2943_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_24 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_22 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_22 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_23 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_47_fu_2222_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_47 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_48_fu_2231_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_48 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_25_fu_3005_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_25 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_23 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_23 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_24 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_49_fu_2284_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_49 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_50_fu_2293_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_50 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_26_fu_3067_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_26 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_24 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_24 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_25 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_51_fu_2346_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_51 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_52_fu_2355_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_52 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_27_fu_3129_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_27 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_25 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_25 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_26 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_53_fu_2408_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_53 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_54_fu_2417_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_54 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_28_fu_3191_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_28 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_26 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_26 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_27 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_55_fu_2470_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_55 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_56_fu_2479_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_56 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_29_fu_3253_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_29 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_27 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_27 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_28 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_57_fu_2532_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_57 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_58_fu_2541_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_58 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_30_fu_3315_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_30 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_28 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_28 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_29 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_59_fu_2594_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_59 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_60_fu_2603_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_60 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_31_fu_3377_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_31 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_29 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_29 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_30 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_61_fu_2656_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_61 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_62_fu_2665_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_62 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_32_fu_3439_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_32 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_30 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_30 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_31 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_63_fu_2718_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_63 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_64_fu_2727_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_64 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_33_fu_3501_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_33 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_31 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_31 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_32 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_65_fu_2780_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_65 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_66_fu_2789_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_66 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_34_fu_3687_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_34 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_32 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_32 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_33 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_67_fu_2842_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_67 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_68_fu_2851_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_68 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_35_fu_3711_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_35 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_33 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_33 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_34 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_69_fu_2904_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_69 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_70_fu_2913_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_70 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_36_fu_3735_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_36 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_34 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_34 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_35 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_71_fu_2966_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_71 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_72_fu_2975_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_72 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_37_fu_3759_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_37 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_35 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_35 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_36 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_73_fu_3028_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_73 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_74_fu_3037_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_74 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_38_fu_3783_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_38 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_36 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_36 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_37 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_75_fu_3090_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_75 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_76_fu_3099_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_76 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_39_fu_3807_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_39 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_37 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_37 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_38 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_77_fu_3152_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_77 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_78_fu_3161_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_78 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_40_fu_3831_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_40 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_38 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_38 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_39 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_79_fu_3214_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_79 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_80_fu_3223_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_80 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_41_fu_3855_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_41 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_39 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_39 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_40 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_81_fu_3276_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_81 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_82_fu_3285_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_82 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_42_fu_3879_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_42 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_40 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_40 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_41 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_83_fu_3338_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_83 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_84_fu_3347_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_84 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_43_fu_3903_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_43 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_41 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_41 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_42 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_85_fu_3400_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_85 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_86_fu_3409_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_86 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_44_fu_3927_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_44 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_42 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_42 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_43 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_87_fu_3462_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_87 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_88_fu_3471_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_88 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_45_fu_3951_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_45 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul15_43 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_43 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_44 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_89_fu_3520_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_89 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_90_fu_3529_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_90 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_46_fu_3975_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_46 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_45 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_91_fu_3562_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_91 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_92_fu_3571_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_92 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_47_fu_3999_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_47 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U5 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add17_45 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_46 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_93_fu_3600_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_93 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_94_fu_3609_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_94 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_48_fu_4023_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_48 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U6 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add17_46 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_47 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_95_fu_3628_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_95 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_96_fu_3637_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add_ln19_96 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln19_49_fu_4047_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE lshr_ln19_49 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE mul16_47 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_6_full_dsp_1_U7 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE add17_47 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 17 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_18_full_dsp_1_U11 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp_48 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln19_fu_4071_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE shl_ln19 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln19_49_fu_4077_p2 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE shl_ln19_49 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false}} AREA {DSP 57 BRAM 0 URAM 0}} GBM {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U23 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:9 VARIABLE deltat LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U22 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:8 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U22 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:8 VARIABLE mul1 LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_6_full_dsp_1_U21 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:8 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U22 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:8 VARIABLE mul2 LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U24 SOURCE C:/Users/steve/thesis-monte-carlo/test.c:19 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsqrt} VISIBLE true}} AREA {DSP 71 BRAM 30 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.193 seconds; current allocated memory: 757.203 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for GBM.
INFO: [VLOG 209-307] Generating Verilog RTL for GBM.
Execute       syn_report -model GBM -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 110.33 MHz
Command     autosyn done; 13.506 sec.
Command   csynth_design done; 25.117 sec.
Execute   export_design -flow none -format xo 
Execute     config_export -flow=none -format=xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=GBM xml_exists=0
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to GBM
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/kernel.internal.xml top=GBM
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name GBM vlnv xilinx.com:hls:GBM:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=13 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='GBM_flow_control_loop_pipe_sequential_init
GBM_dadd_64ns_64ns_64_6_full_dsp_1
GBM_dmul_64ns_64ns_64_6_max_dsp_1
GBM_dexp_64ns_64ns_64_18_full_dsp_1
GBM_dadddsub_64ns_64ns_64_6_full_dsp_1
GBM_dmul_64ns_64ns_64_6_max_dsp_1
GBM_ddiv_64ns_64ns_64_31_no_dsp_1
GBM_dsqrt_64ns_64ns_64_57_no_dsp_1
GBM_gmem_m_axi
GBM_control_s_axi
GBM_Pipeline_VITIS_LOOP_11_1
GBM_Pipeline_VITIS_LOOP_15_2
GBM
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute     sc_get_clocks GBM 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s C:/Users/steve/thesis-monte-carlo/GBM/output.xo 
INFO: [HLS 200-802] Generated output file C:/Users/steve/thesis-monte-carlo/GBM/output.xo
Command   export_design done; 40.631 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.154 sec.
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls opened at Thu Jan 09 03:50:08 -0500 2025
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7s15-cpga196-2 
Execute       create_platform xc7s15-cpga196-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7s15-cpga196-2'
Command       create_platform done; 4.564 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.119 sec.
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.757 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 4.939 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/test.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/test.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/test.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/test.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(7)
Execute     set_top GBM 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(1)
Execute     set_part xc7s15cpga196-2 
Execute       create_platform xc7s15cpga196-2 -board  
Command       create_platform done; 0.248 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.423 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(16)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(15)
Execute     config_export -output=/Users/steve/thesis-monte-carlo/GBM/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(5)
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(14)
Execute     config_unroll -tripcount_threshold=5 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 5.
Command   apply_ini done; 0.512 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/config.cmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.104 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7s15-cpga196-2 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis/2024.2/include -I include C:/Users/steve/thesis-monte-carlo/test_func.c -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/./sim/autowrap/testbench/test_func.c_pre.c -std=gnu99 -D__DSP48E1__ --sysroot=C:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test_func.c.clang.autosim-tb.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test_func.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/steve/thesis-monte-carlo/test_func.c C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/./sim/autowrap/testbench/test_func.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/./sim/autowrap/testbench/test_func.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/./sim/autowrap/testbench/test_func.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Command     clang_tidy done; 0.117 sec.
Execute     ap_part_info -name xc7s15-cpga196-2 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis/2024.2/include -I include C:/Users/steve/thesis-monte-carlo/test.c -o C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/./sim/autowrap/testbench/test.c_pre.c -std=gnu99 -D__DSP48E1__ --sysroot=C:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.c.clang.autosim-tb.out.log 2> C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/test.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/steve/thesis-monte-carlo/test.c C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/./sim/autowrap/testbench/test.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/./sim/autowrap/testbench/test.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/./sim/autowrap/testbench/test.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.966 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.DependenceCheck.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 160.762 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 208.149 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.156 sec.
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls opened at Thu Jan 09 03:53:59 -0500 2025
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7s15-cpga196-2 
Execute       create_platform xc7s15-cpga196-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7s15-cpga196-2'
Command       create_platform done; 4.754 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.136 sec.
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.975 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 5.165 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/test.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/test.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/test.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/test.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(7)
Execute     set_top GBM 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(1)
Execute     set_part xc7s15cpga196-2 
Execute       create_platform xc7s15cpga196-2 -board  
Command       create_platform done; 0.242 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.119 sec.
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.437 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(16)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(15)
Execute     config_export -output=/Users/steve/thesis-monte-carlo/GBM/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(5)
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(14)
Execute     config_unroll -tripcount_threshold=5 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 5.
Command   apply_ini done; 0.521 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/config.cmdline 
Execute   ::AP::init_summary_file package-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=GBM xml_exists=1
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to GBM
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/kernel.internal.xml top=GBM
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name GBM vlnv xilinx.com:hls:GBM:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=13 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='GBM_flow_control_loop_pipe_sequential_init
GBM_dadd_64ns_64ns_64_6_full_dsp_1
GBM_dmul_64ns_64ns_64_6_max_dsp_1
GBM_dexp_64ns_64ns_64_18_full_dsp_1
GBM_dadddsub_64ns_64ns_64_6_full_dsp_1
GBM_dmul_64ns_64ns_64_6_max_dsp_1
GBM_ddiv_64ns_64ns_64_31_no_dsp_1
GBM_dsqrt_64ns_64ns_64_57_no_dsp_1
GBM_gmem_m_axi
GBM_control_s_axi
GBM_Pipeline_VITIS_LOOP_11_1
GBM_Pipeline_VITIS_LOOP_15_2
GBM
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute     sc_get_clocks GBM 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.111 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s C:/Users/steve/thesis-monte-carlo/GBM/output.xo 
INFO: [HLS 200-802] Generated output file C:/Users/steve/thesis-monte-carlo/GBM/output.xo
Command   export_design done; 43.785 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.144 sec.
INFO-FLOW: Workspace C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls opened at Thu Jan 09 03:55:04 -0500 2025
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7s15-cpga196-2 
Execute       create_platform xc7s15-cpga196-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7s15-cpga196-2'
Command       create_platform done; 4.413 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.124 sec.
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.621 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 4.792 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/steve/thesis-monte-carlo/test.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/test.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(8)
Execute     add_files C:/Users/steve/thesis-monte-carlo/test.c 
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/test.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(9)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/in.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/in.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(10)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/out.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/out.golden.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/steve/thesis-monte-carlo/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(11)
Execute     add_files -tb C:/Users/steve/thesis-monte-carlo/test_func.c 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/test_func.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(7)
Execute     set_top GBM 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(1)
Execute     set_part xc7s15cpga196-2 
Execute       create_platform xc7s15cpga196-2 -board  
Command       create_platform done; 0.213 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7s15-cpga196-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.388 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(12)
Execute     create_clock -period 8ns 
Execute       ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(13)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 0.96 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(16)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(15)
Execute     config_export -output=/Users/steve/thesis-monte-carlo/GBM/output.xo 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(5)
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/GBM/gbm/hls_config.cfg(14)
Execute     config_unroll -tripcount_threshold=5 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 5.
Command   apply_ini done; 0.486 sec.
Execute   apply_ini C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/config.cmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format xo -rtl verilog
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=GBM xml_exists=1
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to GBM
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/kernel.internal.xml top=GBM
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name GBM vlnv xilinx.com:hls:GBM:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=13 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='GBM_flow_control_loop_pipe_sequential_init
GBM_dadd_64ns_64ns_64_6_full_dsp_1
GBM_dmul_64ns_64ns_64_6_max_dsp_1
GBM_dexp_64ns_64ns_64_18_full_dsp_1
GBM_dadddsub_64ns_64ns_64_6_full_dsp_1
GBM_dmul_64ns_64ns_64_6_max_dsp_1
GBM_ddiv_64ns_64ns_64_31_no_dsp_1
GBM_dsqrt_64ns_64ns_64_57_no_dsp_1
GBM_gmem_m_axi
GBM_control_s_axi
GBM_Pipeline_VITIS_LOOP_11_1
GBM_Pipeline_VITIS_LOOP_15_2
GBM
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.rtl_wrap.cfg.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.compgen.dataonly.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_11_1.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM_Pipeline_VITIS_LOOP_15_2.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute     sc_get_clocks GBM 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/misc/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/kernel.internal.xml top=GBM
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name GBM vlnv xilinx.com:hls:GBM:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.constraint.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/GBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.103 sec.
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7s15-cpga196-2 -data names -quiet 
Execute     ap_part_info -name xc7s15-cpga196-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/impl.bat
Execute     send_msg_by_id ERROR @200-478@%s%s vivado  
ERROR: [HLS 200-478] vivado returned an error 
INFO-FLOW: DBG:PUTS: auto_impl caught error 
Caught error from vivado 
    while executing
"error "Caught error from $::AESL_AUTOIMPL::g_tool $err""
    (procedure "::AESL_AUTOIMPL::auto_impl" line 620)
    invoked from within
"::AESL_AUTOIMPL::auto_impl {*}$args"
INFO-FLOW: Caught error in export_design: 
    while executing
"auto_impl_catch $gStartDir {*}$auto_impl_eval_args"
    (procedure "::AESL_AUTOIMPL::export_design_wrap" line 108)
    invoked from within
"::AESL_AUTOIMPL::export_design_wrap {*}$args"
    (procedure "ap_internal_export_design" line 123)
    invoked from within
"ap_internal_export_design "
Command   export_design done; error code: 2; 893.158 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
