{"vcs1":{"timestamp_begin":1731032263.942391076, "rt":1.88, "ut":0.49, "st":0.28}}
{"vcselab":{"timestamp_begin":1731032265.923463248, "rt":1.03, "ut":0.27, "st":0.17}}
{"link":{"timestamp_begin":1731032267.039536417, "rt":0.37, "ut":0.16, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731032263.057794044}
{"VCS_COMP_START_TIME": 1731032263.057794044}
{"VCS_COMP_END_TIME": 1731032268.840638730}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330428}}
{"stitch_vcselab": {"peak_mem": 231556}}
