LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.std_logic_arith.all;
USE IEEE.std_logic_unsigned.all;


entity feux_tb is
end feux_tb;

architecture Behavioral of feux_tb is
    component feux is
        Port ( ReqV : in STD_LOGIC;
               ReqH : in STD_LOGIC;
               clk : in STD_LOGIC;
               rst : in std_logic;
               RH : out STD_LOGIC;
               YH : out STD_LOGIC;
               VH : out STD_LOGIC;
               RV : out STD_LOGIC;
               YV : out STD_LOGIC;
               VV : out STD_LOGIC);
    end component;

    signal ReqV, ReqH,clk, rst, RH, YH, VH, RV, YV, VV : STD_LOGIC := '0';

begin
    c1 : feux port map(ReqV, ReqH, clk, rst, RH, YH,  VH, RV, YV, VV);


    clk_process: process
    begin
        clk <= '0';
        wait for 5 ns;
        clk <= '1';
        wait for 5 ns;
    end process;
    
    rst_process: process
    begin
        rst <= '1';
        wait for 10 ns;
        rst <= '0';
        wait;
    end process;
    
    tb : process
    begin
    wait for 100 ns;
    ReqV <= '1';
    ReqH <= '0';
    wait for 10 ns;
    ReqV <= '0';
    
    wait for 50 ns;
    ReqV <= '0';
    wait;

            
            

    end process tb;

end Behavioral;
