Time	 a b | AND XOR
----------------
10000	 0 0 | 00
20000	 0 1 | 01
30000	 1 0 | 01
40000	 1 1 | 10
50000	 0 0 | 00
60000	 0 1 | 01
70000	 1 0 | 01
80000	 1 1 | 10
Testbench finished!
- test/tb.sv:42: Verilog $finish
