#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5ee531d9d690 .scope module, "test_reset_enable" "test_reset_enable" 2 2;
 .timescale -9 -12;
v0x5ee531dcf920_0 .var "clk", 0 0;
v0x5ee531dcf9e0_0 .net "count", 3 0, L_0x5ee531dd07a0;  1 drivers
v0x5ee531dcfaa0_0 .var "enable", 0 0;
v0x5ee531dcfba0_0 .var "reset", 0 0;
S_0x5ee531db2050 .scope module, "dut" "top_module" 2 8, 3 1 0, S_0x5ee531d9d690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
L_0x5ee531dcfc40 .functor BUFZ 1, v0x5ee531dcfaa0_0, C4<0>, C4<0>, C4<0>;
L_0x5ee531dcfd50 .functor AND 1, v0x5ee531dcfaa0_0, L_0x5ee531dcfcb0, C4<1>, C4<1>;
L_0x5ee531dcff00 .functor AND 1, v0x5ee531dcfaa0_0, L_0x5ee531dcfe60, C4<1>, C4<1>;
L_0x5ee531dd00a0 .functor AND 1, L_0x5ee531dcff00, L_0x5ee531dcff70, C4<1>, C4<1>;
L_0x5ee531dd02b0 .functor AND 1, v0x5ee531dcfaa0_0, L_0x5ee531dd01e0, C4<1>, C4<1>;
L_0x5ee531dd0410 .functor AND 1, L_0x5ee531dd02b0, L_0x5ee531dd0370, C4<1>, C4<1>;
L_0x5ee531dd0640 .functor AND 1, L_0x5ee531dd0410, L_0x5ee531dd0560, C4<1>, C4<1>;
v0x5ee531dcea40_0 .net *"_ivl_11", 0 0, L_0x5ee531dcff70;  1 drivers
v0x5ee531dceb40_0 .net *"_ivl_15", 0 0, L_0x5ee531dd01e0;  1 drivers
v0x5ee531dcec20_0 .net *"_ivl_16", 0 0, L_0x5ee531dd02b0;  1 drivers
v0x5ee531dcece0_0 .net *"_ivl_19", 0 0, L_0x5ee531dd0370;  1 drivers
v0x5ee531dcedc0_0 .net *"_ivl_20", 0 0, L_0x5ee531dd0410;  1 drivers
v0x5ee531dceef0_0 .net *"_ivl_23", 0 0, L_0x5ee531dd0560;  1 drivers
v0x5ee531dcefd0_0 .net *"_ivl_3", 0 0, L_0x5ee531dcfcb0;  1 drivers
v0x5ee531dcf0b0_0 .net *"_ivl_7", 0 0, L_0x5ee531dcfe60;  1 drivers
v0x5ee531dcf190_0 .net *"_ivl_8", 0 0, L_0x5ee531dcff00;  1 drivers
v0x5ee531dcf270_0 .net "clk", 0 0, v0x5ee531dcf920_0;  1 drivers
v0x5ee531dcf310_0 .net "count", 3 0, L_0x5ee531dd07a0;  alias, 1 drivers
v0x5ee531dcf3f0_0 .net "enable", 0 0, v0x5ee531dcfaa0_0;  1 drivers
v0x5ee531dcf4b0_0 .net "reset", 0 0, v0x5ee531dcfba0_0;  1 drivers
v0x5ee531dcf5e0_0 .net "t0", 0 0, L_0x5ee531dcfc40;  1 drivers
v0x5ee531dcf680_0 .net "t1", 0 0, L_0x5ee531dcfd50;  1 drivers
v0x5ee531dcf750_0 .net "t2", 0 0, L_0x5ee531dd00a0;  1 drivers
v0x5ee531dcf820_0 .net "t3", 0 0, L_0x5ee531dd0640;  1 drivers
L_0x5ee531dcfcb0 .part L_0x5ee531dd07a0, 0, 1;
L_0x5ee531dcfe60 .part L_0x5ee531dd07a0, 0, 1;
L_0x5ee531dcff70 .part L_0x5ee531dd07a0, 1, 1;
L_0x5ee531dd01e0 .part L_0x5ee531dd07a0, 0, 1;
L_0x5ee531dd0370 .part L_0x5ee531dd07a0, 1, 1;
L_0x5ee531dd0560 .part L_0x5ee531dd07a0, 2, 1;
L_0x5ee531dd07a0 .concat8 [ 1 1 1 1], v0x5ee531da2e30_0, v0x5ee531da32d0_0, v0x5ee531dce090_0, v0x5ee531dce6d0_0;
S_0x5ee531db2230 .scope module, "ff0" "Tflipflop" 3 10, 3 17 0, S_0x5ee531db2050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x5ee531da2e30_0 .var "Q", 0 0;
v0x5ee531da1eb0_0 .net "T", 0 0, L_0x5ee531dcfc40;  alias, 1 drivers
v0x5ee531da1f80_0 .net "clk", 0 0, v0x5ee531dcf920_0;  alias, 1 drivers
v0x5ee531da4180_0 .net "reset", 0 0, v0x5ee531dcfba0_0;  alias, 1 drivers
E_0x5ee531db0a90 .event posedge, v0x5ee531da4180_0, v0x5ee531da1f80_0;
S_0x5ee531dcdae0 .scope module, "ff1" "Tflipflop" 3 11, 3 17 0, S_0x5ee531db2050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x5ee531da32d0_0 .var "Q", 0 0;
v0x5ee531da2420_0 .net "T", 0 0, L_0x5ee531dcfd50;  alias, 1 drivers
v0x5ee531da1570_0 .net "clk", 0 0, v0x5ee531dcf920_0;  alias, 1 drivers
v0x5ee531dcdd20_0 .net "reset", 0 0, v0x5ee531dcfba0_0;  alias, 1 drivers
S_0x5ee531dcde10 .scope module, "ff2" "Tflipflop" 3 12, 3 17 0, S_0x5ee531db2050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x5ee531dce090_0 .var "Q", 0 0;
v0x5ee531dce150_0 .net "T", 0 0, L_0x5ee531dd00a0;  alias, 1 drivers
v0x5ee531dce210_0 .net "clk", 0 0, v0x5ee531dcf920_0;  alias, 1 drivers
v0x5ee531dce330_0 .net "reset", 0 0, v0x5ee531dcfba0_0;  alias, 1 drivers
S_0x5ee531dce480 .scope module, "ff3" "Tflipflop" 3 13, 3 17 0, S_0x5ee531db2050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x5ee531dce6d0_0 .var "Q", 0 0;
v0x5ee531dce7b0_0 .net "T", 0 0, L_0x5ee531dd0640;  alias, 1 drivers
v0x5ee531dce870_0 .net "clk", 0 0, v0x5ee531dcf920_0;  alias, 1 drivers
v0x5ee531dce910_0 .net "reset", 0 0, v0x5ee531dcfba0_0;  alias, 1 drivers
    .scope S_0x5ee531db2230;
T_0 ;
    %wait E_0x5ee531db0a90;
    %load/vec4 v0x5ee531da4180_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ee531da2e30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5ee531da1eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5ee531da2e30_0;
    %inv;
    %assign/vec4 v0x5ee531da2e30_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5ee531dcdae0;
T_1 ;
    %wait E_0x5ee531db0a90;
    %load/vec4 v0x5ee531dcdd20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ee531da32d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5ee531da2420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5ee531da32d0_0;
    %inv;
    %assign/vec4 v0x5ee531da32d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5ee531dcde10;
T_2 ;
    %wait E_0x5ee531db0a90;
    %load/vec4 v0x5ee531dce330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ee531dce090_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5ee531dce150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5ee531dce090_0;
    %inv;
    %assign/vec4 v0x5ee531dce090_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5ee531dce480;
T_3 ;
    %wait E_0x5ee531db0a90;
    %load/vec4 v0x5ee531dce910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ee531dce6d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5ee531dce7b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5ee531dce6d0_0;
    %inv;
    %assign/vec4 v0x5ee531dce6d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ee531d9d690;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee531dcf920_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5ee531dcf920_0;
    %inv;
    %store/vec4 v0x5ee531dcf920_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x5ee531d9d690;
T_5 ;
    %vpi_call 2 23 "$dumpfile", "test_reset_enable.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ee531d9d690 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee531dcfba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee531dcfaa0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee531dcfba0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee531dcfaa0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee531dcfba0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee531dcfba0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_reset_enable.v";
    "top_module.v";
