// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign in to out

// Design a module that takes input and output
module wire_inout( input in, output out );
// assign out to in
// assign in to out

// Design a module that takes input and output
module wire_in( input in, output out );
// assign out to in
// assign in to out

// Design a module that takes input and outputs
module wire_out( input in, output out );
// assign out to in
// assign in to out

// Design a module that takes input and outputs
module wire_inout( input in, output out );
// assign out to in
// assign in to out

// Design a module that takes input and outputs
module wire_outout( input in, output out );
// assign out to in
// assign in to out

// Design a module that takes input and outputs
module wire_inoutendmodule
