
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Sat May  6 11:38:58 2023 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fadd.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fadd.h instruction of the RISC-V RV32F_Zicsr_Zfh,RV64F_Zicsr_Zfh extension for the fadd_b3 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr_Zfh,RV64IF_Zicsr_Zfh")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*Zfh.*);def TEST_CASE_1=True;",fadd_b3)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:// rs1 == rs2 == rd, rs1==f31, rs2==f31, rd==f31,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f31; op2:f31; dest:f31; op1val:0x7ac0; op2val:0x7ac0; 
   valaddr_reg:x3; val_offset:0*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f31, f31, dyn, 0, 0, x3, 0*FLEN/8, x4, x1, x2)

inst_1:// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==f29, rs2==f28, rd==f30,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2c0 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f29; op2:f28; dest:f30; op1val:0x7ac0; op2val:0xfac0; 
   valaddr_reg:x3; val_offset:2*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f30, f29, f28, dyn, 32, 0, x3, 2*FLEN/8, x4, x1, x2)

inst_2:// rs2 == rd != rs1, rs1==f30, rs2==f29, rd==f29,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2c0 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f29; op1val:0x7ac0; op2val:0xfac0; 
   valaddr_reg:x3; val_offset:4*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f29, f30, f29, dyn, 64, 0, x3, 4*FLEN/8, x4, x1, x2)

inst_3:// rs1 == rd != rs2, rs1==f28, rs2==f30, rd==f28,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2c0 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f28; op2:f30; dest:f28; op1val:0x7ac0; op2val:0xfac0; 
   valaddr_reg:x3; val_offset:6*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f28, f28, f30, dyn, 96, 0, x3, 6*FLEN/8, x4, x1, x2)

inst_4:// rs1 == rs2 != rd, rs1==f26, rs2==f26, rd==f27,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2c0 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f26; op2:f26; dest:f27; op1val:0x7ac0; op2val:0x7ac0; 
   valaddr_reg:x3; val_offset:8*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f27, f26, f26, dyn, 128, 0, x3, 8*FLEN/8, x4, x1, x2)

inst_5:// rs1==f27, rs2==f25, rd==f26,fs1 == 0 and fe1 == 0x1d and fm1 == 0x2b9 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2b9 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f27; op2:f25; dest:f26; op1val:0x76b9; op2val:0xf6b9; 
   valaddr_reg:x3; val_offset:10*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f26, f27, f25, dyn, 0, 0, x3, 10*FLEN/8, x4, x1, x2)

inst_6:// rs1==f24, rs2==f27, rd==f25,fs1 == 0 and fe1 == 0x1d and fm1 == 0x2b9 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2b9 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f24; op2:f27; dest:f25; op1val:0x76b9; op2val:0xf6b9; 
   valaddr_reg:x3; val_offset:12*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f25, f24, f27, dyn, 32, 0, x3, 12*FLEN/8, x4, x1, x2)

inst_7:// rs1==f25, rs2==f23, rd==f24,fs1 == 0 and fe1 == 0x1d and fm1 == 0x2b9 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2b9 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f25; op2:f23; dest:f24; op1val:0x76b9; op2val:0xf6b9; 
   valaddr_reg:x3; val_offset:14*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f24, f25, f23, dyn, 64, 0, x3, 14*FLEN/8, x4, x1, x2)

inst_8:// rs1==f22, rs2==f24, rd==f23,fs1 == 0 and fe1 == 0x1d and fm1 == 0x2b9 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2b9 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f22; op2:f24; dest:f23; op1val:0x76b9; op2val:0xf6b9; 
   valaddr_reg:x3; val_offset:16*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f23, f22, f24, dyn, 96, 0, x3, 16*FLEN/8, x4, x1, x2)

inst_9:// rs1==f23, rs2==f21, rd==f22,fs1 == 0 and fe1 == 0x1d and fm1 == 0x2b9 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2b9 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f23; op2:f21; dest:f22; op1val:0x76b9; op2val:0xf6b9; 
   valaddr_reg:x3; val_offset:18*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f22, f23, f21, dyn, 128, 0, x3, 18*FLEN/8, x4, x1, x2)

inst_10:// rs1==f20, rs2==f22, rd==f21,fs1 == 0 and fe1 == 0x1e and fm1 == 0x016 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x016 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f20; op2:f22; dest:f21; op1val:0x7816; op2val:0xf816; 
   valaddr_reg:x3; val_offset:20*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f21, f20, f22, dyn, 0, 0, x3, 20*FLEN/8, x4, x1, x2)

inst_11:// rs1==f21, rs2==f19, rd==f20,fs1 == 0 and fe1 == 0x1e and fm1 == 0x016 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x016 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f21; op2:f19; dest:f20; op1val:0x7816; op2val:0xf816; 
   valaddr_reg:x3; val_offset:22*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f20, f21, f19, dyn, 32, 0, x3, 22*FLEN/8, x4, x1, x2)

inst_12:// rs1==f18, rs2==f20, rd==f19,fs1 == 0 and fe1 == 0x1e and fm1 == 0x016 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x016 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f18; op2:f20; dest:f19; op1val:0x7816; op2val:0xf816; 
   valaddr_reg:x3; val_offset:24*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f19, f18, f20, dyn, 64, 0, x3, 24*FLEN/8, x4, x1, x2)

inst_13:// rs1==f19, rs2==f17, rd==f18,fs1 == 0 and fe1 == 0x1e and fm1 == 0x016 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x016 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f19; op2:f17; dest:f18; op1val:0x7816; op2val:0xf816; 
   valaddr_reg:x3; val_offset:26*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f18, f19, f17, dyn, 96, 0, x3, 26*FLEN/8, x4, x1, x2)

inst_14:// rs1==f16, rs2==f18, rd==f17,fs1 == 0 and fe1 == 0x1e and fm1 == 0x016 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x016 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f16; op2:f18; dest:f17; op1val:0x7816; op2val:0xf816; 
   valaddr_reg:x3; val_offset:28*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f17, f16, f18, dyn, 128, 0, x3, 28*FLEN/8, x4, x1, x2)

inst_15:// rs1==f17, rs2==f15, rd==f16,fs1 == 0 and fe1 == 0x1e and fm1 == 0x244 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x244 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f17; op2:f15; dest:f16; op1val:0x7a44; op2val:0xfa44; 
   valaddr_reg:x3; val_offset:30*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f16, f17, f15, dyn, 0, 0, x3, 30*FLEN/8, x4, x1, x2)

inst_16:// rs1==f14, rs2==f16, rd==f15,fs1 == 0 and fe1 == 0x1e and fm1 == 0x244 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x244 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f14; op2:f16; dest:f15; op1val:0x7a44; op2val:0xfa44; 
   valaddr_reg:x3; val_offset:32*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f15, f14, f16, dyn, 32, 0, x3, 32*FLEN/8, x4, x1, x2)

inst_17:// rs1==f15, rs2==f13, rd==f14,fs1 == 0 and fe1 == 0x1e and fm1 == 0x244 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x244 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f15; op2:f13; dest:f14; op1val:0x7a44; op2val:0xfa44; 
   valaddr_reg:x3; val_offset:34*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f14, f15, f13, dyn, 64, 0, x3, 34*FLEN/8, x4, x1, x2)

inst_18:// rs1==f12, rs2==f14, rd==f13,fs1 == 0 and fe1 == 0x1e and fm1 == 0x244 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x244 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f12; op2:f14; dest:f13; op1val:0x7a44; op2val:0xfa44; 
   valaddr_reg:x3; val_offset:36*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f13, f12, f14, dyn, 96, 0, x3, 36*FLEN/8, x4, x1, x2)

inst_19:// rs1==f13, rs2==f11, rd==f12,fs1 == 0 and fe1 == 0x1e and fm1 == 0x244 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x244 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f13; op2:f11; dest:f12; op1val:0x7a44; op2val:0xfa44; 
   valaddr_reg:x3; val_offset:38*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f12, f13, f11, dyn, 128, 0, x3, 38*FLEN/8, x4, x1, x2)

inst_20:// rs1==f10, rs2==f12, rd==f11,fs1 == 0 and fe1 == 0x1d and fm1 == 0x39f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x39f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f10; op2:f12; dest:f11; op1val:0x779f; op2val:0xf79f; 
   valaddr_reg:x3; val_offset:40*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f11, f10, f12, dyn, 0, 0, x3, 40*FLEN/8, x4, x1, x2)

inst_21:// rs1==f11, rs2==f9, rd==f10,fs1 == 0 and fe1 == 0x1d and fm1 == 0x39f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x39f and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f11; op2:f9; dest:f10; op1val:0x779f; op2val:0xf79f; 
   valaddr_reg:x3; val_offset:42*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f10, f11, f9, dyn, 32, 0, x3, 42*FLEN/8, x4, x1, x2)

inst_22:// rs1==f8, rs2==f10, rd==f9,fs1 == 0 and fe1 == 0x1d and fm1 == 0x39f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x39f and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f8; op2:f10; dest:f9; op1val:0x779f; op2val:0xf79f; 
   valaddr_reg:x3; val_offset:44*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f9, f8, f10, dyn, 64, 0, x3, 44*FLEN/8, x4, x1, x2)

inst_23:// rs1==f9, rs2==f7, rd==f8,fs1 == 0 and fe1 == 0x1d and fm1 == 0x39f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x39f and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f9; op2:f7; dest:f8; op1val:0x779f; op2val:0xf79f; 
   valaddr_reg:x3; val_offset:46*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f8, f9, f7, dyn, 96, 0, x3, 46*FLEN/8, x4, x1, x2)

inst_24:// rs1==f6, rs2==f8, rd==f7,fs1 == 0 and fe1 == 0x1d and fm1 == 0x39f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x39f and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f6; op2:f8; dest:f7; op1val:0x779f; op2val:0xf79f; 
   valaddr_reg:x3; val_offset:48*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f7, f6, f8, dyn, 128, 0, x3, 48*FLEN/8, x4, x1, x2)

inst_25:// rs1==f7, rs2==f5, rd==f6,fs1 == 0 and fe1 == 0x1e and fm1 == 0x342 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x342 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f7; op2:f5; dest:f6; op1val:0x7b42; op2val:0xfb42; 
   valaddr_reg:x3; val_offset:50*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f6, f7, f5, dyn, 0, 0, x3, 50*FLEN/8, x4, x1, x2)

inst_26:// rs1==f4, rs2==f6, rd==f5,fs1 == 0 and fe1 == 0x1e and fm1 == 0x342 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x342 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f4; op2:f6; dest:f5; op1val:0x7b42; op2val:0xfb42; 
   valaddr_reg:x3; val_offset:52*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f5, f4, f6, dyn, 32, 0, x3, 52*FLEN/8, x4, x1, x2)

inst_27:// rs1==f5, rs2==f3, rd==f4,fs1 == 0 and fe1 == 0x1e and fm1 == 0x342 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x342 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f5; op2:f3; dest:f4; op1val:0x7b42; op2val:0xfb42; 
   valaddr_reg:x3; val_offset:54*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f4, f5, f3, dyn, 64, 0, x3, 54*FLEN/8, x4, x1, x2)

inst_28:// rs1==f2, rs2==f4, rd==f3,fs1 == 0 and fe1 == 0x1e and fm1 == 0x342 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x342 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f2; op2:f4; dest:f3; op1val:0x7b42; op2val:0xfb42; 
   valaddr_reg:x3; val_offset:56*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f3, f2, f4, dyn, 96, 0, x3, 56*FLEN/8, x4, x1, x2)

inst_29:// rs1==f3, rs2==f1, rd==f2,fs1 == 0 and fe1 == 0x1e and fm1 == 0x342 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x342 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f3; op2:f1; dest:f2; op1val:0x7b42; op2val:0xfb42; 
   valaddr_reg:x3; val_offset:58*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f2, f3, f1, dyn, 128, 0, x3, 58*FLEN/8, x4, x1, x2)

inst_30:// rs1==f0, rs2==f2, rd==f1,fs1 == 0 and fe1 == 0x1d and fm1 == 0x081 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x081 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f0; op2:f2; dest:f1; op1val:0x7481; op2val:0xf481; 
   valaddr_reg:x3; val_offset:60*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f1, f0, f2, dyn, 0, 0, x3, 60*FLEN/8, x4, x1, x2)

inst_31:// rs1==f1,fs1 == 0 and fe1 == 0x1d and fm1 == 0x081 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x081 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f1; op2:f30; dest:f31; op1val:0x7481; op2val:0xf481; 
   valaddr_reg:x3; val_offset:62*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f1, f30, dyn, 32, 0, x3, 62*FLEN/8, x4, x1, x2)

inst_32:// rs2==f0,fs1 == 0 and fe1 == 0x1d and fm1 == 0x081 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x081 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f0; dest:f31; op1val:0x7481; op2val:0xf481; 
   valaddr_reg:x3; val_offset:64*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f0, dyn, 64, 0, x3, 64*FLEN/8, x4, x1, x2)

inst_33:// rd==f0,fs1 == 0 and fe1 == 0x1d and fm1 == 0x081 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x081 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f31; op2:f30; dest:f0; op1val:0x7481; op2val:0xf481; 
   valaddr_reg:x3; val_offset:66*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f0, f31, f30, dyn, 96, 0, x3, 66*FLEN/8, x4, x1, x2)

inst_34:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x081 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x081 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7481; op2val:0xf481; 
   valaddr_reg:x3; val_offset:68*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 68*FLEN/8, x4, x1, x2)

inst_35:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f1 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0f1 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78f1; op2val:0xf8f1; 
   valaddr_reg:x3; val_offset:70*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 70*FLEN/8, x4, x1, x2)

inst_36:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f1 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0f1 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78f1; op2val:0xf8f1; 
   valaddr_reg:x3; val_offset:72*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 72*FLEN/8, x4, x1, x2)

inst_37:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f1 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0f1 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78f1; op2val:0xf8f1; 
   valaddr_reg:x3; val_offset:74*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 74*FLEN/8, x4, x1, x2)

inst_38:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f1 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0f1 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78f1; op2val:0xf8f1; 
   valaddr_reg:x3; val_offset:76*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 76*FLEN/8, x4, x1, x2)

inst_39:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f1 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0f1 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78f1; op2val:0xf8f1; 
   valaddr_reg:x3; val_offset:78*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 78*FLEN/8, x4, x1, x2)

inst_40:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x346 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x346 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b46; op2val:0xfb46; 
   valaddr_reg:x3; val_offset:80*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 80*FLEN/8, x4, x1, x2)

inst_41:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x346 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x346 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b46; op2val:0xfb46; 
   valaddr_reg:x3; val_offset:82*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 82*FLEN/8, x4, x1, x2)

inst_42:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x346 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x346 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b46; op2val:0xfb46; 
   valaddr_reg:x3; val_offset:84*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 84*FLEN/8, x4, x1, x2)

inst_43:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x346 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x346 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b46; op2val:0xfb46; 
   valaddr_reg:x3; val_offset:86*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 86*FLEN/8, x4, x1, x2)

inst_44:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x346 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x346 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b46; op2val:0xfb46; 
   valaddr_reg:x3; val_offset:88*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 88*FLEN/8, x4, x1, x2)

inst_45:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x27a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a7a; op2val:0xfa7a; 
   valaddr_reg:x3; val_offset:90*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 90*FLEN/8, x4, x1, x2)

inst_46:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x27a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a7a; op2val:0xfa7a; 
   valaddr_reg:x3; val_offset:92*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 92*FLEN/8, x4, x1, x2)

inst_47:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x27a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a7a; op2val:0xfa7a; 
   valaddr_reg:x3; val_offset:94*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 94*FLEN/8, x4, x1, x2)

inst_48:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x27a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a7a; op2val:0xfa7a; 
   valaddr_reg:x3; val_offset:96*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 96*FLEN/8, x4, x1, x2)

inst_49:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x27a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a7a; op2val:0xfa7a; 
   valaddr_reg:x3; val_offset:98*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 98*FLEN/8, x4, x1, x2)

inst_50:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0f5 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74f5; op2val:0xf4f5; 
   valaddr_reg:x3; val_offset:100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 100*FLEN/8, x4, x1, x2)

inst_51:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0f5 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74f5; op2val:0xf4f5; 
   valaddr_reg:x3; val_offset:102*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 102*FLEN/8, x4, x1, x2)

inst_52:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0f5 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74f5; op2val:0xf4f5; 
   valaddr_reg:x3; val_offset:104*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 104*FLEN/8, x4, x1, x2)

inst_53:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0f5 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74f5; op2val:0xf4f5; 
   valaddr_reg:x3; val_offset:106*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 106*FLEN/8, x4, x1, x2)

inst_54:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0f5 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74f5; op2val:0xf4f5; 
   valaddr_reg:x3; val_offset:108*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 108*FLEN/8, x4, x1, x2)

inst_55:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x32f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b2f; op2val:0xfb2f; 
   valaddr_reg:x3; val_offset:110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 110*FLEN/8, x4, x1, x2)

inst_56:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x32f and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b2f; op2val:0xfb2f; 
   valaddr_reg:x3; val_offset:112*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 112*FLEN/8, x4, x1, x2)

inst_57:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x32f and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b2f; op2val:0xfb2f; 
   valaddr_reg:x3; val_offset:114*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 114*FLEN/8, x4, x1, x2)

inst_58:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x32f and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b2f; op2val:0xfb2f; 
   valaddr_reg:x3; val_offset:116*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 116*FLEN/8, x4, x1, x2)

inst_59:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x32f and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b2f; op2val:0xfb2f; 
   valaddr_reg:x3; val_offset:118*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 118*FLEN/8, x4, x1, x2)

inst_60:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38c and fs2 == 1 and fe2 == 0x1d and fm2 == 0x38c and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x778c; op2val:0xf78c; 
   valaddr_reg:x3; val_offset:120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 120*FLEN/8, x4, x1, x2)

inst_61:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38c and fs2 == 1 and fe2 == 0x1d and fm2 == 0x38c and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x778c; op2val:0xf78c; 
   valaddr_reg:x3; val_offset:122*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 122*FLEN/8, x4, x1, x2)

inst_62:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38c and fs2 == 1 and fe2 == 0x1d and fm2 == 0x38c and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x778c; op2val:0xf78c; 
   valaddr_reg:x3; val_offset:124*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 124*FLEN/8, x4, x1, x2)

inst_63:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38c and fs2 == 1 and fe2 == 0x1d and fm2 == 0x38c and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x778c; op2val:0xf78c; 
   valaddr_reg:x3; val_offset:126*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 126*FLEN/8, x4, x1, x2)

inst_64:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38c and fs2 == 1 and fe2 == 0x1d and fm2 == 0x38c and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x778c; op2val:0xf78c; 
   valaddr_reg:x3; val_offset:128*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 128*FLEN/8, x4, x1, x2)

inst_65:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2f1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2f1 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76f1; op2val:0xf6f1; 
   valaddr_reg:x3; val_offset:130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 130*FLEN/8, x4, x1, x2)

inst_66:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2f1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2f1 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76f1; op2val:0xf6f1; 
   valaddr_reg:x3; val_offset:132*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 132*FLEN/8, x4, x1, x2)

inst_67:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2f1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2f1 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76f1; op2val:0xf6f1; 
   valaddr_reg:x3; val_offset:134*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 134*FLEN/8, x4, x1, x2)

inst_68:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2f1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2f1 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76f1; op2val:0xf6f1; 
   valaddr_reg:x3; val_offset:136*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 136*FLEN/8, x4, x1, x2)

inst_69:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2f1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2f1 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76f1; op2val:0xf6f1; 
   valaddr_reg:x3; val_offset:138*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 138*FLEN/8, x4, x1, x2)

inst_70:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x34c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x34c and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b4c; op2val:0xfb4c; 
   valaddr_reg:x3; val_offset:140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 140*FLEN/8, x4, x1, x2)

inst_71:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x34c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x34c and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b4c; op2val:0xfb4c; 
   valaddr_reg:x3; val_offset:142*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 142*FLEN/8, x4, x1, x2)

inst_72:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x34c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x34c and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b4c; op2val:0xfb4c; 
   valaddr_reg:x3; val_offset:144*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 144*FLEN/8, x4, x1, x2)

inst_73:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x34c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x34c and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b4c; op2val:0xfb4c; 
   valaddr_reg:x3; val_offset:146*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 146*FLEN/8, x4, x1, x2)

inst_74:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x34c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x34c and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b4c; op2val:0xfb4c; 
   valaddr_reg:x3; val_offset:148*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 148*FLEN/8, x4, x1, x2)

inst_75:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3a0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77a0; op2val:0xf7a0; 
   valaddr_reg:x3; val_offset:150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 150*FLEN/8, x4, x1, x2)

inst_76:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3a0 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77a0; op2val:0xf7a0; 
   valaddr_reg:x3; val_offset:152*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 152*FLEN/8, x4, x1, x2)

inst_77:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3a0 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77a0; op2val:0xf7a0; 
   valaddr_reg:x3; val_offset:154*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 154*FLEN/8, x4, x1, x2)

inst_78:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3a0 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77a0; op2val:0xf7a0; 
   valaddr_reg:x3; val_offset:156*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 156*FLEN/8, x4, x1, x2)

inst_79:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3a0 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77a0; op2val:0xf7a0; 
   valaddr_reg:x3; val_offset:158*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 158*FLEN/8, x4, x1, x2)

inst_80:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x02a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x02a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x742a; op2val:0xf42a; 
   valaddr_reg:x3; val_offset:160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 160*FLEN/8, x4, x1, x2)

inst_81:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x02a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x02a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x742a; op2val:0xf42a; 
   valaddr_reg:x3; val_offset:162*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 162*FLEN/8, x4, x1, x2)

inst_82:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x02a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x02a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x742a; op2val:0xf42a; 
   valaddr_reg:x3; val_offset:164*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 164*FLEN/8, x4, x1, x2)

inst_83:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x02a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x02a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x742a; op2val:0xf42a; 
   valaddr_reg:x3; val_offset:166*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 166*FLEN/8, x4, x1, x2)

inst_84:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x02a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x02a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x742a; op2val:0xf42a; 
   valaddr_reg:x3; val_offset:168*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 168*FLEN/8, x4, x1, x2)

inst_85:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x063 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x063 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7863; op2val:0xf863; 
   valaddr_reg:x3; val_offset:170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 170*FLEN/8, x4, x1, x2)

inst_86:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x063 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x063 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7863; op2val:0xf863; 
   valaddr_reg:x3; val_offset:172*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 172*FLEN/8, x4, x1, x2)

inst_87:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x063 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x063 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7863; op2val:0xf863; 
   valaddr_reg:x3; val_offset:174*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 174*FLEN/8, x4, x1, x2)

inst_88:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x063 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x063 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7863; op2val:0xf863; 
   valaddr_reg:x3; val_offset:176*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 176*FLEN/8, x4, x1, x2)

inst_89:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x063 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x063 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7863; op2val:0xf863; 
   valaddr_reg:x3; val_offset:178*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 178*FLEN/8, x4, x1, x2)

inst_90:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c1 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1c1 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79c1; op2val:0xf9c1; 
   valaddr_reg:x3; val_offset:180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 180*FLEN/8, x4, x1, x2)

inst_91:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c1 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1c1 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79c1; op2val:0xf9c1; 
   valaddr_reg:x3; val_offset:182*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 182*FLEN/8, x4, x1, x2)

inst_92:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c1 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1c1 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79c1; op2val:0xf9c1; 
   valaddr_reg:x3; val_offset:184*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 184*FLEN/8, x4, x1, x2)

inst_93:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c1 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1c1 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79c1; op2val:0xf9c1; 
   valaddr_reg:x3; val_offset:186*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 186*FLEN/8, x4, x1, x2)

inst_94:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c1 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1c1 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79c1; op2val:0xf9c1; 
   valaddr_reg:x3; val_offset:188*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 188*FLEN/8, x4, x1, x2)

inst_95:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x298 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x298 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a98; op2val:0xfa98; 
   valaddr_reg:x3; val_offset:190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 190*FLEN/8, x4, x1, x2)

inst_96:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x298 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x298 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a98; op2val:0xfa98; 
   valaddr_reg:x3; val_offset:192*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 192*FLEN/8, x4, x1, x2)

inst_97:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x298 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x298 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a98; op2val:0xfa98; 
   valaddr_reg:x3; val_offset:194*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 194*FLEN/8, x4, x1, x2)

inst_98:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x298 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x298 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a98; op2val:0xfa98; 
   valaddr_reg:x3; val_offset:196*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 196*FLEN/8, x4, x1, x2)

inst_99:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x298 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x298 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a98; op2val:0xfa98; 
   valaddr_reg:x3; val_offset:198*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 198*FLEN/8, x4, x1, x2)

inst_100:// fs1 == 0 and fe1 == 0x15 and fm1 == 0x0bd and fs2 == 1 and fe2 == 0x15 and fm2 == 0x0bd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x54bd; op2val:0xd4bd; 
   valaddr_reg:x3; val_offset:200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 200*FLEN/8, x4, x1, x2)

inst_101:// fs1 == 0 and fe1 == 0x15 and fm1 == 0x0bd and fs2 == 1 and fe2 == 0x15 and fm2 == 0x0bd and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x54bd; op2val:0xd4bd; 
   valaddr_reg:x3; val_offset:202*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 202*FLEN/8, x4, x1, x2)

inst_102:// fs1 == 0 and fe1 == 0x15 and fm1 == 0x0bd and fs2 == 1 and fe2 == 0x15 and fm2 == 0x0bd and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x54bd; op2val:0xd4bd; 
   valaddr_reg:x3; val_offset:204*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 204*FLEN/8, x4, x1, x2)

inst_103:// fs1 == 0 and fe1 == 0x15 and fm1 == 0x0bd and fs2 == 1 and fe2 == 0x15 and fm2 == 0x0bd and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x54bd; op2val:0xd4bd; 
   valaddr_reg:x3; val_offset:206*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 206*FLEN/8, x4, x1, x2)

inst_104:// fs1 == 0 and fe1 == 0x15 and fm1 == 0x0bd and fs2 == 1 and fe2 == 0x15 and fm2 == 0x0bd and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x54bd; op2val:0xd4bd; 
   valaddr_reg:x3; val_offset:208*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 208*FLEN/8, x4, x1, x2)

inst_105:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ef and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2ef and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aef; op2val:0xfaef; 
   valaddr_reg:x3; val_offset:210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 210*FLEN/8, x4, x1, x2)

inst_106:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ef and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2ef and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aef; op2val:0xfaef; 
   valaddr_reg:x3; val_offset:212*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 212*FLEN/8, x4, x1, x2)

inst_107:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ef and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2ef and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aef; op2val:0xfaef; 
   valaddr_reg:x3; val_offset:214*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 214*FLEN/8, x4, x1, x2)

inst_108:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ef and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2ef and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aef; op2val:0xfaef; 
   valaddr_reg:x3; val_offset:216*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 216*FLEN/8, x4, x1, x2)

inst_109:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ef and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2ef and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aef; op2val:0xfaef; 
   valaddr_reg:x3; val_offset:218*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 218*FLEN/8, x4, x1, x2)

inst_110:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x133 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x133 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7533; op2val:0xf533; 
   valaddr_reg:x3; val_offset:220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 220*FLEN/8, x4, x1, x2)

inst_111:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x133 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x133 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7533; op2val:0xf533; 
   valaddr_reg:x3; val_offset:222*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 222*FLEN/8, x4, x1, x2)

inst_112:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x133 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x133 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7533; op2val:0xf533; 
   valaddr_reg:x3; val_offset:224*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 224*FLEN/8, x4, x1, x2)

inst_113:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x133 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x133 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7533; op2val:0xf533; 
   valaddr_reg:x3; val_offset:226*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 226*FLEN/8, x4, x1, x2)

inst_114:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x133 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x133 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7533; op2val:0xf533; 
   valaddr_reg:x3; val_offset:228*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 228*FLEN/8, x4, x1, x2)

inst_115:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x21c and fs2 == 1 and fe2 == 0x1c and fm2 == 0x21c and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x721c; op2val:0xf21c; 
   valaddr_reg:x3; val_offset:230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 230*FLEN/8, x4, x1, x2)

inst_116:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x21c and fs2 == 1 and fe2 == 0x1c and fm2 == 0x21c and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x721c; op2val:0xf21c; 
   valaddr_reg:x3; val_offset:232*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 232*FLEN/8, x4, x1, x2)

inst_117:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x21c and fs2 == 1 and fe2 == 0x1c and fm2 == 0x21c and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x721c; op2val:0xf21c; 
   valaddr_reg:x3; val_offset:234*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 234*FLEN/8, x4, x1, x2)

inst_118:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x21c and fs2 == 1 and fe2 == 0x1c and fm2 == 0x21c and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x721c; op2val:0xf21c; 
   valaddr_reg:x3; val_offset:236*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 236*FLEN/8, x4, x1, x2)

inst_119:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x21c and fs2 == 1 and fe2 == 0x1c and fm2 == 0x21c and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x721c; op2val:0xf21c; 
   valaddr_reg:x3; val_offset:238*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 238*FLEN/8, x4, x1, x2)

inst_120:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3a1 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3a1 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73a1; op2val:0xf3a1; 
   valaddr_reg:x3; val_offset:240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 240*FLEN/8, x4, x1, x2)

inst_121:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3a1 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3a1 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73a1; op2val:0xf3a1; 
   valaddr_reg:x3; val_offset:242*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 242*FLEN/8, x4, x1, x2)

inst_122:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3a1 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3a1 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73a1; op2val:0xf3a1; 
   valaddr_reg:x3; val_offset:244*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 244*FLEN/8, x4, x1, x2)

inst_123:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3a1 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3a1 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73a1; op2val:0xf3a1; 
   valaddr_reg:x3; val_offset:246*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 246*FLEN/8, x4, x1, x2)

inst_124:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3a1 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3a1 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73a1; op2val:0xf3a1; 
   valaddr_reg:x3; val_offset:248*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 248*FLEN/8, x4, x1, x2)

inst_125:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x26c and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a6c; op2val:0xfa6c; 
   valaddr_reg:x3; val_offset:250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 250*FLEN/8, x4, x1, x2)

inst_126:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x26c and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a6c; op2val:0xfa6c; 
   valaddr_reg:x3; val_offset:252*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 252*FLEN/8, x4, x1, x2)

inst_127:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x26c and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a6c; op2val:0xfa6c; 
   valaddr_reg:x3; val_offset:254*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 254*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_128:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x26c and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a6c; op2val:0xfa6c; 
   valaddr_reg:x3; val_offset:256*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 256*FLEN/8, x4, x1, x2)

inst_129:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x26c and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a6c; op2val:0xfa6c; 
   valaddr_reg:x3; val_offset:258*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 258*FLEN/8, x4, x1, x2)

inst_130:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x125 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x125 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6d25; op2val:0xed25; 
   valaddr_reg:x3; val_offset:260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 260*FLEN/8, x4, x1, x2)

inst_131:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x125 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x125 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6d25; op2val:0xed25; 
   valaddr_reg:x3; val_offset:262*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 262*FLEN/8, x4, x1, x2)

inst_132:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x125 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x125 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6d25; op2val:0xed25; 
   valaddr_reg:x3; val_offset:264*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 264*FLEN/8, x4, x1, x2)

inst_133:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x125 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x125 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6d25; op2val:0xed25; 
   valaddr_reg:x3; val_offset:266*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 266*FLEN/8, x4, x1, x2)

inst_134:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x125 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x125 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6d25; op2val:0xed25; 
   valaddr_reg:x3; val_offset:268*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 268*FLEN/8, x4, x1, x2)

inst_135:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x780f; op2val:0xf80f; 
   valaddr_reg:x3; val_offset:270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 270*FLEN/8, x4, x1, x2)

inst_136:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x00f and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x780f; op2val:0xf80f; 
   valaddr_reg:x3; val_offset:272*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 272*FLEN/8, x4, x1, x2)

inst_137:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x00f and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x780f; op2val:0xf80f; 
   valaddr_reg:x3; val_offset:274*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 274*FLEN/8, x4, x1, x2)

inst_138:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x00f and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x780f; op2val:0xf80f; 
   valaddr_reg:x3; val_offset:276*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 276*FLEN/8, x4, x1, x2)

inst_139:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x00f and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x780f; op2val:0xf80f; 
   valaddr_reg:x3; val_offset:278*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 278*FLEN/8, x4, x1, x2)

inst_140:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2fa and fs2 == 1 and fe2 == 0x1b and fm2 == 0x2fa and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6efa; op2val:0xeefa; 
   valaddr_reg:x3; val_offset:280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 280*FLEN/8, x4, x1, x2)

inst_141:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2fa and fs2 == 1 and fe2 == 0x1b and fm2 == 0x2fa and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6efa; op2val:0xeefa; 
   valaddr_reg:x3; val_offset:282*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 282*FLEN/8, x4, x1, x2)

inst_142:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2fa and fs2 == 1 and fe2 == 0x1b and fm2 == 0x2fa and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6efa; op2val:0xeefa; 
   valaddr_reg:x3; val_offset:284*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 284*FLEN/8, x4, x1, x2)

inst_143:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2fa and fs2 == 1 and fe2 == 0x1b and fm2 == 0x2fa and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6efa; op2val:0xeefa; 
   valaddr_reg:x3; val_offset:286*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 286*FLEN/8, x4, x1, x2)

inst_144:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2fa and fs2 == 1 and fe2 == 0x1b and fm2 == 0x2fa and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6efa; op2val:0xeefa; 
   valaddr_reg:x3; val_offset:288*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 288*FLEN/8, x4, x1, x2)

inst_145:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1a6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79a6; op2val:0xf9a6; 
   valaddr_reg:x3; val_offset:290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 290*FLEN/8, x4, x1, x2)

inst_146:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1a6 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79a6; op2val:0xf9a6; 
   valaddr_reg:x3; val_offset:292*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 292*FLEN/8, x4, x1, x2)

inst_147:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1a6 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79a6; op2val:0xf9a6; 
   valaddr_reg:x3; val_offset:294*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 294*FLEN/8, x4, x1, x2)

inst_148:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1a6 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79a6; op2val:0xf9a6; 
   valaddr_reg:x3; val_offset:296*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 296*FLEN/8, x4, x1, x2)

inst_149:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1a6 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79a6; op2val:0xf9a6; 
   valaddr_reg:x3; val_offset:298*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 298*FLEN/8, x4, x1, x2)

inst_150:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x283 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x283 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a83; op2val:0xfa83; 
   valaddr_reg:x3; val_offset:300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 300*FLEN/8, x4, x1, x2)

inst_151:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x283 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x283 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a83; op2val:0xfa83; 
   valaddr_reg:x3; val_offset:302*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 302*FLEN/8, x4, x1, x2)

inst_152:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x283 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x283 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a83; op2val:0xfa83; 
   valaddr_reg:x3; val_offset:304*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 304*FLEN/8, x4, x1, x2)

inst_153:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x283 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x283 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a83; op2val:0xfa83; 
   valaddr_reg:x3; val_offset:306*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 306*FLEN/8, x4, x1, x2)

inst_154:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x283 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x283 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a83; op2val:0xfa83; 
   valaddr_reg:x3; val_offset:308*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 308*FLEN/8, x4, x1, x2)

inst_155:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b4 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3b4 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bb4; op2val:0xfbb4; 
   valaddr_reg:x3; val_offset:310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 310*FLEN/8, x4, x1, x2)

inst_156:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b4 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3b4 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bb4; op2val:0xfbb4; 
   valaddr_reg:x3; val_offset:312*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 312*FLEN/8, x4, x1, x2)

inst_157:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b4 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3b4 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bb4; op2val:0xfbb4; 
   valaddr_reg:x3; val_offset:314*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 314*FLEN/8, x4, x1, x2)

inst_158:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b4 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3b4 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bb4; op2val:0xfbb4; 
   valaddr_reg:x3; val_offset:316*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 316*FLEN/8, x4, x1, x2)

inst_159:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b4 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3b4 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bb4; op2val:0xfbb4; 
   valaddr_reg:x3; val_offset:318*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 318*FLEN/8, x4, x1, x2)

inst_160:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0b2 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78b2; op2val:0xf8b2; 
   valaddr_reg:x3; val_offset:320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 320*FLEN/8, x4, x1, x2)

inst_161:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0b2 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78b2; op2val:0xf8b2; 
   valaddr_reg:x3; val_offset:322*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 322*FLEN/8, x4, x1, x2)

inst_162:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0b2 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78b2; op2val:0xf8b2; 
   valaddr_reg:x3; val_offset:324*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 324*FLEN/8, x4, x1, x2)

inst_163:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0b2 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78b2; op2val:0xf8b2; 
   valaddr_reg:x3; val_offset:326*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 326*FLEN/8, x4, x1, x2)

inst_164:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0b2 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78b2; op2val:0xf8b2; 
   valaddr_reg:x3; val_offset:328*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 328*FLEN/8, x4, x1, x2)

inst_165:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c4 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0c4 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78c4; op2val:0xf8c4; 
   valaddr_reg:x3; val_offset:330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 330*FLEN/8, x4, x1, x2)

inst_166:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c4 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0c4 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78c4; op2val:0xf8c4; 
   valaddr_reg:x3; val_offset:332*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 332*FLEN/8, x4, x1, x2)

inst_167:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c4 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0c4 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78c4; op2val:0xf8c4; 
   valaddr_reg:x3; val_offset:334*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 334*FLEN/8, x4, x1, x2)

inst_168:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c4 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0c4 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78c4; op2val:0xf8c4; 
   valaddr_reg:x3; val_offset:336*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 336*FLEN/8, x4, x1, x2)

inst_169:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0c4 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0c4 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78c4; op2val:0xf8c4; 
   valaddr_reg:x3; val_offset:338*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 338*FLEN/8, x4, x1, x2)

inst_170:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x09a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x789a; op2val:0xf89a; 
   valaddr_reg:x3; val_offset:340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 340*FLEN/8, x4, x1, x2)

inst_171:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x09a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x789a; op2val:0xf89a; 
   valaddr_reg:x3; val_offset:342*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 342*FLEN/8, x4, x1, x2)

inst_172:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x09a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x789a; op2val:0xf89a; 
   valaddr_reg:x3; val_offset:344*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 344*FLEN/8, x4, x1, x2)

inst_173:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x09a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x789a; op2val:0xf89a; 
   valaddr_reg:x3; val_offset:346*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 346*FLEN/8, x4, x1, x2)

inst_174:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x09a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x09a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x789a; op2val:0xf89a; 
   valaddr_reg:x3; val_offset:348*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 348*FLEN/8, x4, x1, x2)

inst_175:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x20e and fs2 == 1 and fe2 == 0x1c and fm2 == 0x20e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x720e; op2val:0xf20e; 
   valaddr_reg:x3; val_offset:350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 350*FLEN/8, x4, x1, x2)

inst_176:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x20e and fs2 == 1 and fe2 == 0x1c and fm2 == 0x20e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x720e; op2val:0xf20e; 
   valaddr_reg:x3; val_offset:352*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 352*FLEN/8, x4, x1, x2)

inst_177:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x20e and fs2 == 1 and fe2 == 0x1c and fm2 == 0x20e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x720e; op2val:0xf20e; 
   valaddr_reg:x3; val_offset:354*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 354*FLEN/8, x4, x1, x2)

inst_178:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x20e and fs2 == 1 and fe2 == 0x1c and fm2 == 0x20e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x720e; op2val:0xf20e; 
   valaddr_reg:x3; val_offset:356*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 356*FLEN/8, x4, x1, x2)

inst_179:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x20e and fs2 == 1 and fe2 == 0x1c and fm2 == 0x20e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x720e; op2val:0xf20e; 
   valaddr_reg:x3; val_offset:358*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 358*FLEN/8, x4, x1, x2)

inst_180:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e6; op2val:0xf8e6; 
   valaddr_reg:x3; val_offset:360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 360*FLEN/8, x4, x1, x2)

inst_181:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e6 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e6; op2val:0xf8e6; 
   valaddr_reg:x3; val_offset:362*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 362*FLEN/8, x4, x1, x2)

inst_182:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e6 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e6; op2val:0xf8e6; 
   valaddr_reg:x3; val_offset:364*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 364*FLEN/8, x4, x1, x2)

inst_183:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e6 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e6; op2val:0xf8e6; 
   valaddr_reg:x3; val_offset:366*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 366*FLEN/8, x4, x1, x2)

inst_184:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e6 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e6; op2val:0xf8e6; 
   valaddr_reg:x3; val_offset:368*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 368*FLEN/8, x4, x1, x2)

inst_185:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x39e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x779e; op2val:0xf79e; 
   valaddr_reg:x3; val_offset:370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 370*FLEN/8, x4, x1, x2)

inst_186:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x39e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x779e; op2val:0xf79e; 
   valaddr_reg:x3; val_offset:372*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 372*FLEN/8, x4, x1, x2)

inst_187:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x39e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x779e; op2val:0xf79e; 
   valaddr_reg:x3; val_offset:374*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 374*FLEN/8, x4, x1, x2)

inst_188:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x39e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x779e; op2val:0xf79e; 
   valaddr_reg:x3; val_offset:376*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 376*FLEN/8, x4, x1, x2)

inst_189:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x39e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x39e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x779e; op2val:0xf79e; 
   valaddr_reg:x3; val_offset:378*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 378*FLEN/8, x4, x1, x2)

inst_190:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x20e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a0e; op2val:0xfa0e; 
   valaddr_reg:x3; val_offset:380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 380*FLEN/8, x4, x1, x2)

inst_191:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x20e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a0e; op2val:0xfa0e; 
   valaddr_reg:x3; val_offset:382*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 382*FLEN/8, x4, x1, x2)

inst_192:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x20e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a0e; op2val:0xfa0e; 
   valaddr_reg:x3; val_offset:384*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 384*FLEN/8, x4, x1, x2)

inst_193:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x20e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a0e; op2val:0xfa0e; 
   valaddr_reg:x3; val_offset:386*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 386*FLEN/8, x4, x1, x2)

inst_194:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x20e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a0e; op2val:0xfa0e; 
   valaddr_reg:x3; val_offset:388*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 388*FLEN/8, x4, x1, x2)

inst_195:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x362 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x362 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b62; op2val:0xfb62; 
   valaddr_reg:x3; val_offset:390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 390*FLEN/8, x4, x1, x2)

inst_196:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x362 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x362 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b62; op2val:0xfb62; 
   valaddr_reg:x3; val_offset:392*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 392*FLEN/8, x4, x1, x2)

inst_197:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x362 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x362 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b62; op2val:0xfb62; 
   valaddr_reg:x3; val_offset:394*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 394*FLEN/8, x4, x1, x2)

inst_198:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x362 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x362 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b62; op2val:0xfb62; 
   valaddr_reg:x3; val_offset:396*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 396*FLEN/8, x4, x1, x2)

inst_199:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x362 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x362 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b62; op2val:0xfb62; 
   valaddr_reg:x3; val_offset:398*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 398*FLEN/8, x4, x1, x2)

inst_200:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x32e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b2e; op2val:0xfb2e; 
   valaddr_reg:x3; val_offset:400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 400*FLEN/8, x4, x1, x2)

inst_201:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x32e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b2e; op2val:0xfb2e; 
   valaddr_reg:x3; val_offset:402*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 402*FLEN/8, x4, x1, x2)

inst_202:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x32e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b2e; op2val:0xfb2e; 
   valaddr_reg:x3; val_offset:404*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 404*FLEN/8, x4, x1, x2)

inst_203:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x32e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b2e; op2val:0xfb2e; 
   valaddr_reg:x3; val_offset:406*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 406*FLEN/8, x4, x1, x2)

inst_204:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x32e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x32e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b2e; op2val:0xfb2e; 
   valaddr_reg:x3; val_offset:408*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 408*FLEN/8, x4, x1, x2)

inst_205:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x052 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x052 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7852; op2val:0xf852; 
   valaddr_reg:x3; val_offset:410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 410*FLEN/8, x4, x1, x2)

inst_206:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x052 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x052 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7852; op2val:0xf852; 
   valaddr_reg:x3; val_offset:412*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 412*FLEN/8, x4, x1, x2)

inst_207:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x052 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x052 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7852; op2val:0xf852; 
   valaddr_reg:x3; val_offset:414*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 414*FLEN/8, x4, x1, x2)

inst_208:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x052 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x052 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7852; op2val:0xf852; 
   valaddr_reg:x3; val_offset:416*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 416*FLEN/8, x4, x1, x2)

inst_209:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x052 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x052 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7852; op2val:0xf852; 
   valaddr_reg:x3; val_offset:418*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 418*FLEN/8, x4, x1, x2)

inst_210:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1a3 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79a3; op2val:0xf9a3; 
   valaddr_reg:x3; val_offset:420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 420*FLEN/8, x4, x1, x2)

inst_211:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1a3 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79a3; op2val:0xf9a3; 
   valaddr_reg:x3; val_offset:422*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 422*FLEN/8, x4, x1, x2)

inst_212:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1a3 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79a3; op2val:0xf9a3; 
   valaddr_reg:x3; val_offset:424*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 424*FLEN/8, x4, x1, x2)

inst_213:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1a3 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79a3; op2val:0xf9a3; 
   valaddr_reg:x3; val_offset:426*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 426*FLEN/8, x4, x1, x2)

inst_214:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1a3 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79a3; op2val:0xf9a3; 
   valaddr_reg:x3; val_offset:428*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 428*FLEN/8, x4, x1, x2)

inst_215:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x27d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a7d; op2val:0xfa7d; 
   valaddr_reg:x3; val_offset:430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 430*FLEN/8, x4, x1, x2)

inst_216:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x27d and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a7d; op2val:0xfa7d; 
   valaddr_reg:x3; val_offset:432*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 432*FLEN/8, x4, x1, x2)

inst_217:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x27d and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a7d; op2val:0xfa7d; 
   valaddr_reg:x3; val_offset:434*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 434*FLEN/8, x4, x1, x2)

inst_218:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x27d and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a7d; op2val:0xfa7d; 
   valaddr_reg:x3; val_offset:436*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 436*FLEN/8, x4, x1, x2)

inst_219:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x27d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x27d and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a7d; op2val:0xfa7d; 
   valaddr_reg:x3; val_offset:438*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 438*FLEN/8, x4, x1, x2)

inst_220:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x328 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x328 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b28; op2val:0xfb28; 
   valaddr_reg:x3; val_offset:440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 440*FLEN/8, x4, x1, x2)

inst_221:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x328 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x328 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b28; op2val:0xfb28; 
   valaddr_reg:x3; val_offset:442*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 442*FLEN/8, x4, x1, x2)

inst_222:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x328 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x328 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b28; op2val:0xfb28; 
   valaddr_reg:x3; val_offset:444*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 444*FLEN/8, x4, x1, x2)

inst_223:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x328 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x328 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b28; op2val:0xfb28; 
   valaddr_reg:x3; val_offset:446*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 446*FLEN/8, x4, x1, x2)

inst_224:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x328 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x328 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b28; op2val:0xfb28; 
   valaddr_reg:x3; val_offset:448*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 448*FLEN/8, x4, x1, x2)

inst_225:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x398 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b98; op2val:0xfb98; 
   valaddr_reg:x3; val_offset:450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 450*FLEN/8, x4, x1, x2)

inst_226:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x398 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b98; op2val:0xfb98; 
   valaddr_reg:x3; val_offset:452*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 452*FLEN/8, x4, x1, x2)

inst_227:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x398 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b98; op2val:0xfb98; 
   valaddr_reg:x3; val_offset:454*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 454*FLEN/8, x4, x1, x2)

inst_228:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x398 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b98; op2val:0xfb98; 
   valaddr_reg:x3; val_offset:456*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 456*FLEN/8, x4, x1, x2)

inst_229:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x398 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b98; op2val:0xfb98; 
   valaddr_reg:x3; val_offset:458*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 458*FLEN/8, x4, x1, x2)

inst_230:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x334 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x334 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7734; op2val:0xf734; 
   valaddr_reg:x3; val_offset:460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 460*FLEN/8, x4, x1, x2)

inst_231:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x334 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x334 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7734; op2val:0xf734; 
   valaddr_reg:x3; val_offset:462*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 462*FLEN/8, x4, x1, x2)

inst_232:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x334 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x334 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7734; op2val:0xf734; 
   valaddr_reg:x3; val_offset:464*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 464*FLEN/8, x4, x1, x2)

inst_233:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x334 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x334 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7734; op2val:0xf734; 
   valaddr_reg:x3; val_offset:466*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 466*FLEN/8, x4, x1, x2)

inst_234:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x334 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x334 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7734; op2val:0xf734; 
   valaddr_reg:x3; val_offset:468*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 468*FLEN/8, x4, x1, x2)

inst_235:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f7 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3f7 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bf7; op2val:0xfbf7; 
   valaddr_reg:x3; val_offset:470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 470*FLEN/8, x4, x1, x2)

inst_236:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f7 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3f7 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bf7; op2val:0xfbf7; 
   valaddr_reg:x3; val_offset:472*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 472*FLEN/8, x4, x1, x2)

inst_237:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f7 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3f7 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bf7; op2val:0xfbf7; 
   valaddr_reg:x3; val_offset:474*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 474*FLEN/8, x4, x1, x2)

inst_238:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f7 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3f7 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bf7; op2val:0xfbf7; 
   valaddr_reg:x3; val_offset:476*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 476*FLEN/8, x4, x1, x2)

inst_239:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f7 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3f7 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bf7; op2val:0xfbf7; 
   valaddr_reg:x3; val_offset:478*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 478*FLEN/8, x4, x1, x2)

inst_240:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x257 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a57; op2val:0xfa57; 
   valaddr_reg:x3; val_offset:480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 480*FLEN/8, x4, x1, x2)

inst_241:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x257 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a57; op2val:0xfa57; 
   valaddr_reg:x3; val_offset:482*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 482*FLEN/8, x4, x1, x2)

inst_242:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x257 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a57; op2val:0xfa57; 
   valaddr_reg:x3; val_offset:484*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 484*FLEN/8, x4, x1, x2)

inst_243:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x257 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a57; op2val:0xfa57; 
   valaddr_reg:x3; val_offset:486*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 486*FLEN/8, x4, x1, x2)

inst_244:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x257 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a57; op2val:0xfa57; 
   valaddr_reg:x3; val_offset:488*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 488*FLEN/8, x4, x1, x2)

inst_245:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x109 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x109 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7909; op2val:0xf909; 
   valaddr_reg:x3; val_offset:490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 490*FLEN/8, x4, x1, x2)

inst_246:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x109 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x109 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7909; op2val:0xf909; 
   valaddr_reg:x3; val_offset:492*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 492*FLEN/8, x4, x1, x2)

inst_247:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x109 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x109 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7909; op2val:0xf909; 
   valaddr_reg:x3; val_offset:494*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 494*FLEN/8, x4, x1, x2)

inst_248:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x109 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x109 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7909; op2val:0xf909; 
   valaddr_reg:x3; val_offset:496*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 496*FLEN/8, x4, x1, x2)

inst_249:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x109 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x109 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7909; op2val:0xf909; 
   valaddr_reg:x3; val_offset:498*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 498*FLEN/8, x4, x1, x2)

inst_250:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3c6 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3c6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73c6; op2val:0xf3c6; 
   valaddr_reg:x3; val_offset:500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 500*FLEN/8, x4, x1, x2)

inst_251:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3c6 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3c6 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73c6; op2val:0xf3c6; 
   valaddr_reg:x3; val_offset:502*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 502*FLEN/8, x4, x1, x2)

inst_252:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3c6 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3c6 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73c6; op2val:0xf3c6; 
   valaddr_reg:x3; val_offset:504*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 504*FLEN/8, x4, x1, x2)

inst_253:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3c6 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3c6 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73c6; op2val:0xf3c6; 
   valaddr_reg:x3; val_offset:506*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 506*FLEN/8, x4, x1, x2)

inst_254:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3c6 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3c6 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73c6; op2val:0xf3c6; 
   valaddr_reg:x3; val_offset:508*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 508*FLEN/8, x4, x1, x2)

inst_255:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x37e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6f7e; op2val:0xef7e; 
   valaddr_reg:x3; val_offset:510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 510*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_256:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x37e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6f7e; op2val:0xef7e; 
   valaddr_reg:x3; val_offset:512*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 512*FLEN/8, x4, x1, x2)

inst_257:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x37e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6f7e; op2val:0xef7e; 
   valaddr_reg:x3; val_offset:514*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 514*FLEN/8, x4, x1, x2)

inst_258:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x37e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6f7e; op2val:0xef7e; 
   valaddr_reg:x3; val_offset:516*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 516*FLEN/8, x4, x1, x2)

inst_259:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x37e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6f7e; op2val:0xef7e; 
   valaddr_reg:x3; val_offset:518*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 518*FLEN/8, x4, x1, x2)

inst_260:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x25a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a5a; op2val:0xfa5a; 
   valaddr_reg:x3; val_offset:520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 520*FLEN/8, x4, x1, x2)

inst_261:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x25a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a5a; op2val:0xfa5a; 
   valaddr_reg:x3; val_offset:522*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 522*FLEN/8, x4, x1, x2)

inst_262:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x25a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a5a; op2val:0xfa5a; 
   valaddr_reg:x3; val_offset:524*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 524*FLEN/8, x4, x1, x2)

inst_263:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x25a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a5a; op2val:0xfa5a; 
   valaddr_reg:x3; val_offset:526*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 526*FLEN/8, x4, x1, x2)

inst_264:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x25a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a5a; op2val:0xfa5a; 
   valaddr_reg:x3; val_offset:528*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 528*FLEN/8, x4, x1, x2)

inst_265:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x286 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x286 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a86; op2val:0xfa86; 
   valaddr_reg:x3; val_offset:530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 530*FLEN/8, x4, x1, x2)

inst_266:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x286 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x286 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a86; op2val:0xfa86; 
   valaddr_reg:x3; val_offset:532*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 532*FLEN/8, x4, x1, x2)

inst_267:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x286 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x286 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a86; op2val:0xfa86; 
   valaddr_reg:x3; val_offset:534*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 534*FLEN/8, x4, x1, x2)

inst_268:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x286 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x286 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a86; op2val:0xfa86; 
   valaddr_reg:x3; val_offset:536*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 536*FLEN/8, x4, x1, x2)

inst_269:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x286 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x286 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a86; op2val:0xfa86; 
   valaddr_reg:x3; val_offset:538*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 538*FLEN/8, x4, x1, x2)

inst_270:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0ae and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70ae; op2val:0xf0ae; 
   valaddr_reg:x3; val_offset:540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 540*FLEN/8, x4, x1, x2)

inst_271:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0ae and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70ae; op2val:0xf0ae; 
   valaddr_reg:x3; val_offset:542*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 542*FLEN/8, x4, x1, x2)

inst_272:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0ae and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70ae; op2val:0xf0ae; 
   valaddr_reg:x3; val_offset:544*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 544*FLEN/8, x4, x1, x2)

inst_273:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0ae and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70ae; op2val:0xf0ae; 
   valaddr_reg:x3; val_offset:546*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 546*FLEN/8, x4, x1, x2)

inst_274:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0ae and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70ae; op2val:0xf0ae; 
   valaddr_reg:x3; val_offset:548*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 548*FLEN/8, x4, x1, x2)

inst_275:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1c9 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x1c9 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x69c9; op2val:0xe9c9; 
   valaddr_reg:x3; val_offset:550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 550*FLEN/8, x4, x1, x2)

inst_276:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1c9 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x1c9 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x69c9; op2val:0xe9c9; 
   valaddr_reg:x3; val_offset:552*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 552*FLEN/8, x4, x1, x2)

inst_277:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1c9 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x1c9 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x69c9; op2val:0xe9c9; 
   valaddr_reg:x3; val_offset:554*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 554*FLEN/8, x4, x1, x2)

inst_278:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1c9 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x1c9 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x69c9; op2val:0xe9c9; 
   valaddr_reg:x3; val_offset:556*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 556*FLEN/8, x4, x1, x2)

inst_279:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1c9 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x1c9 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x69c9; op2val:0xe9c9; 
   valaddr_reg:x3; val_offset:558*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 558*FLEN/8, x4, x1, x2)

inst_280:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x171 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x171 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7971; op2val:0xf971; 
   valaddr_reg:x3; val_offset:560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 560*FLEN/8, x4, x1, x2)

inst_281:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x171 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x171 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7971; op2val:0xf971; 
   valaddr_reg:x3; val_offset:562*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 562*FLEN/8, x4, x1, x2)

inst_282:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x171 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x171 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7971; op2val:0xf971; 
   valaddr_reg:x3; val_offset:564*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 564*FLEN/8, x4, x1, x2)

inst_283:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x171 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x171 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7971; op2val:0xf971; 
   valaddr_reg:x3; val_offset:566*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 566*FLEN/8, x4, x1, x2)

inst_284:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x171 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x171 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7971; op2val:0xf971; 
   valaddr_reg:x3; val_offset:568*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 568*FLEN/8, x4, x1, x2)

inst_285:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x113 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7913; op2val:0xf913; 
   valaddr_reg:x3; val_offset:570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 570*FLEN/8, x4, x1, x2)

inst_286:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x113 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7913; op2val:0xf913; 
   valaddr_reg:x3; val_offset:572*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 572*FLEN/8, x4, x1, x2)

inst_287:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x113 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7913; op2val:0xf913; 
   valaddr_reg:x3; val_offset:574*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 574*FLEN/8, x4, x1, x2)

inst_288:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x113 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7913; op2val:0xf913; 
   valaddr_reg:x3; val_offset:576*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 576*FLEN/8, x4, x1, x2)

inst_289:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x113 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7913; op2val:0xf913; 
   valaddr_reg:x3; val_offset:578*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 578*FLEN/8, x4, x1, x2)

inst_290:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1eb and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1eb and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75eb; op2val:0xf5eb; 
   valaddr_reg:x3; val_offset:580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 580*FLEN/8, x4, x1, x2)

inst_291:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1eb and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1eb and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75eb; op2val:0xf5eb; 
   valaddr_reg:x3; val_offset:582*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 582*FLEN/8, x4, x1, x2)

inst_292:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1eb and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1eb and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75eb; op2val:0xf5eb; 
   valaddr_reg:x3; val_offset:584*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 584*FLEN/8, x4, x1, x2)

inst_293:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1eb and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1eb and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75eb; op2val:0xf5eb; 
   valaddr_reg:x3; val_offset:586*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 586*FLEN/8, x4, x1, x2)

inst_294:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1eb and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1eb and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75eb; op2val:0xf5eb; 
   valaddr_reg:x3; val_offset:588*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 588*FLEN/8, x4, x1, x2)

inst_295:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x0a8 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x0a8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x68a8; op2val:0xe8a8; 
   valaddr_reg:x3; val_offset:590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 590*FLEN/8, x4, x1, x2)

inst_296:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x0a8 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x0a8 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x68a8; op2val:0xe8a8; 
   valaddr_reg:x3; val_offset:592*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 592*FLEN/8, x4, x1, x2)

inst_297:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x0a8 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x0a8 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x68a8; op2val:0xe8a8; 
   valaddr_reg:x3; val_offset:594*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 594*FLEN/8, x4, x1, x2)

inst_298:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x0a8 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x0a8 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x68a8; op2val:0xe8a8; 
   valaddr_reg:x3; val_offset:596*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 596*FLEN/8, x4, x1, x2)

inst_299:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x0a8 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x0a8 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x68a8; op2val:0xe8a8; 
   valaddr_reg:x3; val_offset:598*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 598*FLEN/8, x4, x1, x2)

inst_300:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3af and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3af and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7baf; op2val:0xfbaf; 
   valaddr_reg:x3; val_offset:600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 600*FLEN/8, x4, x1, x2)

inst_301:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3af and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3af and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7baf; op2val:0xfbaf; 
   valaddr_reg:x3; val_offset:602*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 602*FLEN/8, x4, x1, x2)

inst_302:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3af and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3af and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7baf; op2val:0xfbaf; 
   valaddr_reg:x3; val_offset:604*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 604*FLEN/8, x4, x1, x2)

inst_303:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3af and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3af and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7baf; op2val:0xfbaf; 
   valaddr_reg:x3; val_offset:606*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 606*FLEN/8, x4, x1, x2)

inst_304:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3af and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3af and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7baf; op2val:0xfbaf; 
   valaddr_reg:x3; val_offset:608*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 608*FLEN/8, x4, x1, x2)

inst_305:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ed and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3ed and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6fed; op2val:0xefed; 
   valaddr_reg:x3; val_offset:610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 610*FLEN/8, x4, x1, x2)

inst_306:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ed and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3ed and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6fed; op2val:0xefed; 
   valaddr_reg:x3; val_offset:612*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 612*FLEN/8, x4, x1, x2)

inst_307:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ed and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3ed and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6fed; op2val:0xefed; 
   valaddr_reg:x3; val_offset:614*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 614*FLEN/8, x4, x1, x2)

inst_308:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ed and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3ed and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6fed; op2val:0xefed; 
   valaddr_reg:x3; val_offset:616*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 616*FLEN/8, x4, x1, x2)

inst_309:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ed and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3ed and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6fed; op2val:0xefed; 
   valaddr_reg:x3; val_offset:618*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 618*FLEN/8, x4, x1, x2)

inst_310:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x267 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x267 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a67; op2val:0xfa67; 
   valaddr_reg:x3; val_offset:620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 620*FLEN/8, x4, x1, x2)

inst_311:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x267 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x267 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a67; op2val:0xfa67; 
   valaddr_reg:x3; val_offset:622*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 622*FLEN/8, x4, x1, x2)

inst_312:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x267 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x267 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a67; op2val:0xfa67; 
   valaddr_reg:x3; val_offset:624*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 624*FLEN/8, x4, x1, x2)

inst_313:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x267 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x267 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a67; op2val:0xfa67; 
   valaddr_reg:x3; val_offset:626*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 626*FLEN/8, x4, x1, x2)

inst_314:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x267 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x267 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a67; op2val:0xfa67; 
   valaddr_reg:x3; val_offset:628*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 628*FLEN/8, x4, x1, x2)

inst_315:// fs1 == 0 and fe1 == 0x19 and fm1 == 0x1d5 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x1d5 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x65d5; op2val:0xe5d5; 
   valaddr_reg:x3; val_offset:630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 630*FLEN/8, x4, x1, x2)

inst_316:// fs1 == 0 and fe1 == 0x19 and fm1 == 0x1d5 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x1d5 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x65d5; op2val:0xe5d5; 
   valaddr_reg:x3; val_offset:632*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 632*FLEN/8, x4, x1, x2)

inst_317:// fs1 == 0 and fe1 == 0x19 and fm1 == 0x1d5 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x1d5 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x65d5; op2val:0xe5d5; 
   valaddr_reg:x3; val_offset:634*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 634*FLEN/8, x4, x1, x2)

inst_318:// fs1 == 0 and fe1 == 0x19 and fm1 == 0x1d5 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x1d5 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x65d5; op2val:0xe5d5; 
   valaddr_reg:x3; val_offset:636*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 636*FLEN/8, x4, x1, x2)

inst_319:// fs1 == 0 and fe1 == 0x19 and fm1 == 0x1d5 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x1d5 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x65d5; op2val:0xe5d5; 
   valaddr_reg:x3; val_offset:638*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 638*FLEN/8, x4, x1, x2)

inst_320:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x27e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x27e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e7e; op2val:0xee7e; 
   valaddr_reg:x3; val_offset:640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 640*FLEN/8, x4, x1, x2)

inst_321:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x27e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x27e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e7e; op2val:0xee7e; 
   valaddr_reg:x3; val_offset:642*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 642*FLEN/8, x4, x1, x2)

inst_322:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x27e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x27e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e7e; op2val:0xee7e; 
   valaddr_reg:x3; val_offset:644*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 644*FLEN/8, x4, x1, x2)

inst_323:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x27e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x27e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e7e; op2val:0xee7e; 
   valaddr_reg:x3; val_offset:646*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 646*FLEN/8, x4, x1, x2)

inst_324:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x27e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x27e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e7e; op2val:0xee7e; 
   valaddr_reg:x3; val_offset:648*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 648*FLEN/8, x4, x1, x2)

inst_325:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x310 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x310 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7310; op2val:0xf310; 
   valaddr_reg:x3; val_offset:650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 650*FLEN/8, x4, x1, x2)

inst_326:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x310 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x310 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7310; op2val:0xf310; 
   valaddr_reg:x3; val_offset:652*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 652*FLEN/8, x4, x1, x2)

inst_327:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x310 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x310 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7310; op2val:0xf310; 
   valaddr_reg:x3; val_offset:654*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 654*FLEN/8, x4, x1, x2)

inst_328:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x310 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x310 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7310; op2val:0xf310; 
   valaddr_reg:x3; val_offset:656*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 656*FLEN/8, x4, x1, x2)

inst_329:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x310 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x310 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7310; op2val:0xf310; 
   valaddr_reg:x3; val_offset:658*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 658*FLEN/8, x4, x1, x2)

inst_330:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x19a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x19a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x759a; op2val:0xf59a; 
   valaddr_reg:x3; val_offset:660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 660*FLEN/8, x4, x1, x2)

inst_331:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x19a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x19a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x759a; op2val:0xf59a; 
   valaddr_reg:x3; val_offset:662*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 662*FLEN/8, x4, x1, x2)

inst_332:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x19a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x19a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x759a; op2val:0xf59a; 
   valaddr_reg:x3; val_offset:664*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 664*FLEN/8, x4, x1, x2)

inst_333:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x19a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x19a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x759a; op2val:0xf59a; 
   valaddr_reg:x3; val_offset:666*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 666*FLEN/8, x4, x1, x2)

inst_334:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x19a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x19a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x759a; op2val:0xf59a; 
   valaddr_reg:x3; val_offset:668*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 668*FLEN/8, x4, x1, x2)

inst_335:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x006 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x006 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7806; op2val:0xf806; 
   valaddr_reg:x3; val_offset:670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 670*FLEN/8, x4, x1, x2)

inst_336:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x006 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x006 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7806; op2val:0xf806; 
   valaddr_reg:x3; val_offset:672*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 672*FLEN/8, x4, x1, x2)

inst_337:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x006 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x006 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7806; op2val:0xf806; 
   valaddr_reg:x3; val_offset:674*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 674*FLEN/8, x4, x1, x2)

inst_338:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x006 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x006 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7806; op2val:0xf806; 
   valaddr_reg:x3; val_offset:676*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 676*FLEN/8, x4, x1, x2)

inst_339:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x006 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x006 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7806; op2val:0xf806; 
   valaddr_reg:x3; val_offset:678*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 678*FLEN/8, x4, x1, x2)

inst_340:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x274 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x274 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e74; op2val:0xee74; 
   valaddr_reg:x3; val_offset:680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 680*FLEN/8, x4, x1, x2)

inst_341:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x274 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x274 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e74; op2val:0xee74; 
   valaddr_reg:x3; val_offset:682*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 682*FLEN/8, x4, x1, x2)

inst_342:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x274 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x274 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e74; op2val:0xee74; 
   valaddr_reg:x3; val_offset:684*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 684*FLEN/8, x4, x1, x2)

inst_343:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x274 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x274 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e74; op2val:0xee74; 
   valaddr_reg:x3; val_offset:686*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 686*FLEN/8, x4, x1, x2)

inst_344:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x274 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x274 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e74; op2val:0xee74; 
   valaddr_reg:x3; val_offset:688*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 688*FLEN/8, x4, x1, x2)

inst_345:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x260 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x260 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7260; op2val:0xf260; 
   valaddr_reg:x3; val_offset:690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 690*FLEN/8, x4, x1, x2)

inst_346:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x260 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x260 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7260; op2val:0xf260; 
   valaddr_reg:x3; val_offset:692*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 692*FLEN/8, x4, x1, x2)

inst_347:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x260 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x260 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7260; op2val:0xf260; 
   valaddr_reg:x3; val_offset:694*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 694*FLEN/8, x4, x1, x2)

inst_348:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x260 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x260 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7260; op2val:0xf260; 
   valaddr_reg:x3; val_offset:696*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 696*FLEN/8, x4, x1, x2)

inst_349:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x260 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x260 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7260; op2val:0xf260; 
   valaddr_reg:x3; val_offset:698*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 698*FLEN/8, x4, x1, x2)

inst_350:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d9 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1d9 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79d9; op2val:0xf9d9; 
   valaddr_reg:x3; val_offset:700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 700*FLEN/8, x4, x1, x2)

inst_351:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d9 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1d9 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79d9; op2val:0xf9d9; 
   valaddr_reg:x3; val_offset:702*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 702*FLEN/8, x4, x1, x2)

inst_352:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d9 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1d9 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79d9; op2val:0xf9d9; 
   valaddr_reg:x3; val_offset:704*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 704*FLEN/8, x4, x1, x2)

inst_353:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d9 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1d9 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79d9; op2val:0xf9d9; 
   valaddr_reg:x3; val_offset:706*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 706*FLEN/8, x4, x1, x2)

inst_354:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d9 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1d9 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79d9; op2val:0xf9d9; 
   valaddr_reg:x3; val_offset:708*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 708*FLEN/8, x4, x1, x2)

inst_355:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x358 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b58; op2val:0xfb58; 
   valaddr_reg:x3; val_offset:710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 710*FLEN/8, x4, x1, x2)

inst_356:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x358 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b58; op2val:0xfb58; 
   valaddr_reg:x3; val_offset:712*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 712*FLEN/8, x4, x1, x2)

inst_357:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x358 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b58; op2val:0xfb58; 
   valaddr_reg:x3; val_offset:714*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 714*FLEN/8, x4, x1, x2)

inst_358:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x358 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b58; op2val:0xfb58; 
   valaddr_reg:x3; val_offset:716*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 716*FLEN/8, x4, x1, x2)

inst_359:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x358 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b58; op2val:0xfb58; 
   valaddr_reg:x3; val_offset:718*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 718*FLEN/8, x4, x1, x2)

inst_360:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x160 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x160 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7960; op2val:0xf960; 
   valaddr_reg:x3; val_offset:720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 720*FLEN/8, x4, x1, x2)

inst_361:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x160 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x160 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7960; op2val:0xf960; 
   valaddr_reg:x3; val_offset:722*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 722*FLEN/8, x4, x1, x2)

inst_362:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x160 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x160 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7960; op2val:0xf960; 
   valaddr_reg:x3; val_offset:724*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 724*FLEN/8, x4, x1, x2)

inst_363:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x160 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x160 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7960; op2val:0xf960; 
   valaddr_reg:x3; val_offset:726*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 726*FLEN/8, x4, x1, x2)

inst_364:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x160 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x160 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7960; op2val:0xf960; 
   valaddr_reg:x3; val_offset:728*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 728*FLEN/8, x4, x1, x2)

inst_365:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x36d and fs2 == 1 and fe2 == 0x1a and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6b6d; op2val:0xeb6d; 
   valaddr_reg:x3; val_offset:730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 730*FLEN/8, x4, x1, x2)

inst_366:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x36d and fs2 == 1 and fe2 == 0x1a and fm2 == 0x36d and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6b6d; op2val:0xeb6d; 
   valaddr_reg:x3; val_offset:732*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 732*FLEN/8, x4, x1, x2)

inst_367:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x36d and fs2 == 1 and fe2 == 0x1a and fm2 == 0x36d and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6b6d; op2val:0xeb6d; 
   valaddr_reg:x3; val_offset:734*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 734*FLEN/8, x4, x1, x2)

inst_368:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x36d and fs2 == 1 and fe2 == 0x1a and fm2 == 0x36d and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6b6d; op2val:0xeb6d; 
   valaddr_reg:x3; val_offset:736*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 736*FLEN/8, x4, x1, x2)

inst_369:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x36d and fs2 == 1 and fe2 == 0x1a and fm2 == 0x36d and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6b6d; op2val:0xeb6d; 
   valaddr_reg:x3; val_offset:738*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 738*FLEN/8, x4, x1, x2)

inst_370:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2c2 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ac2; op2val:0xfac2; 
   valaddr_reg:x3; val_offset:740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 740*FLEN/8, x4, x1, x2)

inst_371:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2c2 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ac2; op2val:0xfac2; 
   valaddr_reg:x3; val_offset:742*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 742*FLEN/8, x4, x1, x2)

inst_372:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2c2 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ac2; op2val:0xfac2; 
   valaddr_reg:x3; val_offset:744*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 744*FLEN/8, x4, x1, x2)

inst_373:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2c2 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ac2; op2val:0xfac2; 
   valaddr_reg:x3; val_offset:746*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 746*FLEN/8, x4, x1, x2)

inst_374:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2c2 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ac2; op2val:0xfac2; 
   valaddr_reg:x3; val_offset:748*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 748*FLEN/8, x4, x1, x2)

inst_375:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x002 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7402; op2val:0xf402; 
   valaddr_reg:x3; val_offset:750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 750*FLEN/8, x4, x1, x2)

inst_376:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x002 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x002 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7402; op2val:0xf402; 
   valaddr_reg:x3; val_offset:752*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 752*FLEN/8, x4, x1, x2)

inst_377:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x002 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x002 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7402; op2val:0xf402; 
   valaddr_reg:x3; val_offset:754*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 754*FLEN/8, x4, x1, x2)

inst_378:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x002 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x002 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7402; op2val:0xf402; 
   valaddr_reg:x3; val_offset:756*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 756*FLEN/8, x4, x1, x2)

inst_379:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x002 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x002 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7402; op2val:0xf402; 
   valaddr_reg:x3; val_offset:758*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 758*FLEN/8, x4, x1, x2)

inst_380:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x312 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x312 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7712; op2val:0xf712; 
   valaddr_reg:x3; val_offset:760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 760*FLEN/8, x4, x1, x2)

inst_381:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x312 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x312 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7712; op2val:0xf712; 
   valaddr_reg:x3; val_offset:762*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 762*FLEN/8, x4, x1, x2)

inst_382:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x312 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x312 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7712; op2val:0xf712; 
   valaddr_reg:x3; val_offset:764*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 764*FLEN/8, x4, x1, x2)

inst_383:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x312 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x312 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7712; op2val:0xf712; 
   valaddr_reg:x3; val_offset:766*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 766*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_384:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x312 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x312 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7712; op2val:0xf712; 
   valaddr_reg:x3; val_offset:768*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 768*FLEN/8, x4, x1, x2)

inst_385:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x38a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x778a; op2val:0xf78a; 
   valaddr_reg:x3; val_offset:770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 770*FLEN/8, x4, x1, x2)

inst_386:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x38a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x778a; op2val:0xf78a; 
   valaddr_reg:x3; val_offset:772*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 772*FLEN/8, x4, x1, x2)

inst_387:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x38a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x778a; op2val:0xf78a; 
   valaddr_reg:x3; val_offset:774*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 774*FLEN/8, x4, x1, x2)

inst_388:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x38a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x778a; op2val:0xf78a; 
   valaddr_reg:x3; val_offset:776*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 776*FLEN/8, x4, x1, x2)

inst_389:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x38a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x778a; op2val:0xf78a; 
   valaddr_reg:x3; val_offset:778*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 778*FLEN/8, x4, x1, x2)

inst_390:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x08c and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x788c; op2val:0xf88c; 
   valaddr_reg:x3; val_offset:780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 780*FLEN/8, x4, x1, x2)

inst_391:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x08c and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x788c; op2val:0xf88c; 
   valaddr_reg:x3; val_offset:782*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 782*FLEN/8, x4, x1, x2)

inst_392:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x08c and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x788c; op2val:0xf88c; 
   valaddr_reg:x3; val_offset:784*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 784*FLEN/8, x4, x1, x2)

inst_393:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x08c and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x788c; op2val:0xf88c; 
   valaddr_reg:x3; val_offset:786*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 786*FLEN/8, x4, x1, x2)

inst_394:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x08c and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x788c; op2val:0xf88c; 
   valaddr_reg:x3; val_offset:788*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 788*FLEN/8, x4, x1, x2)

inst_395:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0fb and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74fb; op2val:0xf4fb; 
   valaddr_reg:x3; val_offset:790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 790*FLEN/8, x4, x1, x2)

inst_396:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0fb and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74fb; op2val:0xf4fb; 
   valaddr_reg:x3; val_offset:792*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 792*FLEN/8, x4, x1, x2)

inst_397:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0fb and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74fb; op2val:0xf4fb; 
   valaddr_reg:x3; val_offset:794*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 794*FLEN/8, x4, x1, x2)

inst_398:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0fb and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74fb; op2val:0xf4fb; 
   valaddr_reg:x3; val_offset:796*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 796*FLEN/8, x4, x1, x2)

inst_399:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fb and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0fb and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74fb; op2val:0xf4fb; 
   valaddr_reg:x3; val_offset:798*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 798*FLEN/8, x4, x1, x2)

inst_400:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2b2 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ab2; op2val:0xfab2; 
   valaddr_reg:x3; val_offset:800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 800*FLEN/8, x4, x1, x2)

inst_401:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2b2 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ab2; op2val:0xfab2; 
   valaddr_reg:x3; val_offset:802*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 802*FLEN/8, x4, x1, x2)

inst_402:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2b2 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ab2; op2val:0xfab2; 
   valaddr_reg:x3; val_offset:804*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 804*FLEN/8, x4, x1, x2)

inst_403:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2b2 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ab2; op2val:0xfab2; 
   valaddr_reg:x3; val_offset:806*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 806*FLEN/8, x4, x1, x2)

inst_404:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2b2 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ab2; op2val:0xfab2; 
   valaddr_reg:x3; val_offset:808*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 808*FLEN/8, x4, x1, x2)

inst_405:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x07b and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x787b; op2val:0xf87b; 
   valaddr_reg:x3; val_offset:810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 810*FLEN/8, x4, x1, x2)

inst_406:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x07b and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x787b; op2val:0xf87b; 
   valaddr_reg:x3; val_offset:812*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 812*FLEN/8, x4, x1, x2)

inst_407:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x07b and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x787b; op2val:0xf87b; 
   valaddr_reg:x3; val_offset:814*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 814*FLEN/8, x4, x1, x2)

inst_408:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x07b and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x787b; op2val:0xf87b; 
   valaddr_reg:x3; val_offset:816*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 816*FLEN/8, x4, x1, x2)

inst_409:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x07b and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x787b; op2val:0xf87b; 
   valaddr_reg:x3; val_offset:818*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 818*FLEN/8, x4, x1, x2)

inst_410:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ee and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1ee and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79ee; op2val:0xf9ee; 
   valaddr_reg:x3; val_offset:820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 820*FLEN/8, x4, x1, x2)

inst_411:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ee and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1ee and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79ee; op2val:0xf9ee; 
   valaddr_reg:x3; val_offset:822*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 822*FLEN/8, x4, x1, x2)

inst_412:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ee and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1ee and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79ee; op2val:0xf9ee; 
   valaddr_reg:x3; val_offset:824*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 824*FLEN/8, x4, x1, x2)

inst_413:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ee and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1ee and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79ee; op2val:0xf9ee; 
   valaddr_reg:x3; val_offset:826*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 826*FLEN/8, x4, x1, x2)

inst_414:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ee and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1ee and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79ee; op2val:0xf9ee; 
   valaddr_reg:x3; val_offset:828*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 828*FLEN/8, x4, x1, x2)

inst_415:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1d9 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x1d9 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x69d9; op2val:0xe9d9; 
   valaddr_reg:x3; val_offset:830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 830*FLEN/8, x4, x1, x2)

inst_416:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1d9 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x1d9 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x69d9; op2val:0xe9d9; 
   valaddr_reg:x3; val_offset:832*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 832*FLEN/8, x4, x1, x2)

inst_417:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1d9 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x1d9 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x69d9; op2val:0xe9d9; 
   valaddr_reg:x3; val_offset:834*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 834*FLEN/8, x4, x1, x2)

inst_418:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1d9 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x1d9 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x69d9; op2val:0xe9d9; 
   valaddr_reg:x3; val_offset:836*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 836*FLEN/8, x4, x1, x2)

inst_419:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1d9 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x1d9 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x69d9; op2val:0xe9d9; 
   valaddr_reg:x3; val_offset:838*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 838*FLEN/8, x4, x1, x2)

inst_420:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3ae and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73ae; op2val:0xf3ae; 
   valaddr_reg:x3; val_offset:840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 840*FLEN/8, x4, x1, x2)

inst_421:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3ae and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73ae; op2val:0xf3ae; 
   valaddr_reg:x3; val_offset:842*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 842*FLEN/8, x4, x1, x2)

inst_422:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3ae and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73ae; op2val:0xf3ae; 
   valaddr_reg:x3; val_offset:844*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 844*FLEN/8, x4, x1, x2)

inst_423:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3ae and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73ae; op2val:0xf3ae; 
   valaddr_reg:x3; val_offset:846*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 846*FLEN/8, x4, x1, x2)

inst_424:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3ae and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x73ae; op2val:0xf3ae; 
   valaddr_reg:x3; val_offset:848*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 848*FLEN/8, x4, x1, x2)

inst_425:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1a2 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75a2; op2val:0xf5a2; 
   valaddr_reg:x3; val_offset:850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 850*FLEN/8, x4, x1, x2)

inst_426:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1a2 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75a2; op2val:0xf5a2; 
   valaddr_reg:x3; val_offset:852*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 852*FLEN/8, x4, x1, x2)

inst_427:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1a2 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75a2; op2val:0xf5a2; 
   valaddr_reg:x3; val_offset:854*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 854*FLEN/8, x4, x1, x2)

inst_428:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1a2 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75a2; op2val:0xf5a2; 
   valaddr_reg:x3; val_offset:856*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 856*FLEN/8, x4, x1, x2)

inst_429:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1a2 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75a2; op2val:0xf5a2; 
   valaddr_reg:x3; val_offset:858*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 858*FLEN/8, x4, x1, x2)

inst_430:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1be and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75be; op2val:0xf5be; 
   valaddr_reg:x3; val_offset:860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 860*FLEN/8, x4, x1, x2)

inst_431:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1be and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75be; op2val:0xf5be; 
   valaddr_reg:x3; val_offset:862*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 862*FLEN/8, x4, x1, x2)

inst_432:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1be and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75be; op2val:0xf5be; 
   valaddr_reg:x3; val_offset:864*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 864*FLEN/8, x4, x1, x2)

inst_433:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1be and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75be; op2val:0xf5be; 
   valaddr_reg:x3; val_offset:866*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 866*FLEN/8, x4, x1, x2)

inst_434:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1be and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75be; op2val:0xf5be; 
   valaddr_reg:x3; val_offset:868*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 868*FLEN/8, x4, x1, x2)

inst_435:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x111 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7911; op2val:0xf911; 
   valaddr_reg:x3; val_offset:870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 870*FLEN/8, x4, x1, x2)

inst_436:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x111 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7911; op2val:0xf911; 
   valaddr_reg:x3; val_offset:872*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 872*FLEN/8, x4, x1, x2)

inst_437:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x111 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7911; op2val:0xf911; 
   valaddr_reg:x3; val_offset:874*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 874*FLEN/8, x4, x1, x2)

inst_438:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x111 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7911; op2val:0xf911; 
   valaddr_reg:x3; val_offset:876*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 876*FLEN/8, x4, x1, x2)

inst_439:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x111 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7911; op2val:0xf911; 
   valaddr_reg:x3; val_offset:878*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 878*FLEN/8, x4, x1, x2)

inst_440:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1b8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79b8; op2val:0xf9b8; 
   valaddr_reg:x3; val_offset:880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 880*FLEN/8, x4, x1, x2)

inst_441:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1b8 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79b8; op2val:0xf9b8; 
   valaddr_reg:x3; val_offset:882*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 882*FLEN/8, x4, x1, x2)

inst_442:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1b8 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79b8; op2val:0xf9b8; 
   valaddr_reg:x3; val_offset:884*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 884*FLEN/8, x4, x1, x2)

inst_443:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1b8 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79b8; op2val:0xf9b8; 
   valaddr_reg:x3; val_offset:886*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 886*FLEN/8, x4, x1, x2)

inst_444:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1b8 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79b8; op2val:0xf9b8; 
   valaddr_reg:x3; val_offset:888*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 888*FLEN/8, x4, x1, x2)

inst_445:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2a0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76a0; op2val:0xf6a0; 
   valaddr_reg:x3; val_offset:890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 890*FLEN/8, x4, x1, x2)

inst_446:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2a0 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76a0; op2val:0xf6a0; 
   valaddr_reg:x3; val_offset:892*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 892*FLEN/8, x4, x1, x2)

inst_447:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2a0 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76a0; op2val:0xf6a0; 
   valaddr_reg:x3; val_offset:894*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 894*FLEN/8, x4, x1, x2)

inst_448:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2a0 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76a0; op2val:0xf6a0; 
   valaddr_reg:x3; val_offset:896*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 896*FLEN/8, x4, x1, x2)

inst_449:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2a0 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76a0; op2val:0xf6a0; 
   valaddr_reg:x3; val_offset:898*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 898*FLEN/8, x4, x1, x2)

inst_450:// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x15 and fm2 == 0x24d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x564d; op2val:0xd64d; 
   valaddr_reg:x3; val_offset:900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 900*FLEN/8, x4, x1, x2)

inst_451:// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x15 and fm2 == 0x24d and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x564d; op2val:0xd64d; 
   valaddr_reg:x3; val_offset:902*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 902*FLEN/8, x4, x1, x2)

inst_452:// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x15 and fm2 == 0x24d and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x564d; op2val:0xd64d; 
   valaddr_reg:x3; val_offset:904*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 904*FLEN/8, x4, x1, x2)

inst_453:// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x15 and fm2 == 0x24d and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x564d; op2val:0xd64d; 
   valaddr_reg:x3; val_offset:906*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 906*FLEN/8, x4, x1, x2)

inst_454:// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x15 and fm2 == 0x24d and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x564d; op2val:0xd64d; 
   valaddr_reg:x3; val_offset:908*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 908*FLEN/8, x4, x1, x2)

inst_455:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x159 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7559; op2val:0xf559; 
   valaddr_reg:x3; val_offset:910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 910*FLEN/8, x4, x1, x2)

inst_456:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x159 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7559; op2val:0xf559; 
   valaddr_reg:x3; val_offset:912*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 912*FLEN/8, x4, x1, x2)

inst_457:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x159 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7559; op2val:0xf559; 
   valaddr_reg:x3; val_offset:914*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 914*FLEN/8, x4, x1, x2)

inst_458:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x159 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7559; op2val:0xf559; 
   valaddr_reg:x3; val_offset:916*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 916*FLEN/8, x4, x1, x2)

inst_459:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x159 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7559; op2val:0xf559; 
   valaddr_reg:x3; val_offset:918*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 918*FLEN/8, x4, x1, x2)

inst_460:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x118 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x118 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7918; op2val:0xf918; 
   valaddr_reg:x3; val_offset:920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 920*FLEN/8, x4, x1, x2)

inst_461:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x118 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x118 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7918; op2val:0xf918; 
   valaddr_reg:x3; val_offset:922*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 922*FLEN/8, x4, x1, x2)

inst_462:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x118 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x118 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7918; op2val:0xf918; 
   valaddr_reg:x3; val_offset:924*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 924*FLEN/8, x4, x1, x2)

inst_463:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x118 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x118 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7918; op2val:0xf918; 
   valaddr_reg:x3; val_offset:926*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 926*FLEN/8, x4, x1, x2)

inst_464:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x118 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x118 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7918; op2val:0xf918; 
   valaddr_reg:x3; val_offset:928*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 928*FLEN/8, x4, x1, x2)

inst_465:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aff; op2val:0xfaff; 
   valaddr_reg:x3; val_offset:930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 930*FLEN/8, x4, x1, x2)

inst_466:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2ff and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aff; op2val:0xfaff; 
   valaddr_reg:x3; val_offset:932*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 932*FLEN/8, x4, x1, x2)

inst_467:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2ff and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aff; op2val:0xfaff; 
   valaddr_reg:x3; val_offset:934*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 934*FLEN/8, x4, x1, x2)

inst_468:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2ff and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aff; op2val:0xfaff; 
   valaddr_reg:x3; val_offset:936*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 936*FLEN/8, x4, x1, x2)

inst_469:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2ff and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aff; op2val:0xfaff; 
   valaddr_reg:x3; val_offset:938*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 938*FLEN/8, x4, x1, x2)

inst_470:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x19c and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x799c; op2val:0xf99c; 
   valaddr_reg:x3; val_offset:940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 940*FLEN/8, x4, x1, x2)

inst_471:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x19c and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x799c; op2val:0xf99c; 
   valaddr_reg:x3; val_offset:942*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 942*FLEN/8, x4, x1, x2)

inst_472:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x19c and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x799c; op2val:0xf99c; 
   valaddr_reg:x3; val_offset:944*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 944*FLEN/8, x4, x1, x2)

inst_473:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x19c and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x799c; op2val:0xf99c; 
   valaddr_reg:x3; val_offset:946*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 946*FLEN/8, x4, x1, x2)

inst_474:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19c and fs2 == 1 and fe2 == 0x1e and fm2 == 0x19c and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x799c; op2val:0xf99c; 
   valaddr_reg:x3; val_offset:948*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 948*FLEN/8, x4, x1, x2)

inst_475:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x14b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x14b and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x794b; op2val:0xf94b; 
   valaddr_reg:x3; val_offset:950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 950*FLEN/8, x4, x1, x2)

inst_476:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x14b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x14b and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x794b; op2val:0xf94b; 
   valaddr_reg:x3; val_offset:952*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 952*FLEN/8, x4, x1, x2)

inst_477:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x14b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x14b and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x794b; op2val:0xf94b; 
   valaddr_reg:x3; val_offset:954*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 954*FLEN/8, x4, x1, x2)

inst_478:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x14b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x14b and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x794b; op2val:0xf94b; 
   valaddr_reg:x3; val_offset:956*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 956*FLEN/8, x4, x1, x2)

inst_479:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x14b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x14b and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x794b; op2val:0xf94b; 
   valaddr_reg:x3; val_offset:958*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 958*FLEN/8, x4, x1, x2)

inst_480:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x31f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x31f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x771f; op2val:0xf71f; 
   valaddr_reg:x3; val_offset:960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 960*FLEN/8, x4, x1, x2)

inst_481:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x31f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x31f and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x771f; op2val:0xf71f; 
   valaddr_reg:x3; val_offset:962*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 962*FLEN/8, x4, x1, x2)

inst_482:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x31f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x31f and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x771f; op2val:0xf71f; 
   valaddr_reg:x3; val_offset:964*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 964*FLEN/8, x4, x1, x2)

inst_483:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x31f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x31f and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x771f; op2val:0xf71f; 
   valaddr_reg:x3; val_offset:966*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 966*FLEN/8, x4, x1, x2)

inst_484:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x31f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x31f and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x771f; op2val:0xf71f; 
   valaddr_reg:x3; val_offset:968*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 968*FLEN/8, x4, x1, x2)

inst_485:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x10b and fs2 == 1 and fe2 == 0x1c and fm2 == 0x10b and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x710b; op2val:0xf10b; 
   valaddr_reg:x3; val_offset:970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 970*FLEN/8, x4, x1, x2)

inst_486:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x10b and fs2 == 1 and fe2 == 0x1c and fm2 == 0x10b and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x710b; op2val:0xf10b; 
   valaddr_reg:x3; val_offset:972*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 972*FLEN/8, x4, x1, x2)

inst_487:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x10b and fs2 == 1 and fe2 == 0x1c and fm2 == 0x10b and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x710b; op2val:0xf10b; 
   valaddr_reg:x3; val_offset:974*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 974*FLEN/8, x4, x1, x2)

inst_488:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x10b and fs2 == 1 and fe2 == 0x1c and fm2 == 0x10b and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x710b; op2val:0xf10b; 
   valaddr_reg:x3; val_offset:976*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 976*FLEN/8, x4, x1, x2)

inst_489:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x10b and fs2 == 1 and fe2 == 0x1c and fm2 == 0x10b and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x710b; op2val:0xf10b; 
   valaddr_reg:x3; val_offset:978*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 978*FLEN/8, x4, x1, x2)

inst_490:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ca and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3ca and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77ca; op2val:0xf7ca; 
   valaddr_reg:x3; val_offset:980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 980*FLEN/8, x4, x1, x2)

inst_491:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ca and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3ca and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77ca; op2val:0xf7ca; 
   valaddr_reg:x3; val_offset:982*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 982*FLEN/8, x4, x1, x2)

inst_492:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ca and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3ca and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77ca; op2val:0xf7ca; 
   valaddr_reg:x3; val_offset:984*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 984*FLEN/8, x4, x1, x2)

inst_493:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ca and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3ca and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77ca; op2val:0xf7ca; 
   valaddr_reg:x3; val_offset:986*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 986*FLEN/8, x4, x1, x2)

inst_494:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ca and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3ca and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77ca; op2val:0xf7ca; 
   valaddr_reg:x3; val_offset:988*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 988*FLEN/8, x4, x1, x2)

inst_495:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x20a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a0a; op2val:0xfa0a; 
   valaddr_reg:x3; val_offset:990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 990*FLEN/8, x4, x1, x2)

inst_496:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x20a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a0a; op2val:0xfa0a; 
   valaddr_reg:x3; val_offset:992*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 992*FLEN/8, x4, x1, x2)

inst_497:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x20a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a0a; op2val:0xfa0a; 
   valaddr_reg:x3; val_offset:994*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 994*FLEN/8, x4, x1, x2)

inst_498:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x20a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a0a; op2val:0xfa0a; 
   valaddr_reg:x3; val_offset:996*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 996*FLEN/8, x4, x1, x2)

inst_499:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x20a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a0a; op2val:0xfa0a; 
   valaddr_reg:x3; val_offset:998*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 998*FLEN/8, x4, x1, x2)

inst_500:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3e8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77e8; op2val:0xf7e8; 
   valaddr_reg:x3; val_offset:1000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1000*FLEN/8, x4, x1, x2)

inst_501:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3e8 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77e8; op2val:0xf7e8; 
   valaddr_reg:x3; val_offset:1002*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1002*FLEN/8, x4, x1, x2)

inst_502:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3e8 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77e8; op2val:0xf7e8; 
   valaddr_reg:x3; val_offset:1004*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1004*FLEN/8, x4, x1, x2)

inst_503:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3e8 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77e8; op2val:0xf7e8; 
   valaddr_reg:x3; val_offset:1006*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1006*FLEN/8, x4, x1, x2)

inst_504:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e8 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3e8 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77e8; op2val:0xf7e8; 
   valaddr_reg:x3; val_offset:1008*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1008*FLEN/8, x4, x1, x2)

inst_505:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x377 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x377 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7777; op2val:0xf777; 
   valaddr_reg:x3; val_offset:1010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1010*FLEN/8, x4, x1, x2)

inst_506:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x377 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x377 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7777; op2val:0xf777; 
   valaddr_reg:x3; val_offset:1012*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1012*FLEN/8, x4, x1, x2)

inst_507:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x377 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x377 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7777; op2val:0xf777; 
   valaddr_reg:x3; val_offset:1014*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1014*FLEN/8, x4, x1, x2)

inst_508:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x377 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x377 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7777; op2val:0xf777; 
   valaddr_reg:x3; val_offset:1016*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1016*FLEN/8, x4, x1, x2)

inst_509:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x377 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x377 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7777; op2val:0xf777; 
   valaddr_reg:x3; val_offset:1018*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1018*FLEN/8, x4, x1, x2)

inst_510:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x203 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x203 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7203; op2val:0xf203; 
   valaddr_reg:x3; val_offset:1020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1020*FLEN/8, x4, x1, x2)

inst_511:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x203 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x203 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7203; op2val:0xf203; 
   valaddr_reg:x3; val_offset:1022*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1022*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_512:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x203 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x203 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7203; op2val:0xf203; 
   valaddr_reg:x3; val_offset:1024*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1024*FLEN/8, x4, x1, x2)

inst_513:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x203 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x203 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7203; op2val:0xf203; 
   valaddr_reg:x3; val_offset:1026*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1026*FLEN/8, x4, x1, x2)

inst_514:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x203 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x203 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7203; op2val:0xf203; 
   valaddr_reg:x3; val_offset:1028*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1028*FLEN/8, x4, x1, x2)

inst_515:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x10f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x790f; op2val:0xf90f; 
   valaddr_reg:x3; val_offset:1030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1030*FLEN/8, x4, x1, x2)

inst_516:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x10f and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x790f; op2val:0xf90f; 
   valaddr_reg:x3; val_offset:1032*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1032*FLEN/8, x4, x1, x2)

inst_517:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x10f and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x790f; op2val:0xf90f; 
   valaddr_reg:x3; val_offset:1034*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1034*FLEN/8, x4, x1, x2)

inst_518:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x10f and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x790f; op2val:0xf90f; 
   valaddr_reg:x3; val_offset:1036*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1036*FLEN/8, x4, x1, x2)

inst_519:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x10f and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x790f; op2val:0xf90f; 
   valaddr_reg:x3; val_offset:1038*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1038*FLEN/8, x4, x1, x2)

inst_520:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cd and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1cd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79cd; op2val:0xf9cd; 
   valaddr_reg:x3; val_offset:1040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1040*FLEN/8, x4, x1, x2)

inst_521:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cd and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1cd and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79cd; op2val:0xf9cd; 
   valaddr_reg:x3; val_offset:1042*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1042*FLEN/8, x4, x1, x2)

inst_522:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cd and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1cd and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79cd; op2val:0xf9cd; 
   valaddr_reg:x3; val_offset:1044*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1044*FLEN/8, x4, x1, x2)

inst_523:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cd and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1cd and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79cd; op2val:0xf9cd; 
   valaddr_reg:x3; val_offset:1046*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1046*FLEN/8, x4, x1, x2)

inst_524:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1cd and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1cd and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79cd; op2val:0xf9cd; 
   valaddr_reg:x3; val_offset:1048*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1048*FLEN/8, x4, x1, x2)

inst_525:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x26d and fs2 == 1 and fe2 == 0x1d and fm2 == 0x26d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x766d; op2val:0xf66d; 
   valaddr_reg:x3; val_offset:1050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1050*FLEN/8, x4, x1, x2)

inst_526:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x26d and fs2 == 1 and fe2 == 0x1d and fm2 == 0x26d and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x766d; op2val:0xf66d; 
   valaddr_reg:x3; val_offset:1052*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1052*FLEN/8, x4, x1, x2)

inst_527:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x26d and fs2 == 1 and fe2 == 0x1d and fm2 == 0x26d and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x766d; op2val:0xf66d; 
   valaddr_reg:x3; val_offset:1054*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1054*FLEN/8, x4, x1, x2)

inst_528:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x26d and fs2 == 1 and fe2 == 0x1d and fm2 == 0x26d and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x766d; op2val:0xf66d; 
   valaddr_reg:x3; val_offset:1056*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1056*FLEN/8, x4, x1, x2)

inst_529:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x26d and fs2 == 1 and fe2 == 0x1d and fm2 == 0x26d and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x766d; op2val:0xf66d; 
   valaddr_reg:x3; val_offset:1058*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1058*FLEN/8, x4, x1, x2)

inst_530:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x10e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x750e; op2val:0xf50e; 
   valaddr_reg:x3; val_offset:1060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1060*FLEN/8, x4, x1, x2)

inst_531:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x10e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x750e; op2val:0xf50e; 
   valaddr_reg:x3; val_offset:1062*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1062*FLEN/8, x4, x1, x2)

inst_532:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x10e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x750e; op2val:0xf50e; 
   valaddr_reg:x3; val_offset:1064*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1064*FLEN/8, x4, x1, x2)

inst_533:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x10e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x750e; op2val:0xf50e; 
   valaddr_reg:x3; val_offset:1066*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1066*FLEN/8, x4, x1, x2)

inst_534:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x10e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x750e; op2val:0xf50e; 
   valaddr_reg:x3; val_offset:1068*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1068*FLEN/8, x4, x1, x2)

inst_535:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1bc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1bc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79bc; op2val:0xf9bc; 
   valaddr_reg:x3; val_offset:1070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1070*FLEN/8, x4, x1, x2)

inst_536:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1bc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1bc and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79bc; op2val:0xf9bc; 
   valaddr_reg:x3; val_offset:1072*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1072*FLEN/8, x4, x1, x2)

inst_537:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1bc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1bc and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79bc; op2val:0xf9bc; 
   valaddr_reg:x3; val_offset:1074*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1074*FLEN/8, x4, x1, x2)

inst_538:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1bc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1bc and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79bc; op2val:0xf9bc; 
   valaddr_reg:x3; val_offset:1076*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1076*FLEN/8, x4, x1, x2)

inst_539:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1bc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1bc and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79bc; op2val:0xf9bc; 
   valaddr_reg:x3; val_offset:1078*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1078*FLEN/8, x4, x1, x2)

inst_540:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x294 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x294 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a94; op2val:0xfa94; 
   valaddr_reg:x3; val_offset:1080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1080*FLEN/8, x4, x1, x2)

inst_541:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x294 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x294 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a94; op2val:0xfa94; 
   valaddr_reg:x3; val_offset:1082*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1082*FLEN/8, x4, x1, x2)

inst_542:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x294 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x294 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a94; op2val:0xfa94; 
   valaddr_reg:x3; val_offset:1084*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1084*FLEN/8, x4, x1, x2)

inst_543:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x294 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x294 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a94; op2val:0xfa94; 
   valaddr_reg:x3; val_offset:1086*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1086*FLEN/8, x4, x1, x2)

inst_544:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x294 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x294 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a94; op2val:0xfa94; 
   valaddr_reg:x3; val_offset:1088*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1088*FLEN/8, x4, x1, x2)

inst_545:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x241 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x241 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e41; op2val:0xee41; 
   valaddr_reg:x3; val_offset:1090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1090*FLEN/8, x4, x1, x2)

inst_546:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x241 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x241 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e41; op2val:0xee41; 
   valaddr_reg:x3; val_offset:1092*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1092*FLEN/8, x4, x1, x2)

inst_547:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x241 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x241 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e41; op2val:0xee41; 
   valaddr_reg:x3; val_offset:1094*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1094*FLEN/8, x4, x1, x2)

inst_548:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x241 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x241 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e41; op2val:0xee41; 
   valaddr_reg:x3; val_offset:1096*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1096*FLEN/8, x4, x1, x2)

inst_549:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x241 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x241 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e41; op2val:0xee41; 
   valaddr_reg:x3; val_offset:1098*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1098*FLEN/8, x4, x1, x2)

inst_550:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x131 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x131 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7931; op2val:0xf931; 
   valaddr_reg:x3; val_offset:1100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1100*FLEN/8, x4, x1, x2)

inst_551:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x131 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x131 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7931; op2val:0xf931; 
   valaddr_reg:x3; val_offset:1102*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1102*FLEN/8, x4, x1, x2)

inst_552:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x131 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x131 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7931; op2val:0xf931; 
   valaddr_reg:x3; val_offset:1104*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1104*FLEN/8, x4, x1, x2)

inst_553:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x131 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x131 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7931; op2val:0xf931; 
   valaddr_reg:x3; val_offset:1106*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1106*FLEN/8, x4, x1, x2)

inst_554:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x131 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x131 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7931; op2val:0xf931; 
   valaddr_reg:x3; val_offset:1108*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1108*FLEN/8, x4, x1, x2)

inst_555:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x07a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x07a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x747a; op2val:0xf47a; 
   valaddr_reg:x3; val_offset:1110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1110*FLEN/8, x4, x1, x2)

inst_556:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x07a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x07a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x747a; op2val:0xf47a; 
   valaddr_reg:x3; val_offset:1112*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1112*FLEN/8, x4, x1, x2)

inst_557:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x07a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x07a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x747a; op2val:0xf47a; 
   valaddr_reg:x3; val_offset:1114*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1114*FLEN/8, x4, x1, x2)

inst_558:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x07a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x07a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x747a; op2val:0xf47a; 
   valaddr_reg:x3; val_offset:1116*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1116*FLEN/8, x4, x1, x2)

inst_559:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x07a and fs2 == 1 and fe2 == 0x1d and fm2 == 0x07a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x747a; op2val:0xf47a; 
   valaddr_reg:x3; val_offset:1118*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1118*FLEN/8, x4, x1, x2)

inst_560:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x268 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e68; op2val:0xee68; 
   valaddr_reg:x3; val_offset:1120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1120*FLEN/8, x4, x1, x2)

inst_561:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x268 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e68; op2val:0xee68; 
   valaddr_reg:x3; val_offset:1122*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1122*FLEN/8, x4, x1, x2)

inst_562:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x268 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e68; op2val:0xee68; 
   valaddr_reg:x3; val_offset:1124*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1124*FLEN/8, x4, x1, x2)

inst_563:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x268 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e68; op2val:0xee68; 
   valaddr_reg:x3; val_offset:1126*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1126*FLEN/8, x4, x1, x2)

inst_564:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x268 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e68; op2val:0xee68; 
   valaddr_reg:x3; val_offset:1128*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1128*FLEN/8, x4, x1, x2)

inst_565:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x258 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x258 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7658; op2val:0xf658; 
   valaddr_reg:x3; val_offset:1130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1130*FLEN/8, x4, x1, x2)

inst_566:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x258 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x258 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7658; op2val:0xf658; 
   valaddr_reg:x3; val_offset:1132*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1132*FLEN/8, x4, x1, x2)

inst_567:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x258 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x258 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7658; op2val:0xf658; 
   valaddr_reg:x3; val_offset:1134*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1134*FLEN/8, x4, x1, x2)

inst_568:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x258 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x258 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7658; op2val:0xf658; 
   valaddr_reg:x3; val_offset:1136*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1136*FLEN/8, x4, x1, x2)

inst_569:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x258 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x258 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7658; op2val:0xf658; 
   valaddr_reg:x3; val_offset:1138*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1138*FLEN/8, x4, x1, x2)

inst_570:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x064 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x064 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7464; op2val:0xf464; 
   valaddr_reg:x3; val_offset:1140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1140*FLEN/8, x4, x1, x2)

inst_571:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x064 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x064 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7464; op2val:0xf464; 
   valaddr_reg:x3; val_offset:1142*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1142*FLEN/8, x4, x1, x2)

inst_572:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x064 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x064 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7464; op2val:0xf464; 
   valaddr_reg:x3; val_offset:1144*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1144*FLEN/8, x4, x1, x2)

inst_573:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x064 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x064 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7464; op2val:0xf464; 
   valaddr_reg:x3; val_offset:1146*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1146*FLEN/8, x4, x1, x2)

inst_574:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x064 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x064 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7464; op2val:0xf464; 
   valaddr_reg:x3; val_offset:1148*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1148*FLEN/8, x4, x1, x2)

inst_575:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x255 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a55; op2val:0xfa55; 
   valaddr_reg:x3; val_offset:1150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1150*FLEN/8, x4, x1, x2)

inst_576:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x255 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x255 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a55; op2val:0xfa55; 
   valaddr_reg:x3; val_offset:1152*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1152*FLEN/8, x4, x1, x2)

inst_577:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x255 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x255 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a55; op2val:0xfa55; 
   valaddr_reg:x3; val_offset:1154*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1154*FLEN/8, x4, x1, x2)

inst_578:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x255 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x255 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a55; op2val:0xfa55; 
   valaddr_reg:x3; val_offset:1156*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1156*FLEN/8, x4, x1, x2)

inst_579:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x255 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x255 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a55; op2val:0xfa55; 
   valaddr_reg:x3; val_offset:1158*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1158*FLEN/8, x4, x1, x2)

inst_580:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x044 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x044 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7044; op2val:0xf044; 
   valaddr_reg:x3; val_offset:1160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1160*FLEN/8, x4, x1, x2)

inst_581:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x044 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x044 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7044; op2val:0xf044; 
   valaddr_reg:x3; val_offset:1162*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1162*FLEN/8, x4, x1, x2)

inst_582:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x044 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x044 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7044; op2val:0xf044; 
   valaddr_reg:x3; val_offset:1164*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1164*FLEN/8, x4, x1, x2)

inst_583:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x044 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x044 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7044; op2val:0xf044; 
   valaddr_reg:x3; val_offset:1166*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1166*FLEN/8, x4, x1, x2)

inst_584:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x044 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x044 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7044; op2val:0xf044; 
   valaddr_reg:x3; val_offset:1168*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1168*FLEN/8, x4, x1, x2)

inst_585:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x134 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7934; op2val:0xf934; 
   valaddr_reg:x3; val_offset:1170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1170*FLEN/8, x4, x1, x2)

inst_586:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x134 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7934; op2val:0xf934; 
   valaddr_reg:x3; val_offset:1172*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1172*FLEN/8, x4, x1, x2)

inst_587:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x134 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7934; op2val:0xf934; 
   valaddr_reg:x3; val_offset:1174*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1174*FLEN/8, x4, x1, x2)

inst_588:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x134 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7934; op2val:0xf934; 
   valaddr_reg:x3; val_offset:1176*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1176*FLEN/8, x4, x1, x2)

inst_589:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x134 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7934; op2val:0xf934; 
   valaddr_reg:x3; val_offset:1178*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1178*FLEN/8, x4, x1, x2)

inst_590:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7af8; op2val:0xfaf8; 
   valaddr_reg:x3; val_offset:1180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1180*FLEN/8, x4, x1, x2)

inst_591:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2f8 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7af8; op2val:0xfaf8; 
   valaddr_reg:x3; val_offset:1182*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1182*FLEN/8, x4, x1, x2)

inst_592:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2f8 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7af8; op2val:0xfaf8; 
   valaddr_reg:x3; val_offset:1184*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1184*FLEN/8, x4, x1, x2)

inst_593:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2f8 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7af8; op2val:0xfaf8; 
   valaddr_reg:x3; val_offset:1186*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1186*FLEN/8, x4, x1, x2)

inst_594:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2f8 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7af8; op2val:0xfaf8; 
   valaddr_reg:x3; val_offset:1188*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1188*FLEN/8, x4, x1, x2)

inst_595:// fs1 == 0 and fe1 == 0x19 and fm1 == 0x0c1 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x0c1 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x64c1; op2val:0xe4c1; 
   valaddr_reg:x3; val_offset:1190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1190*FLEN/8, x4, x1, x2)

inst_596:// fs1 == 0 and fe1 == 0x19 and fm1 == 0x0c1 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x0c1 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x64c1; op2val:0xe4c1; 
   valaddr_reg:x3; val_offset:1192*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1192*FLEN/8, x4, x1, x2)

inst_597:// fs1 == 0 and fe1 == 0x19 and fm1 == 0x0c1 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x0c1 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x64c1; op2val:0xe4c1; 
   valaddr_reg:x3; val_offset:1194*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1194*FLEN/8, x4, x1, x2)

inst_598:// fs1 == 0 and fe1 == 0x19 and fm1 == 0x0c1 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x0c1 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x64c1; op2val:0xe4c1; 
   valaddr_reg:x3; val_offset:1196*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1196*FLEN/8, x4, x1, x2)

inst_599:// fs1 == 0 and fe1 == 0x19 and fm1 == 0x0c1 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x0c1 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x64c1; op2val:0xe4c1; 
   valaddr_reg:x3; val_offset:1198*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1198*FLEN/8, x4, x1, x2)

inst_600:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x172 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7972; op2val:0xf972; 
   valaddr_reg:x3; val_offset:1200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1200*FLEN/8, x4, x1, x2)

inst_601:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x172 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7972; op2val:0xf972; 
   valaddr_reg:x3; val_offset:1202*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1202*FLEN/8, x4, x1, x2)

inst_602:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x172 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7972; op2val:0xf972; 
   valaddr_reg:x3; val_offset:1204*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1204*FLEN/8, x4, x1, x2)

inst_603:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x172 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7972; op2val:0xf972; 
   valaddr_reg:x3; val_offset:1206*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1206*FLEN/8, x4, x1, x2)

inst_604:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x172 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7972; op2val:0xf972; 
   valaddr_reg:x3; val_offset:1208*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1208*FLEN/8, x4, x1, x2)

inst_605:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x391 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x391 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b91; op2val:0xfb91; 
   valaddr_reg:x3; val_offset:1210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1210*FLEN/8, x4, x1, x2)

inst_606:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x391 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x391 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b91; op2val:0xfb91; 
   valaddr_reg:x3; val_offset:1212*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1212*FLEN/8, x4, x1, x2)

inst_607:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x391 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x391 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b91; op2val:0xfb91; 
   valaddr_reg:x3; val_offset:1214*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1214*FLEN/8, x4, x1, x2)

inst_608:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x391 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x391 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b91; op2val:0xfb91; 
   valaddr_reg:x3; val_offset:1216*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1216*FLEN/8, x4, x1, x2)

inst_609:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x391 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x391 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b91; op2val:0xfb91; 
   valaddr_reg:x3; val_offset:1218*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1218*FLEN/8, x4, x1, x2)

inst_610:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1fd and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1fd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79fd; op2val:0xf9fd; 
   valaddr_reg:x3; val_offset:1220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1220*FLEN/8, x4, x1, x2)

inst_611:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1fd and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1fd and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79fd; op2val:0xf9fd; 
   valaddr_reg:x3; val_offset:1222*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1222*FLEN/8, x4, x1, x2)

inst_612:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1fd and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1fd and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79fd; op2val:0xf9fd; 
   valaddr_reg:x3; val_offset:1224*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1224*FLEN/8, x4, x1, x2)

inst_613:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1fd and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1fd and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79fd; op2val:0xf9fd; 
   valaddr_reg:x3; val_offset:1226*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1226*FLEN/8, x4, x1, x2)

inst_614:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1fd and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1fd and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79fd; op2val:0xf9fd; 
   valaddr_reg:x3; val_offset:1228*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1228*FLEN/8, x4, x1, x2)

inst_615:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x13d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x793d; op2val:0xf93d; 
   valaddr_reg:x3; val_offset:1230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1230*FLEN/8, x4, x1, x2)

inst_616:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x13d and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x793d; op2val:0xf93d; 
   valaddr_reg:x3; val_offset:1232*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1232*FLEN/8, x4, x1, x2)

inst_617:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x13d and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x793d; op2val:0xf93d; 
   valaddr_reg:x3; val_offset:1234*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1234*FLEN/8, x4, x1, x2)

inst_618:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x13d and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x793d; op2val:0xf93d; 
   valaddr_reg:x3; val_offset:1236*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1236*FLEN/8, x4, x1, x2)

inst_619:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x13d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x13d and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x793d; op2val:0xf93d; 
   valaddr_reg:x3; val_offset:1238*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1238*FLEN/8, x4, x1, x2)

inst_620:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x337 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x337 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b37; op2val:0xfb37; 
   valaddr_reg:x3; val_offset:1240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1240*FLEN/8, x4, x1, x2)

inst_621:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x337 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x337 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b37; op2val:0xfb37; 
   valaddr_reg:x3; val_offset:1242*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1242*FLEN/8, x4, x1, x2)

inst_622:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x337 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x337 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b37; op2val:0xfb37; 
   valaddr_reg:x3; val_offset:1244*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1244*FLEN/8, x4, x1, x2)

inst_623:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x337 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x337 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b37; op2val:0xfb37; 
   valaddr_reg:x3; val_offset:1246*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1246*FLEN/8, x4, x1, x2)

inst_624:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x337 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x337 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b37; op2val:0xfb37; 
   valaddr_reg:x3; val_offset:1248*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1248*FLEN/8, x4, x1, x2)

inst_625:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f4 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1f4 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75f4; op2val:0xf5f4; 
   valaddr_reg:x3; val_offset:1250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1250*FLEN/8, x4, x1, x2)

inst_626:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f4 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1f4 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75f4; op2val:0xf5f4; 
   valaddr_reg:x3; val_offset:1252*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1252*FLEN/8, x4, x1, x2)

inst_627:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f4 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1f4 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75f4; op2val:0xf5f4; 
   valaddr_reg:x3; val_offset:1254*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1254*FLEN/8, x4, x1, x2)

inst_628:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f4 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1f4 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75f4; op2val:0xf5f4; 
   valaddr_reg:x3; val_offset:1256*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1256*FLEN/8, x4, x1, x2)

inst_629:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f4 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1f4 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75f4; op2val:0xf5f4; 
   valaddr_reg:x3; val_offset:1258*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1258*FLEN/8, x4, x1, x2)

inst_630:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a5 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x2a5 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x72a5; op2val:0xf2a5; 
   valaddr_reg:x3; val_offset:1260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1260*FLEN/8, x4, x1, x2)

inst_631:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a5 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x2a5 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x72a5; op2val:0xf2a5; 
   valaddr_reg:x3; val_offset:1262*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1262*FLEN/8, x4, x1, x2)

inst_632:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a5 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x2a5 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x72a5; op2val:0xf2a5; 
   valaddr_reg:x3; val_offset:1264*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1264*FLEN/8, x4, x1, x2)

inst_633:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a5 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x2a5 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x72a5; op2val:0xf2a5; 
   valaddr_reg:x3; val_offset:1266*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1266*FLEN/8, x4, x1, x2)

inst_634:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a5 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x2a5 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x72a5; op2val:0xf2a5; 
   valaddr_reg:x3; val_offset:1268*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1268*FLEN/8, x4, x1, x2)

inst_635:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x08f and fs2 == 1 and fe2 == 0x18 and fm2 == 0x08f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x608f; op2val:0xe08f; 
   valaddr_reg:x3; val_offset:1270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1270*FLEN/8, x4, x1, x2)

inst_636:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x08f and fs2 == 1 and fe2 == 0x18 and fm2 == 0x08f and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x608f; op2val:0xe08f; 
   valaddr_reg:x3; val_offset:1272*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1272*FLEN/8, x4, x1, x2)

inst_637:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x08f and fs2 == 1 and fe2 == 0x18 and fm2 == 0x08f and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x608f; op2val:0xe08f; 
   valaddr_reg:x3; val_offset:1274*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1274*FLEN/8, x4, x1, x2)

inst_638:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x08f and fs2 == 1 and fe2 == 0x18 and fm2 == 0x08f and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x608f; op2val:0xe08f; 
   valaddr_reg:x3; val_offset:1276*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1276*FLEN/8, x4, x1, x2)

inst_639:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x08f and fs2 == 1 and fe2 == 0x18 and fm2 == 0x08f and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x608f; op2val:0xe08f; 
   valaddr_reg:x3; val_offset:1278*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1278*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_640:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x155 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7555; op2val:0xf555; 
   valaddr_reg:x3; val_offset:1280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1280*FLEN/8, x4, x1, x2)

inst_641:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x155 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x155 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7555; op2val:0xf555; 
   valaddr_reg:x3; val_offset:1282*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1282*FLEN/8, x4, x1, x2)

inst_642:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x155 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x155 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7555; op2val:0xf555; 
   valaddr_reg:x3; val_offset:1284*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1284*FLEN/8, x4, x1, x2)

inst_643:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x155 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x155 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7555; op2val:0xf555; 
   valaddr_reg:x3; val_offset:1286*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1286*FLEN/8, x4, x1, x2)

inst_644:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x155 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x155 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7555; op2val:0xf555; 
   valaddr_reg:x3; val_offset:1288*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1288*FLEN/8, x4, x1, x2)

inst_645:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1be and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79be; op2val:0xf9be; 
   valaddr_reg:x3; val_offset:1290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1290*FLEN/8, x4, x1, x2)

inst_646:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1be and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79be; op2val:0xf9be; 
   valaddr_reg:x3; val_offset:1292*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1292*FLEN/8, x4, x1, x2)

inst_647:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1be and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79be; op2val:0xf9be; 
   valaddr_reg:x3; val_offset:1294*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1294*FLEN/8, x4, x1, x2)

inst_648:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1be and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79be; op2val:0xf9be; 
   valaddr_reg:x3; val_offset:1296*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1296*FLEN/8, x4, x1, x2)

inst_649:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1be and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79be; op2val:0xf9be; 
   valaddr_reg:x3; val_offset:1298*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1298*FLEN/8, x4, x1, x2)

inst_650:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0f6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78f6; op2val:0xf8f6; 
   valaddr_reg:x3; val_offset:1300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1300*FLEN/8, x4, x1, x2)

inst_651:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0f6 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78f6; op2val:0xf8f6; 
   valaddr_reg:x3; val_offset:1302*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1302*FLEN/8, x4, x1, x2)

inst_652:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0f6 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78f6; op2val:0xf8f6; 
   valaddr_reg:x3; val_offset:1304*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1304*FLEN/8, x4, x1, x2)

inst_653:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0f6 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78f6; op2val:0xf8f6; 
   valaddr_reg:x3; val_offset:1306*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1306*FLEN/8, x4, x1, x2)

inst_654:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0f6 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78f6; op2val:0xf8f6; 
   valaddr_reg:x3; val_offset:1308*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1308*FLEN/8, x4, x1, x2)

inst_655:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x13d and fs2 == 1 and fe2 == 0x1c and fm2 == 0x13d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x713d; op2val:0xf13d; 
   valaddr_reg:x3; val_offset:1310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1310*FLEN/8, x4, x1, x2)

inst_656:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x13d and fs2 == 1 and fe2 == 0x1c and fm2 == 0x13d and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x713d; op2val:0xf13d; 
   valaddr_reg:x3; val_offset:1312*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1312*FLEN/8, x4, x1, x2)

inst_657:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x13d and fs2 == 1 and fe2 == 0x1c and fm2 == 0x13d and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x713d; op2val:0xf13d; 
   valaddr_reg:x3; val_offset:1314*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1314*FLEN/8, x4, x1, x2)

inst_658:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x13d and fs2 == 1 and fe2 == 0x1c and fm2 == 0x13d and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x713d; op2val:0xf13d; 
   valaddr_reg:x3; val_offset:1316*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1316*FLEN/8, x4, x1, x2)

inst_659:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x13d and fs2 == 1 and fe2 == 0x1c and fm2 == 0x13d and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x713d; op2val:0xf13d; 
   valaddr_reg:x3; val_offset:1318*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1318*FLEN/8, x4, x1, x2)

inst_660:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0a1 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74a1; op2val:0xf4a1; 
   valaddr_reg:x3; val_offset:1320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1320*FLEN/8, x4, x1, x2)

inst_661:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0a1 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74a1; op2val:0xf4a1; 
   valaddr_reg:x3; val_offset:1322*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1322*FLEN/8, x4, x1, x2)

inst_662:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0a1 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74a1; op2val:0xf4a1; 
   valaddr_reg:x3; val_offset:1324*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1324*FLEN/8, x4, x1, x2)

inst_663:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0a1 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74a1; op2val:0xf4a1; 
   valaddr_reg:x3; val_offset:1326*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1326*FLEN/8, x4, x1, x2)

inst_664:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0a1 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74a1; op2val:0xf4a1; 
   valaddr_reg:x3; val_offset:1328*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1328*FLEN/8, x4, x1, x2)

inst_665:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x062 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x062 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7862; op2val:0xf862; 
   valaddr_reg:x3; val_offset:1330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1330*FLEN/8, x4, x1, x2)

inst_666:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x062 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x062 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7862; op2val:0xf862; 
   valaddr_reg:x3; val_offset:1332*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1332*FLEN/8, x4, x1, x2)

inst_667:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x062 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x062 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7862; op2val:0xf862; 
   valaddr_reg:x3; val_offset:1334*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1334*FLEN/8, x4, x1, x2)

inst_668:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x062 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x062 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7862; op2val:0xf862; 
   valaddr_reg:x3; val_offset:1336*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1336*FLEN/8, x4, x1, x2)

inst_669:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x062 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x062 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7862; op2val:0xf862; 
   valaddr_reg:x3; val_offset:1338*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1338*FLEN/8, x4, x1, x2)

inst_670:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3a5 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77a5; op2val:0xf7a5; 
   valaddr_reg:x3; val_offset:1340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1340*FLEN/8, x4, x1, x2)

inst_671:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3a5 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77a5; op2val:0xf7a5; 
   valaddr_reg:x3; val_offset:1342*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1342*FLEN/8, x4, x1, x2)

inst_672:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3a5 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77a5; op2val:0xf7a5; 
   valaddr_reg:x3; val_offset:1344*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1344*FLEN/8, x4, x1, x2)

inst_673:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3a5 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77a5; op2val:0xf7a5; 
   valaddr_reg:x3; val_offset:1346*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1346*FLEN/8, x4, x1, x2)

inst_674:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3a5 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77a5; op2val:0xf7a5; 
   valaddr_reg:x3; val_offset:1348*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1348*FLEN/8, x4, x1, x2)

inst_675:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x22c and fs2 == 1 and fe2 == 0x1a and fm2 == 0x22c and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6a2c; op2val:0xea2c; 
   valaddr_reg:x3; val_offset:1350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1350*FLEN/8, x4, x1, x2)

inst_676:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x22c and fs2 == 1 and fe2 == 0x1a and fm2 == 0x22c and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6a2c; op2val:0xea2c; 
   valaddr_reg:x3; val_offset:1352*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1352*FLEN/8, x4, x1, x2)

inst_677:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x22c and fs2 == 1 and fe2 == 0x1a and fm2 == 0x22c and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6a2c; op2val:0xea2c; 
   valaddr_reg:x3; val_offset:1354*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1354*FLEN/8, x4, x1, x2)

inst_678:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x22c and fs2 == 1 and fe2 == 0x1a and fm2 == 0x22c and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6a2c; op2val:0xea2c; 
   valaddr_reg:x3; val_offset:1356*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1356*FLEN/8, x4, x1, x2)

inst_679:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x22c and fs2 == 1 and fe2 == 0x1a and fm2 == 0x22c and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6a2c; op2val:0xea2c; 
   valaddr_reg:x3; val_offset:1358*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1358*FLEN/8, x4, x1, x2)

inst_680:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x02e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x02e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x782e; op2val:0xf82e; 
   valaddr_reg:x3; val_offset:1360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1360*FLEN/8, x4, x1, x2)

inst_681:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x02e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x02e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x782e; op2val:0xf82e; 
   valaddr_reg:x3; val_offset:1362*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1362*FLEN/8, x4, x1, x2)

inst_682:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x02e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x02e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x782e; op2val:0xf82e; 
   valaddr_reg:x3; val_offset:1364*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1364*FLEN/8, x4, x1, x2)

inst_683:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x02e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x02e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x782e; op2val:0xf82e; 
   valaddr_reg:x3; val_offset:1366*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1366*FLEN/8, x4, x1, x2)

inst_684:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x02e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x02e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x782e; op2val:0xf82e; 
   valaddr_reg:x3; val_offset:1368*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1368*FLEN/8, x4, x1, x2)

inst_685:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x272 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x272 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7672; op2val:0xf672; 
   valaddr_reg:x3; val_offset:1370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1370*FLEN/8, x4, x1, x2)

inst_686:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x272 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x272 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7672; op2val:0xf672; 
   valaddr_reg:x3; val_offset:1372*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1372*FLEN/8, x4, x1, x2)

inst_687:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x272 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x272 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7672; op2val:0xf672; 
   valaddr_reg:x3; val_offset:1374*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1374*FLEN/8, x4, x1, x2)

inst_688:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x272 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x272 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7672; op2val:0xf672; 
   valaddr_reg:x3; val_offset:1376*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1376*FLEN/8, x4, x1, x2)

inst_689:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x272 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x272 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7672; op2val:0xf672; 
   valaddr_reg:x3; val_offset:1378*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1378*FLEN/8, x4, x1, x2)

inst_690:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2a1 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76a1; op2val:0xf6a1; 
   valaddr_reg:x3; val_offset:1380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1380*FLEN/8, x4, x1, x2)

inst_691:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2a1 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76a1; op2val:0xf6a1; 
   valaddr_reg:x3; val_offset:1382*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1382*FLEN/8, x4, x1, x2)

inst_692:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2a1 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76a1; op2val:0xf6a1; 
   valaddr_reg:x3; val_offset:1384*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1384*FLEN/8, x4, x1, x2)

inst_693:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2a1 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76a1; op2val:0xf6a1; 
   valaddr_reg:x3; val_offset:1386*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1386*FLEN/8, x4, x1, x2)

inst_694:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a1 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2a1 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76a1; op2val:0xf6a1; 
   valaddr_reg:x3; val_offset:1388*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1388*FLEN/8, x4, x1, x2)

inst_695:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x344 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b44; op2val:0xfb44; 
   valaddr_reg:x3; val_offset:1390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1390*FLEN/8, x4, x1, x2)

inst_696:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x344 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b44; op2val:0xfb44; 
   valaddr_reg:x3; val_offset:1392*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1392*FLEN/8, x4, x1, x2)

inst_697:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x344 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b44; op2val:0xfb44; 
   valaddr_reg:x3; val_offset:1394*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1394*FLEN/8, x4, x1, x2)

inst_698:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x344 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b44; op2val:0xfb44; 
   valaddr_reg:x3; val_offset:1396*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1396*FLEN/8, x4, x1, x2)

inst_699:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x344 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b44; op2val:0xfb44; 
   valaddr_reg:x3; val_offset:1398*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1398*FLEN/8, x4, x1, x2)

inst_700:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b9 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2b9 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ab9; op2val:0xfab9; 
   valaddr_reg:x3; val_offset:1400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1400*FLEN/8, x4, x1, x2)

inst_701:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b9 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2b9 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ab9; op2val:0xfab9; 
   valaddr_reg:x3; val_offset:1402*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1402*FLEN/8, x4, x1, x2)

inst_702:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b9 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2b9 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ab9; op2val:0xfab9; 
   valaddr_reg:x3; val_offset:1404*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1404*FLEN/8, x4, x1, x2)

inst_703:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b9 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2b9 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ab9; op2val:0xfab9; 
   valaddr_reg:x3; val_offset:1406*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1406*FLEN/8, x4, x1, x2)

inst_704:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b9 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2b9 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ab9; op2val:0xfab9; 
   valaddr_reg:x3; val_offset:1408*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1408*FLEN/8, x4, x1, x2)

inst_705:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x17e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x17e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x757e; op2val:0xf57e; 
   valaddr_reg:x3; val_offset:1410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1410*FLEN/8, x4, x1, x2)

inst_706:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x17e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x17e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x757e; op2val:0xf57e; 
   valaddr_reg:x3; val_offset:1412*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1412*FLEN/8, x4, x1, x2)

inst_707:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x17e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x17e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x757e; op2val:0xf57e; 
   valaddr_reg:x3; val_offset:1414*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1414*FLEN/8, x4, x1, x2)

inst_708:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x17e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x17e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x757e; op2val:0xf57e; 
   valaddr_reg:x3; val_offset:1416*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1416*FLEN/8, x4, x1, x2)

inst_709:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x17e and fs2 == 1 and fe2 == 0x1d and fm2 == 0x17e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x757e; op2val:0xf57e; 
   valaddr_reg:x3; val_offset:1418*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1418*FLEN/8, x4, x1, x2)

inst_710:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x198 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x198 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7998; op2val:0xf998; 
   valaddr_reg:x3; val_offset:1420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1420*FLEN/8, x4, x1, x2)

inst_711:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x198 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x198 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7998; op2val:0xf998; 
   valaddr_reg:x3; val_offset:1422*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1422*FLEN/8, x4, x1, x2)

inst_712:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x198 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x198 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7998; op2val:0xf998; 
   valaddr_reg:x3; val_offset:1424*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1424*FLEN/8, x4, x1, x2)

inst_713:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x198 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x198 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7998; op2val:0xf998; 
   valaddr_reg:x3; val_offset:1426*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1426*FLEN/8, x4, x1, x2)

inst_714:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x198 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x198 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7998; op2val:0xf998; 
   valaddr_reg:x3; val_offset:1428*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1428*FLEN/8, x4, x1, x2)

inst_715:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0d4 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0d4 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74d4; op2val:0xf4d4; 
   valaddr_reg:x3; val_offset:1430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1430*FLEN/8, x4, x1, x2)

inst_716:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0d4 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0d4 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74d4; op2val:0xf4d4; 
   valaddr_reg:x3; val_offset:1432*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1432*FLEN/8, x4, x1, x2)

inst_717:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0d4 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0d4 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74d4; op2val:0xf4d4; 
   valaddr_reg:x3; val_offset:1434*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1434*FLEN/8, x4, x1, x2)

inst_718:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0d4 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0d4 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74d4; op2val:0xf4d4; 
   valaddr_reg:x3; val_offset:1436*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1436*FLEN/8, x4, x1, x2)

inst_719:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0d4 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0d4 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x74d4; op2val:0xf4d4; 
   valaddr_reg:x3; val_offset:1438*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1438*FLEN/8, x4, x1, x2)

inst_720:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x326 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x326 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b26; op2val:0xfb26; 
   valaddr_reg:x3; val_offset:1440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1440*FLEN/8, x4, x1, x2)

inst_721:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x326 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x326 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b26; op2val:0xfb26; 
   valaddr_reg:x3; val_offset:1442*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1442*FLEN/8, x4, x1, x2)

inst_722:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x326 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x326 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b26; op2val:0xfb26; 
   valaddr_reg:x3; val_offset:1444*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1444*FLEN/8, x4, x1, x2)

inst_723:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x326 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x326 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b26; op2val:0xfb26; 
   valaddr_reg:x3; val_offset:1446*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1446*FLEN/8, x4, x1, x2)

inst_724:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x326 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x326 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b26; op2val:0xfb26; 
   valaddr_reg:x3; val_offset:1448*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1448*FLEN/8, x4, x1, x2)

inst_725:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x102 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x102 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7902; op2val:0xf902; 
   valaddr_reg:x3; val_offset:1450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1450*FLEN/8, x4, x1, x2)

inst_726:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x102 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x102 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7902; op2val:0xf902; 
   valaddr_reg:x3; val_offset:1452*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1452*FLEN/8, x4, x1, x2)

inst_727:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x102 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x102 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7902; op2val:0xf902; 
   valaddr_reg:x3; val_offset:1454*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1454*FLEN/8, x4, x1, x2)

inst_728:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x102 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x102 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7902; op2val:0xf902; 
   valaddr_reg:x3; val_offset:1456*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1456*FLEN/8, x4, x1, x2)

inst_729:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x102 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x102 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7902; op2val:0xf902; 
   valaddr_reg:x3; val_offset:1458*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1458*FLEN/8, x4, x1, x2)

inst_730:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ca and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ca and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bca; op2val:0xfbca; 
   valaddr_reg:x3; val_offset:1460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1460*FLEN/8, x4, x1, x2)

inst_731:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ca and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ca and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bca; op2val:0xfbca; 
   valaddr_reg:x3; val_offset:1462*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1462*FLEN/8, x4, x1, x2)

inst_732:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ca and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ca and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bca; op2val:0xfbca; 
   valaddr_reg:x3; val_offset:1464*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1464*FLEN/8, x4, x1, x2)

inst_733:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ca and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ca and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bca; op2val:0xfbca; 
   valaddr_reg:x3; val_offset:1466*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1466*FLEN/8, x4, x1, x2)

inst_734:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ca and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ca and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bca; op2val:0xfbca; 
   valaddr_reg:x3; val_offset:1468*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1468*FLEN/8, x4, x1, x2)

inst_735:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x036 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x036 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c36; op2val:0xec36; 
   valaddr_reg:x3; val_offset:1470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1470*FLEN/8, x4, x1, x2)

inst_736:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x036 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x036 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c36; op2val:0xec36; 
   valaddr_reg:x3; val_offset:1472*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1472*FLEN/8, x4, x1, x2)

inst_737:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x036 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x036 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c36; op2val:0xec36; 
   valaddr_reg:x3; val_offset:1474*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1474*FLEN/8, x4, x1, x2)

inst_738:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x036 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x036 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c36; op2val:0xec36; 
   valaddr_reg:x3; val_offset:1476*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1476*FLEN/8, x4, x1, x2)

inst_739:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x036 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x036 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c36; op2val:0xec36; 
   valaddr_reg:x3; val_offset:1478*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1478*FLEN/8, x4, x1, x2)

inst_740:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79fe; op2val:0xf9fe; 
   valaddr_reg:x3; val_offset:1480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1480*FLEN/8, x4, x1, x2)

inst_741:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1fe and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79fe; op2val:0xf9fe; 
   valaddr_reg:x3; val_offset:1482*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1482*FLEN/8, x4, x1, x2)

inst_742:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1fe and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79fe; op2val:0xf9fe; 
   valaddr_reg:x3; val_offset:1484*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1484*FLEN/8, x4, x1, x2)

inst_743:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1fe and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79fe; op2val:0xf9fe; 
   valaddr_reg:x3; val_offset:1486*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1486*FLEN/8, x4, x1, x2)

inst_744:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1fe and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79fe; op2val:0xf9fe; 
   valaddr_reg:x3; val_offset:1488*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1488*FLEN/8, x4, x1, x2)

inst_745:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x006 and fs2 == 1 and fe2 == 0x18 and fm2 == 0x006 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6006; op2val:0xe006; 
   valaddr_reg:x3; val_offset:1490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1490*FLEN/8, x4, x1, x2)

inst_746:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x006 and fs2 == 1 and fe2 == 0x18 and fm2 == 0x006 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6006; op2val:0xe006; 
   valaddr_reg:x3; val_offset:1492*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1492*FLEN/8, x4, x1, x2)

inst_747:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x006 and fs2 == 1 and fe2 == 0x18 and fm2 == 0x006 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6006; op2val:0xe006; 
   valaddr_reg:x3; val_offset:1494*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1494*FLEN/8, x4, x1, x2)

inst_748:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x006 and fs2 == 1 and fe2 == 0x18 and fm2 == 0x006 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6006; op2val:0xe006; 
   valaddr_reg:x3; val_offset:1496*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1496*FLEN/8, x4, x1, x2)

inst_749:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x006 and fs2 == 1 and fe2 == 0x18 and fm2 == 0x006 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6006; op2val:0xe006; 
   valaddr_reg:x3; val_offset:1498*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1498*FLEN/8, x4, x1, x2)

inst_750:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x026 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x026 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7826; op2val:0xf826; 
   valaddr_reg:x3; val_offset:1500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1500*FLEN/8, x4, x1, x2)

inst_751:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x026 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x026 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7826; op2val:0xf826; 
   valaddr_reg:x3; val_offset:1502*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1502*FLEN/8, x4, x1, x2)

inst_752:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x026 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x026 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7826; op2val:0xf826; 
   valaddr_reg:x3; val_offset:1504*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1504*FLEN/8, x4, x1, x2)

inst_753:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x026 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x026 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7826; op2val:0xf826; 
   valaddr_reg:x3; val_offset:1506*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1506*FLEN/8, x4, x1, x2)

inst_754:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x026 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x026 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7826; op2val:0xf826; 
   valaddr_reg:x3; val_offset:1508*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1508*FLEN/8, x4, x1, x2)

inst_755:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3d0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77d0; op2val:0xf7d0; 
   valaddr_reg:x3; val_offset:1510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1510*FLEN/8, x4, x1, x2)

inst_756:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3d0 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77d0; op2val:0xf7d0; 
   valaddr_reg:x3; val_offset:1512*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1512*FLEN/8, x4, x1, x2)

inst_757:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3d0 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77d0; op2val:0xf7d0; 
   valaddr_reg:x3; val_offset:1514*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1514*FLEN/8, x4, x1, x2)

inst_758:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3d0 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77d0; op2val:0xf7d0; 
   valaddr_reg:x3; val_offset:1516*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1516*FLEN/8, x4, x1, x2)

inst_759:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d0 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3d0 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77d0; op2val:0xf7d0; 
   valaddr_reg:x3; val_offset:1518*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1518*FLEN/8, x4, x1, x2)

inst_760:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x16e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x796e; op2val:0xf96e; 
   valaddr_reg:x3; val_offset:1520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1520*FLEN/8, x4, x1, x2)

inst_761:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x16e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x796e; op2val:0xf96e; 
   valaddr_reg:x3; val_offset:1522*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1522*FLEN/8, x4, x1, x2)

inst_762:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x16e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x796e; op2val:0xf96e; 
   valaddr_reg:x3; val_offset:1524*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1524*FLEN/8, x4, x1, x2)

inst_763:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x16e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x796e; op2val:0xf96e; 
   valaddr_reg:x3; val_offset:1526*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1526*FLEN/8, x4, x1, x2)

inst_764:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x16e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x796e; op2val:0xf96e; 
   valaddr_reg:x3; val_offset:1528*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1528*FLEN/8, x4, x1, x2)

inst_765:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e3 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1e3 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75e3; op2val:0xf5e3; 
   valaddr_reg:x3; val_offset:1530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1530*FLEN/8, x4, x1, x2)

inst_766:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e3 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1e3 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75e3; op2val:0xf5e3; 
   valaddr_reg:x3; val_offset:1532*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1532*FLEN/8, x4, x1, x2)

inst_767:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e3 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1e3 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75e3; op2val:0xf5e3; 
   valaddr_reg:x3; val_offset:1534*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1534*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_7)

inst_768:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e3 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1e3 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75e3; op2val:0xf5e3; 
   valaddr_reg:x3; val_offset:1536*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1536*FLEN/8, x4, x1, x2)

inst_769:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1e3 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1e3 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x75e3; op2val:0xf5e3; 
   valaddr_reg:x3; val_offset:1538*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1538*FLEN/8, x4, x1, x2)

inst_770:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x02c and fs2 == 1 and fe2 == 0x1d and fm2 == 0x02c and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x742c; op2val:0xf42c; 
   valaddr_reg:x3; val_offset:1540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1540*FLEN/8, x4, x1, x2)

inst_771:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x02c and fs2 == 1 and fe2 == 0x1d and fm2 == 0x02c and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x742c; op2val:0xf42c; 
   valaddr_reg:x3; val_offset:1542*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1542*FLEN/8, x4, x1, x2)

inst_772:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x02c and fs2 == 1 and fe2 == 0x1d and fm2 == 0x02c and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x742c; op2val:0xf42c; 
   valaddr_reg:x3; val_offset:1544*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1544*FLEN/8, x4, x1, x2)

inst_773:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x02c and fs2 == 1 and fe2 == 0x1d and fm2 == 0x02c and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x742c; op2val:0xf42c; 
   valaddr_reg:x3; val_offset:1546*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1546*FLEN/8, x4, x1, x2)

inst_774:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x02c and fs2 == 1 and fe2 == 0x1d and fm2 == 0x02c and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x742c; op2val:0xf42c; 
   valaddr_reg:x3; val_offset:1548*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1548*FLEN/8, x4, x1, x2)

inst_775:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2e5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2e5 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76e5; op2val:0xf6e5; 
   valaddr_reg:x3; val_offset:1550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1550*FLEN/8, x4, x1, x2)

inst_776:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2e5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2e5 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76e5; op2val:0xf6e5; 
   valaddr_reg:x3; val_offset:1552*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1552*FLEN/8, x4, x1, x2)

inst_777:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2e5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2e5 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76e5; op2val:0xf6e5; 
   valaddr_reg:x3; val_offset:1554*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1554*FLEN/8, x4, x1, x2)

inst_778:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2e5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2e5 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76e5; op2val:0xf6e5; 
   valaddr_reg:x3; val_offset:1556*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1556*FLEN/8, x4, x1, x2)

inst_779:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2e5 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x2e5 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x76e5; op2val:0xf6e5; 
   valaddr_reg:x3; val_offset:1558*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1558*FLEN/8, x4, x1, x2)

inst_780:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x015 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x015 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c15; op2val:0xec15; 
   valaddr_reg:x3; val_offset:1560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1560*FLEN/8, x4, x1, x2)

inst_781:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x015 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x015 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c15; op2val:0xec15; 
   valaddr_reg:x3; val_offset:1562*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1562*FLEN/8, x4, x1, x2)

inst_782:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x015 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x015 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c15; op2val:0xec15; 
   valaddr_reg:x3; val_offset:1564*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1564*FLEN/8, x4, x1, x2)

inst_783:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x015 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x015 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c15; op2val:0xec15; 
   valaddr_reg:x3; val_offset:1566*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1566*FLEN/8, x4, x1, x2)

inst_784:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x015 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x015 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c15; op2val:0xec15; 
   valaddr_reg:x3; val_offset:1568*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1568*FLEN/8, x4, x1, x2)

inst_785:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x19d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x799d; op2val:0xf99d; 
   valaddr_reg:x3; val_offset:1570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1570*FLEN/8, x4, x1, x2)

inst_786:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x19d and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x799d; op2val:0xf99d; 
   valaddr_reg:x3; val_offset:1572*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1572*FLEN/8, x4, x1, x2)

inst_787:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x19d and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x799d; op2val:0xf99d; 
   valaddr_reg:x3; val_offset:1574*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1574*FLEN/8, x4, x1, x2)

inst_788:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x19d and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x799d; op2val:0xf99d; 
   valaddr_reg:x3; val_offset:1576*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1576*FLEN/8, x4, x1, x2)

inst_789:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x19d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x19d and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x799d; op2val:0xf99d; 
   valaddr_reg:x3; val_offset:1578*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1578*FLEN/8, x4, x1, x2)

inst_790:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x338 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x338 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7738; op2val:0xf738; 
   valaddr_reg:x3; val_offset:1580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1580*FLEN/8, x4, x1, x2)

inst_791:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x338 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x338 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7738; op2val:0xf738; 
   valaddr_reg:x3; val_offset:1582*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1582*FLEN/8, x4, x1, x2)

inst_792:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x338 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x338 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7738; op2val:0xf738; 
   valaddr_reg:x3; val_offset:1584*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1584*FLEN/8, x4, x1, x2)

inst_793:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x338 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x338 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7738; op2val:0xf738; 
   valaddr_reg:x3; val_offset:1586*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1586*FLEN/8, x4, x1, x2)

inst_794:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x338 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x338 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7738; op2val:0xf738; 
   valaddr_reg:x3; val_offset:1588*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1588*FLEN/8, x4, x1, x2)

inst_795:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x39b and fs2 == 1 and fe2 == 0x1b and fm2 == 0x39b and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6f9b; op2val:0xef9b; 
   valaddr_reg:x3; val_offset:1590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1590*FLEN/8, x4, x1, x2)

inst_796:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x39b and fs2 == 1 and fe2 == 0x1b and fm2 == 0x39b and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6f9b; op2val:0xef9b; 
   valaddr_reg:x3; val_offset:1592*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1592*FLEN/8, x4, x1, x2)

inst_797:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x39b and fs2 == 1 and fe2 == 0x1b and fm2 == 0x39b and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6f9b; op2val:0xef9b; 
   valaddr_reg:x3; val_offset:1594*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1594*FLEN/8, x4, x1, x2)

inst_798:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x39b and fs2 == 1 and fe2 == 0x1b and fm2 == 0x39b and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6f9b; op2val:0xef9b; 
   valaddr_reg:x3; val_offset:1596*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1596*FLEN/8, x4, x1, x2)

inst_799:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x39b and fs2 == 1 and fe2 == 0x1b and fm2 == 0x39b and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6f9b; op2val:0xef9b; 
   valaddr_reg:x3; val_offset:1598*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1598*FLEN/8, x4, x1, x2)

inst_800:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x2a0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x72a0; op2val:0xf2a0; 
   valaddr_reg:x3; val_offset:1600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1600*FLEN/8, x4, x1, x2)

inst_801:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x2a0 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x72a0; op2val:0xf2a0; 
   valaddr_reg:x3; val_offset:1602*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1602*FLEN/8, x4, x1, x2)

inst_802:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x2a0 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x72a0; op2val:0xf2a0; 
   valaddr_reg:x3; val_offset:1604*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1604*FLEN/8, x4, x1, x2)

inst_803:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x2a0 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x72a0; op2val:0xf2a0; 
   valaddr_reg:x3; val_offset:1606*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1606*FLEN/8, x4, x1, x2)

inst_804:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x2a0 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x72a0; op2val:0xf2a0; 
   valaddr_reg:x3; val_offset:1608*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1608*FLEN/8, x4, x1, x2)

inst_805:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x394 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b94; op2val:0xfb94; 
   valaddr_reg:x3; val_offset:1610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1610*FLEN/8, x4, x1, x2)

inst_806:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x394 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b94; op2val:0xfb94; 
   valaddr_reg:x3; val_offset:1612*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1612*FLEN/8, x4, x1, x2)

inst_807:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x394 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b94; op2val:0xfb94; 
   valaddr_reg:x3; val_offset:1614*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1614*FLEN/8, x4, x1, x2)

inst_808:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x394 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b94; op2val:0xfb94; 
   valaddr_reg:x3; val_offset:1616*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1616*FLEN/8, x4, x1, x2)

inst_809:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x394 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b94; op2val:0xfb94; 
   valaddr_reg:x3; val_offset:1618*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1618*FLEN/8, x4, x1, x2)

inst_810:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0a6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70ae; op2val:0xf0a6; 
   valaddr_reg:x3; val_offset:1620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1620*FLEN/8, x4, x1, x2)

inst_811:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0a6 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70ae; op2val:0xf0a6; 
   valaddr_reg:x3; val_offset:1622*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1622*FLEN/8, x4, x1, x2)

inst_812:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0a6 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70ae; op2val:0xf0a6; 
   valaddr_reg:x3; val_offset:1624*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1624*FLEN/8, x4, x1, x2)

inst_813:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0a6 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70ae; op2val:0xf0a6; 
   valaddr_reg:x3; val_offset:1626*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1626*FLEN/8, x4, x1, x2)

inst_814:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ae and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0a6 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70ae; op2val:0xf0a6; 
   valaddr_reg:x3; val_offset:1628*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1628*FLEN/8, x4, x1, x2)

inst_815:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x20b and fs2 == 1 and fe2 == 0x1d and fm2 == 0x207 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x760b; op2val:0xf607; 
   valaddr_reg:x3; val_offset:1630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1630*FLEN/8, x4, x1, x2)

inst_816:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x20b and fs2 == 1 and fe2 == 0x1d and fm2 == 0x207 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x760b; op2val:0xf607; 
   valaddr_reg:x3; val_offset:1632*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1632*FLEN/8, x4, x1, x2)

inst_817:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x20b and fs2 == 1 and fe2 == 0x1d and fm2 == 0x207 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x760b; op2val:0xf607; 
   valaddr_reg:x3; val_offset:1634*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1634*FLEN/8, x4, x1, x2)

inst_818:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x20b and fs2 == 1 and fe2 == 0x1d and fm2 == 0x207 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x760b; op2val:0xf607; 
   valaddr_reg:x3; val_offset:1636*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1636*FLEN/8, x4, x1, x2)

inst_819:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x20b and fs2 == 1 and fe2 == 0x1d and fm2 == 0x207 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x760b; op2val:0xf607; 
   valaddr_reg:x3; val_offset:1638*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1638*FLEN/8, x4, x1, x2)

inst_820:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0cf and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70d7; op2val:0xf0cf; 
   valaddr_reg:x3; val_offset:1640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1640*FLEN/8, x4, x1, x2)

inst_821:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0cf and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70d7; op2val:0xf0cf; 
   valaddr_reg:x3; val_offset:1642*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1642*FLEN/8, x4, x1, x2)

inst_822:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0cf and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70d7; op2val:0xf0cf; 
   valaddr_reg:x3; val_offset:1644*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1644*FLEN/8, x4, x1, x2)

inst_823:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0cf and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70d7; op2val:0xf0cf; 
   valaddr_reg:x3; val_offset:1646*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1646*FLEN/8, x4, x1, x2)

inst_824:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0cf and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70d7; op2val:0xf0cf; 
   valaddr_reg:x3; val_offset:1648*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1648*FLEN/8, x4, x1, x2)

inst_825:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3da and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bdc; op2val:0xfbda; 
   valaddr_reg:x3; val_offset:1650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1650*FLEN/8, x4, x1, x2)

inst_826:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3da and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bdc; op2val:0xfbda; 
   valaddr_reg:x3; val_offset:1652*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1652*FLEN/8, x4, x1, x2)

inst_827:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3da and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bdc; op2val:0xfbda; 
   valaddr_reg:x3; val_offset:1654*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1654*FLEN/8, x4, x1, x2)

inst_828:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3da and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bdc; op2val:0xfbda; 
   valaddr_reg:x3; val_offset:1656*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1656*FLEN/8, x4, x1, x2)

inst_829:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3da and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bdc; op2val:0xfbda; 
   valaddr_reg:x3; val_offset:1658*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1658*FLEN/8, x4, x1, x2)

inst_830:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x27d and fs2 == 1 and fe2 == 0x1d and fm2 == 0x279 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x767d; op2val:0xf679; 
   valaddr_reg:x3; val_offset:1660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1660*FLEN/8, x4, x1, x2)

inst_831:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x27d and fs2 == 1 and fe2 == 0x1d and fm2 == 0x279 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x767d; op2val:0xf679; 
   valaddr_reg:x3; val_offset:1662*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1662*FLEN/8, x4, x1, x2)

inst_832:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x27d and fs2 == 1 and fe2 == 0x1d and fm2 == 0x279 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x767d; op2val:0xf679; 
   valaddr_reg:x3; val_offset:1664*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1664*FLEN/8, x4, x1, x2)

inst_833:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x27d and fs2 == 1 and fe2 == 0x1d and fm2 == 0x279 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x767d; op2val:0xf679; 
   valaddr_reg:x3; val_offset:1666*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1666*FLEN/8, x4, x1, x2)

inst_834:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x27d and fs2 == 1 and fe2 == 0x1d and fm2 == 0x279 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x767d; op2val:0xf679; 
   valaddr_reg:x3; val_offset:1668*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1668*FLEN/8, x4, x1, x2)

inst_835:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x304 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x302 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b04; op2val:0xfb02; 
   valaddr_reg:x3; val_offset:1670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1670*FLEN/8, x4, x1, x2)

inst_836:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x304 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x302 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b04; op2val:0xfb02; 
   valaddr_reg:x3; val_offset:1672*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1672*FLEN/8, x4, x1, x2)

inst_837:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x304 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x302 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b04; op2val:0xfb02; 
   valaddr_reg:x3; val_offset:1674*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1674*FLEN/8, x4, x1, x2)

inst_838:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x304 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x302 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b04; op2val:0xfb02; 
   valaddr_reg:x3; val_offset:1676*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1676*FLEN/8, x4, x1, x2)

inst_839:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x304 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x302 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b04; op2val:0xfb02; 
   valaddr_reg:x3; val_offset:1678*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1678*FLEN/8, x4, x1, x2)

inst_840:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x355 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x353 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b55; op2val:0xfb53; 
   valaddr_reg:x3; val_offset:1680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1680*FLEN/8, x4, x1, x2)

inst_841:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x355 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x353 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b55; op2val:0xfb53; 
   valaddr_reg:x3; val_offset:1682*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1682*FLEN/8, x4, x1, x2)

inst_842:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x355 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x353 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b55; op2val:0xfb53; 
   valaddr_reg:x3; val_offset:1684*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1684*FLEN/8, x4, x1, x2)

inst_843:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x355 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x353 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b55; op2val:0xfb53; 
   valaddr_reg:x3; val_offset:1686*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1686*FLEN/8, x4, x1, x2)

inst_844:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x355 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x353 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b55; op2val:0xfb53; 
   valaddr_reg:x3; val_offset:1688*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1688*FLEN/8, x4, x1, x2)

inst_845:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77f8; op2val:0xf7fc; 
   valaddr_reg:x3; val_offset:1690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1690*FLEN/8, x4, x1, x2)

inst_846:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3fc and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77f8; op2val:0xf7fc; 
   valaddr_reg:x3; val_offset:1692*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1692*FLEN/8, x4, x1, x2)

inst_847:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3fc and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77f8; op2val:0xf7fc; 
   valaddr_reg:x3; val_offset:1694*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1694*FLEN/8, x4, x1, x2)

inst_848:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3fc and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77f8; op2val:0xf7fc; 
   valaddr_reg:x3; val_offset:1696*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1696*FLEN/8, x4, x1, x2)

inst_849:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3fc and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77f8; op2val:0xf7fc; 
   valaddr_reg:x3; val_offset:1698*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1698*FLEN/8, x4, x1, x2)

inst_850:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x15d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x795b; op2val:0xf95d; 
   valaddr_reg:x3; val_offset:1700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1700*FLEN/8, x4, x1, x2)

inst_851:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x15d and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x795b; op2val:0xf95d; 
   valaddr_reg:x3; val_offset:1702*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1702*FLEN/8, x4, x1, x2)

inst_852:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x15d and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x795b; op2val:0xf95d; 
   valaddr_reg:x3; val_offset:1704*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1704*FLEN/8, x4, x1, x2)

inst_853:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x15d and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x795b; op2val:0xf95d; 
   valaddr_reg:x3; val_offset:1706*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1706*FLEN/8, x4, x1, x2)

inst_854:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 1 and fe2 == 0x1e and fm2 == 0x15d and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x795b; op2val:0xf95d; 
   valaddr_reg:x3; val_offset:1708*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1708*FLEN/8, x4, x1, x2)

inst_855:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e2 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e0; op2val:0xf8e2; 
   valaddr_reg:x3; val_offset:1710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1710*FLEN/8, x4, x1, x2)

inst_856:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e2 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e0; op2val:0xf8e2; 
   valaddr_reg:x3; val_offset:1712*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1712*FLEN/8, x4, x1, x2)

inst_857:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e2 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e0; op2val:0xf8e2; 
   valaddr_reg:x3; val_offset:1714*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1714*FLEN/8, x4, x1, x2)

inst_858:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e2 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e0; op2val:0xf8e2; 
   valaddr_reg:x3; val_offset:1716*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1716*FLEN/8, x4, x1, x2)

inst_859:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e2 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e0; op2val:0xf8e2; 
   valaddr_reg:x3; val_offset:1718*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1718*FLEN/8, x4, x1, x2)

inst_860:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x174 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7570; op2val:0xf574; 
   valaddr_reg:x3; val_offset:1720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1720*FLEN/8, x4, x1, x2)

inst_861:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x174 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7570; op2val:0xf574; 
   valaddr_reg:x3; val_offset:1722*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1722*FLEN/8, x4, x1, x2)

inst_862:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x174 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7570; op2val:0xf574; 
   valaddr_reg:x3; val_offset:1724*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1724*FLEN/8, x4, x1, x2)

inst_863:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x174 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7570; op2val:0xf574; 
   valaddr_reg:x3; val_offset:1726*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1726*FLEN/8, x4, x1, x2)

inst_864:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x174 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7570; op2val:0xf574; 
   valaddr_reg:x3; val_offset:1728*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1728*FLEN/8, x4, x1, x2)

inst_865:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x330 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x332 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b30; op2val:0xfb32; 
   valaddr_reg:x3; val_offset:1730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1730*FLEN/8, x4, x1, x2)

inst_866:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x330 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x332 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b30; op2val:0xfb32; 
   valaddr_reg:x3; val_offset:1732*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1732*FLEN/8, x4, x1, x2)

inst_867:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x330 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x332 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b30; op2val:0xfb32; 
   valaddr_reg:x3; val_offset:1734*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1734*FLEN/8, x4, x1, x2)

inst_868:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x330 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x332 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b30; op2val:0xfb32; 
   valaddr_reg:x3; val_offset:1736*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1736*FLEN/8, x4, x1, x2)

inst_869:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x330 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x332 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b30; op2val:0xfb32; 
   valaddr_reg:x3; val_offset:1738*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1738*FLEN/8, x4, x1, x2)

inst_870:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x08a and fs2 == 1 and fe2 == 0x1a and fm2 == 0x0aa and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x688a; op2val:0xe8aa; 
   valaddr_reg:x3; val_offset:1740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1740*FLEN/8, x4, x1, x2)

inst_871:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x08a and fs2 == 1 and fe2 == 0x1a and fm2 == 0x0aa and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x688a; op2val:0xe8aa; 
   valaddr_reg:x3; val_offset:1742*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1742*FLEN/8, x4, x1, x2)

inst_872:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x08a and fs2 == 1 and fe2 == 0x1a and fm2 == 0x0aa and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x688a; op2val:0xe8aa; 
   valaddr_reg:x3; val_offset:1744*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1744*FLEN/8, x4, x1, x2)

inst_873:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x08a and fs2 == 1 and fe2 == 0x1a and fm2 == 0x0aa and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x688a; op2val:0xe8aa; 
   valaddr_reg:x3; val_offset:1746*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1746*FLEN/8, x4, x1, x2)

inst_874:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x08a and fs2 == 1 and fe2 == 0x1a and fm2 == 0x0aa and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x688a; op2val:0xe8aa; 
   valaddr_reg:x3; val_offset:1748*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1748*FLEN/8, x4, x1, x2)

inst_875:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x01b and fs2 == 1 and fe2 == 0x1d and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x741b; op2val:0xf41f; 
   valaddr_reg:x3; val_offset:1750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1750*FLEN/8, x4, x1, x2)

inst_876:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x01b and fs2 == 1 and fe2 == 0x1d and fm2 == 0x01f and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x741b; op2val:0xf41f; 
   valaddr_reg:x3; val_offset:1752*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1752*FLEN/8, x4, x1, x2)

inst_877:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x01b and fs2 == 1 and fe2 == 0x1d and fm2 == 0x01f and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x741b; op2val:0xf41f; 
   valaddr_reg:x3; val_offset:1754*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1754*FLEN/8, x4, x1, x2)

inst_878:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x01b and fs2 == 1 and fe2 == 0x1d and fm2 == 0x01f and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x741b; op2val:0xf41f; 
   valaddr_reg:x3; val_offset:1756*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1756*FLEN/8, x4, x1, x2)

inst_879:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x01b and fs2 == 1 and fe2 == 0x1d and fm2 == 0x01f and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x741b; op2val:0xf41f; 
   valaddr_reg:x3; val_offset:1758*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1758*FLEN/8, x4, x1, x2)

inst_880:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2be and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7abc; op2val:0xfabe; 
   valaddr_reg:x3; val_offset:1760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1760*FLEN/8, x4, x1, x2)

inst_881:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2be and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7abc; op2val:0xfabe; 
   valaddr_reg:x3; val_offset:1762*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1762*FLEN/8, x4, x1, x2)

inst_882:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2be and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7abc; op2val:0xfabe; 
   valaddr_reg:x3; val_offset:1764*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1764*FLEN/8, x4, x1, x2)

inst_883:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2be and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7abc; op2val:0xfabe; 
   valaddr_reg:x3; val_offset:1766*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1766*FLEN/8, x4, x1, x2)

inst_884:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2be and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7abc; op2val:0xfabe; 
   valaddr_reg:x3; val_offset:1768*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1768*FLEN/8, x4, x1, x2)

inst_885:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79be; op2val:0xf9c0; 
   valaddr_reg:x3; val_offset:1770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1770*FLEN/8, x4, x1, x2)

inst_886:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1c0 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79be; op2val:0xf9c0; 
   valaddr_reg:x3; val_offset:1772*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1772*FLEN/8, x4, x1, x2)

inst_887:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1c0 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79be; op2val:0xf9c0; 
   valaddr_reg:x3; val_offset:1774*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1774*FLEN/8, x4, x1, x2)

inst_888:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1c0 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79be; op2val:0xf9c0; 
   valaddr_reg:x3; val_offset:1776*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1776*FLEN/8, x4, x1, x2)

inst_889:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1c0 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x79be; op2val:0xf9c0; 
   valaddr_reg:x3; val_offset:1778*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1778*FLEN/8, x4, x1, x2)

inst_890:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x03e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x04e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c3e; op2val:0xec4e; 
   valaddr_reg:x3; val_offset:1780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1780*FLEN/8, x4, x1, x2)

inst_891:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x03e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x04e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c3e; op2val:0xec4e; 
   valaddr_reg:x3; val_offset:1782*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1782*FLEN/8, x4, x1, x2)

inst_892:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x03e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x04e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c3e; op2val:0xec4e; 
   valaddr_reg:x3; val_offset:1784*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1784*FLEN/8, x4, x1, x2)

inst_893:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x03e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x04e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c3e; op2val:0xec4e; 
   valaddr_reg:x3; val_offset:1786*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1786*FLEN/8, x4, x1, x2)

inst_894:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x03e and fs2 == 1 and fe2 == 0x1b and fm2 == 0x04e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c3e; op2val:0xec4e; 
   valaddr_reg:x3; val_offset:1788*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1788*FLEN/8, x4, x1, x2)

inst_895:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2f4 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7af2; op2val:0xfaf4; 
   valaddr_reg:x3; val_offset:1790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1790*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_8)

inst_896:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2f4 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7af2; op2val:0xfaf4; 
   valaddr_reg:x3; val_offset:1792*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1792*FLEN/8, x4, x1, x2)

inst_897:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2f4 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7af2; op2val:0xfaf4; 
   valaddr_reg:x3; val_offset:1794*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1794*FLEN/8, x4, x1, x2)

inst_898:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2f4 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7af2; op2val:0xfaf4; 
   valaddr_reg:x3; val_offset:1796*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1796*FLEN/8, x4, x1, x2)

inst_899:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2f4 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7af2; op2val:0xfaf4; 
   valaddr_reg:x3; val_offset:1798*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1798*FLEN/8, x4, x1, x2)

inst_900:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x333 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x33b and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7333; op2val:0xf33b; 
   valaddr_reg:x3; val_offset:1800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1800*FLEN/8, x4, x1, x2)

inst_901:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x333 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x33b and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7333; op2val:0xf33b; 
   valaddr_reg:x3; val_offset:1802*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1802*FLEN/8, x4, x1, x2)

inst_902:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x333 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x33b and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7333; op2val:0xf33b; 
   valaddr_reg:x3; val_offset:1804*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1804*FLEN/8, x4, x1, x2)

inst_903:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x333 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x33b and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7333; op2val:0xf33b; 
   valaddr_reg:x3; val_offset:1806*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1806*FLEN/8, x4, x1, x2)

inst_904:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x333 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x33b and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7333; op2val:0xf33b; 
   valaddr_reg:x3; val_offset:1808*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1808*FLEN/8, x4, x1, x2)

inst_905:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x3d4 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x02a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x63d4; op2val:0xe42a; 
   valaddr_reg:x3; val_offset:1810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1810*FLEN/8, x4, x1, x2)

inst_906:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x3d4 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x02a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x63d4; op2val:0xe42a; 
   valaddr_reg:x3; val_offset:1812*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1812*FLEN/8, x4, x1, x2)

inst_907:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x3d4 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x02a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x63d4; op2val:0xe42a; 
   valaddr_reg:x3; val_offset:1814*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1814*FLEN/8, x4, x1, x2)

inst_908:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x3d4 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x02a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x63d4; op2val:0xe42a; 
   valaddr_reg:x3; val_offset:1816*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1816*FLEN/8, x4, x1, x2)

inst_909:// fs1 == 0 and fe1 == 0x18 and fm1 == 0x3d4 and fs2 == 1 and fe2 == 0x19 and fm2 == 0x02a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x63d4; op2val:0xe42a; 
   valaddr_reg:x3; val_offset:1818*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1818*FLEN/8, x4, x1, x2)

inst_910:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x149 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x14d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7549; op2val:0xf54d; 
   valaddr_reg:x3; val_offset:1820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1820*FLEN/8, x4, x1, x2)

inst_911:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x149 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x14d and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7549; op2val:0xf54d; 
   valaddr_reg:x3; val_offset:1822*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1822*FLEN/8, x4, x1, x2)

inst_912:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x149 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x14d and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7549; op2val:0xf54d; 
   valaddr_reg:x3; val_offset:1824*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1824*FLEN/8, x4, x1, x2)

inst_913:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x149 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x14d and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7549; op2val:0xf54d; 
   valaddr_reg:x3; val_offset:1826*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1826*FLEN/8, x4, x1, x2)

inst_914:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x149 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x14d and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7549; op2val:0xf54d; 
   valaddr_reg:x3; val_offset:1828*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1828*FLEN/8, x4, x1, x2)

inst_915:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0c2 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0ba and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70c2; op2val:0xf0ba; 
   valaddr_reg:x3; val_offset:1830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1830*FLEN/8, x4, x1, x2)

inst_916:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0c2 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0ba and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70c2; op2val:0xf0ba; 
   valaddr_reg:x3; val_offset:1832*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1832*FLEN/8, x4, x1, x2)

inst_917:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0c2 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0ba and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70c2; op2val:0xf0ba; 
   valaddr_reg:x3; val_offset:1834*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1834*FLEN/8, x4, x1, x2)

inst_918:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0c2 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0ba and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70c2; op2val:0xf0ba; 
   valaddr_reg:x3; val_offset:1836*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1836*FLEN/8, x4, x1, x2)

inst_919:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0c2 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0ba and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70c2; op2val:0xf0ba; 
   valaddr_reg:x3; val_offset:1838*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1838*FLEN/8, x4, x1, x2)

inst_920:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3bc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bbe; op2val:0xfbbc; 
   valaddr_reg:x3; val_offset:1840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1840*FLEN/8, x4, x1, x2)

inst_921:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3bc and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bbe; op2val:0xfbbc; 
   valaddr_reg:x3; val_offset:1842*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1842*FLEN/8, x4, x1, x2)

inst_922:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3bc and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bbe; op2val:0xfbbc; 
   valaddr_reg:x3; val_offset:1844*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1844*FLEN/8, x4, x1, x2)

inst_923:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3bc and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bbe; op2val:0xfbbc; 
   valaddr_reg:x3; val_offset:1846*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1846*FLEN/8, x4, x1, x2)

inst_924:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3be and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3bc and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bbe; op2val:0xfbbc; 
   valaddr_reg:x3; val_offset:1848*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1848*FLEN/8, x4, x1, x2)

inst_925:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x334 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x332 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b34; op2val:0xfb32; 
   valaddr_reg:x3; val_offset:1850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1850*FLEN/8, x4, x1, x2)

inst_926:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x334 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x332 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b34; op2val:0xfb32; 
   valaddr_reg:x3; val_offset:1852*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1852*FLEN/8, x4, x1, x2)

inst_927:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x334 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x332 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b34; op2val:0xfb32; 
   valaddr_reg:x3; val_offset:1854*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1854*FLEN/8, x4, x1, x2)

inst_928:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x334 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x332 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b34; op2val:0xfb32; 
   valaddr_reg:x3; val_offset:1856*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1856*FLEN/8, x4, x1, x2)

inst_929:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x334 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x332 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b34; op2val:0xfb32; 
   valaddr_reg:x3; val_offset:1858*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1858*FLEN/8, x4, x1, x2)

inst_930:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x096 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x094 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7896; op2val:0xf894; 
   valaddr_reg:x3; val_offset:1860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1860*FLEN/8, x4, x1, x2)

inst_931:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x096 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x094 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7896; op2val:0xf894; 
   valaddr_reg:x3; val_offset:1862*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1862*FLEN/8, x4, x1, x2)

inst_932:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x096 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x094 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7896; op2val:0xf894; 
   valaddr_reg:x3; val_offset:1864*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1864*FLEN/8, x4, x1, x2)

inst_933:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x096 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x094 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7896; op2val:0xf894; 
   valaddr_reg:x3; val_offset:1866*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1866*FLEN/8, x4, x1, x2)

inst_934:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x096 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x094 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7896; op2val:0xf894; 
   valaddr_reg:x3; val_offset:1868*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1868*FLEN/8, x4, x1, x2)

inst_935:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x26e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a70; op2val:0xfa6e; 
   valaddr_reg:x3; val_offset:1870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1870*FLEN/8, x4, x1, x2)

inst_936:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x26e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a70; op2val:0xfa6e; 
   valaddr_reg:x3; val_offset:1872*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1872*FLEN/8, x4, x1, x2)

inst_937:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x26e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a70; op2val:0xfa6e; 
   valaddr_reg:x3; val_offset:1874*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1874*FLEN/8, x4, x1, x2)

inst_938:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x26e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a70; op2val:0xfa6e; 
   valaddr_reg:x3; val_offset:1876*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1876*FLEN/8, x4, x1, x2)

inst_939:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x26e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a70; op2val:0xfa6e; 
   valaddr_reg:x3; val_offset:1878*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1878*FLEN/8, x4, x1, x2)

inst_940:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3eb and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3e9 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7beb; op2val:0xfbe9; 
   valaddr_reg:x3; val_offset:1880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1880*FLEN/8, x4, x1, x2)

inst_941:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3eb and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3e9 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7beb; op2val:0xfbe9; 
   valaddr_reg:x3; val_offset:1882*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1882*FLEN/8, x4, x1, x2)

inst_942:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3eb and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3e9 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7beb; op2val:0xfbe9; 
   valaddr_reg:x3; val_offset:1884*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1884*FLEN/8, x4, x1, x2)

inst_943:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3eb and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3e9 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7beb; op2val:0xfbe9; 
   valaddr_reg:x3; val_offset:1886*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1886*FLEN/8, x4, x1, x2)

inst_944:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3eb and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3e9 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7beb; op2val:0xfbe9; 
   valaddr_reg:x3; val_offset:1888*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1888*FLEN/8, x4, x1, x2)

inst_945:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x33c and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b3e; op2val:0xfb3c; 
   valaddr_reg:x3; val_offset:1890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1890*FLEN/8, x4, x1, x2)

inst_946:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x33c and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b3e; op2val:0xfb3c; 
   valaddr_reg:x3; val_offset:1892*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1892*FLEN/8, x4, x1, x2)

inst_947:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x33c and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b3e; op2val:0xfb3c; 
   valaddr_reg:x3; val_offset:1894*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1894*FLEN/8, x4, x1, x2)

inst_948:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x33c and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b3e; op2val:0xfb3c; 
   valaddr_reg:x3; val_offset:1896*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1896*FLEN/8, x4, x1, x2)

inst_949:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x33c and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b3e; op2val:0xfb3c; 
   valaddr_reg:x3; val_offset:1898*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1898*FLEN/8, x4, x1, x2)

inst_950:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x048 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x048 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7848; op2val:0xf848; 
   valaddr_reg:x3; val_offset:1900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1900*FLEN/8, x4, x1, x2)

inst_951:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x048 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x048 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7848; op2val:0xf848; 
   valaddr_reg:x3; val_offset:1902*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1902*FLEN/8, x4, x1, x2)

inst_952:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x048 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x048 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7848; op2val:0xf848; 
   valaddr_reg:x3; val_offset:1904*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1904*FLEN/8, x4, x1, x2)

inst_953:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x048 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x048 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7848; op2val:0xf848; 
   valaddr_reg:x3; val_offset:1906*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1906*FLEN/8, x4, x1, x2)

inst_954:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x048 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x048 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7848; op2val:0xf848; 
   valaddr_reg:x3; val_offset:1908*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1908*FLEN/8, x4, x1, x2)

inst_955:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x29a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a9a; op2val:0xfa9a; 
   valaddr_reg:x3; val_offset:1910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1910*FLEN/8, x4, x1, x2)

inst_956:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x29a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a9a; op2val:0xfa9a; 
   valaddr_reg:x3; val_offset:1912*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1912*FLEN/8, x4, x1, x2)

inst_957:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x29a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a9a; op2val:0xfa9a; 
   valaddr_reg:x3; val_offset:1914*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1914*FLEN/8, x4, x1, x2)

inst_958:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x29a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a9a; op2val:0xfa9a; 
   valaddr_reg:x3; val_offset:1916*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1916*FLEN/8, x4, x1, x2)

inst_959:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x29a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a9a; op2val:0xfa9a; 
   valaddr_reg:x3; val_offset:1918*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1918*FLEN/8, x4, x1, x2)

inst_960:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x253 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x253 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a53; op2val:0xfa53; 
   valaddr_reg:x3; val_offset:1920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1920*FLEN/8, x4, x1, x2)

inst_961:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x253 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x253 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a53; op2val:0xfa53; 
   valaddr_reg:x3; val_offset:1922*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1922*FLEN/8, x4, x1, x2)

inst_962:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x253 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x253 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a53; op2val:0xfa53; 
   valaddr_reg:x3; val_offset:1924*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1924*FLEN/8, x4, x1, x2)

inst_963:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x253 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x253 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a53; op2val:0xfa53; 
   valaddr_reg:x3; val_offset:1926*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1926*FLEN/8, x4, x1, x2)

inst_964:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x253 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x253 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a53; op2val:0xfa53; 
   valaddr_reg:x3; val_offset:1928*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1928*FLEN/8, x4, x1, x2)

inst_965:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0b0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78b0; op2val:0xf8b0; 
   valaddr_reg:x3; val_offset:1930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1930*FLEN/8, x4, x1, x2)

inst_966:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0b0 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78b0; op2val:0xf8b0; 
   valaddr_reg:x3; val_offset:1932*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1932*FLEN/8, x4, x1, x2)

inst_967:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0b0 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78b0; op2val:0xf8b0; 
   valaddr_reg:x3; val_offset:1934*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1934*FLEN/8, x4, x1, x2)

inst_968:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0b0 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78b0; op2val:0xf8b0; 
   valaddr_reg:x3; val_offset:1936*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1936*FLEN/8, x4, x1, x2)

inst_969:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0b0 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78b0; op2val:0xf8b0; 
   valaddr_reg:x3; val_offset:1938*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1938*FLEN/8, x4, x1, x2)

inst_970:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x261 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x261 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a61; op2val:0xfa61; 
   valaddr_reg:x3; val_offset:1940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1940*FLEN/8, x4, x1, x2)

inst_971:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x261 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x261 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a61; op2val:0xfa61; 
   valaddr_reg:x3; val_offset:1942*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1942*FLEN/8, x4, x1, x2)

inst_972:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x261 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x261 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a61; op2val:0xfa61; 
   valaddr_reg:x3; val_offset:1944*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1944*FLEN/8, x4, x1, x2)

inst_973:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x261 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x261 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a61; op2val:0xfa61; 
   valaddr_reg:x3; val_offset:1946*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1946*FLEN/8, x4, x1, x2)

inst_974:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x261 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x261 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a61; op2val:0xfa61; 
   valaddr_reg:x3; val_offset:1948*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1948*FLEN/8, x4, x1, x2)

inst_975:// fs1 == 0 and fe1 == 0x13 and fm1 == 0x031 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x02f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x4c31; op2val:0xcc2f; 
   valaddr_reg:x3; val_offset:1950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1950*FLEN/8, x4, x1, x2)

inst_976:// fs1 == 0 and fe1 == 0x13 and fm1 == 0x031 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x02f and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x4c31; op2val:0xcc2f; 
   valaddr_reg:x3; val_offset:1952*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1952*FLEN/8, x4, x1, x2)

inst_977:// fs1 == 0 and fe1 == 0x13 and fm1 == 0x031 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x02f and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x4c31; op2val:0xcc2f; 
   valaddr_reg:x3; val_offset:1954*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1954*FLEN/8, x4, x1, x2)

inst_978:// fs1 == 0 and fe1 == 0x13 and fm1 == 0x031 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x02f and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x4c31; op2val:0xcc2f; 
   valaddr_reg:x3; val_offset:1956*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1956*FLEN/8, x4, x1, x2)

inst_979:// fs1 == 0 and fe1 == 0x13 and fm1 == 0x031 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x02f and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x4c31; op2val:0xcc2f; 
   valaddr_reg:x3; val_offset:1958*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1958*FLEN/8, x4, x1, x2)

inst_980:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x00d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x780d; op2val:0xf80d; 
   valaddr_reg:x3; val_offset:1960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1960*FLEN/8, x4, x1, x2)

inst_981:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x00d and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x780d; op2val:0xf80d; 
   valaddr_reg:x3; val_offset:1962*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1962*FLEN/8, x4, x1, x2)

inst_982:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x00d and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x780d; op2val:0xf80d; 
   valaddr_reg:x3; val_offset:1964*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1964*FLEN/8, x4, x1, x2)

inst_983:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x00d and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x780d; op2val:0xf80d; 
   valaddr_reg:x3; val_offset:1966*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1966*FLEN/8, x4, x1, x2)

inst_984:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x00d and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x780d; op2val:0xf80d; 
   valaddr_reg:x3; val_offset:1968*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1968*FLEN/8, x4, x1, x2)

inst_985:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x032 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x032 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c32; op2val:0xec32; 
   valaddr_reg:x3; val_offset:1970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1970*FLEN/8, x4, x1, x2)

inst_986:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x032 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x032 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c32; op2val:0xec32; 
   valaddr_reg:x3; val_offset:1972*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1972*FLEN/8, x4, x1, x2)

inst_987:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x032 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x032 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c32; op2val:0xec32; 
   valaddr_reg:x3; val_offset:1974*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1974*FLEN/8, x4, x1, x2)

inst_988:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x032 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x032 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c32; op2val:0xec32; 
   valaddr_reg:x3; val_offset:1976*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1976*FLEN/8, x4, x1, x2)

inst_989:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x032 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x032 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c32; op2val:0xec32; 
   valaddr_reg:x3; val_offset:1978*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1978*FLEN/8, x4, x1, x2)

inst_990:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x38a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x38a and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b8a; op2val:0xfb8a; 
   valaddr_reg:x3; val_offset:1980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1980*FLEN/8, x4, x1, x2)

inst_991:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x38a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x38a and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b8a; op2val:0xfb8a; 
   valaddr_reg:x3; val_offset:1982*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1982*FLEN/8, x4, x1, x2)

inst_992:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x38a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x38a and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b8a; op2val:0xfb8a; 
   valaddr_reg:x3; val_offset:1984*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1984*FLEN/8, x4, x1, x2)

inst_993:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x38a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x38a and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b8a; op2val:0xfb8a; 
   valaddr_reg:x3; val_offset:1986*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1986*FLEN/8, x4, x1, x2)

inst_994:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x38a and fs2 == 1 and fe2 == 0x1e and fm2 == 0x38a and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b8a; op2val:0xfb8a; 
   valaddr_reg:x3; val_offset:1988*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1988*FLEN/8, x4, x1, x2)

inst_995:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x286 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x286 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7686; op2val:0xf686; 
   valaddr_reg:x3; val_offset:1990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 1990*FLEN/8, x4, x1, x2)

inst_996:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x286 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x286 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7686; op2val:0xf686; 
   valaddr_reg:x3; val_offset:1992*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 1992*FLEN/8, x4, x1, x2)

inst_997:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x286 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x286 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7686; op2val:0xf686; 
   valaddr_reg:x3; val_offset:1994*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 1994*FLEN/8, x4, x1, x2)

inst_998:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x286 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x286 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7686; op2val:0xf686; 
   valaddr_reg:x3; val_offset:1996*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 1996*FLEN/8, x4, x1, x2)

inst_999:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x286 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x286 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7686; op2val:0xf686; 
   valaddr_reg:x3; val_offset:1998*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 1998*FLEN/8, x4, x1, x2)

inst_1000:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3f7 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3f7 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6bf7; op2val:0xebf7; 
   valaddr_reg:x3; val_offset:2000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2000*FLEN/8, x4, x1, x2)

inst_1001:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3f7 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3f7 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6bf7; op2val:0xebf7; 
   valaddr_reg:x3; val_offset:2002*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2002*FLEN/8, x4, x1, x2)

inst_1002:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3f7 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3f7 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6bf7; op2val:0xebf7; 
   valaddr_reg:x3; val_offset:2004*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2004*FLEN/8, x4, x1, x2)

inst_1003:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3f7 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3f7 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6bf7; op2val:0xebf7; 
   valaddr_reg:x3; val_offset:2006*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2006*FLEN/8, x4, x1, x2)

inst_1004:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3f7 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3f7 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6bf7; op2val:0xebf7; 
   valaddr_reg:x3; val_offset:2008*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2008*FLEN/8, x4, x1, x2)

inst_1005:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x012 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x012 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7012; op2val:0xf012; 
   valaddr_reg:x3; val_offset:2010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2010*FLEN/8, x4, x1, x2)

inst_1006:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x012 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x012 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7012; op2val:0xf012; 
   valaddr_reg:x3; val_offset:2012*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2012*FLEN/8, x4, x1, x2)

inst_1007:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x012 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x012 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7012; op2val:0xf012; 
   valaddr_reg:x3; val_offset:2014*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2014*FLEN/8, x4, x1, x2)

inst_1008:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x012 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x012 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7012; op2val:0xf012; 
   valaddr_reg:x3; val_offset:2016*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2016*FLEN/8, x4, x1, x2)

inst_1009:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x012 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x012 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7012; op2val:0xf012; 
   valaddr_reg:x3; val_offset:2018*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2018*FLEN/8, x4, x1, x2)

inst_1010:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2a2 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aa2; op2val:0xfaa2; 
   valaddr_reg:x3; val_offset:2020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2020*FLEN/8, x4, x1, x2)

inst_1011:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2a2 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aa2; op2val:0xfaa2; 
   valaddr_reg:x3; val_offset:2022*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2022*FLEN/8, x4, x1, x2)

inst_1012:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2a2 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aa2; op2val:0xfaa2; 
   valaddr_reg:x3; val_offset:2024*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2024*FLEN/8, x4, x1, x2)

inst_1013:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2a2 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aa2; op2val:0xfaa2; 
   valaddr_reg:x3; val_offset:2026*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2026*FLEN/8, x4, x1, x2)

inst_1014:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2a2 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7aa2; op2val:0xfaa2; 
   valaddr_reg:x3; val_offset:2028*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2028*FLEN/8, x4, x1, x2)

inst_1015:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x099 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x099 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6899; op2val:0xe899; 
   valaddr_reg:x3; val_offset:2030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2030*FLEN/8, x4, x1, x2)

inst_1016:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x099 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x099 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6899; op2val:0xe899; 
   valaddr_reg:x3; val_offset:2032*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2032*FLEN/8, x4, x1, x2)

inst_1017:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x099 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x099 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6899; op2val:0xe899; 
   valaddr_reg:x3; val_offset:2034*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2034*FLEN/8, x4, x1, x2)

inst_1018:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x099 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x099 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6899; op2val:0xe899; 
   valaddr_reg:x3; val_offset:2036*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2036*FLEN/8, x4, x1, x2)

inst_1019:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x099 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x099 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6899; op2val:0xe899; 
   valaddr_reg:x3; val_offset:2038*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2038*FLEN/8, x4, x1, x2)

inst_1020:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3dd and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77dd; op2val:0xf7dd; 
   valaddr_reg:x3; val_offset:2040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2040*FLEN/8, x4, x1, x2)

inst_1021:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3dd and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3dd and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77dd; op2val:0xf7dd; 
   valaddr_reg:x3; val_offset:2042*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2042*FLEN/8, x4, x1, x2)

inst_1022:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3dd and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3dd and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77dd; op2val:0xf7dd; 
   valaddr_reg:x3; val_offset:2044*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2044*FLEN/8, x4, x1, x2)

inst_1023:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3dd and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3dd and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77dd; op2val:0xf7dd; 
   valaddr_reg:x3; val_offset:2046*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2046*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_9)

inst_1024:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3dd and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3dd and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77dd; op2val:0xf7dd; 
   valaddr_reg:x3; val_offset:2048*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2048*FLEN/8, x4, x1, x2)

inst_1025:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0d7 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70d7; op2val:0xf0d7; 
   valaddr_reg:x3; val_offset:2050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2050*FLEN/8, x4, x1, x2)

inst_1026:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0d7 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70d7; op2val:0xf0d7; 
   valaddr_reg:x3; val_offset:2052*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2052*FLEN/8, x4, x1, x2)

inst_1027:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0d7 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70d7; op2val:0xf0d7; 
   valaddr_reg:x3; val_offset:2054*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2054*FLEN/8, x4, x1, x2)

inst_1028:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0d7 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70d7; op2val:0xf0d7; 
   valaddr_reg:x3; val_offset:2056*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2056*FLEN/8, x4, x1, x2)

inst_1029:// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d7 and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0d7 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x70d7; op2val:0xf0d7; 
   valaddr_reg:x3; val_offset:2058*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2058*FLEN/8, x4, x1, x2)

inst_1030:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x293 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x293 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7693; op2val:0xf693; 
   valaddr_reg:x3; val_offset:2060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2060*FLEN/8, x4, x1, x2)

inst_1031:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x293 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x293 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7693; op2val:0xf693; 
   valaddr_reg:x3; val_offset:2062*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2062*FLEN/8, x4, x1, x2)

inst_1032:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x293 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x293 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7693; op2val:0xf693; 
   valaddr_reg:x3; val_offset:2064*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2064*FLEN/8, x4, x1, x2)

inst_1033:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x293 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x293 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7693; op2val:0xf693; 
   valaddr_reg:x3; val_offset:2066*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2066*FLEN/8, x4, x1, x2)

inst_1034:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x293 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x293 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7693; op2val:0xf693; 
   valaddr_reg:x3; val_offset:2068*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2068*FLEN/8, x4, x1, x2)

inst_1035:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x22f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x22f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x762f; op2val:0xf62f; 
   valaddr_reg:x3; val_offset:2070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2070*FLEN/8, x4, x1, x2)

inst_1036:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x22f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x22f and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x762f; op2val:0xf62f; 
   valaddr_reg:x3; val_offset:2072*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2072*FLEN/8, x4, x1, x2)

inst_1037:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x22f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x22f and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x762f; op2val:0xf62f; 
   valaddr_reg:x3; val_offset:2074*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2074*FLEN/8, x4, x1, x2)

inst_1038:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x22f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x22f and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x762f; op2val:0xf62f; 
   valaddr_reg:x3; val_offset:2076*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2076*FLEN/8, x4, x1, x2)

inst_1039:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x22f and fs2 == 1 and fe2 == 0x1d and fm2 == 0x22f and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x762f; op2val:0xf62f; 
   valaddr_reg:x3; val_offset:2078*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2078*FLEN/8, x4, x1, x2)

inst_1040:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x387 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x387 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7787; op2val:0xf787; 
   valaddr_reg:x3; val_offset:2080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2080*FLEN/8, x4, x1, x2)

inst_1041:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x387 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x387 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7787; op2val:0xf787; 
   valaddr_reg:x3; val_offset:2082*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2082*FLEN/8, x4, x1, x2)

inst_1042:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x387 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x387 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7787; op2val:0xf787; 
   valaddr_reg:x3; val_offset:2084*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2084*FLEN/8, x4, x1, x2)

inst_1043:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x387 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x387 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7787; op2val:0xf787; 
   valaddr_reg:x3; val_offset:2086*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2086*FLEN/8, x4, x1, x2)

inst_1044:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x387 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x387 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7787; op2val:0xf787; 
   valaddr_reg:x3; val_offset:2088*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2088*FLEN/8, x4, x1, x2)

inst_1045:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x027 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x027 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6827; op2val:0xe827; 
   valaddr_reg:x3; val_offset:2090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2090*FLEN/8, x4, x1, x2)

inst_1046:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x027 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x027 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6827; op2val:0xe827; 
   valaddr_reg:x3; val_offset:2092*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2092*FLEN/8, x4, x1, x2)

inst_1047:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x027 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x027 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6827; op2val:0xe827; 
   valaddr_reg:x3; val_offset:2094*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2094*FLEN/8, x4, x1, x2)

inst_1048:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x027 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x027 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6827; op2val:0xe827; 
   valaddr_reg:x3; val_offset:2096*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2096*FLEN/8, x4, x1, x2)

inst_1049:// fs1 == 0 and fe1 == 0x1a and fm1 == 0x027 and fs2 == 1 and fe2 == 0x1a and fm2 == 0x027 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6827; op2val:0xe827; 
   valaddr_reg:x3; val_offset:2098*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2098*FLEN/8, x4, x1, x2)

inst_1050:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x064 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x064 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7864; op2val:0xf864; 
   valaddr_reg:x3; val_offset:2100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2100*FLEN/8, x4, x1, x2)

inst_1051:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x064 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x064 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7864; op2val:0xf864; 
   valaddr_reg:x3; val_offset:2102*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2102*FLEN/8, x4, x1, x2)

inst_1052:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x064 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x064 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7864; op2val:0xf864; 
   valaddr_reg:x3; val_offset:2104*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2104*FLEN/8, x4, x1, x2)

inst_1053:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x064 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x064 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7864; op2val:0xf864; 
   valaddr_reg:x3; val_offset:2106*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2106*FLEN/8, x4, x1, x2)

inst_1054:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x064 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x064 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7864; op2val:0xf864; 
   valaddr_reg:x3; val_offset:2108*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2108*FLEN/8, x4, x1, x2)

inst_1055:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x221 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x221 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7621; op2val:0xf621; 
   valaddr_reg:x3; val_offset:2110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2110*FLEN/8, x4, x1, x2)

inst_1056:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x221 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x221 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7621; op2val:0xf621; 
   valaddr_reg:x3; val_offset:2112*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2112*FLEN/8, x4, x1, x2)

inst_1057:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x221 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x221 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7621; op2val:0xf621; 
   valaddr_reg:x3; val_offset:2114*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2114*FLEN/8, x4, x1, x2)

inst_1058:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x221 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x221 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7621; op2val:0xf621; 
   valaddr_reg:x3; val_offset:2116*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2116*FLEN/8, x4, x1, x2)

inst_1059:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x221 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x221 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7621; op2val:0xf621; 
   valaddr_reg:x3; val_offset:2118*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2118*FLEN/8, x4, x1, x2)

inst_1060:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d7 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3d7 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77d7; op2val:0xf7d7; 
   valaddr_reg:x3; val_offset:2120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2120*FLEN/8, x4, x1, x2)

inst_1061:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d7 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3d7 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77d7; op2val:0xf7d7; 
   valaddr_reg:x3; val_offset:2122*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2122*FLEN/8, x4, x1, x2)

inst_1062:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d7 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3d7 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77d7; op2val:0xf7d7; 
   valaddr_reg:x3; val_offset:2124*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2124*FLEN/8, x4, x1, x2)

inst_1063:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d7 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3d7 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77d7; op2val:0xf7d7; 
   valaddr_reg:x3; val_offset:2126*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2126*FLEN/8, x4, x1, x2)

inst_1064:// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d7 and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3d7 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x77d7; op2val:0xf7d7; 
   valaddr_reg:x3; val_offset:2128*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2128*FLEN/8, x4, x1, x2)

inst_1065:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e0; op2val:0xf8e0; 
   valaddr_reg:x3; val_offset:2130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2130*FLEN/8, x4, x1, x2)

inst_1066:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e0 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e0; op2val:0xf8e0; 
   valaddr_reg:x3; val_offset:2132*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2132*FLEN/8, x4, x1, x2)

inst_1067:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e0 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e0; op2val:0xf8e0; 
   valaddr_reg:x3; val_offset:2134*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2134*FLEN/8, x4, x1, x2)

inst_1068:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e0 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e0; op2val:0xf8e0; 
   valaddr_reg:x3; val_offset:2136*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2136*FLEN/8, x4, x1, x2)

inst_1069:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0e0 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x78e0; op2val:0xf8e0; 
   valaddr_reg:x3; val_offset:2138*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2138*FLEN/8, x4, x1, x2)

inst_1070:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x10e and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x790e; op2val:0xf90e; 
   valaddr_reg:x3; val_offset:2140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2140*FLEN/8, x4, x1, x2)

inst_1071:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x10e and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x790e; op2val:0xf90e; 
   valaddr_reg:x3; val_offset:2142*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2142*FLEN/8, x4, x1, x2)

inst_1072:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x10e and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x790e; op2val:0xf90e; 
   valaddr_reg:x3; val_offset:2144*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2144*FLEN/8, x4, x1, x2)

inst_1073:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x10e and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x790e; op2val:0xf90e; 
   valaddr_reg:x3; val_offset:2146*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2146*FLEN/8, x4, x1, x2)

inst_1074:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x10e and fs2 == 1 and fe2 == 0x1e and fm2 == 0x10e and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x790e; op2val:0xf90e; 
   valaddr_reg:x3; val_offset:2148*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2148*FLEN/8, x4, x1, x2)

inst_1075:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3f4 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3f4 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6ff4; op2val:0xeff4; 
   valaddr_reg:x3; val_offset:2150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2150*FLEN/8, x4, x1, x2)

inst_1076:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3f4 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3f4 and  fcsr == 0x20 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6ff4; op2val:0xeff4; 
   valaddr_reg:x3; val_offset:2152*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 32, 0, x3, 2152*FLEN/8, x4, x1, x2)

inst_1077:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3f4 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3f4 and  fcsr == 0x40 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6ff4; op2val:0xeff4; 
   valaddr_reg:x3; val_offset:2154*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 64, 0, x3, 2154*FLEN/8, x4, x1, x2)

inst_1078:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3f4 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3f4 and  fcsr == 0x60 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6ff4; op2val:0xeff4; 
   valaddr_reg:x3; val_offset:2156*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 96, 0, x3, 2156*FLEN/8, x4, x1, x2)

inst_1079:// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3f4 and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3f4 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x6ff4; op2val:0xeff4; 
   valaddr_reg:x3; val_offset:2158*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2158*FLEN/8, x4, x1, x2)

inst_1080:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ac0; op2val:0xfac0; 
   valaddr_reg:x3; val_offset:2160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 0, 0, x3, 2160*FLEN/8, x4, x1, x2)

inst_1081:// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2c0 and  fcsr == 0x80 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fadd.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ac0; op2val:0xfac0; 
   valaddr_reg:x3; val_offset:2162*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2 
*/
TEST_FPRR_OP(fadd.h, f31, f30, f29, dyn, 128, 0, x3, 2162*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(64192,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(64192,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(64192,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(30393,16,FLEN)
NAN_BOXED(63161,16,FLEN)
NAN_BOXED(30393,16,FLEN)
NAN_BOXED(63161,16,FLEN)
NAN_BOXED(30393,16,FLEN)
NAN_BOXED(63161,16,FLEN)
NAN_BOXED(30393,16,FLEN)
NAN_BOXED(63161,16,FLEN)
NAN_BOXED(30393,16,FLEN)
NAN_BOXED(63161,16,FLEN)
NAN_BOXED(30742,16,FLEN)
NAN_BOXED(63510,16,FLEN)
NAN_BOXED(30742,16,FLEN)
NAN_BOXED(63510,16,FLEN)
NAN_BOXED(30742,16,FLEN)
NAN_BOXED(63510,16,FLEN)
NAN_BOXED(30742,16,FLEN)
NAN_BOXED(63510,16,FLEN)
NAN_BOXED(30742,16,FLEN)
NAN_BOXED(63510,16,FLEN)
NAN_BOXED(31300,16,FLEN)
NAN_BOXED(64068,16,FLEN)
NAN_BOXED(31300,16,FLEN)
NAN_BOXED(64068,16,FLEN)
NAN_BOXED(31300,16,FLEN)
NAN_BOXED(64068,16,FLEN)
NAN_BOXED(31300,16,FLEN)
NAN_BOXED(64068,16,FLEN)
NAN_BOXED(31300,16,FLEN)
NAN_BOXED(64068,16,FLEN)
NAN_BOXED(30623,16,FLEN)
NAN_BOXED(63391,16,FLEN)
NAN_BOXED(30623,16,FLEN)
NAN_BOXED(63391,16,FLEN)
NAN_BOXED(30623,16,FLEN)
NAN_BOXED(63391,16,FLEN)
NAN_BOXED(30623,16,FLEN)
NAN_BOXED(63391,16,FLEN)
NAN_BOXED(30623,16,FLEN)
NAN_BOXED(63391,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(64322,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(64322,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(64322,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(64322,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(64322,16,FLEN)
NAN_BOXED(29825,16,FLEN)
NAN_BOXED(62593,16,FLEN)
NAN_BOXED(29825,16,FLEN)
NAN_BOXED(62593,16,FLEN)
NAN_BOXED(29825,16,FLEN)
NAN_BOXED(62593,16,FLEN)
NAN_BOXED(29825,16,FLEN)
NAN_BOXED(62593,16,FLEN)
NAN_BOXED(29825,16,FLEN)
NAN_BOXED(62593,16,FLEN)
NAN_BOXED(30961,16,FLEN)
NAN_BOXED(63729,16,FLEN)
NAN_BOXED(30961,16,FLEN)
NAN_BOXED(63729,16,FLEN)
NAN_BOXED(30961,16,FLEN)
NAN_BOXED(63729,16,FLEN)
NAN_BOXED(30961,16,FLEN)
NAN_BOXED(63729,16,FLEN)
NAN_BOXED(30961,16,FLEN)
NAN_BOXED(63729,16,FLEN)
NAN_BOXED(31558,16,FLEN)
NAN_BOXED(64326,16,FLEN)
NAN_BOXED(31558,16,FLEN)
NAN_BOXED(64326,16,FLEN)
NAN_BOXED(31558,16,FLEN)
NAN_BOXED(64326,16,FLEN)
NAN_BOXED(31558,16,FLEN)
NAN_BOXED(64326,16,FLEN)
NAN_BOXED(31558,16,FLEN)
NAN_BOXED(64326,16,FLEN)
NAN_BOXED(31354,16,FLEN)
NAN_BOXED(64122,16,FLEN)
NAN_BOXED(31354,16,FLEN)
NAN_BOXED(64122,16,FLEN)
NAN_BOXED(31354,16,FLEN)
NAN_BOXED(64122,16,FLEN)
NAN_BOXED(31354,16,FLEN)
NAN_BOXED(64122,16,FLEN)
NAN_BOXED(31354,16,FLEN)
NAN_BOXED(64122,16,FLEN)
NAN_BOXED(29941,16,FLEN)
NAN_BOXED(62709,16,FLEN)
NAN_BOXED(29941,16,FLEN)
NAN_BOXED(62709,16,FLEN)
NAN_BOXED(29941,16,FLEN)
NAN_BOXED(62709,16,FLEN)
NAN_BOXED(29941,16,FLEN)
NAN_BOXED(62709,16,FLEN)
NAN_BOXED(29941,16,FLEN)
NAN_BOXED(62709,16,FLEN)
NAN_BOXED(31535,16,FLEN)
NAN_BOXED(64303,16,FLEN)
NAN_BOXED(31535,16,FLEN)
NAN_BOXED(64303,16,FLEN)
NAN_BOXED(31535,16,FLEN)
NAN_BOXED(64303,16,FLEN)
NAN_BOXED(31535,16,FLEN)
NAN_BOXED(64303,16,FLEN)
NAN_BOXED(31535,16,FLEN)
NAN_BOXED(64303,16,FLEN)
NAN_BOXED(30604,16,FLEN)
NAN_BOXED(63372,16,FLEN)
NAN_BOXED(30604,16,FLEN)
NAN_BOXED(63372,16,FLEN)
NAN_BOXED(30604,16,FLEN)
NAN_BOXED(63372,16,FLEN)
NAN_BOXED(30604,16,FLEN)
NAN_BOXED(63372,16,FLEN)
NAN_BOXED(30604,16,FLEN)
NAN_BOXED(63372,16,FLEN)
NAN_BOXED(30449,16,FLEN)
NAN_BOXED(63217,16,FLEN)
NAN_BOXED(30449,16,FLEN)
NAN_BOXED(63217,16,FLEN)
NAN_BOXED(30449,16,FLEN)
NAN_BOXED(63217,16,FLEN)
NAN_BOXED(30449,16,FLEN)
NAN_BOXED(63217,16,FLEN)
NAN_BOXED(30449,16,FLEN)
NAN_BOXED(63217,16,FLEN)
NAN_BOXED(31564,16,FLEN)
NAN_BOXED(64332,16,FLEN)
NAN_BOXED(31564,16,FLEN)
NAN_BOXED(64332,16,FLEN)
NAN_BOXED(31564,16,FLEN)
NAN_BOXED(64332,16,FLEN)
NAN_BOXED(31564,16,FLEN)
NAN_BOXED(64332,16,FLEN)
NAN_BOXED(31564,16,FLEN)
NAN_BOXED(64332,16,FLEN)
NAN_BOXED(30624,16,FLEN)
NAN_BOXED(63392,16,FLEN)
NAN_BOXED(30624,16,FLEN)
NAN_BOXED(63392,16,FLEN)
NAN_BOXED(30624,16,FLEN)
NAN_BOXED(63392,16,FLEN)
NAN_BOXED(30624,16,FLEN)
NAN_BOXED(63392,16,FLEN)
NAN_BOXED(30624,16,FLEN)
NAN_BOXED(63392,16,FLEN)
NAN_BOXED(29738,16,FLEN)
NAN_BOXED(62506,16,FLEN)
NAN_BOXED(29738,16,FLEN)
NAN_BOXED(62506,16,FLEN)
NAN_BOXED(29738,16,FLEN)
NAN_BOXED(62506,16,FLEN)
NAN_BOXED(29738,16,FLEN)
NAN_BOXED(62506,16,FLEN)
NAN_BOXED(29738,16,FLEN)
NAN_BOXED(62506,16,FLEN)
NAN_BOXED(30819,16,FLEN)
NAN_BOXED(63587,16,FLEN)
NAN_BOXED(30819,16,FLEN)
NAN_BOXED(63587,16,FLEN)
NAN_BOXED(30819,16,FLEN)
NAN_BOXED(63587,16,FLEN)
NAN_BOXED(30819,16,FLEN)
NAN_BOXED(63587,16,FLEN)
NAN_BOXED(30819,16,FLEN)
NAN_BOXED(63587,16,FLEN)
NAN_BOXED(31169,16,FLEN)
NAN_BOXED(63937,16,FLEN)
NAN_BOXED(31169,16,FLEN)
NAN_BOXED(63937,16,FLEN)
NAN_BOXED(31169,16,FLEN)
NAN_BOXED(63937,16,FLEN)
NAN_BOXED(31169,16,FLEN)
NAN_BOXED(63937,16,FLEN)
NAN_BOXED(31169,16,FLEN)
NAN_BOXED(63937,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(64152,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(64152,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(64152,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(64152,16,FLEN)
NAN_BOXED(31384,16,FLEN)
NAN_BOXED(64152,16,FLEN)
NAN_BOXED(21693,16,FLEN)
NAN_BOXED(54461,16,FLEN)
NAN_BOXED(21693,16,FLEN)
NAN_BOXED(54461,16,FLEN)
NAN_BOXED(21693,16,FLEN)
NAN_BOXED(54461,16,FLEN)
NAN_BOXED(21693,16,FLEN)
NAN_BOXED(54461,16,FLEN)
NAN_BOXED(21693,16,FLEN)
NAN_BOXED(54461,16,FLEN)
NAN_BOXED(31471,16,FLEN)
NAN_BOXED(64239,16,FLEN)
NAN_BOXED(31471,16,FLEN)
NAN_BOXED(64239,16,FLEN)
NAN_BOXED(31471,16,FLEN)
NAN_BOXED(64239,16,FLEN)
NAN_BOXED(31471,16,FLEN)
NAN_BOXED(64239,16,FLEN)
NAN_BOXED(31471,16,FLEN)
NAN_BOXED(64239,16,FLEN)
NAN_BOXED(30003,16,FLEN)
NAN_BOXED(62771,16,FLEN)
NAN_BOXED(30003,16,FLEN)
NAN_BOXED(62771,16,FLEN)
NAN_BOXED(30003,16,FLEN)
NAN_BOXED(62771,16,FLEN)
NAN_BOXED(30003,16,FLEN)
NAN_BOXED(62771,16,FLEN)
NAN_BOXED(30003,16,FLEN)
NAN_BOXED(62771,16,FLEN)
NAN_BOXED(29212,16,FLEN)
NAN_BOXED(61980,16,FLEN)
NAN_BOXED(29212,16,FLEN)
NAN_BOXED(61980,16,FLEN)
NAN_BOXED(29212,16,FLEN)
NAN_BOXED(61980,16,FLEN)
NAN_BOXED(29212,16,FLEN)
NAN_BOXED(61980,16,FLEN)
NAN_BOXED(29212,16,FLEN)
NAN_BOXED(61980,16,FLEN)
NAN_BOXED(29601,16,FLEN)
NAN_BOXED(62369,16,FLEN)
NAN_BOXED(29601,16,FLEN)
NAN_BOXED(62369,16,FLEN)
NAN_BOXED(29601,16,FLEN)
NAN_BOXED(62369,16,FLEN)
NAN_BOXED(29601,16,FLEN)
NAN_BOXED(62369,16,FLEN)
NAN_BOXED(29601,16,FLEN)
NAN_BOXED(62369,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(64108,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(64108,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(64108,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(64108,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(64108,16,FLEN)
NAN_BOXED(27941,16,FLEN)
NAN_BOXED(60709,16,FLEN)
NAN_BOXED(27941,16,FLEN)
NAN_BOXED(60709,16,FLEN)
NAN_BOXED(27941,16,FLEN)
NAN_BOXED(60709,16,FLEN)
NAN_BOXED(27941,16,FLEN)
NAN_BOXED(60709,16,FLEN)
NAN_BOXED(27941,16,FLEN)
NAN_BOXED(60709,16,FLEN)
NAN_BOXED(30735,16,FLEN)
NAN_BOXED(63503,16,FLEN)
NAN_BOXED(30735,16,FLEN)
NAN_BOXED(63503,16,FLEN)
NAN_BOXED(30735,16,FLEN)
NAN_BOXED(63503,16,FLEN)
NAN_BOXED(30735,16,FLEN)
NAN_BOXED(63503,16,FLEN)
NAN_BOXED(30735,16,FLEN)
NAN_BOXED(63503,16,FLEN)
NAN_BOXED(28410,16,FLEN)
NAN_BOXED(61178,16,FLEN)
NAN_BOXED(28410,16,FLEN)
NAN_BOXED(61178,16,FLEN)
NAN_BOXED(28410,16,FLEN)
NAN_BOXED(61178,16,FLEN)
NAN_BOXED(28410,16,FLEN)
NAN_BOXED(61178,16,FLEN)
NAN_BOXED(28410,16,FLEN)
NAN_BOXED(61178,16,FLEN)
NAN_BOXED(31142,16,FLEN)
NAN_BOXED(63910,16,FLEN)
NAN_BOXED(31142,16,FLEN)
NAN_BOXED(63910,16,FLEN)
NAN_BOXED(31142,16,FLEN)
NAN_BOXED(63910,16,FLEN)
NAN_BOXED(31142,16,FLEN)
NAN_BOXED(63910,16,FLEN)
NAN_BOXED(31142,16,FLEN)
NAN_BOXED(63910,16,FLEN)
NAN_BOXED(31363,16,FLEN)
NAN_BOXED(64131,16,FLEN)
NAN_BOXED(31363,16,FLEN)
NAN_BOXED(64131,16,FLEN)
NAN_BOXED(31363,16,FLEN)
NAN_BOXED(64131,16,FLEN)
NAN_BOXED(31363,16,FLEN)
NAN_BOXED(64131,16,FLEN)
NAN_BOXED(31363,16,FLEN)
NAN_BOXED(64131,16,FLEN)
NAN_BOXED(31668,16,FLEN)
NAN_BOXED(64436,16,FLEN)
NAN_BOXED(31668,16,FLEN)
NAN_BOXED(64436,16,FLEN)
NAN_BOXED(31668,16,FLEN)
NAN_BOXED(64436,16,FLEN)
NAN_BOXED(31668,16,FLEN)
NAN_BOXED(64436,16,FLEN)
NAN_BOXED(31668,16,FLEN)
NAN_BOXED(64436,16,FLEN)
NAN_BOXED(30898,16,FLEN)
NAN_BOXED(63666,16,FLEN)
NAN_BOXED(30898,16,FLEN)
NAN_BOXED(63666,16,FLEN)
NAN_BOXED(30898,16,FLEN)
NAN_BOXED(63666,16,FLEN)
NAN_BOXED(30898,16,FLEN)
NAN_BOXED(63666,16,FLEN)
NAN_BOXED(30898,16,FLEN)
NAN_BOXED(63666,16,FLEN)
NAN_BOXED(30916,16,FLEN)
NAN_BOXED(63684,16,FLEN)
NAN_BOXED(30916,16,FLEN)
NAN_BOXED(63684,16,FLEN)
NAN_BOXED(30916,16,FLEN)
NAN_BOXED(63684,16,FLEN)
NAN_BOXED(30916,16,FLEN)
NAN_BOXED(63684,16,FLEN)
NAN_BOXED(30916,16,FLEN)
NAN_BOXED(63684,16,FLEN)
NAN_BOXED(30874,16,FLEN)
NAN_BOXED(63642,16,FLEN)
NAN_BOXED(30874,16,FLEN)
NAN_BOXED(63642,16,FLEN)
NAN_BOXED(30874,16,FLEN)
NAN_BOXED(63642,16,FLEN)
NAN_BOXED(30874,16,FLEN)
NAN_BOXED(63642,16,FLEN)
NAN_BOXED(30874,16,FLEN)
NAN_BOXED(63642,16,FLEN)
NAN_BOXED(29198,16,FLEN)
NAN_BOXED(61966,16,FLEN)
NAN_BOXED(29198,16,FLEN)
NAN_BOXED(61966,16,FLEN)
NAN_BOXED(29198,16,FLEN)
NAN_BOXED(61966,16,FLEN)
NAN_BOXED(29198,16,FLEN)
NAN_BOXED(61966,16,FLEN)
NAN_BOXED(29198,16,FLEN)
NAN_BOXED(61966,16,FLEN)
NAN_BOXED(30950,16,FLEN)
NAN_BOXED(63718,16,FLEN)
NAN_BOXED(30950,16,FLEN)
NAN_BOXED(63718,16,FLEN)
NAN_BOXED(30950,16,FLEN)
NAN_BOXED(63718,16,FLEN)
NAN_BOXED(30950,16,FLEN)
NAN_BOXED(63718,16,FLEN)
NAN_BOXED(30950,16,FLEN)
NAN_BOXED(63718,16,FLEN)
NAN_BOXED(30622,16,FLEN)
NAN_BOXED(63390,16,FLEN)
NAN_BOXED(30622,16,FLEN)
NAN_BOXED(63390,16,FLEN)
NAN_BOXED(30622,16,FLEN)
NAN_BOXED(63390,16,FLEN)
NAN_BOXED(30622,16,FLEN)
NAN_BOXED(63390,16,FLEN)
NAN_BOXED(30622,16,FLEN)
NAN_BOXED(63390,16,FLEN)
NAN_BOXED(31246,16,FLEN)
NAN_BOXED(64014,16,FLEN)
NAN_BOXED(31246,16,FLEN)
NAN_BOXED(64014,16,FLEN)
NAN_BOXED(31246,16,FLEN)
NAN_BOXED(64014,16,FLEN)
NAN_BOXED(31246,16,FLEN)
NAN_BOXED(64014,16,FLEN)
NAN_BOXED(31246,16,FLEN)
NAN_BOXED(64014,16,FLEN)
NAN_BOXED(31586,16,FLEN)
NAN_BOXED(64354,16,FLEN)
NAN_BOXED(31586,16,FLEN)
NAN_BOXED(64354,16,FLEN)
NAN_BOXED(31586,16,FLEN)
NAN_BOXED(64354,16,FLEN)
NAN_BOXED(31586,16,FLEN)
NAN_BOXED(64354,16,FLEN)
NAN_BOXED(31586,16,FLEN)
NAN_BOXED(64354,16,FLEN)
NAN_BOXED(31534,16,FLEN)
NAN_BOXED(64302,16,FLEN)
NAN_BOXED(31534,16,FLEN)
NAN_BOXED(64302,16,FLEN)
NAN_BOXED(31534,16,FLEN)
NAN_BOXED(64302,16,FLEN)
NAN_BOXED(31534,16,FLEN)
NAN_BOXED(64302,16,FLEN)
NAN_BOXED(31534,16,FLEN)
NAN_BOXED(64302,16,FLEN)
NAN_BOXED(30802,16,FLEN)
NAN_BOXED(63570,16,FLEN)
NAN_BOXED(30802,16,FLEN)
NAN_BOXED(63570,16,FLEN)
NAN_BOXED(30802,16,FLEN)
NAN_BOXED(63570,16,FLEN)
NAN_BOXED(30802,16,FLEN)
NAN_BOXED(63570,16,FLEN)
NAN_BOXED(30802,16,FLEN)
NAN_BOXED(63570,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(63907,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(63907,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(63907,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(63907,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(63907,16,FLEN)
NAN_BOXED(31357,16,FLEN)
NAN_BOXED(64125,16,FLEN)
NAN_BOXED(31357,16,FLEN)
NAN_BOXED(64125,16,FLEN)
NAN_BOXED(31357,16,FLEN)
NAN_BOXED(64125,16,FLEN)
NAN_BOXED(31357,16,FLEN)
NAN_BOXED(64125,16,FLEN)
NAN_BOXED(31357,16,FLEN)
NAN_BOXED(64125,16,FLEN)
NAN_BOXED(31528,16,FLEN)
NAN_BOXED(64296,16,FLEN)
NAN_BOXED(31528,16,FLEN)
NAN_BOXED(64296,16,FLEN)
NAN_BOXED(31528,16,FLEN)
NAN_BOXED(64296,16,FLEN)
NAN_BOXED(31528,16,FLEN)
NAN_BOXED(64296,16,FLEN)
NAN_BOXED(31528,16,FLEN)
NAN_BOXED(64296,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(64408,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(64408,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(64408,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(64408,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(64408,16,FLEN)
NAN_BOXED(30516,16,FLEN)
NAN_BOXED(63284,16,FLEN)
NAN_BOXED(30516,16,FLEN)
NAN_BOXED(63284,16,FLEN)
NAN_BOXED(30516,16,FLEN)
NAN_BOXED(63284,16,FLEN)
NAN_BOXED(30516,16,FLEN)
NAN_BOXED(63284,16,FLEN)
NAN_BOXED(30516,16,FLEN)
NAN_BOXED(63284,16,FLEN)
NAN_BOXED(31735,16,FLEN)
NAN_BOXED(64503,16,FLEN)
NAN_BOXED(31735,16,FLEN)
NAN_BOXED(64503,16,FLEN)
NAN_BOXED(31735,16,FLEN)
NAN_BOXED(64503,16,FLEN)
NAN_BOXED(31735,16,FLEN)
NAN_BOXED(64503,16,FLEN)
NAN_BOXED(31735,16,FLEN)
NAN_BOXED(64503,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(64087,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(64087,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(64087,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(64087,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(64087,16,FLEN)
NAN_BOXED(30985,16,FLEN)
NAN_BOXED(63753,16,FLEN)
NAN_BOXED(30985,16,FLEN)
NAN_BOXED(63753,16,FLEN)
NAN_BOXED(30985,16,FLEN)
NAN_BOXED(63753,16,FLEN)
NAN_BOXED(30985,16,FLEN)
NAN_BOXED(63753,16,FLEN)
NAN_BOXED(30985,16,FLEN)
NAN_BOXED(63753,16,FLEN)
NAN_BOXED(29638,16,FLEN)
NAN_BOXED(62406,16,FLEN)
NAN_BOXED(29638,16,FLEN)
NAN_BOXED(62406,16,FLEN)
NAN_BOXED(29638,16,FLEN)
NAN_BOXED(62406,16,FLEN)
NAN_BOXED(29638,16,FLEN)
NAN_BOXED(62406,16,FLEN)
NAN_BOXED(29638,16,FLEN)
NAN_BOXED(62406,16,FLEN)
NAN_BOXED(28542,16,FLEN)
NAN_BOXED(61310,16,FLEN)
NAN_BOXED(28542,16,FLEN)
NAN_BOXED(61310,16,FLEN)
NAN_BOXED(28542,16,FLEN)
NAN_BOXED(61310,16,FLEN)
NAN_BOXED(28542,16,FLEN)
NAN_BOXED(61310,16,FLEN)
NAN_BOXED(28542,16,FLEN)
NAN_BOXED(61310,16,FLEN)
NAN_BOXED(31322,16,FLEN)
NAN_BOXED(64090,16,FLEN)
NAN_BOXED(31322,16,FLEN)
NAN_BOXED(64090,16,FLEN)
NAN_BOXED(31322,16,FLEN)
NAN_BOXED(64090,16,FLEN)
NAN_BOXED(31322,16,FLEN)
NAN_BOXED(64090,16,FLEN)
NAN_BOXED(31322,16,FLEN)
NAN_BOXED(64090,16,FLEN)
NAN_BOXED(31366,16,FLEN)
NAN_BOXED(64134,16,FLEN)
NAN_BOXED(31366,16,FLEN)
NAN_BOXED(64134,16,FLEN)
NAN_BOXED(31366,16,FLEN)
NAN_BOXED(64134,16,FLEN)
NAN_BOXED(31366,16,FLEN)
NAN_BOXED(64134,16,FLEN)
NAN_BOXED(31366,16,FLEN)
NAN_BOXED(64134,16,FLEN)
NAN_BOXED(28846,16,FLEN)
NAN_BOXED(61614,16,FLEN)
NAN_BOXED(28846,16,FLEN)
NAN_BOXED(61614,16,FLEN)
NAN_BOXED(28846,16,FLEN)
NAN_BOXED(61614,16,FLEN)
NAN_BOXED(28846,16,FLEN)
NAN_BOXED(61614,16,FLEN)
NAN_BOXED(28846,16,FLEN)
NAN_BOXED(61614,16,FLEN)
NAN_BOXED(27081,16,FLEN)
NAN_BOXED(59849,16,FLEN)
NAN_BOXED(27081,16,FLEN)
NAN_BOXED(59849,16,FLEN)
NAN_BOXED(27081,16,FLEN)
NAN_BOXED(59849,16,FLEN)
NAN_BOXED(27081,16,FLEN)
NAN_BOXED(59849,16,FLEN)
NAN_BOXED(27081,16,FLEN)
NAN_BOXED(59849,16,FLEN)
NAN_BOXED(31089,16,FLEN)
NAN_BOXED(63857,16,FLEN)
NAN_BOXED(31089,16,FLEN)
NAN_BOXED(63857,16,FLEN)
NAN_BOXED(31089,16,FLEN)
NAN_BOXED(63857,16,FLEN)
NAN_BOXED(31089,16,FLEN)
NAN_BOXED(63857,16,FLEN)
NAN_BOXED(31089,16,FLEN)
NAN_BOXED(63857,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(63763,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(63763,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(63763,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(63763,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(63763,16,FLEN)
NAN_BOXED(30187,16,FLEN)
NAN_BOXED(62955,16,FLEN)
NAN_BOXED(30187,16,FLEN)
NAN_BOXED(62955,16,FLEN)
NAN_BOXED(30187,16,FLEN)
NAN_BOXED(62955,16,FLEN)
NAN_BOXED(30187,16,FLEN)
NAN_BOXED(62955,16,FLEN)
NAN_BOXED(30187,16,FLEN)
NAN_BOXED(62955,16,FLEN)
NAN_BOXED(26792,16,FLEN)
NAN_BOXED(59560,16,FLEN)
NAN_BOXED(26792,16,FLEN)
NAN_BOXED(59560,16,FLEN)
NAN_BOXED(26792,16,FLEN)
NAN_BOXED(59560,16,FLEN)
NAN_BOXED(26792,16,FLEN)
NAN_BOXED(59560,16,FLEN)
NAN_BOXED(26792,16,FLEN)
NAN_BOXED(59560,16,FLEN)
NAN_BOXED(31663,16,FLEN)
NAN_BOXED(64431,16,FLEN)
NAN_BOXED(31663,16,FLEN)
NAN_BOXED(64431,16,FLEN)
NAN_BOXED(31663,16,FLEN)
NAN_BOXED(64431,16,FLEN)
NAN_BOXED(31663,16,FLEN)
NAN_BOXED(64431,16,FLEN)
NAN_BOXED(31663,16,FLEN)
NAN_BOXED(64431,16,FLEN)
NAN_BOXED(28653,16,FLEN)
NAN_BOXED(61421,16,FLEN)
NAN_BOXED(28653,16,FLEN)
NAN_BOXED(61421,16,FLEN)
NAN_BOXED(28653,16,FLEN)
NAN_BOXED(61421,16,FLEN)
NAN_BOXED(28653,16,FLEN)
NAN_BOXED(61421,16,FLEN)
NAN_BOXED(28653,16,FLEN)
NAN_BOXED(61421,16,FLEN)
NAN_BOXED(31335,16,FLEN)
NAN_BOXED(64103,16,FLEN)
NAN_BOXED(31335,16,FLEN)
NAN_BOXED(64103,16,FLEN)
NAN_BOXED(31335,16,FLEN)
NAN_BOXED(64103,16,FLEN)
NAN_BOXED(31335,16,FLEN)
NAN_BOXED(64103,16,FLEN)
NAN_BOXED(31335,16,FLEN)
NAN_BOXED(64103,16,FLEN)
NAN_BOXED(26069,16,FLEN)
NAN_BOXED(58837,16,FLEN)
NAN_BOXED(26069,16,FLEN)
NAN_BOXED(58837,16,FLEN)
NAN_BOXED(26069,16,FLEN)
NAN_BOXED(58837,16,FLEN)
NAN_BOXED(26069,16,FLEN)
NAN_BOXED(58837,16,FLEN)
NAN_BOXED(26069,16,FLEN)
NAN_BOXED(58837,16,FLEN)
NAN_BOXED(28286,16,FLEN)
NAN_BOXED(61054,16,FLEN)
NAN_BOXED(28286,16,FLEN)
NAN_BOXED(61054,16,FLEN)
NAN_BOXED(28286,16,FLEN)
NAN_BOXED(61054,16,FLEN)
NAN_BOXED(28286,16,FLEN)
NAN_BOXED(61054,16,FLEN)
NAN_BOXED(28286,16,FLEN)
NAN_BOXED(61054,16,FLEN)
NAN_BOXED(29456,16,FLEN)
NAN_BOXED(62224,16,FLEN)
NAN_BOXED(29456,16,FLEN)
NAN_BOXED(62224,16,FLEN)
NAN_BOXED(29456,16,FLEN)
NAN_BOXED(62224,16,FLEN)
NAN_BOXED(29456,16,FLEN)
NAN_BOXED(62224,16,FLEN)
NAN_BOXED(29456,16,FLEN)
NAN_BOXED(62224,16,FLEN)
NAN_BOXED(30106,16,FLEN)
NAN_BOXED(62874,16,FLEN)
NAN_BOXED(30106,16,FLEN)
NAN_BOXED(62874,16,FLEN)
NAN_BOXED(30106,16,FLEN)
NAN_BOXED(62874,16,FLEN)
NAN_BOXED(30106,16,FLEN)
NAN_BOXED(62874,16,FLEN)
NAN_BOXED(30106,16,FLEN)
NAN_BOXED(62874,16,FLEN)
NAN_BOXED(30726,16,FLEN)
NAN_BOXED(63494,16,FLEN)
NAN_BOXED(30726,16,FLEN)
NAN_BOXED(63494,16,FLEN)
NAN_BOXED(30726,16,FLEN)
NAN_BOXED(63494,16,FLEN)
NAN_BOXED(30726,16,FLEN)
NAN_BOXED(63494,16,FLEN)
NAN_BOXED(30726,16,FLEN)
NAN_BOXED(63494,16,FLEN)
NAN_BOXED(28276,16,FLEN)
NAN_BOXED(61044,16,FLEN)
NAN_BOXED(28276,16,FLEN)
NAN_BOXED(61044,16,FLEN)
NAN_BOXED(28276,16,FLEN)
NAN_BOXED(61044,16,FLEN)
NAN_BOXED(28276,16,FLEN)
NAN_BOXED(61044,16,FLEN)
NAN_BOXED(28276,16,FLEN)
NAN_BOXED(61044,16,FLEN)
NAN_BOXED(29280,16,FLEN)
NAN_BOXED(62048,16,FLEN)
NAN_BOXED(29280,16,FLEN)
NAN_BOXED(62048,16,FLEN)
NAN_BOXED(29280,16,FLEN)
NAN_BOXED(62048,16,FLEN)
NAN_BOXED(29280,16,FLEN)
NAN_BOXED(62048,16,FLEN)
NAN_BOXED(29280,16,FLEN)
NAN_BOXED(62048,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(63961,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(63961,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(63961,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(63961,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(63961,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(64344,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(64344,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(64344,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(64344,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(64344,16,FLEN)
NAN_BOXED(31072,16,FLEN)
NAN_BOXED(63840,16,FLEN)
NAN_BOXED(31072,16,FLEN)
NAN_BOXED(63840,16,FLEN)
NAN_BOXED(31072,16,FLEN)
NAN_BOXED(63840,16,FLEN)
NAN_BOXED(31072,16,FLEN)
NAN_BOXED(63840,16,FLEN)
NAN_BOXED(31072,16,FLEN)
NAN_BOXED(63840,16,FLEN)
NAN_BOXED(27501,16,FLEN)
NAN_BOXED(60269,16,FLEN)
NAN_BOXED(27501,16,FLEN)
NAN_BOXED(60269,16,FLEN)
NAN_BOXED(27501,16,FLEN)
NAN_BOXED(60269,16,FLEN)
NAN_BOXED(27501,16,FLEN)
NAN_BOXED(60269,16,FLEN)
NAN_BOXED(27501,16,FLEN)
NAN_BOXED(60269,16,FLEN)
NAN_BOXED(31426,16,FLEN)
NAN_BOXED(64194,16,FLEN)
NAN_BOXED(31426,16,FLEN)
NAN_BOXED(64194,16,FLEN)
NAN_BOXED(31426,16,FLEN)
NAN_BOXED(64194,16,FLEN)
NAN_BOXED(31426,16,FLEN)
NAN_BOXED(64194,16,FLEN)
NAN_BOXED(31426,16,FLEN)
NAN_BOXED(64194,16,FLEN)
NAN_BOXED(29698,16,FLEN)
NAN_BOXED(62466,16,FLEN)
NAN_BOXED(29698,16,FLEN)
NAN_BOXED(62466,16,FLEN)
NAN_BOXED(29698,16,FLEN)
NAN_BOXED(62466,16,FLEN)
NAN_BOXED(29698,16,FLEN)
NAN_BOXED(62466,16,FLEN)
NAN_BOXED(29698,16,FLEN)
NAN_BOXED(62466,16,FLEN)
NAN_BOXED(30482,16,FLEN)
NAN_BOXED(63250,16,FLEN)
NAN_BOXED(30482,16,FLEN)
NAN_BOXED(63250,16,FLEN)
NAN_BOXED(30482,16,FLEN)
NAN_BOXED(63250,16,FLEN)
NAN_BOXED(30482,16,FLEN)
NAN_BOXED(63250,16,FLEN)
NAN_BOXED(30482,16,FLEN)
NAN_BOXED(63250,16,FLEN)
NAN_BOXED(30602,16,FLEN)
NAN_BOXED(63370,16,FLEN)
NAN_BOXED(30602,16,FLEN)
NAN_BOXED(63370,16,FLEN)
NAN_BOXED(30602,16,FLEN)
NAN_BOXED(63370,16,FLEN)
NAN_BOXED(30602,16,FLEN)
NAN_BOXED(63370,16,FLEN)
NAN_BOXED(30602,16,FLEN)
NAN_BOXED(63370,16,FLEN)
NAN_BOXED(30860,16,FLEN)
NAN_BOXED(63628,16,FLEN)
NAN_BOXED(30860,16,FLEN)
NAN_BOXED(63628,16,FLEN)
NAN_BOXED(30860,16,FLEN)
NAN_BOXED(63628,16,FLEN)
NAN_BOXED(30860,16,FLEN)
NAN_BOXED(63628,16,FLEN)
NAN_BOXED(30860,16,FLEN)
NAN_BOXED(63628,16,FLEN)
NAN_BOXED(29947,16,FLEN)
NAN_BOXED(62715,16,FLEN)
NAN_BOXED(29947,16,FLEN)
NAN_BOXED(62715,16,FLEN)
NAN_BOXED(29947,16,FLEN)
NAN_BOXED(62715,16,FLEN)
NAN_BOXED(29947,16,FLEN)
NAN_BOXED(62715,16,FLEN)
NAN_BOXED(29947,16,FLEN)
NAN_BOXED(62715,16,FLEN)
NAN_BOXED(31410,16,FLEN)
NAN_BOXED(64178,16,FLEN)
NAN_BOXED(31410,16,FLEN)
NAN_BOXED(64178,16,FLEN)
NAN_BOXED(31410,16,FLEN)
NAN_BOXED(64178,16,FLEN)
NAN_BOXED(31410,16,FLEN)
NAN_BOXED(64178,16,FLEN)
NAN_BOXED(31410,16,FLEN)
NAN_BOXED(64178,16,FLEN)
NAN_BOXED(30843,16,FLEN)
NAN_BOXED(63611,16,FLEN)
NAN_BOXED(30843,16,FLEN)
NAN_BOXED(63611,16,FLEN)
NAN_BOXED(30843,16,FLEN)
NAN_BOXED(63611,16,FLEN)
NAN_BOXED(30843,16,FLEN)
NAN_BOXED(63611,16,FLEN)
NAN_BOXED(30843,16,FLEN)
NAN_BOXED(63611,16,FLEN)
NAN_BOXED(31214,16,FLEN)
NAN_BOXED(63982,16,FLEN)
NAN_BOXED(31214,16,FLEN)
NAN_BOXED(63982,16,FLEN)
NAN_BOXED(31214,16,FLEN)
NAN_BOXED(63982,16,FLEN)
NAN_BOXED(31214,16,FLEN)
NAN_BOXED(63982,16,FLEN)
NAN_BOXED(31214,16,FLEN)
NAN_BOXED(63982,16,FLEN)
NAN_BOXED(27097,16,FLEN)
NAN_BOXED(59865,16,FLEN)
NAN_BOXED(27097,16,FLEN)
NAN_BOXED(59865,16,FLEN)
NAN_BOXED(27097,16,FLEN)
NAN_BOXED(59865,16,FLEN)
NAN_BOXED(27097,16,FLEN)
NAN_BOXED(59865,16,FLEN)
NAN_BOXED(27097,16,FLEN)
NAN_BOXED(59865,16,FLEN)
NAN_BOXED(29614,16,FLEN)
NAN_BOXED(62382,16,FLEN)
NAN_BOXED(29614,16,FLEN)
NAN_BOXED(62382,16,FLEN)
NAN_BOXED(29614,16,FLEN)
NAN_BOXED(62382,16,FLEN)
NAN_BOXED(29614,16,FLEN)
NAN_BOXED(62382,16,FLEN)
NAN_BOXED(29614,16,FLEN)
NAN_BOXED(62382,16,FLEN)
NAN_BOXED(30114,16,FLEN)
NAN_BOXED(62882,16,FLEN)
NAN_BOXED(30114,16,FLEN)
NAN_BOXED(62882,16,FLEN)
NAN_BOXED(30114,16,FLEN)
NAN_BOXED(62882,16,FLEN)
NAN_BOXED(30114,16,FLEN)
NAN_BOXED(62882,16,FLEN)
NAN_BOXED(30114,16,FLEN)
NAN_BOXED(62882,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(62910,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(62910,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(62910,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(62910,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(62910,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(63761,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(63761,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(63761,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(63761,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(63761,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(63928,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(63928,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(63928,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(63928,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(63928,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(63136,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(63136,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(63136,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(63136,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(63136,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(54861,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(54861,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(54861,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(54861,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(54861,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(62809,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(62809,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(62809,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(62809,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(62809,16,FLEN)
NAN_BOXED(31000,16,FLEN)
NAN_BOXED(63768,16,FLEN)
NAN_BOXED(31000,16,FLEN)
NAN_BOXED(63768,16,FLEN)
NAN_BOXED(31000,16,FLEN)
NAN_BOXED(63768,16,FLEN)
NAN_BOXED(31000,16,FLEN)
NAN_BOXED(63768,16,FLEN)
NAN_BOXED(31000,16,FLEN)
NAN_BOXED(63768,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(64255,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(64255,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(64255,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(64255,16,FLEN)
NAN_BOXED(31487,16,FLEN)
NAN_BOXED(64255,16,FLEN)
NAN_BOXED(31132,16,FLEN)
NAN_BOXED(63900,16,FLEN)
NAN_BOXED(31132,16,FLEN)
NAN_BOXED(63900,16,FLEN)
NAN_BOXED(31132,16,FLEN)
NAN_BOXED(63900,16,FLEN)
NAN_BOXED(31132,16,FLEN)
NAN_BOXED(63900,16,FLEN)
NAN_BOXED(31132,16,FLEN)
NAN_BOXED(63900,16,FLEN)
NAN_BOXED(31051,16,FLEN)
NAN_BOXED(63819,16,FLEN)
NAN_BOXED(31051,16,FLEN)
NAN_BOXED(63819,16,FLEN)
NAN_BOXED(31051,16,FLEN)
NAN_BOXED(63819,16,FLEN)
NAN_BOXED(31051,16,FLEN)
NAN_BOXED(63819,16,FLEN)
NAN_BOXED(31051,16,FLEN)
NAN_BOXED(63819,16,FLEN)
NAN_BOXED(30495,16,FLEN)
NAN_BOXED(63263,16,FLEN)
NAN_BOXED(30495,16,FLEN)
NAN_BOXED(63263,16,FLEN)
NAN_BOXED(30495,16,FLEN)
NAN_BOXED(63263,16,FLEN)
NAN_BOXED(30495,16,FLEN)
NAN_BOXED(63263,16,FLEN)
NAN_BOXED(30495,16,FLEN)
NAN_BOXED(63263,16,FLEN)
NAN_BOXED(28939,16,FLEN)
NAN_BOXED(61707,16,FLEN)
NAN_BOXED(28939,16,FLEN)
NAN_BOXED(61707,16,FLEN)
NAN_BOXED(28939,16,FLEN)
NAN_BOXED(61707,16,FLEN)
NAN_BOXED(28939,16,FLEN)
NAN_BOXED(61707,16,FLEN)
NAN_BOXED(28939,16,FLEN)
NAN_BOXED(61707,16,FLEN)
NAN_BOXED(30666,16,FLEN)
NAN_BOXED(63434,16,FLEN)
NAN_BOXED(30666,16,FLEN)
NAN_BOXED(63434,16,FLEN)
NAN_BOXED(30666,16,FLEN)
NAN_BOXED(63434,16,FLEN)
NAN_BOXED(30666,16,FLEN)
NAN_BOXED(63434,16,FLEN)
NAN_BOXED(30666,16,FLEN)
NAN_BOXED(63434,16,FLEN)
NAN_BOXED(31242,16,FLEN)
NAN_BOXED(64010,16,FLEN)
NAN_BOXED(31242,16,FLEN)
NAN_BOXED(64010,16,FLEN)
NAN_BOXED(31242,16,FLEN)
NAN_BOXED(64010,16,FLEN)
NAN_BOXED(31242,16,FLEN)
NAN_BOXED(64010,16,FLEN)
NAN_BOXED(31242,16,FLEN)
NAN_BOXED(64010,16,FLEN)
NAN_BOXED(30696,16,FLEN)
NAN_BOXED(63464,16,FLEN)
NAN_BOXED(30696,16,FLEN)
NAN_BOXED(63464,16,FLEN)
NAN_BOXED(30696,16,FLEN)
NAN_BOXED(63464,16,FLEN)
NAN_BOXED(30696,16,FLEN)
NAN_BOXED(63464,16,FLEN)
NAN_BOXED(30696,16,FLEN)
NAN_BOXED(63464,16,FLEN)
NAN_BOXED(30583,16,FLEN)
NAN_BOXED(63351,16,FLEN)
NAN_BOXED(30583,16,FLEN)
NAN_BOXED(63351,16,FLEN)
NAN_BOXED(30583,16,FLEN)
NAN_BOXED(63351,16,FLEN)
NAN_BOXED(30583,16,FLEN)
NAN_BOXED(63351,16,FLEN)
NAN_BOXED(30583,16,FLEN)
NAN_BOXED(63351,16,FLEN)
NAN_BOXED(29187,16,FLEN)
NAN_BOXED(61955,16,FLEN)
NAN_BOXED(29187,16,FLEN)
NAN_BOXED(61955,16,FLEN)
NAN_BOXED(29187,16,FLEN)
NAN_BOXED(61955,16,FLEN)
NAN_BOXED(29187,16,FLEN)
NAN_BOXED(61955,16,FLEN)
NAN_BOXED(29187,16,FLEN)
NAN_BOXED(61955,16,FLEN)
NAN_BOXED(30991,16,FLEN)
NAN_BOXED(63759,16,FLEN)
NAN_BOXED(30991,16,FLEN)
NAN_BOXED(63759,16,FLEN)
NAN_BOXED(30991,16,FLEN)
NAN_BOXED(63759,16,FLEN)
NAN_BOXED(30991,16,FLEN)
NAN_BOXED(63759,16,FLEN)
NAN_BOXED(30991,16,FLEN)
NAN_BOXED(63759,16,FLEN)
NAN_BOXED(31181,16,FLEN)
NAN_BOXED(63949,16,FLEN)
NAN_BOXED(31181,16,FLEN)
NAN_BOXED(63949,16,FLEN)
NAN_BOXED(31181,16,FLEN)
NAN_BOXED(63949,16,FLEN)
NAN_BOXED(31181,16,FLEN)
NAN_BOXED(63949,16,FLEN)
NAN_BOXED(31181,16,FLEN)
NAN_BOXED(63949,16,FLEN)
NAN_BOXED(30317,16,FLEN)
NAN_BOXED(63085,16,FLEN)
NAN_BOXED(30317,16,FLEN)
NAN_BOXED(63085,16,FLEN)
NAN_BOXED(30317,16,FLEN)
NAN_BOXED(63085,16,FLEN)
NAN_BOXED(30317,16,FLEN)
NAN_BOXED(63085,16,FLEN)
NAN_BOXED(30317,16,FLEN)
NAN_BOXED(63085,16,FLEN)
NAN_BOXED(29966,16,FLEN)
NAN_BOXED(62734,16,FLEN)
NAN_BOXED(29966,16,FLEN)
NAN_BOXED(62734,16,FLEN)
NAN_BOXED(29966,16,FLEN)
NAN_BOXED(62734,16,FLEN)
NAN_BOXED(29966,16,FLEN)
NAN_BOXED(62734,16,FLEN)
NAN_BOXED(29966,16,FLEN)
NAN_BOXED(62734,16,FLEN)
NAN_BOXED(31164,16,FLEN)
NAN_BOXED(63932,16,FLEN)
NAN_BOXED(31164,16,FLEN)
NAN_BOXED(63932,16,FLEN)
NAN_BOXED(31164,16,FLEN)
NAN_BOXED(63932,16,FLEN)
NAN_BOXED(31164,16,FLEN)
NAN_BOXED(63932,16,FLEN)
NAN_BOXED(31164,16,FLEN)
NAN_BOXED(63932,16,FLEN)
NAN_BOXED(31380,16,FLEN)
NAN_BOXED(64148,16,FLEN)
NAN_BOXED(31380,16,FLEN)
NAN_BOXED(64148,16,FLEN)
NAN_BOXED(31380,16,FLEN)
NAN_BOXED(64148,16,FLEN)
NAN_BOXED(31380,16,FLEN)
NAN_BOXED(64148,16,FLEN)
NAN_BOXED(31380,16,FLEN)
NAN_BOXED(64148,16,FLEN)
NAN_BOXED(28225,16,FLEN)
NAN_BOXED(60993,16,FLEN)
NAN_BOXED(28225,16,FLEN)
NAN_BOXED(60993,16,FLEN)
NAN_BOXED(28225,16,FLEN)
NAN_BOXED(60993,16,FLEN)
NAN_BOXED(28225,16,FLEN)
NAN_BOXED(60993,16,FLEN)
NAN_BOXED(28225,16,FLEN)
NAN_BOXED(60993,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(63793,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(63793,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(63793,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(63793,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(63793,16,FLEN)
NAN_BOXED(29818,16,FLEN)
NAN_BOXED(62586,16,FLEN)
NAN_BOXED(29818,16,FLEN)
NAN_BOXED(62586,16,FLEN)
NAN_BOXED(29818,16,FLEN)
NAN_BOXED(62586,16,FLEN)
NAN_BOXED(29818,16,FLEN)
NAN_BOXED(62586,16,FLEN)
NAN_BOXED(29818,16,FLEN)
NAN_BOXED(62586,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(61032,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(61032,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(61032,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(61032,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(61032,16,FLEN)
NAN_BOXED(30296,16,FLEN)
NAN_BOXED(63064,16,FLEN)
NAN_BOXED(30296,16,FLEN)
NAN_BOXED(63064,16,FLEN)
NAN_BOXED(30296,16,FLEN)
NAN_BOXED(63064,16,FLEN)
NAN_BOXED(30296,16,FLEN)
NAN_BOXED(63064,16,FLEN)
NAN_BOXED(30296,16,FLEN)
NAN_BOXED(63064,16,FLEN)
NAN_BOXED(29796,16,FLEN)
NAN_BOXED(62564,16,FLEN)
NAN_BOXED(29796,16,FLEN)
NAN_BOXED(62564,16,FLEN)
NAN_BOXED(29796,16,FLEN)
NAN_BOXED(62564,16,FLEN)
NAN_BOXED(29796,16,FLEN)
NAN_BOXED(62564,16,FLEN)
NAN_BOXED(29796,16,FLEN)
NAN_BOXED(62564,16,FLEN)
NAN_BOXED(31317,16,FLEN)
NAN_BOXED(64085,16,FLEN)
NAN_BOXED(31317,16,FLEN)
NAN_BOXED(64085,16,FLEN)
NAN_BOXED(31317,16,FLEN)
NAN_BOXED(64085,16,FLEN)
NAN_BOXED(31317,16,FLEN)
NAN_BOXED(64085,16,FLEN)
NAN_BOXED(31317,16,FLEN)
NAN_BOXED(64085,16,FLEN)
NAN_BOXED(28740,16,FLEN)
NAN_BOXED(61508,16,FLEN)
NAN_BOXED(28740,16,FLEN)
NAN_BOXED(61508,16,FLEN)
NAN_BOXED(28740,16,FLEN)
NAN_BOXED(61508,16,FLEN)
NAN_BOXED(28740,16,FLEN)
NAN_BOXED(61508,16,FLEN)
NAN_BOXED(28740,16,FLEN)
NAN_BOXED(61508,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(63796,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(63796,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(63796,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(63796,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(63796,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(64248,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(64248,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(64248,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(64248,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(64248,16,FLEN)
NAN_BOXED(25793,16,FLEN)
NAN_BOXED(58561,16,FLEN)
NAN_BOXED(25793,16,FLEN)
NAN_BOXED(58561,16,FLEN)
NAN_BOXED(25793,16,FLEN)
NAN_BOXED(58561,16,FLEN)
NAN_BOXED(25793,16,FLEN)
NAN_BOXED(58561,16,FLEN)
NAN_BOXED(25793,16,FLEN)
NAN_BOXED(58561,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(63858,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(63858,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(63858,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(63858,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(63858,16,FLEN)
NAN_BOXED(31633,16,FLEN)
NAN_BOXED(64401,16,FLEN)
NAN_BOXED(31633,16,FLEN)
NAN_BOXED(64401,16,FLEN)
NAN_BOXED(31633,16,FLEN)
NAN_BOXED(64401,16,FLEN)
NAN_BOXED(31633,16,FLEN)
NAN_BOXED(64401,16,FLEN)
NAN_BOXED(31633,16,FLEN)
NAN_BOXED(64401,16,FLEN)
NAN_BOXED(31229,16,FLEN)
NAN_BOXED(63997,16,FLEN)
NAN_BOXED(31229,16,FLEN)
NAN_BOXED(63997,16,FLEN)
NAN_BOXED(31229,16,FLEN)
NAN_BOXED(63997,16,FLEN)
NAN_BOXED(31229,16,FLEN)
NAN_BOXED(63997,16,FLEN)
NAN_BOXED(31229,16,FLEN)
NAN_BOXED(63997,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(63805,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(63805,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(63805,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(63805,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(63805,16,FLEN)
NAN_BOXED(31543,16,FLEN)
NAN_BOXED(64311,16,FLEN)
NAN_BOXED(31543,16,FLEN)
NAN_BOXED(64311,16,FLEN)
NAN_BOXED(31543,16,FLEN)
NAN_BOXED(64311,16,FLEN)
NAN_BOXED(31543,16,FLEN)
NAN_BOXED(64311,16,FLEN)
NAN_BOXED(31543,16,FLEN)
NAN_BOXED(64311,16,FLEN)
NAN_BOXED(30196,16,FLEN)
NAN_BOXED(62964,16,FLEN)
NAN_BOXED(30196,16,FLEN)
NAN_BOXED(62964,16,FLEN)
NAN_BOXED(30196,16,FLEN)
NAN_BOXED(62964,16,FLEN)
NAN_BOXED(30196,16,FLEN)
NAN_BOXED(62964,16,FLEN)
NAN_BOXED(30196,16,FLEN)
NAN_BOXED(62964,16,FLEN)
NAN_BOXED(29349,16,FLEN)
NAN_BOXED(62117,16,FLEN)
NAN_BOXED(29349,16,FLEN)
NAN_BOXED(62117,16,FLEN)
NAN_BOXED(29349,16,FLEN)
NAN_BOXED(62117,16,FLEN)
NAN_BOXED(29349,16,FLEN)
NAN_BOXED(62117,16,FLEN)
NAN_BOXED(29349,16,FLEN)
NAN_BOXED(62117,16,FLEN)
NAN_BOXED(24719,16,FLEN)
NAN_BOXED(57487,16,FLEN)
NAN_BOXED(24719,16,FLEN)
NAN_BOXED(57487,16,FLEN)
NAN_BOXED(24719,16,FLEN)
NAN_BOXED(57487,16,FLEN)
NAN_BOXED(24719,16,FLEN)
NAN_BOXED(57487,16,FLEN)
NAN_BOXED(24719,16,FLEN)
NAN_BOXED(57487,16,FLEN)
NAN_BOXED(30037,16,FLEN)
NAN_BOXED(62805,16,FLEN)
NAN_BOXED(30037,16,FLEN)
NAN_BOXED(62805,16,FLEN)
NAN_BOXED(30037,16,FLEN)
NAN_BOXED(62805,16,FLEN)
NAN_BOXED(30037,16,FLEN)
NAN_BOXED(62805,16,FLEN)
NAN_BOXED(30037,16,FLEN)
NAN_BOXED(62805,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(63934,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(63934,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(63934,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(63934,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(63934,16,FLEN)
NAN_BOXED(30966,16,FLEN)
NAN_BOXED(63734,16,FLEN)
NAN_BOXED(30966,16,FLEN)
NAN_BOXED(63734,16,FLEN)
NAN_BOXED(30966,16,FLEN)
NAN_BOXED(63734,16,FLEN)
NAN_BOXED(30966,16,FLEN)
NAN_BOXED(63734,16,FLEN)
NAN_BOXED(30966,16,FLEN)
NAN_BOXED(63734,16,FLEN)
NAN_BOXED(28989,16,FLEN)
NAN_BOXED(61757,16,FLEN)
NAN_BOXED(28989,16,FLEN)
NAN_BOXED(61757,16,FLEN)
NAN_BOXED(28989,16,FLEN)
NAN_BOXED(61757,16,FLEN)
NAN_BOXED(28989,16,FLEN)
NAN_BOXED(61757,16,FLEN)
NAN_BOXED(28989,16,FLEN)
NAN_BOXED(61757,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(62625,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(62625,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(62625,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(62625,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(62625,16,FLEN)
NAN_BOXED(30818,16,FLEN)
NAN_BOXED(63586,16,FLEN)
NAN_BOXED(30818,16,FLEN)
NAN_BOXED(63586,16,FLEN)
NAN_BOXED(30818,16,FLEN)
NAN_BOXED(63586,16,FLEN)
NAN_BOXED(30818,16,FLEN)
NAN_BOXED(63586,16,FLEN)
NAN_BOXED(30818,16,FLEN)
NAN_BOXED(63586,16,FLEN)
NAN_BOXED(30629,16,FLEN)
NAN_BOXED(63397,16,FLEN)
NAN_BOXED(30629,16,FLEN)
NAN_BOXED(63397,16,FLEN)
NAN_BOXED(30629,16,FLEN)
NAN_BOXED(63397,16,FLEN)
NAN_BOXED(30629,16,FLEN)
NAN_BOXED(63397,16,FLEN)
NAN_BOXED(30629,16,FLEN)
NAN_BOXED(63397,16,FLEN)
NAN_BOXED(27180,16,FLEN)
NAN_BOXED(59948,16,FLEN)
NAN_BOXED(27180,16,FLEN)
NAN_BOXED(59948,16,FLEN)
NAN_BOXED(27180,16,FLEN)
NAN_BOXED(59948,16,FLEN)
NAN_BOXED(27180,16,FLEN)
NAN_BOXED(59948,16,FLEN)
NAN_BOXED(27180,16,FLEN)
NAN_BOXED(59948,16,FLEN)
NAN_BOXED(30766,16,FLEN)
NAN_BOXED(63534,16,FLEN)
NAN_BOXED(30766,16,FLEN)
NAN_BOXED(63534,16,FLEN)
NAN_BOXED(30766,16,FLEN)
NAN_BOXED(63534,16,FLEN)
NAN_BOXED(30766,16,FLEN)
NAN_BOXED(63534,16,FLEN)
NAN_BOXED(30766,16,FLEN)
NAN_BOXED(63534,16,FLEN)
NAN_BOXED(30322,16,FLEN)
NAN_BOXED(63090,16,FLEN)
NAN_BOXED(30322,16,FLEN)
NAN_BOXED(63090,16,FLEN)
NAN_BOXED(30322,16,FLEN)
NAN_BOXED(63090,16,FLEN)
NAN_BOXED(30322,16,FLEN)
NAN_BOXED(63090,16,FLEN)
NAN_BOXED(30322,16,FLEN)
NAN_BOXED(63090,16,FLEN)
NAN_BOXED(30369,16,FLEN)
NAN_BOXED(63137,16,FLEN)
NAN_BOXED(30369,16,FLEN)
NAN_BOXED(63137,16,FLEN)
NAN_BOXED(30369,16,FLEN)
NAN_BOXED(63137,16,FLEN)
NAN_BOXED(30369,16,FLEN)
NAN_BOXED(63137,16,FLEN)
NAN_BOXED(30369,16,FLEN)
NAN_BOXED(63137,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(64324,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(64324,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(64324,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(64324,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(64324,16,FLEN)
NAN_BOXED(31417,16,FLEN)
NAN_BOXED(64185,16,FLEN)
NAN_BOXED(31417,16,FLEN)
NAN_BOXED(64185,16,FLEN)
NAN_BOXED(31417,16,FLEN)
NAN_BOXED(64185,16,FLEN)
NAN_BOXED(31417,16,FLEN)
NAN_BOXED(64185,16,FLEN)
NAN_BOXED(31417,16,FLEN)
NAN_BOXED(64185,16,FLEN)
NAN_BOXED(30078,16,FLEN)
NAN_BOXED(62846,16,FLEN)
NAN_BOXED(30078,16,FLEN)
NAN_BOXED(62846,16,FLEN)
NAN_BOXED(30078,16,FLEN)
NAN_BOXED(62846,16,FLEN)
NAN_BOXED(30078,16,FLEN)
NAN_BOXED(62846,16,FLEN)
NAN_BOXED(30078,16,FLEN)
NAN_BOXED(62846,16,FLEN)
NAN_BOXED(31128,16,FLEN)
NAN_BOXED(63896,16,FLEN)
NAN_BOXED(31128,16,FLEN)
NAN_BOXED(63896,16,FLEN)
NAN_BOXED(31128,16,FLEN)
NAN_BOXED(63896,16,FLEN)
NAN_BOXED(31128,16,FLEN)
NAN_BOXED(63896,16,FLEN)
NAN_BOXED(31128,16,FLEN)
NAN_BOXED(63896,16,FLEN)
NAN_BOXED(29908,16,FLEN)
NAN_BOXED(62676,16,FLEN)
NAN_BOXED(29908,16,FLEN)
NAN_BOXED(62676,16,FLEN)
NAN_BOXED(29908,16,FLEN)
NAN_BOXED(62676,16,FLEN)
NAN_BOXED(29908,16,FLEN)
NAN_BOXED(62676,16,FLEN)
NAN_BOXED(29908,16,FLEN)
NAN_BOXED(62676,16,FLEN)
NAN_BOXED(31526,16,FLEN)
NAN_BOXED(64294,16,FLEN)
NAN_BOXED(31526,16,FLEN)
NAN_BOXED(64294,16,FLEN)
NAN_BOXED(31526,16,FLEN)
NAN_BOXED(64294,16,FLEN)
NAN_BOXED(31526,16,FLEN)
NAN_BOXED(64294,16,FLEN)
NAN_BOXED(31526,16,FLEN)
NAN_BOXED(64294,16,FLEN)
NAN_BOXED(30978,16,FLEN)
NAN_BOXED(63746,16,FLEN)
NAN_BOXED(30978,16,FLEN)
NAN_BOXED(63746,16,FLEN)
NAN_BOXED(30978,16,FLEN)
NAN_BOXED(63746,16,FLEN)
NAN_BOXED(30978,16,FLEN)
NAN_BOXED(63746,16,FLEN)
NAN_BOXED(30978,16,FLEN)
NAN_BOXED(63746,16,FLEN)
NAN_BOXED(31690,16,FLEN)
NAN_BOXED(64458,16,FLEN)
NAN_BOXED(31690,16,FLEN)
NAN_BOXED(64458,16,FLEN)
NAN_BOXED(31690,16,FLEN)
NAN_BOXED(64458,16,FLEN)
NAN_BOXED(31690,16,FLEN)
NAN_BOXED(64458,16,FLEN)
NAN_BOXED(31690,16,FLEN)
NAN_BOXED(64458,16,FLEN)
NAN_BOXED(27702,16,FLEN)
NAN_BOXED(60470,16,FLEN)
NAN_BOXED(27702,16,FLEN)
NAN_BOXED(60470,16,FLEN)
NAN_BOXED(27702,16,FLEN)
NAN_BOXED(60470,16,FLEN)
NAN_BOXED(27702,16,FLEN)
NAN_BOXED(60470,16,FLEN)
NAN_BOXED(27702,16,FLEN)
NAN_BOXED(60470,16,FLEN)
NAN_BOXED(31230,16,FLEN)
NAN_BOXED(63998,16,FLEN)
NAN_BOXED(31230,16,FLEN)
NAN_BOXED(63998,16,FLEN)
NAN_BOXED(31230,16,FLEN)
NAN_BOXED(63998,16,FLEN)
NAN_BOXED(31230,16,FLEN)
NAN_BOXED(63998,16,FLEN)
NAN_BOXED(31230,16,FLEN)
NAN_BOXED(63998,16,FLEN)
NAN_BOXED(24582,16,FLEN)
NAN_BOXED(57350,16,FLEN)
NAN_BOXED(24582,16,FLEN)
NAN_BOXED(57350,16,FLEN)
NAN_BOXED(24582,16,FLEN)
NAN_BOXED(57350,16,FLEN)
NAN_BOXED(24582,16,FLEN)
NAN_BOXED(57350,16,FLEN)
NAN_BOXED(24582,16,FLEN)
NAN_BOXED(57350,16,FLEN)
NAN_BOXED(30758,16,FLEN)
NAN_BOXED(63526,16,FLEN)
NAN_BOXED(30758,16,FLEN)
NAN_BOXED(63526,16,FLEN)
NAN_BOXED(30758,16,FLEN)
NAN_BOXED(63526,16,FLEN)
NAN_BOXED(30758,16,FLEN)
NAN_BOXED(63526,16,FLEN)
NAN_BOXED(30758,16,FLEN)
NAN_BOXED(63526,16,FLEN)
NAN_BOXED(30672,16,FLEN)
NAN_BOXED(63440,16,FLEN)
NAN_BOXED(30672,16,FLEN)
NAN_BOXED(63440,16,FLEN)
NAN_BOXED(30672,16,FLEN)
NAN_BOXED(63440,16,FLEN)
NAN_BOXED(30672,16,FLEN)
NAN_BOXED(63440,16,FLEN)
NAN_BOXED(30672,16,FLEN)
NAN_BOXED(63440,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(63854,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(63854,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(63854,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(63854,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(63854,16,FLEN)
NAN_BOXED(30179,16,FLEN)
NAN_BOXED(62947,16,FLEN)
NAN_BOXED(30179,16,FLEN)
NAN_BOXED(62947,16,FLEN)
NAN_BOXED(30179,16,FLEN)
NAN_BOXED(62947,16,FLEN)
NAN_BOXED(30179,16,FLEN)
NAN_BOXED(62947,16,FLEN)
NAN_BOXED(30179,16,FLEN)
NAN_BOXED(62947,16,FLEN)
NAN_BOXED(29740,16,FLEN)
NAN_BOXED(62508,16,FLEN)
NAN_BOXED(29740,16,FLEN)
NAN_BOXED(62508,16,FLEN)
NAN_BOXED(29740,16,FLEN)
NAN_BOXED(62508,16,FLEN)
NAN_BOXED(29740,16,FLEN)
NAN_BOXED(62508,16,FLEN)
NAN_BOXED(29740,16,FLEN)
NAN_BOXED(62508,16,FLEN)
NAN_BOXED(30437,16,FLEN)
NAN_BOXED(63205,16,FLEN)
NAN_BOXED(30437,16,FLEN)
NAN_BOXED(63205,16,FLEN)
NAN_BOXED(30437,16,FLEN)
NAN_BOXED(63205,16,FLEN)
NAN_BOXED(30437,16,FLEN)
NAN_BOXED(63205,16,FLEN)
NAN_BOXED(30437,16,FLEN)
NAN_BOXED(63205,16,FLEN)
NAN_BOXED(27669,16,FLEN)
NAN_BOXED(60437,16,FLEN)
NAN_BOXED(27669,16,FLEN)
NAN_BOXED(60437,16,FLEN)
NAN_BOXED(27669,16,FLEN)
NAN_BOXED(60437,16,FLEN)
NAN_BOXED(27669,16,FLEN)
NAN_BOXED(60437,16,FLEN)
NAN_BOXED(27669,16,FLEN)
NAN_BOXED(60437,16,FLEN)
NAN_BOXED(31133,16,FLEN)
NAN_BOXED(63901,16,FLEN)
NAN_BOXED(31133,16,FLEN)
NAN_BOXED(63901,16,FLEN)
NAN_BOXED(31133,16,FLEN)
NAN_BOXED(63901,16,FLEN)
NAN_BOXED(31133,16,FLEN)
NAN_BOXED(63901,16,FLEN)
NAN_BOXED(31133,16,FLEN)
NAN_BOXED(63901,16,FLEN)
NAN_BOXED(30520,16,FLEN)
NAN_BOXED(63288,16,FLEN)
NAN_BOXED(30520,16,FLEN)
NAN_BOXED(63288,16,FLEN)
NAN_BOXED(30520,16,FLEN)
NAN_BOXED(63288,16,FLEN)
NAN_BOXED(30520,16,FLEN)
NAN_BOXED(63288,16,FLEN)
NAN_BOXED(30520,16,FLEN)
NAN_BOXED(63288,16,FLEN)
NAN_BOXED(28571,16,FLEN)
NAN_BOXED(61339,16,FLEN)
NAN_BOXED(28571,16,FLEN)
NAN_BOXED(61339,16,FLEN)
NAN_BOXED(28571,16,FLEN)
NAN_BOXED(61339,16,FLEN)
NAN_BOXED(28571,16,FLEN)
NAN_BOXED(61339,16,FLEN)
NAN_BOXED(28571,16,FLEN)
NAN_BOXED(61339,16,FLEN)
NAN_BOXED(29344,16,FLEN)
NAN_BOXED(62112,16,FLEN)
NAN_BOXED(29344,16,FLEN)
NAN_BOXED(62112,16,FLEN)
NAN_BOXED(29344,16,FLEN)
NAN_BOXED(62112,16,FLEN)
NAN_BOXED(29344,16,FLEN)
NAN_BOXED(62112,16,FLEN)
NAN_BOXED(29344,16,FLEN)
NAN_BOXED(62112,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(64404,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(64404,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(64404,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(64404,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(64404,16,FLEN)
NAN_BOXED(28846,16,FLEN)
NAN_BOXED(61606,16,FLEN)
NAN_BOXED(28846,16,FLEN)
NAN_BOXED(61606,16,FLEN)
NAN_BOXED(28846,16,FLEN)
NAN_BOXED(61606,16,FLEN)
NAN_BOXED(28846,16,FLEN)
NAN_BOXED(61606,16,FLEN)
NAN_BOXED(28846,16,FLEN)
NAN_BOXED(61606,16,FLEN)
NAN_BOXED(30219,16,FLEN)
NAN_BOXED(62983,16,FLEN)
NAN_BOXED(30219,16,FLEN)
NAN_BOXED(62983,16,FLEN)
NAN_BOXED(30219,16,FLEN)
NAN_BOXED(62983,16,FLEN)
NAN_BOXED(30219,16,FLEN)
NAN_BOXED(62983,16,FLEN)
NAN_BOXED(30219,16,FLEN)
NAN_BOXED(62983,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(61647,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(61647,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(61647,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(61647,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(61647,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(64474,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(64474,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(64474,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(64474,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(64474,16,FLEN)
NAN_BOXED(30333,16,FLEN)
NAN_BOXED(63097,16,FLEN)
NAN_BOXED(30333,16,FLEN)
NAN_BOXED(63097,16,FLEN)
NAN_BOXED(30333,16,FLEN)
NAN_BOXED(63097,16,FLEN)
NAN_BOXED(30333,16,FLEN)
NAN_BOXED(63097,16,FLEN)
NAN_BOXED(30333,16,FLEN)
NAN_BOXED(63097,16,FLEN)
NAN_BOXED(31492,16,FLEN)
NAN_BOXED(64258,16,FLEN)
NAN_BOXED(31492,16,FLEN)
NAN_BOXED(64258,16,FLEN)
NAN_BOXED(31492,16,FLEN)
NAN_BOXED(64258,16,FLEN)
NAN_BOXED(31492,16,FLEN)
NAN_BOXED(64258,16,FLEN)
NAN_BOXED(31492,16,FLEN)
NAN_BOXED(64258,16,FLEN)
NAN_BOXED(31573,16,FLEN)
NAN_BOXED(64339,16,FLEN)
NAN_BOXED(31573,16,FLEN)
NAN_BOXED(64339,16,FLEN)
NAN_BOXED(31573,16,FLEN)
NAN_BOXED(64339,16,FLEN)
NAN_BOXED(31573,16,FLEN)
NAN_BOXED(64339,16,FLEN)
NAN_BOXED(31573,16,FLEN)
NAN_BOXED(64339,16,FLEN)
NAN_BOXED(30712,16,FLEN)
NAN_BOXED(63484,16,FLEN)
NAN_BOXED(30712,16,FLEN)
NAN_BOXED(63484,16,FLEN)
NAN_BOXED(30712,16,FLEN)
NAN_BOXED(63484,16,FLEN)
NAN_BOXED(30712,16,FLEN)
NAN_BOXED(63484,16,FLEN)
NAN_BOXED(30712,16,FLEN)
NAN_BOXED(63484,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(63837,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(63837,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(63837,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(63837,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(63837,16,FLEN)
NAN_BOXED(30944,16,FLEN)
NAN_BOXED(63714,16,FLEN)
NAN_BOXED(30944,16,FLEN)
NAN_BOXED(63714,16,FLEN)
NAN_BOXED(30944,16,FLEN)
NAN_BOXED(63714,16,FLEN)
NAN_BOXED(30944,16,FLEN)
NAN_BOXED(63714,16,FLEN)
NAN_BOXED(30944,16,FLEN)
NAN_BOXED(63714,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(62836,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(62836,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(62836,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(62836,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(62836,16,FLEN)
NAN_BOXED(31536,16,FLEN)
NAN_BOXED(64306,16,FLEN)
NAN_BOXED(31536,16,FLEN)
NAN_BOXED(64306,16,FLEN)
NAN_BOXED(31536,16,FLEN)
NAN_BOXED(64306,16,FLEN)
NAN_BOXED(31536,16,FLEN)
NAN_BOXED(64306,16,FLEN)
NAN_BOXED(31536,16,FLEN)
NAN_BOXED(64306,16,FLEN)
NAN_BOXED(26762,16,FLEN)
NAN_BOXED(59562,16,FLEN)
NAN_BOXED(26762,16,FLEN)
NAN_BOXED(59562,16,FLEN)
NAN_BOXED(26762,16,FLEN)
NAN_BOXED(59562,16,FLEN)
NAN_BOXED(26762,16,FLEN)
NAN_BOXED(59562,16,FLEN)
NAN_BOXED(26762,16,FLEN)
NAN_BOXED(59562,16,FLEN)
NAN_BOXED(29723,16,FLEN)
NAN_BOXED(62495,16,FLEN)
NAN_BOXED(29723,16,FLEN)
NAN_BOXED(62495,16,FLEN)
NAN_BOXED(29723,16,FLEN)
NAN_BOXED(62495,16,FLEN)
NAN_BOXED(29723,16,FLEN)
NAN_BOXED(62495,16,FLEN)
NAN_BOXED(29723,16,FLEN)
NAN_BOXED(62495,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(64190,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(64190,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(64190,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(64190,16,FLEN)
NAN_BOXED(31420,16,FLEN)
NAN_BOXED(64190,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(63936,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(63936,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(63936,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(63936,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(63936,16,FLEN)
NAN_BOXED(27710,16,FLEN)
NAN_BOXED(60494,16,FLEN)
NAN_BOXED(27710,16,FLEN)
NAN_BOXED(60494,16,FLEN)
NAN_BOXED(27710,16,FLEN)
NAN_BOXED(60494,16,FLEN)
NAN_BOXED(27710,16,FLEN)
NAN_BOXED(60494,16,FLEN)
NAN_BOXED(27710,16,FLEN)
NAN_BOXED(60494,16,FLEN)
NAN_BOXED(31474,16,FLEN)
NAN_BOXED(64244,16,FLEN)
NAN_BOXED(31474,16,FLEN)
NAN_BOXED(64244,16,FLEN)
NAN_BOXED(31474,16,FLEN)
NAN_BOXED(64244,16,FLEN)
NAN_BOXED(31474,16,FLEN)
NAN_BOXED(64244,16,FLEN)
NAN_BOXED(31474,16,FLEN)
NAN_BOXED(64244,16,FLEN)
NAN_BOXED(29491,16,FLEN)
NAN_BOXED(62267,16,FLEN)
NAN_BOXED(29491,16,FLEN)
NAN_BOXED(62267,16,FLEN)
NAN_BOXED(29491,16,FLEN)
NAN_BOXED(62267,16,FLEN)
NAN_BOXED(29491,16,FLEN)
NAN_BOXED(62267,16,FLEN)
NAN_BOXED(29491,16,FLEN)
NAN_BOXED(62267,16,FLEN)
NAN_BOXED(25556,16,FLEN)
NAN_BOXED(58410,16,FLEN)
NAN_BOXED(25556,16,FLEN)
NAN_BOXED(58410,16,FLEN)
NAN_BOXED(25556,16,FLEN)
NAN_BOXED(58410,16,FLEN)
NAN_BOXED(25556,16,FLEN)
NAN_BOXED(58410,16,FLEN)
NAN_BOXED(25556,16,FLEN)
NAN_BOXED(58410,16,FLEN)
NAN_BOXED(30025,16,FLEN)
NAN_BOXED(62797,16,FLEN)
NAN_BOXED(30025,16,FLEN)
NAN_BOXED(62797,16,FLEN)
NAN_BOXED(30025,16,FLEN)
NAN_BOXED(62797,16,FLEN)
NAN_BOXED(30025,16,FLEN)
NAN_BOXED(62797,16,FLEN)
NAN_BOXED(30025,16,FLEN)
NAN_BOXED(62797,16,FLEN)
NAN_BOXED(28866,16,FLEN)
NAN_BOXED(61626,16,FLEN)
NAN_BOXED(28866,16,FLEN)
NAN_BOXED(61626,16,FLEN)
NAN_BOXED(28866,16,FLEN)
NAN_BOXED(61626,16,FLEN)
NAN_BOXED(28866,16,FLEN)
NAN_BOXED(61626,16,FLEN)
NAN_BOXED(28866,16,FLEN)
NAN_BOXED(61626,16,FLEN)
NAN_BOXED(31678,16,FLEN)
NAN_BOXED(64444,16,FLEN)
NAN_BOXED(31678,16,FLEN)
NAN_BOXED(64444,16,FLEN)
NAN_BOXED(31678,16,FLEN)
NAN_BOXED(64444,16,FLEN)
NAN_BOXED(31678,16,FLEN)
NAN_BOXED(64444,16,FLEN)
NAN_BOXED(31678,16,FLEN)
NAN_BOXED(64444,16,FLEN)
NAN_BOXED(31540,16,FLEN)
NAN_BOXED(64306,16,FLEN)
NAN_BOXED(31540,16,FLEN)
NAN_BOXED(64306,16,FLEN)
NAN_BOXED(31540,16,FLEN)
NAN_BOXED(64306,16,FLEN)
NAN_BOXED(31540,16,FLEN)
NAN_BOXED(64306,16,FLEN)
NAN_BOXED(31540,16,FLEN)
NAN_BOXED(64306,16,FLEN)
NAN_BOXED(30870,16,FLEN)
NAN_BOXED(63636,16,FLEN)
NAN_BOXED(30870,16,FLEN)
NAN_BOXED(63636,16,FLEN)
NAN_BOXED(30870,16,FLEN)
NAN_BOXED(63636,16,FLEN)
NAN_BOXED(30870,16,FLEN)
NAN_BOXED(63636,16,FLEN)
NAN_BOXED(30870,16,FLEN)
NAN_BOXED(63636,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(64110,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(64110,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(64110,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(64110,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(64110,16,FLEN)
NAN_BOXED(31723,16,FLEN)
NAN_BOXED(64489,16,FLEN)
NAN_BOXED(31723,16,FLEN)
NAN_BOXED(64489,16,FLEN)
NAN_BOXED(31723,16,FLEN)
NAN_BOXED(64489,16,FLEN)
NAN_BOXED(31723,16,FLEN)
NAN_BOXED(64489,16,FLEN)
NAN_BOXED(31723,16,FLEN)
NAN_BOXED(64489,16,FLEN)
NAN_BOXED(31550,16,FLEN)
NAN_BOXED(64316,16,FLEN)
NAN_BOXED(31550,16,FLEN)
NAN_BOXED(64316,16,FLEN)
NAN_BOXED(31550,16,FLEN)
NAN_BOXED(64316,16,FLEN)
NAN_BOXED(31550,16,FLEN)
NAN_BOXED(64316,16,FLEN)
NAN_BOXED(31550,16,FLEN)
NAN_BOXED(64316,16,FLEN)
NAN_BOXED(30792,16,FLEN)
NAN_BOXED(63560,16,FLEN)
NAN_BOXED(30792,16,FLEN)
NAN_BOXED(63560,16,FLEN)
NAN_BOXED(30792,16,FLEN)
NAN_BOXED(63560,16,FLEN)
NAN_BOXED(30792,16,FLEN)
NAN_BOXED(63560,16,FLEN)
NAN_BOXED(30792,16,FLEN)
NAN_BOXED(63560,16,FLEN)
NAN_BOXED(31386,16,FLEN)
NAN_BOXED(64154,16,FLEN)
NAN_BOXED(31386,16,FLEN)
NAN_BOXED(64154,16,FLEN)
NAN_BOXED(31386,16,FLEN)
NAN_BOXED(64154,16,FLEN)
NAN_BOXED(31386,16,FLEN)
NAN_BOXED(64154,16,FLEN)
NAN_BOXED(31386,16,FLEN)
NAN_BOXED(64154,16,FLEN)
NAN_BOXED(31315,16,FLEN)
NAN_BOXED(64083,16,FLEN)
NAN_BOXED(31315,16,FLEN)
NAN_BOXED(64083,16,FLEN)
NAN_BOXED(31315,16,FLEN)
NAN_BOXED(64083,16,FLEN)
NAN_BOXED(31315,16,FLEN)
NAN_BOXED(64083,16,FLEN)
NAN_BOXED(31315,16,FLEN)
NAN_BOXED(64083,16,FLEN)
NAN_BOXED(30896,16,FLEN)
NAN_BOXED(63664,16,FLEN)
NAN_BOXED(30896,16,FLEN)
NAN_BOXED(63664,16,FLEN)
NAN_BOXED(30896,16,FLEN)
NAN_BOXED(63664,16,FLEN)
NAN_BOXED(30896,16,FLEN)
NAN_BOXED(63664,16,FLEN)
NAN_BOXED(30896,16,FLEN)
NAN_BOXED(63664,16,FLEN)
NAN_BOXED(31329,16,FLEN)
NAN_BOXED(64097,16,FLEN)
NAN_BOXED(31329,16,FLEN)
NAN_BOXED(64097,16,FLEN)
NAN_BOXED(31329,16,FLEN)
NAN_BOXED(64097,16,FLEN)
NAN_BOXED(31329,16,FLEN)
NAN_BOXED(64097,16,FLEN)
NAN_BOXED(31329,16,FLEN)
NAN_BOXED(64097,16,FLEN)
NAN_BOXED(19505,16,FLEN)
NAN_BOXED(52271,16,FLEN)
NAN_BOXED(19505,16,FLEN)
NAN_BOXED(52271,16,FLEN)
NAN_BOXED(19505,16,FLEN)
NAN_BOXED(52271,16,FLEN)
NAN_BOXED(19505,16,FLEN)
NAN_BOXED(52271,16,FLEN)
NAN_BOXED(19505,16,FLEN)
NAN_BOXED(52271,16,FLEN)
NAN_BOXED(30733,16,FLEN)
NAN_BOXED(63501,16,FLEN)
NAN_BOXED(30733,16,FLEN)
NAN_BOXED(63501,16,FLEN)
NAN_BOXED(30733,16,FLEN)
NAN_BOXED(63501,16,FLEN)
NAN_BOXED(30733,16,FLEN)
NAN_BOXED(63501,16,FLEN)
NAN_BOXED(30733,16,FLEN)
NAN_BOXED(63501,16,FLEN)
NAN_BOXED(27698,16,FLEN)
NAN_BOXED(60466,16,FLEN)
NAN_BOXED(27698,16,FLEN)
NAN_BOXED(60466,16,FLEN)
NAN_BOXED(27698,16,FLEN)
NAN_BOXED(60466,16,FLEN)
NAN_BOXED(27698,16,FLEN)
NAN_BOXED(60466,16,FLEN)
NAN_BOXED(27698,16,FLEN)
NAN_BOXED(60466,16,FLEN)
NAN_BOXED(31626,16,FLEN)
NAN_BOXED(64394,16,FLEN)
NAN_BOXED(31626,16,FLEN)
NAN_BOXED(64394,16,FLEN)
NAN_BOXED(31626,16,FLEN)
NAN_BOXED(64394,16,FLEN)
NAN_BOXED(31626,16,FLEN)
NAN_BOXED(64394,16,FLEN)
NAN_BOXED(31626,16,FLEN)
NAN_BOXED(64394,16,FLEN)
NAN_BOXED(30342,16,FLEN)
NAN_BOXED(63110,16,FLEN)
NAN_BOXED(30342,16,FLEN)
NAN_BOXED(63110,16,FLEN)
NAN_BOXED(30342,16,FLEN)
NAN_BOXED(63110,16,FLEN)
NAN_BOXED(30342,16,FLEN)
NAN_BOXED(63110,16,FLEN)
NAN_BOXED(30342,16,FLEN)
NAN_BOXED(63110,16,FLEN)
NAN_BOXED(27639,16,FLEN)
NAN_BOXED(60407,16,FLEN)
NAN_BOXED(27639,16,FLEN)
NAN_BOXED(60407,16,FLEN)
NAN_BOXED(27639,16,FLEN)
NAN_BOXED(60407,16,FLEN)
NAN_BOXED(27639,16,FLEN)
NAN_BOXED(60407,16,FLEN)
NAN_BOXED(27639,16,FLEN)
NAN_BOXED(60407,16,FLEN)
NAN_BOXED(28690,16,FLEN)
NAN_BOXED(61458,16,FLEN)
NAN_BOXED(28690,16,FLEN)
NAN_BOXED(61458,16,FLEN)
NAN_BOXED(28690,16,FLEN)
NAN_BOXED(61458,16,FLEN)
NAN_BOXED(28690,16,FLEN)
NAN_BOXED(61458,16,FLEN)
NAN_BOXED(28690,16,FLEN)
NAN_BOXED(61458,16,FLEN)
NAN_BOXED(31394,16,FLEN)
NAN_BOXED(64162,16,FLEN)
NAN_BOXED(31394,16,FLEN)
NAN_BOXED(64162,16,FLEN)
NAN_BOXED(31394,16,FLEN)
NAN_BOXED(64162,16,FLEN)
NAN_BOXED(31394,16,FLEN)
NAN_BOXED(64162,16,FLEN)
NAN_BOXED(31394,16,FLEN)
NAN_BOXED(64162,16,FLEN)
NAN_BOXED(26777,16,FLEN)
NAN_BOXED(59545,16,FLEN)
NAN_BOXED(26777,16,FLEN)
NAN_BOXED(59545,16,FLEN)
NAN_BOXED(26777,16,FLEN)
NAN_BOXED(59545,16,FLEN)
NAN_BOXED(26777,16,FLEN)
NAN_BOXED(59545,16,FLEN)
NAN_BOXED(26777,16,FLEN)
NAN_BOXED(59545,16,FLEN)
NAN_BOXED(30685,16,FLEN)
NAN_BOXED(63453,16,FLEN)
NAN_BOXED(30685,16,FLEN)
NAN_BOXED(63453,16,FLEN)
NAN_BOXED(30685,16,FLEN)
NAN_BOXED(63453,16,FLEN)
NAN_BOXED(30685,16,FLEN)
NAN_BOXED(63453,16,FLEN)
NAN_BOXED(30685,16,FLEN)
NAN_BOXED(63453,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(61655,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(61655,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(61655,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(61655,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(61655,16,FLEN)
NAN_BOXED(30355,16,FLEN)
NAN_BOXED(63123,16,FLEN)
NAN_BOXED(30355,16,FLEN)
NAN_BOXED(63123,16,FLEN)
NAN_BOXED(30355,16,FLEN)
NAN_BOXED(63123,16,FLEN)
NAN_BOXED(30355,16,FLEN)
NAN_BOXED(63123,16,FLEN)
NAN_BOXED(30355,16,FLEN)
NAN_BOXED(63123,16,FLEN)
NAN_BOXED(30255,16,FLEN)
NAN_BOXED(63023,16,FLEN)
NAN_BOXED(30255,16,FLEN)
NAN_BOXED(63023,16,FLEN)
NAN_BOXED(30255,16,FLEN)
NAN_BOXED(63023,16,FLEN)
NAN_BOXED(30255,16,FLEN)
NAN_BOXED(63023,16,FLEN)
NAN_BOXED(30255,16,FLEN)
NAN_BOXED(63023,16,FLEN)
NAN_BOXED(30599,16,FLEN)
NAN_BOXED(63367,16,FLEN)
NAN_BOXED(30599,16,FLEN)
NAN_BOXED(63367,16,FLEN)
NAN_BOXED(30599,16,FLEN)
NAN_BOXED(63367,16,FLEN)
NAN_BOXED(30599,16,FLEN)
NAN_BOXED(63367,16,FLEN)
NAN_BOXED(30599,16,FLEN)
NAN_BOXED(63367,16,FLEN)
NAN_BOXED(26663,16,FLEN)
NAN_BOXED(59431,16,FLEN)
NAN_BOXED(26663,16,FLEN)
NAN_BOXED(59431,16,FLEN)
NAN_BOXED(26663,16,FLEN)
NAN_BOXED(59431,16,FLEN)
NAN_BOXED(26663,16,FLEN)
NAN_BOXED(59431,16,FLEN)
NAN_BOXED(26663,16,FLEN)
NAN_BOXED(59431,16,FLEN)
NAN_BOXED(30820,16,FLEN)
NAN_BOXED(63588,16,FLEN)
NAN_BOXED(30820,16,FLEN)
NAN_BOXED(63588,16,FLEN)
NAN_BOXED(30820,16,FLEN)
NAN_BOXED(63588,16,FLEN)
NAN_BOXED(30820,16,FLEN)
NAN_BOXED(63588,16,FLEN)
NAN_BOXED(30820,16,FLEN)
NAN_BOXED(63588,16,FLEN)
NAN_BOXED(30241,16,FLEN)
NAN_BOXED(63009,16,FLEN)
NAN_BOXED(30241,16,FLEN)
NAN_BOXED(63009,16,FLEN)
NAN_BOXED(30241,16,FLEN)
NAN_BOXED(63009,16,FLEN)
NAN_BOXED(30241,16,FLEN)
NAN_BOXED(63009,16,FLEN)
NAN_BOXED(30241,16,FLEN)
NAN_BOXED(63009,16,FLEN)
NAN_BOXED(30679,16,FLEN)
NAN_BOXED(63447,16,FLEN)
NAN_BOXED(30679,16,FLEN)
NAN_BOXED(63447,16,FLEN)
NAN_BOXED(30679,16,FLEN)
NAN_BOXED(63447,16,FLEN)
NAN_BOXED(30679,16,FLEN)
NAN_BOXED(63447,16,FLEN)
NAN_BOXED(30679,16,FLEN)
NAN_BOXED(63447,16,FLEN)
NAN_BOXED(30944,16,FLEN)
NAN_BOXED(63712,16,FLEN)
NAN_BOXED(30944,16,FLEN)
NAN_BOXED(63712,16,FLEN)
NAN_BOXED(30944,16,FLEN)
NAN_BOXED(63712,16,FLEN)
NAN_BOXED(30944,16,FLEN)
NAN_BOXED(63712,16,FLEN)
NAN_BOXED(30944,16,FLEN)
NAN_BOXED(63712,16,FLEN)
NAN_BOXED(30990,16,FLEN)
NAN_BOXED(63758,16,FLEN)
NAN_BOXED(30990,16,FLEN)
NAN_BOXED(63758,16,FLEN)
NAN_BOXED(30990,16,FLEN)
NAN_BOXED(63758,16,FLEN)
NAN_BOXED(30990,16,FLEN)
NAN_BOXED(63758,16,FLEN)
NAN_BOXED(30990,16,FLEN)
NAN_BOXED(63758,16,FLEN)
NAN_BOXED(28660,16,FLEN)
NAN_BOXED(61428,16,FLEN)
NAN_BOXED(28660,16,FLEN)
NAN_BOXED(61428,16,FLEN)
NAN_BOXED(28660,16,FLEN)
NAN_BOXED(61428,16,FLEN)
NAN_BOXED(28660,16,FLEN)
NAN_BOXED(61428,16,FLEN)
NAN_BOXED(28660,16,FLEN)
NAN_BOXED(61428,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(64192,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(64192,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_9:
    .fill 116*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
