// Generated by CIRCT unknown git version
module bm_DL_four_bit_adder_continuous_assign(	// file.cleaned.mlir:2:3
  input  carryin,	// file.cleaned.mlir:2:56
         x3,	// file.cleaned.mlir:2:74
         x2,	// file.cleaned.mlir:2:87
         x1,	// file.cleaned.mlir:2:100
         x0,	// file.cleaned.mlir:2:113
         y3,	// file.cleaned.mlir:2:126
         y2,	// file.cleaned.mlir:2:139
         y1,	// file.cleaned.mlir:2:152
         y0,	// file.cleaned.mlir:2:165
  output s3,	// file.cleaned.mlir:2:179
         s2,	// file.cleaned.mlir:2:192
         s1,	// file.cleaned.mlir:2:205
         s0,	// file.cleaned.mlir:2:218
         carryout	// file.cleaned.mlir:2:231
);

  wire _stage2_Cout;	// file.cleaned.mlir:5:31
  wire _stage1_Cout;	// file.cleaned.mlir:4:31
  wire _stage0_Cout;	// file.cleaned.mlir:3:31
  fulladd stage0 (	// file.cleaned.mlir:3:31
    .Cin  (carryin),
    .x    (x0),
    .y    (y0),
    .s    (s0),
    .Cout (_stage0_Cout)
  );	// file.cleaned.mlir:3:31
  fulladd stage1 (	// file.cleaned.mlir:4:31
    .Cin  (_stage0_Cout),	// file.cleaned.mlir:3:31
    .x    (x1),
    .y    (y1),
    .s    (s1),
    .Cout (_stage1_Cout)
  );	// file.cleaned.mlir:4:31
  fulladd stage2 (	// file.cleaned.mlir:5:31
    .Cin  (_stage1_Cout),	// file.cleaned.mlir:4:31
    .x    (x2),
    .y    (y2),
    .s    (s2),
    .Cout (_stage2_Cout)
  );	// file.cleaned.mlir:5:31
  fulladd stage3 (	// file.cleaned.mlir:6:31
    .Cin  (_stage2_Cout),	// file.cleaned.mlir:5:31
    .x    (x3),
    .y    (y3),
    .s    (s3),
    .Cout (carryout)
  );	// file.cleaned.mlir:6:31
endmodule

module fulladd(	// file.cleaned.mlir:9:3
  input  Cin,	// file.cleaned.mlir:9:33
         x,	// file.cleaned.mlir:9:47
         y,	// file.cleaned.mlir:9:59
  output s,	// file.cleaned.mlir:9:72
         Cout	// file.cleaned.mlir:9:84
);

  assign s = x ^ y ^ Cin;	// file.cleaned.mlir:10:10, :15:5
  assign Cout = x & y | x & Cin | y & Cin;	// file.cleaned.mlir:11:10, :12:10, :13:10, :14:10, :15:5
endmodule

