
---------- Begin Simulation Statistics ----------
simSeconds                                   0.213556                       # Number of seconds simulated (Second)
simTicks                                 213556189056                       # Number of ticks simulated (Tick)
finalTick                                213556189056                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1930.54                       # Real time elapsed on the host (Second)
hostTickRate                                110619705                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8694684                       # Number of bytes of host memory used (Byte)
simInsts                                    388180950                       # Number of instructions simulated (Count)
simOps                                      421913958                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   201073                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     218547                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        448647457                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.153602                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.866850                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       505110958                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   541423                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      484942230                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 146126                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             83738422                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          54343241                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 369                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           448372043                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.081562                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.271858                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 209189574     46.66%     46.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  93603210     20.88%     67.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  73105080     16.30%     83.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  52041534     11.61%     95.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  14630869      3.26%     98.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4358358      0.97%     99.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1418945      0.32%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     20462      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      4011      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             448372043                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                12144784     74.40%     74.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 724073      4.44%     78.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1240      0.01%     78.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     78.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     78.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     78.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     78.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 3      0.00%     78.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     78.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     78.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     78.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  11338      0.07%     78.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     78.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      4      0.00%     78.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                3441933     21.08%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                  856      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1080111      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     334942799     69.07%     69.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       827252      0.17%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        542366      0.11%     69.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           60      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          146      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult          222      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc           55      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            1      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc          935      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      2633659      0.54%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      4522066      0.93%     71.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp      4724185      0.97%     72.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            4      0.00%     72.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      3242965      0.67%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift        67500      0.01%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     72.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     79953750     16.49%     89.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     52404154     10.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      484942230                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.080898                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            16324231                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.033662                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1383138694                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               565318172                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       440142920                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 51588166                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                24074652                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        24030270                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   473745312                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    26441038                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                  14322278                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            2097                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          275414                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       79607970                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      53685241                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       748938                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       567947                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2836384      2.70%      2.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1724933      1.64%      4.35% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect      1080699      1.03%      5.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     91375258     87.06%     92.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      7121929      6.79%     99.22% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.22% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       815734      0.78%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      104954937                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        53282      0.16%      0.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        22414      0.07%      0.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          112      0.00%      0.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     31566649     92.98%     93.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      2307198      6.80%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          731      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      33950386                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         2068      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          109      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      7357562     99.81%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        11404      0.15%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          136      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      7371279                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2783102      3.92%      3.92% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1702519      2.40%      6.32% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect      1080587      1.52%      7.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     59808607     84.23%     92.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      4814731      6.78%     98.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       815003      1.15%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     71004549                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         1052      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          104      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      6511378     99.89%     99.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         5990      0.09%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          135      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      6518659                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     50633370     48.24%     48.24% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     49589644     47.25%     95.49% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2836384      2.70%     98.19% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1895539      1.81%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    104954937                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      3992715     54.17%     54.17% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      3378562     45.83%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            2      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      7371279                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          91375258                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     40921693                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           7371279                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          27181                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      3992717                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       3378562                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            104954937                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              3992472                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                88208702                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.840444                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           43477                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1896433                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1895539                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              894                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2836384      2.70%      2.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1724933      1.64%      4.35% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect      1080699      1.03%      5.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     91375258     87.06%     92.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      7121929      6.79%     99.22% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.22% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       815734      0.78%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    104954937                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2836384     16.94%     16.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         3945      0.02%     16.96% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect      1080699      6.45%     23.41% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     11986050     71.57%     94.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        23423      0.14%     95.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     95.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       815734      4.87%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      16746235                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         2068      0.05%      0.05% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.05% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      3979000     99.66%     99.71% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        11404      0.29%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      3992472                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         2068      0.05%      0.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      3979000     99.66%     99.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        11404      0.29%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      3992472                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1896433                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1895539                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          894                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          245                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1896678                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2858914                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2858910                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              75808                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2783102                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2783102                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        77567475                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          541054                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           7357809                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    434856959                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.971913                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.408721                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       254945269     58.63%     58.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        63519108     14.61%     73.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        46533278     10.70%     83.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        13379653      3.08%     87.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        56479651     12.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    434856959                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      540901                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2783106                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1080099      0.26%      0.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    287567532     68.04%     68.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       825583      0.20%     68.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       541757      0.13%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           51      0.00%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          146      0.00%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult           50      0.00%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc           49      0.00%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc          710      0.00%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      2633632      0.62%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      4522022      1.07%     70.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp      4724142      1.12%     71.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            4      0.00%     71.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      3242470      0.77%     72.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift        67500      0.02%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     67778071     16.04%     88.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     49659408     11.75%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    422643227                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      56479651                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            388910219                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              422643227                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      388180950                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        421913958                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.153602                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.866850                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          117437479                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         367609038                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         67778071                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        49659408                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts          24023446                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1080099      0.26%      0.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    287567532     68.04%     68.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       825583      0.20%     68.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       541757      0.13%     68.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd           51      0.00%     68.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     68.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          146      0.00%     68.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult           50      0.00%     68.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc           49      0.00%     68.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            1      0.00%     68.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc          710      0.00%     68.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd      2633632      0.62%     69.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      4522022      1.07%     70.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp      4724142      1.12%     71.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            4      0.00%     71.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      3242470      0.77%     72.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift        67500      0.02%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     67778071     16.04%     88.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     49659408     11.75%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    422643227                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     71004549                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     66325857                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      4678692                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     59808607                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     11195942                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2783106                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2783102                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      120455272                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         120455272                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     120458815                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        120458815                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       483248                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          483248                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       483254                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         483254                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  26617338111                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  26617338111                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  26617338111                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  26617338111                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    120938520                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     120938520                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    120942069                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    120942069                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003996                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003996                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003996                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003996                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 55080.079195                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 55080.079195                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 55079.395330                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 55079.395330                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         6787                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          165                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          821                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       8.266748                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          165                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       268997                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            268997                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       314621                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        314621                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       314621                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       314621                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       168627                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       168627                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       168631                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       199668                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       368299                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   5139090483                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   5139090483                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   5139565531                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  10620000998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  15759566529                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001394                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001394                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001394                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 30476.083207                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 30476.083207                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 30478.177387                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 53188.297564                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 42790.142056                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 313693                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       199668                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       199668                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  10620000998                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  10620000998                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 53188.297564                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 53188.297564                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data       541212                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total       541212                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           11                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           11                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       778260                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       778260                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data       541223                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total       541223                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.000020                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.000020                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 70750.909091                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 70750.909091                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            7                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            7                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       305592                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       305592                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.000007                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        76398                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        76398                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     71627255                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        71627255                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       177938                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        177938                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   6669179356                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   6669179356                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     71805193                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     71805193                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002478                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002478                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 37480.354708                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 37480.354708                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        72860                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        72860                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       105078                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       105078                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3740824500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3740824500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001463                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001463                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 35600.453948                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 35600.453948                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         3543                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          3543                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data            6                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total            6                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         3549                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         3549                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.001691                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.001691                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            4                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total            4                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       475048                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total       475048                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.001127                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.001127                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data       118762                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total       118762                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data       540896                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total       540896                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::cpu.data            4                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total            4                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.missLatency::cpu.data        36176                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.missLatency::total        36176                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.accesses::cpu.data       540900                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total       540900                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::cpu.data     0.000007                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.000007                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMissLatency::cpu.data         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMissLatency::total         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.mshrMisses::cpu.data            4                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMisses::total            4                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMissLatency::cpu.data        28560                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissLatency::total        28560                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissRate::cpu.data     0.000007                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.mshrMissRate::total     0.000007                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::cpu.data         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::total         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data        63762                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total        63762                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data         1427                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total         1427                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data    100844217                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total    100844217                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data        65189                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total        65189                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.021890                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.021890                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 70668.687456                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 70668.687456                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data          554                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total          554                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          873                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          873                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data     44158329                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total     44158329                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.013392                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.013392                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 50582.278351                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 50582.278351                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     48764255                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       48764255                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       303883                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       303883                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  19847314538                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  19847314538                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     49068138                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     49068138                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006193                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006193                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 65312.355538                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 65312.355538                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       241207                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       241207                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        62676                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        62676                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1354107654                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1354107654                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001277                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001277                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 21604.883113                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 21604.883113                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses       168627                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         1064638                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused            2866                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          180856                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss          184                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.169876                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.517496                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache       464008                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR       400962                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate            864970                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      1254797                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit       164895                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand         4318                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage        456135                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage        39196                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          8187.164283                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            121938324                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             321885                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             378.825742                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              200396                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1987.751781                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher  6199.412502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.242645                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.756764                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999410                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022         6860                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024         1332                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          541                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2          537                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::3         4911                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::4          871                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           40                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          550                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          179                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          449                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.837402                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.162598                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          488418653                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         488418653                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                143390645                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             120055618                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 152474126                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              25091232                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                7360422                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             44566457                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 16233                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              543797208                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts              22141901                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           470619952                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop               1427709                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         79228324                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        77813019                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       51769375                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.048975                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      149873289                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     155709849                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     525908831                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    285272571                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         129582394                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     91114180                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      2163902                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads      31390244                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites     18841033                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           54321567                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     249570906                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                14747788                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            21                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 186888235                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               2587595                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          448372043                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.340646                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.688610                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                246383362     54.95%     54.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 39463325      8.80%     63.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 31844940      7.10%     70.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 24766660      5.52%     76.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                105913756     23.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            448372043                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             561007606                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.250442                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          104954937                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.233936                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    191427205                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      186883183                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         186883183                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     186883183                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        186883183                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5052                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5052                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5052                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5052                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    293218855                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    293218855                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    293218855                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    293218855                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    186888235                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     186888235                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    186888235                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    186888235                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000027                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 58040.153405                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 58040.153405                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 58040.153405                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 58040.153405                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1099                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           11                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      99.909091                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          650                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           650                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          650                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          650                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         4402                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         4402                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         4402                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         4402                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    246775059                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    246775059                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    246775059                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    246775059                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 56059.758973                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 56059.758973                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 56059.758973                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 56059.758973                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   3383                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    186883183                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       186883183                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5052                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5052                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    293218855                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    293218855                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    186888235                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    186888235                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 58040.153405                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 58040.153405                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          650                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          650                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         4402                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         4402                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    246775059                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    246775059                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 56059.758973                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 56059.758973                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses         4402                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1013.253065                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            186887584                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               4401                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           42464.799818                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               96628                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1013.253065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.989505                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.989505                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1018                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          102                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          852                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          747557341                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         747557341                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   7360422                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   24566101                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  3691645                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              507080090                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 79607970                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                53685241                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                541422                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   3045849                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     2420                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2147                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        3639071                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      4227612                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              7866683                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                464493498                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               464173190                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 271258222                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 454206816                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.034606                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597213                       # Average fanout of values written-back ((Count/Count))
system.cpu.l2bus.transDist::ReadResp           309141                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::WritebackDirty       719393                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::CleanEvict         386687                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::HardPFReq          210292                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeReq          46424                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::SCUpgradeReq            4                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeResp         46428                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExReq           16139                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExResp          16139                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadCleanReq         4402                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadSharedReq       304740                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateReq         1014                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateResp         1014                       # Transaction distribution (Count)
system.cpu.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        12186                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      1050335                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount::total              1062521                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port       281664                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port     37752064                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize::total              38033728                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.snoops                        999296                       # Total snoops (Count)
system.cpu.l2bus.snoopTraffic                28825344                       # Total snoop traffic (Byte)
system.cpu.l2bus.snoopFanout::samples         1372019                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::mean           0.240787                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::stdev          0.427567                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::0               1041657     75.92%     75.92% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::1                330359     24.08%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::2                     3      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::max_value             2                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::total           1372019                       # Request fanout histogram (Count)
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2bus.reqLayer0.occupancy        643221153                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer0.occupancy         6286528                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer1.occupancy       480797604                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer1.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.snoop_filter.totRequests       689799                       # Total number of requests made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleRequests       363513                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2bus.snoop_filter.totSnoops        330358                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleSnoops       330355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2cache.demandHits::cpu.inst          1586                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data         45861                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.dcache.prefetcher       100870                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total           148317                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst         1586                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data        45861                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.dcache.prefetcher       100870                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total          148317                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst         2816                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data        75350                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.dcache.prefetcher        98798                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total         176964                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst         2816                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data        75350                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.dcache.prefetcher        98798                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total        176964                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst    232911084                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data   4236962632                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.dcache.prefetcher   9898416520                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total  14368290236                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst    232911084                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data   4236962632                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.dcache.prefetcher   9898416520                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total  14368290236                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst         4402                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data       121211                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.dcache.prefetcher       199668                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total       325281                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst         4402                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data       121211                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.dcache.prefetcher       199668                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total       325281                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.639709                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.621643                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.dcache.prefetcher     0.494811                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.544034                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.639709                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.621643                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.dcache.prefetcher     0.494811                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.544034                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 82709.901989                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 56230.426437                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 100188.430130                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 81193.294885                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 82709.901989                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 56230.426437                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 100188.430130                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 81193.294885                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks       269844                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total           269844                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::cpu.data         3373                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::cpu.dcache.prefetcher        43239                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total        46612                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.data         3373                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.dcache.prefetcher        43239                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total        46612                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst         2816                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data        71977                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.dcache.prefetcher        55559                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total       130352                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst         2816                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data        71977                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.dcache.prefetcher        55559                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.l2cache.prefetcher       210281                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total       340633                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst    220851624                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data   3684301452                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher   5708001104                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total   9613154180                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst    220851624                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data   3684301452                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher   5708001104                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.l2cache.prefetcher  20813927211                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total  30427081391                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.639709                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.593816                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.278257                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.400737                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.639709                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.593816                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.278257                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     1.047196                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 78427.423295                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 51187.204968                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 102737.650138                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 73747.653891                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 78427.423295                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 51187.204968                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 102737.650138                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 98981.492436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 89325.113512                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements                588794                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks        44516                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total        44516                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMisses::cpu.l2cache.prefetcher       210281                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMisses::total       210281                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMissLatency::cpu.l2cache.prefetcher  20813927211                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissLatency::total  20813927211                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::cpu.l2cache.prefetcher 98981.492436                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::total 98981.492436                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.hits::cpu.data           51                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total           51                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.data          963                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total          963                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.data      8791244                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::total      8791244                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.accesses::cpu.data         1014                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total         1014                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::cpu.data     0.949704                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.949704                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.data  9129.017653                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::total  9129.017653                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.data           63                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::total           63                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.data          900                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total          900                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.data     33419012                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total     33419012                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.data     0.887574                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.887574                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.data 37132.235556                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 37132.235556                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst         1586                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total         1586                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst         2816                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total         2816                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst    232911084                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total    232911084                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst         4402                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total         4402                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.639709                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.639709                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 82709.901989                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 82709.901989                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst         2816                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total         2816                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst    220851624                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total    220851624                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.639709                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.639709                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 78427.423295                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 78427.423295                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data         6222                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::cpu.dcache.prefetcher            1                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total         6223                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data         9903                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.dcache.prefetcher           13                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total         9916                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data    942450488                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::cpu.dcache.prefetcher      1238552                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total    943689040                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data        16125                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::cpu.dcache.prefetcher           14                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total        16139                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.614140                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::cpu.dcache.prefetcher     0.928571                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.614412                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 95168.180147                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.dcache.prefetcher 95273.230769                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 95168.317870                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrHits::cpu.data         2387                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrHits::total         2387                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data         7516                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.dcache.prefetcher           13                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total         7529                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    777252824                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.dcache.prefetcher      1182385                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    778435209                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.466109                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.dcache.prefetcher     0.928571                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.466510                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 103413.095263                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.dcache.prefetcher 90952.692308                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 103391.580422                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.data        39639                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher       100869                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total       140508                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data        65447                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher        98785                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total       164232                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data   3294512144                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher   9897177968                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total  13191690112                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data       105086                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher       199654                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total       304740                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.622795                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.494781                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.538925                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 50338.627347                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 100189.076965                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 80323.506454                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.data          986                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher        43239                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::total        44225                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data        64461                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        55546                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total       120007                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   2907048628                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher   5706818719                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total   8613867347                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.613412                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.278211                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.393801                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 45097.789795                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 102740.408292                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 71778.040839                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.SCUpgradeReq.hits::cpu.data            4                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.hits::total            4                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::cpu.data            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::total            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data        46376                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total        46376                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.data           48                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total           48                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data        46424                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total        46424                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.data     0.001034                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.001034                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.data           48                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total           48                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.data       913920                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total       913920                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.001034                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.001034                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data        19040                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total        19040                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackDirty.hits::writebacks       268997                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total       268997                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks       268997                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total       268997                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.prefetcher.demandMshrMisses       130352                       # demands not covered by prefetchs (Count)
system.cpu.l2cache.prefetcher.pfIssued         695630                       # number of hwpf issued (Count)
system.cpu.l2cache.prefetcher.pfUnused          11095                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l2cache.prefetcher.pfUseful         139093                       # number of useful prefetch (Count)
system.cpu.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l2cache.prefetcher.accuracy       0.199953                       # accuracy of the prefetcher (Count)
system.cpu.l2cache.prefetcher.coverage       0.516220                       # coverage brought by this prefetcher (Count)
system.cpu.l2cache.prefetcher.pfHitInCache       286335                       # number of prefetches hitting in cache (Count)
system.cpu.l2cache.prefetcher.pfHitInMSHR       199014                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l2cache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l2cache.prefetcher.pfLate           485349                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l2cache.prefetcher.pfIdentified       731836                       # number of prefetch candidates identified (Count)
system.cpu.l2cache.prefetcher.pfBufferHit        24650                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l2cache.prefetcher.pfRemovedDemand         6086                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l2cache.prefetcher.pfSpanPage       236940                       # number of prefetches that crossed the page (Count)
system.cpu.l2cache.prefetcher.pfUsefulSpanPage        29837                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         4094.377080                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs              794562                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs            593004                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              1.339893                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              91868                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks  1505.258753                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst    46.558922                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data   402.157039                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.dcache.prefetcher   696.342786                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.l2cache.prefetcher  1444.059580                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.367495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.011367                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.098183                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.170006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.l2cache.prefetcher     0.352554                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.999604                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1022         3043                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.occupanciesTaskId::1024         1053                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1022::1          630                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::2          516                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::3         1897                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          140                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1          520                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          226                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3          167                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1022     0.742920                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.257080                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses          11629740                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses         11629740                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1738036                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                11829899                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1607                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2147                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                4025833                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads              2702701                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    698                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           67774525                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.776345                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.014196                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               64896011     95.75%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1929043      2.85%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               855312      1.26%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1133      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  862      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2678      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                46459      0.07%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  593      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  533      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  575      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                384      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                357      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                453      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                384      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                592      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                960      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1209      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4229      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               6676      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2973      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2945      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               5893      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1181      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1096      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1207      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1102      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1096      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1131      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                488      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                802      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6168      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1406                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             67774525                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         5                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         5                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   5                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  5                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  5                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                7360422                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                167892812                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                58465624                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       22003211                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 146873191                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              45776783                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              519711191                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts              12198143                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3560                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               31911099                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                 124327                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           576983613                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   868174019                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                584449576                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 31416386                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             453017387                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                123966226                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  817756                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              541455                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  84781153                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        878573775                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1014038497                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                388180950                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  421913958                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   152                       # Number of system calls (Count)
system.l3cache.demandHits::cpu.inst               359                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data             47641                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.dcache.prefetcher        14099                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.l2cache.prefetcher        33607                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                95706                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst              359                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data            47641                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.dcache.prefetcher        14099                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.l2cache.prefetcher        33607                       # number of overall hits (Count)
system.l3cache.overallHits::total               95706                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            2457                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data           24336                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.dcache.prefetcher        41463                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.l2cache.prefetcher       163296                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total             231552                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           2457                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data          24336                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.dcache.prefetcher        41463                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.l2cache.prefetcher       163296                       # number of overall misses (Count)
system.l3cache.overallMisses::total            231552                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    202325704                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data   2661365502                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.dcache.prefetcher   5226770239                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.l2cache.prefetcher  20320080421                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   28410541866                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    202325704                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data   2661365502                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.dcache.prefetcher   5226770239                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.l2cache.prefetcher  20320080421                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  28410541866                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          2816                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data         71977                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.dcache.prefetcher        55562                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.l2cache.prefetcher       196903                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total           327258                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         2816                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data        71977                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.dcache.prefetcher        55562                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.l2cache.prefetcher       196903                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total          327258                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.872514                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.338108                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.dcache.prefetcher     0.746247                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.l2cache.prefetcher     0.829322                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.707552                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.872514                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.338108                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.dcache.prefetcher     0.746247                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.l2cache.prefetcher     0.829322                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.707552                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 82346.643875                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 109359.200444                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.dcache.prefetcher 126058.660468                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.l2cache.prefetcher 124437.098404                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 122696.162702                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 82346.643875                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 109359.200444                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.dcache.prefetcher 126058.660468                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.l2cache.prefetcher 124437.098404                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 122696.162702                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks          180552                       # number of writebacks (Count)
system.l3cache.writebacks::total               180552                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         2457                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data        24336                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.dcache.prefetcher        41463                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.l2cache.prefetcher       163296                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         231552                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         2457                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data        24336                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.dcache.prefetcher        41463                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.l2cache.prefetcher       163296                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total        231552                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    167254024                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data   2313847422                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.dcache.prefetcher   4634675749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.l2cache.prefetcher  17988209266                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  25103986461                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    167254024                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data   2313847422                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.dcache.prefetcher   4634675749                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.l2cache.prefetcher  17988209266                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  25103986461                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.872514                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.338108                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.dcache.prefetcher     0.746247                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.l2cache.prefetcher     0.829322                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.707552                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.872514                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.338108                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.dcache.prefetcher     0.746247                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.l2cache.prefetcher     0.829322                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.707552                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 68072.455840                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 95079.200444                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 111778.591732                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.l2cache.prefetcher 110157.072225                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 108416.193602                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 68072.455840                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 95079.200444                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 111778.591732                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 110157.072225                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 108416.193602                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                    200210                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks          790                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total          790                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.InvalidateReq.hits::cpu.data            1                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.misses::cpu.data          899                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::total          899                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.accesses::cpu.data          900                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::total          900                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.missRate::cpu.data     0.998889                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::total     0.998889                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMisses::cpu.data          899                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::total          899                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.data     16283008                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::total     16283008                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissRate::cpu.data     0.998889                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::total     0.998889                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.data 18112.355951                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::total 18112.355951                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.hits::cpu.data          1346                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::cpu.dcache.prefetcher            2                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total             1348                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data         6170                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::cpu.dcache.prefetcher           11                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total           6181                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data    722243842                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::cpu.dcache.prefetcher      1091944                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total    723335786                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data         7516                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::cpu.dcache.prefetcher           13                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total         7529                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.820915                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::cpu.dcache.prefetcher     0.846154                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.820959                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 117057.348784                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::cpu.dcache.prefetcher 99267.636364                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 117025.689371                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data         6170                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::cpu.dcache.prefetcher           11                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total         6181                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data    634136242                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::cpu.dcache.prefetcher       934864                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total    635071106                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.820915                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::cpu.dcache.prefetcher     0.846154                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.820959                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 102777.348784                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.dcache.prefetcher 84987.636364                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 102745.689371                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst          359                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data        46295                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.dcache.prefetcher        14097                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.l2cache.prefetcher        33607                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total        94358                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         2457                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data        18166                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.dcache.prefetcher        41452                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.l2cache.prefetcher       163296                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total       225371                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    202325704                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data   1939121660                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher   5225678295                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.l2cache.prefetcher  20320080421                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  27687206080                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         2816                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data        64461                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        55549                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.l2cache.prefetcher       196903                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total       319729                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.872514                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.281814                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.746224                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.l2cache.prefetcher     0.829322                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.704881                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 82346.643875                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 106744.559066                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 126065.769927                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.l2cache.prefetcher 124437.098404                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 122851.680474                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         2457                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data        18166                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        41452                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.l2cache.prefetcher       163296                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total       225371                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    167254024                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data   1679711180                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher   4633740885                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.l2cache.prefetcher  17988209266                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  24468915355                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.872514                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.281814                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.746224                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.l2cache.prefetcher     0.829322                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.704881                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 68072.455840                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 92464.559066                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 111785.701172                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.l2cache.prefetcher 110157.072225                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 108571.712221                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.hits::cpu.data           48                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.hits::total              48                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.accesses::cpu.data           48                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.accesses::total           48                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.hits::writebacks       269844                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       269844                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       269844                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       269844                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            30975.967224                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                  653050                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                232979                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  2.803042                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                  77588                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks   191.669355                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst   587.824849                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data  3004.585327                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.dcache.prefetcher  7223.461816                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.l2cache.prefetcher 19968.425877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.005849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.017939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.091693                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.dcache.prefetcher     0.220443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.l2cache.prefetcher     0.609388                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.945311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022        29768                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024         3000                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::1             623                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2             516                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3            5449                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::4           23180                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0             140                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             519                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2             226                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3             497                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4            1618                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.908447                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.091553                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              10708819                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             10708819                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    180552.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2456.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     24323.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples     41463.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l2cache.prefetcher::samples    163296.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.009308585882                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         10269                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         10269                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               544551                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              171641                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       231551                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      180552                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     231551                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    180552                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      13                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       20.77                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                       1100                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                         15                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 231551                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                180552                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    72342                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    29175                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    22828                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    17655                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    15372                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    10972                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     8637                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     7982                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     7324                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     6153                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    4785                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    4307                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    3753                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    3084                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    2616                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    2185                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    1908                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    1619                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                    1354                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                    1097                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     931                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                     764                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                     663                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                     576                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                     479                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                     444                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                     354                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                     305                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                     215                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                     204                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                     180                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                    1275                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1964                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    2085                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    3885                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    6282                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    6993                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    7494                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    7935                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    8218                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    9522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    8784                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    9219                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    9914                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    9485                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    9924                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   12671                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   10467                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   12016                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   13477                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                    1722                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                    1461                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                    1253                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                    1345                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                    1020                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                    1260                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                     976                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                     920                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                     912                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                    1047                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                    1031                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                     959                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                     749                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                     736                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                     635                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                     616                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     604                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                     788                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                     730                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                     658                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                     801                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                    2041                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                    3754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                    2019                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                     875                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                     660                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                     387                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                     135                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      58                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        10269                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       22.544746                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      17.909016                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     290.893347                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023         10268     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-29695            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          10269                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        10269                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.579803                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.270460                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       4.019114                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              7407     72.13%     72.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               202      1.97%     74.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1113     10.84%     84.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               287      2.79%     87.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               215      2.09%     89.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21               119      1.16%     90.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22               114      1.11%     92.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                89      0.87%     92.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24               120      1.17%     94.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                99      0.96%     95.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26                51      0.50%     95.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27                50      0.49%     96.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28                55      0.54%     96.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29                49      0.48%     97.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::30                43      0.42%     97.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::31                19      0.19%     97.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32                24      0.23%     97.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::33                19      0.19%     98.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::34                32      0.31%     98.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::35                22      0.21%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::36                23      0.22%     98.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::37                15      0.15%     99.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::38                25      0.24%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::39                 8      0.08%     99.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::40                20      0.19%     99.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::41                16      0.16%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::42                 7      0.07%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::43                 5      0.05%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::44                 3      0.03%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::45                 5      0.05%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::46                 1      0.01%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::47                 1      0.01%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::48                 4      0.04%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::50                 3      0.03%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::51                 2      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::56                 2      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          10269                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      832                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 14819264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              11555328                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               69392809.75890614                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               54109075.70077443                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   213556150500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      518210.62                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       157184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1556672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher      2653632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l2cache.prefetcher     10450944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     11553728                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 736031.115252680727                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 7289285.348652668297                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 12425919.434740187600                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l2cache.prefetcher 48937677.930090285838                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 54101583.527369990945                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2456                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        24336                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher        41463                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l2cache.prefetcher       163296                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       180552                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     70686398                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   1346628304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher   2987274146                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l2cache.prefetcher  11429716400                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 4136997852594                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28781.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     55334.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     72046.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l2cache.prefetcher     69993.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  22913054.70                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       157184                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1557504                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher      2653632                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l2cache.prefetcher     10450944                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        14819264                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       157184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       157184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     11555328                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     11555328                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2456                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         24336                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher        41463                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l2cache.prefetcher       163296                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           231551                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       180552                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          180552                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          736031                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         7293181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher     12425919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l2cache.prefetcher     48937678                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           69392810                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       736031                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         736031                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     54109076                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          54109076                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     54109076                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         736031                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        7293181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher     12425919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l2cache.prefetcher     48937678                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         123501885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                231538                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               180527                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         14654                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         14716                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         14672                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         15269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         14989                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         13934                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         14775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         14451                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         14109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         13757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        13665                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        14775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        14812                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        14666                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        13947                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        14347                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         11686                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         11509                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         11390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         12100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         11587                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         10701                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         11521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         11161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         11027                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         10646                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        10591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        11463                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        11499                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        11423                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        10936                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        11287                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              11492967748                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1157690000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         15834305248                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 49637.50                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            68387.50                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               197548                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              149925                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             85.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            83.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        64583                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   408.323429                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   254.318292                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   355.364727                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        16314     25.26%     25.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        13233     20.49%     45.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         7498     11.61%     57.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4855      7.52%     64.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4424      6.85%     71.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3180      4.92%     76.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2416      3.74%     80.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2495      3.86%     84.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        10168     15.74%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        64583                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           14818432                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        11553728                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                69.388914                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                54.101584                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.96                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.42                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.32                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        235063080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        124923810                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       838664400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      478439100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 16857731280.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  17239964070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  67487712480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   103262498220                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    483.537839                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 175221837366                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7131020000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  31203331690                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        226123800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        120168675                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       814516920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      463911840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 16857731280.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  16649293590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  67985119200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   103116865305                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    482.855897                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 176521143520                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7131020000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  29904025536                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              225370                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        180552                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             17977                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               6181                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              6181                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         225370                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            899                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port       662530                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  662530                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port     26374592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 26374592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             233550                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   233550    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               233550                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 213556189056                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           549673430                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          605286520                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         432094                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       198544                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
