wb_dma_ch_pri_enc/wire_pri27_out 2.285490 0.569138 1.830186 0.636318 1.142727 -0.205607 0.678268 -0.923088 -1.141213 -0.898407 -1.636504 2.365682 -1.061688 -0.423165 1.210453 -1.593867 -1.692089 -2.023978 0.455724 0.131826
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 5.498867 1.820019 -1.157423 -0.063075 -0.985083 1.978000 1.000956 -0.179103 -0.060703 0.776213 -1.651660 2.650908 -0.390112 -2.940948 0.078031 0.579730 1.080108 -1.541718 -1.699404 1.809519
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.713611 1.030064 1.722229 1.132553 0.093915 -0.239541 -0.359279 0.165592 -0.748504 -2.567091 0.789078 -0.361328 0.117790 0.773764 0.192323 -0.691751 -2.674093 -1.202422 0.321988 0.828612
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.109349 5.037221 -0.440774 0.483225 -2.806208 0.503099 0.082825 -2.017812 -0.436150 -2.545424 -2.336251 3.225420 1.028554 1.778847 -1.508783 2.637038 -0.122558 0.555644 -0.589199 2.794372
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.785222 1.072564 1.808146 1.168999 0.037555 -0.245041 -0.394270 0.155230 -0.788597 -2.636466 0.820012 -0.393274 0.106689 0.824720 0.223744 -0.718319 -2.696866 -1.247766 0.276262 0.869814
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.103529 -1.181500 2.055685 2.102999 3.059601 2.571769 2.529144 -0.684609 -1.454927 -3.509308 0.635065 0.488922 -0.616607 -1.612741 1.274688 -2.110363 0.394287 -3.239390 0.902019 -1.021956
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.813302 -1.731995 0.563750 -0.409111 1.280846 0.331481 2.433021 -0.298830 -0.341649 0.007698 -1.055193 1.817235 -0.921991 -2.197680 1.925844 -1.101057 2.743903 -1.320293 0.339736 -0.373064
wb_dma_ch_rf/assign_1_ch_adr0 -3.342384 -1.567273 1.788668 0.750785 1.388042 -4.155411 0.822043 0.619435 2.667331 0.982356 2.752066 0.083399 0.778121 2.244772 2.841512 0.094077 5.300701 1.495915 -1.906898 2.576674
wb_dma_ch_rf/reg_ch_busy -3.678545 0.089414 2.920479 0.480482 -3.474985 0.749120 -0.833010 -0.753262 -1.494630 -3.369925 3.240459 -0.228809 -3.407444 3.145127 -0.656361 1.164833 2.418153 -0.992237 -1.685195 1.532575
wb_dma_wb_slv/always_5 -2.715658 1.358252 -0.263166 -1.612303 -3.860475 -1.721522 -1.610681 1.641140 1.448821 4.633529 -2.850192 -0.217144 2.192919 -0.871471 -0.677671 -2.354948 0.364863 -1.987650 1.522828 -0.125359
wb_dma_wb_slv/always_4 -1.681697 2.195393 -0.877221 3.578618 -0.152636 0.525887 -5.157315 5.005579 2.850738 3.710403 1.372715 -1.769592 2.575524 0.483040 1.460259 1.824501 3.756165 -4.436223 -2.375929 5.013656
wb_dma_wb_slv/always_3 -0.903059 0.494573 1.208532 2.587749 0.917577 0.051162 0.674940 2.560589 -0.012250 -2.115363 4.815867 -1.749858 -0.091701 -1.481705 -0.547438 -2.877317 3.940726 -0.376791 -5.687459 1.881786
wb_dma_wb_slv/always_1 -2.907700 1.779939 4.074200 4.444204 -1.745763 0.798298 -3.632606 3.835079 2.244371 -1.557489 2.910672 -1.513824 2.102833 2.617845 1.499666 0.719795 0.317729 -1.867431 -4.385972 4.271249
wb_dma_ch_sel/always_44/case_1/cond -2.436928 -2.235893 2.295674 1.633336 0.485858 -2.011684 2.471699 1.701446 4.102233 0.892126 1.564033 2.032019 2.122489 0.369168 2.179522 -1.644643 7.176799 -1.588718 -1.123993 2.071258
wb_dma_rf/wire_ch0_csr -1.270286 -0.983684 3.188381 2.580890 -4.107061 -0.920573 -1.899768 0.924602 0.931089 -0.693079 2.399027 -2.302375 0.342304 3.821655 -0.009049 1.717798 0.183375 1.623649 -4.461834 2.982775
wb_dma_de/wire_done 2.175956 2.574931 0.427981 -0.206554 -0.573840 0.774052 -0.937495 -1.724327 -3.240268 -0.782625 -1.472211 -0.997899 -2.570273 -0.926640 1.146449 1.455250 -2.314518 0.505054 -2.265102 1.230284
wb_dma_ch_pri_enc/wire_pri11_out 2.215406 0.581902 1.884067 0.647494 1.125491 -0.186686 0.657607 -0.915013 -1.083601 -0.945006 -1.588461 2.388965 -1.031983 -0.367933 1.180099 -1.637947 -1.717030 -2.072704 0.472239 0.128418
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.502333 1.769699 -0.453755 0.496565 0.679939 3.874610 -0.058804 -2.953578 -4.183657 -2.620425 0.119207 -4.144376 -2.590523 -1.153089 -0.626351 1.755049 -2.789001 1.366928 -1.496585 -1.269127
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.540573 -1.215542 -0.816298 0.127683 2.353663 3.355045 1.913603 -2.397030 -1.525318 -0.387880 -1.079676 -0.223927 -1.421165 -1.550445 -0.873901 -0.557578 0.123558 -0.038748 1.074643 -3.410752
wb_dma_de/always_13/stmt_1 2.416735 2.317872 1.071800 0.083608 -2.057016 -0.668457 0.143010 -1.565590 -0.972175 -1.708504 -2.175629 4.180743 -1.147990 1.960311 -0.644863 1.007644 1.187567 1.768731 -2.510113 1.374665
wb_dma_de/always_4/if_1 -0.757956 2.533269 1.916849 0.082737 -0.179922 -0.009225 -1.257815 -2.327898 -3.235675 -0.613722 -2.351408 -0.102389 -2.688824 0.760574 1.535682 0.250721 -1.226895 0.750461 -1.256196 -0.263610
wb_dma_ch_arb/input_req 0.241561 -4.730433 2.899794 1.568543 -0.130985 1.061988 4.132410 -1.480933 -0.674993 -1.280852 0.242193 -3.470920 0.723415 -1.588704 -0.730220 -3.050824 -0.686417 -3.914651 -3.452821 1.424966
wb_dma_wb_mast/input_mast_din 4.978610 -0.057416 -1.515909 -0.430307 0.345381 0.052671 -1.258434 1.821268 0.287910 1.855413 1.089672 -1.306531 0.085642 -2.290102 0.187422 1.025956 -3.489592 -0.242239 -2.489251 1.883104
wb_dma_ch_pri_enc/wire_pri20_out 2.215406 0.631016 1.884891 0.575200 1.115621 -0.268152 0.682764 -0.986740 -1.074231 -0.822541 -1.730085 2.396828 -1.075924 -0.414626 1.216360 -1.722152 -1.784858 -2.035900 0.547920 0.035381
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.941966 0.035435 0.628638 -1.092676 -1.554108 -2.481431 0.743142 -1.614452 0.790506 3.611878 -2.447575 -0.644621 0.195609 0.110264 0.580645 -1.328456 1.790176 1.061463 -0.603371 0.063201
wb_dma_ch_rf/always_26/if_1/if_1 0.848618 1.775881 0.787591 0.597307 -2.911710 0.729639 -0.080209 1.378618 -1.705730 -4.098444 -1.904665 2.940349 1.353729 1.003253 -2.053313 -0.015523 1.648663 0.491409 -3.473279 1.200829
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 0.592623 -2.009979 -1.141438 1.205018 2.215969 2.113447 -0.533593 0.802148 -1.264017 -3.511191 0.996635 -0.302298 -0.574751 1.471809 0.652470 3.961746 1.078935 -0.125320 -0.488036 1.334902
wb_dma_ch_sel/assign_145_req_p0/expr_1 -1.622716 1.269501 -0.410783 -1.333535 -2.107029 -0.444094 -1.099486 -0.710082 -1.230055 3.212996 -3.698029 0.605391 -0.365467 -0.166492 0.288408 -0.412641 3.121544 -0.427845 -0.594300 -0.328821
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.282292 -0.650150 -0.498794 -1.132098 0.553963 0.700478 1.339559 -1.776005 -1.056849 0.694784 -1.780705 0.598156 -1.471638 -1.247780 0.081913 -0.250471 -0.034738 0.696744 0.676879 -1.757650
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.373053 0.151454 -0.685324 0.873947 -0.130363 0.619521 -0.693857 0.027150 -0.147818 -1.698917 -0.422003 0.123401 0.911889 1.843413 -1.090992 2.395252 -1.016385 -1.492288 0.752963 1.785543
wb_dma_ch_sel/wire_ch_sel -2.984286 -0.105687 3.936776 1.952535 -1.622565 0.158516 0.310554 -1.463059 0.595970 -1.846306 3.048113 0.242240 -0.875738 3.263288 -0.004182 -0.780674 2.960269 0.998232 -3.640315 0.871437
wb_dma_rf/inst_u19 0.128350 0.657611 2.507686 -0.363212 -0.397064 -2.539893 1.339563 -2.522069 -0.421297 2.398617 -3.841445 1.449034 -0.813065 -0.190264 1.685294 -2.813910 -0.051496 -0.891745 -0.198128 0.190426
wb_dma_rf/inst_u18 0.147170 0.668351 2.527700 -0.386690 -0.358635 -2.554259 1.394917 -2.638993 -0.470343 2.395421 -3.895377 1.389297 -0.858100 -0.227113 1.667769 -2.867802 -0.146004 -0.826636 -0.194958 0.132361
wb_dma_rf/inst_u17 0.142292 0.646274 2.381015 -0.555490 -0.473240 -2.640557 1.288539 -2.457622 -0.265333 2.736172 -3.990864 1.599074 -0.826652 -0.298898 1.681028 -2.907840 -0.027815 -0.856438 -0.021095 0.074805
wb_dma_rf/inst_u16 0.095964 0.553131 2.410043 -0.425815 -0.363892 -2.541419 1.372677 -2.501521 -0.344572 2.441578 -3.831697 1.418594 -0.814815 -0.217298 1.648193 -2.776318 0.098225 -0.803289 -0.167508 0.173735
wb_dma_rf/inst_u15 0.102795 0.539303 2.473969 -0.333625 -0.389864 -2.531435 1.383233 -2.446564 -0.397594 2.348865 -3.772827 1.426729 -0.831437 -0.203187 1.663233 -2.802736 -0.033949 -0.944491 -0.188622 0.253037
wb_dma_rf/inst_u14 0.182813 0.628291 2.488695 -0.414879 -0.394063 -2.638108 1.389547 -2.497407 -0.332694 2.417419 -3.916369 1.639053 -0.829698 -0.201955 1.707625 -2.847099 -0.018102 -0.960589 -0.059791 0.175220
wb_dma_rf/inst_u13 0.090495 0.662799 2.491084 -0.407190 -0.494594 -2.646587 1.283125 -2.434229 -0.311516 2.592812 -3.927757 1.525462 -0.779147 -0.220204 1.730415 -2.861008 0.006543 -0.949324 -0.164403 0.226397
wb_dma_rf/inst_u12 0.188751 0.559514 2.563266 -0.290746 -0.276093 -2.591010 1.389814 -2.519502 -0.395232 2.332805 -3.823059 1.503006 -0.853233 -0.185176 1.742664 -2.863301 0.031560 -0.968366 -0.275583 0.238005
wb_dma_rf/inst_u11 0.230572 0.681954 2.569567 -0.388280 -0.397164 -2.675387 1.349184 -2.534083 -0.390899 2.455703 -3.990546 1.655315 -0.881496 -0.229900 1.731599 -2.948142 -0.146070 -1.022875 -0.065005 0.214849
wb_dma_rf/inst_u10 0.044231 0.659748 2.493175 -0.437112 -0.534675 -2.658574 1.279154 -2.444564 -0.353131 2.562092 -3.870334 1.465394 -0.814756 -0.171791 1.676352 -2.809700 -0.036216 -0.928473 -0.140832 0.267096
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -3.646176 2.757177 1.706231 1.757346 2.899179 0.068185 -4.842543 -1.076223 -2.502119 3.894607 -1.960489 -4.083147 -1.282647 1.349425 2.170735 -0.647921 -2.879314 2.487317 -3.189172 -2.411153
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 3.812780 -4.126145 -3.068257 -0.755854 2.230226 -1.753667 1.046788 -0.133875 -0.426796 2.723478 -2.061017 2.712187 -1.010022 0.723487 0.005344 1.021777 4.928137 -3.699927 0.899767 1.949651
wb_dma/input_wb1_ack_i -0.887530 -0.256463 2.003845 1.923823 -0.867461 -0.519875 0.914317 0.435850 -2.272542 -3.034265 -1.161894 -2.154285 -0.418917 -0.407027 -0.036004 0.131572 -0.875524 -2.903055 -3.024082 2.653783
wb_dma/wire_slv0_we -1.207897 1.333095 0.802327 2.050973 0.518438 0.056132 -0.215197 2.483888 -0.327851 -1.625769 5.104920 -1.489151 -0.569605 -1.126901 -0.349296 -2.354858 4.703800 0.335581 -5.695047 1.562543
wb_dma_ch_rf/reg_ch_sz_inf -1.469535 1.428491 -0.470710 -0.265420 -0.937285 0.593867 -2.253378 0.819743 -1.206842 -1.839740 1.302376 -0.183922 -1.227990 1.505036 -0.082724 2.511583 0.249289 1.091483 0.082575 0.326733
wb_dma_ch_rf -1.771082 -1.036898 0.119310 2.936095 -0.119040 1.640750 -0.965854 1.618763 -0.847897 -3.335501 4.129575 -3.064285 0.622097 2.034800 0.073404 2.395121 3.990705 -0.821764 -4.177108 3.746142
wb_dma_ch_sel/wire_gnt_p1_d -0.692003 1.093746 1.778310 1.151734 0.040279 -0.299137 -0.379986 0.156902 -0.749462 -2.576617 0.774241 -0.339528 0.079584 0.775505 0.237084 -0.738078 -2.723227 -1.265003 0.331605 0.846546
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.502822 3.093752 -1.153159 0.642908 -0.330874 4.571984 -0.230971 -2.267354 -2.512007 0.050188 -1.682092 -0.487629 -2.045283 -1.992529 -0.435631 1.853070 1.569121 0.478814 -2.748577 -0.452934
wb_dma_ch_sel/input_ch1_txsz 3.712644 1.316331 0.600276 1.400286 0.038240 -0.089164 -0.553477 1.574554 -0.063814 -1.659457 1.190117 0.562913 0.623762 -0.786530 0.711924 0.155841 -2.625305 -2.738095 -1.412471 3.416273
wb_dma/wire_ch3_txsz 2.968570 -0.509939 0.077638 -0.470281 1.051501 0.064310 0.986487 -0.979834 -0.325945 1.637447 -2.358126 2.780566 -1.142094 -1.187367 0.988872 -0.900482 0.940030 -0.849503 0.208694 -0.670411
wb_dma_ch_sel/assign_7_pri2 1.402820 -0.620339 -0.480824 -1.173141 0.558641 0.686016 1.365870 -1.798392 -1.073678 0.758893 -1.884577 0.663806 -1.475190 -1.258906 0.070503 -0.351570 -0.105908 0.632061 0.702739 -1.745231
wb_dma_ch_pri_enc/inst_u30 2.222126 0.558489 1.761732 0.606527 1.099842 -0.189419 0.658170 -0.896272 -1.063078 -0.830465 -1.598914 2.329498 -1.010955 -0.393281 1.201510 -1.570076 -1.574597 -1.999710 0.419501 0.155260
wb_dma/assign_3_dma_nd -0.267944 0.065245 0.268856 -1.256730 0.216985 0.330975 1.666382 -4.232735 -2.085010 2.750416 -3.917334 -1.695976 -1.983640 -1.507164 0.585676 -1.000118 0.245631 2.312505 -1.374621 -2.329716
wb_dma_ch_rf/assign_6_pointer 2.732546 -5.512355 -0.599767 2.227337 5.181989 3.741451 -0.032168 0.299119 -1.986380 -3.530139 0.076069 1.839372 -2.389249 2.161983 0.390403 3.410181 1.589324 -1.512013 -0.405055 -0.810790
wb_dma_ch_rf/wire_ch_adr0_dewe -0.312056 -0.636850 -0.060112 -0.897673 -1.199037 -2.111133 0.401663 0.790861 1.805853 1.486828 -0.318366 1.710507 0.665409 0.421851 0.074691 -0.618446 1.486701 -0.676355 1.367602 0.727501
wb_dma_ch_pri_enc/always_2/if_1/cond 2.134064 0.627821 1.892236 0.668214 1.069638 -0.202335 0.646805 -0.942440 -1.169710 -0.963271 -1.566610 2.281135 -1.034974 -0.331595 1.206239 -1.626300 -1.772261 -2.047067 0.394911 0.225670
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 3.677340 -3.445515 0.745077 0.088335 1.950281 -0.339891 0.423675 -0.276925 -0.821764 0.524138 -1.810178 3.229382 -2.259914 0.712435 0.702726 -0.088166 0.881402 -0.977142 -0.936416 -0.455795
wb_dma_ch_sel/input_ch0_txsz 2.612961 3.904342 -0.916159 -0.650206 -2.240178 2.007988 -0.805929 -1.784821 -2.253220 1.238110 -2.732971 0.411499 -2.154563 -1.795333 0.540600 2.226781 1.498875 1.178465 -3.369123 1.391418
wb_dma_ch_sel/always_2 -0.262569 0.100855 0.260239 -1.437222 0.138896 0.245079 1.639783 -4.203711 -2.038963 2.945894 -4.093545 -1.662418 -2.026883 -1.614213 0.587913 -1.120862 0.064304 2.314379 -1.130547 -2.492072
wb_dma_ch_sel/always_3 2.972188 -0.379026 -1.055706 0.445007 1.967745 3.268122 2.144370 -3.247133 -1.780918 2.099317 -2.361423 -1.861916 -1.330608 -3.267093 -0.025043 -0.350558 0.316899 0.140953 -2.598860 -1.397016
wb_dma_rf/input_de_txsz_we 1.588798 2.365631 -2.053482 -2.821741 -2.665543 1.234787 -1.932914 -0.557175 -2.210027 1.571382 -1.588435 -1.409263 -2.792177 -2.049706 -0.105915 2.650077 -2.444031 2.081909 0.014764 -0.660328
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.704313 -1.728169 0.557142 -0.354138 1.234911 0.404948 2.383999 -0.214371 -0.368383 -0.130853 -0.908060 1.738642 -0.943659 -2.188236 1.899687 -0.993440 2.684485 -1.377988 0.371250 -0.293851
wb_dma_ch_sel/assign_145_req_p0 -1.900009 1.394864 -0.421470 -1.476067 -2.285041 -0.566139 -1.283191 -0.522864 -1.169718 3.277721 -3.604619 0.529018 -0.311153 -0.047334 0.234426 -0.349631 3.179092 -0.313949 -0.473661 -0.334868
wb_dma_de/always_3/if_1/if_1/cond -1.348271 0.527372 -0.612111 0.316641 -1.013375 1.107047 -0.822383 1.232360 -0.358291 0.319108 -0.413542 -1.211485 1.829197 -0.566889 -1.107351 -0.812768 0.335394 -1.766559 -0.108838 -0.046235
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.682795 -1.796259 0.553717 -0.388301 1.298407 0.423882 2.473796 -0.282708 -0.355792 -0.004457 -0.962695 1.668707 -0.872931 -2.252541 1.904544 -1.084975 2.707605 -1.326590 0.396137 -0.386013
wb_dma_rf/always_1/case_1 -6.273525 1.244352 3.991115 6.451762 -0.956534 1.668461 -1.786525 4.118558 0.903060 -6.594638 2.243718 -2.528326 -0.332041 3.551979 0.171683 4.107406 2.067746 -1.344009 -3.703650 4.621351
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.989313 1.048823 1.256529 1.289447 -1.616733 0.108901 -1.600183 2.118839 -0.132543 -2.324754 -0.817565 1.645573 -0.381792 1.545053 -0.759487 0.927608 0.745224 -2.216160 -0.419569 1.927629
wb_dma_ch_sel/assign_99_valid/expr_1 -3.165150 2.415453 -1.928232 1.693141 1.650508 0.545028 0.995483 -2.540505 0.735170 2.350994 0.364683 -1.592735 2.691379 0.684553 0.160920 0.228569 7.736182 1.186392 -2.537198 0.967757
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.831032 0.111055 0.623686 -1.078274 -1.484124 -2.377082 0.741479 -1.750201 0.639592 3.578002 -2.534446 -0.734930 0.113840 0.082037 0.586478 -1.276846 1.681781 1.126804 -0.711700 0.031695
wb_dma_wb_slv/reg_slv_adr -2.905580 1.840126 4.070155 4.571325 -1.927433 0.829165 -4.011579 4.166292 2.231755 -1.408233 2.974982 -1.581986 2.067597 2.645856 1.581029 0.775751 0.371737 -2.213904 -4.533645 4.569903
wb_dma_ch_sel/assign_8_pri2 1.303093 -0.644513 -0.517560 -1.180941 0.571987 0.718015 1.353340 -1.872712 -1.108875 0.755968 -1.853613 0.568358 -1.534330 -1.279450 0.043613 -0.271837 -0.085014 0.712973 0.704630 -1.782714
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.503386 1.436967 -0.471885 -0.292217 -0.940513 0.584408 -2.258150 0.825367 -1.244249 -1.905156 1.407129 -0.196864 -1.209857 1.535805 -0.073666 2.573812 0.266148 1.117573 0.101609 0.336219
wb_dma_wb_mast/wire_wb_cyc_o -0.666642 1.071052 1.806782 1.132223 0.092279 -0.274670 -0.369490 0.124193 -0.741638 -2.545454 0.732293 -0.342115 0.142286 0.801238 0.243066 -0.777685 -2.691777 -1.268346 0.317613 0.836277
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.096533 -0.806428 -1.017879 0.586049 0.919287 0.563427 0.347834 1.544129 -0.332760 -2.023459 2.530020 -0.921879 0.202990 -0.676629 -0.147699 0.511551 2.048826 -0.087945 -1.651801 1.191191
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.086069 0.628396 1.918682 0.691564 1.077864 -0.176684 0.641287 -0.972236 -1.157988 -1.036861 -1.548313 2.223492 -1.014593 -0.306760 1.171470 -1.606706 -1.776509 -2.043465 0.417715 0.175019
wb_dma/wire_paused -0.307116 0.289131 -0.773520 0.892239 -0.151432 0.602546 -0.766896 0.142554 -0.126687 -1.643709 -0.451488 0.135507 1.048332 1.793072 -1.033141 2.380267 -1.082130 -1.533927 0.728362 1.848035
wb_dma_ch_rf/always_8/stmt_1/expr_1 -3.592320 0.135552 2.710107 0.422187 -3.455426 0.838628 -0.777580 -0.665936 -1.533738 -3.353404 3.203599 -0.392631 -3.286058 2.975798 -0.700089 1.214123 2.347754 -0.974999 -1.638541 1.510539
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.632605 1.062873 1.776153 1.064656 0.091461 -0.270359 -0.316453 0.117826 -0.752452 -2.516096 0.684662 -0.281434 0.077519 0.710644 0.253517 -0.757082 -2.723135 -1.273895 0.394447 0.757807
wb_dma_de/assign_67_dma_done_all 2.645243 1.633501 -1.300478 -1.180608 -0.801054 0.974412 -0.738975 -1.766488 -2.439774 1.659425 -1.981988 -0.959291 -2.547003 -1.515731 0.933783 2.373615 0.410046 1.806864 -2.868934 0.694658
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -0.184539 -0.595730 -1.102508 1.753955 1.222572 0.166313 0.170048 -3.337734 0.092865 0.411540 2.414677 -2.085068 1.493219 4.018286 -1.355222 2.497002 1.172028 -1.465843 -2.034303 3.383054
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.717068 -2.137984 0.332371 1.057780 2.876233 2.967513 2.751825 -0.700688 -0.736628 -1.221611 -0.059629 0.817552 -0.726199 -2.292616 0.945244 -1.279947 2.944745 -2.131144 0.559985 -1.699471
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.399311 0.434276 0.861762 -0.512529 -3.253515 -1.115547 0.159671 -1.251398 1.284434 5.100473 -2.175529 -4.036457 2.994206 -1.070736 -0.386463 -3.062195 -0.008967 0.340947 -2.263403 0.050423
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -1.406970 -1.854835 1.217515 0.607816 -0.315656 1.728938 2.801833 -1.523624 0.639139 3.382108 -1.876897 -2.814165 2.168177 -3.174020 0.597467 -4.031772 2.676425 -1.955333 -1.441837 -1.455899
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.725971 -1.884602 0.526676 -0.345992 1.333513 0.446966 2.482112 -0.197788 -0.310349 -0.144726 -0.822636 1.761276 -0.882466 -2.211113 1.857833 -1.047834 2.809448 -1.355883 0.339478 -0.327725
wb_dma_ch_sel/always_39/case_1/stmt_4 1.389744 -0.635356 -0.503511 -1.221336 0.566486 0.708619 1.403252 -1.877536 -1.071605 0.780822 -1.897723 0.679402 -1.526952 -1.312956 0.095254 -0.318340 -0.062626 0.652642 0.713093 -1.789810
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.215585 0.607997 1.904543 0.671764 1.104329 -0.245653 0.677064 -0.975196 -1.131322 -0.873486 -1.648489 2.401592 -1.082048 -0.384563 1.254299 -1.672810 -1.724206 -2.075257 0.449058 0.164004
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.289460 0.395928 0.867717 -0.492964 -3.168787 -1.158524 0.274932 -1.323093 1.201165 4.810312 -2.210240 -3.824940 2.896413 -0.976212 -0.374695 -2.921226 0.165544 0.303828 -2.277095 0.137828
wb_dma_ch_pri_enc/wire_pri14_out 2.122481 0.589007 1.807114 0.674361 1.098183 -0.207984 0.643592 -0.883159 -1.097947 -0.959250 -1.532487 2.275768 -1.006139 -0.351812 1.132820 -1.553338 -1.687978 -2.048369 0.461918 0.149957
wb_dma_ch_sel/always_39/case_1/stmt_1 -0.357416 0.059371 0.258372 -1.336824 0.162984 0.296815 1.689928 -4.229865 -2.060627 2.840779 -3.995775 -1.807402 -2.004546 -1.557598 0.573216 -1.034869 0.162109 2.398797 -1.244670 -2.446801
wb_dma_rf/wire_ch6_csr 0.345840 -1.064983 -1.219708 1.400300 1.332627 0.370785 -0.420341 0.539621 -1.286139 -1.780257 1.922458 -2.276371 1.849743 1.201354 0.761015 2.019881 3.445835 1.083946 -3.631751 2.415236
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -1.059447 1.583026 0.463490 -1.143480 -1.795387 -0.918955 -1.233132 -0.389523 0.065477 3.133354 -2.344858 -0.727545 -0.316598 -0.767393 0.358737 -1.085133 -1.558175 0.489819 0.371893 -0.908999
wb_dma_wb_if/input_wb_we_i -0.665624 2.005821 0.680484 -2.021724 -1.681246 -4.910361 -4.796780 2.113716 0.436005 6.263985 -0.870883 -1.635677 1.260394 0.015322 0.920208 -3.031705 -6.176616 -2.261523 0.359578 1.332927
wb_dma_ch_sel/assign_141_req_p0 -1.598742 1.261597 -0.386837 -1.433287 -2.134959 -0.660405 -1.173025 -0.583871 -1.135395 3.347856 -3.724019 0.755659 -0.412376 -0.133389 0.335843 -0.441639 3.104549 -0.451661 -0.401855 -0.326013
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.113088 -0.077506 1.455052 -1.028263 -2.480443 -2.437180 1.047346 -2.515702 1.838372 5.124660 -2.010064 -2.765409 1.276797 -0.647004 0.652334 -2.450173 -0.389375 2.043112 -1.847188 -0.087627
wb_dma_ch_sel_checker 1.605423 0.157078 0.573014 0.666942 0.491466 -0.651116 -0.368730 0.795989 0.740647 0.931101 -0.599599 2.139319 0.299777 0.061299 0.923680 -0.597436 0.966351 -1.512026 -0.507801 1.059798
wb_dma_ch_rf/reg_ch_dis 1.024706 2.864565 0.418293 0.479666 -3.014160 0.511262 -0.744766 -0.437858 -1.493762 -1.535306 -2.406598 2.720567 0.562230 1.434330 -1.725361 0.349823 1.337140 0.084071 -2.856580 1.468889
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 2.889458 -3.871378 0.522118 1.417970 3.662409 2.215585 0.879188 -0.791591 -1.208179 -0.476793 -1.166599 2.515384 -2.171653 0.530333 -0.216308 -0.417497 1.046028 -1.779289 -0.550590 -1.992510
wb_dma_rf/wire_ch0_am1 -0.086019 0.784576 0.460889 0.532549 -0.420544 0.405693 1.636579 0.123484 -0.222546 -3.635120 -0.301304 1.953744 1.667026 0.584887 -1.372418 -0.527348 1.579621 2.588706 -1.849083 -0.736393
wb_dma_ch_rf/wire_pointer_we -0.145964 -0.743442 -0.921051 0.590992 0.823713 0.542777 0.392560 1.527744 -0.291480 -1.993797 2.488724 -0.857777 0.223530 -0.709326 -0.141412 0.385608 2.056545 -0.124278 -1.686164 1.186947
wb_dma_ch_sel/always_46/case_1/stmt_1 0.312604 -0.176525 -0.950550 -1.489299 1.231492 -2.566036 -1.790809 -0.674736 -0.497666 2.547415 1.219701 -1.000225 -0.807341 1.049842 0.883508 0.423267 -1.424931 1.095976 -0.104933 0.484980
wb_dma_wb_slv/always_3/stmt_1 -1.149650 0.687253 1.152116 2.635240 1.028841 -0.099055 0.577723 2.483370 0.105999 -1.841265 4.892288 -1.870483 -0.164117 -1.368954 -0.358372 -2.829018 4.251026 -0.253197 -5.668807 1.935216
wb_dma_ch_rf/always_2/if_1/if_1 2.986330 -3.953056 0.488362 1.428977 3.761976 2.313864 1.012621 -0.834338 -1.232677 -0.543911 -1.089140 2.491596 -2.195936 0.423787 -0.230390 -0.423366 1.016942 -1.764329 -0.540804 -2.068393
wb_dma_pri_enc_sub/assign_1_pri_out 2.126700 0.582167 1.832771 0.709567 1.102731 -0.189999 0.616581 -0.822686 -1.065301 -0.973719 -1.492449 2.293164 -0.958374 -0.288478 1.203876 -1.553494 -1.643249 -2.036902 0.341288 0.276315
wb_dma_ch_sel/input_ch0_adr0 -0.479482 0.468476 0.512701 1.183394 -0.041970 -2.131379 -1.069486 2.554907 4.750871 4.898966 -0.461293 2.959131 2.922262 0.456037 2.155024 -1.577819 5.539349 -0.374324 -0.260014 0.945028
wb_dma_ch_sel/input_ch0_adr1 -1.275098 0.554856 -0.637831 0.274750 -1.032499 1.084526 -0.782486 1.143628 -0.407295 0.372734 -0.525239 -1.135634 1.822812 -0.635026 -1.079042 -0.877533 0.335078 -1.775553 -0.157790 -0.013936
wb_dma_wb_slv/assign_4 -2.940764 -2.959182 1.060652 2.792044 -2.648118 -0.326941 2.012051 0.492105 0.430573 -2.324484 3.365984 -6.414098 -0.203592 0.610856 -1.570307 2.616579 -0.606248 -1.900387 -1.851117 3.243008
wb_dma_wb_mast/input_wb_data_i 0.141080 -2.896148 -0.346444 0.882414 0.588420 -0.512297 -1.111889 3.604471 -1.177537 -2.622169 1.464041 -1.058402 0.839995 1.189842 -0.803148 2.658124 1.808176 -0.719508 -5.073495 2.823935
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.774205 -2.206304 0.262803 1.007977 2.944843 2.952284 2.731073 -0.715045 -0.765697 -1.119141 -0.099743 0.772394 -0.817067 -2.349537 0.948383 -1.238688 2.836801 -2.050411 0.604503 -1.783364
wb_dma_de/wire_adr1_cnt_next1 0.106429 0.990981 0.485428 1.345843 0.724320 2.500222 1.981530 -3.138633 1.149270 -0.117605 0.259384 -0.666360 2.240613 -0.188352 -1.804978 -2.145616 -0.966178 2.949471 -1.024611 -3.211481
wb_dma_ch_sel/inst_u2 -0.696374 1.127605 1.799785 1.120046 0.044280 -0.324238 -0.335323 0.105178 -0.809364 -2.551562 0.713645 -0.340051 0.095412 0.776091 0.236474 -0.819579 -2.746449 -1.270816 0.334521 0.814090
wb_dma_ch_sel/inst_u1 1.592356 -4.252095 1.231819 1.466278 0.411418 1.785787 4.383581 -2.404823 1.661084 2.271502 -0.806486 -1.083753 3.149942 -1.314380 -1.279342 -3.471428 3.670919 -0.064134 -5.058745 -0.945571
wb_dma_ch_sel/inst_u0 2.201015 0.620648 1.811426 0.655723 1.066157 -0.210762 0.604750 -0.831939 -1.059929 -0.937292 -1.512402 2.313486 -0.975473 -0.340971 1.188114 -1.595890 -1.636812 -2.074322 0.449848 0.212271
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.256537 0.638880 1.928664 0.676085 1.088445 -0.296851 0.612791 -0.873532 -1.021840 -0.807171 -1.643663 2.399808 -0.987024 -0.366636 1.238703 -1.696991 -1.696497 -2.115904 0.431387 0.200768
wb_dma/wire_adr0 -2.398164 -2.272395 2.272126 1.658054 0.467202 -1.832577 2.538892 1.726092 3.876033 0.644888 1.593158 1.888314 2.058125 0.278287 2.097428 -1.567009 7.123957 -1.755743 -1.207015 2.142584
wb_dma/wire_adr1 -2.087945 -0.035714 -0.897347 1.605249 0.761836 3.751773 -0.248709 0.656337 -0.851382 -0.824479 0.257708 -1.950030 1.840878 -0.838067 -1.996397 -1.115897 0.543243 -2.531213 0.164529 -1.601157
wb_dma_ch_sel/assign_131_req_p0/expr_1 -2.687604 -0.823971 0.519273 0.149315 -0.940300 2.231534 0.978992 -0.936428 -0.414492 1.854271 -0.739832 -2.928060 1.051323 -1.948508 0.483993 -1.854450 3.102754 -0.779061 -1.116500 -1.500967
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.727172 -1.683307 0.543753 -0.303116 1.215632 0.390056 2.354468 -0.150776 -0.381049 -0.119859 -0.901775 1.780387 -0.882632 -2.135303 1.908620 -1.000162 2.691073 -1.395743 0.285361 -0.226180
wb_dma_ch_rf/assign_18_pointer_we -0.096555 -0.924819 -1.113145 0.524193 0.981728 0.539920 0.337576 1.641567 -0.313762 -2.105366 2.594161 -0.931195 0.208596 -0.649694 -0.153943 0.583685 1.884151 -0.119716 -1.438024 1.161923
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.303561 -0.139485 -0.951699 -1.410054 1.250732 -2.469410 -1.722182 -0.695401 -0.535532 2.409818 1.203609 -1.027727 -0.791623 1.006691 0.837197 0.416395 -1.449176 1.064785 -0.147926 0.492805
wb_dma_ch_sel/wire_req_p0 0.873321 -5.992750 1.419628 0.801353 -0.022577 1.694556 4.526612 -1.527257 -0.203592 0.238589 -0.031253 -3.284495 0.463393 -2.116514 -1.149908 -2.020812 1.633207 -2.835276 -4.107222 0.772343
wb_dma_ch_sel/wire_req_p1 -0.822109 1.086829 1.803215 1.221489 0.061041 -0.246760 -0.398959 0.215404 -0.743975 -2.659806 0.917808 -0.459591 0.192275 0.870005 0.217293 -0.682317 -2.635300 -1.258195 0.230385 0.899829
wb_dma/wire_ndnr 2.929185 -0.320188 -1.157408 0.361373 1.836900 3.151994 2.097438 -3.223320 -1.735973 2.218353 -2.377924 -1.956633 -1.253421 -3.271513 -0.022695 -0.318432 0.392974 0.169395 -2.599557 -1.315845
wb_dma_de/reg_mast0_drdy_r 5.267194 -1.030999 -1.636626 -1.697924 -0.732086 -1.283850 1.540362 0.517355 1.494326 2.976460 -1.492283 3.068174 -0.176980 -2.327863 0.605850 0.077442 1.430342 -1.490384 0.275815 1.737157
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.117820 0.664790 1.877566 0.769492 1.075410 -0.252766 0.589645 -0.820104 -1.011688 -0.902538 -1.478009 2.301931 -0.904042 -0.283905 1.225221 -1.584919 -1.594835 -2.074111 0.335247 0.312954
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -3.343765 -1.493920 1.900466 0.996345 1.529437 -3.913005 0.781203 0.651016 2.568712 0.605140 2.895365 -0.045347 0.694130 2.363404 2.767403 0.194924 5.012704 1.639795 -2.035938 2.496486
wb_dma_ch_sel/assign_137_req_p0 -1.903491 1.332608 -0.425750 -1.450222 -2.278667 -0.532785 -1.211695 -0.556099 -1.192330 3.284467 -3.560513 0.459948 -0.281686 -0.066370 0.229611 -0.404318 3.153569 -0.362835 -0.475931 -0.330690
wb_dma_rf/wire_pointer2 1.753602 0.134691 0.571857 0.611307 0.506371 -0.629412 -0.261881 0.690274 0.660257 0.941849 -0.692296 2.253611 0.246607 -0.005657 0.911687 -0.623325 0.969907 -1.521107 -0.465002 0.957407
wb_dma_rf/wire_pointer3 4.073748 -3.699576 0.739266 0.068492 2.144177 -0.405732 0.500013 -0.173935 -0.734052 0.508404 -1.872151 3.596547 -2.318199 0.718952 0.757458 -0.075225 0.951978 -1.134902 -0.858896 -0.407349
wb_dma_rf/wire_pointer0 2.242688 -2.935164 -1.485945 1.686139 4.493563 4.222075 0.546220 -0.415563 -1.734211 -2.834426 -0.276932 1.206197 -1.449208 0.316384 0.629959 3.061862 1.680521 -1.439327 0.530847 -0.766149
wb_dma_rf/wire_pointer1 2.995609 -0.474136 0.110595 -0.502656 1.043138 0.018598 0.994523 -1.014455 -0.317921 1.603817 -2.382378 2.773331 -1.156905 -1.156448 0.976601 -0.920303 0.905804 -0.865840 0.159465 -0.638797
wb_dma_rf/wire_sw_pointer0 -0.141056 -0.548888 0.731732 0.507067 -0.508730 0.440460 0.635151 1.592329 -0.631603 -3.137096 0.365971 0.274700 0.639129 -0.090130 -0.471704 0.002809 0.798674 0.373506 -1.766450 0.543829
wb_dma_de/always_21/stmt_1 5.256899 -1.030908 -1.613340 -1.732802 -0.656263 -1.188129 1.551100 0.451577 1.426272 2.961358 -1.501494 3.063028 -0.241790 -2.334103 0.629748 0.051384 1.401631 -1.430595 0.283211 1.653229
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.044352 1.680385 -0.708905 1.015542 0.539915 4.085791 1.923882 -2.899049 -1.334887 1.566608 -2.781076 -0.336123 -0.783881 -3.415409 -0.327461 -0.454234 1.465986 -0.660706 -2.995664 -0.484136
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -0.883352 3.184636 0.553591 -0.802551 -2.248039 -0.949821 -3.801354 1.213629 -0.466705 2.219742 -1.615587 1.238049 -1.220911 0.737678 1.162552 0.818071 -0.452901 0.107900 0.005270 0.383472
wb_dma_ch_arb/input_advance -0.196805 0.029342 0.245911 -1.308845 0.275778 0.282383 1.741293 -4.259876 -2.120833 2.786454 -3.973695 -1.647080 -1.998985 -1.558837 0.587718 -1.040703 0.199900 2.352098 -1.286714 -2.368669
wb_dma_de/always_7/stmt_1 1.005599 1.470400 -1.849704 -1.917957 -1.287860 1.633497 -0.409021 -2.508690 -3.131246 0.739417 -1.497854 -2.924190 -2.902809 -1.615699 0.058132 2.891570 -0.629144 3.225963 -2.146204 -0.433995
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 0.332839 0.554460 2.424533 -0.457997 -0.290174 -2.575182 1.462012 -2.558532 -0.437155 2.402523 -3.953242 1.686792 -0.957004 -0.260960 1.686294 -2.811957 -0.015966 -0.934141 -0.113343 0.154901
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.801413 -1.802365 0.530838 -0.351886 1.306645 0.391761 2.403420 -0.224565 -0.345927 -0.133813 -0.927449 1.842130 -0.932559 -2.167479 1.897306 -1.061141 2.678549 -1.367459 0.385867 -0.352342
wb_dma_de/always_3/if_1/cond -1.368387 0.589826 -0.652167 0.335126 -1.060429 1.130437 -0.832192 1.218959 -0.372619 0.345548 -0.470515 -1.170042 1.850364 -0.580329 -1.099233 -0.859721 0.328570 -1.810397 -0.121470 -0.009494
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -1.150869 -0.105551 1.482986 -0.903418 -2.329718 -2.293591 1.044454 -2.498055 1.763471 4.980488 -1.858927 -2.932868 1.312335 -0.599706 0.635515 -2.416605 -0.354703 2.047617 -2.000067 -0.039406
wb_dma_ch_sel/assign_101_valid -3.290808 2.622942 -2.066984 1.600002 1.572063 0.533596 0.812103 -2.627817 0.709677 2.724192 0.191240 -1.872056 2.811145 0.670662 0.177650 0.220151 7.787379 1.358322 -2.613404 0.890739
wb_dma_ch_sel/assign_98_valid -3.081590 2.457916 -1.950996 1.683239 1.687110 0.600534 1.145431 -2.592530 0.638355 2.253841 0.165760 -1.484854 2.696303 0.612570 0.145871 0.200941 7.933753 1.293851 -2.586026 0.908699
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.937452 0.073559 0.648029 -1.110776 -1.488300 -2.448814 0.737512 -1.732796 0.712644 3.557243 -2.453207 -0.724938 0.141446 0.111758 0.578826 -1.282163 1.691064 1.152861 -0.669868 0.042518
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.270377 0.412759 0.810517 -0.577524 -3.337778 -1.122774 0.225379 -1.208102 1.304422 4.933155 -2.207711 -3.841447 2.927910 -1.129975 -0.443907 -3.009373 -0.063404 0.184256 -2.074492 0.028557
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 2.264981 0.507640 1.767084 0.618731 1.115330 -0.190137 0.635098 -0.843985 -1.095637 -0.913395 -1.554736 2.370488 -1.070965 -0.422961 1.183609 -1.549049 -1.631353 -1.999720 0.451682 0.170782
wb_dma_rf/wire_ch7_csr 0.012364 -0.864762 -1.356945 1.340600 1.095646 0.496279 -0.495298 0.528440 -1.313385 -1.750693 2.114606 -2.524710 2.034375 1.217223 0.688648 1.952217 3.731862 0.979098 -3.608282 2.481076
wb_dma_ch_sel/reg_csr 1.015676 -2.737478 2.039908 0.377646 -0.944573 -2.298670 -3.115216 2.543322 -0.510194 -0.592390 1.604957 -2.201774 -0.506924 2.505048 2.915392 2.312995 -1.121816 2.924558 -3.849194 2.372596
wb_dma_de/reg_next_state -1.357516 -0.444303 0.373658 2.304562 0.473805 -0.080959 -1.137694 -2.433684 -0.323431 0.432628 1.011135 -1.253588 -0.638065 4.633558 -2.633945 1.718003 0.030997 -1.839363 -3.061494 2.502695
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.344150 -2.147755 2.177805 1.919523 5.616201 -1.921177 -3.159836 -1.175115 -0.112634 6.772760 -3.123326 -0.211144 -2.666761 1.900473 3.334203 -0.714043 -0.636761 2.947963 -4.534978 -2.228305
wb_dma_de/always_11/stmt_1/expr_1 -1.455033 0.592364 -0.689126 0.261028 -1.098804 1.172519 -0.836127 1.267986 -0.363938 0.378038 -0.533894 -1.184659 1.915573 -0.613455 -1.134013 -0.892382 0.342958 -1.816756 -0.059161 -0.065977
wb_dma_ch_rf/input_ptr_set 3.054674 -0.500102 0.089921 -0.509459 1.060294 0.051301 1.047545 -1.051013 -0.362608 1.686264 -2.473335 2.824934 -1.181038 -1.226980 0.992389 -0.916945 0.945086 -0.827073 0.192445 -0.706633
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.109412 -0.087851 -0.882087 1.619837 0.819343 3.724267 -0.203600 0.558683 -0.812218 -0.748155 0.220906 -1.986314 1.828843 -0.870981 -1.992874 -1.187557 0.469377 -2.471870 0.219750 -1.714798
wb_dma_ch_sel/assign_12_pri3 2.993221 -0.457744 0.123543 -0.508039 1.056173 0.037887 0.994952 -1.023142 -0.320648 1.649227 -2.397282 2.825185 -1.169676 -1.197744 1.003834 -0.911725 0.919891 -0.854739 0.197929 -0.675017
wb_dma_de/assign_65_done/expr_1/expr_1 -0.797892 2.570360 2.163368 0.225997 -0.110598 -0.039673 -1.111244 -2.476113 -3.290252 -0.850458 -2.296313 -0.060527 -2.716246 0.859352 1.531903 0.142833 -1.302049 0.704563 -1.324639 -0.191327
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 3.042834 -0.549187 0.056027 -0.510339 1.095532 0.110860 1.070420 -1.071061 -0.340452 1.637314 -2.433465 2.767848 -1.177837 -1.237989 0.992527 -0.853662 0.969400 -0.836000 0.128463 -0.681802
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.684400 1.126630 1.800435 1.160319 0.068119 -0.269897 -0.341856 0.137459 -0.788688 -2.567067 0.729621 -0.328893 0.128720 0.778533 0.248592 -0.760487 -2.753140 -1.258044 0.361828 0.824422
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.087628 -0.126061 1.487135 -0.900441 -2.389720 -2.306459 1.061659 -2.460495 1.792739 4.877605 -1.781309 -2.783406 1.313281 -0.554867 0.652206 -2.341098 -0.270208 2.025215 -2.022090 0.086145
assert_wb_dma_ch_sel/input_valid 1.365665 -0.653382 -0.483195 -1.192660 0.558792 0.708492 1.360529 -1.812672 -1.088657 0.737455 -1.881197 0.645395 -1.496130 -1.301226 0.075445 -0.302208 -0.059499 0.659831 0.743102 -1.754962
wb_dma/input_wb0_stb_i -2.591763 1.443880 -0.242334 -1.599572 -3.773871 -1.603712 -1.617553 1.559623 1.327491 4.591170 -2.920661 -0.265382 2.100921 -0.923915 -0.641165 -2.330270 0.198000 -1.964172 1.424283 -0.161321
wb_dma/wire_ch1_csr 1.478248 0.608075 -2.186884 0.943879 -0.169164 -0.750229 -2.575756 1.819284 -0.578868 -0.333405 1.300750 -1.484995 2.986574 1.974176 0.756436 2.452592 3.245184 2.410535 -3.547006 2.952618
wb_dma_rf/assign_5_pause_req -1.942210 -2.259605 3.793582 1.090107 -2.213260 -1.030788 -0.730591 -1.256728 -1.936616 -3.277468 0.206906 1.383746 -3.438780 5.122084 -0.287602 1.539003 0.587982 -3.058215 -1.248276 2.970325
wb_dma_de/always_12/stmt_1 -0.865545 2.693238 2.071526 0.228995 -0.164939 -0.046809 -1.290669 -2.361437 -3.232985 -0.633247 -2.316330 -0.194601 -2.655333 0.879173 1.574732 0.176693 -1.161992 0.756363 -1.456194 -0.085123
wb_dma_wb_if/wire_wb_ack_o -0.234385 -1.667040 -0.216222 0.761875 -1.431456 0.489427 1.212887 1.346936 -1.452963 -3.317809 0.260399 -1.477688 -0.657768 -0.545287 -1.305944 2.080101 0.782972 -1.908596 -2.015941 2.075254
wb_dma_ch_rf/always_5/if_1/block_1 -0.071276 -0.716214 -0.868975 0.579375 0.802961 0.479378 0.422342 1.454317 -0.318815 -1.945968 2.347197 -0.863121 0.173484 -0.710046 -0.131622 0.354828 1.973605 -0.127122 -1.714604 1.180937
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 0.245251 0.543705 2.484316 -0.404572 -0.363805 -2.640819 1.415210 -2.521041 -0.363066 2.394104 -3.865344 1.638079 -0.855001 -0.172066 1.721307 -2.853133 0.054930 -0.953783 -0.147434 0.216885
wb_dma_ch_arb/assign_1_gnt 1.184469 -3.313964 2.516336 2.260095 0.591288 1.617396 4.344189 -2.678765 1.018297 0.681548 -0.600518 -1.363588 3.462724 -1.055634 -1.065773 -4.520846 1.418007 -1.128359 -4.554082 -0.642590
wb_dma_rf/input_dma_err 0.059580 0.696920 2.453956 -0.443851 -0.504878 -2.609446 1.257816 -2.400015 -0.326687 2.500305 -3.807715 1.425538 -0.780649 -0.215857 1.668676 -2.797717 -0.088911 -0.883775 -0.098846 0.236323
wb_dma/wire_wb0_addr_o -1.323825 0.592445 -0.643723 0.224250 -1.053607 1.057177 -0.797807 1.142241 -0.355300 0.430557 -0.549164 -1.120225 1.781752 -0.573829 -1.062063 -0.873354 0.308932 -1.736643 -0.082926 -0.083745
wb_dma_de/assign_73_dma_busy/expr_1 -2.811092 -0.511100 2.405070 -0.748991 -3.115312 1.421826 0.267061 -2.135613 -2.347103 -2.900305 1.870149 0.247077 -4.793134 1.998857 -0.657781 0.941881 2.078154 -0.261755 -0.569597 -0.331661
wb_dma/input_dma_nd_i -0.324595 0.127178 0.239527 -1.466006 0.129057 0.256524 1.688466 -4.294880 -2.086142 3.021543 -4.159536 -1.738273 -2.020902 -1.619631 0.563916 -1.120014 0.053050 2.411929 -1.115470 -2.548449
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.728984 0.778843 -0.564901 -1.194772 -2.007026 -1.480628 -1.787339 1.543300 0.533493 -0.315299 0.926326 1.458206 -0.526501 1.820055 -0.012510 1.861155 1.606696 0.512278 1.474788 0.900393
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.805769 0.801853 -0.471473 -1.189832 -2.106534 -1.530804 -1.842745 1.595111 0.560176 -0.387983 1.009673 1.540732 -0.558954 1.951938 0.001642 1.912474 1.628361 0.474548 1.477667 1.016715
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.712004 1.046064 1.766892 1.156659 0.040160 -0.272257 -0.363131 0.151422 -0.754953 -2.549196 0.814754 -0.363216 0.111195 0.811795 0.216843 -0.710821 -2.615314 -1.236927 0.272535 0.835909
wb_dma_de/always_14/stmt_1/expr_1/expr_1 0.178299 0.669574 2.549055 -0.400480 -0.340501 -2.671250 1.362546 -2.513077 -0.345019 2.593582 -3.975125 1.618590 -0.827518 -0.247517 1.765786 -2.961490 -0.087906 -0.930376 -0.073158 0.126841
wb_dma_ch_sel/assign_3_pri0 -0.304747 0.051724 0.254452 -1.384142 0.200666 0.257502 1.744176 -4.314079 -2.107554 2.902978 -4.082814 -1.752215 -2.054300 -1.613294 0.607387 -1.080844 0.109487 2.399872 -1.160330 -2.511631
wb_dma_de/always_23/block_1/stmt_8 -1.278089 0.474039 -0.636770 0.334136 -0.938682 1.114077 -0.771218 1.236209 -0.390237 0.200471 -0.377191 -1.138530 1.796844 -0.556360 -1.074404 -0.790831 0.335297 -1.786509 -0.171144 0.055447
wb_dma_ch_arb/always_2/block_1/stmt_1 1.442046 -3.282187 2.553179 2.393861 0.574784 1.645252 4.239962 -2.583705 0.972751 0.490161 -0.548060 -1.276427 3.524526 -0.916613 -1.092798 -4.426306 1.432213 -1.137106 -4.744906 -0.478685
wb_dma_de/always_23/block_1/stmt_1 -1.301193 -0.270120 0.484627 2.241166 0.424645 -0.302723 -1.110629 -2.751368 -0.425130 0.623434 0.710658 -1.027493 -0.702397 4.771897 -2.681883 1.518740 -0.108660 -1.627950 -3.152148 2.383458
wb_dma_de/always_23/block_1/stmt_2 2.500275 1.668506 -1.194539 -1.245630 -0.790261 0.964518 -0.614512 -1.950707 -2.537618 1.648061 -2.112520 -0.921916 -2.632662 -1.468507 0.985526 2.277563 0.497939 1.938194 -2.885092 0.592679
wb_dma_de/always_23/block_1/stmt_4 2.674340 0.087131 -0.264288 -0.864141 -2.315858 -0.420109 -1.126280 0.016879 -0.828157 1.206390 -2.000234 2.486493 -2.450849 0.792699 0.268718 2.510548 2.809335 0.466507 -2.927835 2.209116
wb_dma_de/always_23/block_1/stmt_5 3.607228 -0.054944 0.840652 -0.842797 1.574030 -1.027711 -0.157676 -2.032280 -0.973335 5.457705 -4.221858 0.173689 -1.706324 -2.260895 1.987976 -1.906354 -1.594100 0.653229 -2.934649 -1.039391
wb_dma_de/always_23/block_1/stmt_6 -1.063447 1.602972 0.483766 -1.171632 -1.811181 -0.906496 -1.207646 -0.449523 0.026859 3.175919 -2.378450 -0.735323 -0.315480 -0.796287 0.349565 -1.105401 -1.590839 0.509574 0.412538 -0.957111
wb_dma_rf/inst_u25 0.216050 0.602318 2.445274 -0.395496 -0.329652 -2.605870 1.397493 -2.564523 -0.379837 2.491055 -3.881697 1.598156 -0.816738 -0.209289 1.694311 -2.875392 0.011889 -0.895428 -0.160128 0.193121
wb_dma_wb_mast/input_mast_go -0.798042 1.076285 1.831230 1.215426 0.049261 -0.259503 -0.373514 0.174856 -0.770632 -2.672470 0.905263 -0.422979 0.158219 0.856856 0.206366 -0.710987 -2.695767 -1.271881 0.241287 0.898302
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -2.486562 2.912881 0.033695 -1.364106 -2.684044 -0.300684 -3.404505 0.458233 -1.136352 1.202207 -0.932296 -0.856928 -1.496482 0.749693 0.222580 1.401234 -1.400972 1.482899 0.463582 -0.561144
wb_dma_ch_sel/assign_125_de_start/expr_1 -0.191403 5.544725 -0.891068 0.777915 -3.692579 1.611747 -0.674732 -0.994060 -0.976747 -2.381699 -2.826377 2.054065 2.593431 1.208365 -2.476371 1.773052 0.044836 -1.144936 -0.723623 2.682648
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.541490 -0.735421 2.262043 1.371426 -2.657363 0.910742 0.094181 -0.985675 -0.801004 -3.457681 1.546754 0.019355 -1.429804 3.363739 -1.552005 1.514730 1.051161 -3.009065 -1.048027 2.898292
wb_dma_ch_sel/assign_151_req_p0 -1.716407 1.361696 -0.469875 -1.445383 -2.168809 -0.465814 -1.256317 -0.543235 -1.274213 3.266935 -3.669960 0.541277 -0.385830 -0.141852 0.261139 -0.345214 3.084335 -0.446931 -0.520336 -0.376626
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.972585 0.745490 0.866494 -0.777991 -1.023338 -1.792210 1.485571 -1.756369 -0.383115 2.286733 -2.841309 0.445960 -0.675172 -1.835660 1.262183 -1.337813 -1.154618 -0.994236 -1.282463 1.793844
wb_dma_wb_mast/reg_mast_dout 0.071419 -3.036047 -0.441198 1.084031 0.481342 -0.391169 -1.154039 3.906389 -1.173210 -2.908137 1.689984 -1.284680 1.035783 1.180999 -0.943499 2.968952 2.207577 -0.864254 -5.450494 3.162416
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -3.342033 -1.600510 2.006838 0.901814 1.369795 -3.855335 0.964644 0.517257 2.512553 0.646764 2.641985 0.027227 0.693326 2.225135 2.799273 0.068353 5.163962 1.513550 -2.062618 2.427690
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.644895 1.118766 1.830823 1.105125 0.083316 -0.348392 -0.320694 0.060189 -0.791008 -2.447067 0.660552 -0.298526 0.073179 0.756774 0.261412 -0.836815 -2.707971 -1.274755 0.360820 0.790200
wb_dma_ch_sel/assign_100_valid -3.421354 2.539391 -1.849867 1.580077 1.431756 0.429461 0.967989 -2.448094 0.766730 2.287939 0.285122 -1.522565 2.745790 0.718256 0.136395 0.138741 7.707613 1.293712 -2.372357 0.861950
wb_dma_ch_sel/assign_131_req_p0 -2.620297 -0.570097 0.619602 0.081037 -0.970095 2.187183 0.821057 -0.976023 -0.458918 2.090482 -0.980338 -2.672698 0.884410 -1.958416 0.569590 -1.957346 2.877905 -0.753806 -0.960814 -1.661565
wb_dma_ch_sel/assign_135_req_p0/expr_1 -1.727018 1.324413 -0.414939 -1.385722 -2.288220 -0.569076 -1.309107 -0.406800 -1.058174 3.320076 -3.583416 0.652439 -0.173852 -0.104557 0.266967 -0.428511 3.162431 -0.563928 -0.483074 -0.258902
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.919320 0.070736 0.681766 -1.173915 -1.524747 -2.492268 0.745088 -1.726204 0.725388 3.613597 -2.568241 -0.641082 0.133912 0.066491 0.605128 -1.348325 1.706477 1.071527 -0.574688 -0.009595
wb_dma_ch_rf/input_dma_done_all 2.357004 1.672120 -1.269045 -1.198974 -0.771332 0.971299 -0.772275 -1.804668 -2.454112 1.693195 -1.925276 -1.187983 -2.451650 -1.449598 0.929739 2.311712 0.413303 1.972131 -2.930767 0.629936
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 6.624653 -2.926021 0.045305 -0.418781 1.792467 -0.648102 -0.520729 -0.434966 -1.356592 3.961824 -2.379335 -0.497380 -2.402414 -1.664091 1.242121 0.306678 -2.355561 0.355824 -5.196310 0.890088
wb_dma_pri_enc_sub/wire_pri_out 2.229706 0.626634 1.839273 0.613742 1.077880 -0.222957 0.667395 -0.929664 -1.122300 -0.870885 -1.620375 2.371634 -1.078622 -0.400404 1.199325 -1.621511 -1.781538 -2.028188 0.538476 0.080529
wb_dma_ch_rf/input_wb_rf_din -0.889313 2.793483 -2.433565 2.684757 0.000220 0.759019 -5.829608 4.679069 2.583682 5.224253 2.861398 -3.435874 3.250759 -0.102744 2.021546 2.259426 3.889488 -2.759591 -2.516999 4.381412
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.926999 2.552526 0.450747 -0.104015 -0.661568 0.724196 -0.889379 -1.706991 -3.173479 -0.737925 -1.295282 -1.356708 -2.392701 -0.872402 1.130123 1.463449 -2.163678 0.602201 -2.514915 1.380654
wb_dma_ch_sel/assign_157_req_p0/expr_1 -1.659065 1.260956 -0.443093 -1.406043 -2.203175 -0.479919 -1.136631 -0.568782 -1.214277 3.147652 -3.624776 0.721959 -0.385495 -0.098055 0.255153 -0.380903 3.138719 -0.477650 -0.415821 -0.324021
wb_dma_ch_sel/assign_139_req_p0 -1.710399 1.343422 -0.427270 -1.439704 -2.237274 -0.563964 -1.284812 -0.414930 -1.048550 3.330507 -3.557702 0.651975 -0.275225 -0.101271 0.274520 -0.414356 3.092769 -0.470402 -0.445787 -0.301441
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.724117 1.058093 1.741674 1.153942 0.084689 -0.273034 -0.372984 0.164087 -0.757513 -2.593397 0.830252 -0.407025 0.139707 0.799442 0.230725 -0.706847 -2.631291 -1.254065 0.254448 0.872263
wb_dma_ch_sel/always_38/case_1 -0.280436 5.431890 -0.824927 0.776570 -3.696495 1.521737 -0.682624 -1.167428 -0.955501 -2.141262 -3.008439 2.131120 2.468117 1.386516 -2.468675 1.838313 0.264157 -1.085534 -0.740504 2.639910
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.867202 -1.120435 -0.757190 2.191814 0.970034 0.232769 2.179484 -4.765106 0.425120 -0.142213 1.604988 -2.173656 2.077374 4.040934 -1.668498 1.803329 2.246983 -1.831145 -1.268594 3.431802
wb_dma/constraint_wb0_cyc_o -0.723484 1.071337 1.770575 1.141847 0.025377 -0.278122 -0.373162 0.142814 -0.783356 -2.580089 0.801930 -0.387058 0.120066 0.816561 0.198761 -0.741007 -2.693043 -1.246864 0.321618 0.871809
wb_dma/input_wb0_addr_i -2.511782 0.530439 3.009998 4.248428 -2.022520 0.922117 -2.593242 4.164748 1.397855 -2.431324 2.574426 -2.141038 1.643910 1.791260 0.220263 1.625163 0.439013 -2.474680 -4.911741 4.133561
wb_dma_de/input_mast1_drdy -0.623970 1.863268 2.952326 1.534850 0.236555 -1.285875 -0.284887 -1.558983 -1.098673 0.511899 -2.038614 -0.486027 -0.108852 0.495030 1.593002 -2.043880 -1.397878 -0.963566 -2.093598 1.144180
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.478915 1.348704 -0.462806 -0.235823 -0.920662 0.575546 -2.169723 0.814281 -1.147289 -1.827827 1.379530 -0.210267 -1.118537 1.507958 -0.093658 2.495639 0.296704 1.092737 -0.009641 0.383714
wb_dma_wb_if/input_wb_ack_i -0.381097 -2.146615 -1.578648 1.769737 0.032313 -0.567454 -0.010186 2.898849 -3.421439 -3.507770 -0.299158 -3.400204 0.132986 0.002815 -1.969788 3.241408 2.217121 -4.280667 -5.197168 4.955121
wb_dma_ch_sel/wire_pri_out 2.135064 0.602276 1.836111 0.660094 1.093130 -0.191047 0.606920 -0.868341 -1.107812 -0.949149 -1.532850 2.298712 -0.985037 -0.361995 1.159624 -1.534887 -1.667979 -2.032805 0.438027 0.200796
wb_dma_ch_rf/assign_3_ch_am0 0.282003 -0.123587 -0.966345 -1.436023 1.207928 -2.511358 -1.711722 -0.691686 -0.522768 2.479125 1.176302 -1.022542 -0.782704 1.029994 0.814660 0.392257 -1.441666 1.055904 -0.111744 0.450160
wb_dma_rf/input_ch_sel 1.336314 -3.626621 1.840266 -0.975884 -3.235732 -0.866479 -0.052501 0.750433 -0.387250 -1.711083 2.507449 2.831777 -4.722118 2.593698 -0.450969 1.913258 2.660406 -1.935944 -1.255881 2.404621
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -4.197884 -1.570504 1.909448 0.149202 0.966821 -4.498933 1.538938 0.503613 1.304419 -2.188890 3.242016 0.094266 -1.157457 2.663773 2.184821 1.430462 3.949436 1.279019 -0.731246 3.204856
wb_dma_de/always_23/block_1/case_1 -1.040709 -0.501593 0.488769 2.220621 0.384905 -0.119312 -0.968501 -2.413402 -0.385575 0.350476 0.775627 -0.683419 -0.793148 4.560044 -2.564293 1.616621 0.321021 -1.774539 -3.230151 2.498767
wb_dma/wire_pause_req -2.052494 -2.209031 3.838312 1.024649 -2.345573 -0.989112 -0.783012 -1.164753 -1.965484 -3.260739 0.071060 1.556203 -3.546143 5.111128 -0.436647 1.465130 0.682852 -3.101315 -1.219928 2.904077
wb_dma_wb_if/input_mast_go -0.725479 1.085685 1.769212 1.131387 0.053465 -0.317978 -0.359431 0.089451 -0.767338 -2.449348 0.719356 -0.351538 0.169755 0.759895 0.223632 -0.799341 -2.625941 -1.216493 0.306619 0.853789
wb_dma_ch_rf/input_de_csr 6.504808 -3.483442 -0.822189 -0.169785 1.518778 0.416416 0.621000 0.529032 -0.744460 0.339935 -0.681028 2.096452 -2.026725 -0.796588 0.347685 1.394441 -0.053790 -1.124466 -2.201366 1.250042
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.135051 0.615585 1.905769 0.704861 1.066604 -0.210264 0.640958 -0.860830 -1.072827 -0.885124 -1.570322 2.312128 -0.976400 -0.359739 1.219046 -1.633347 -1.681250 -2.071755 0.414568 0.186463
wb_dma_de/input_mast0_din 7.702761 -4.095787 -0.657485 -1.102160 1.065801 -2.330356 -0.538462 2.483397 1.388031 3.488043 -0.594390 3.303029 -1.276758 -0.885059 0.898025 0.386603 -1.160153 -1.726975 -2.105082 2.120160
wb_dma_pri_enc_sub/always_3 2.203089 0.567021 1.812675 0.597699 1.097287 -0.179827 0.681346 -0.920523 -1.168481 -0.946652 -1.604784 2.343270 -1.120221 -0.405350 1.168603 -1.570383 -1.752761 -1.998079 0.523717 0.062328
wb_dma_pri_enc_sub/always_1 2.183245 0.595133 1.832268 0.626404 1.038835 -0.264433 0.644520 -0.893844 -1.043501 -0.779523 -1.656936 2.323529 -1.007447 -0.384628 1.223345 -1.613227 -1.619917 -1.996634 0.440823 0.178416
wb_dma_ch_sel/reg_adr0 -2.345641 -2.332748 2.187175 1.639545 0.489918 -1.838166 2.575814 1.687547 3.879207 0.654448 1.679211 1.804846 2.132476 0.301972 2.087205 -1.514698 7.193627 -1.669428 -1.320508 2.203246
wb_dma_ch_sel/reg_adr1 -2.033710 -0.024598 -0.905954 1.649011 0.794636 3.831079 -0.199099 0.569231 -0.898204 -0.820132 0.226261 -1.973407 1.836661 -0.904006 -2.007968 -1.129936 0.550891 -2.564033 0.099816 -1.613886
wb_dma_ch_sel/assign_1_pri0 -0.265568 0.043463 0.252012 -1.353265 0.210366 0.317834 1.725042 -4.283506 -2.113354 2.845858 -4.032703 -1.751314 -2.020615 -1.574694 0.565996 -1.041722 0.145435 2.374018 -1.253591 -2.473166
wb_dma_ch_pri_enc/wire_pri26_out 2.251308 0.547843 1.779895 0.636759 1.123448 -0.158325 0.665346 -0.903777 -1.123277 -0.972205 -1.556656 2.346021 -1.075272 -0.403480 1.183039 -1.577472 -1.743509 -2.008107 0.511666 0.099985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.051729 0.094569 0.655797 -1.110111 -1.582156 -2.476618 0.685090 -1.700659 0.753810 3.685330 -2.514273 -0.770323 0.189962 0.120708 0.589350 -1.320862 1.728019 1.141156 -0.675021 0.002285
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -0.846799 2.616421 2.077298 0.186256 -0.123958 -0.048284 -1.204222 -2.468413 -3.326979 -0.670573 -2.361544 -0.237737 -2.720923 0.790990 1.579828 0.160097 -1.302473 0.766700 -1.366998 -0.213854
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 0.336742 2.475155 1.288882 -0.528766 -1.945580 -4.576036 -7.145894 3.474950 3.523844 11.621242 -1.683399 -0.300244 2.213618 0.447589 3.210093 -2.354060 -1.231362 -0.573124 -3.249653 1.595832
wb_dma/wire_ptr_set 2.927308 -0.491160 0.076798 -0.469907 1.050089 0.070763 0.975796 -0.984091 -0.315281 1.636011 -2.301401 2.705451 -1.099437 -1.168325 0.975656 -0.870279 0.947724 -0.837311 0.144968 -0.639715
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 2.090399 0.534119 1.714875 0.650002 1.080529 -0.108015 0.641051 -0.809074 -1.079573 -0.973458 -1.453317 2.233281 -1.004199 -0.398282 1.096825 -1.495252 -1.639774 -1.938778 0.481568 0.116433
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.735857 2.740649 0.533838 -0.068700 -0.796060 0.607400 -1.079163 -1.614960 -3.127697 -0.786843 -1.192694 -1.372245 -2.326503 -0.730048 1.146043 1.552825 -2.245930 0.600210 -2.509941 1.505868
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.839498 0.057366 0.651238 -1.126996 -1.520753 -2.438706 0.748413 -1.686302 0.709496 3.554854 -2.553238 -0.561909 0.141279 0.095026 0.554421 -1.291119 1.707021 1.046551 -0.561645 0.014465
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -1.644788 0.754784 0.739594 -0.269266 -0.367027 -0.441863 0.382023 -2.538425 -1.055226 2.199830 -2.259666 -2.380902 -0.517599 -0.341269 0.502885 -0.788341 0.206404 1.787442 -1.960368 -0.704764
wb_dma_de/reg_ptr_set 3.584750 4.025931 -1.816493 -1.214143 -2.887065 0.470708 0.435270 -0.324197 0.997490 -0.336686 -1.273347 5.924970 0.297867 -0.218741 -1.020162 1.764802 3.558826 1.703649 -0.378835 1.181250
wb_dma/wire_dma_nd -0.219229 0.074341 0.221339 -1.416994 0.171767 0.271759 1.669556 -4.227451 -2.067387 2.882210 -4.035378 -1.638911 -1.988033 -1.629777 0.559778 -1.081087 0.082382 2.325635 -1.143685 -2.445158
wb_dma_rf/assign_3_csr -0.372828 0.250599 -0.676688 0.859630 -0.193051 0.611430 -0.784772 0.132814 -0.177492 -1.705216 -0.475176 0.208210 0.878402 1.915082 -1.092241 2.465848 -1.186787 -1.536894 0.828138 1.836738
wb_dma_rf/assign_4_dma_abort 0.219423 0.662141 2.522658 -0.361487 -0.436273 -2.600344 1.361663 -2.484881 -0.356633 2.501734 -3.923819 1.635612 -0.812858 -0.205052 1.739536 -2.829078 0.042484 -0.998160 -0.236283 0.270827
wb_dma_ch_sel/assign_123_valid -0.602311 0.896457 0.248083 -1.870288 -1.374362 -1.757619 -0.483912 -1.775666 -0.769927 3.123790 -3.326438 1.804215 -2.162998 0.504348 1.342783 0.414047 2.828190 1.438830 -0.235415 -0.400097
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.903559 0.647579 1.589195 -0.130773 -1.397251 -0.453691 0.613901 -3.297158 0.086696 3.803835 -1.738782 -4.525721 0.681712 -0.996187 0.627575 -1.951750 -1.798065 2.698432 -3.287154 -0.730337
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.529339 1.397758 -0.473909 -0.197814 -0.909209 0.555900 -2.225596 0.866701 -1.202908 -1.878376 1.427988 -0.207622 -1.176047 1.580144 -0.094107 2.509394 0.258773 1.083655 0.049774 0.368279
wb_dma_rf/wire_ch4_csr -0.006313 -0.873979 -1.376986 1.501937 1.106096 0.571780 -0.550814 0.610950 -1.340357 -1.938767 2.144680 -2.550907 2.067313 1.330468 0.591916 2.063166 3.919023 0.866087 -3.709245 2.591736
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.771351 0.752423 -0.516352 -1.187848 -2.040353 -1.529656 -1.764791 1.517291 0.589298 -0.236739 0.908133 1.430151 -0.528297 1.861187 0.009584 1.794511 1.629910 0.500431 1.450406 0.923690
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -3.426417 -1.633213 1.950910 0.986766 1.259166 -3.853901 0.952794 0.639411 2.582635 0.582812 2.801371 -0.064762 0.809190 2.295519 2.709524 0.168323 5.313984 1.446874 -2.135112 2.645438
wb_dma_ch_pri_enc/wire_pri0_out 2.239305 0.653434 1.852296 0.630229 1.100149 -0.279861 0.647513 -0.902166 -1.087923 -0.795746 -1.695406 2.380779 -1.019456 -0.382941 1.217152 -1.691753 -1.662853 -2.087571 0.441457 0.156974
wb_dma_ch_rf/assign_10_ch_enable -0.748383 -1.242535 -0.794148 2.336320 1.335822 0.282535 2.255092 -4.615644 0.563870 0.034943 1.607599 -2.435121 2.337392 3.738510 -1.457667 1.679525 2.116354 -1.860573 -1.358213 3.405114
wb_dma_wb_slv/reg_slv_we -0.744869 0.572977 1.123273 2.431448 0.893810 -0.016228 0.577265 2.578580 0.051654 -1.792341 4.797464 -1.507456 -0.393419 -1.556766 -0.363597 -2.887480 4.186203 -0.409651 -5.589759 1.847317
wb_dma_de/input_txsz 1.113891 4.041900 0.438417 1.692212 -0.256356 4.234879 -0.526536 -2.042849 -3.144902 -2.240596 -0.959588 -0.725565 -1.820235 -1.318548 -0.147654 1.056596 -0.973866 -0.769828 -2.354171 0.422640
wb_dma_wb_if/wire_mast_dout 0.172165 -3.199824 -0.373250 0.901401 0.569894 -0.508788 -1.133823 3.896763 -1.125196 -2.719278 1.548115 -1.136997 0.983041 1.193392 -0.913794 2.781394 2.012785 -0.758637 -5.368065 2.946175
wb_dma_ch_rf/wire_ch_enable -0.997555 -1.040144 -0.738030 2.308367 1.230156 0.211527 2.186292 -4.658544 0.498454 -0.065845 1.385774 -2.222264 2.240426 3.849433 -1.479270 1.669447 2.321187 -1.982344 -1.195267 3.450284
wb_dma_rf/wire_csr_we -1.909379 -0.666999 4.008478 0.284886 -1.428603 -2.686882 -2.332871 1.833703 -1.614707 -1.217884 -1.713009 3.227335 -3.965743 2.683992 1.403253 -0.875474 1.615881 -0.866565 -1.625724 0.670730
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.750124 1.061407 1.760193 1.148870 0.039802 -0.309374 -0.343328 0.115821 -0.714720 -2.449946 0.737134 -0.390888 0.152282 0.814219 0.243085 -0.781533 -2.571277 -1.207368 0.255546 0.836549
wb_dma_ch_sel_checker/input_dma_busy 1.641527 0.166800 0.564259 0.659422 0.489842 -0.650273 -0.356333 0.771342 0.693077 0.916523 -0.581130 2.151517 0.336726 0.073543 0.898699 -0.601257 1.012532 -1.496191 -0.532525 1.084733
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.771290 1.115978 1.867466 1.161742 0.043897 -0.311593 -0.374031 0.142621 -0.766841 -2.604510 0.789554 -0.381172 0.167658 0.850877 0.262168 -0.805959 -2.740105 -1.258193 0.328421 0.864960
wb_dma_ch_rf/assign_9_ch_txsz 0.571328 5.546654 -0.132511 1.671645 -0.287051 5.987899 -1.189793 -0.354902 -3.453057 -4.039227 0.211623 -0.302656 -1.384018 -2.512608 -0.922802 0.783194 0.012183 -2.084933 -2.403287 0.473697
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.710037 -1.796755 0.528042 -0.370533 1.287001 0.446659 2.409130 -0.223287 -0.389486 -0.148710 -0.918982 1.709889 -0.958095 -2.209401 1.922747 -0.994047 2.726519 -1.367117 0.353582 -0.341089
wb_dma_de/assign_65_done 1.816281 2.600335 0.257073 -0.125629 -0.723321 0.835343 -1.053187 -1.557292 -3.214287 -0.922963 -0.996575 -1.575019 -2.366454 -0.760678 1.063834 1.821473 -2.040573 0.748605 -2.644641 1.527328
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 2.547920 1.523812 0.886599 0.769635 -2.006718 -0.061770 1.304144 -1.179577 -0.305297 0.212126 -3.704330 3.095624 1.711605 0.074354 -1.577096 -2.021090 1.134803 -0.919243 -2.888099 1.123971
wb_dma_de/always_2/if_1/if_1 -1.937866 -0.194310 0.354364 0.388696 1.759728 -1.632625 2.044965 -1.911207 1.038786 -1.632774 3.658467 -0.372193 2.325827 2.019816 0.711503 -0.273476 3.997456 4.665301 -2.616306 0.256778
wb_dma_ch_sel/assign_154_req_p0/expr_1 -1.656241 1.396958 -0.440349 -1.339599 -2.225523 -0.486845 -1.307537 -0.508399 -1.249726 3.159369 -3.601261 0.564815 -0.363354 -0.093042 0.275159 -0.285335 3.077899 -0.476991 -0.586329 -0.241445
wb_dma_ch_sel/assign_156_req_p0/expr_1 -1.628549 1.305747 -0.438613 -1.376929 -2.139572 -0.492370 -1.191769 -0.597977 -1.302691 3.277989 -3.663344 0.618032 -0.380164 -0.095302 0.260213 -0.334153 3.241544 -0.420625 -0.669958 -0.259000
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.103612 0.624259 1.902690 0.748502 1.062459 -0.201743 0.582817 -0.778570 -1.077184 -1.087219 -1.440413 2.265961 -0.991024 -0.300195 1.139238 -1.559011 -1.752371 -2.085347 0.465070 0.215224
wb_dma_ch_rf/always_9/stmt_1/expr_1 0.178375 0.560244 2.397152 -0.388269 -0.369677 -2.515257 1.407376 -2.484988 -0.386386 2.407934 -3.832161 1.488559 -0.798611 -0.249541 1.662706 -2.789438 0.096113 -0.898086 -0.179993 0.201170
wb_dma_ch_sel/assign_112_valid -0.555111 0.883463 0.247144 -1.685766 -1.328371 -1.792178 -0.592711 -1.622019 -0.727961 3.071362 -3.161112 1.756539 -2.056998 0.586841 1.387311 0.477178 2.942326 1.337178 -0.428913 -0.180948
wb_dma_de/always_23/block_1/case_1/block_8 4.932996 1.176942 -1.154776 -0.961700 -1.999551 -0.019430 1.445915 0.344573 1.537509 2.132112 -1.932860 4.077972 0.232162 -2.449671 0.172756 -0.017224 2.402653 -1.930540 -0.359721 2.223158
wb_dma_de/always_23/block_1/case_1/block_9 4.996864 1.278074 -1.172336 -0.963399 -2.113888 -0.081126 1.415293 0.502336 1.723576 2.235226 -2.020827 4.350447 0.339738 -2.476861 0.177866 -0.104091 2.570006 -2.097448 -0.296248 2.370682
wb_dma_ch_rf/assign_28_this_ptr_set 3.753445 -3.526193 0.763393 0.134546 2.026307 -0.367400 0.408070 -0.088024 -0.701040 0.445875 -1.692823 3.337403 -2.209010 0.785739 0.700030 -0.070220 0.927392 -1.076539 -0.969371 -0.318292
wb_dma_ch_rf/always_22 0.261233 -0.222701 -0.951210 -1.457977 1.229821 -2.577876 -1.656408 -0.682599 -0.466107 2.516717 1.177031 -0.971558 -0.778785 1.028961 0.860656 0.342006 -1.374660 1.120955 -0.019651 0.393076
wb_dma_de/always_23/block_1/case_1/block_1 0.321790 0.894706 -1.308156 2.692575 2.313095 -0.344616 -1.466418 -2.172180 -0.082170 1.528790 -1.063368 -1.231553 1.751818 3.803942 -2.076953 2.350311 -0.832910 -0.679705 -3.420905 2.812181
wb_dma_de/always_23/block_1/case_1/block_2 -2.601260 -0.764083 2.322634 1.345387 -2.653891 0.887341 0.251750 -1.114513 -0.714184 -3.321113 1.515262 -0.038400 -1.424657 3.305465 -1.469020 1.404184 1.069748 -2.896191 -1.100039 2.751521
wb_dma_de/always_23/block_1/case_1/block_3 -0.364617 2.261186 2.181046 2.265784 1.985590 0.050344 -1.237113 -2.412197 -0.574384 1.897542 -0.248727 -3.041431 0.514870 0.830137 0.322978 -0.984568 -3.616980 2.930721 -5.595954 -0.479668
wb_dma_de/always_23/block_1/case_1/block_4 0.705725 2.001476 2.737304 1.891197 2.332631 -0.973208 -0.724693 -3.341786 -0.051293 1.913857 0.122559 -2.067805 -0.831826 1.286480 1.280851 -0.317632 -3.817523 4.377087 -5.552741 -0.254734
wb_dma_ch_rf/always_27 1.057790 2.745596 0.379371 0.350771 -2.876230 0.456945 -0.647436 -0.467372 -1.412102 -1.391914 -2.500564 2.860623 0.628185 1.415157 -1.716449 0.164676 1.400066 0.167343 -2.693339 1.234501
wb_dma_de/always_23/block_1/case_1/block_7 5.961951 -1.797740 -4.089952 -0.281727 0.343272 -0.054254 0.993385 0.578387 0.002126 2.098763 -1.351757 2.508219 -0.135683 -0.924048 -0.764559 2.220471 5.141701 -4.134525 -0.933206 4.156622
wb_dma/assign_4_dma_rest 1.134316 -3.171835 0.689084 0.551190 1.084651 -0.496224 -0.492159 0.825524 -0.448016 -1.005093 0.440499 0.845887 -1.201068 1.878576 -0.184560 0.743942 -0.011013 -0.273233 -1.058477 0.278323
wb_dma_ch_rf/always_23/if_1 -1.936048 -0.095872 -0.909157 1.622415 0.887400 3.774120 -0.209360 0.491993 -0.913064 -0.752745 0.201489 -1.929950 1.766559 -0.871373 -1.934961 -1.132399 0.521524 -2.466534 0.131499 -1.648443
wb_dma_ch_sel/reg_ndr_r -0.331476 0.067851 0.278497 -1.325576 0.135292 0.248021 1.596562 -4.141700 -2.031035 2.909313 -3.968957 -1.741514 -1.935311 -1.541728 0.554655 -1.076310 0.141043 2.334948 -1.282254 -2.350045
wb_dma_de/assign_66_dma_done/expr_1 2.374480 2.463659 0.887266 0.074031 -2.043013 -0.529002 -0.008446 -1.543110 -0.979686 -1.589066 -2.075230 3.955049 -1.095980 1.785019 -0.615800 1.058429 1.143924 1.894780 -2.557023 1.310531
wb_dma_ch_sel/reg_req_r 5.547234 -1.592413 -0.434346 -0.384367 -1.187173 -0.470801 0.771820 1.069516 1.109298 1.208438 -1.554574 4.615206 -0.870845 -0.547945 -0.075205 0.698053 2.352806 -2.081494 -1.479993 2.485051
wb_dma_ch_rf/reg_pointer_r 0.339070 -2.435427 -1.862174 1.969509 2.929846 2.477694 -0.374841 2.156314 -1.422695 -4.773429 3.052541 -1.221026 -0.129178 0.910718 0.654737 4.136233 3.256382 -0.306149 -2.472127 2.609815
wb_dma_ch_sel/assign_105_valid -0.561951 0.916353 0.275274 -1.840014 -1.405809 -1.841752 -0.491501 -1.759765 -0.701718 3.372527 -3.379855 1.740521 -2.043807 0.420927 1.400576 0.227509 2.792187 1.363558 -0.281388 -0.386743
wb_dma_ch_pri_enc/wire_pri5_out 2.238224 0.568792 1.768612 0.618910 1.109819 -0.183353 0.665613 -0.854447 -1.052373 -0.842946 -1.604936 2.372648 -1.044169 -0.391181 1.180459 -1.564187 -1.604540 -2.019091 0.436444 0.152271
wb_dma_ch_sel/always_39/case_1 -0.301603 0.042833 0.240277 -1.398252 0.164448 0.299140 1.699221 -4.295034 -2.097380 2.881884 -4.062007 -1.746735 -2.023829 -1.579636 0.564300 -1.042701 0.129792 2.436032 -1.272995 -2.486592
wb_dma_ch_sel/always_6 5.001821 1.163744 -1.276242 -0.995426 -2.087370 -0.031523 1.403935 0.496839 1.661345 2.191648 -1.938573 4.215333 0.253707 -2.478609 0.161008 0.059785 2.588356 -2.051057 -0.338577 2.363848
wb_dma_ch_sel/always_7 5.726328 -0.399566 -1.533152 -0.764791 0.513706 0.889419 1.174015 -0.328072 -0.369647 1.361745 -1.238876 1.459945 -0.980696 -2.776425 0.576390 0.638464 -0.010428 -0.909796 -1.143605 1.028929
wb_dma_ch_sel/always_4 0.151804 5.832486 -0.111593 -0.014529 -3.807384 0.818517 -0.123230 -1.301726 -1.054663 -0.641236 -2.915164 2.195854 1.634360 -0.322329 -1.363913 -0.405264 1.507134 0.391319 -1.913934 1.267949
wb_dma_ch_sel/always_5 1.061374 4.863117 -0.286142 0.513072 -2.718002 0.519685 0.098692 -1.978063 -0.495291 -2.606904 -2.374129 3.034043 0.998311 1.655799 -1.435671 2.483644 -0.469393 0.384934 -0.432027 2.660781
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -3.214782 -0.018899 4.080431 2.072195 -1.798954 0.328124 0.233351 -1.425542 0.504553 -1.881374 3.098465 -0.019423 -0.783720 3.256912 -0.128599 -0.921466 3.025533 0.745199 -3.950433 1.044089
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -2.304214 0.328558 0.837845 -0.503938 -3.250063 -1.217646 0.198990 -1.090704 1.342778 4.913595 -2.147300 -3.716468 2.967470 -0.999613 -0.405278 -2.997435 0.128249 0.141891 -2.101252 0.167711
wb_dma_ch_sel/always_1 5.477150 -1.701048 -0.521947 -0.395127 -1.151489 -0.563997 0.819374 1.282175 1.304431 1.238640 -1.261387 4.520170 -0.692412 -0.522816 -0.111482 0.718720 2.404193 -2.129187 -1.385826 2.589884
wb_dma_ch_arb/always_2/block_1/case_1/cond 3.072130 -0.503692 0.048095 -0.515370 1.069022 0.074566 1.071414 -1.104516 -0.388034 1.668088 -2.462176 2.795932 -1.225542 -1.258121 0.958785 -0.917616 0.915171 -0.804172 0.179687 -0.720220
wb_dma_ch_sel/always_8 3.933682 -3.695092 0.817617 0.054134 2.103695 -0.421785 0.497324 -0.178343 -0.780936 0.499951 -1.840733 3.522671 -2.367946 0.746030 0.700885 -0.117161 0.850263 -1.074910 -0.829245 -0.461072
wb_dma_ch_sel/always_9 3.002266 -0.506261 0.054456 -0.524362 1.045860 0.070243 1.045790 -1.081591 -0.389260 1.625569 -2.405120 2.745859 -1.192130 -1.217389 0.978565 -0.914964 0.887493 -0.796919 0.239142 -0.752629
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 2.223866 0.598116 1.845867 0.643487 1.089151 -0.199901 0.684474 -0.945780 -1.160808 -0.941415 -1.594133 2.328459 -1.061824 -0.390900 1.192254 -1.625751 -1.710522 -2.049955 0.435854 0.175241
wb_dma/wire_ch1_adr1 -0.801105 -0.584123 -0.308653 1.351394 1.851439 2.742735 0.640248 -0.698377 -0.490499 -1.112478 0.741344 -0.895328 0.046641 -0.341131 -0.965384 -0.338660 0.177086 -0.702935 0.329791 -1.729077
wb_dma_ch_rf/wire_ch_txsz 0.375362 5.496450 0.078575 1.707607 -0.358913 5.750475 -1.103189 -0.428388 -3.487907 -4.170278 0.209902 -0.365001 -1.464040 -2.315747 -0.861223 0.777449 0.011726 -2.007002 -2.460893 0.609028
wb_dma_ch_sel/assign_99_valid -3.343901 2.479055 -2.059853 1.674650 1.632693 0.570000 0.940043 -2.534910 0.607317 2.332848 0.285868 -1.678050 2.660378 0.699803 0.210568 0.343482 8.025553 1.256634 -2.598929 1.007039
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -2.057666 -0.043264 -0.910494 1.595384 0.785545 3.688526 -0.212498 0.537219 -0.829852 -0.673280 0.167590 -1.935597 1.868891 -0.904161 -1.960648 -1.227794 0.474456 -2.477104 0.185225 -1.676188
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -0.581457 0.150598 0.749634 2.853002 0.321094 -0.811237 0.856053 -2.061535 1.166136 2.234251 4.177217 -3.601761 0.623824 1.360688 0.153268 -0.435977 3.320913 0.664126 -4.631504 2.583748
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -2.977422 3.924460 1.579852 -0.227269 -4.042980 -2.020701 -4.384820 3.185680 0.082133 1.281323 -1.563452 1.492402 1.223852 1.360422 0.399876 -1.247310 -1.293709 -3.492389 1.509292 1.834778
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.784942 -2.253026 0.249843 0.957463 2.944756 3.062020 2.909496 -0.857434 -0.847727 -1.164813 -0.183182 0.798174 -0.876296 -2.444607 0.959589 -1.279554 2.926257 -2.034418 0.655606 -1.950647
wb_dma/wire_ch2_txsz 5.861953 -0.398139 -1.579985 -0.890633 0.497302 0.943065 1.279826 -0.419516 -0.427038 1.512574 -1.416332 1.571233 -1.033776 -2.881987 0.546380 0.642263 -0.018207 -0.869402 -1.060674 0.928186
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.829669 2.047047 2.756913 1.957656 2.554752 -0.745382 -0.587568 -3.578654 -0.167630 1.848220 0.042175 -2.077308 -0.887160 1.245145 1.231620 -0.348076 -3.800672 4.658482 -5.714852 -0.532372
wb_dma_de/always_23/block_1 -1.213000 -0.329112 0.410690 2.018691 0.311971 -0.347787 -1.301903 -2.513352 -0.433119 0.876859 0.658532 -0.950277 -0.773201 4.592069 -2.591970 1.393474 -0.039662 -1.849966 -3.111239 2.402362
wb_dma_ch_rf/always_22/if_1 0.295759 -0.179593 -0.975544 -1.480939 1.301725 -2.593100 -1.774911 -0.709642 -0.495021 2.600264 1.229316 -1.028173 -0.777365 1.066747 0.881308 0.388614 -1.489379 1.180424 -0.066568 0.427991
wb_dma_de/wire_mast1_dout 5.077148 -0.128316 -1.509474 -0.432066 0.426373 -0.017761 -1.278435 1.792196 0.359182 2.018634 1.099365 -1.423770 0.105873 -2.322789 0.234440 0.979597 -3.597304 -0.185749 -2.539805 1.877886
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.109484 -0.773011 -1.001862 0.452101 0.896366 0.543629 0.441539 1.387990 -0.343815 -1.888260 2.276195 -0.721349 0.136680 -0.755789 -0.101917 0.391535 1.817020 -0.149371 -1.443868 1.068614
wb_dma_de/always_8/stmt_1 -0.891111 2.543218 2.050556 0.207025 -0.169087 0.015376 -1.200759 -2.413855 -3.298221 -0.722646 -2.267546 -0.254399 -2.731881 0.786207 1.514269 0.218860 -1.226137 0.774951 -1.351743 -0.231598
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.202258 -0.829955 -1.046156 0.512745 0.897690 0.553190 0.312754 1.535926 -0.305532 -1.998948 2.521683 -0.928534 0.212930 -0.618951 -0.131834 0.581162 1.993358 -0.050730 -1.520392 1.183501
wb_dma_ch_rf/wire_ch_done_we 1.421960 2.088858 0.327260 -1.087853 -1.892697 -1.266539 -0.737655 -0.873494 -1.467253 0.626256 -1.497834 0.206201 -1.773486 -0.362072 1.174646 1.075913 -0.822065 0.124617 -1.094990 2.000298
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.947520 0.132422 0.697594 -1.176231 -1.537087 -2.516913 0.770010 -1.784304 0.650782 3.703403 -2.681571 -0.713143 0.082546 0.036324 0.633737 -1.398390 1.649891 1.146367 -0.611599 -0.090156
wb_dma_wb_slv/wire_wb_ack_o -0.366384 -1.448617 -0.120806 0.889947 -1.582183 0.427998 1.043153 1.541319 -1.187061 -3.047349 0.375123 -1.656108 -0.354875 -0.523564 -1.307972 1.862417 0.585275 -2.071387 -1.985011 2.150572
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.768596 -2.234383 0.272626 0.947739 2.952444 2.961187 2.897829 -0.859444 -0.805578 -1.118110 -0.125008 0.778976 -0.816959 -2.386918 0.991066 -1.304624 2.844102 -1.932898 0.639644 -1.875264
wb_dma_de/reg_ld_desc_sel -5.989250 -0.229683 1.725659 -0.420284 1.659743 -2.076340 0.274141 -4.309870 -2.491502 -0.224651 -1.225311 -1.537891 -5.368258 3.510504 0.613077 2.385857 1.103917 3.653982 -0.890725 -1.201377
wb_dma_wb_mast/assign_2_mast_pt_out -0.179447 -1.596024 -0.269676 0.856041 -1.411068 0.566403 1.202573 1.465735 -1.293721 -3.190085 0.262747 -1.569802 -0.378837 -0.659631 -1.328763 1.938136 0.759277 -2.037480 -1.981467 2.109537
wb_dma_de/assign_83_wr_ack 1.863143 2.666015 0.543755 -0.113421 -0.642504 0.690022 -0.942067 -1.776044 -3.203499 -0.722098 -1.343330 -1.297781 -2.409533 -0.758696 1.161342 1.430186 -2.196362 0.605980 -2.505466 1.385127
wb_dma/wire_dma_done_all 2.577180 1.692630 -1.266376 -1.320328 -0.838801 1.007777 -0.690216 -1.898546 -2.529469 1.738730 -2.138336 -0.948069 -2.645531 -1.576605 0.946493 2.320780 0.354602 1.894333 -2.746537 0.485843
assert_wb_dma_rf/input_ch0_am1 -0.157461 -0.577344 0.711812 0.476095 -0.550115 0.542556 0.626560 1.702175 -0.661931 -3.309428 0.429830 0.323373 0.703885 -0.141548 -0.519709 -0.030653 0.776832 0.341321 -1.707856 0.479864
wb_dma_ch_arb/reg_state 1.365980 -3.268346 2.563431 2.262698 0.469451 1.471294 4.297297 -2.427456 1.128519 0.439260 -0.501547 -1.112827 3.468139 -0.922547 -0.959842 -4.391055 1.457916 -1.156313 -4.560731 -0.404353
wb_dma_ch_sel/input_ch0_csr 0.837032 0.214327 0.720956 1.310893 -1.760043 -0.350087 -3.052109 1.704474 -0.207037 -1.553075 -0.738037 -0.004922 2.602937 3.387403 0.167012 2.767460 -0.883694 2.548168 -3.798764 2.309612
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 5.021322 1.258665 -1.253165 -1.008829 -2.096981 -0.010197 1.375602 0.450420 1.624534 2.273613 -1.967446 4.160291 0.254024 -2.513921 0.155545 0.028739 2.436692 -1.967790 -0.362002 2.311548
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.449109 2.504270 2.346613 2.259522 1.914302 -0.031695 -1.429885 -2.456691 -0.545513 1.924312 -0.282205 -2.844585 0.545944 1.035897 0.401382 -1.019835 -3.730909 3.117517 -5.636253 -0.536453
wb_dma_ch_sel/assign_153_req_p0/expr_1 -1.706166 1.181350 -0.441065 -1.278534 -2.137893 -0.450465 -1.164103 -0.412871 -1.107985 3.026520 -3.414236 0.565862 -0.199004 -0.093475 0.174299 -0.367586 3.227337 -0.553259 -0.631829 -0.171650
wb_dma_wb_mast -0.479465 -2.308223 -1.785252 1.599786 -0.952846 0.357309 -0.434042 2.882580 -3.193444 -2.516483 -0.495903 -4.341943 1.568995 -0.177227 -2.737820 2.344748 1.863419 -4.289679 -5.791988 4.194175
wb_dma_ch_sel/assign_124_valid -0.571487 0.898225 0.254087 -1.774307 -1.363586 -1.813242 -0.507252 -1.763460 -0.800056 3.092484 -3.302395 1.701862 -2.100517 0.501282 1.385037 0.372421 2.840483 1.396620 -0.353898 -0.272061
wb_dma_de/always_18/stmt_1 -0.244561 0.438072 -4.594240 0.242595 0.418872 1.506881 -0.541429 0.441017 -1.720743 1.585087 -0.794178 -3.010906 2.329727 -1.233425 -1.699629 0.861234 3.213761 -3.965717 0.240479 1.919098
wb_dma_ch_rf/wire_ch_csr_dewe 6.591568 -2.853905 0.020744 -0.572699 1.772542 -0.746264 -0.618168 -0.495398 -1.353632 4.212286 -2.621892 -0.385710 -2.546371 -1.703860 1.286172 0.268627 -2.347878 0.364468 -5.019386 0.750582
wb_dma_ch_pri_enc/input_pri2 2.932888 -0.448868 0.091722 -0.545310 1.031960 0.062999 0.999897 -1.034075 -0.350124 1.668442 -2.399527 2.731768 -1.156350 -1.178987 0.969629 -0.891010 0.916195 -0.803965 0.213223 -0.717930
wb_dma_ch_pri_enc/input_pri3 3.041001 -0.498288 0.076103 -0.474252 1.106294 0.028595 1.007991 -1.052255 -0.338973 1.695291 -2.457923 2.837649 -1.186987 -1.226099 1.007970 -0.929638 0.944341 -0.882994 0.173098 -0.674850
wb_dma_ch_pri_enc/input_pri0 1.370505 -0.659380 -0.508740 -1.178946 0.594609 0.693909 1.367589 -1.831650 -1.049853 0.763097 -1.860501 0.664283 -1.510393 -1.264337 0.102773 -0.302458 -0.083704 0.627266 0.748180 -1.777704
wb_dma_ch_pri_enc/input_pri1 2.153370 0.595546 1.795759 0.642590 1.093178 -0.193558 0.608912 -0.874036 -1.104174 -0.922998 -1.529173 2.252079 -0.991448 -0.373191 1.138128 -1.557082 -1.639821 -2.001942 0.398252 0.220242
wb_dma_wb_if/input_slv_pt_in -0.096810 -1.472471 -0.220392 0.743299 -1.451990 0.466981 1.093461 1.310130 -1.392089 -2.943812 0.065615 -1.312951 -0.539850 -0.647549 -1.258901 1.846367 0.792706 -2.005433 -1.977623 2.013488
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.402956 -0.665047 -0.049842 -0.904843 -1.182006 -2.128711 0.363092 0.775368 1.865279 1.559485 -0.312640 1.649226 0.726636 0.421070 0.098706 -0.643040 1.488761 -0.637659 1.414963 0.689487
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 0.137942 0.607050 2.449416 -0.466243 -0.443932 -2.634152 1.376730 -2.579979 -0.367476 2.558801 -3.982256 1.456518 -0.866445 -0.276891 1.685285 -2.840210 -0.002688 -0.829536 -0.146153 0.179343
wb_dma/wire_de_adr1_we -1.390757 0.565696 -0.663514 0.324237 -0.992781 1.146613 -0.835773 1.244968 -0.378221 0.321420 -0.520866 -1.168990 1.867056 -0.586372 -1.095520 -0.845023 0.344877 -1.843201 -0.118872 -0.054994
wb_dma_ch_sel/assign_6_pri1 2.208359 0.601887 1.834141 0.638006 1.077002 -0.182102 0.605086 -0.909118 -1.105254 -0.885392 -1.597153 2.311473 -1.069053 -0.380727 1.170242 -1.599638 -1.673749 -2.016203 0.431826 0.111448
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.344562 -0.697317 -0.516771 -1.175540 0.590465 0.697083 1.409340 -1.826162 -1.107663 0.743404 -1.844279 0.578895 -1.531234 -1.299296 0.044487 -0.266102 -0.100875 0.711057 0.740064 -1.804551
wb_dma_ch_sel/assign_129_req_p0/expr_1 -2.099573 1.669366 -0.014610 -1.032574 -2.518590 1.930547 -1.003354 -2.835229 -2.494332 2.453078 -2.244562 -4.906891 -0.305617 -1.093949 -0.479393 -0.267639 -1.112891 2.544352 -2.701499 -1.870026
wb_dma_rf/wire_csr -0.272689 0.224292 -0.763753 0.884368 -0.099539 0.669870 -0.705254 0.078921 -0.135917 -1.623276 -0.425329 0.101120 0.995477 1.783294 -1.050745 2.440078 -1.021251 -1.488780 0.675930 1.883864
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.415566 -0.610231 -0.037652 -0.884603 -1.197541 -2.084540 0.359658 0.786052 1.817614 1.451060 -0.253563 1.626123 0.709332 0.434123 0.067315 -0.606939 1.451841 -0.624880 1.341555 0.718793
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 4.207927 2.313435 0.504583 0.154553 -2.012919 -0.315814 1.014665 0.635095 0.942253 -0.238095 -1.236728 3.920490 0.431575 -1.662365 0.378624 -0.744975 0.067509 -3.284221 0.019008 3.202692
wb_dma_ch_sel/always_37/if_1 -2.186761 -0.325050 4.223410 1.751414 -1.221465 -0.442361 0.823804 -2.056946 1.119183 -1.927593 3.541706 0.563299 -1.810588 3.315249 0.707839 -0.250833 2.653096 1.922223 -3.340691 1.100840
wb_dma_de/always_6/if_1/cond 2.737490 4.727947 -1.142049 -1.503338 -3.616895 1.652953 -2.384986 0.233399 -1.168476 1.986940 -2.616949 1.811042 -1.870187 -2.161698 0.328441 1.900515 -0.204900 0.106954 -1.057432 1.025049
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.457387 2.409580 2.020278 1.972537 1.718059 -0.186742 -1.417659 -2.298366 -0.364884 2.309982 -0.389336 -2.905888 0.634104 0.787771 0.307683 -1.042210 -3.694410 3.097550 -5.384502 -0.591216
wb_dma_ch_rf/always_8/stmt_1 -3.861627 0.043383 2.952460 0.394465 -3.663456 0.717811 -0.838908 -0.935257 -1.709768 -3.581635 3.208206 -0.226391 -3.666490 3.423603 -0.705990 1.348663 2.438712 -0.871357 -1.650290 1.515699
wb_dma_ch_sel/assign_108_valid -0.556531 0.918961 0.213725 -1.818196 -1.409868 -1.806144 -0.509542 -1.737244 -0.786563 3.142591 -3.275694 1.842945 -2.153107 0.535419 1.369643 0.425752 2.813943 1.394129 -0.258147 -0.281623
wb_dma_ch_pri_enc/wire_pri9_out 2.243399 0.618214 1.884784 0.671488 1.111952 -0.217869 0.644430 -0.885494 -1.082187 -0.935705 -1.629739 2.414872 -1.040814 -0.416630 1.199314 -1.657254 -1.773106 -2.069306 0.498171 0.164662
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.715742 -1.705658 0.632280 -0.354805 1.237327 0.308003 2.413142 -0.141463 -0.320686 -0.059725 -0.949748 1.834561 -0.882355 -2.179385 1.991095 -1.063709 2.776034 -1.415097 0.350475 -0.248243
wb_dma_ch_sel/wire_pri2 2.999570 -0.464109 0.071453 -0.563250 1.045485 0.073315 1.028753 -1.096145 -0.380191 1.683559 -2.484391 2.774790 -1.210496 -1.224566 0.992342 -0.867044 0.940050 -0.802731 0.183102 -0.728522
wb_dma_ch_sel/wire_pri3 2.977659 -0.472810 0.068184 -0.489260 1.073534 0.075459 0.990338 -1.002740 -0.352696 1.595745 -2.341759 2.754702 -1.153618 -1.173513 0.980867 -0.896707 0.970606 -0.838110 0.175036 -0.656374
wb_dma_ch_sel/wire_pri0 -0.260987 0.098595 0.263865 -1.393015 0.126250 0.265754 1.679908 -4.269220 -2.065653 2.947682 -4.094054 -1.704243 -2.031256 -1.596398 0.567729 -1.076334 0.043482 2.360798 -1.176866 -2.477485
wb_dma_ch_sel/wire_pri1 2.229120 0.596528 1.832564 0.661614 1.069271 -0.226598 0.601707 -0.858543 -1.085814 -0.890834 -1.539146 2.376847 -1.024673 -0.374580 1.195710 -1.540373 -1.613980 -2.032791 0.413893 0.217835
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -0.020989 1.593062 0.347704 -0.894170 -0.201207 0.223992 -0.931889 -2.451864 -2.498385 1.879561 -3.105480 0.243856 -2.803495 0.026189 1.362255 0.865926 1.387944 1.875410 -1.726375 -0.975828
wb_dma_rf/input_ptr_set 3.072087 -0.515973 0.063312 -0.524997 1.122260 0.094386 1.042339 -1.083352 -0.354815 1.659965 -2.444309 2.849168 -1.234715 -1.247904 0.993915 -0.910011 0.997707 -0.853086 0.197712 -0.740133
wb_dma_rf/always_2/if_1/if_1 -2.041751 -0.677346 3.181414 1.025276 -1.262843 -1.935877 -2.519890 1.721040 -1.515832 -2.495478 -2.010170 3.014459 -2.832315 3.803300 0.419802 1.047807 0.598635 -2.098150 -0.950182 2.051695
wb_dma_de/assign_77_read_hold -0.728895 1.056599 1.795482 1.131724 0.053001 -0.305248 -0.354565 0.119047 -0.731078 -2.500090 0.729161 -0.363788 0.132366 0.796690 0.242115 -0.759548 -2.641220 -1.244702 0.309560 0.827782
wb_dma_pri_enc_sub/input_valid -0.718821 1.046913 1.741507 1.135125 0.064014 -0.282202 -0.364674 0.152111 -0.753662 -2.522358 0.791367 -0.369113 0.137805 0.766038 0.244574 -0.720574 -2.617027 -1.209597 0.296738 0.856118
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 2.215177 0.542656 1.774447 0.622333 1.094398 -0.197694 0.636012 -0.839989 -1.099003 -0.950080 -1.526426 2.347068 -1.017688 -0.354960 1.189687 -1.546565 -1.659777 -2.062608 0.472892 0.171502
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 0.460857 -0.136367 1.119577 -1.130100 -0.661440 0.339643 1.956378 -4.880020 -0.940771 4.078684 -3.244033 -3.753706 -0.848972 -2.087878 0.658538 -2.053646 -1.811976 3.212955 -2.495023 -2.352700
wb_dma_ch_rf/always_27/stmt_1 1.263022 2.809966 0.306098 0.384994 -2.975777 0.501263 -0.730181 -0.405531 -1.395476 -1.211411 -2.581128 2.876603 0.661674 1.273383 -1.720226 0.217470 1.410315 0.027001 -2.753408 1.387685
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -0.728764 -2.661621 1.864710 3.394775 -1.950893 1.385598 1.103025 0.533181 -0.811358 -5.207811 5.820378 -8.816239 1.463607 0.488833 0.352272 3.144092 -1.040911 -1.383465 -5.809958 6.662013
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 5.074271 1.359164 -1.263708 -0.998840 -2.125091 -0.017473 1.377010 0.478128 1.651414 2.247974 -1.996361 4.236986 0.283176 -2.549766 0.157088 0.024991 2.528567 -2.069140 -0.367793 2.442609
wb_dma_ch_sel/wire_valid -0.868311 -1.245248 -0.827601 2.227613 1.273011 0.176055 2.381538 -4.753490 0.458797 -0.000209 1.669047 -2.437980 2.131202 3.722316 -1.384224 1.652372 2.337756 -1.829396 -1.268107 3.475129
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.731705 1.063742 1.805390 1.109882 0.012594 -0.258914 -0.379730 0.138984 -0.754079 -2.508316 0.736230 -0.312644 0.071767 0.775022 0.203893 -0.756321 -2.655910 -1.228109 0.313200 0.791710
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.396626 -0.660038 -0.472204 -1.138063 0.600299 0.695748 1.396279 -1.809359 -1.054576 0.722287 -1.822503 0.662219 -1.524937 -1.263805 0.099870 -0.291595 -0.017441 0.675703 0.676781 -1.737088
wb_dma_de/wire_chunk_cnt_is_0_d -0.739620 2.495705 2.052241 0.227032 -0.055707 0.011871 -1.139198 -2.374128 -3.184119 -0.638108 -2.270823 -0.166085 -2.573942 0.752806 1.561473 0.067356 -1.159389 0.632270 -1.405085 -0.147023
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.729990 -1.823713 0.546287 -0.343386 1.313655 0.412086 2.406545 -0.191505 -0.341477 -0.116481 -0.877913 1.736837 -0.892851 -2.160080 1.886997 -1.012475 2.689193 -1.333456 0.396690 -0.345317
wb_dma_ch_sel/assign_109_valid -0.534678 0.837913 0.252334 -1.778000 -1.307611 -1.770995 -0.373368 -1.850294 -0.742147 3.155463 -3.335637 1.702543 -2.087289 0.471351 1.382328 0.314775 2.842246 1.404595 -0.376288 -0.354481
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 2.270722 0.556488 1.835239 0.591176 1.106174 -0.191475 0.675038 -0.913429 -1.088721 -0.862263 -1.653230 2.392934 -1.078902 -0.446116 1.199508 -1.664046 -1.802002 -2.046765 0.626575 0.048008
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -4.147282 1.962110 1.586428 -1.223755 -4.941013 -2.012972 -2.489574 3.687073 1.136223 3.371105 -3.074939 1.221785 0.612798 -1.021001 -0.365297 -3.343904 1.714027 -2.490217 0.524288 -0.134582
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.245094 0.304991 0.903017 -0.514744 -3.179809 -1.206796 0.308745 -1.313312 1.253029 4.966246 -2.224315 -3.784605 2.855421 -1.039471 -0.338600 -3.014537 0.133483 0.295258 -2.207966 0.091968
wb_dma_de/assign_75_mast1_dout 5.138487 -0.031212 -1.579639 -0.510182 0.362535 -0.015690 -1.403393 1.902955 0.332479 2.110835 1.025020 -1.390096 0.154387 -2.405489 0.277435 0.984827 -3.703423 -0.233982 -2.537715 1.880339
wb_dma/constraint_csr -1.486459 1.431620 -0.466580 -0.264701 -0.948408 0.555627 -2.210837 0.798219 -1.197742 -1.822297 1.310292 -0.202328 -1.239478 1.503402 -0.100161 2.521305 0.175830 1.120413 0.116727 0.282251
wb_dma_ch_rf/always_5/if_1 -0.048814 -0.833043 -1.000483 0.490162 0.876334 0.543681 0.345817 1.479474 -0.372722 -1.984241 2.373640 -0.903753 0.168256 -0.630895 -0.123784 0.588199 1.803415 -0.120745 -1.482714 1.188601
wb_dma_ch_pri_enc/wire_pri21_out 2.259182 0.623542 1.859248 0.689014 1.091764 -0.212270 0.598322 -0.844772 -1.079372 -0.889482 -1.556894 2.399331 -1.022164 -0.399213 1.189090 -1.602773 -1.684345 -2.074317 0.455969 0.208530
wb_dma_ch_sel/assign_157_req_p0 -1.825568 1.362051 -0.459139 -1.444655 -2.229531 -0.463894 -1.218759 -0.543372 -1.178516 3.238952 -3.598123 0.474897 -0.273289 -0.150438 0.202501 -0.398382 3.078447 -0.402698 -0.471629 -0.392160
wb_dma_wb_mast/assign_1/expr_1 3.685529 1.370560 0.381122 0.944665 -1.571679 0.690974 -2.046184 2.275417 0.349481 1.507997 1.617766 -4.590764 3.081965 -2.800200 -0.492803 -1.745000 -7.461507 -2.274038 -3.423698 2.535054
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.887898 -0.042356 0.648563 -1.026457 -1.412112 -2.462446 0.828021 -1.643452 0.744980 3.445213 -2.344096 -0.650600 0.180057 0.159417 0.571535 -1.234242 1.888207 1.107290 -0.649237 0.118931
wb_dma_de/reg_mast1_adr -0.331085 -0.792594 1.880495 -0.363891 -2.090812 -1.831944 4.022288 -2.836719 2.432230 -0.756418 0.214308 1.388016 1.802479 1.147432 -1.899449 -1.923580 0.362526 1.679756 -1.145153 0.281319
wb_dma_ch_pri_enc/wire_pri17_out 2.184237 0.590055 1.826305 0.667110 1.077685 -0.227747 0.605769 -0.870886 -1.094625 -0.813789 -1.576125 2.320429 -1.002368 -0.382324 1.197085 -1.581520 -1.600430 -2.001619 0.358881 0.216340
wb_dma_ch_sel/assign_141_req_p0/expr_1 -1.753788 1.304048 -0.392194 -1.416159 -2.225974 -0.688975 -1.212238 -0.449155 -1.026066 3.461126 -3.666841 0.745636 -0.195367 -0.077165 0.328355 -0.524655 3.326633 -0.505337 -0.527139 -0.226634
wb_dma_ch_sel/input_ch2_csr 1.386862 0.721554 -2.360035 0.879296 -0.164766 -0.591162 -2.586276 1.746860 -0.612221 -0.236341 1.189556 -1.758048 3.026464 1.811354 0.592304 2.418967 3.054177 2.392470 -3.459316 2.800829
wb_dma_ch_rf/assign_13_ch_txsz_we 1.652526 3.114215 -1.103842 0.657429 -0.392924 4.490811 -0.222386 -2.265769 -2.439388 0.190197 -1.798928 -0.426220 -2.017957 -1.968466 -0.384754 1.791324 1.645448 0.439412 -2.796397 -0.365216
wb_dma_ch_sel/assign_130_req_p0 -2.079195 1.531785 0.009605 -0.918471 -2.352413 1.933498 -1.067234 -2.619970 -2.507197 2.148140 -2.000567 -4.842707 -0.292900 -0.980159 -0.460784 -0.138221 -1.089071 2.465408 -2.669334 -1.733785
wb_dma_ch_arb/always_1/if_1/stmt_2 1.318780 -3.477541 2.588189 2.259661 0.586585 1.465084 4.275291 -2.420180 1.102420 0.542411 -0.396946 -1.252079 3.468065 -0.929562 -1.002160 -4.422910 1.422031 -1.075670 -4.613424 -0.522050
wb_dma_ch_sel/assign_106_valid -0.443456 0.923631 0.244729 -1.745218 -1.293560 -1.730160 -0.445412 -1.818610 -0.820856 3.064445 -3.258818 1.723438 -2.126027 0.478305 1.402861 0.434751 2.837551 1.387834 -0.432432 -0.254614
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -2.461979 2.899596 -0.021262 -1.320713 -2.602452 -0.247767 -3.382782 0.507091 -1.138210 1.062501 -0.839328 -0.864069 -1.504832 0.798003 0.204299 1.525344 -1.301003 1.540739 0.451715 -0.540348
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.358638 -0.631279 -0.479385 -1.196529 0.539149 0.678085 1.375920 -1.855605 -1.079904 0.759484 -1.873164 0.623187 -1.532598 -1.274102 0.071022 -0.334202 -0.066525 0.657297 0.733179 -1.775379
wb_dma_ch_rf/always_10/if_1/if_1/block_1 0.183358 0.598301 2.483265 -0.367590 -0.360548 -2.574219 1.389252 -2.617094 -0.449498 2.463571 -3.894895 1.439096 -0.837363 -0.212891 1.688309 -2.769686 0.089368 -0.812829 -0.310503 0.223316
wb_dma_ch_rf/always_11/if_1/if_1 -1.012082 1.137401 1.995198 -0.194349 0.229352 -0.033437 1.332271 -4.087136 -2.794973 0.319776 -3.190695 -2.118595 -1.815409 -0.733299 0.779218 -1.720473 -2.337413 1.137409 -1.031816 -1.443269
wb_dma_wb_if/wire_slv_adr -2.567716 2.046093 3.870674 4.458633 -1.919062 0.740551 -3.875455 4.016242 2.494220 -1.228693 2.704562 -1.098122 2.203823 2.631900 1.528368 0.869025 0.467431 -1.893746 -4.360899 4.510660
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.309841 -0.205315 -0.909423 -1.432163 1.242256 -2.522995 -1.668637 -0.681170 -0.487453 2.471143 1.192553 -1.010143 -0.806700 1.045189 0.883032 0.414364 -1.403761 1.092376 -0.136228 0.458545
wb_dma_ch_sel/input_ch1_csr 1.456919 0.597493 -2.257385 0.850722 -0.244269 -0.764109 -2.556612 1.818656 -0.554907 -0.320156 1.377736 -1.655194 2.998658 1.871596 0.670491 2.411972 3.002080 2.455452 -3.504988 2.851042
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.719380 1.111112 1.817043 1.165590 0.053034 -0.283398 -0.390617 0.129344 -0.765469 -2.614076 0.789560 -0.370413 0.120785 0.834394 0.232476 -0.763078 -2.745083 -1.262150 0.300973 0.833797
wb_dma/wire_pt1_sel_i 5.766831 -0.271455 -0.674588 -0.369102 -0.575326 0.038055 -0.912836 0.980225 1.389587 3.409745 1.493674 -3.269882 1.149848 -3.020485 0.354521 -0.154735 -5.494310 0.704397 -3.652147 1.705654
wb_dma_ch_sel/always_47/case_1/stmt_1 0.105378 1.626554 -0.125840 -0.009118 -0.059816 0.008054 1.220468 -1.695331 0.471943 -0.762209 -0.870534 2.128480 1.108413 0.756786 -1.083632 -0.624115 0.868981 2.654668 -0.130642 -1.485030
wb_dma/wire_pt1_sel_o -0.355188 -0.447921 1.292615 1.323345 0.600317 1.650066 0.094864 -0.581482 -2.305026 -5.519790 2.271214 -2.657471 1.554056 1.389552 1.396720 0.979495 0.795946 -0.524053 -2.351115 3.590389
wb_dma_ch_sel/assign_127_req_p0/expr_1 -0.212070 0.035198 0.250467 -1.288677 0.201298 0.275916 1.714970 -4.226196 -2.068434 2.804585 -3.977775 -1.679903 -1.958714 -1.558838 0.566330 -1.057476 0.201307 2.352283 -1.302598 -2.369359
wb_dma_ch_pri_enc/inst_u16 2.174989 0.583219 1.861277 0.697038 1.097915 -0.245655 0.596336 -0.828397 -1.082754 -0.904846 -1.565498 2.367852 -1.019035 -0.328714 1.214110 -1.614200 -1.684894 -2.068498 0.421778 0.188882
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 2.213357 0.556563 1.851411 0.678442 1.106491 -0.164277 0.690064 -0.972788 -1.168486 -0.909398 -1.620953 2.319125 -1.054303 -0.397331 1.186996 -1.579940 -1.628841 -2.009935 0.364963 0.183259
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -2.061313 -0.040640 -0.976948 1.639314 0.892118 3.919980 -0.184426 0.526641 -0.870672 -0.777818 0.205825 -1.977199 1.843762 -0.985725 -2.042961 -1.178812 0.500198 -2.523442 0.274421 -1.781306
wb_dma_ch_sel/always_48/case_1 1.319485 -3.159091 2.681143 2.143581 0.312608 1.345538 4.247596 -2.555256 1.096817 0.607581 -0.639515 -1.062323 3.525455 -0.906056 -1.029985 -4.495986 1.321135 -1.023453 -4.593966 -0.455131
wb_dma_ch_sel/input_ch7_csr -0.004146 -0.841364 -1.410008 1.235636 1.137166 0.236162 -0.427817 0.646527 -1.131682 -1.685309 1.939816 -2.175745 2.009476 1.193013 0.682573 1.912138 3.682849 0.910949 -3.146586 2.395820
assert_wb_dma_rf/input_ch0_txsz -0.207474 1.884740 -0.417433 0.346946 0.067725 2.367240 -0.683954 1.573749 -0.938824 -2.540651 1.013069 0.494123 0.146134 -1.239293 -0.760076 -0.013678 1.124044 -1.440897 -0.821609 0.369139
assert_wb_dma_rf -0.446312 1.192552 0.464753 0.834144 -0.522036 2.414224 -0.209411 2.901016 -1.446365 -4.821967 1.311334 0.389799 0.799208 -1.197209 -0.959898 -0.163896 1.870737 -1.092485 -2.768127 1.003996
wb_dma_ch_rf/reg_ch_am0_r 0.247018 -0.184858 -0.944717 -1.390796 1.261172 -2.536424 -1.699176 -0.667898 -0.429659 2.464165 1.238306 -0.996002 -0.781105 1.055317 0.873759 0.432672 -1.425598 1.202324 -0.050105 0.427827
wb_dma_ch_rf/always_4/if_1 0.266005 -2.250889 -1.819844 1.869785 2.747070 2.313445 -0.534596 2.283735 -1.245344 -4.456266 2.990278 -1.131533 -0.048600 0.866823 0.645685 3.924445 3.095006 -0.373407 -2.234848 2.495802
wb_dma_de/always_4/if_1/if_1/stmt_1 -0.049265 1.553601 0.349988 -0.932503 -0.171816 0.220439 -0.811661 -2.620333 -2.600946 1.788506 -3.198238 0.230034 -2.916095 0.047054 1.344159 0.922862 1.370815 1.996667 -1.721415 -1.023213
wb_dma_de/always_14/stmt_1/expr_1 0.151783 0.667564 2.543519 -0.488219 -0.481023 -2.767145 1.298805 -2.412202 -0.223978 2.715269 -3.991946 1.702232 -0.791067 -0.241077 1.780432 -2.981773 -0.069330 -1.001714 -0.021180 0.207963
wb_dma_de/wire_use_ed 2.183682 -1.817718 2.510804 0.794586 4.298347 -4.271924 -3.233611 -1.044860 0.178308 7.672733 -3.693280 0.429498 -2.694289 2.136293 4.231843 -0.564820 -0.583669 3.977791 -5.241076 -0.860372
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.386643 -0.686132 2.341832 1.398166 -2.641557 0.864591 0.234589 -1.190828 -0.718552 -3.200018 1.477906 0.024099 -1.305215 3.274646 -1.462161 1.337620 1.130461 -2.982056 -1.247089 2.887246
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.228146 0.545108 1.781304 0.606532 1.104401 -0.180112 0.644654 -0.854446 -1.043341 -0.873888 -1.566290 2.373615 -1.050876 -0.386719 1.148776 -1.598226 -1.620946 -2.056328 0.513498 0.118589
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.004401 0.096265 0.660445 -1.057286 -1.479557 -2.392496 0.721556 -1.736515 0.703664 3.508405 -2.455210 -0.787017 0.157132 0.111994 0.563573 -1.299838 1.698903 1.160483 -0.705095 0.042772
wb_dma_ch_sel/always_7/stmt_1/expr_1 5.745135 -0.402078 -1.642027 -0.865930 0.532997 0.901414 1.131796 -0.323956 -0.388895 1.499125 -1.257069 1.406053 -0.957406 -2.844254 0.527287 0.675254 -0.109735 -0.830250 -1.035593 0.929024
wb_dma_ch_sel/input_nd_i -0.309221 0.084370 0.234322 -1.340653 0.165235 0.267102 1.670389 -4.275153 -2.056123 2.879893 -4.020250 -1.733402 -1.951107 -1.541647 0.594353 -1.033489 0.163106 2.377988 -1.289039 -2.422692
assert_wb_dma_ch_sel/input_req_i 1.357746 -0.669083 -0.487187 -1.158477 0.573421 0.702893 1.341576 -1.787423 -1.040562 0.690916 -1.801221 0.625678 -1.472274 -1.262735 0.053191 -0.265072 -0.086459 0.638217 0.693693 -1.740381
wb_dma_ch_rf/reg_ch_rl -1.761578 0.705930 -0.536916 -1.179910 -2.039149 -1.498234 -1.782485 1.567212 0.620771 -0.287888 1.002674 1.443330 -0.443535 1.862619 -0.034365 1.776752 1.675863 0.418021 1.420134 0.982885
wb_dma_de/reg_paused -0.310986 0.114446 -0.653275 0.850866 -0.100783 0.635862 -0.694457 0.138287 -0.092606 -1.696053 -0.318342 0.100363 0.866566 1.760106 -1.026593 2.396381 -1.127484 -1.468681 0.767868 1.748223
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.006397 2.752123 0.410671 -0.199743 -0.828528 0.636490 -1.031741 -1.691027 -3.118340 -0.446417 -1.404921 -1.290479 -2.344502 -0.914965 1.187449 1.453118 -2.099605 0.601416 -2.520606 1.434773
wb_dma_wb_if/wire_mast_drdy 3.327599 0.459547 -3.003806 -0.685516 0.610484 -1.221760 1.886329 -2.238602 -1.568515 2.851000 -2.580619 -1.607509 0.077798 -2.266093 0.433924 0.267359 1.759709 -3.237824 -0.436515 3.461365
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.963320 -1.222090 -0.529832 -2.097032 -0.598484 -1.355927 1.757396 -1.085549 0.684099 2.254103 -2.176516 2.270330 -0.825356 -0.863090 0.134697 -0.911196 1.374678 0.050459 2.067427 -1.130490
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 5.630104 -0.378430 -1.519083 -0.826347 0.530639 0.881939 1.164477 -0.375439 -0.429806 1.421174 -1.326179 1.487582 -1.012529 -2.769282 0.538805 0.606045 -0.087459 -0.874704 -1.038004 0.902373
wb_dma_ch_sel/assign_100_valid/expr_1 -2.978697 2.689266 -2.058841 1.629521 1.598378 0.633966 0.796828 -2.513324 0.697137 2.630871 0.045903 -1.389400 2.673352 0.594387 0.214646 0.206489 7.746759 1.123616 -2.525798 0.879786
wb_dma_wb_if/inst_u1 -1.050460 -1.398942 0.177610 2.350287 0.900301 1.432394 0.074061 1.001188 -0.773368 -3.890196 3.185979 -3.646301 1.493472 0.908401 0.204314 1.410139 2.375901 -1.744845 -3.608130 4.457324
wb_dma_wb_if/inst_u0 -0.620723 -2.507969 -1.700559 1.659985 -0.870811 0.273884 -0.337211 2.904616 -3.237656 -2.683567 -0.418475 -4.432076 1.459879 -0.053213 -2.764467 2.407244 1.849662 -4.197062 -5.793824 4.161403
wb_dma_ch_sel -1.274475 -1.560061 0.067157 1.418740 -0.824269 0.414632 -0.619596 -0.638879 -1.167102 -2.186549 2.462232 -1.988025 0.513928 3.393540 -0.436165 2.502550 3.127076 -0.884145 -2.976988 3.372100
wb_dma_rf/input_de_csr_we 6.491612 -2.887422 0.016756 -0.551404 1.739589 -0.706542 -0.491110 -0.509984 -1.322466 4.057397 -2.470704 -0.596375 -2.461536 -1.754843 1.241041 0.277241 -2.453632 0.472062 -5.041779 0.764824
wb_dma_rf/wire_ch0_adr0 -1.494452 1.087264 0.300097 0.407885 0.906809 -4.184679 -2.363911 1.105044 3.103918 4.531502 0.662001 0.925409 1.369407 2.384358 2.799922 0.176485 3.681536 2.983687 -1.312658 1.393171
wb_dma_rf/wire_ch0_adr1 -1.290633 2.308813 -0.949450 0.618132 -0.887949 3.272221 -1.430387 2.486276 -1.440124 -2.056748 0.338965 -0.595068 1.828261 -1.706900 -1.674846 -0.735871 1.512529 -3.020929 -1.266962 0.434483
wb_dma_de/always_9/stmt_1/expr_1 -0.337174 2.151137 -1.269256 -0.823925 -1.776181 0.870033 -1.588388 -1.059314 -2.271677 0.088714 0.109170 -3.579375 -1.580915 -0.375988 -0.024438 3.144229 -0.566093 2.755311 -2.970902 1.176137
wb_dma_ch_sel/always_42/case_1/cond 2.361139 -1.082464 0.948982 -0.584861 -0.833535 -1.776442 -1.211382 -0.039704 -1.814595 -0.364690 -0.997312 0.957631 -2.874545 1.507568 0.967939 1.791296 -0.815185 -0.050964 -2.068564 2.201664
wb_dma_wb_slv/input_wb_cyc_i -0.717076 -1.502413 0.219906 0.403695 -3.540831 1.217133 -0.115672 1.976744 -0.407485 -1.715906 2.443238 -6.477920 2.235856 -1.685942 0.466397 1.440996 0.656465 -0.512136 -4.028523 4.354404
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.684209 -1.677561 0.563255 -0.358822 1.215416 0.310132 2.298254 -0.169361 -0.279609 -0.042120 -0.891308 1.750369 -0.836168 -2.119088 1.862275 -1.040142 2.596456 -1.318497 0.394073 -0.315357
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 2.979806 -4.021193 0.499193 1.416104 3.678627 2.104926 0.947743 -0.690744 -1.140768 -0.562176 -1.003696 2.503448 -2.127901 0.520721 -0.168688 -0.411606 1.031386 -1.743614 -0.568526 -1.888970
wb_dma_de/reg_tsz_cnt 0.978605 4.236517 0.443518 1.655719 -0.395024 4.223695 -0.586605 -2.108355 -3.142196 -2.173975 -1.029122 -0.869684 -1.813503 -1.365220 -0.202242 1.075843 -0.978920 -0.719547 -2.466058 0.463264
wb_dma_ch_sel/reg_ndr -0.278634 0.011886 0.233167 -1.359630 0.207333 0.310705 1.756474 -4.326478 -2.150933 2.849291 -4.038890 -1.738976 -2.011976 -1.575243 0.562415 -1.007679 0.200519 2.409591 -1.291868 -2.422851
wb_dma_de/assign_83_wr_ack/expr_1 2.188899 2.661833 0.355422 -0.235922 -0.649023 0.699875 -0.880887 -1.839367 -3.258551 -0.568992 -1.495945 -1.190675 -2.508128 -0.986696 1.215372 1.493806 -2.219309 0.689841 -2.490828 1.314181
wb_dma_de/reg_de_txsz_we 1.644408 2.238746 -2.142177 -2.754966 -2.611249 1.203442 -1.868280 -0.552003 -2.115056 1.769500 -1.571185 -1.507116 -2.665061 -2.139469 -0.113704 2.609977 -2.236324 2.031788 -0.139356 -0.602955
wb_dma_ch_rf/reg_pointer_sr -0.008584 -0.844655 -1.006128 0.484278 0.912317 0.524849 0.399583 1.512581 -0.322043 -1.996145 2.419770 -0.781738 0.117045 -0.751235 -0.106383 0.418524 1.806350 -0.145245 -1.410592 1.049621
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.409613 -0.701717 -0.504103 -1.195916 0.616109 0.739772 1.393917 -1.829097 -1.101088 0.748247 -1.883326 0.645287 -1.511575 -1.312701 0.055789 -0.303579 -0.074723 0.672468 0.748856 -1.822305
wb_dma_rf/input_de_adr1_we -1.306902 0.484691 -0.609675 0.322239 -0.959475 1.154497 -0.802586 1.217164 -0.417092 0.300125 -0.429163 -1.178624 1.835736 -0.558500 -1.064674 -0.837304 0.353564 -1.812071 -0.182102 0.000776
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.654489 1.845877 2.696543 1.915034 2.415436 -0.902555 -0.670444 -3.278585 0.072681 1.944373 0.229811 -2.361210 -0.750134 1.226200 1.218794 -0.309695 -3.878203 4.507889 -5.530735 -0.362190
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.259181 0.577198 1.771106 0.522099 1.082251 -0.182365 0.667090 -0.923518 -1.080181 -0.801395 -1.672036 2.380403 -1.048295 -0.458905 1.184242 -1.608716 -1.663439 -1.998283 0.563946 0.058207
wb_dma_ch_sel/always_43/case_1/cond 1.090181 4.086008 0.474299 1.754559 -0.205081 4.330938 -0.478033 -2.178286 -3.204150 -2.266762 -1.115803 -0.662754 -1.863791 -1.316822 -0.197846 1.030761 -0.792848 -0.882867 -2.394895 0.378446
wb_dma_ch_rf/reg_ch_adr0_r -3.331366 -1.526809 1.949405 0.851686 1.290114 -3.952003 0.916613 0.592181 2.580880 0.824639 2.646600 -0.006576 0.757551 2.172538 2.751392 0.033422 5.128533 1.454350 -2.036474 2.546721
wb_dma_ch_pri_enc/input_valid -0.653213 1.097663 1.793422 1.113829 0.065873 -0.274176 -0.341346 0.134023 -0.800317 -2.580952 0.728990 -0.282112 0.088916 0.766671 0.218225 -0.772570 -2.744657 -1.274208 0.350023 0.814188
wb_dma_ch_pri_enc/reg_pri_out1 2.376462 0.595574 1.856184 0.618073 1.148188 -0.284373 0.649907 -0.855782 -1.056783 -0.791406 -1.705137 2.538574 -1.026415 -0.447347 1.258483 -1.677733 -1.658422 -2.156590 0.475998 0.201200
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 1.164514 -0.150372 -4.104630 -0.065657 1.469633 0.516422 0.324476 -0.624388 -1.351458 1.159433 -0.250631 -1.859348 0.605989 -0.707210 -0.716739 1.702229 2.980656 -2.441544 0.470013 2.005434
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.392713 -0.570460 -0.023437 -0.941035 -1.210212 -2.097862 0.350306 0.733658 1.817874 1.558974 -0.340145 1.642831 0.670711 0.425937 0.095445 -0.637405 1.417011 -0.580229 1.405798 0.651339
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 1.179253 -3.230141 0.689345 0.553080 1.165718 -0.486728 -0.438585 0.837737 -0.423138 -1.049297 0.505235 0.918000 -1.204703 1.908660 -0.188346 0.746164 0.030515 -0.301998 -1.037589 0.246726
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.057674 -1.138246 1.948370 2.096855 3.025140 2.662778 2.425160 -0.692123 -1.525345 -3.433552 0.604999 0.378576 -0.670892 -1.568637 1.242242 -1.970915 0.444693 -3.179758 0.848342 -0.992532
wb_dma_ch_sel/input_req_i 5.676079 -1.693932 -0.433334 -0.484813 -1.059262 -0.529761 0.853849 1.055143 1.085104 1.277542 -1.574903 4.693366 -0.961669 -0.545309 -0.070828 0.660007 2.260092 -2.044618 -1.393886 2.392134
wb_dma_rf/assign_4_dma_abort/expr_1 0.128385 0.583895 2.503831 -0.352779 -0.397339 -2.632611 1.324758 -2.444609 -0.336461 2.435304 -3.830398 1.506903 -0.779953 -0.198256 1.677193 -2.835640 0.049625 -0.940352 -0.205761 0.235313
wb_dma_rf/always_1/case_1/stmt_8 -3.132338 1.708521 2.346124 1.773862 0.797079 -1.652575 -1.098223 0.129565 0.298121 -0.582187 -1.424257 0.286089 -1.906347 2.173272 1.660488 1.478984 0.444476 2.619596 -1.046560 0.209794
wb_dma_ch_rf/wire_ptr_inv 0.468558 -1.257168 -0.792314 0.177767 2.367681 3.402838 1.955484 -2.420575 -1.470992 -0.451161 -1.008193 -0.258454 -1.392503 -1.550299 -0.877474 -0.623403 0.095627 -0.114102 1.147010 -3.457197
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.860623 1.296417 2.387362 1.832213 0.553172 -0.917363 -0.715413 0.891655 -0.056088 -1.698792 0.221934 1.698128 0.462169 0.891083 1.118472 -1.353558 -1.708257 -2.725983 -0.228413 1.919143
wb_dma_ch_sel/assign_138_req_p0 -1.702835 1.309119 -0.393096 -1.416286 -2.057172 -0.400106 -1.162172 -0.672594 -1.287185 3.164793 -3.626123 0.512356 -0.451097 -0.154384 0.306842 -0.355294 2.988558 -0.280130 -0.520281 -0.470014
wb_dma_rf/always_1/case_1/stmt_1 -0.284997 0.272768 -0.752402 0.832552 -0.189843 0.587701 -0.765646 0.140636 -0.137710 -1.626734 -0.462172 0.194239 0.913876 1.773531 -1.018837 2.365360 -0.962802 -1.470447 0.753349 1.834224
wb_dma_rf/always_1/case_1/stmt_6 -5.160994 -0.611764 3.442147 2.675552 -2.880682 -1.141125 -0.219938 1.407144 1.872010 -0.816438 3.373839 -3.886295 -0.983646 1.408053 -0.101260 -0.314610 -0.354213 -0.639177 -0.332283 1.369568
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.337066 0.265715 0.838732 -0.545359 -3.280584 -1.191283 0.296384 -1.165632 1.414349 4.929945 -2.119225 -3.846481 3.010924 -1.062240 -0.414748 -3.047317 0.022355 0.229241 -2.108578 0.087696
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.345726 -0.638960 -0.521873 -1.226949 0.555441 0.732448 1.378801 -1.873372 -1.118733 0.757281 -1.866286 0.611805 -1.554639 -1.296256 0.066267 -0.282997 -0.061767 0.695192 0.750539 -1.809756
wb_dma_ch_sel/always_43/case_1 0.933460 4.033216 0.468296 1.776499 -0.271131 4.214679 -0.595432 -2.054725 -3.241316 -2.370407 -0.884623 -0.850082 -1.832216 -1.157037 -0.168565 1.221937 -0.735788 -0.657080 -2.591999 0.570663
wb_dma_ch_sel/assign_9_pri2 3.023298 -0.448756 0.124758 -0.491440 1.065154 0.062355 0.961509 -1.017016 -0.309276 1.655289 -2.428201 2.857265 -1.174846 -1.177950 0.989239 -0.913230 0.950649 -0.912233 0.199178 -0.640078
wb_dma_pri_enc_sub/always_1/case_1 2.158913 0.611480 1.816795 0.657815 1.096528 -0.224522 0.611057 -0.828205 -1.040684 -0.898300 -1.510474 2.299407 -0.983716 -0.346863 1.209634 -1.593768 -1.671599 -2.034426 0.424738 0.201234
wb_dma_rf/always_2/if_1 -1.834545 -0.612883 3.119114 1.046961 -1.227919 -1.875578 -2.591196 1.765649 -1.639929 -2.597767 -2.157286 3.227139 -2.861365 3.876947 0.448155 1.152578 0.703998 -2.047476 -1.095732 2.124744
wb_dma/wire_dma_abort 0.195181 0.497283 2.461622 -0.370037 -0.346603 -2.616981 1.348483 -2.350486 -0.261031 2.384927 -3.748492 1.614125 -0.775021 -0.172556 1.697959 -2.813708 0.054209 -1.019641 -0.115603 0.294663
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 5.025895 1.261908 -1.201149 -1.046185 -2.084050 -0.107856 1.390011 0.425227 1.609900 2.318443 -2.084431 4.240141 0.194565 -2.492605 0.193596 -0.031281 2.479410 -2.051512 -0.330653 2.299918
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.544849 -1.732238 0.580464 -0.311760 1.217166 0.401012 2.393235 -0.148035 -0.337098 -0.136308 -0.813911 1.594563 -0.853504 -2.169829 1.885390 -0.985957 2.765513 -1.330069 0.309240 -0.264782
wb_dma_wb_if/input_wb_stb_i -2.669147 1.394384 -0.178865 -1.634112 -3.799820 -1.752882 -1.656279 1.618841 1.416415 4.664341 -2.915895 -0.165024 2.081274 -0.883168 -0.604506 -2.329517 0.292584 -1.943279 1.512544 -0.152258
wb_dma_rf/input_de_txsz 1.018301 1.497111 -1.860278 -1.989992 -1.322441 1.601816 -0.291868 -2.641521 -3.174486 0.865875 -1.581910 -3.021762 -2.952888 -1.719127 0.042959 2.905913 -0.621865 3.353310 -2.279024 -0.473915
wb_dma_ch_pri_enc/wire_pri3_out 2.264578 0.643164 1.882743 0.622024 1.138947 -0.235068 0.679995 -0.996428 -1.168349 -0.909953 -1.733603 2.428618 -1.090392 -0.419146 1.234304 -1.683622 -1.864678 -2.100485 0.562003 0.096185
wb_dma_ch_sel/wire_gnt_p1 -0.660730 1.057950 1.669451 1.080027 0.064618 -0.290029 -0.337595 0.120090 -0.761221 -2.424626 0.697701 -0.283094 0.111372 0.740991 0.217378 -0.686269 -2.610889 -1.169382 0.355591 0.797997
wb_dma_ch_sel/wire_gnt_p0 1.957561 -4.297523 1.217154 1.429743 0.339771 1.975515 4.599510 -2.517934 1.586170 2.087417 -0.906067 -0.873097 3.162549 -1.518794 -1.294675 -3.485653 3.682127 -0.229525 -5.012765 -0.940209
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.361669 0.319250 0.937517 -0.471317 -3.232028 -1.179008 0.303746 -1.273590 1.296896 4.934144 -2.131321 -3.902266 2.933062 -1.004160 -0.319685 -3.003264 0.151077 0.284366 -2.327062 0.169966
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.335115 -0.633485 -0.470122 -1.156300 0.552536 0.662456 1.354768 -1.801393 -1.060871 0.764572 -1.852040 0.615401 -1.488569 -1.249376 0.057455 -0.321959 -0.078312 0.637583 0.730227 -1.776402
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.238087 0.228821 -0.694624 0.871057 -0.134855 0.665676 -0.670933 0.098230 -0.144201 -1.694701 -0.491888 0.132792 0.934386 1.714463 -1.046101 2.352123 -1.091454 -1.425457 0.675175 1.781830
wb_dma/input_wb0_err_i 0.278598 0.622125 2.478412 -0.538629 -0.469531 -2.739977 1.368357 -2.474594 -0.255265 2.778917 -4.070240 1.780539 -0.784155 -0.302934 1.752459 -2.956794 0.079233 -0.998717 -0.013347 0.181773
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.005620 -3.092073 1.863098 0.505015 0.407032 0.185644 3.934096 -0.756307 -0.654600 -4.337138 2.032427 -0.846516 -0.769464 -0.233040 0.009700 -0.132133 2.184903 -1.606247 -0.929636 1.297130
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.308603 0.488758 0.405048 1.101180 -0.087246 -2.100278 -1.014118 2.572584 4.754018 4.858608 -0.487488 3.081302 2.988337 0.357725 2.138187 -1.615634 5.634633 -0.474900 -0.117790 0.975018
wb_dma_wb_mast/wire_wb_data_o 4.929445 -0.091227 -1.464736 -0.434841 0.325726 0.038149 -1.216072 1.858907 0.332859 1.785865 1.147335 -1.336167 0.129259 -2.268480 0.186646 1.001165 -3.437421 -0.303903 -2.498253 1.883677
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.396492 1.802645 -0.461847 0.421541 0.662565 3.859886 0.017902 -2.964862 -4.190524 -2.735217 0.022801 -3.829589 -2.735635 -1.112447 -0.636790 1.754882 -2.840914 1.335369 -1.289755 -1.363598
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.758227 1.067860 1.802653 1.152181 0.013511 -0.241051 -0.383371 0.172352 -0.743126 -2.626109 0.818169 -0.396324 0.107614 0.809009 0.211972 -0.709760 -2.657929 -1.253463 0.287293 0.843465
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.348172 -0.671844 -0.483522 -1.110518 0.573616 0.724388 1.392583 -1.800833 -1.058356 0.698172 -1.778493 0.626004 -1.486469 -1.268913 0.059526 -0.298278 -0.056526 0.645313 0.656057 -1.734742
wb_dma_ch_sel/always_38/case_1/cond 0.275628 6.143089 -0.153980 -0.099154 -4.072581 0.916991 -0.250791 -1.368414 -1.090360 -0.493741 -3.180408 2.478716 1.648341 -0.369151 -1.453421 -0.449314 1.554379 0.458524 -1.904595 1.196513
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 5.534551 1.856568 -1.171775 -0.090663 -0.937965 1.858822 0.988391 -0.223396 -0.071228 0.930474 -1.768114 2.809032 -0.412134 -2.873868 0.132493 0.503829 1.133767 -1.566042 -1.619298 1.777094
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 1.105682 1.542880 -1.798005 -1.993450 -1.286421 1.512838 -0.350185 -2.633652 -3.140768 0.978563 -1.680036 -2.923274 -2.926308 -1.736201 0.078558 2.775023 -0.761465 3.248322 -2.161136 -0.529294
wb_dma_de/assign_4_use_ed 1.857020 -1.752162 2.560732 0.826752 4.135581 -4.269445 -3.404883 -1.028204 0.104613 7.567159 -3.709944 0.212262 -2.820916 2.271652 4.153824 -0.330150 -0.671623 4.029451 -5.275233 -0.804688
assert_wb_dma_wb_if/assert_a_wb_stb 0.341101 -1.389571 0.018330 0.531699 0.558495 2.170249 0.130257 -0.361202 -1.594081 -4.271399 2.465479 -2.775318 1.443349 0.855444 1.197555 1.897304 1.683077 0.382359 -2.144083 3.024962
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -1.763321 1.422818 -0.269518 -1.603978 -0.749349 0.844842 -0.559942 -3.251833 -3.199399 0.970408 -2.538041 -1.889134 -3.141555 -0.074806 0.454298 1.481363 0.318970 3.446068 -1.079187 -2.079677
wb_dma_ch_sel/assign_132_req_p0 -2.571531 -0.742617 0.557674 -0.158669 -1.050758 2.167008 0.981681 -0.966889 -0.432571 2.146603 -1.025841 -2.714806 0.877842 -2.107617 0.533057 -2.024183 2.815762 -0.682486 -0.798074 -1.780378
wb_dma_ch_rf/always_25/if_1 -0.023702 0.724716 0.446495 0.471228 -0.398475 0.391096 1.652639 0.224082 -0.185375 -3.589684 -0.354198 1.995068 1.714053 0.477139 -1.384941 -0.588550 1.479102 2.508480 -1.702887 -0.759766
wb_dma_de/wire_rd_ack 1.732012 2.764226 0.510696 -0.194752 -0.801629 0.643714 -1.112724 -1.623315 -3.153668 -0.728253 -1.297586 -1.265475 -2.454093 -0.761049 1.156595 1.498006 -2.303308 0.612198 -2.301863 1.347530
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.961892 0.084044 0.637158 -1.136718 -1.487699 -2.440821 0.720996 -1.758375 0.668201 3.560881 -2.475346 -0.753186 0.148334 0.135822 0.572215 -1.318432 1.668393 1.185487 -0.608304 0.000112
wb_dma/wire_slv0_adr -3.229968 2.439221 3.702137 4.358893 -2.365461 1.214359 -4.453279 3.772077 2.100761 -1.535077 3.586297 -1.393021 1.847256 3.300947 1.403771 1.627549 1.195432 -1.554399 -4.651548 4.524173
wb_dma_rf/input_dma_busy -3.740084 0.191365 2.928286 0.571985 -3.500656 0.711723 -0.969421 -0.569077 -1.465453 -3.319344 3.214654 -0.292502 -3.251871 3.216898 -0.598421 1.164397 2.426612 -1.060038 -1.778873 1.685361
wb_dma_ch_sel/assign_96_valid/expr_1 -0.715092 3.335990 -1.594038 1.631307 0.754338 -1.838431 -2.654446 -1.262596 0.515568 3.754155 -1.353412 -0.076002 2.880801 3.196895 0.550773 0.394030 4.803954 2.374881 -2.813020 1.534384
wb_dma_ch_sel/always_4/stmt_1 0.419995 5.806225 -0.261538 -0.176077 -3.865946 0.930590 -0.190801 -1.221137 -1.052383 -0.469986 -3.031796 2.386754 1.558171 -0.506988 -1.406754 -0.390552 1.441811 0.328889 -1.755319 1.107235
wb_dma_rf/wire_pointer2_s -0.075310 -0.790060 -0.891793 0.539221 0.823940 0.538133 0.403220 1.441636 -0.307816 -1.877703 2.390469 -0.882741 0.213734 -0.641365 -0.137604 0.438932 1.903861 -0.138838 -1.589053 1.166520
wb_dma_de/reg_chunk_dec -0.809227 2.540725 2.050809 0.312449 -0.120810 0.026203 -1.233984 -2.335663 -3.265126 -0.835597 -2.168247 -0.225684 -2.651682 0.870495 1.512303 0.263571 -1.143803 0.706227 -1.510266 -0.084027
wb_dma_de/reg_chunk_cnt_is_0_r -0.220499 1.547002 0.321495 -0.911333 -0.235846 0.200412 -0.888785 -2.472712 -2.452843 1.847758 -3.069128 0.084924 -2.744640 0.005300 1.327738 0.825608 1.354774 1.944494 -1.641689 -0.983296
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.689750 1.035322 1.743028 1.165748 0.053807 -0.301877 -0.385532 0.145905 -0.758330 -2.507604 0.774608 -0.365655 0.119064 0.787865 0.235939 -0.722095 -2.613590 -1.246035 0.274030 0.837397
wb_dma/wire_wb0_cyc_o -0.721433 1.052677 1.694118 1.157721 0.054958 -0.289194 -0.341499 0.142193 -0.739313 -2.449435 0.833206 -0.428706 0.200384 0.826648 0.238416 -0.692395 -2.510943 -1.205026 0.235288 0.867922
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.740604 -1.777224 0.556119 -0.438833 1.295518 0.395468 2.471722 -0.331486 -0.391052 -0.028024 -1.019104 1.773884 -0.982354 -2.310934 1.940442 -1.126259 2.695673 -1.330613 0.445305 -0.436996
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.418947 -1.600042 -0.387783 1.723977 1.715966 -0.300140 1.749103 -3.158685 0.540335 1.156747 2.875637 -2.660752 1.319851 2.114540 -0.813264 0.068486 1.694581 -1.311415 -2.660575 2.570492
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.953637 -4.209020 2.982057 1.577422 0.463163 0.846433 2.324740 -1.654949 0.297700 -0.237684 1.715755 -2.269334 0.048566 0.065211 0.845954 -1.466127 0.684368 -0.831311 -3.976453 0.764283
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -2.132602 -0.111754 -0.906517 1.637156 0.853944 3.817261 -0.182490 0.532492 -0.848968 -0.777091 0.285086 -1.990024 1.917130 -0.926369 -2.038662 -1.195403 0.477497 -2.537122 0.230157 -1.714295
wb_dma_ch_rf/reg_ch_adr1_r -1.987728 -0.035400 -0.913588 1.583012 0.830574 3.750649 -0.180344 0.562268 -0.840262 -0.710072 0.175441 -1.928506 1.832996 -0.911440 -1.980311 -1.147228 0.482806 -2.474105 0.250516 -1.701190
wb_dma/input_wb0_cyc_i 0.233196 -0.718421 -0.120558 0.179790 -5.517356 -0.947733 -0.002145 2.910617 1.646244 3.206737 0.954832 -6.841495 1.693221 -3.785164 -1.414391 0.000441 -3.271447 -0.856618 -3.940242 2.706097
wb_dma_ch_sel/always_8/stmt_1 3.890001 -3.660922 0.776732 0.110389 2.111048 -0.389065 0.435292 -0.133592 -0.727480 0.472787 -1.747204 3.445357 -2.308030 0.796549 0.701295 -0.055062 0.915230 -1.091010 -0.909284 -0.412790
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 6.518472 -3.408368 -0.889925 -0.275299 1.452533 0.416128 0.673135 0.423954 -0.807445 0.455939 -0.774188 2.064065 -2.035351 -0.878419 0.285225 1.387600 -0.057905 -1.042760 -2.145299 1.146051
wb_dma_wb_slv -1.065217 -1.511458 0.414240 2.571077 0.919428 1.435778 -0.008197 1.231371 -0.709636 -4.061940 3.216775 -3.376287 1.252248 1.022375 0.181513 1.410402 2.044815 -1.909971 -3.631546 4.353720
wb_dma_de/inst_u0 -1.824933 -0.091046 0.332244 0.344417 1.712521 -1.598056 2.036632 -2.175386 0.827540 -1.679922 3.447034 -0.441602 2.096964 2.041216 0.629981 -0.150427 3.746536 4.824811 -2.737525 0.243126
wb_dma_de/inst_u1 0.035902 0.982906 0.477628 1.329893 0.700872 2.484635 1.970685 -3.129702 1.031108 -0.111826 0.200573 -0.778436 2.146011 -0.209044 -1.818334 -2.090810 -0.980053 2.807914 -1.056614 -3.116857
wb_dma_pri_enc_sub/input_pri_in 2.247242 0.564810 1.827071 0.642662 1.146237 -0.201571 0.628697 -0.864606 -1.103872 -0.952741 -1.561603 2.386558 -1.032703 -0.390780 1.195542 -1.620520 -1.761482 -2.047785 0.492755 0.131190
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 1.520274 2.230401 -2.143581 -2.881877 -2.628965 1.131452 -1.815372 -0.554286 -2.076981 1.827371 -1.589710 -1.434338 -2.706321 -2.119382 -0.080434 2.546398 -2.350196 2.083426 0.072111 -0.730871
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.610772 -1.752510 0.587213 -0.366699 1.219323 0.350512 2.424542 -0.126331 -0.288794 -0.115864 -0.835255 1.672312 -0.813294 -2.202403 1.933002 -1.027946 2.786446 -1.411614 0.421938 -0.278785
wb_dma_ch_sel/assign_146_req_p0/expr_1 -1.736388 1.281835 -0.493781 -1.330979 -2.179506 -0.482289 -1.178805 -0.566903 -1.199225 3.286150 -3.561675 0.505633 -0.176096 -0.087105 0.243604 -0.352893 3.336819 -0.450727 -0.725987 -0.204076
wb_dma_ch_sel/assign_101_valid/expr_1 -3.006230 2.446883 -1.954546 1.574083 1.556889 0.799069 1.215242 -2.742728 0.540498 2.173823 0.150451 -1.503621 2.671722 0.484513 0.042832 0.110965 7.682476 0.979643 -2.387904 0.817037
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.347794 -0.627123 -0.496955 -1.143339 0.534740 0.699071 1.320933 -1.790481 -1.059008 0.727424 -1.812184 0.608536 -1.460097 -1.227231 0.058208 -0.276308 -0.099543 0.644261 0.706285 -1.700748
wb_dma_de/reg_de_adr1_we -1.325172 0.559633 -0.624380 0.304988 -1.038304 1.109021 -0.796678 1.185208 -0.374919 0.286212 -0.471301 -1.156001 1.798495 -0.568439 -1.070819 -0.798943 0.322605 -1.737837 -0.154963 0.023355
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 2.172348 1.611535 0.981426 0.760543 -2.062819 -0.112859 1.125340 -1.040925 -0.296402 0.069295 -3.541054 2.904892 1.654511 0.239784 -1.617482 -1.943352 0.996378 -0.812815 -2.825326 1.109963
wb_dma_ch_sel/always_46/case_1 0.218657 -0.167204 -0.970442 -1.445438 1.251673 -2.539458 -1.723901 -0.654518 -0.464072 2.410487 1.253292 -1.036165 -0.758094 1.087356 0.843574 0.434130 -1.432039 1.147003 -0.037103 0.443520
wb_dma_ch_rf/assign_11_ch_csr_we -0.371799 -0.002309 0.651594 2.634603 0.252307 -0.600962 1.013512 -2.192914 1.050868 2.013563 4.318848 -3.487001 0.625595 1.276293 -0.022045 -0.560622 3.266620 0.689817 -4.569415 2.355223
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.676468 0.755118 -2.640615 -1.689530 -0.914553 2.066037 -0.663550 -0.183322 -2.249229 -1.402282 0.733389 -0.787387 -2.455346 -1.358288 -0.477738 3.770297 -0.826182 1.661985 -0.471532 0.319969
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.676929 -1.780770 0.595014 -0.316905 1.284969 0.363420 2.397678 -0.156410 -0.294811 -0.098074 -0.896549 1.759845 -0.867264 -2.199328 1.937528 -1.071749 2.745835 -1.428470 0.313106 -0.282120
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -2.308517 0.313441 0.855059 -0.508369 -3.276669 -1.162106 0.295614 -1.238938 1.267243 4.838446 -2.176450 -3.792741 2.929089 -1.044203 -0.419121 -2.958824 0.179994 0.224618 -2.198731 0.172450
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.976988 0.104041 0.683010 -1.116152 -1.558450 -2.459827 0.691252 -1.650523 0.752522 3.598855 -2.472006 -0.688434 0.164511 0.131524 0.587639 -1.331070 1.689418 1.076294 -0.625958 0.045856
wb_dma/wire_de_adr0_we -0.383977 -0.597981 -0.031663 -0.906740 -1.155447 -2.057071 0.341249 0.741674 1.798431 1.504529 -0.319119 1.618454 0.702410 0.397885 0.098803 -0.631167 1.407770 -0.619381 1.384948 0.653321
wb_dma_wb_slv/wire_rf_sel -4.479745 -1.486170 0.641541 -0.465292 -5.482002 -0.801025 -0.160357 3.341499 -0.597649 -1.330524 -1.284590 -2.126784 -0.304115 -0.566065 -2.299637 0.325393 0.950829 -4.139138 -0.084995 1.863434
assert_wb_dma_wb_if 0.308987 -1.466237 0.042971 0.501837 0.537505 2.310750 0.191542 -0.342606 -1.725343 -4.607877 2.436626 -2.680025 1.579021 0.859966 1.325342 1.937488 2.052603 0.415666 -2.143564 3.164672
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.337048 -0.639559 -0.508132 -1.166981 0.583480 0.694065 1.334985 -1.768684 -1.027997 0.730442 -1.827929 0.662117 -1.474637 -1.241068 0.067195 -0.303497 -0.061590 0.615458 0.702634 -1.718007
wb_dma_ch_sel/assign_120_valid -0.394879 0.847623 0.290730 -1.780079 -1.317076 -1.814777 -0.480539 -1.632299 -0.676496 3.229683 -3.290833 1.927571 -2.023748 0.460391 1.407441 0.278728 2.866049 1.218588 -0.311504 -0.249983
wb_dma/wire_wb1s_data_o 5.288132 -0.090388 -1.590220 -0.470901 0.349372 0.022167 -1.308023 1.863409 0.324096 1.967111 1.087658 -1.313288 0.061204 -2.468834 0.251187 1.046799 -3.690863 -0.284521 -2.524314 1.909995
wb_dma_de/wire_adr0_cnt_next1 -1.881784 -0.268532 0.328753 0.362308 1.737315 -1.560511 2.226477 -1.965923 0.917143 -1.958528 3.587579 -0.318319 2.211163 2.040899 0.571824 -0.173210 3.994792 4.648582 -2.584732 0.246286
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.351247 -0.638165 -0.469998 -1.156148 0.572885 0.700211 1.344939 -1.836129 -1.075437 0.748009 -1.858658 0.655595 -1.482023 -1.272083 0.106077 -0.288731 -0.086878 0.626929 0.700243 -1.755099
wb_dma/wire_pt0_sel_o 5.592921 -0.188633 -0.628465 -0.371826 -0.635051 -0.045570 -0.897715 0.956627 1.474393 3.422931 1.580088 -3.339083 1.246825 -2.932111 0.305787 -0.199173 -5.485965 0.801003 -3.634955 1.693426
wb_dma/wire_pt0_sel_i -0.372166 -0.462512 1.384200 1.354548 0.600326 1.725445 0.182759 -0.705789 -2.404735 -5.701866 2.369276 -2.819168 1.534232 1.385780 1.525333 0.954129 0.713492 -0.512424 -2.334175 3.623279
wb_dma_ch_rf/always_11 -0.949503 1.077831 1.959903 -0.256841 0.272638 -0.024133 1.357308 -4.132372 -2.834921 0.314670 -3.244706 -2.030809 -1.939922 -0.818831 0.781927 -1.817796 -2.579414 1.156784 -0.803774 -1.685290
wb_dma_ch_rf/always_10 0.200454 0.653327 2.532419 -0.489916 -0.454957 -2.691258 1.340757 -2.478138 -0.316014 2.609341 -4.048398 1.699189 -0.839783 -0.280882 1.728930 -2.952270 -0.146308 -0.977190 0.024207 0.154189
wb_dma_ch_rf/always_17 1.049908 4.121295 0.521223 1.750034 -0.231119 4.210666 -0.477719 -2.195514 -3.193224 -2.254118 -1.066530 -0.668529 -1.880944 -1.228055 -0.115808 1.054890 -0.721399 -0.769148 -2.521795 0.474138
wb_dma_ch_rf/always_19 -1.446537 1.414295 -0.471727 -0.322989 -0.925280 0.574373 -2.170665 0.762231 -1.198327 -1.781580 1.267793 -0.160232 -1.252796 1.478384 -0.054937 2.445807 0.267421 1.161604 0.106067 0.280157
wb_dma_ch_rf/input_de_csr_we 6.882399 -2.826563 -0.123353 -0.555472 1.814230 -0.693428 -0.522623 -0.483216 -1.335201 4.165710 -2.526242 -0.508236 -2.432075 -1.870286 1.274268 0.280066 -2.501680 0.423169 -5.081151 0.871606
wb_dma_ch_sel/assign_147_req_p0 -1.844159 1.325066 -0.456179 -1.342524 -2.264805 -0.537754 -1.298805 -0.401320 -1.086537 3.115371 -3.427576 0.516846 -0.191259 0.033256 0.203669 -0.242344 3.252076 -0.433636 -0.616042 -0.155996
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.300133 0.257826 0.824631 -0.464625 -3.126380 -1.123122 0.343631 -1.193876 1.327466 4.793659 -2.097218 -3.741112 2.958105 -1.007362 -0.409160 -2.969122 0.287022 0.150467 -2.122379 0.144266
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -1.064381 1.613256 0.451561 -1.209868 -1.773783 -0.925371 -1.242867 -0.448081 0.069247 3.214684 -2.410741 -0.703752 -0.345650 -0.803652 0.350112 -1.141089 -1.605506 0.493136 0.435309 -1.002672
wb_dma_wb_if/wire_slv_dout -1.617747 2.393329 -0.853155 3.800101 -0.172471 0.420245 -5.403158 5.204805 3.031138 4.043068 1.448272 -1.990223 2.872855 0.544372 1.487633 1.786928 3.570086 -4.578955 -2.609892 5.287493
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.846069 3.792054 -0.058084 0.420175 -3.011661 0.426694 -1.190222 -0.604205 -1.080923 -1.719511 -2.030630 1.388963 -0.282711 1.106356 -0.392867 3.142864 -0.956748 -2.073848 -0.349447 4.149026
wb_dma/wire_pointer 2.752747 -4.073157 0.525478 1.529918 3.762680 2.329181 0.915235 -0.724429 -1.198233 -0.623859 -0.957827 2.332646 -2.125673 0.578581 -0.254306 -0.372093 1.124119 -1.779251 -0.591732 -2.018266
wb_dma_de/assign_75_mast1_dout/expr_1 5.209460 -0.067011 -1.541970 -0.496026 0.367161 -0.008211 -1.279066 1.764903 0.338729 2.097132 0.963537 -1.349680 0.087311 -2.430409 0.279755 0.933368 -3.716642 -0.239570 -2.522045 1.851632
wb_dma/wire_ch3_csr 1.569722 0.680503 -2.404535 0.946083 -0.088041 -0.627984 -2.473651 1.828992 -0.483505 -0.309268 1.246927 -1.406952 3.135542 1.872433 0.612989 2.409048 3.436500 2.217156 -3.404380 2.947982
wb_dma_ch_rf/assign_27_ptr_inv 0.530023 -1.382381 -0.790944 0.192985 2.522811 3.472321 2.089970 -2.466888 -1.500824 -0.517485 -0.945559 -0.268391 -1.405526 -1.608232 -0.877611 -0.662763 0.117859 -0.080833 1.158304 -3.560428
wb_dma_de/reg_adr1_inc -1.285077 0.489495 -0.640323 0.370324 -0.978857 1.173756 -0.832152 1.243279 -0.382762 0.181233 -0.358495 -1.209326 1.840003 -0.539660 -1.070809 -0.738539 0.314631 -1.783594 -0.191397 0.064974
wb_dma_ch_sel/input_ch6_csr 0.160558 -0.943552 -1.457574 1.412046 1.242667 0.411745 -0.478288 0.492963 -1.356005 -1.869322 2.078347 -2.482487 1.880369 1.376366 0.627286 2.283394 3.921443 1.122517 -3.860638 2.676848
wb_dma_de/input_mast0_err 0.187346 0.637805 2.434657 -0.407407 -0.436138 -2.530804 1.297795 -2.458696 -0.345732 2.478670 -3.832267 1.539933 -0.818216 -0.242890 1.677826 -2.788388 -0.016353 -0.931160 -0.150967 0.199160
wb_dma_de/assign_68_de_txsz/expr_1 1.040604 3.547204 -1.526675 -1.177479 -2.569877 2.700541 -0.419779 -2.421552 -2.888505 0.128774 -1.855888 -1.740590 -2.363367 -1.754403 -0.377858 2.901671 0.672925 2.597195 -2.951357 0.453097
wb_dma/wire_ch2_csr 1.809507 0.467307 -2.499757 0.876619 0.135624 -0.716303 -2.827096 1.905068 -0.547627 -0.063631 1.483828 -1.614878 3.024648 1.938942 0.689334 2.510740 3.072610 2.474468 -3.680616 2.879649
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 2.227559 0.577058 1.803515 0.649829 1.088907 -0.168403 0.640031 -0.851598 -1.084387 -0.888112 -1.623793 2.397509 -1.042941 -0.403674 1.195010 -1.575685 -1.654448 -2.016590 0.463913 0.163284
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.329725 -0.644605 -0.518092 -1.195482 0.576427 0.711622 1.344712 -1.825107 -1.054220 0.747803 -1.850946 0.636250 -1.492295 -1.282767 0.061269 -0.285987 -0.095190 0.658773 0.714296 -1.775429
wb_dma_rf/input_ndnr 2.980647 -0.418770 -1.121014 0.414383 1.984867 3.142552 2.097538 -3.138681 -1.687416 2.154983 -2.315855 -1.689534 -1.276181 -3.206203 0.039560 -0.341148 0.489731 -0.002664 -2.472037 -1.336824
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.361752 -0.668531 -0.481389 -1.184748 0.579779 0.672056 1.386715 -1.834586 -1.047099 0.721268 -1.852961 0.661202 -1.487930 -1.280697 0.064566 -0.299104 -0.057222 0.651216 0.708587 -1.770075
wb_dma_de/always_19/stmt_1 -0.454807 -0.773626 1.891040 -0.354707 -2.145732 -1.907539 4.073129 -2.858228 2.458292 -0.696148 0.143439 1.483544 1.841743 1.204025 -1.912524 -2.028424 0.549774 1.631791 -1.066576 0.259225
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.132477 1.483280 0.079761 0.477812 -0.403974 -0.042031 -2.510508 1.643861 -0.423440 -0.997822 0.875521 1.879914 -0.820733 1.570498 0.780436 1.877921 1.279924 -0.432794 -0.509283 1.407639
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 0.952892 3.276872 1.882223 2.626336 3.930037 -1.605056 -4.749204 0.765650 0.967601 3.380409 0.450681 2.947003 0.652017 2.787837 2.325023 -1.378184 -1.301045 0.820118 -2.362251 -0.512968
wb_dma_ch_sel/assign_139_req_p0/expr_1 -1.680342 1.285033 -0.471729 -1.315318 -2.124671 -0.466162 -1.152521 -0.556083 -1.228815 3.067837 -3.540544 0.565502 -0.361216 -0.087817 0.241750 -0.282515 3.204836 -0.451225 -0.594064 -0.226846
wb_dma_de/assign_78_mast0_go/expr_1 -0.705501 1.075497 1.725159 1.107230 0.077102 -0.301114 -0.352731 0.108734 -0.716625 -2.419484 0.749718 -0.385646 0.163964 0.780816 0.250751 -0.771807 -2.534997 -1.179591 0.237886 0.875650
wb_dma/assign_6_pt1_sel_i 5.691393 -0.149279 -0.717662 -0.455080 -0.700871 0.007171 -0.905041 1.065668 1.458463 3.427494 1.562814 -3.302389 1.233878 -3.042516 0.313436 -0.115908 -5.475512 0.672662 -3.573123 1.766985
wb_dma/wire_mast1_adr -0.380980 -0.889301 1.882757 -0.371701 -2.042176 -1.856740 4.203384 -2.895393 2.446648 -0.804326 0.187890 1.473881 1.760181 1.122862 -1.936962 -2.036831 0.446192 1.708429 -1.039910 0.189056
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.580097 1.024428 1.660644 1.018821 0.084594 -0.291041 -0.305655 0.119701 -0.739206 -2.395310 0.671216 -0.250226 0.082867 0.712836 0.240985 -0.726544 -2.607496 -1.181684 0.381387 0.752851
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 0.229769 0.587243 2.460690 -0.320364 -0.297125 -2.526160 1.408498 -2.521889 -0.415622 2.326010 -3.825074 1.551028 -0.817849 -0.198326 1.708519 -2.775990 0.032053 -0.914095 -0.273474 0.268610
wb_dma_wb_slv/input_wb_stb_i -2.633240 1.476025 -0.236418 -1.627319 -3.897922 -1.628922 -1.593633 1.588647 1.393127 4.766835 -3.039434 -0.226087 2.200267 -0.986334 -0.666151 -2.449998 0.270632 -2.041701 1.488143 -0.177461
wb_dma_de/reg_adr1_cnt -1.240561 1.481204 -0.066202 1.734068 -0.256667 3.481653 1.012197 -1.816593 0.662108 0.076883 -0.108098 -1.932744 3.847882 -0.629279 -2.781023 -2.688024 -0.672785 1.087497 -1.336016 -2.895650
wb_dma_ch_sel/always_42/case_1/stmt_4 6.443996 -3.441536 -0.790208 -0.222407 1.462067 0.385033 0.681784 0.426366 -0.786632 0.378797 -0.756898 2.167609 -2.071734 -0.782732 0.335361 1.389514 -0.065510 -1.020571 -2.147032 1.167333
wb_dma_ch_sel/always_42/case_1/stmt_2 4.995052 0.710915 0.187042 0.269896 0.536972 0.520231 0.830561 -0.216173 -1.067564 -0.885219 -0.626404 1.249858 -0.793160 -2.009065 0.797824 -0.163328 -2.502088 -2.116611 -0.731772 1.797182
wb_dma_ch_sel/always_42/case_1/stmt_3 5.589994 -0.451500 -1.483282 -0.730390 0.559782 0.930163 1.190854 -0.344822 -0.377163 1.343406 -1.199645 1.466328 -0.974815 -2.677402 0.540418 0.658781 0.065700 -0.910115 -1.108390 0.982001
wb_dma_ch_sel/always_42/case_1/stmt_1 0.713767 -1.242604 0.247245 -0.818612 -1.435660 -1.515886 -2.401143 2.145004 0.279587 1.171552 1.097017 -2.390212 -0.176575 0.403581 2.944067 2.822179 0.652205 3.907789 -3.153342 1.685016
wb_dma_ch_rf/always_4/if_1/block_1/if_1 0.264034 -2.194843 -1.695949 1.617722 2.695547 2.145354 -0.422677 2.100587 -1.259315 -4.282734 2.748641 -0.911597 -0.238909 0.779598 0.679086 3.673785 2.869128 -0.258814 -1.979866 2.210483
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -2.325733 2.507829 0.082137 -1.135744 -4.925967 -0.859364 -3.972567 1.569976 2.753942 7.470431 -1.474392 -2.252200 3.967758 -0.423745 0.234361 -2.429762 0.150775 0.650586 -0.919638 -0.657026
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.725896 1.110212 1.824789 1.155529 0.043019 -0.245433 -0.351542 0.122142 -0.813831 -2.621633 0.741824 -0.318415 0.059684 0.776019 0.225475 -0.780272 -2.772457 -1.245389 0.361803 0.837599
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.859199 3.150287 2.586791 2.746005 3.122244 -1.670985 -4.581893 0.116926 1.909081 4.722339 0.953958 1.040242 1.551212 2.222851 2.465143 -2.171273 -3.139001 1.664070 -3.680989 -0.356434
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.039834 -0.338206 -1.135003 0.413112 1.906774 3.101841 2.001229 -3.082705 -1.606181 2.169603 -2.216728 -1.803472 -1.173440 -3.208660 0.036014 -0.337716 0.382576 0.097661 -2.549779 -1.208763
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.691680 -1.754432 0.552211 -0.316756 1.263466 0.348303 2.396687 -0.169241 -0.283220 -0.032754 -0.896597 1.808747 -0.853388 -2.138307 1.908793 -1.042477 2.815459 -1.360465 0.326414 -0.269518
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.922065 0.653740 1.592422 -0.058527 -1.389922 -0.409972 0.597321 -3.232618 0.046355 3.595123 -1.627636 -4.413311 0.600177 -0.899423 0.569427 -1.797336 -1.717935 2.716637 -3.266925 -0.712497
wb_dma/wire_txsz 1.138918 4.211386 0.390935 1.631123 -0.358643 4.259498 -0.587911 -2.099284 -3.170912 -2.050814 -1.152135 -0.661768 -1.868270 -1.439846 -0.180290 1.035706 -0.941827 -0.852497 -2.301376 0.378755
wb_dma_de/always_14/stmt_1 0.208816 0.568399 2.520037 -0.323906 -0.437834 -2.688807 1.366023 -2.346467 -0.235031 2.410086 -3.804464 1.689541 -0.705509 -0.164512 1.718867 -2.877697 0.053198 -1.073362 -0.111915 0.351604
wb_dma_wb_slv/reg_rf_ack -2.620920 1.397109 -0.228537 -1.646708 -3.820785 -1.668545 -1.612512 1.625415 1.374451 4.732545 -2.980480 -0.219158 2.179307 -0.975746 -0.641706 -2.410730 0.243335 -2.014755 1.487244 -0.161447
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.277996 5.783986 -0.139962 0.055485 -3.822640 0.998296 -0.087016 -1.294956 -1.059813 -0.799715 -2.829845 2.174189 1.698540 -0.364015 -1.479618 -0.414388 1.580020 0.334015 -1.962621 1.348327
wb_dma/wire_de_csr_we 6.855853 -3.027181 0.024698 -0.574768 1.855454 -0.674496 -0.416687 -0.557628 -1.391946 4.038989 -2.632572 -0.266646 -2.623824 -1.760094 1.253991 0.310037 -2.428197 0.375549 -5.014264 0.756372
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.367476 0.433615 0.855705 -0.524171 -3.294029 -1.204770 0.207601 -1.213815 1.333790 5.068554 -2.223910 -3.899685 3.028260 -1.065560 -0.389700 -3.052228 0.038857 0.250447 -2.182847 0.099937
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -4.607791 -1.523209 0.612662 -0.698974 -5.458143 -0.849681 -0.194917 3.303047 -0.815384 -1.377578 -1.501758 -2.131729 -0.488053 -0.591145 -2.310150 0.442141 0.794485 -3.971017 0.129431 1.615893
wb_dma/wire_ch1_txsz 3.632843 1.265271 0.535695 1.408181 0.008979 -0.119548 -0.478196 1.629439 0.013174 -1.607260 1.293326 0.570551 0.661965 -0.754633 0.655923 0.199517 -2.432018 -2.704189 -1.397862 3.447649
wb_dma_rf/inst_u9 0.220874 0.670889 2.472262 -0.517948 -0.394620 -2.587597 1.345978 -2.523703 -0.331248 2.603384 -4.000546 1.662732 -0.864782 -0.327989 1.689471 -2.906955 -0.164396 -0.933526 0.043079 0.051927
wb_dma_rf/inst_u8 0.235726 0.525835 2.454721 -0.397337 -0.436793 -2.589070 1.389354 -2.439768 -0.327085 2.416262 -3.862279 1.592706 -0.802755 -0.155891 1.675468 -2.744653 0.144826 -0.966300 -0.174376 0.324205
wb_dma_rf/inst_u7 0.167615 -0.926379 -1.504237 1.397999 1.212751 0.262016 -0.663789 0.760943 -1.143526 -1.662059 2.312981 -2.451029 2.071284 1.386123 0.696456 2.232552 3.946319 1.232763 -3.932103 2.691358
wb_dma_rf/inst_u6 0.054700 -0.777687 -1.373421 1.329617 1.043986 0.371872 -0.388510 0.549160 -1.133364 -1.704212 2.012698 -2.340232 2.155544 1.195662 0.524257 1.921978 3.739362 1.033460 -3.638499 2.555282
wb_dma_rf/inst_u5 0.363929 -0.961995 -1.414587 1.378137 1.282770 0.530264 -0.462652 0.565758 -1.270329 -1.647991 2.011616 -2.435067 2.174925 1.132668 0.723942 1.834987 3.714756 0.899305 -3.643852 2.438959
wb_dma_rf/inst_u4 0.363610 -0.775419 -1.300400 1.497969 1.164364 0.577554 -0.589642 0.686446 -1.245920 -1.825097 1.935447 -2.097320 2.037191 1.267743 0.678258 2.019317 3.774910 0.957901 -3.804632 2.482511
wb_dma_rf/inst_u3 0.078609 -0.927470 -1.367268 1.389247 1.137126 0.467151 -0.534895 0.606859 -1.245961 -1.694259 1.971160 -2.506893 2.005144 1.242319 0.678500 2.013328 3.770994 1.017070 -3.669582 2.482183
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.846531 0.079089 0.591026 -1.145460 -1.561234 -2.457113 0.741626 -1.655482 0.734884 3.639238 -2.533027 -0.613415 0.139816 0.055665 0.547436 -1.327738 1.676067 1.063027 -0.541467 0.008823
wb_dma_rf/inst_u1 0.075038 -0.918356 -1.340093 1.432639 1.054408 0.264758 -0.559913 0.670426 -1.170650 -1.709007 2.083783 -2.419106 2.138044 1.382494 0.711139 2.115099 3.803380 0.985226 -3.676797 2.703295
wb_dma_rf/inst_u0 -1.726579 -1.084264 0.613775 2.891526 -0.720172 1.657199 -1.105587 1.202568 -0.635888 -2.834955 3.239841 -3.146043 0.982685 2.505122 0.156359 2.696137 3.359041 -0.866401 -3.756326 3.635971
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.187450 2.294574 2.095572 2.244809 1.921910 0.141267 -1.363790 -2.305431 -0.291632 2.349011 -0.305764 -2.962249 0.756923 0.669652 0.400947 -1.127749 -3.562810 3.022191 -5.560853 -0.644437
wb_dma_inc30r/assign_2_out -1.811586 1.981674 1.207938 1.821145 0.743274 1.936174 1.590265 -3.482711 0.749353 -1.620873 0.300072 -1.560914 1.532941 1.206164 -1.509198 -0.884056 -1.565514 5.567689 -1.412936 -3.323323
wb_dma/wire_mast1_din 5.183926 -0.076816 -1.512405 -0.434158 0.434141 -0.042523 -1.338058 1.849288 0.330069 2.043242 1.086950 -1.393184 0.101296 -2.374615 0.275703 1.000206 -3.786007 -0.237559 -2.590832 1.908283
wb_dma_ch_sel/assign_2_pri0 -0.303046 0.036754 0.271904 -1.278084 0.207914 0.277921 1.703647 -4.195496 -2.079927 2.738928 -3.922905 -1.807572 -1.941500 -1.544241 0.558532 -1.019660 0.162112 2.355062 -1.329373 -2.355891
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.512184 0.418754 0.930169 -0.521446 -3.327837 -1.148209 0.330133 -1.383141 1.338586 5.194177 -2.297770 -4.077646 3.093787 -1.105705 -0.432977 -3.196112 0.156361 0.337867 -2.329911 0.044602
wb_dma_rf/input_de_adr0_we -0.380983 -0.603327 -0.036357 -0.898199 -1.188822 -2.096485 0.394265 0.783719 1.847627 1.486612 -0.279294 1.654735 0.702583 0.434680 0.086432 -0.594499 1.485628 -0.634243 1.382840 0.662823
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.721986 -1.876936 0.566379 -0.306511 1.330008 0.397309 2.469953 -0.169003 -0.313720 -0.107750 -0.801990 1.758042 -0.859453 -2.199943 1.918942 -1.044924 2.838405 -1.388579 0.347998 -0.312191
wb_dma_wb_mast/always_1/if_1/stmt_1 -0.118782 -2.958404 -0.368639 0.853527 0.475811 -0.532241 -1.094188 3.772219 -1.184249 -2.704360 1.430219 -1.296392 1.053660 1.164160 -0.892395 2.710231 1.981980 -0.756003 -5.206442 2.903606
wb_dma_ch_sel/always_48/case_1/cond 2.121502 0.596267 1.784654 0.696670 1.053217 -0.187595 0.571893 -0.828325 -1.074005 -0.902362 -1.497278 2.289004 -0.991492 -0.350784 1.180323 -1.520815 -1.547778 -2.008648 0.375806 0.236602
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.271752 0.334683 0.882222 -0.597351 -3.237127 -1.270320 0.242066 -1.257191 1.329854 5.067250 -2.276945 -3.690360 2.888736 -1.073012 -0.313170 -3.043861 0.124866 0.250135 -2.067131 0.078431
wb_dma_rf/input_wb_rf_we -1.449587 1.049856 0.936874 2.347668 0.465726 0.226640 -0.096140 2.622814 -0.343263 -2.018444 5.094565 -1.624376 -0.692588 -0.980092 -0.390153 -2.041287 4.748266 -0.039031 -5.499910 1.796926
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.260801 0.622216 1.873771 0.591084 1.104029 -0.226054 0.634693 -0.959473 -1.141030 -0.872923 -1.676136 2.399518 -1.073227 -0.426232 1.217961 -1.640983 -1.755666 -2.053508 0.477133 0.136028
wb_dma/assign_7_pt0_sel_i -0.463320 -0.572681 1.276566 1.486642 0.763677 1.837033 0.180105 -0.641805 -2.451796 -5.819198 2.506474 -2.814481 1.449308 1.461216 1.409746 1.105436 0.896970 -0.569947 -2.483463 3.613861
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.467141 -1.298228 -0.754418 0.202621 2.388349 3.385993 1.958704 -2.389651 -1.489644 -0.432889 -0.955703 -0.294282 -1.422906 -1.542847 -0.847637 -0.619730 0.154187 -0.027766 1.093443 -3.448245
wb_dma_wb_mast/wire_mast_pt_out -0.142458 -1.635619 -0.359175 0.624497 -1.389665 0.485246 1.241568 1.309347 -1.382986 -2.984454 0.037349 -1.440051 -0.507624 -0.721687 -1.319563 1.848256 0.766361 -1.952153 -1.870476 1.927096
assert_wb_dma_ch_arb/input_state -1.529998 0.710928 0.737779 -0.213314 -0.353350 -0.381968 0.363368 -2.449244 -1.046196 2.033162 -2.152233 -2.290964 -0.537478 -0.279627 0.510935 -0.714426 0.191599 1.706998 -1.913334 -0.685596
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.349635 -0.646041 -0.541927 -1.189572 0.593843 0.714502 1.373487 -1.837223 -1.072117 0.721330 -1.842971 0.647691 -1.528918 -1.296296 0.075550 -0.279295 -0.087536 0.696857 0.730231 -1.797259
wb_dma/wire_ch0_csr 0.994553 -0.116313 1.545838 0.789045 -2.562824 -0.153865 -2.317343 0.134116 -0.596370 -1.514902 0.261349 0.580495 1.681940 3.971173 0.090766 2.057967 0.546053 2.398235 -4.700229 2.440672
wb_dma_de/assign_69_de_adr0/expr_1 -3.573034 -1.618956 1.923795 0.941489 1.436525 -3.935151 0.946752 0.582094 2.645454 0.697963 2.847799 -0.115679 0.839543 2.304397 2.761455 0.096797 5.329431 1.582330 -2.040307 2.485349
wb_dma_wb_slv/wire_pt_sel -0.580315 -2.629639 1.806349 3.206431 -1.644869 1.408413 1.257857 0.287519 -0.934563 -5.187628 5.544172 -8.369524 1.213730 0.429364 0.486065 3.083429 -0.844854 -1.236989 -5.588542 6.400334
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.377992 -1.108288 1.676344 0.651078 -0.138928 -1.704899 -1.803530 -0.488207 -1.768841 -1.967409 -2.220482 2.066817 -1.812875 4.474303 0.223695 2.500176 -1.230121 -1.660046 0.170444 2.218714
wb_dma_ch_sel/wire_de_start -0.131659 5.279443 -0.788822 0.934930 -3.424742 1.594064 -0.478142 -1.056253 -0.872135 -2.386092 -2.645562 2.053336 2.663873 1.277330 -2.451311 1.667540 0.220315 -0.988442 -0.953454 2.602143
wb_dma_wb_mast/assign_3_mast_drdy 3.367923 0.421808 -3.152111 -0.754688 0.487760 -1.235740 1.899872 -2.215843 -1.542312 2.917299 -2.593901 -1.652184 0.087332 -2.325591 0.382423 0.364475 1.859895 -3.251409 -0.442912 3.527903
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 2.602691 1.557521 -1.287178 -1.260450 -0.709402 1.074050 -0.562929 -1.886196 -2.528949 1.594490 -2.038949 -1.000064 -2.596566 -1.583575 0.906532 2.342976 0.460209 1.894901 -2.831349 0.556844
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.950583 0.016807 0.633712 -1.027246 -1.399300 -2.413806 0.793572 -1.726020 0.718108 3.468477 -2.404830 -0.735993 0.207230 0.124930 0.585597 -1.287696 1.728969 1.159955 -0.659448 -0.014727
wb_dma_de/always_5/stmt_1 -0.164167 1.538159 0.376148 -0.901153 -0.236999 0.150434 -0.871646 -2.452211 -2.387044 1.921163 -3.070415 0.170326 -2.683206 0.017155 1.374220 0.789338 1.382515 1.866803 -1.677759 -0.942558
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.786666 1.081547 1.746522 1.192039 0.040548 -0.268770 -0.387127 0.187081 -0.749376 -2.565053 0.842872 -0.398068 0.151762 0.852870 0.234861 -0.726087 -2.631097 -1.224837 0.231811 0.891108
wb_dma_de/input_mast1_err 0.090139 0.687662 2.498451 -0.458789 -0.498844 -2.721640 1.294549 -2.438462 -0.252449 2.691387 -4.001307 1.622790 -0.772883 -0.212105 1.751096 -2.906022 -0.006285 -0.938071 -0.115381 0.235362
wb_dma_de/reg_mast0_adr -0.105712 0.478952 -4.629530 0.216918 0.424957 1.560895 -0.538858 0.515380 -1.701440 1.543875 -0.798493 -2.899390 2.328103 -1.293044 -1.670563 0.907291 3.225240 -4.031162 0.254346 1.955468
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 5.247590 -0.940659 -1.626701 -1.713110 -0.656071 -1.146785 1.510972 0.395046 1.404167 2.967307 -1.555560 3.010383 -0.230821 -2.349684 0.594784 0.068377 1.333873 -1.411392 0.249443 1.618271
wb_dma_ch_rf/assign_15_ch_am0_we 0.352355 -0.155932 -0.932457 -1.468514 1.229473 -2.476028 -1.659318 -0.734819 -0.561557 2.421580 1.168539 -1.003819 -0.817418 1.022675 0.842053 0.397182 -1.439437 1.053958 -0.134442 0.468287
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 3.046194 -0.542331 0.030334 -0.585823 1.097762 0.125943 1.053178 -1.089513 -0.371985 1.675118 -2.460725 2.757303 -1.222711 -1.245103 0.964936 -0.910487 0.921476 -0.799234 0.254160 -0.802272
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.445370 -0.657369 -0.503071 -1.225334 0.577557 0.705167 1.448981 -1.902917 -1.111783 0.784455 -1.965697 0.670281 -1.559333 -1.336961 0.085396 -0.328951 -0.095573 0.693919 0.776261 -1.824538
wb_dma_rf/inst_u2 0.123405 -0.900974 -1.904157 1.356708 1.814006 0.096702 -0.679454 1.663630 -1.210004 -2.140203 3.332298 -2.480049 1.923644 0.696668 0.864493 1.713026 4.494948 1.339244 -4.498310 2.885823
wb_dma_ch_rf/wire_ch_adr1_dewe -1.361091 0.590403 -0.647797 0.282158 -1.059413 1.120765 -0.826825 1.194175 -0.379088 0.324595 -0.498727 -1.145065 1.843597 -0.600821 -1.129670 -0.831729 0.341302 -1.811171 -0.163747 -0.038369
wb_dma_ch_rf/always_17/if_1 1.114437 3.982248 0.352153 1.642083 -0.210493 4.216780 -0.390491 -2.308796 -3.168440 -1.927880 -1.183994 -0.811662 -1.851816 -1.440418 -0.173475 0.989084 -0.676151 -0.725713 -2.428675 0.344592
wb_dma_de/assign_71_de_csr 6.356001 -3.427384 -0.805632 -0.161709 1.433015 0.317876 0.611142 0.509688 -0.708076 0.437091 -0.676470 2.046805 -1.937637 -0.729711 0.317014 1.399644 0.111057 -1.035034 -2.252300 1.318279
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.750627 1.064547 1.730902 1.154916 0.070078 -0.258010 -0.400714 0.174596 -0.768617 -2.567697 0.817469 -0.409059 0.153362 0.823402 0.227001 -0.709982 -2.643254 -1.212670 0.304368 0.842122
wb_dma_ch_sel/always_42/case_1 1.202072 -2.764155 1.934139 0.299779 -0.738532 -2.401572 -3.119292 2.458087 -0.533830 -0.393654 1.512389 -2.127258 -0.628295 2.354121 3.001122 2.362235 -1.145784 2.923409 -3.824377 2.367064
wb_dma_ch_sel/always_1/stmt_1/expr_1 5.541691 -1.835935 -0.404411 -0.375355 -0.939607 -0.495702 0.842357 1.128649 1.099530 1.157161 -1.363027 4.523494 -0.902549 -0.464048 -0.089726 0.664585 2.336711 -2.018031 -1.421558 2.339222
wb_dma_ch_sel/always_6/stmt_1 5.063690 1.337277 -1.221517 -0.926487 -1.999662 0.027481 1.324515 0.487938 1.612438 2.225386 -1.963947 4.137164 0.255222 -2.498115 0.181653 0.041239 2.413000 -2.027543 -0.364322 2.342148
wb_dma_ch_rf/reg_ch_chk_sz_r -0.926081 2.523005 2.041018 0.240814 -0.142024 -0.015337 -1.209450 -2.372886 -3.228632 -0.735339 -2.188396 -0.289374 -2.650802 0.882953 1.533725 0.226188 -1.096063 0.758743 -1.438150 -0.141208
wb_dma_ch_sel/always_3/stmt_1 2.977365 -0.350712 -1.067142 0.461818 1.889135 3.105565 1.975823 -3.009214 -1.627220 2.174570 -2.278059 -1.680571 -1.217151 -3.136898 0.011764 -0.310888 0.450383 0.009529 -2.566317 -1.211301
wb_dma/wire_pointer2_s -0.131909 -0.857085 -0.994501 0.575106 0.901269 0.542283 0.385867 1.559636 -0.260019 -2.036258 2.528470 -0.886391 0.223262 -0.695781 -0.130524 0.461612 2.028167 -0.099933 -1.582243 1.170063
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.149618 0.543154 1.820968 0.690191 1.089423 -0.170711 0.601052 -0.825656 -1.107812 -1.030572 -1.484893 2.265011 -1.026316 -0.320830 1.176610 -1.519931 -1.683121 -2.057917 0.411378 0.191509
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.451838 -3.032586 -0.184987 1.113264 -1.669487 0.366360 1.672636 0.522374 -0.998089 -3.723960 1.398732 -3.246974 -0.726274 0.786765 -1.936820 3.242319 -0.652536 -2.775730 -0.570642 2.590852
wb_dma_ch_rf/input_de_txsz 1.101768 1.498939 -1.886554 -1.979666 -1.268638 1.614993 -0.283233 -2.674164 -3.222057 0.871721 -1.565836 -2.991962 -2.947810 -1.698763 0.076890 2.863532 -0.612956 3.341323 -2.262357 -0.483619
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.785731 -1.752540 0.559800 -0.392607 1.324481 0.387395 2.462034 -0.277835 -0.343410 -0.026753 -0.965671 1.850380 -0.938317 -2.229597 1.899961 -1.070296 2.716353 -1.375692 0.412781 -0.382561
wb_dma_wb_if/input_pt_sel_i 1.895429 -0.659601 1.060426 0.926111 0.189424 1.781923 -0.374690 0.060817 -1.254757 -4.115495 3.743569 -4.136825 2.095122 0.089690 1.811900 1.105713 -0.906616 0.285013 -4.290561 4.447835
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.942943 0.060199 0.665810 -1.109106 -1.484708 -2.458280 0.764331 -1.731197 0.685680 3.555979 -2.508471 -0.692938 0.116357 0.074041 0.551136 -1.329991 1.738605 1.152919 -0.620143 0.008200
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.961208 -0.498340 0.047583 -0.509317 1.074509 0.080524 1.013376 -1.013030 -0.360082 1.590558 -2.340509 2.685173 -1.139009 -1.207826 0.943133 -0.845539 0.956715 -0.786209 0.165011 -0.700238
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 6.102502 -0.446562 -5.309588 -0.726660 1.892718 1.349256 1.339357 -0.873998 -1.576878 2.286260 -1.194290 -0.518704 -0.254238 -3.219438 -0.174036 2.264135 2.850916 -3.106626 -0.458456 2.777027
wb_dma/wire_mast0_go -0.712562 1.068870 1.771229 1.149183 0.025181 -0.274235 -0.357887 0.119289 -0.778092 -2.527052 0.778518 -0.371994 0.151100 0.819812 0.249378 -0.747502 -2.603770 -1.209692 0.252876 0.886183
wb_dma_ch_rf/always_1/stmt_1 -1.783691 0.792091 -0.543926 -1.195656 -2.062084 -1.494924 -1.836307 1.536530 0.547229 -0.356070 1.003019 1.421969 -0.561759 1.928875 -0.029513 1.936238 1.648228 0.533307 1.423426 0.958718
wb_dma_ch_rf/always_10/if_1 0.188461 0.690170 2.547608 -0.321501 -0.445680 -2.622497 1.287039 -2.392116 -0.379212 2.402419 -3.835239 1.602883 -0.789995 -0.129656 1.707235 -2.790647 -0.010819 -1.007270 -0.238293 0.377991
wb_dma_ch_sel/assign_165_req_p1 -0.769783 1.114003 1.831847 1.180998 0.038398 -0.312860 -0.370347 0.123915 -0.800321 -2.573715 0.802597 -0.376750 0.129018 0.811323 0.230125 -0.771697 -2.739544 -1.275037 0.280270 0.841113
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -0.868173 2.660574 2.078640 0.224396 -0.219445 -0.021231 -1.256625 -2.360363 -3.305392 -0.806607 -2.296610 -0.201500 -2.666988 0.857619 1.523219 0.221549 -1.272385 0.712876 -1.350898 -0.143376
wb_dma_de/always_23/block_1/case_1/block_8/if_2 4.148468 -0.570654 -2.171139 -1.402989 0.037813 1.544058 1.457833 -0.987115 -1.081968 0.490161 -0.631963 -0.643689 -1.238473 -2.817896 -0.362837 1.279087 -1.059784 0.528073 -0.589385 -0.008445
wb_dma_de/always_23/block_1/case_1/block_8/if_3 5.002896 1.214575 -1.177787 -0.979469 -2.067361 -0.089515 1.397120 0.439065 1.627054 2.193372 -1.948691 4.223629 0.262898 -2.460180 0.170091 0.002206 2.549449 -2.025171 -0.389529 2.381834
wb_dma_de/always_23/block_1/case_1/block_8/if_1 5.705856 -0.390879 -1.656463 -0.783499 0.547380 0.943295 1.131830 -0.275248 -0.365739 1.434222 -1.163582 1.358036 -0.934323 -2.810157 0.525483 0.737462 -0.071916 -0.866792 -1.133265 1.017198
wb_dma_ch_sel/always_2/stmt_1 -0.158108 0.029617 0.189930 -1.356925 0.232682 0.329640 1.772804 -4.304678 -2.124300 2.854700 -4.068278 -1.732163 -2.079519 -1.625121 0.571874 -0.998731 0.188278 2.393410 -1.276492 -2.457522
wb_dma_ch_sel/assign_115_valid -0.438462 0.879343 0.207590 -1.819176 -1.275311 -1.704221 -0.355234 -1.931200 -0.886457 3.116873 -3.392848 1.747275 -2.194468 0.422036 1.367818 0.417822 2.850432 1.437273 -0.375032 -0.364928
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 0.238963 -0.271653 2.604773 1.585443 4.112236 -2.010998 -1.027439 -2.643911 -2.719752 -2.318825 0.066621 0.346745 -4.661147 4.022547 0.406322 2.267910 -3.752000 3.732906 -4.410819 0.076857
wb_dma/wire_de_txsz 1.009531 3.635748 -1.509010 -1.243013 -2.634211 2.614067 -0.480405 -2.491613 -2.937621 0.250609 -2.077301 -1.693411 -2.432507 -1.825116 -0.346356 2.805241 0.594704 2.557577 -2.801662 0.340411
wb_dma_wb_slv/input_slv_pt_in -0.237691 -1.620269 -0.266981 0.842415 -1.473620 0.578588 1.142243 1.457657 -1.357638 -3.257635 0.356684 -1.599981 -0.441128 -0.626696 -1.350686 2.024057 0.874788 -2.044757 -2.110634 2.195121
assert_wb_dma_ch_sel/input_ch0_csr 1.389827 -0.634978 -0.484588 -1.164964 0.558900 0.688791 1.375762 -1.824513 -1.061820 0.744637 -1.887990 0.682419 -1.525981 -1.304106 0.097206 -0.333147 -0.064324 0.632585 0.704185 -1.785373
wb_dma_de/always_23/block_1/case_1/block_7/if_1 5.910035 1.747501 -4.849860 -0.068809 0.455551 2.433070 1.222310 -0.869966 -1.367739 1.765388 -1.742919 0.590590 0.195826 -3.380608 -0.596327 2.139304 3.812214 -3.554863 -1.138113 3.391617
wb_dma_ch_sel/assign_149_req_p0 -1.792760 1.361373 -0.462854 -1.542591 -2.345489 -0.549398 -1.241456 -0.537035 -1.162495 3.401526 -3.731383 0.636846 -0.276854 -0.184279 0.227101 -0.460369 3.116410 -0.459146 -0.404228 -0.404877
wb_dma_de/wire_adr0_cnt_next -1.820917 -0.082736 0.276942 0.350065 1.659568 -1.480767 2.045583 -1.979493 0.757668 -1.814680 3.539851 -0.448441 2.168334 1.895379 0.706840 -0.170422 3.973306 4.583687 -2.669230 0.302759
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 0.665342 0.687946 -1.623724 2.618165 2.624619 -0.171647 -1.525751 -2.311010 -0.258334 1.738795 -1.106871 -1.203325 1.626695 3.738536 -2.021858 2.492836 -0.648539 -0.711446 -3.351612 2.656744
wb_dma_ch_rf/always_23/if_1/block_1 -2.010180 0.005731 -0.922390 1.598090 0.800793 3.707778 -0.246235 0.492193 -0.882135 -0.647082 0.134455 -1.910006 1.776676 -0.891454 -1.923163 -1.147214 0.551415 -2.453762 0.135911 -1.643363
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.747792 -1.745437 0.544899 -0.366363 1.275030 0.381923 2.344694 -0.147934 -0.286180 -0.051144 -0.890819 1.785096 -0.879657 -2.147453 1.858813 -1.043809 2.670729 -1.364832 0.405311 -0.333254
wb_dma_rf/wire_ch0_txsz 1.531682 4.950924 -1.463485 -0.197982 -1.569097 4.342602 -1.439753 0.536775 -2.342453 -1.868259 -0.487528 0.645321 -1.410236 -2.813276 -0.512593 2.032523 2.049117 -0.424754 -2.756152 1.142264
wb_dma_ch_sel/assign_134_req_p0/expr_1 -2.624975 -0.721602 0.644457 0.192125 -0.976418 2.229011 0.829880 -0.865010 -0.425965 1.889408 -0.784897 -2.843662 0.986106 -1.833459 0.420728 -1.857728 2.850095 -0.891237 -1.181569 -1.428077
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 3.279218 -1.987909 1.073137 -0.108921 -0.517723 -1.295047 0.659986 0.636618 1.247614 1.350594 -2.584420 6.200932 -1.093985 1.007429 0.324855 -0.707214 3.452319 -2.260402 -0.097680 0.987933
wb_dma_de/always_6/if_1/if_1 1.038423 4.125159 0.419977 1.682061 -0.239260 4.296387 -0.391381 -2.273250 -3.223469 -2.176734 -1.143152 -0.715698 -1.859939 -1.331859 -0.170800 0.998664 -0.711310 -0.743921 -2.416843 0.314043
wb_dma_ch_sel/assign_128_req_p0 -2.234830 1.601680 0.000842 -1.023937 -2.444023 1.949071 -0.910433 -2.873525 -2.469145 2.357286 -2.163693 -4.983343 -0.231419 -1.070720 -0.496306 -0.290301 -1.093695 2.636242 -2.629966 -1.929791
wb_dma_de/assign_77_read_hold/expr_1 -0.655535 1.086667 1.724904 1.059933 0.024804 -0.306169 -0.331243 0.069026 -0.763696 -2.367467 0.664531 -0.317786 0.078697 0.726862 0.222763 -0.743216 -2.568856 -1.153470 0.280660 0.759309
wb_dma_de/wire_de_adr0 -3.376148 -1.602237 1.954620 0.913640 1.406034 -3.920014 0.959610 0.556738 2.617834 0.790120 2.830919 -0.038717 0.823602 2.236897 2.772805 -0.041294 5.214760 1.527476 -2.049531 2.440153
wb_dma_de/wire_de_adr1 -0.737480 -0.628137 -0.282621 1.329338 1.881237 2.711125 0.615078 -0.644618 -0.492774 -1.115755 0.752712 -0.901631 0.015850 -0.327158 -0.909768 -0.341857 0.174995 -0.730604 0.354920 -1.685395
wb_dma_wb_mast/always_4 -0.764350 1.104246 1.813787 1.193176 0.066000 -0.308361 -0.360725 0.165912 -0.785675 -2.637250 0.809362 -0.357562 0.117090 0.828357 0.243612 -0.733574 -2.753540 -1.277833 0.351817 0.840046
wb_dma_wb_mast/always_1 0.349394 -3.207311 -0.417506 0.825289 0.539875 -0.679803 -1.162757 3.945452 -0.994640 -2.449986 1.508753 -0.950638 0.903588 1.163562 -0.834843 2.769337 1.978762 -0.823888 -5.219410 3.005208
wb_dma_rf/wire_ch3_csr 1.685701 0.615508 -2.458347 0.828540 -0.060333 -0.661444 -2.780474 1.811783 -0.738841 -0.344150 1.392445 -1.373297 2.864458 2.076061 0.632899 2.573763 3.075520 2.366184 -3.391553 2.843928
wb_dma_ch_rf/reg_ptr_valid 2.971558 -4.057055 0.530300 1.445598 3.660008 2.099275 0.766819 -0.548803 -1.136194 -0.650572 -0.925492 2.508492 -2.152127 0.668330 -0.170655 -0.225260 1.108209 -1.799878 -0.707669 -1.730118
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.061907 0.627859 1.849023 0.751472 1.052124 -0.213493 0.581453 -0.783796 -1.057287 -0.982399 -1.428388 2.218370 -0.922252 -0.296921 1.168058 -1.579185 -1.627708 -2.060901 0.397316 0.284432
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.254077 0.402276 0.866796 -0.567365 -3.272803 -1.226821 0.286946 -1.278193 1.310955 5.046484 -2.290408 -3.748560 2.918159 -1.046620 -0.372808 -3.037421 0.061932 0.216949 -2.110290 0.080477
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -2.333375 0.302552 0.781567 -0.512879 -3.193281 -1.191964 0.200065 -1.104163 1.349926 4.862456 -2.034710 -3.876606 3.011293 -0.991297 -0.438925 -2.924471 0.089378 0.240239 -2.118583 0.169640
wb_dma_ch_sel/always_9/stmt_1 3.169922 -0.485424 0.117325 -0.519161 1.071235 0.043466 1.024939 -1.107480 -0.375246 1.710558 -2.542525 2.937927 -1.248939 -1.246925 1.006916 -0.921296 0.951220 -0.915590 0.130192 -0.680692
wb_dma_rf/assign_6_csr_we/expr_1 -1.931834 -0.641114 4.244934 0.110003 -1.551641 -2.902759 -2.283278 1.830581 -1.569668 -1.084508 -2.017828 3.583683 -4.141715 2.581607 1.457766 -1.155665 1.494680 -1.019403 -1.392680 0.496191
wb_dma_ch_sel/assign_154_req_p0 -1.823809 1.296912 -0.432861 -1.492522 -2.229253 -0.620441 -1.150602 -0.567461 -1.133085 3.420017 -3.706840 0.583422 -0.286940 -0.140522 0.270727 -0.508453 3.137346 -0.424761 -0.457046 -0.387882
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 1.523384 2.289344 -2.070984 -2.756169 -2.623877 1.176754 -1.888566 -0.482367 -2.049194 1.755178 -1.508873 -1.508037 -2.608445 -2.102164 -0.124173 2.572394 -2.417945 2.060758 -0.072213 -0.622250
wb_dma/wire_ch5_csr 0.265204 -0.853507 -1.388570 1.535241 1.114587 0.492156 -0.610891 0.726906 -1.240034 -1.726925 2.128778 -2.407756 2.126760 1.299062 0.566066 2.071981 3.805886 0.838353 -3.964029 2.704205
wb_dma_ch_pri_enc/wire_pri10_out 2.213413 0.567898 1.837460 0.677333 1.120506 -0.216243 0.595956 -0.847974 -1.065059 -0.925846 -1.545365 2.333913 -0.981282 -0.363348 1.207242 -1.589625 -1.637835 -2.062256 0.405784 0.209872
wb_dma_ch_rf/assign_20_ch_done_we 1.597731 1.961600 0.275137 -1.002294 -1.789860 -1.231542 -0.537664 -0.988423 -1.472715 0.556375 -1.440998 0.154455 -1.716387 -0.367872 1.144024 1.101061 -0.660522 0.108402 -1.329822 2.179545
wb_dma_wb_mast/input_wb_ack_i -0.261701 -2.342879 -1.694047 1.779525 0.071543 -0.597754 0.202375 2.855485 -3.514305 -3.750422 -0.148377 -3.445672 0.009755 0.029276 -1.983752 3.493835 2.422754 -4.178969 -5.446105 5.087268
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.141820 4.115519 0.390025 1.667742 -0.306564 4.240103 -0.500322 -2.077595 -3.093181 -2.102832 -1.054284 -0.661034 -1.807184 -1.382750 -0.141065 1.076603 -0.770505 -0.776101 -2.448644 0.414468
wb_dma_rf/input_dma_rest 1.008514 -3.145998 0.667042 0.601971 1.118095 -0.438724 -0.466297 0.865225 -0.416468 -1.130518 0.556797 0.748025 -1.133651 1.919816 -0.250678 0.760267 0.039019 -0.244133 -1.097493 0.251357
wb_dma_ch_sel/always_5/stmt_1 0.933173 4.967579 -0.288682 0.526543 -2.799292 0.525695 0.053160 -2.058573 -0.513730 -2.480689 -2.464866 2.942887 1.022014 1.716157 -1.452166 2.555165 -0.203329 0.405153 -0.600803 2.739979
wb_dma_ch_sel/always_40/case_1 2.793292 -3.895509 0.480954 1.428759 3.604762 2.218912 0.847838 -0.652790 -1.099560 -0.552644 -0.993850 2.421068 -2.057861 0.523434 -0.249396 -0.396213 1.048281 -1.749429 -0.489011 -1.966184
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.863899 -0.681427 -0.285019 1.357288 1.870201 2.656801 0.641381 -0.586844 -0.415825 -1.174103 0.840698 -0.877850 0.057576 -0.303901 -0.968312 -0.322914 0.233723 -0.741593 0.419722 -1.697851
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.005140 0.061053 0.652246 -1.094367 -1.525017 -2.564838 0.776127 -1.731205 0.749001 3.658053 -2.522174 -0.706221 0.211128 0.160349 0.574444 -1.370662 1.789290 1.155253 -0.673542 0.050316
wb_dma/wire_de_csr 6.573818 -3.398376 -0.831446 -0.267398 1.473776 0.367880 0.693823 0.369346 -0.820424 0.504827 -0.900740 2.226182 -2.088293 -0.915501 0.365202 1.330117 -0.059161 -1.078900 -2.141738 1.158271
wb_dma_de/always_23/block_1/case_1/block_1/if_1 0.552648 0.825577 -1.479150 2.541095 2.402953 -0.391589 -1.653456 -2.028614 -0.019086 2.054245 -1.140720 -1.216349 1.693184 3.553297 -1.855991 2.257142 -0.814726 -0.775029 -3.192465 2.688607
wb_dma_ch_sel/always_37/if_1/if_1 -2.232740 -0.255896 4.326788 1.867386 -1.179525 -0.528647 0.850991 -2.083009 1.231509 -1.877807 3.546152 0.732201 -1.787698 3.401962 0.795238 -0.359106 2.910587 1.957665 -3.472002 1.067371
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.747889 1.077926 1.846723 1.213686 0.039948 -0.277171 -0.368548 0.145950 -0.775831 -2.637683 0.824745 -0.379682 0.106124 0.827908 0.244778 -0.746042 -2.719898 -1.274830 0.278300 0.873061
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.998988 -0.480964 0.053909 -0.515054 1.052407 0.085820 1.011612 -1.028736 -0.346222 1.677744 -2.466812 2.792078 -1.190463 -1.220614 0.992655 -0.893297 0.906984 -0.855519 0.229402 -0.767160
wb_dma_de/always_23/block_1/case_1/block_9/if_2 5.269181 1.250747 -1.271879 -1.000556 -1.994250 0.059414 1.403997 0.454060 1.533035 2.144798 -1.976794 4.216564 0.168006 -2.552546 0.158753 0.071494 2.400371 -2.069332 -0.395574 2.385660
wb_dma_ch_rf/always_10/if_1/if_1 0.248192 0.560609 2.440870 -0.380996 -0.361246 -2.561818 1.319385 -2.378660 -0.345473 2.424934 -3.797534 1.624392 -0.815117 -0.203395 1.704840 -2.762902 0.014834 -0.941436 -0.152348 0.287714
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 2.107718 0.563122 1.853454 0.670182 1.070457 -0.167125 0.658504 -0.875736 -1.140501 -1.042044 -1.506278 2.180182 -1.007228 -0.388185 1.152948 -1.532016 -1.740701 -1.997420 0.476182 0.181301
wb_dma_ch_sel/input_ch3_adr0 -1.933281 -3.085833 1.835417 0.576650 0.421632 0.232437 3.943391 -0.714178 -0.734699 -4.427079 2.110501 -0.931829 -0.773430 -0.253926 0.016605 -0.050960 2.188090 -1.536715 -1.063886 1.394034
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 5.641568 -1.760113 -0.442716 -0.408042 -1.025511 -0.568209 0.806676 1.157814 1.169583 1.262986 -1.496361 4.754354 -0.907557 -0.475772 -0.058721 0.670404 2.338285 -2.078319 -1.354749 2.459453
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 3.050975 -0.464799 0.061052 -0.595243 1.049681 0.102569 1.040045 -1.130130 -0.412114 1.693748 -2.548671 2.778656 -1.249798 -1.252729 0.990405 -0.909054 0.850307 -0.803784 0.238835 -0.785803
wb_dma_de/wire_de_txsz 1.063254 3.657351 -1.555344 -1.310803 -2.675289 2.655295 -0.434754 -2.579356 -2.895580 0.328874 -2.079430 -1.772715 -2.402008 -1.906897 -0.373536 2.854859 0.557500 2.668770 -2.916568 0.377046
wb_dma_rf/input_de_adr1 -0.830519 -0.611483 -0.296315 1.341141 1.853995 2.751516 0.598073 -0.650554 -0.470636 -1.134153 0.769716 -0.875526 0.007372 -0.320066 -0.918750 -0.290809 0.176092 -0.694534 0.325892 -1.724279
wb_dma_rf/input_de_adr0 -4.237051 -1.467266 1.872105 0.145347 0.916530 -4.681743 1.402549 0.394052 1.348632 -1.750224 3.014483 -0.036064 -1.195270 2.707791 2.185549 1.487100 3.898320 1.365717 -0.863638 3.297491
wb_dma_de/always_2/if_1 -3.166148 0.123183 1.810192 0.925213 1.253897 -3.793110 1.801845 -0.805538 2.574868 -0.186148 1.835454 1.857417 1.462663 2.834915 1.723854 -0.250403 5.718953 3.646012 -2.285013 1.395664
wb_dma_ch_sel/assign_102_valid -0.614719 0.901473 0.241580 -1.784975 -1.354085 -1.745654 -0.480572 -1.749391 -0.776813 3.046093 -3.240580 1.661088 -2.103607 0.492820 1.345357 0.358917 2.764197 1.368897 -0.318313 -0.294778
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.016501 -0.616348 0.840212 3.188104 0.992858 -0.929707 2.068266 -2.260983 1.636591 2.385952 3.783095 -3.868065 1.412411 0.732592 -0.058823 -1.427441 2.824582 0.134701 -4.621133 2.596542
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.741610 -1.741814 0.536426 -0.460014 1.276125 0.338274 2.420616 -0.246596 -0.298993 0.084222 -1.022749 1.833136 -0.888715 -2.215025 1.878849 -1.128088 2.689390 -1.295693 0.498756 -0.448959
wb_dma_wb_mast/assign_4_mast_err 0.212589 0.599426 2.516336 -0.313666 -0.366360 -2.618277 1.381449 -2.405474 -0.357358 2.374813 -3.826236 1.619101 -0.784656 -0.204405 1.716399 -2.845947 -0.012545 -0.995257 -0.114634 0.246605
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 5.249893 -1.066268 -1.591920 -1.663677 -0.634310 -1.231390 1.539930 0.452906 1.486420 2.917195 -1.474670 3.087567 -0.232487 -2.318980 0.611068 0.041468 1.416663 -1.480071 0.292621 1.615947
wb_dma_ch_rf/always_2/if_1 2.905837 -4.093961 0.535348 1.503484 3.748986 2.242672 0.898778 -0.726320 -1.194459 -0.588684 -0.985162 2.423845 -2.198461 0.596474 -0.248021 -0.352904 1.048153 -1.791791 -0.691688 -1.929471
wb_dma/input_wb1_err_i 0.224285 0.656057 2.502718 -0.476097 -0.404237 -2.552858 1.379991 -2.611812 -0.495818 2.418553 -3.997736 1.540964 -0.924548 -0.292812 1.671958 -2.880357 -0.232636 -0.924478 -0.005715 0.050901
wb_dma_ch_sel/assign_133_req_p0/expr_1 -2.564830 -0.829263 0.611306 0.161395 -0.937090 2.255359 0.919749 -0.891311 -0.407443 1.912865 -0.701998 -2.876250 1.034158 -1.907691 0.477283 -1.872544 2.996459 -0.770316 -1.192143 -1.500874
wb_dma_ch_sel/assign_136_req_p0/expr_1 -1.742574 1.198797 -0.385996 -1.328696 -2.144386 -0.555902 -1.085484 -0.633800 -1.079114 3.313938 -3.630332 0.583843 -0.209406 -0.144458 0.276278 -0.532890 3.224610 -0.448126 -0.599083 -0.302947
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.916442 0.010591 0.601172 -1.034248 -1.369376 -2.322661 0.800020 -1.699949 0.621272 3.431254 -2.361427 -0.834028 0.119453 0.090748 0.565033 -1.250210 1.650674 1.160027 -0.666248 -0.069230
wb_dma_ch_sel/assign_121_valid -0.397004 0.892485 0.246876 -1.768793 -1.314229 -1.712354 -0.470413 -1.722719 -0.798863 3.131278 -3.324693 1.806184 -2.154855 0.449207 1.409955 0.393413 2.811011 1.318941 -0.349194 -0.304359
wb_dma_ch_sel/assign_4_pri1 0.560458 0.427765 1.279194 0.036273 0.602552 0.391348 0.935824 -1.590551 -1.812306 -1.864454 -0.945610 0.213627 -1.317406 -0.392642 0.282380 -0.973926 -2.713032 -0.566903 0.988519 -0.827012
wb_dma_de/always_2/if_1/cond -0.198671 1.035094 -0.173651 -0.935479 -1.172266 -2.020139 1.616488 -1.029130 2.169241 0.764220 -1.234025 3.716311 1.711260 1.107875 -0.982037 -1.244265 2.233103 2.035893 1.167266 -0.817916
wb_dma_ch_rf/reg_ch_csr_r 0.367299 -1.677145 -0.572936 2.059712 1.834056 -0.063393 1.625555 -3.825376 0.670412 0.746384 1.896359 -2.258001 1.971728 3.300799 -1.391586 1.322453 0.595039 -1.845567 -2.020399 3.210526
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.273263 0.601432 1.881773 0.664247 1.084620 -0.234502 0.624613 -0.802234 -1.063819 -0.923730 -1.606556 2.443078 -1.028398 -0.357418 1.232172 -1.598775 -1.699441 -2.138279 0.513878 0.202260
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.247200 0.384415 0.867204 -0.523851 -3.364996 -1.142529 0.175820 -1.071578 1.362913 4.906462 -2.169994 -3.749349 2.993769 -1.042148 -0.414297 -2.984492 0.079567 0.124477 -2.192626 0.231788
wb_dma_wb_if/wire_slv_we -1.072979 0.702692 1.180626 2.542806 0.922326 -0.064883 0.574879 2.455266 -0.035241 -1.748177 4.551637 -1.657134 -0.303032 -1.480396 -0.500280 -2.989993 4.171474 -0.414949 -5.675604 1.752257
wb_dma_de/assign_70_de_adr1 -0.794884 -0.605118 -0.245811 1.318843 1.795587 2.675127 0.640195 -0.600663 -0.436413 -1.164444 0.792309 -0.837024 0.066202 -0.267341 -0.932784 -0.310977 0.223575 -0.709779 0.358597 -1.628903
wb_dma_ch_sel/always_38/case_1/stmt_4 5.625317 -0.377243 -1.533607 -0.791599 0.539416 0.912064 1.159105 -0.299985 -0.356105 1.415246 -1.230578 1.444136 -0.942872 -2.760471 0.549807 0.670038 -0.025002 -0.848091 -1.060158 0.941339
wb_dma_ch_sel/reg_ch_sel_r -1.957895 -0.224481 4.236861 1.824870 -1.270809 -0.346138 0.923821 -2.057469 1.161191 -2.006846 3.458424 0.803440 -1.891126 3.249584 0.702724 -0.195948 2.762537 1.840535 -3.423277 1.125430
wb_dma_ch_sel/always_38/case_1/stmt_1 0.198530 4.419030 -2.405954 -0.189269 -3.724132 1.996033 -0.439897 -0.849536 -0.131593 -0.283296 -3.223357 2.380058 2.494523 0.597311 -2.816991 2.502852 2.335002 -0.017223 -0.741686 1.730420
wb_dma_ch_sel/always_38/case_1/stmt_3 5.640962 -0.344928 -1.571894 -0.794155 0.467608 0.890011 1.172628 -0.325053 -0.345790 1.414206 -1.202149 1.438103 -0.928040 -2.760534 0.556772 0.644509 -0.028376 -0.869917 -1.083040 1.001930
wb_dma_ch_sel/always_38/case_1/stmt_2 4.930188 0.681882 0.007179 0.282540 0.459485 0.647864 0.778480 -0.143007 -1.113073 -1.029009 -0.368504 0.942606 -0.729789 -2.013261 0.687594 0.045761 -2.549878 -1.966600 -0.844621 1.877367
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.725926 1.015120 1.700980 1.075594 0.025932 -0.302064 -0.356178 0.134060 -0.686405 -2.386129 0.746394 -0.402026 0.141633 0.770099 0.222812 -0.709474 -2.474783 -1.131248 0.230476 0.813747
wb_dma_ch_pri_enc/wire_pri30_out 2.133516 0.607391 1.867611 0.678431 1.084680 -0.254505 0.598682 -0.841292 -1.085890 -0.999130 -1.503020 2.268169 -0.956782 -0.343103 1.187680 -1.568835 -1.735978 -2.029897 0.456435 0.204660
wb_dma_ch_sel/reg_ch_sel_d 1.256436 -3.111103 2.608332 2.266833 0.393347 1.521119 4.236553 -2.507797 1.040770 0.359532 -0.448145 -1.282719 3.502786 -0.947671 -1.011097 -4.354167 1.286751 -1.014383 -4.655944 -0.381992
wb_dma_ch_rf/assign_14_ch_adr0_we -3.283845 -1.487228 1.858473 0.873930 1.448942 -3.823817 0.942455 0.572054 2.641354 0.733259 2.778470 0.010488 0.861240 2.085200 2.830143 0.043970 5.131036 1.626507 -1.898179 2.345009
wb_dma_rf/wire_ch1_csr 1.429614 0.589260 -2.339550 0.733646 -0.318387 -0.629365 -2.589059 1.798264 -0.642657 -0.182782 1.263703 -1.690624 3.113180 1.759600 0.595117 2.273387 3.129247 2.264286 -3.427336 2.737313
wb_dma_inc30r/always_1/stmt_1/expr_1 0.707150 1.386954 -1.417020 1.965899 2.063993 3.345526 1.004705 -0.959826 2.364576 0.694311 1.144442 1.796840 4.439481 -0.182507 -1.153726 -2.071433 4.237197 2.306573 -0.678323 -3.094758
wb_dma_rf/wire_pause_req -2.305863 -1.962287 3.893778 1.008067 -2.440227 -1.094268 -0.883734 -1.362280 -1.951453 -3.157411 0.165645 1.279585 -3.452225 5.219471 -0.359971 1.464831 0.535921 -3.017301 -1.180498 2.954865
wb_dma_ch_sel/assign_95_valid 0.498126 5.904000 -3.198355 0.976178 -0.210121 -1.217622 -1.678596 -1.406006 1.088940 4.100619 -0.461616 -1.551332 3.939898 0.388137 0.641459 0.863264 4.013165 2.622067 -2.671696 2.743458
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.540501 -1.280838 -0.721387 0.139960 2.391499 3.334467 2.000165 -2.420273 -1.487895 -0.477124 -1.028458 -0.180415 -1.418555 -1.536104 -0.830180 -0.632042 0.121395 -0.075217 1.089510 -3.427411
wb_dma_ch_rf/reg_ch_stop 0.336292 0.519083 2.391222 -0.471700 -0.370818 -2.635547 1.398077 -2.438043 -0.308092 2.486427 -3.924974 1.727913 -0.871970 -0.277917 1.689751 -2.789826 0.057972 -0.994631 -0.070369 0.217830
wb_dma_ch_sel/assign_146_req_p0 -1.705949 1.307898 -0.445948 -1.405334 -2.184625 -0.532368 -1.172772 -0.509223 -1.136172 3.347614 -3.666807 0.543876 -0.226336 -0.189670 0.253620 -0.457606 3.138419 -0.464362 -0.533093 -0.324150
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.351516 0.522471 -0.600742 0.320923 -0.996692 1.126641 -0.805683 1.229432 -0.380435 0.315750 -0.472173 -1.148653 1.780813 -0.587310 -1.069496 -0.781644 0.362542 -1.799564 -0.145651 0.056352
wb_dma_de/input_dma_abort 0.146148 0.601521 2.475505 -0.419392 -0.482139 -2.712438 1.318189 -2.461037 -0.279571 2.557935 -3.865327 1.532543 -0.757236 -0.207051 1.717644 -2.859109 0.041718 -0.917756 -0.096281 0.251548
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.179272 0.614522 1.922147 0.732201 1.091187 -0.252533 0.585316 -0.805073 -1.050381 -0.939925 -1.545510 2.369525 -0.953835 -0.318601 1.217667 -1.609764 -1.717528 -2.120834 0.437939 0.260333
wb_dma_de/input_adr1 -1.263685 0.541818 -0.609214 0.302904 -0.959042 1.066339 -0.794289 1.200068 -0.372592 0.261690 -0.419737 -1.132037 1.768960 -0.545207 -1.026649 -0.754684 0.320875 -1.702149 -0.130699 0.010501
wb_dma_de/input_adr0 -2.459239 -2.137879 2.246245 1.642643 0.433268 -1.998668 2.284481 1.718247 3.962742 0.786446 1.713870 1.860209 2.064129 0.456469 2.193040 -1.512955 7.005436 -1.470441 -1.251482 2.142774
wb_dma_ch_arb/reg_next_state 1.206354 -3.236936 2.504065 2.372067 0.546199 1.740360 4.176777 -2.439958 1.023012 0.512034 -0.430723 -1.371076 3.586308 -0.974231 -1.038522 -4.401522 1.567873 -1.152061 -4.691913 -0.536426
wb_dma_wb_mast/input_wb_err_i 0.113289 0.536283 2.400283 -0.446365 -0.397886 -2.687295 1.383377 -2.491333 -0.247865 2.633650 -3.905361 1.539125 -0.762092 -0.186599 1.705956 -2.881330 0.122889 -0.854182 -0.097066 0.198469
wb_dma_wb_if/wire_wbs_data_o 5.145738 -0.059534 -1.573753 -0.507838 0.328944 0.011456 -1.289251 1.901960 0.399068 1.962962 1.113269 -1.346888 0.150005 -2.414200 0.206368 1.012751 -3.610684 -0.256764 -2.493163 1.936574
wb_dma_de/assign_73_dma_busy -2.514158 -0.596934 2.122371 -0.664261 -2.857473 1.485151 0.326243 -2.004896 -2.305095 -2.830208 1.810588 0.082494 -4.494856 1.784802 -0.713055 0.936226 1.909635 -0.377964 -0.443630 -0.348692
wb_dma_de/always_22/if_1 -1.257046 -0.267135 0.475002 2.234760 0.320127 -0.239818 -1.175970 -2.408475 -0.320323 0.548567 0.983604 -1.106943 -0.751786 4.637962 -2.577056 1.551282 0.023772 -1.684728 -3.194397 2.479009
wb_dma_rf/wire_ch2_csr 1.431274 0.585932 -2.340558 0.836283 -0.137372 -0.632631 -2.617561 1.798847 -0.685841 -0.323478 1.216385 -1.558082 2.934642 1.914718 0.637602 2.441693 3.114839 2.456456 -3.490970 2.703116
wb_dma_de/input_de_start -0.033416 5.438396 -0.918066 0.829807 -3.576008 1.412888 -0.702940 -0.847032 -0.760472 -2.285183 -2.620433 2.274020 2.635381 1.397272 -2.419932 1.894279 0.283801 -1.124370 -0.760952 2.894159
wb_dma_pri_enc_sub/always_3/if_1 2.238523 0.575470 1.847620 0.663625 1.107626 -0.188887 0.661998 -0.874885 -1.077040 -0.914828 -1.579910 2.378089 -1.015447 -0.386886 1.170359 -1.593966 -1.679718 -2.037360 0.485104 0.149105
wb_dma_ch_pri_enc/wire_pri28_out 2.306699 0.519457 1.820961 0.638777 1.134197 -0.203023 0.648547 -0.833682 -1.051637 -0.895606 -1.615450 2.465230 -1.057948 -0.415183 1.190010 -1.623354 -1.673679 -2.108939 0.526711 0.104431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.359966 0.250631 0.872747 -0.420050 -3.235588 -1.148389 0.277333 -1.111595 1.366657 4.748919 -2.006845 -3.843738 2.986983 -0.987384 -0.440683 -2.909801 0.199080 0.129897 -2.233248 0.231588
wb_dma_ch_sel/assign_132_req_p0/expr_1 -2.662223 -0.753370 0.607267 -0.009712 -1.029061 2.105638 0.945675 -1.002240 -0.364147 2.240693 -0.931974 -2.885691 1.003229 -2.075033 0.532348 -2.016740 2.782964 -0.640466 -0.914310 -1.752740
wb_dma_ch_rf/always_25/if_1/if_1 -0.001830 0.727915 0.388409 0.478436 -0.348955 0.538222 1.753386 0.126460 -0.191802 -3.785506 -0.226493 1.965664 1.777979 0.464836 -1.483859 -0.564597 1.612805 2.759605 -1.880349 -0.881012
wb_dma_ch_sel/assign_98_valid/expr_1 -3.203854 2.477057 -1.932486 1.626902 1.819099 0.496227 0.974264 -2.591360 0.745159 2.523222 0.205980 -1.512567 2.763045 0.686553 0.202886 0.063104 7.634391 1.340562 -2.360456 0.685191
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -0.176311 -0.653534 -0.907767 1.765886 1.240449 0.110425 0.226711 -3.569637 0.131630 0.617714 2.375423 -2.128756 1.348748 4.018170 -1.166800 2.415970 1.203977 -1.397562 -2.183351 3.364963
wb_dma_ch_sel/reg_pointer 2.872112 -4.075037 0.465528 1.404581 3.738072 2.293201 1.012594 -0.802765 -1.233170 -0.565041 -1.046403 2.438771 -2.218035 0.506839 -0.242026 -0.370460 1.080144 -1.712051 -0.532267 -2.075800
wb_dma_wb_if/input_wb_err_i 0.185773 0.613201 2.434075 -0.457398 -0.396126 -2.535110 1.375139 -2.550678 -0.421518 2.540502 -3.924003 1.506502 -0.887379 -0.260910 1.680623 -2.779807 0.013236 -0.810860 -0.190328 0.113200
wb_dma_rf/input_de_csr 6.240108 -3.466859 -0.781531 -0.116496 1.454267 0.401340 0.591210 0.602938 -0.699117 0.269427 -0.511015 1.964084 -1.931658 -0.690092 0.265867 1.437791 0.081018 -1.086193 -2.238806 1.346842
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.748452 1.041084 1.770708 1.179430 0.044220 -0.276395 -0.392152 0.141993 -0.751218 -2.546301 0.840646 -0.419479 0.144256 0.799299 0.246779 -0.707477 -2.585620 -1.241986 0.250074 0.870978
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.002417 -0.823732 -1.022480 0.498608 0.903464 0.552617 0.367079 1.535632 -0.304098 -1.979779 2.425538 -0.811407 0.196079 -0.713848 -0.125689 0.468426 1.833122 -0.131422 -1.391524 1.051496
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.210510 0.579273 1.864147 0.696802 1.143157 -0.176654 0.638167 -0.842877 -1.116977 -1.018715 -1.544928 2.343152 -1.035099 -0.331022 1.182111 -1.568015 -1.704309 -2.088024 0.415944 0.216069
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.679545 1.125907 1.784652 1.160700 0.070358 -0.309157 -0.332409 0.109520 -0.768539 -2.547029 0.744812 -0.300264 0.110924 0.767169 0.237669 -0.792159 -2.725575 -1.270989 0.347617 0.825660
wb_dma_ch_rf/input_de_adr0_we -0.369375 -0.607720 -0.079497 -0.944035 -1.165245 -2.068553 0.375860 0.765329 1.797591 1.545777 -0.312787 1.659607 0.711256 0.414806 0.106536 -0.631415 1.452742 -0.603264 1.408527 0.652211
wb_dma_ch_sel/assign_161_req_p1 -0.670357 1.038127 1.734543 1.113833 0.067956 -0.285609 -0.332267 0.114059 -0.742826 -2.416118 0.689139 -0.308318 0.136828 0.776258 0.251501 -0.755425 -2.572850 -1.216351 0.322160 0.776944
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.094373 -1.381003 -0.854068 2.162707 1.761730 0.129950 1.381620 -3.824208 0.533024 0.602132 1.827226 -2.394880 2.097203 3.492302 -1.486468 1.609463 0.889323 -1.919729 -2.060505 3.365442
wb_dma_ch_sel/assign_129_req_p0 -2.228644 1.729265 -0.071257 -1.057517 -2.604102 1.987045 -1.066048 -2.763173 -2.463545 2.563920 -2.270709 -5.020510 -0.197221 -1.219871 -0.528524 -0.392842 -1.257181 2.470760 -2.517098 -1.983855
wb_dma_de/wire_de_ack 5.736109 -1.762484 -0.480417 -0.357417 -1.027030 -0.469979 0.849323 1.242932 1.192600 1.124758 -1.413090 4.828323 -0.822038 -0.537746 -0.030625 0.700692 2.449144 -2.238278 -1.397062 2.552433
wb_dma_ch_arb 0.156993 -2.272281 2.172160 1.704531 -0.267892 1.744947 2.352583 -1.869213 0.068339 -0.591252 0.302278 -1.020981 2.242859 0.304096 -0.935042 -2.474833 1.537964 -0.121952 -4.132830 -0.568425
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.630518 -1.753445 0.567827 -0.277779 1.235683 0.415676 2.327890 -0.147557 -0.321701 -0.141118 -0.846880 1.689565 -0.829739 -2.122978 1.855318 -0.992809 2.743751 -1.370084 0.301844 -0.223379
wb_dma_pri_enc_sub/always_3/if_1/cond -0.736089 1.066333 1.778913 1.142629 0.063910 -0.282309 -0.348045 0.142163 -0.775197 -2.561197 0.793586 -0.395040 0.155907 0.817166 0.227390 -0.748516 -2.626696 -1.235808 0.293890 0.861688
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.524569 -1.262485 -0.772515 0.132780 2.362806 3.329181 1.969733 -2.452708 -1.475813 -0.372725 -1.066841 -0.235929 -1.436033 -1.540772 -0.868687 -0.621897 0.093338 -0.072003 1.075762 -3.393217
wb_dma/wire_de_txsz_we 1.698021 2.338624 -2.141833 -2.814388 -2.686896 1.154446 -1.911024 -0.583070 -2.087877 1.930751 -1.619688 -1.462232 -2.683566 -2.173222 -0.086312 2.616500 -2.319055 2.094445 -0.121556 -0.605907
wb_dma_ch_pri_enc/wire_pri16_out 2.267125 0.607394 1.867929 0.671195 1.124238 -0.228670 0.628443 -0.894674 -1.097433 -0.920406 -1.622825 2.386963 -1.056377 -0.358148 1.186480 -1.652017 -1.732266 -2.082572 0.456195 0.166298
wb_dma_ch_pri_enc 2.093850 0.578262 1.864359 0.679858 1.067226 -0.217712 0.611670 -0.835852 -1.109746 -1.030840 -1.452405 2.217338 -0.988001 -0.299310 1.149621 -1.558370 -1.715142 -2.039808 0.432856 0.226592
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.435609 -0.668054 -0.489540 -1.207577 0.614034 0.710969 1.412167 -1.863085 -1.078635 0.749101 -1.901778 0.695078 -1.522950 -1.288301 0.089080 -0.300619 -0.076080 0.655376 0.739401 -1.792770
wb_dma_ch_rf/always_11/if_1/if_1/cond -1.005933 1.126959 2.011909 -0.143948 0.242787 0.014401 1.284559 -3.991370 -2.845708 0.165983 -3.073427 -2.178787 -1.821310 -0.713021 0.789000 -1.734520 -2.536907 1.104123 -0.954712 -1.493558
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.415117 0.330702 0.866815 -0.532541 -3.267852 -1.238758 0.282679 -1.212238 1.420919 4.956293 -2.128143 -3.857694 3.044626 -1.002538 -0.423408 -3.072439 0.131737 0.242441 -2.071419 0.066273
wb_dma_ch_pri_enc/wire_pri7_out 2.152802 0.615222 1.892610 0.645814 1.083941 -0.226264 0.665688 -0.953766 -1.109516 -0.933406 -1.634917 2.342805 -1.049753 -0.365386 1.177353 -1.639424 -1.722308 -2.036183 0.457364 0.167365
wb_dma_ch_sel/always_6/stmt_1/expr_1 5.103965 1.261588 -1.245317 -1.031046 -2.006142 -0.031908 1.387075 0.380088 1.514677 2.264830 -2.062855 4.155479 0.160864 -2.557560 0.160429 -0.026411 2.370384 -2.004514 -0.321246 2.268919
wb_dma_wb_if/wire_mast_err 0.194029 0.609321 2.532008 -0.420807 -0.442858 -2.656169 1.372901 -2.497277 -0.347787 2.466191 -3.955388 1.668965 -0.835964 -0.202196 1.722491 -2.870193 -0.065764 -0.985104 -0.089157 0.207415
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.806338 3.033603 -1.156198 0.722750 -0.239212 4.659741 -0.056586 -2.300747 -2.473005 -0.020591 -1.707948 -0.287754 -1.969526 -2.025532 -0.381904 1.774841 1.792268 0.324021 -2.756990 -0.377760
wb_dma_wb_if/input_wb_cyc_i -0.544890 -1.443405 0.147326 0.352736 -3.814149 1.046209 -0.277294 2.120996 -0.177162 -1.237239 2.520288 -6.762615 2.300487 -1.891626 0.349254 1.398508 0.191572 -0.365791 -4.153204 4.334573
wb_dma_ch_sel/assign_97_valid -1.218025 5.090706 -3.193116 0.596682 -0.105620 -1.195451 -1.935125 -1.636256 1.543797 5.822718 -1.833399 -0.287539 3.675959 1.162635 0.645054 0.481047 7.025158 3.367504 -2.422780 1.031347
wb_dma/wire_mast0_drdy 3.149038 0.352325 -4.109400 0.012521 1.402165 0.082787 0.903854 -1.158998 -2.689612 -1.214749 0.634857 -1.124892 -0.672482 -0.269803 0.089398 3.559806 3.675851 -2.658619 -0.750694 4.591999
wb_dma_ch_pri_enc/wire_pri8_out 2.222932 0.590551 1.884066 0.631678 1.107113 -0.209787 0.655128 -0.923671 -1.165874 -0.952242 -1.637633 2.357129 -1.100134 -0.411679 1.166394 -1.644974 -1.797831 -2.038682 0.503018 0.127728
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.101729 0.572468 1.886710 0.657984 1.062647 -0.204794 0.683778 -0.976986 -1.162280 -0.998198 -1.554347 2.225248 -1.001539 -0.332994 1.170584 -1.582690 -1.748634 -1.969422 0.444833 0.143770
wb_dma_wb_if/wire_pt_sel_o 1.918955 -0.748709 0.925040 0.936528 0.173492 1.985755 -0.267587 0.077846 -1.387378 -4.261850 3.699636 -4.128260 2.115891 0.018130 1.738326 1.243621 -0.508524 0.217668 -4.397110 4.515948
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.720405 1.067612 1.750555 1.148270 0.038505 -0.291193 -0.336763 0.116320 -0.763439 -2.467564 0.778566 -0.359050 0.135353 0.764819 0.236343 -0.704573 -2.561880 -1.209149 0.261034 0.827870
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.676702 -1.735983 0.580463 -0.328542 1.260767 0.363426 2.395935 -0.169923 -0.335888 -0.072379 -0.909669 1.748895 -0.835256 -2.128636 1.917982 -1.045636 2.752758 -1.396529 0.316319 -0.203154
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.178837 0.565877 1.844472 0.672184 1.070341 -0.218969 0.605560 -0.821728 -1.102916 -0.976678 -1.497007 2.277521 -1.033742 -0.330464 1.139657 -1.560031 -1.691932 -2.074120 0.438515 0.197364
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -2.010819 -0.105713 -0.897502 1.610531 0.852615 3.684675 -0.223577 0.535061 -0.849248 -0.808746 0.239776 -1.862101 1.749740 -0.836421 -1.934959 -1.114164 0.514818 -2.436617 0.177844 -1.637300
wb_dma_ch_pri_enc/wire_pri22_out 2.167431 0.564964 1.846294 0.696556 1.114230 -0.186074 0.632730 -0.845140 -1.064640 -0.939020 -1.507043 2.300317 -1.008867 -0.359432 1.184061 -1.552674 -1.668089 -2.026424 0.437780 0.205597
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.644218 -1.738712 0.540760 -0.306569 1.215305 0.438340 2.330653 -0.149293 -0.372186 -0.197877 -0.830091 1.716802 -0.880017 -2.104707 1.878403 -0.937146 2.790683 -1.390948 0.246532 -0.192834
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.825029 0.069633 0.653290 -1.146788 -1.567804 -2.488078 0.717758 -1.654415 0.771514 3.611010 -2.510751 -0.581789 0.152239 0.113411 0.556143 -1.284716 1.786132 1.014677 -0.635015 0.090150
wb_dma_ch_sel/assign_143_req_p0/expr_1 -1.880155 1.246301 -0.465181 -1.377777 -2.207337 -0.462387 -1.165104 -0.552587 -1.201247 3.131118 -3.466608 0.434252 -0.273180 -0.068439 0.230372 -0.289810 3.230999 -0.318145 -0.558539 -0.329904
wb_dma_ch_sel/assign_135_req_p0 -1.655653 1.377979 -0.364091 -1.292578 -2.097339 -0.426177 -1.165027 -0.700270 -1.292446 3.236845 -3.652385 0.458322 -0.365058 -0.110635 0.276111 -0.367251 3.136518 -0.338378 -0.733228 -0.291412
wb_dma_ch_sel/wire_gnt_p0_d 1.893140 -4.193912 1.077693 1.337739 0.379115 1.845734 4.491291 -2.458416 1.688498 2.504272 -1.051621 -0.872683 3.211785 -1.636668 -1.227108 -3.633942 3.619276 -0.143445 -4.795676 -1.094382
wb_dma_de/assign_20_adr0_cnt_next 0.263287 -0.168313 -0.924138 -1.465481 1.278778 -2.578688 -1.745250 -0.672539 -0.472391 2.471599 1.227947 -0.969345 -0.796624 1.072455 0.894402 0.454230 -1.512731 1.195687 -0.008304 0.390130
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.229779 -1.336228 0.097984 0.414667 0.526687 2.166798 0.172788 -0.469732 -1.702236 -4.226079 2.171911 -2.510602 1.287969 0.813997 1.277300 1.778114 1.793938 0.464325 -1.900732 2.804486
wb_dma_ch_sel/assign_153_req_p0 -1.691379 1.313132 -0.401298 -1.352823 -2.201553 -0.443049 -1.228174 -0.535650 -1.265436 3.165194 -3.594872 0.523655 -0.334847 -0.110672 0.219243 -0.314017 3.062531 -0.478190 -0.578260 -0.279252
wb_dma_de/assign_82_rd_ack/expr_1 1.768780 2.626780 0.428339 -0.090150 -0.661932 0.711079 -1.039669 -1.610823 -3.217872 -0.961424 -1.139485 -1.348731 -2.444339 -0.663500 1.130031 1.685952 -2.098809 0.695463 -2.464441 1.427006
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.444650 1.884567 0.484902 -0.929257 -1.766061 -1.317189 -0.500915 -0.864938 -1.339627 0.473023 -1.406136 0.328149 -1.663594 -0.317039 1.186586 0.923769 -0.790523 -0.039474 -1.090304 2.071035
wb_dma_de/reg_de_csr_we 6.833419 -3.145281 0.059270 -0.430334 2.010917 -0.706902 -0.498313 -0.420843 -1.333212 3.952351 -2.369525 -0.380223 -2.510418 -1.654574 1.253781 0.306103 -2.384648 0.370935 -5.167515 0.818332
wb_dma/wire_wb0_ack_o -0.265951 -1.599088 -0.271034 0.660602 -1.614618 0.454887 1.171717 1.440934 -1.353293 -3.098369 0.087789 -1.517665 -0.462541 -0.646235 -1.367226 1.912112 0.657111 -2.069201 -1.863079 2.054010
wb_dma_ch_sel/always_9/stmt_1/expr_1 3.010371 -0.450546 0.084651 -0.461601 1.068263 0.028181 0.989679 -0.987041 -0.295232 1.646284 -2.384349 2.810950 -1.157292 -1.186712 1.009590 -0.909679 0.905057 -0.877612 0.177894 -0.664882
wb_dma_ch_pri_enc/wire_pri23_out 2.162750 0.618477 1.897852 0.716975 1.103359 -0.201487 0.643132 -0.839861 -1.093382 -1.019117 -1.515911 2.337620 -0.996091 -0.351799 1.169970 -1.597906 -1.720623 -2.085778 0.407396 0.236656
wb_dma_ch_sel/assign_103_valid -0.484103 0.899821 0.250189 -1.749247 -1.314290 -1.798292 -0.477836 -1.743736 -0.756839 3.109647 -3.293602 1.871055 -2.130807 0.536904 1.423316 0.390754 2.910593 1.338381 -0.344755 -0.274643
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.795047 0.751973 -0.509145 -1.226663 -2.098126 -1.575982 -1.765050 1.536390 0.620199 -0.220994 0.920230 1.489161 -0.496264 1.855562 0.022814 1.779432 1.711844 0.515389 1.529735 0.903434
wb_dma_rf/wire_ch1_txsz 3.693098 1.311645 0.699246 1.416427 0.022903 -0.079385 -0.526080 1.549606 -0.123399 -1.791528 1.206503 0.656634 0.562639 -0.796714 0.691835 0.130152 -2.651600 -2.781383 -1.324311 3.422604
wb_dma_de/always_23/block_1/stmt_13 2.641765 4.698448 -1.465032 -0.363920 -3.446379 -0.236069 -0.729898 1.203726 1.953011 -0.784892 0.118093 5.621815 1.612148 0.798533 -1.113528 1.954534 3.545775 1.151480 -0.869019 2.656833
wb_dma_de/always_23/block_1/stmt_14 -5.978851 0.275462 1.812537 0.357519 2.638712 -0.451941 -0.147829 -4.782987 -3.812773 -1.424737 -0.933224 -2.957333 -5.931671 3.213242 0.599220 2.883986 -0.125922 4.114063 -1.781744 -1.807553
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.087204 1.913226 0.091826 1.146957 1.150814 3.349370 -0.345498 -2.236896 -3.474532 -1.743256 -0.455370 -2.117768 -2.290031 -1.117758 0.191004 1.150431 -1.913895 -0.084124 -1.984991 -0.330976
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.391688 -0.652670 -0.031383 -0.893360 -1.194142 -2.136937 0.380271 0.832626 1.865138 1.503469 -0.289854 1.667454 0.740002 0.438788 0.101505 -0.628715 1.524012 -0.667216 1.389576 0.718002
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.293435 0.503697 -0.617768 0.398546 -0.976166 1.205441 -0.774575 1.256643 -0.407709 0.144842 -0.336743 -1.212879 1.836188 -0.586999 -1.105935 -0.736152 0.346011 -1.850611 -0.211516 0.067832
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -0.058884 1.468757 0.347252 -0.911646 -0.164056 0.284301 -0.805858 -2.607025 -2.544554 1.853313 -3.144255 0.178047 -2.832381 -0.027130 1.369907 0.807994 1.414513 1.938841 -1.695095 -1.054981
wb_dma_ch_rf/input_ch_sel 1.446932 -3.592356 1.845240 -0.975727 -3.223977 -0.982662 -0.176992 1.072130 -0.330370 -1.858194 2.651134 2.975879 -4.743004 2.558540 -0.409877 1.994075 2.592566 -1.948948 -1.233997 2.528999
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.736969 -0.612908 -0.282471 1.340456 1.853178 2.671634 0.563270 -0.628304 -0.466159 -1.102414 0.734755 -0.854175 0.018179 -0.302624 -0.913377 -0.330414 0.177201 -0.690189 0.338157 -1.642780
wb_dma_wb_if/wire_wb_addr_o -0.515494 0.401549 0.270205 0.466458 -1.899616 1.065599 -0.568958 0.442274 0.635714 1.716009 0.092157 -3.079089 2.790012 -1.121319 -0.878344 -1.799915 -1.512599 -0.828015 -1.535006 0.063853
wb_dma_ch_rf/wire_ch_txsz_we 1.669220 3.108443 -1.211247 0.727407 -0.330451 4.636391 -0.210474 -2.182486 -2.466435 -0.011856 -1.656957 -0.439731 -1.979295 -2.007563 -0.418494 1.886687 1.699275 0.378281 -2.813107 -0.304128
wb_dma_de/assign_70_de_adr1/expr_1 -0.755825 -0.643512 -0.267312 1.313223 1.810815 2.620358 0.660159 -0.616631 -0.418073 -1.108328 0.750965 -0.822116 0.096445 -0.330805 -0.911901 -0.352251 0.193015 -0.717517 0.373145 -1.671916
wb_dma_ch_sel/assign_116_valid -0.542693 0.955555 0.247109 -1.786479 -1.404080 -1.764553 -0.503379 -1.748922 -0.822630 3.137554 -3.309024 1.737819 -2.127674 0.472682 1.379502 0.396837 2.875278 1.400371 -0.378072 -0.286412
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 2.586036 1.271870 0.352311 -0.852095 -1.560399 -0.814784 1.259133 -0.341117 1.573348 2.509719 -3.372823 5.705752 -0.095840 -1.108201 0.584997 -1.595877 3.370219 -2.057463 1.083427 0.561214
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.196575 -0.174838 -0.889053 -1.398480 1.236809 -2.506792 -1.646134 -0.620380 -0.399341 2.472430 1.192434 -0.987116 -0.737493 1.029852 0.840839 0.394215 -1.382659 1.147741 -0.060910 0.427354
wb_dma_wb_mast/wire_wb_addr_o -0.485868 0.375445 0.350756 0.505377 -1.909877 0.972940 -0.603634 0.423568 0.756000 1.807020 0.117020 -3.142336 2.814063 -1.103847 -0.824005 -1.899254 -1.652782 -0.735497 -1.578186 0.096837
wb_dma_ch_rf/reg_ch_csr_r2 -0.961601 1.007987 1.943501 -0.174528 0.361861 0.032772 1.406857 -4.054805 -2.841125 0.135804 -3.103440 -2.073344 -1.863570 -0.719799 0.750206 -1.716723 -2.440733 1.089213 -0.939053 -1.555800
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.059415 0.803007 0.427516 0.449449 -0.414654 0.471876 1.726490 0.187509 -0.161643 -3.709296 -0.369879 2.061777 1.742353 0.410710 -1.470523 -0.646923 1.572275 2.656838 -1.737591 -0.905601
wb_dma_ch_sel/assign_11_pri3 1.419108 -0.709484 -0.520407 -1.195001 0.609189 0.752181 1.444509 -1.915528 -1.139253 0.734774 -1.901932 0.636420 -1.597165 -1.350156 0.074380 -0.321364 -0.036359 0.717521 0.750049 -1.832329
wb_dma_de -1.373626 -0.660790 0.315019 2.063474 0.529917 0.138240 -0.248492 -1.825007 0.064318 -0.238323 2.443105 -1.381964 0.115787 3.493606 -1.265662 1.356855 2.083620 -1.739850 -2.766957 2.859538
wb_dma_wb_slv/wire_wb_data_o -3.763795 -1.471338 1.617305 2.317746 -1.553303 -0.704841 0.879573 -0.655573 2.024933 0.001443 4.007647 -5.587136 0.382992 1.524843 -0.432196 0.866966 -1.783412 0.073033 0.547932 1.233325
wb_dma_inc30r/always_1/stmt_1 -0.289886 2.202663 0.051016 2.534562 1.096600 2.886884 0.942609 -1.966992 2.875931 0.464483 1.602372 -0.999419 4.734403 0.398705 -0.740946 -1.859793 1.731248 5.597394 -2.257903 -3.191742
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.642625 1.076304 1.781258 1.112736 0.091151 -0.301050 -0.302841 0.081754 -0.741500 -2.443017 0.672724 -0.316270 0.085479 0.757801 0.262091 -0.782341 -2.660122 -1.204403 0.340567 0.771679
wb_dma_ch_sel/assign_127_req_p0 -0.265732 0.103993 0.238346 -1.334702 0.223906 0.257231 1.694722 -4.264782 -2.114042 2.865920 -4.044263 -1.685789 -2.008470 -1.572019 0.580611 -1.035178 0.146764 2.358565 -1.282946 -2.427530
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 2.159818 0.628599 1.853990 0.717146 1.062244 -0.196034 0.608182 -0.834232 -1.056695 -0.909939 -1.526388 2.297357 -0.958742 -0.340260 1.188626 -1.573335 -1.610901 -2.072933 0.396651 0.225862
wb_dma_ch_sel/assign_94_valid -0.148533 5.400754 -0.781408 0.734215 -3.679555 1.396476 -0.743779 -1.049958 -0.941498 -1.937849 -3.042274 2.075555 2.431302 1.271622 -2.333427 1.721492 -0.074292 -1.251796 -0.661260 2.673286
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.999679 4.152733 0.491755 1.661922 -0.339669 4.162207 -0.510119 -2.243035 -3.177669 -2.020758 -1.247591 -0.711715 -1.889701 -1.309292 -0.138272 0.946325 -0.835786 -0.758961 -2.421045 0.325339
wb_dma_ch_pri_enc/wire_pri12_out 2.175630 0.560509 1.865970 0.647917 1.120852 -0.199612 0.633458 -0.833012 -1.066749 -0.972676 -1.543301 2.347476 -1.009752 -0.362531 1.192138 -1.579853 -1.728500 -2.077404 0.491672 0.148125
wb_dma_ch_rf/always_20/if_1/block_1 -3.361063 -1.409578 1.922770 0.981458 1.260723 -3.715970 0.894961 0.606058 2.452541 0.461203 2.751469 -0.059344 0.709834 2.182638 2.686320 0.183295 5.130098 1.416941 -2.091299 2.561896
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.621855 -1.787367 0.550163 -0.306683 1.292207 0.362744 2.350431 -0.155476 -0.294365 -0.148848 -0.802083 1.674670 -0.813753 -2.124213 1.876789 -0.999016 2.720215 -1.344644 0.355261 -0.285202
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 0.529439 1.231703 2.514397 0.515104 0.731848 -0.567896 0.926359 -3.179976 -2.049635 1.075045 -3.599517 -0.084805 -1.461767 -0.605779 1.635418 -2.215292 -1.349150 -0.320566 -1.570602 -0.415090
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.535973 1.447095 -0.472965 -0.272263 -0.944626 0.570134 -2.325393 0.895544 -1.258423 -1.966772 1.433549 -0.197977 -1.259533 1.579689 -0.128925 2.629922 0.226188 1.127588 0.069542 0.331527
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 3.664364 -3.564011 0.852096 0.170059 2.002128 -0.444273 0.417410 -0.145117 -0.738167 0.446376 -1.695624 3.305003 -2.241609 0.857738 0.701035 -0.089048 0.905339 -1.067365 -0.925471 -0.333167
wb_dma_wb_if/input_slv_din -3.836251 -1.312054 1.658236 2.386748 -1.686192 -0.758239 0.744937 -0.544848 2.110685 0.082939 4.044541 -5.656084 0.427430 1.575687 -0.421186 0.865955 -1.861184 0.026581 0.616097 1.349831
wb_dma_ch_sel/assign_94_valid/expr_1 -0.241551 5.260382 -0.873611 0.786681 -3.529546 1.534365 -0.609370 -1.094003 -0.863707 -2.001221 -2.919845 1.778893 2.673610 1.145188 -2.417712 1.616636 0.003444 -1.150924 -0.795917 2.564126
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -0.817861 3.027938 0.536781 -0.737995 -2.078415 -0.837026 -3.709610 1.258186 -0.435367 1.936283 -1.387597 1.284746 -1.205416 0.785496 1.117688 0.916099 -0.280713 0.092233 -0.050126 0.437896
wb_dma_de/always_21 5.236175 -0.916734 -1.522120 -1.643073 -0.646509 -1.175528 1.508816 0.408672 1.379405 2.881249 -1.570837 3.084352 -0.262268 -2.321134 0.661886 0.019884 1.377834 -1.484057 0.213763 1.621929
wb_dma_de/always_22 -1.379841 -0.190476 0.441266 2.338157 0.345218 -0.102395 -1.360982 -2.561860 -0.364901 0.724337 0.871893 -1.120904 -0.751202 4.719579 -2.564914 1.652705 0.212923 -1.752853 -3.254261 2.501335
wb_dma_de/always_23 -1.131505 -0.324559 0.450074 2.324412 0.364271 -0.264189 -1.482200 -2.332458 -0.273587 0.780875 0.863513 -0.891810 -0.855317 4.815614 -2.488434 1.769710 0.254622 -1.897480 -3.270329 2.682951
wb_dma_ch_pri_enc/wire_pri1_out 2.177902 0.628687 1.836527 0.657684 1.070828 -0.205050 0.665737 -0.926294 -1.150328 -0.952783 -1.620173 2.332624 -1.065697 -0.381023 1.203373 -1.606926 -1.782582 -2.019234 0.505852 0.098433
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.665309 1.077522 1.787455 1.116156 0.086799 -0.322712 -0.333004 0.102895 -0.793007 -2.513148 0.701082 -0.309165 0.086062 0.778407 0.267208 -0.812747 -2.703099 -1.262840 0.342256 0.834317
wb_dma_de/assign_78_mast0_go -0.742489 1.057910 1.793130 1.142089 0.061998 -0.285641 -0.398069 0.148243 -0.733148 -2.540512 0.831720 -0.416243 0.164388 0.806864 0.229524 -0.725689 -2.599547 -1.221536 0.266850 0.883996
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.298435 0.546165 -0.671271 0.328040 -1.004809 1.172740 -0.802808 1.254862 -0.389062 0.276639 -0.442397 -1.178014 1.844680 -0.582873 -1.107607 -0.791574 0.331322 -1.812873 -0.157154 0.012971
wb_dma_de/wire_dma_done 2.384540 2.331731 1.058351 0.152893 -2.113443 -0.825638 -0.047233 -1.479946 -0.914006 -1.533248 -2.098049 4.119206 -1.056105 2.084751 -0.592958 1.071518 1.290912 1.766702 -2.746357 1.607514
wb_dma_ch_sel/assign_150_req_p0/expr_1 -1.672589 1.352149 -0.488154 -1.428506 -2.180129 -0.517648 -1.243514 -0.521621 -1.190477 3.356150 -3.703389 0.626079 -0.321871 -0.176319 0.289103 -0.420589 3.128214 -0.439250 -0.476992 -0.378515
wb_dma_rf/input_wb_rf_adr -3.131830 2.603876 3.691378 4.218103 -2.455714 1.092273 -4.718586 4.076384 1.870561 -1.438751 3.356834 -1.388921 1.722833 3.008645 1.484463 1.495089 1.068765 -1.454001 -4.742493 4.387989
wb_dma_wb_if -1.056100 -2.624698 0.001459 1.983594 1.275387 0.976079 -0.309076 2.281337 -1.205252 -3.837115 2.589669 -3.644764 1.718877 0.812342 -0.208862 2.101707 2.287858 -1.704129 -4.759356 4.087790
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 6.594289 -2.873816 -0.005028 -0.461353 1.741700 -0.623523 -0.595429 -0.321001 -1.268738 3.997881 -2.312272 -0.514699 -2.386343 -1.693363 1.225434 0.292148 -2.431041 0.323901 -5.055687 0.870553
wb_dma_ch_pri_enc/wire_pri25_out 2.315411 0.541778 1.838458 0.621941 1.128154 -0.212266 0.685168 -0.961470 -1.135928 -0.863063 -1.638503 2.416010 -1.081503 -0.411659 1.239337 -1.631535 -1.669629 -2.038265 0.424764 0.109866
wb_dma_wb_mast/reg_mast_cyc -0.802009 1.093614 1.820450 1.241865 0.078643 -0.260567 -0.366259 0.215903 -0.749046 -2.681338 0.910332 -0.456938 0.155744 0.876067 0.206407 -0.708058 -2.656611 -1.252973 0.252070 0.943109
wb_dma_ch_rf/input_wb_rf_we -0.488310 0.979156 0.192133 2.058298 0.782372 0.388681 0.522358 1.268394 -0.185520 -1.426108 5.478905 -2.468171 0.531927 -0.899375 -0.445866 -1.707516 4.044681 0.417284 -5.513185 2.051656
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -3.442963 -1.477148 2.006968 0.933177 1.470701 -4.057054 0.766931 0.516923 2.571377 0.809849 2.799615 -0.133595 0.684584 2.379984 2.903386 0.138976 5.043350 1.724107 -2.145894 2.541448
wb_dma_ch_rf/always_20 -3.344617 -1.577368 1.900255 0.851376 1.338033 -3.911257 0.952478 0.573963 2.536584 0.833674 2.630506 -0.039716 0.755523 2.120734 2.835621 0.042038 5.267231 1.506475 -2.029802 2.507850
wb_dma_de/always_6/if_1 1.001531 4.005031 0.624141 1.747109 -0.185892 4.137031 -0.461231 -2.194708 -3.087902 -2.175587 -1.025183 -0.705637 -1.826390 -1.292494 -0.076102 0.873166 -0.989851 -0.743826 -2.339977 0.308220
wb_dma_wb_slv/always_4/stmt_1 -1.723777 2.371647 -0.760208 3.697499 -0.270342 0.462819 -5.372900 5.204844 2.884103 3.801683 1.258461 -1.944554 2.691950 0.426940 1.513974 1.776933 3.446425 -4.460816 -2.541674 5.122207
wb_dma_de/assign_3_ptr_valid 2.898031 -4.148587 0.541356 1.463732 3.813877 2.262273 0.987944 -0.727209 -1.122072 -0.627312 -0.920672 2.482071 -2.164819 0.534412 -0.224493 -0.395793 1.096913 -1.779168 -0.497850 -2.046894
wb_dma_wb_mast/input_pt_sel 5.003071 0.865735 1.086353 0.696390 -0.596866 -0.345745 -1.324540 1.129698 0.769797 1.192800 2.245687 -3.738057 1.385879 -2.249735 0.584037 -0.997801 -8.090661 -0.430037 -3.447036 2.532482
wb_dma_ch_pri_enc/wire_pri15_out 2.300995 0.616099 1.912186 0.624057 1.115968 -0.243193 0.649629 -0.950213 -1.127141 -0.868278 -1.721934 2.422920 -1.100415 -0.409674 1.234114 -1.659518 -1.781832 -2.089102 0.484457 0.099241
wb_dma_wb_slv/input_wb_we_i -0.704440 1.977163 0.715166 -1.960677 -1.648306 -4.812709 -4.773512 2.096350 0.312030 5.930819 -0.770591 -1.670911 1.233127 0.073882 0.886671 -3.002045 -6.300731 -2.322154 0.380088 1.343685
wb_dma_de/reg_tsz_cnt_is_0_r 1.148778 1.558399 -1.920680 -1.967921 -1.268400 1.655374 -0.391882 -2.616059 -3.264914 0.779783 -1.575521 -2.984473 -2.976981 -1.661040 0.053122 2.975235 -0.735905 3.303854 -2.241624 -0.463556
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.518681 4.029706 1.083061 1.047025 3.434743 -1.629760 -2.837805 -2.409611 -2.228181 1.025415 -1.042876 -0.649168 -3.302815 1.745160 1.871562 1.842638 -3.982214 5.022742 -3.521475 -0.497262
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 2.206042 0.601428 1.852777 0.674077 1.076452 -0.224090 0.610946 -0.913693 -1.086192 -0.909615 -1.569793 2.320829 -0.996293 -0.370588 1.191990 -1.598975 -1.666970 -2.051877 0.425912 0.222294
wb_dma/wire_mast1_drdy -0.726645 1.924197 3.035688 1.568523 0.173804 -1.249991 -0.295966 -1.573229 -1.182458 0.327158 -1.928237 -0.684412 -0.121843 0.537740 1.573162 -2.017720 -1.535539 -0.970116 -2.158948 1.202036
wb_dma_ch_rf/wire_ch_csr_we -0.371804 -0.082805 0.592269 2.535541 0.338676 -0.628985 1.051858 -2.207603 0.958837 2.142061 4.243441 -3.581334 0.610795 1.199673 0.031196 -0.561270 3.274132 0.681361 -4.509337 2.368027
wb_dma_ch_pri_enc/inst_u9 2.124662 0.620737 1.874912 0.660405 1.071015 -0.229300 0.632935 -0.950515 -1.118061 -0.911624 -1.613792 2.273729 -0.996561 -0.366964 1.201357 -1.632832 -1.693736 -2.033937 0.403642 0.158270
wb_dma_ch_rf/assign_8_ch_csr -1.979908 -1.649712 0.966314 2.704395 -1.647557 -0.334191 -0.308005 -0.510458 -0.046510 -0.872024 3.884230 -4.090851 0.129274 3.056018 -0.183059 2.180621 2.544246 -0.479559 -3.149723 3.654279
wb_dma_ch_rf/wire_this_ptr_set 3.748638 -3.525618 0.757701 0.115149 2.010822 -0.329680 0.522948 -0.205641 -0.752703 0.424872 -1.744754 3.321534 -2.233817 0.764988 0.693378 -0.073363 0.945844 -1.014200 -0.896554 -0.363066
wb_dma_ch_pri_enc/inst_u5 2.247036 0.561401 1.873486 0.641769 1.142791 -0.216722 0.681337 -0.943632 -1.099969 -0.930274 -1.609564 2.437159 -1.044380 -0.387012 1.229989 -1.691142 -1.697670 -2.094160 0.501877 0.133219
wb_dma_ch_pri_enc/inst_u4 2.194084 0.629995 1.859585 0.587602 1.062347 -0.190872 0.654891 -0.911928 -1.124521 -0.898810 -1.633545 2.350951 -1.080286 -0.400208 1.186217 -1.657207 -1.800600 -2.011323 0.547895 0.091692
wb_dma_ch_pri_enc/inst_u7 2.245975 0.573783 1.832657 0.707838 1.114069 -0.194096 0.639458 -0.806434 -1.079910 -0.968108 -1.491100 2.383664 -0.983581 -0.375175 1.174773 -1.581362 -1.726867 -2.104365 0.501912 0.212147
wb_dma_ch_pri_enc/inst_u6 2.151981 0.584381 1.797632 0.637025 1.095943 -0.174727 0.681382 -0.948066 -1.121976 -0.920071 -1.575898 2.236748 -0.989163 -0.382004 1.176746 -1.561983 -1.678054 -1.968996 0.393097 0.164891
wb_dma_ch_pri_enc/inst_u1 2.245469 0.579498 1.816113 0.606502 1.107889 -0.198336 0.669032 -0.870148 -1.091318 -0.838196 -1.640943 2.411886 -1.077844 -0.454019 1.192998 -1.636492 -1.693963 -2.026203 0.563742 0.081869
wb_dma_ch_pri_enc/inst_u0 2.247804 0.599729 1.854369 0.619956 1.108872 -0.198951 0.666352 -0.961283 -1.169418 -0.954518 -1.633671 2.365529 -1.093166 -0.410822 1.192639 -1.665278 -1.807630 -2.061969 0.510284 0.105217
wb_dma_ch_pri_enc/inst_u3 2.283912 0.638930 1.844513 0.586592 1.097300 -0.239005 0.628789 -0.923579 -1.113850 -0.743958 -1.738005 2.435697 -1.034797 -0.453167 1.212973 -1.651692 -1.733835 -2.059345 0.540841 0.077388
wb_dma_ch_pri_enc/inst_u2 2.340833 0.576572 1.796013 0.543600 1.113668 -0.179987 0.715172 -1.009243 -1.118303 -0.728742 -1.795086 2.462526 -1.124203 -0.493138 1.216719 -1.646831 -1.641306 -1.979890 0.471664 0.006099
wb_dma/wire_de_start -0.115894 5.362779 -0.778229 0.874474 -3.495530 1.526708 -0.602614 -0.999966 -0.809820 -2.145656 -2.857113 2.193142 2.616328 1.234361 -2.333324 1.655316 0.330353 -1.214555 -0.793757 2.651140
wb_dma_ch_sel/assign_130_req_p0/expr_1 -2.247212 1.701446 -0.000369 -1.010074 -2.550259 1.961012 -1.092950 -2.711045 -2.438900 2.418245 -2.212530 -4.907283 -0.139325 -1.084684 -0.523713 -0.302066 -1.045535 2.460101 -2.575986 -1.858744
wb_dma_rf/wire_ch_stop 0.222662 0.673276 2.523185 -0.434983 -0.406108 -2.744353 1.389925 -2.570602 -0.301048 2.674549 -4.040975 1.710033 -0.800222 -0.190679 1.785063 -2.955089 0.068517 -0.928883 -0.146332 0.194596
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.334043 -0.639503 -0.515999 -1.167241 0.551437 0.710693 1.384548 -1.834160 -1.077319 0.759779 -1.839875 0.635218 -1.497881 -1.248986 0.072432 -0.289654 -0.091382 0.652992 0.733000 -1.766527
wb_dma_ch_rf/input_de_adr0 -4.206636 -1.489843 1.901558 0.140712 1.154230 -4.703349 1.330575 0.304061 1.295146 -1.752499 3.178824 -0.066632 -1.204693 2.774186 2.273397 1.390901 3.725092 1.516625 -0.893571 3.156942
wb_dma_ch_rf/input_de_adr1 -0.834451 -0.508371 -0.283779 1.301158 1.732353 2.544849 0.450647 -0.561650 -0.481783 -1.107598 0.761623 -0.849887 -0.008143 -0.195049 -0.867500 -0.201790 0.252772 -0.683059 0.236246 -1.519528
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.746141 1.046604 1.797180 1.191934 0.031929 -0.249297 -0.398457 0.235885 -0.771742 -2.695669 0.853411 -0.383040 0.112776 0.855727 0.219789 -0.689076 -2.756466 -1.258993 0.351392 0.849776
wb_dma_wb_if/input_wbs_data_i 0.057840 -3.009129 -0.389414 0.906112 0.546296 -0.535292 -1.094693 3.731785 -1.137735 -2.658788 1.545567 -1.218750 1.037983 1.197840 -0.872284 2.737247 1.989225 -0.747309 -5.219164 2.935790
wb_dma_de/reg_tsz_dec -0.093822 2.005066 -1.385308 -0.760707 -1.706606 0.898571 -1.448151 -0.970981 -2.155057 0.208996 0.151470 -3.620167 -1.387815 -0.522624 -0.014931 3.083077 -0.390239 2.608037 -3.121599 1.310884
wb_dma_ch_sel/input_ch0_am0 0.238300 -0.166299 -0.941093 -1.482605 1.287332 -2.586586 -1.737980 -0.635641 -0.424241 2.520030 1.215492 -1.006721 -0.742952 1.050417 0.875706 0.376391 -1.464396 1.115610 0.007954 0.406967
wb_dma_ch_sel/input_ch0_am1 0.038582 1.555686 -0.127063 0.033169 -0.058573 0.016284 1.188436 -1.596878 0.464050 -0.833102 -0.719923 2.058502 1.121493 0.747020 -1.124629 -0.579439 0.826268 2.597681 -0.108180 -1.445939
wb_dma_ch_sel/assign_162_req_p1 -0.759716 1.100614 1.811538 1.204979 0.039316 -0.307406 -0.366868 0.132459 -0.765846 -2.607971 0.832006 -0.403316 0.176846 0.840596 0.233089 -0.733200 -2.644623 -1.226413 0.244341 0.869628
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 4.094409 -0.585574 -2.136690 -1.402790 0.035951 1.484065 1.540506 -1.077573 -1.033905 0.524185 -0.651120 -0.648918 -1.228345 -2.805974 -0.339010 1.222752 -0.963626 0.592344 -0.618704 -0.031483
wb_dma_rf/wire_ch5_csr -0.072700 -0.819703 -1.287129 1.346651 1.042004 0.373937 -0.506600 0.580446 -1.279952 -1.772994 2.075168 -2.482647 2.098427 1.294912 0.637882 1.953301 3.749394 1.097346 -3.736509 2.474949
wb_dma_ch_rf/wire_ch_am1_we -0.077422 0.790618 0.480374 0.491273 -0.506495 0.383182 1.586214 0.299960 -0.168254 -3.694738 -0.301510 2.013154 1.742101 0.535576 -1.445893 -0.537130 1.482608 2.474305 -1.747852 -0.725746
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.736167 1.012545 1.749880 1.166710 0.033555 -0.253385 -0.350919 0.177171 -0.757634 -2.557936 0.815571 -0.408383 0.146290 0.815907 0.206515 -0.674699 -2.575140 -1.200698 0.257250 0.858563
wb_dma_ch_rf/always_2/if_1/if_1/block_1 2.717979 -4.004859 0.477040 1.438168 3.666278 2.275381 0.922305 -0.750119 -1.249943 -0.654437 -0.961991 2.272340 -2.181263 0.580540 -0.296224 -0.341583 0.957421 -1.708872 -0.571818 -2.052179
wb_dma_inc30r/wire_out -1.773671 -0.641616 0.777660 1.370696 2.156941 0.479560 2.610884 -3.072905 1.497495 -0.944969 4.304335 -2.770240 3.073891 1.013417 0.106584 -1.479050 2.294355 4.499982 -3.161647 -1.030828
wb_dma_ch_pri_enc/reg_pri_out 2.178941 0.560891 1.795756 0.656039 1.059776 -0.167169 0.608081 -0.829075 -1.156201 -1.033387 -1.526662 2.280895 -1.043177 -0.376864 1.129525 -1.497063 -1.691725 -2.026792 0.468818 0.178890
wb_dma/input_wb0_we_i -0.653991 1.896826 0.658398 -2.063606 -1.574041 -4.934042 -4.617271 1.929119 0.347866 6.125951 -0.892164 -1.601793 1.212581 0.049073 0.920632 -3.036889 -6.169603 -2.215230 0.450985 1.254144
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.968470 -0.082087 0.413674 0.435778 1.664940 -1.570279 2.145003 -1.989992 0.993865 -1.808200 3.591348 -0.419219 2.336357 1.992653 0.625443 -0.257032 3.893535 4.722842 -2.646799 0.247355
wb_dma_ch_rf/wire_ch_txsz_dewe 1.476471 2.330532 -2.144191 -2.824834 -2.656046 1.217132 -1.896228 -0.609702 -2.151613 1.734089 -1.554727 -1.474943 -2.725065 -2.075270 -0.114833 2.626384 -2.278986 2.126332 -0.038943 -0.661933
wb_dma_de/always_22/if_1/stmt_2 -1.299731 -0.362881 0.442180 2.361170 0.456500 -0.151418 -1.224060 -2.437118 -0.428462 0.409643 1.009716 -1.247139 -0.754964 4.705286 -2.555676 1.748827 0.159686 -1.920114 -3.241339 2.726810
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -0.985358 1.569746 0.483579 -1.168327 -1.749596 -0.868245 -1.194091 -0.446930 0.043823 3.113468 -2.362470 -0.633708 -0.339801 -0.789006 0.387340 -1.101922 -1.569281 0.461601 0.352181 -0.956918
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.297220 0.712942 1.984799 0.709493 1.121697 -0.287934 0.640337 -0.918651 -1.151164 -0.952809 -1.695545 2.428890 -1.046463 -0.355843 1.257672 -1.765670 -1.850144 -2.169288 0.420592 0.220513
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.045443 0.923452 0.470267 0.400910 -0.538075 0.398717 1.629198 0.127872 -0.231177 -3.647449 -0.478591 2.135982 1.710750 0.539861 -1.445721 -0.590424 1.560291 2.602041 -1.785109 -0.775054
wb_dma_ch_sel/assign_149_req_p0/expr_1 -1.856466 1.319743 -0.332653 -1.415216 -2.223236 -0.629928 -1.219968 -0.562403 -1.075194 3.389488 -3.619295 0.608957 -0.297617 -0.040898 0.310905 -0.452024 3.177147 -0.417547 -0.493426 -0.349562
wb_dma/wire_de_ack 5.730867 -1.831777 -0.510380 -0.533963 -1.019500 -0.515120 0.907766 1.067986 1.090237 1.216360 -1.531822 4.705647 -0.940225 -0.577650 -0.036568 0.648873 2.245897 -2.111023 -1.246050 2.378865
wb_dma_wb_mast/always_1/if_1 -0.275705 -2.916870 -0.349311 0.929211 0.356371 -0.483880 -1.178439 3.785086 -1.209755 -2.727317 1.487113 -1.358477 1.065194 1.173279 -0.940229 2.751002 1.986936 -0.781044 -5.264575 2.889852
wb_dma_wb_if/wire_wb_cyc_o -0.675059 1.028062 1.728590 1.130818 0.070627 -0.263714 -0.317288 0.109984 -0.749149 -2.442865 0.770692 -0.385973 0.141461 0.760323 0.211250 -0.722717 -2.535780 -1.198059 0.238904 0.809055
wb_dma_ch_sel/assign_143_req_p0 -1.801767 1.295234 -0.467070 -1.458516 -2.240733 -0.563821 -1.257901 -0.529683 -1.130364 3.375063 -3.614002 0.548487 -0.284398 -0.110810 0.259703 -0.422480 3.125638 -0.369056 -0.429202 -0.391920
wb_dma_wb_mast/wire_mast_err 0.104411 0.628528 2.546079 -0.436711 -0.416095 -2.646991 1.459521 -2.638717 -0.367703 2.619184 -4.053916 1.531562 -0.842958 -0.258836 1.709601 -2.965425 0.041126 -0.868706 -0.165060 0.113607
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.380192 -0.639010 -0.502097 -1.202508 0.562767 0.692758 1.344832 -1.823567 -1.052300 0.782453 -1.910569 0.670910 -1.482542 -1.285259 0.096214 -0.353644 -0.110177 0.632033 0.747267 -1.793926
wb_dma/wire_slv0_dout -2.102504 3.145023 -1.171082 3.532520 -0.725343 0.741282 -6.319306 5.259206 2.478620 3.995177 1.819263 -1.910398 2.459332 0.918291 1.496974 2.360565 4.477073 -4.222363 -2.930777 5.252962
wb_dma_ch_sel/reg_am1 0.093507 1.647896 -0.093569 -0.055847 -0.083260 0.003034 1.211618 -1.734513 0.429394 -0.731466 -0.916907 2.101805 1.067372 0.723254 -1.073420 -0.641471 0.890451 2.673884 -0.103180 -1.501493
wb_dma_ch_sel/input_next_ch 2.493203 2.457044 1.029376 0.140105 -1.960128 -0.527685 -0.106408 -1.473117 -1.038843 -1.882433 -1.958167 4.151101 -1.198235 1.949549 -0.628170 1.140439 0.891192 1.760664 -2.457175 1.402068
wb_dma_de/always_9 -0.085685 2.085181 -1.383386 -0.823862 -1.798976 0.974242 -1.632033 -0.817511 -2.189190 0.138259 0.253726 -3.532178 -1.482723 -0.444098 -0.039984 3.184495 -0.539909 2.617698 -2.995768 1.284173
wb_dma_de/always_8 -0.788591 2.675674 1.979638 0.108560 -0.221324 -0.026043 -1.288177 -2.348638 -3.252579 -0.632453 -2.367164 -0.078862 -2.730773 0.783996 1.571099 0.181625 -1.231459 0.737390 -1.316133 -0.228476
wb_dma_wb_mast/always_1/if_1/cond -0.058974 -3.111225 -0.352082 0.868704 0.501552 -0.636670 -1.050233 3.903728 -0.963738 -2.649903 1.541104 -1.141437 1.094080 1.167268 -0.862942 2.704537 2.019499 -0.760991 -5.088790 2.882615
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.298077 0.316074 0.848135 -0.548109 -3.223852 -1.208531 0.271476 -1.217387 1.324863 4.986107 -2.234550 -3.860748 2.974261 -1.032153 -0.410172 -3.075968 0.036628 0.225096 -2.159849 0.081108
wb_dma_rf/always_1/case_1/stmt_12 0.525671 -1.924341 -1.134372 1.194929 2.168549 2.038829 -0.592803 0.828005 -1.154654 -3.342235 0.957561 -0.338139 -0.515553 1.414097 0.695974 3.852870 1.089582 -0.114815 -0.443969 1.286621
wb_dma_rf/always_1/case_1/stmt_13 -0.202884 -0.506666 0.825934 0.515861 -0.583391 0.472093 0.650944 1.684437 -0.600691 -3.258982 0.368511 0.371351 0.699169 -0.134209 -0.469494 -0.114594 0.889245 0.345170 -1.804866 0.496272
wb_dma_de/always_3 -1.240296 1.490868 -0.115049 1.706127 -0.258348 3.580073 1.104539 -1.730294 0.575428 -0.084009 -0.098095 -1.838564 3.924023 -0.679404 -2.853644 -2.702252 -0.514365 0.986330 -1.364846 -2.847922
wb_dma_de/always_2 -3.099049 0.116022 1.600212 0.909521 1.153384 -3.721339 1.798209 -0.793436 2.658184 0.014540 1.676761 1.933521 1.643446 2.749284 1.688278 -0.282857 6.050584 3.686973 -2.316964 1.353664
wb_dma_de/always_5 -0.147126 1.578479 0.315688 -0.908872 -0.181860 0.332951 -0.912729 -2.603588 -2.631498 1.692862 -3.064674 0.113331 -2.880594 0.080330 1.338621 1.002983 1.387294 2.025871 -1.722613 -1.005558
wb_dma_de/always_4 -0.890072 2.543857 2.048310 0.170053 -0.104931 0.015607 -1.096017 -2.500772 -3.309248 -0.803909 -2.308530 -0.301536 -2.673126 0.814587 1.497896 0.176895 -1.259121 0.802260 -1.331660 -0.287377
wb_dma_de/always_7 1.039824 1.504491 -1.878471 -1.915541 -1.262221 1.637399 -0.372456 -2.586522 -3.238037 0.762582 -1.497311 -3.013417 -2.946913 -1.604874 0.025920 2.958885 -0.576124 3.345164 -2.271456 -0.432976
wb_dma_de/always_6 0.948428 4.241296 0.502590 1.692763 -0.396222 4.271426 -0.601552 -2.119324 -3.264884 -2.315598 -1.108187 -0.690792 -1.944086 -1.284694 -0.211621 1.115275 -0.895701 -0.771209 -2.345879 0.435619
wb_dma_ch_sel/input_ch3_txsz 3.033614 -0.500213 0.075434 -0.559838 1.062794 0.092508 1.047824 -1.094228 -0.387592 1.647258 -2.445145 2.759696 -1.218719 -1.247594 0.982159 -0.920047 0.925842 -0.826840 0.207013 -0.722025
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.459772 1.349170 -0.457307 -0.266430 -0.894755 0.537242 -2.126452 0.757119 -1.182930 -1.769305 1.272780 -0.229661 -1.153311 1.478148 -0.108523 2.387128 0.252329 1.083448 0.037570 0.313478
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.680777 1.055009 1.770264 1.138236 0.072125 -0.299587 -0.352734 0.147260 -0.756390 -2.530216 0.736090 -0.360110 0.098010 0.768520 0.242801 -0.743622 -2.672195 -1.259293 0.307590 0.815930
wb_dma_ch_rf/always_11/if_1 -1.011136 1.086043 1.949539 -0.217027 0.280581 0.020345 1.376643 -4.074339 -2.806598 0.271964 -3.142253 -2.125185 -1.852613 -0.761174 0.781627 -1.778742 -2.456655 1.142009 -0.892869 -1.560643
wb_dma_ch_sel/assign_147_req_p0/expr_1 -1.803027 1.255683 -0.471928 -1.369285 -2.220654 -0.530837 -1.199933 -0.460048 -1.079331 3.322536 -3.551588 0.499561 -0.175389 -0.107692 0.257039 -0.382837 3.291246 -0.393293 -0.572392 -0.261716
wb_dma_ch_sel/always_45/case_1/cond -2.018304 -0.087765 -0.855927 1.595433 0.833562 3.650382 -0.222522 0.489064 -0.846614 -0.782140 0.218809 -1.901923 1.725451 -0.830576 -1.893505 -1.061815 0.477326 -2.377562 0.193328 -1.630777
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.329850 0.550762 -0.605324 0.282179 -1.010135 1.114375 -0.772799 1.184056 -0.372722 0.341727 -0.514019 -1.152056 1.818269 -0.615753 -1.091499 -0.839681 0.305371 -1.770707 -0.119760 -0.045898
wb_dma_de/assign_68_de_txsz 1.165790 3.656969 -1.474417 -1.261093 -2.692512 2.631711 -0.411363 -2.498457 -2.871710 0.346686 -2.095321 -1.670541 -2.371621 -1.924798 -0.355748 2.768985 0.565567 2.529983 -2.919417 0.445716
wb_dma_de/always_23/block_1/case_1/block_10/if_2 4.991762 1.200847 -1.290397 -1.010784 -1.992572 -0.004084 1.348225 0.432974 1.579383 2.246430 -1.901798 4.037548 0.261014 -2.490155 0.139837 0.029561 2.392476 -1.902046 -0.348109 2.236873
wb_dma_ch_rf/always_20/if_1 -3.420266 -1.676101 1.931172 0.846305 1.389202 -3.966471 1.009106 0.596633 2.664630 0.658060 2.851352 -0.036429 0.875213 2.222217 2.797452 -0.017076 5.167855 1.611261 -1.862975 2.365763
wb_dma/input_wb0s_data_i -0.065969 -2.978039 -0.381737 0.956395 0.317768 -0.488461 -1.156662 3.793568 -1.143994 -2.730421 1.592810 -1.363118 1.051728 1.221492 -0.944892 2.884109 2.081619 -0.805940 -5.337433 3.118201
wb_dma_de/reg_dma_done_d 2.323161 1.094733 1.208001 0.096218 -2.060421 -0.602656 -1.186054 -0.124142 -1.592699 -0.921158 -1.445469 2.052389 -2.280919 1.165197 0.489550 1.662351 0.258723 -0.689189 -2.553811 2.822267
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.373922 -0.659558 -0.026634 -0.878117 -1.166838 -2.075856 0.378560 0.780695 1.807119 1.483281 -0.308302 1.704957 0.705004 0.438623 0.071722 -0.596352 1.475339 -0.675228 1.364685 0.745109
wb_dma_wb_slv/assign_1_rf_sel -4.424337 -1.465623 0.419199 -0.541076 -5.515550 -0.688522 -0.161853 3.542997 -0.677992 -1.314402 -1.482690 -2.310985 -0.231668 -0.876419 -2.368841 0.366415 0.726804 -4.199191 0.136253 1.694933
wb_dma_ch_rf/assign_23_ch_csr_dewe 6.679097 -3.003864 -0.028199 -0.438827 1.920724 -0.572050 -0.474830 -0.379373 -1.290242 3.867860 -2.341340 -0.459776 -2.403276 -1.744660 1.228012 0.233904 -2.413369 0.323624 -5.024010 0.791536
wb_dma_de/always_4/if_1/if_1/cond -0.732687 2.606186 2.082289 0.200223 -0.073367 0.014368 -1.110638 -2.524851 -3.319154 -0.720832 -2.427145 -0.159220 -2.731533 0.738613 1.569323 0.120568 -1.234818 0.713064 -1.373893 -0.216055
wb_dma_ch_sel/assign_376_gnt_p1 -0.713265 1.080226 1.764773 1.158860 0.071455 -0.276963 -0.398025 0.176939 -0.773509 -2.592309 0.761784 -0.339098 0.088915 0.791891 0.244709 -0.735754 -2.689754 -1.241289 0.356229 0.832573
wb_dma_de/wire_wr_ack 1.819309 2.696389 0.438092 -0.113677 -0.698537 0.769978 -1.095885 -1.618475 -3.218804 -0.940944 -1.129408 -1.383015 -2.454096 -0.694778 1.119609 1.691690 -2.254837 0.661348 -2.513635 1.465768
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 4.109083 -0.566532 -2.161106 -1.474024 0.000533 1.516614 1.513934 -1.111925 -1.044216 0.590310 -0.704152 -0.653523 -1.223226 -2.847107 -0.344279 1.271154 -0.977340 0.631004 -0.563663 -0.074038
wb_dma_ch_arb/always_1 1.173555 -3.268309 2.512287 2.169621 0.407105 1.554599 4.342572 -2.612059 1.022613 0.625869 -0.600266 -1.253689 3.440009 -1.014880 -1.124656 -4.440113 1.439034 -1.072214 -4.475810 -0.575751
wb_dma_ch_arb/always_2 1.450853 -3.266168 2.694031 2.291006 0.582202 1.495748 4.297865 -2.628445 0.987415 0.560424 -0.628847 -1.091831 3.344186 -0.956622 -0.987589 -4.505932 1.275215 -1.216428 -4.536074 -0.546623
wb_dma/wire_ch0_txsz 2.854670 3.787230 -0.989055 -0.643394 -2.089259 2.165456 -0.742990 -1.740860 -2.270301 1.127542 -2.621132 0.414463 -2.173280 -1.898478 0.513245 2.274502 1.420629 1.144591 -3.368301 1.337733
wb_dma_de/always_19 -0.463819 -0.805854 1.898367 -0.320199 -2.065269 -1.884883 4.127146 -2.922347 2.413080 -0.827382 0.253048 1.417678 1.781865 1.264590 -1.972350 -1.968435 0.380202 1.749779 -1.156826 0.257909
wb_dma_de/always_18 -0.203511 0.474633 -4.626760 0.200521 0.463632 1.540781 -0.481091 0.423885 -1.720044 1.654285 -0.854317 -2.990513 2.349265 -1.224185 -1.721654 0.834437 3.268007 -4.074969 0.303101 1.904278
wb_dma_de/always_15 2.572613 1.712231 -1.335765 -1.320061 -0.815420 0.961852 -0.747624 -1.798768 -2.488747 1.689103 -2.050703 -0.866449 -2.607270 -1.567890 0.923452 2.342317 0.311940 1.879759 -2.644692 0.507109
wb_dma_de/always_14 0.113790 0.614451 2.578842 -0.370694 -0.463817 -2.725382 1.382090 -2.457878 -0.329021 2.479040 -3.902009 1.580070 -0.794930 -0.174421 1.722311 -2.887771 -0.043715 -0.981901 -0.096929 0.272713
wb_dma_de/always_11 -1.330657 0.546160 -0.627570 0.319615 -0.998118 1.134644 -0.788869 1.225457 -0.357387 0.278470 -0.442268 -1.162368 1.835910 -0.590462 -1.073101 -0.816147 0.323945 -1.756853 -0.201530 0.015727
wb_dma_de/always_13 2.230511 2.368317 1.036999 0.155780 -1.977381 -0.645764 0.086646 -1.624225 -1.022054 -1.733126 -2.001788 3.886497 -1.087492 1.953422 -0.526376 1.037809 1.226059 1.911647 -2.656025 1.415007
wb_dma_de/always_12 -0.876357 2.681501 2.044561 0.147465 -0.218523 -0.020340 -1.280782 -2.430682 -3.300262 -0.632765 -2.411373 -0.165626 -2.719247 0.832383 1.554881 0.195384 -1.200098 0.816302 -1.416838 -0.224518
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -3.246997 3.899959 3.831162 0.090394 -4.175269 -3.305992 -4.325603 4.213192 0.547698 0.031103 -1.001391 3.715762 -1.468289 1.537786 1.603841 -1.670318 0.268627 -2.449618 0.390145 2.035707
wb_dma_ch_sel/assign_155_req_p0/expr_1 -1.627673 1.313930 -0.387857 -1.464703 -2.111976 -0.652577 -1.102235 -0.645902 -1.128078 3.374722 -3.754265 0.768375 -0.316265 -0.112508 0.320203 -0.537083 3.136945 -0.402518 -0.458953 -0.372530
wb_dma_ch_pri_enc/wire_pri13_out 2.166086 0.558527 1.824801 0.675157 1.073418 -0.220460 0.649028 -0.870269 -1.079014 -0.907335 -1.539732 2.262465 -0.978553 -0.357703 1.188629 -1.582136 -1.650838 -2.024883 0.433774 0.144460
wb_dma_de/reg_read_r 2.687793 1.589536 -1.308547 -1.174990 -0.763221 1.025089 -0.621524 -1.818332 -2.442762 1.658966 -2.016064 -0.966869 -2.526656 -1.587238 0.920834 2.334166 0.470537 1.780694 -2.890021 0.719359
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.175594 1.381374 1.033146 0.247357 0.168553 0.167631 1.059188 -2.467003 -2.109296 0.785797 -2.473650 -1.183575 -1.293835 -2.115610 1.263851 -0.798881 -2.481162 -0.458085 -2.651651 1.200976
wb_dma/assign_9_slv0_pt_in -0.028952 -1.607040 -0.143761 0.811359 -1.391244 0.459661 1.258153 1.320238 -1.492849 -3.314143 0.144674 -1.306881 -0.712182 -0.592584 -1.240680 2.004730 0.812441 -1.951448 -2.091442 2.112869
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 5.001749 1.206611 -1.115372 -0.996186 -2.004232 -0.193762 1.413006 0.445052 1.707243 2.369846 -2.076715 4.400358 0.282550 -2.431440 0.271599 -0.160854 2.508858 -2.110033 -0.209287 2.312515
wb_dma_ch_rf/always_17/if_1/block_1 1.138804 4.064480 0.229724 1.597735 -0.329426 4.349275 -0.446003 -2.136997 -3.131000 -2.116468 -0.990046 -0.776680 -1.810780 -1.463870 -0.260060 1.146958 -0.706900 -0.704727 -2.428268 0.384030
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.771049 -1.166654 -0.682852 2.437122 1.204779 0.283435 2.281463 -4.788010 0.558945 -0.103294 1.535970 -2.092172 2.208581 3.989403 -1.448068 1.775647 2.531159 -1.781667 -1.513131 3.536200
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -0.096728 1.488752 0.307502 -0.921902 -0.215717 0.296605 -0.841221 -2.431040 -2.458615 1.794677 -2.988822 0.199817 -2.769690 0.010456 1.310078 0.942928 1.462089 1.894016 -1.663399 -0.981909
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.268439 -0.146659 -0.929000 -1.397536 1.214085 -2.484382 -1.677301 -0.651758 -0.463276 2.448006 1.151847 -0.976353 -0.792356 1.016941 0.844638 0.398606 -1.430859 1.081297 -0.072321 0.427639
wb_dma_ch_pri_enc/wire_pri2_out 2.189181 0.501226 1.717794 0.597264 1.075362 -0.172234 0.667987 -0.874930 -1.029529 -0.844325 -1.528460 2.270558 -0.997529 -0.388183 1.144404 -1.504153 -1.494736 -1.942793 0.441876 0.153055
wb_dma_de/always_11/stmt_1 -1.380345 0.586233 -0.651072 0.326908 -1.034219 1.103759 -0.881167 1.249509 -0.404154 0.317425 -0.492548 -1.207749 1.857791 -0.554565 -1.108110 -0.829192 0.325306 -1.847885 -0.159257 0.008030
wb_dma_ch_rf/wire_ch_adr1_we -1.972339 -0.118784 -0.914051 1.679083 0.870069 3.854427 -0.182345 0.584379 -0.891336 -0.878556 0.258016 -1.919847 1.784969 -0.873144 -2.000139 -1.115889 0.507529 -2.526878 0.157158 -1.639575
wb_dma_ch_sel_checker/input_ch_sel 1.686380 0.156761 0.564492 0.644799 0.483402 -0.597757 -0.329618 0.721136 0.691787 0.923358 -0.608779 2.154314 0.281132 0.038753 0.923808 -0.607330 0.966717 -1.456149 -0.515318 1.007563
wb_dma_ch_sel/input_ch1_adr1 -0.779663 -0.585449 -0.274747 1.285091 1.797599 2.625185 0.543108 -0.591945 -0.472623 -1.112862 0.762969 -0.893364 0.023176 -0.270341 -0.917159 -0.283476 0.148510 -0.675626 0.352897 -1.622398
wb_dma/wire_slv0_pt_in -0.291996 -1.488833 -0.179542 0.754291 -1.468103 0.433830 1.029576 1.367815 -1.267093 -3.085268 0.334784 -1.542940 -0.477278 -0.498481 -1.247493 1.856681 0.593658 -1.931868 -1.851960 2.046222
wb_dma_rf/always_2/if_1/if_1/cond -1.522293 -0.707905 4.133321 0.128470 -1.334086 -2.743911 -2.094216 1.697573 -1.647517 -1.034657 -2.056384 3.744987 -4.199779 2.429283 1.509862 -1.140478 1.744670 -0.987184 -1.572197 0.499411
wb_dma_pri_enc_sub/reg_pri_out_d 2.262978 0.578843 1.876441 0.649903 1.141407 -0.266580 0.638532 -0.905678 -1.086350 -0.852754 -1.609375 2.419797 -1.003543 -0.391315 1.207228 -1.621331 -1.604283 -2.062586 0.413475 0.161440
wb_dma_ch_pri_enc/always_4/case_1 2.198838 0.642500 1.926573 0.619933 1.086828 -0.241479 0.686700 -1.004293 -1.137853 -0.902808 -1.671684 2.375473 -1.109229 -0.415194 1.184606 -1.713505 -1.824736 -2.041101 0.519779 0.091934
wb_dma_ch_pri_enc/wire_pri29_out 2.249572 0.521413 1.743672 0.573566 1.108281 -0.194042 0.670763 -0.920180 -1.103683 -0.794242 -1.635885 2.377164 -1.062541 -0.456817 1.171606 -1.565301 -1.606471 -1.967761 0.504249 0.070615
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 5.719080 -0.392518 -1.554993 -0.775179 0.494898 0.886492 1.128840 -0.254678 -0.336463 1.388491 -1.167302 1.451672 -0.904922 -2.747104 0.547727 0.658127 -0.067796 -0.912367 -1.104549 1.028420
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.823919 4.234872 0.481198 1.803475 -0.313725 4.418614 -0.506048 -2.195524 -3.173616 -2.237038 -0.998788 -0.815987 -1.731356 -1.317961 -0.239770 0.965674 -0.765366 -0.838180 -2.423767 0.375220
wb_dma_de/wire_read_hold -0.673327 1.100812 1.830058 1.126983 0.073526 -0.293699 -0.355177 0.121886 -0.776838 -2.574417 0.694827 -0.299649 0.098001 0.794369 0.270902 -0.790773 -2.765579 -1.282347 0.373366 0.818899
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -2.128275 -0.072601 -0.916892 1.637659 0.875335 3.824380 -0.177483 0.553836 -0.859816 -0.803968 0.297537 -1.981414 1.854482 -0.887039 -2.003184 -1.167608 0.557377 -2.472238 0.218451 -1.718679
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.361149 -0.643773 -0.474127 -1.201426 0.544211 0.681377 1.378143 -1.816920 -1.055096 0.749674 -1.900860 0.680577 -1.492160 -1.304527 0.062093 -0.308543 -0.081352 0.639195 0.762039 -1.762280
wb_dma_ch_rf/wire_sw_pointer 0.625152 1.989990 0.653350 0.587712 -3.073258 0.796482 -0.261013 1.414923 -1.582518 -3.951690 -1.806781 2.700420 1.488842 1.067166 -2.156700 0.103551 1.671732 0.650065 -3.513815 1.242620
wb_dma/wire_slv0_din -6.283350 -0.636977 3.676096 6.326638 -0.032891 0.060463 -1.662955 2.124561 1.689117 -3.790200 1.942383 -3.559861 -1.428570 4.894228 1.166718 5.138386 0.907292 -0.476017 -1.993104 4.328065
wb_dma_ch_rf/input_dma_err 0.307180 0.669056 2.542457 -0.424506 -0.375490 -2.519856 1.416417 -2.549376 -0.461039 2.389582 -4.012794 1.653067 -0.966870 -0.293131 1.721145 -2.887951 -0.232561 -0.969860 -0.043460 0.116730
wb_dma_ch_sel/assign_158_req_p1 -0.808548 1.085186 1.770141 1.190819 0.051869 -0.291404 -0.398003 0.178003 -0.753061 -2.590326 0.855330 -0.427396 0.155266 0.834791 0.239116 -0.692641 -2.652193 -1.255505 0.263084 0.892363
wb_dma_ch_rf/assign_17_ch_am1_we 0.018580 0.927523 0.487691 0.492497 -0.473842 0.481670 1.630189 0.208979 -0.167282 -3.732580 -0.383670 2.172199 1.761214 0.467546 -1.477888 -0.588896 1.526062 2.585255 -1.765245 -0.769089
wb_dma_ch_rf/assign_7_pointer_s -0.050778 -0.827792 -1.069567 0.591053 0.935228 0.655379 0.409011 1.557388 -0.280817 -2.030818 2.549126 -0.888692 0.332867 -0.697622 -0.168365 0.505541 2.055118 -0.120500 -1.542633 1.123772
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 2.132383 0.569495 1.815846 0.640121 1.079360 -0.165309 0.625730 -0.919639 -1.134640 -0.936857 -1.540925 2.220773 -1.007546 -0.354191 1.128710 -1.569085 -1.672627 -1.998711 0.436672 0.162100
wb_dma_wb_slv/always_5/stmt_1 -2.687348 1.423278 -0.199412 -1.741399 -3.824411 -1.879670 -1.563735 1.492599 1.528772 4.907893 -3.090896 -0.125914 2.114509 -0.916370 -0.580723 -2.510314 0.260978 -1.888989 1.632885 -0.299059
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.704222 1.054663 1.739614 1.145287 0.057854 -0.251030 -0.373996 0.146124 -0.762035 -2.513369 0.774842 -0.363160 0.106391 0.792869 0.219411 -0.704531 -2.552148 -1.229136 0.265906 0.823779
wb_dma_ch_rf/input_dma_rest 1.037012 -3.199863 0.701623 0.555554 1.097254 -0.520865 -0.507194 0.819542 -0.422877 -1.032851 0.513598 0.811645 -1.177416 1.953508 -0.190293 0.752307 0.024439 -0.230021 -1.079648 0.246071
wb_dma_ch_sel/input_de_ack 5.847403 -1.927169 -0.481677 -0.327025 -0.903274 -0.518580 0.826216 1.278333 1.164568 1.108354 -1.348885 4.757870 -0.866666 -0.486614 -0.053055 0.735035 2.376080 -2.215223 -1.455921 2.592813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.244490 0.357839 0.867961 -0.506091 -3.215173 -1.179987 0.262466 -1.266094 1.290374 4.911700 -2.186426 -3.771183 2.936979 -1.014787 -0.369638 -2.987883 0.092947 0.280197 -2.224297 0.168160
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -0.299796 0.039996 0.211516 -1.353355 0.222087 0.284256 1.716697 -4.240319 -2.058775 2.806335 -3.981345 -1.722769 -1.988966 -1.533291 0.559434 -1.041859 0.193875 2.378719 -1.249987 -2.423548
wb_dma_ch_sel/reg_valid_sel -0.372046 5.254094 -0.888924 0.850358 -3.574821 1.600749 -0.715563 -1.078200 -1.064724 -2.294355 -2.696613 1.738998 2.484831 1.316973 -2.434517 1.896693 0.179859 -1.021103 -0.908268 2.659769
wb_dma_de/assign_63_chunk_cnt_is_0_d -0.778319 2.547705 2.010643 0.102079 -0.119433 -0.053282 -1.122715 -2.479908 -3.279293 -0.610639 -2.427103 -0.129507 -2.720147 0.711388 1.553825 0.127479 -1.239403 0.848850 -1.253117 -0.320781
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.951500 2.072518 0.148602 1.088242 1.133280 3.229185 -0.486189 -2.272954 -3.514929 -1.724598 -0.534172 -2.080202 -2.376343 -1.031865 0.275184 1.164112 -1.904865 -0.017426 -1.951350 -0.372226
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.024416 -0.796889 -1.019286 0.518260 0.902949 0.567916 0.370452 1.507998 -0.361657 -1.998080 2.461339 -0.863732 0.135230 -0.738004 -0.112267 0.467844 1.969245 -0.120941 -1.582017 1.155219
wb_dma_wb_mast/always_4/stmt_1 -0.731591 1.063603 1.754809 1.132828 0.063738 -0.298097 -0.348565 0.114972 -0.745522 -2.499233 0.748643 -0.364768 0.130956 0.785494 0.220262 -0.764314 -2.611655 -1.216091 0.260242 0.804958
wb_dma_ch_sel/assign_375_gnt_p0 1.733174 -4.329034 1.132288 1.504550 0.354253 1.946839 4.432411 -2.387130 1.648158 2.192043 -0.775368 -1.086225 3.285237 -1.381089 -1.330950 -3.458612 3.739653 -0.081770 -5.150013 -0.914104
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.707209 1.055887 1.738872 1.100467 0.022699 -0.288275 -0.368409 0.101571 -0.739282 -2.403014 0.718975 -0.380253 0.176418 0.796803 0.223865 -0.761254 -2.492675 -1.182368 0.224718 0.852738
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.402535 0.307820 0.815286 -0.482554 -3.193518 -1.177688 0.298322 -1.197473 1.362606 4.895302 -2.155041 -3.830588 2.977527 -1.015773 -0.415818 -3.015459 0.218390 0.215651 -2.135755 0.109082
wb_dma/inst_u2 -1.302773 -0.475775 0.281105 1.792667 0.544793 -0.074710 -0.485333 -1.769757 -0.015940 -0.072146 2.225215 -1.066641 0.042046 3.451492 -1.145220 1.163832 1.879581 -1.584972 -2.494820 2.587410
wb_dma/inst_u1 -1.304752 -1.735004 0.093967 1.559462 -0.638846 0.580449 -0.620604 -0.682434 -1.045806 -2.242104 2.708866 -1.901067 0.489164 3.604661 -0.470500 2.562784 3.303759 -0.673310 -2.978313 3.228700
wb_dma/inst_u0 -1.887188 -1.049532 0.298344 2.904356 -0.273819 1.702326 -0.916763 1.800089 -0.794703 -3.474298 4.276728 -3.122694 0.636065 1.781183 0.251056 2.123486 4.034873 -0.799907 -4.136980 3.631486
wb_dma/inst_u4 0.625783 -1.933518 0.749296 -0.031206 -1.526665 1.254807 0.767301 0.955328 -1.929504 -3.239538 0.564747 -4.214523 2.111609 -1.657247 0.818280 0.203285 -0.263141 -1.786726 -3.568115 3.611527
wb_dma_ch_rf/assign_2_ch_adr1 -1.925547 1.704747 -1.073643 1.699059 0.672860 5.392256 -0.889313 1.710990 -1.827373 -2.718989 0.971708 -1.355270 1.650437 -1.876819 -2.374362 -1.091914 1.651322 -3.499039 -1.134138 -1.005962
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.557342 -1.703092 0.630245 -0.315606 1.164124 0.270879 2.300930 -0.121826 -0.272596 -0.103473 -0.820363 1.763599 -0.813739 -2.093238 1.977704 -1.017073 2.806554 -1.413228 0.345919 -0.137184
wb_dma_de/wire_de_csr 6.501660 -3.438200 -0.858112 -0.191817 1.526833 0.443384 0.685827 0.510651 -0.761272 0.368395 -0.687125 2.110768 -1.998404 -0.841863 0.348518 1.359025 0.055021 -1.132160 -2.180521 1.243098
wb_dma_ch_sel/always_40/case_1/stmt_1 2.091170 -1.115349 -0.153166 0.882823 2.931553 2.835789 1.641052 -1.662008 -0.776900 0.429156 -1.554357 1.826968 -1.081341 -1.477381 0.000488 -1.234415 1.109932 -1.553714 0.589647 -2.441783
wb_dma_ch_sel/always_40/case_1/stmt_2 2.899255 -0.486492 0.051756 -0.503921 1.033894 0.087251 1.016097 -1.033808 -0.343304 1.597727 -2.340009 2.685939 -1.155070 -1.161658 0.968022 -0.873775 0.910997 -0.783922 0.214058 -0.730878
wb_dma_ch_sel/always_40/case_1/stmt_3 1.646943 0.207224 0.569105 0.629206 0.483954 -0.635679 -0.383550 0.789362 0.733882 0.886771 -0.572748 2.139077 0.319058 0.059160 0.914096 -0.617898 0.930102 -1.504071 -0.482628 1.064661
wb_dma_ch_sel/always_40/case_1/stmt_4 3.933024 -3.604651 0.782728 0.080000 2.075746 -0.363893 0.538265 -0.236510 -0.842309 0.461028 -1.837432 3.435776 -2.349012 0.751842 0.718229 -0.040843 0.905296 -1.061734 -0.933128 -0.396423
wb_dma_pri_enc_sub 2.304982 0.540068 1.749491 0.593282 1.122700 -0.246710 0.664482 -0.878374 -1.032255 -0.723440 -1.638536 2.409023 -0.989169 -0.419620 1.202017 -1.594941 -1.563934 -2.007172 0.471126 0.127766
wb_dma_ch_rf/reg_ch_am1_r 0.000726 0.839878 0.447049 0.453729 -0.477478 0.387553 1.671958 0.107051 -0.202719 -3.545723 -0.462642 1.984205 1.763388 0.464502 -1.439206 -0.592397 1.614565 2.608835 -1.961461 -0.731120
wb_dma_de/assign_72_dma_err 0.105483 0.647662 2.504495 -0.414935 -0.474000 -2.628829 1.283412 -2.465319 -0.377552 2.491564 -3.857184 1.444793 -0.792434 -0.201136 1.705414 -2.822493 -0.081674 -0.917971 -0.181066 0.242476
wb_dma_de/reg_ptr_adr_low 1.171159 -0.061484 -4.169979 -0.059660 1.446182 0.466706 0.274669 -0.660421 -1.306274 1.360106 -0.350080 -1.872470 0.602651 -0.746119 -0.682333 1.710191 3.025143 -2.392732 0.445717 2.006013
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.632829 -1.674370 0.571040 -0.294591 1.198773 0.371015 2.303136 -0.201742 -0.328196 -0.082385 -0.875842 1.667954 -0.842315 -2.137622 1.917460 -0.977005 2.751154 -1.378363 0.252116 -0.205573
wb_dma_de/reg_state -1.327438 -0.454318 0.613053 2.137682 0.200282 -0.048627 -0.893602 -2.595586 -0.285049 0.438611 0.808506 -0.983169 -0.685770 4.475998 -2.593080 1.328598 0.029252 -1.745492 -2.976804 2.260736
wb_dma_ch_rf/always_26/if_1 0.752715 1.734925 0.693142 0.694536 -2.875572 0.750085 -0.139188 1.316545 -1.675835 -3.999266 -1.660716 2.558990 1.371169 1.030666 -1.985554 0.219923 1.688512 0.370937 -3.529287 1.485635
wb_dma_de/always_23/block_1/case_1/block_5/if_1 0.338438 -0.278875 2.657739 1.578140 3.966917 -1.986707 -0.894659 -2.695130 -2.700252 -2.311460 -0.063483 0.428134 -4.659154 4.000533 0.371736 2.275292 -3.798479 3.771043 -4.459311 0.127193
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 4.870295 1.036481 -1.180285 -0.980578 -1.945323 -0.105795 1.473921 0.407815 1.672341 2.200813 -1.918103 4.121025 0.266633 -2.406013 0.199914 -0.051747 2.574296 -1.945189 -0.320034 2.234599
wb_dma_ch_sel/assign_113_valid -0.612729 0.879512 0.265780 -1.799188 -1.322926 -1.740350 -0.439912 -1.869838 -0.890323 3.080605 -3.278891 1.665016 -2.225300 0.529642 1.392309 0.432276 2.815685 1.498461 -0.376957 -0.389669
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.409127 -0.633815 -0.039471 -0.926186 -1.171473 -2.150688 0.398852 0.784374 1.826242 1.582545 -0.339011 1.669448 0.713581 0.429059 0.079297 -0.634828 1.489068 -0.622859 1.399603 0.649758
wb_dma_inc30r/always_1 -0.593590 2.027837 0.228753 2.502751 1.111532 2.644375 0.911545 -2.052776 2.950324 0.693855 1.592000 -1.160082 4.635286 0.564398 -0.686634 -1.955008 1.685471 5.676832 -2.254309 -3.233430
wb_dma_de/always_23/block_1/case_1/cond -1.316023 -0.331977 0.393378 2.202516 0.210020 -0.196966 -1.018623 -2.714155 -0.321483 0.739190 0.665878 -1.159780 -0.759693 4.595948 -2.654006 1.650014 -0.064385 -1.914525 -2.959695 2.535264
wb_dma_ch_sel/assign_128_req_p0/expr_1 -2.213206 1.703166 -0.008664 -1.069598 -2.526576 1.927466 -1.080245 -2.726912 -2.474328 2.432242 -2.255217 -4.941094 -0.267639 -1.139537 -0.473844 -0.239597 -1.248827 2.506402 -2.508161 -1.890719
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -0.120818 1.528497 0.393208 -0.953046 -0.206787 0.213410 -0.803597 -2.584319 -2.482612 1.805561 -3.130698 0.274706 -2.851769 0.036075 1.339565 0.803840 1.327362 1.937868 -1.607033 -1.038914
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 3.000467 -0.501849 0.061850 -0.484448 1.082016 0.091532 1.054659 -1.070036 -0.366231 1.653479 -2.445936 2.777010 -1.183922 -1.227600 0.994196 -0.872786 0.967899 -0.824795 0.142301 -0.695889
wb_dma_de/always_9/stmt_1/expr_1/expr_1 0.962799 0.619549 -1.855866 0.209745 -0.048713 1.757107 -0.372289 -0.656494 -2.258978 -2.625961 2.220643 -2.844019 -1.196885 0.219333 -0.299507 4.097962 1.083142 2.246601 -3.380067 2.094579
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -1.465713 -2.074123 1.151229 0.542581 -0.125971 1.845887 3.050060 -1.721475 0.625231 3.338725 -1.889059 -2.955500 2.161111 -3.279803 0.497917 -4.157728 2.728884 -1.904704 -1.323515 -1.680387
wb_dma_ch_sel/assign_148_req_p0 -1.852323 1.391513 -0.465054 -1.409601 -2.274495 -0.542248 -1.348572 -0.412443 -1.174777 3.187252 -3.519437 0.501670 -0.289293 -0.045220 0.221892 -0.287135 3.150190 -0.420100 -0.541215 -0.271762
wb_dma/wire_ndr -0.290198 0.111344 0.314100 -1.323846 0.177552 0.222247 1.690876 -4.293386 -2.064238 2.895283 -4.068889 -1.732474 -1.999013 -1.560179 0.584995 -1.072527 0.208417 2.357172 -1.280427 -2.386489
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 3.033372 -0.480453 0.108337 -0.517366 1.065194 0.066263 1.026393 -1.033121 -0.350438 1.631635 -2.467546 2.831659 -1.215306 -1.222737 1.015994 -0.920331 0.913318 -0.891415 0.203182 -0.703028
wb_dma_pri_enc_sub/always_3/if_1/if_1 2.138361 0.575317 1.759277 0.632806 1.059032 -0.239147 0.548146 -0.800569 -1.039364 -0.829169 -1.484360 2.274206 -0.934632 -0.350877 1.167748 -1.546370 -1.540270 -1.983184 0.396220 0.218245
wb_dma_ch_sel/always_8/stmt_1/expr_1 3.625652 -3.613339 0.864685 0.126874 1.979941 -0.469243 0.318306 -0.103841 -0.738415 0.523946 -1.711714 3.319844 -2.287338 0.966885 0.678761 -0.052195 0.949842 -1.002771 -1.004794 -0.355634
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.737462 -2.318707 0.257609 0.968085 3.001148 2.957879 2.877968 -0.684613 -0.678015 -1.196176 -0.018194 0.800642 -0.704620 -2.428290 0.978650 -1.374634 2.899061 -2.068609 0.783846 -1.914056
wb_dma_rf/input_dma_done_all 2.464457 1.623165 -1.321312 -1.116292 -0.756858 1.038516 -0.711592 -1.765004 -2.452795 1.520371 -1.805457 -1.166585 -2.489419 -1.462310 0.908688 2.478473 0.528811 1.926062 -3.029799 0.825356
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.119236 -0.827461 -1.033763 0.506949 0.852950 0.579339 0.257890 1.477516 -0.355154 -2.031065 2.418340 -0.926437 0.150161 -0.533441 -0.130279 0.682856 1.795697 -0.101273 -1.392119 1.143965
wb_dma_de/assign_66_dma_done 2.346256 2.536436 1.058493 0.109208 -2.054830 -0.627328 0.146818 -1.705712 -0.942893 -1.687031 -2.152524 4.209332 -1.056711 1.942557 -0.647551 0.929467 1.184652 1.991290 -2.541850 1.277223
wb_dma/wire_ch4_csr 0.040497 -0.840386 -1.384615 1.519289 1.125588 0.584417 -0.579567 0.604612 -1.355573 -1.920260 2.103786 -2.548742 2.063823 1.293165 0.641604 2.141344 3.892754 1.031522 -3.850301 2.566302
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.707830 1.083476 1.798905 1.158359 0.071314 -0.270931 -0.375819 0.122279 -0.772020 -2.531662 0.763593 -0.334071 0.139199 0.806604 0.251588 -0.762834 -2.656925 -1.243692 0.314057 0.832786
wb_dma_ch_sel/input_ch3_csr 1.780045 0.669829 -2.315783 0.932610 -0.206119 -0.596075 -2.525864 1.680329 -0.753809 -0.465617 1.072848 -1.508256 2.979938 1.860976 0.655728 2.495554 3.076318 2.420805 -3.670875 2.952784
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.726908 -1.799483 0.615867 -0.293387 1.293117 0.368086 2.425597 -0.154846 -0.329938 -0.065075 -0.898029 1.842982 -0.881306 -2.201845 1.972638 -1.036654 2.888636 -1.477162 0.303234 -0.226817
wb_dma_de/wire_adr1_cnt_next 0.097503 0.994572 0.542070 1.277205 0.687890 2.433683 2.009283 -3.142260 1.094610 0.057162 0.169974 -0.835759 2.207102 -0.297134 -1.757311 -2.184629 -1.055615 2.914963 -1.092957 -3.175676
wb_dma/wire_de_adr0 -3.531096 -1.555881 1.946190 0.967314 1.371505 -4.088089 0.806268 0.678043 2.683644 0.744168 2.833267 -0.030841 0.726019 2.421429 2.853261 0.221356 5.334371 1.610320 -2.055813 2.643349
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.132193 0.631522 1.916553 0.689543 1.105879 -0.224631 0.644713 -0.895890 -1.145221 -0.982545 -1.555907 2.266229 -1.023025 -0.369270 1.198623 -1.627313 -1.737415 -2.048696 0.446936 0.172652
wb_dma_de/reg_adr0_cnt -3.093062 -0.003893 1.813066 0.998215 1.261181 -3.708692 2.024678 -0.802907 2.812135 -0.085512 1.694113 2.102870 1.616583 2.730794 1.741572 -0.373304 6.052239 3.610901 -2.186909 1.306914
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 2.157608 0.542766 1.777220 0.685666 1.120806 -0.162799 0.634090 -0.837151 -1.085590 -0.994853 -1.505285 2.271676 -1.015320 -0.346414 1.140669 -1.536533 -1.663274 -2.049864 0.466317 0.155144
wb_dma/wire_am0 0.272612 -0.177604 -0.917847 -1.436933 1.201447 -2.477251 -1.683331 -0.646451 -0.488608 2.424434 1.148037 -0.971587 -0.753266 1.009841 0.815025 0.376229 -1.428428 1.055532 -0.065335 0.414118
wb_dma/wire_am1 0.096054 1.724502 -0.129073 -0.046277 -0.093919 0.005376 1.215062 -1.752076 0.406752 -0.715021 -0.930943 2.188226 1.108170 0.722659 -1.121606 -0.669667 0.907072 2.686273 -0.117109 -1.509755
wb_dma_ch_sel/assign_137_req_p0/expr_1 -1.729783 1.222324 -0.457909 -1.364678 -2.160638 -0.639361 -1.155814 -0.477514 -1.073098 3.280169 -3.544544 0.678042 -0.224790 -0.041641 0.289958 -0.365722 3.349478 -0.475376 -0.525181 -0.195861
wb_dma_ch_sel/assign_140_req_p0/expr_1 -1.680536 1.248640 -0.404257 -1.389019 -2.104234 -0.512942 -1.116444 -0.606836 -1.229823 3.213470 -3.648139 0.645087 -0.395423 -0.116517 0.280842 -0.360404 3.164536 -0.409497 -0.507428 -0.340862
wb_dma_ch_rf/always_22/if_1/if_1 0.292639 -0.170884 -0.894619 -1.434363 1.207716 -2.485094 -1.653953 -0.731574 -0.547288 2.526753 1.072102 -1.020697 -0.813822 1.001487 0.843188 0.375126 -1.415541 1.064377 -0.122452 0.440592
wb_dma_de/assign_69_de_adr0 -3.370963 -1.634467 1.921233 0.964137 1.454574 -3.868713 0.880455 0.686287 2.668763 0.755380 2.866452 -0.066246 0.879751 2.206802 2.792484 0.041321 5.216136 1.593538 -2.003093 2.429823
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.924520 0.071993 0.617104 -1.147186 -1.470064 -2.464434 0.798727 -1.763913 0.733042 3.557598 -2.487240 -0.718249 0.126511 0.114015 0.567650 -1.332455 1.701199 1.155117 -0.597996 -0.005246
wb_dma_de/wire_mast0_go -0.735330 1.038296 1.748865 1.143605 0.041413 -0.244672 -0.349437 0.166355 -0.754736 -2.509428 0.837343 -0.367180 0.128800 0.782800 0.228596 -0.707962 -2.559259 -1.202936 0.277511 0.836968
wb_dma_wb_slv/input_slv_din -3.813622 -1.482181 1.570332 2.372380 -1.513269 -0.641494 0.809832 -0.571792 2.047741 -0.086765 4.110850 -5.663836 0.418900 1.550922 -0.433329 0.959483 -1.879659 0.098630 0.692940 1.226205
wb_dma_de/always_3/if_1/if_1 -1.164216 1.418048 -0.056059 1.724268 -0.182876 3.473126 1.194592 -1.869326 0.552918 -0.028404 -0.164862 -1.715853 3.743864 -0.639435 -2.747844 -2.720880 -0.474501 1.014118 -1.356393 -2.878002
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.797753 -1.807120 0.572194 -0.295136 1.304841 0.366989 2.369388 -0.111628 -0.309164 -0.124233 -0.899039 1.831950 -0.910252 -2.131897 1.925413 -1.027392 2.746800 -1.469639 0.347591 -0.225619
wb_dma_ch_sel/always_47/case_1 0.055359 1.539804 -0.153144 0.003349 -0.008382 0.033377 1.219179 -1.645672 0.451981 -0.781728 -0.761084 1.996448 1.153548 0.744607 -1.127116 -0.605232 0.844478 2.641702 -0.111574 -1.461220
wb_dma_ch_sel/assign_152_req_p0 -1.730154 1.257190 -0.368387 -1.337830 -2.152355 -0.556582 -1.225329 -0.438833 -1.092639 3.174698 -3.481389 0.659809 -0.258369 0.007258 0.277549 -0.375969 3.216224 -0.486925 -0.535302 -0.197890
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 5.013653 1.283803 -1.162980 -1.094085 -2.118032 -0.158168 1.439119 0.327383 1.574530 2.354874 -2.293741 4.374113 0.151726 -2.509867 0.204335 -0.127085 2.464278 -2.062332 -0.180646 2.250267
wb_dma_de/reg_de_adr0_we -0.349531 -0.632320 -0.043590 -0.883651 -1.151676 -2.073842 0.350188 0.790487 1.795902 1.501429 -0.315123 1.642321 0.701682 0.412634 0.080409 -0.593935 1.439395 -0.623109 1.334347 0.706006
wb_dma_ch_sel/assign_114_valid -0.471919 0.892258 0.257268 -1.725518 -1.306082 -1.708790 -0.574277 -1.691568 -0.805438 3.080872 -3.276449 1.769715 -2.126118 0.501932 1.400611 0.458913 2.866944 1.326575 -0.460502 -0.218217
wb_dma_ch_rf/assign_4_ch_am1 0.006586 0.794349 0.405059 0.476678 -0.475456 0.429977 1.683409 0.229392 -0.206127 -3.781851 -0.313684 1.976617 1.786660 0.532274 -1.507672 -0.486068 1.608338 2.616610 -1.860193 -0.736859
wb_dma_de/wire_dma_done_all 2.565669 1.583215 -1.240132 -1.227968 -0.772952 0.993492 -0.612227 -1.816031 -2.449293 1.678750 -2.033281 -0.911074 -2.517093 -1.564900 0.906783 2.291573 0.480780 1.812983 -2.798583 0.623909
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.286217 0.447273 0.845285 -0.513150 -3.302070 -1.124360 0.241252 -1.216048 1.285347 4.905381 -2.200560 -3.818141 2.946757 -1.055010 -0.430417 -2.947026 0.116788 0.236317 -2.196511 0.146267
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -0.232838 5.540453 -0.921808 0.834946 -3.712590 1.544864 -0.887743 -0.934234 -0.969994 -2.134952 -2.872609 1.996655 2.663206 1.272791 -2.418981 1.851842 0.140334 -1.179196 -0.885507 2.782722
wb_dma_wb_slv/input_wb_data_i -1.561023 2.087186 -0.865084 3.695862 -0.197297 0.384552 -5.385389 5.185645 3.063647 4.161423 1.422930 -2.058680 2.851632 0.421785 1.479030 1.708363 3.350440 -4.444098 -2.499936 5.039935
wb_dma_de/input_nd -0.243503 0.013303 0.271547 -1.297153 0.256757 0.314870 1.759309 -4.279770 -2.109479 2.753291 -3.986017 -1.708814 -2.002747 -1.537476 0.589869 -1.025512 0.179073 2.351948 -1.258912 -2.405732
wb_dma_ch_sel/assign_126_ch_sel -2.974395 -0.285973 3.761324 2.031705 -1.504475 0.327399 0.342009 -1.593076 0.473302 -1.846060 3.178266 -0.211620 -0.801357 3.297030 -0.035152 -0.505602 3.083173 0.765584 -3.825142 1.134299
wb_dma/wire_mast1_err 0.277756 0.532206 2.480589 -0.399330 -0.351650 -2.645886 1.464429 -2.574855 -0.395905 2.535156 -3.984127 1.605127 -0.876578 -0.241760 1.718131 -2.868351 0.149625 -0.942982 -0.265507 0.259173
wb_dma_de/wire_ptr_valid 2.723967 -3.984310 0.460082 1.500454 3.686851 2.242514 0.927345 -0.695880 -1.122091 -0.616004 -0.868563 2.303628 -2.049445 0.522371 -0.252261 -0.362532 1.144038 -1.723423 -0.662320 -1.967807
wb_dma/wire_ch_sel 1.678610 -3.792135 1.548702 -0.944212 -3.117479 -0.734731 -0.227601 1.033131 -0.373891 -1.802289 2.804113 2.734903 -4.644334 2.558280 -0.471046 2.273592 2.634611 -1.983045 -1.329344 2.577145
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.698504 -2.180613 0.287995 1.021524 2.910328 3.008934 2.837618 -0.780183 -0.807644 -1.200041 -0.079680 0.753825 -0.798012 -2.378911 0.973561 -1.289273 2.916934 -2.085164 0.590169 -1.806166
wb_dma_de/always_12/stmt_1/expr_1 -0.914204 2.626159 2.053243 0.264844 -0.154156 -0.051942 -1.263880 -2.359835 -3.242140 -0.733798 -2.253474 -0.333611 -2.666466 0.870600 1.565896 0.211420 -1.223983 0.756537 -1.481034 -0.107923
wb_dma/wire_dma_req 5.819246 -1.821137 -0.511172 -0.476111 -0.984928 -0.496389 0.899306 1.094291 1.130830 1.174557 -1.509311 4.778926 -0.939425 -0.564346 -0.043968 0.727939 2.355654 -2.149920 -1.303386 2.459185
wb_dma_ch_sel/assign_136_req_p0 -1.863565 1.392858 -0.420781 -1.424518 -2.229688 -0.445690 -1.273548 -0.528195 -1.262080 3.203782 -3.577295 0.492407 -0.340355 -0.109947 0.247640 -0.332044 3.080002 -0.358849 -0.505427 -0.394448
wb_dma_ch_rf/assign_5_sw_pointer 1.012568 1.747501 0.747302 0.705135 -2.734781 0.733440 -0.180289 1.473147 -1.598268 -3.992708 -1.746430 2.969193 1.353110 1.015898 -1.964215 0.023700 1.620437 0.382721 -3.447544 1.335099
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 5.630900 -0.425218 -1.515850 -0.768966 0.531145 0.882918 1.194016 -0.358337 -0.360217 1.370637 -1.274017 1.504040 -0.981856 -2.744822 0.572373 0.623045 0.023407 -0.880539 -1.068465 0.951177
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.083233 0.920148 0.509402 0.489416 -0.511174 0.389958 1.663401 0.188920 -0.194920 -3.739682 -0.374051 2.139197 1.733054 0.563805 -1.484038 -0.607201 1.558052 2.653720 -1.766336 -0.815420
wb_dma_ch_sel/assign_97_valid/expr_1 -1.340153 4.951639 -3.430645 0.455024 -0.144995 -1.091379 -1.939182 -1.793964 1.383354 6.024807 -1.720022 -0.747642 3.716746 1.093631 0.588922 0.586114 7.172775 3.374753 -2.532264 1.031959
wb_dma_de/always_9/stmt_1 -0.289174 2.174129 -1.315231 -0.780871 -1.813634 0.873430 -1.677665 -0.898571 -2.181690 0.171419 0.127026 -3.506975 -1.471678 -0.369885 0.000701 3.163265 -0.428449 2.654802 -3.017428 1.296844
wb_dma_de/input_pause_req -2.133545 -2.268271 3.869225 1.178633 -2.159719 -0.987902 -0.684143 -1.080973 -1.814502 -3.345546 0.343946 1.398364 -3.297648 5.068998 -0.334618 1.319535 0.735997 -3.102092 -1.268184 2.920634
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 4.925025 1.174487 -1.188375 -0.992536 -2.106193 -0.058605 1.410648 0.502826 1.694526 2.149388 -1.897208 4.218360 0.328883 -2.433854 0.143598 -0.035355 2.497535 -2.056741 -0.279021 2.371461
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 6.645587 -3.514737 -0.941104 -0.209045 1.525535 0.473865 0.647797 0.620490 -0.698071 0.404219 -0.584184 2.117149 -1.991380 -0.890064 0.305460 1.453074 -0.031722 -1.111274 -2.156551 1.278770
wb_dma_de/wire_dma_busy -2.672839 -0.449814 2.354902 -0.670222 -3.056445 1.369551 0.140030 -1.897903 -2.328712 -2.812462 1.731224 0.269568 -4.675040 1.940140 -0.593655 0.917634 2.069219 -0.393941 -0.633601 -0.214978
wb_dma_ch_sel/always_37/if_1/if_1/cond 5.773491 -0.416859 -1.609414 -0.855504 0.506028 0.906022 1.217667 -0.316138 -0.350946 1.467553 -1.273848 1.500959 -0.977985 -2.822812 0.558596 0.652784 -0.028083 -0.857407 -1.014481 0.946457
wb_dma_ch_pri_enc/always_2/if_1 2.130209 0.561913 1.807426 0.653671 1.094794 -0.163846 0.653965 -0.891394 -1.112545 -0.992132 -1.546318 2.270950 -1.072682 -0.385063 1.139018 -1.586128 -1.673610 -1.993441 0.480305 0.138832
wb_dma_de/always_6/if_1/stmt_1 0.117416 2.849158 -1.737438 0.071318 -0.761249 5.148386 0.174453 -3.077298 -3.223307 -0.757003 -1.196539 -2.521530 -2.287342 -2.046009 -1.220684 2.385518 0.848252 1.836512 -2.394717 -1.307146
wb_dma_ch_rf/input_de_txsz_we 1.533460 2.312243 -2.125607 -2.758811 -2.653943 1.219949 -1.869413 -0.572204 -2.168424 1.605561 -1.493314 -1.558350 -2.683083 -2.038278 -0.142781 2.674485 -2.325195 2.127663 -0.150862 -0.553001
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.762717 1.078677 1.825705 1.203458 0.088803 -0.252118 -0.350990 0.158743 -0.782100 -2.642489 0.852258 -0.408128 0.133761 0.850486 0.202584 -0.744945 -2.718305 -1.277939 0.285498 0.865870
wb_dma_wb_if/input_wb_addr_i -2.285470 0.714336 3.009330 4.023219 -2.164556 0.784770 -2.626800 4.067942 1.421980 -2.209375 2.533427 -2.034749 1.578006 1.642232 0.345896 1.471048 0.513538 -2.156518 -4.949188 4.031966
wb_dma_ch_sel/always_7/stmt_1 5.742902 -0.426602 -1.596799 -0.833991 0.525944 0.908329 1.205049 -0.290431 -0.381268 1.425832 -1.197494 1.448293 -0.965555 -2.808342 0.542722 0.685099 -0.044815 -0.836673 -1.075090 0.945202
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.983821 -1.221354 -0.623906 2.396350 1.027846 0.294848 2.333586 -4.850513 0.396478 -0.268577 1.430709 -2.407644 2.223356 4.044943 -1.679678 1.762200 2.139264 -2.197779 -1.258856 3.613383
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 6.035872 -1.950437 1.635391 0.549046 1.871877 -0.919328 -0.775310 -0.316072 -2.012690 1.596707 -1.728938 -0.637487 -2.319918 -0.991104 1.440553 -0.433530 -4.798494 -0.891720 -4.630800 1.611125
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.383301 0.276658 0.803836 -0.398802 -3.160660 -1.051994 0.332441 -1.175972 1.295572 4.693236 -1.965415 -4.005907 3.029561 -0.973939 -0.432481 -2.892564 0.132368 0.246684 -2.300847 0.228241
wb_dma_ch_rf/always_4/if_1/block_1 0.275421 -2.566337 -1.801104 1.780194 2.822408 2.404142 -0.185516 2.043476 -1.446542 -4.834396 2.999935 -1.250137 -0.224004 0.868692 0.677052 4.091556 3.174310 -0.190326 -2.333710 2.445550
wb_dma_de/reg_dma_abort_r 0.123966 0.661534 2.469112 -0.371610 -0.474883 -2.586473 1.343692 -2.514146 -0.428663 2.498407 -3.879128 1.398363 -0.803795 -0.167674 1.692704 -2.766984 0.100738 -0.872346 -0.341317 0.279212
wb_dma_ch_sel/input_ch2_txsz 5.455683 -0.325440 -1.480252 -0.795943 0.468315 0.857948 1.116430 -0.399541 -0.415588 1.456065 -1.317631 1.447249 -0.950585 -2.664991 0.551260 0.586789 -0.113611 -0.798097 -0.981918 0.852132
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.681523 1.119306 1.853961 1.145310 0.062141 -0.302631 -0.334157 0.100689 -0.784159 -2.582242 0.755084 -0.326479 0.082376 0.784549 0.245496 -0.826094 -2.750527 -1.260131 0.324253 0.806469
wb_dma_ch_sel/input_ch5_csr 0.082533 -0.915874 -1.391324 1.383824 1.193922 0.333770 -0.583589 0.654757 -1.293166 -1.748635 2.046519 -2.465811 1.944606 1.321267 0.686912 2.172607 3.773439 1.105579 -3.699063 2.548487
wb_dma_ch_sel/assign_150_req_p0 -1.776996 1.364251 -0.470036 -1.302587 -2.181311 -0.391192 -1.289627 -0.469094 -1.259492 3.052628 -3.470762 0.443164 -0.260521 -0.053282 0.202090 -0.281767 3.168556 -0.464660 -0.683054 -0.228187
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.688222 1.044322 1.741977 1.127209 0.069157 -0.283218 -0.354029 0.104666 -0.726253 -2.452554 0.752862 -0.383135 0.108733 0.794310 0.227480 -0.775278 -2.619538 -1.217003 0.249925 0.803127
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.375836 -0.571634 -0.026702 -0.917741 -1.143187 -2.055731 0.356424 0.709316 1.776207 1.526657 -0.354168 1.617507 0.680188 0.383666 0.110299 -0.612355 1.392893 -0.542217 1.360029 0.629432
wb_dma_ch_sel/assign_155_req_p0 -1.661208 1.295309 -0.443374 -1.412531 -2.224109 -0.504028 -1.216917 -0.475069 -1.191488 3.232880 -3.629043 0.691462 -0.321789 -0.115449 0.292963 -0.365925 3.235030 -0.542946 -0.505944 -0.277970
wb_dma_ch_sel/always_43/case_1/stmt_4 3.080589 -0.507407 0.103982 -0.530383 1.099122 0.100924 1.029807 -1.120180 -0.357643 1.703628 -2.487472 2.849258 -1.201154 -1.243526 0.993249 -0.945565 0.928891 -0.837615 0.199508 -0.759764
wb_dma_ch_sel/always_43/case_1/stmt_3 5.779729 -0.395372 -1.611116 -0.827200 0.471758 0.892540 1.172526 -0.295591 -0.359340 1.505960 -1.301201 1.497783 -0.951130 -2.838035 0.567831 0.653794 -0.074047 -0.876301 -1.100158 0.976239
wb_dma_ch_sel/always_43/case_1/stmt_2 3.426106 1.335513 0.782343 1.528638 0.002519 -0.143810 -0.522939 1.538888 -0.032330 -1.777421 1.290956 0.510535 0.676557 -0.648883 0.729758 0.120773 -2.503547 -2.730798 -1.422494 3.474356
wb_dma_ch_sel/always_43/case_1/stmt_1 2.399457 3.787681 -0.879091 -0.607648 -2.195303 2.037639 -0.773003 -1.738998 -2.208736 1.051577 -2.546352 0.364461 -2.064941 -1.756138 0.504026 2.169784 1.476459 1.218035 -3.225089 1.243322
wb_dma_de/always_19/stmt_1/expr_1 -0.465766 -0.767039 1.842125 -0.434475 -2.066543 -1.808745 4.137541 -2.965586 2.356945 -0.807888 0.105853 1.487890 1.719051 1.149689 -1.965284 -1.970994 0.410532 1.820775 -0.966022 0.053212
wb_dma_ch_rf/wire_ch_err_we 0.114270 0.633749 2.531712 -0.429473 -0.431768 -2.604748 1.369990 -2.602769 -0.421161 2.509856 -3.941566 1.501663 -0.857720 -0.259593 1.680653 -2.909575 -0.150958 -0.842922 -0.155615 0.132966
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.750760 -1.096691 3.102126 0.390255 -2.805332 0.351719 0.665674 -0.938828 -0.743618 -2.499442 2.093136 0.117097 -2.754376 1.986416 -0.674782 -0.455317 1.739135 -1.709249 -1.014028 0.986122
wb_dma_rf/wire_ch1_adr1 -0.804535 -0.592189 -0.286096 1.371866 1.832802 2.745944 0.593691 -0.645079 -0.457563 -1.166568 0.757458 -0.871701 0.032080 -0.299420 -0.960628 -0.299855 0.191613 -0.754128 0.342994 -1.675615
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -0.724939 -0.662932 -1.606569 1.821870 5.058282 -1.830707 -4.542860 0.145284 -1.784124 5.459787 -1.861821 -1.904993 -0.666635 2.829240 1.582440 0.880957 1.673888 -1.067260 -2.184424 0.475131
assert_wb_dma_wb_if/input_pt_sel_i 0.254513 -1.352493 0.137565 0.279085 0.465032 2.041323 0.208985 -0.457883 -1.600135 -3.992070 1.897014 -2.305730 1.277588 0.674144 1.310506 1.568701 1.805876 0.436225 -1.755712 2.624130
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -1.149550 -0.083696 1.469085 -0.977606 -2.498574 -2.446414 1.030865 -2.463393 1.828655 5.011053 -1.902775 -2.798275 1.317745 -0.579898 0.644508 -2.383636 -0.351777 2.073329 -1.873734 -0.010541
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.714744 1.107367 1.866050 1.201314 0.091431 -0.284264 -0.346455 0.130332 -0.768295 -2.551775 0.739608 -0.364571 0.108645 0.809440 0.275931 -0.814365 -2.756499 -1.260175 0.278697 0.821250
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 3.119095 -0.499737 0.080459 -0.499086 1.110185 0.028189 1.000700 -1.031604 -0.350575 1.734347 -2.514163 2.911532 -1.172663 -1.213283 1.045141 -0.936576 0.966287 -0.915617 0.140248 -0.655167
wb_dma_rf/input_paused -0.303127 0.246782 -0.747284 0.856896 -0.166213 0.676783 -0.757244 0.065515 -0.158630 -1.663155 -0.454238 0.153612 0.942277 1.844104 -1.077775 2.511343 -1.123209 -1.568727 0.798208 1.892508
wb_dma/wire_mast0_adr -0.289828 0.356448 -4.579813 0.267301 0.493824 1.597149 -0.479424 0.524011 -1.745424 1.424298 -0.670482 -3.045391 2.358949 -1.214275 -1.720415 0.861230 3.284351 -4.051009 0.240450 1.921483
wb_dma_ch_pri_enc/inst_u8 2.283711 0.595328 1.810669 0.617893 1.095587 -0.201610 0.678994 -0.907508 -1.133012 -0.849628 -1.677362 2.395187 -1.085971 -0.400787 1.220546 -1.611103 -1.663491 -2.069987 0.462042 0.110373
wb_dma_ch_sel/assign_148_req_p0/expr_1 -1.951754 1.329769 -0.418019 -1.370340 -2.347361 -0.548220 -1.343138 -0.389982 -1.042209 3.325736 -3.524333 0.492953 -0.208546 -0.081054 0.215727 -0.406694 3.211919 -0.466857 -0.526021 -0.228311
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -2.536028 3.007627 -0.003112 -1.405814 -2.714675 -0.301762 -3.523710 0.498019 -1.155220 1.230888 -0.929312 -0.911360 -1.526592 0.713891 0.235203 1.472783 -1.379205 1.556709 0.478062 -0.553683
wb_dma_ch_arb/always_2/block_1 1.295531 -3.128075 2.521182 2.160073 0.525158 1.443549 4.345119 -2.628886 1.037733 0.477668 -0.621708 -0.946893 3.426923 -0.891052 -0.992109 -4.390926 1.554824 -0.844448 -4.440592 -0.623376
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 2.470078 1.635230 -1.300945 -1.235607 -0.810921 1.070157 -0.738173 -1.763534 -2.502872 1.656687 -1.899670 -1.143489 -2.510325 -1.494373 0.870005 2.407797 0.383474 1.894503 -2.900654 0.629777
wb_dma_ch_sel/always_40/case_1/cond 2.729119 -4.090302 0.557763 1.515171 3.697797 2.182530 0.874906 -0.651672 -1.130520 -0.624712 -0.846058 2.287790 -2.068677 0.644299 -0.225474 -0.313155 1.173236 -1.695698 -0.735205 -1.884519
wb_dma_ch_rf/assign_22_ch_err_we 0.221270 0.655708 2.471931 -0.408252 -0.398248 -2.565855 1.396021 -2.582084 -0.437754 2.428015 -3.953560 1.529837 -0.855408 -0.194547 1.690675 -2.811621 0.009912 -0.925421 -0.200184 0.198226
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.408104 0.476089 0.860252 -0.617033 -3.321330 -1.218296 0.223942 -1.369291 1.224152 5.146106 -2.431504 -3.821532 2.893890 -1.077542 -0.380725 -3.040984 0.172595 0.266634 -2.220424 0.075028
wb_dma_ch_rf/wire_pointer 2.821452 -5.428913 -0.704906 2.176745 5.114751 3.779123 0.093187 0.102674 -2.212653 -3.780224 0.087010 1.682966 -2.454452 2.111949 0.359039 3.645328 1.520875 -1.344683 -0.536760 -0.698234
wb_dma_ch_pri_enc/always_2/if_1/if_1 2.149672 0.615495 1.901092 0.703271 1.111552 -0.253834 0.619834 -0.825747 -1.075814 -0.912390 -1.533474 2.345029 -0.996829 -0.349976 1.216992 -1.636268 -1.697616 -2.071105 0.424706 0.190230
wb_dma_ch_pri_enc/wire_pri19_out 2.160541 0.641794 1.832811 0.661267 1.048402 -0.191808 0.616907 -0.923506 -1.125553 -0.945600 -1.599968 2.301422 -1.050503 -0.368945 1.169745 -1.596851 -1.691701 -2.051213 0.439600 0.185425
wb_dma_ch_sel/assign_5_pri1 0.604299 0.458580 1.365638 -0.028045 0.613565 0.415782 1.033221 -1.738143 -1.841002 -1.795330 -1.091871 0.263644 -1.387638 -0.494995 0.304765 -1.112495 -2.822306 -0.606283 1.026727 -0.961558
wb_dma_rf/inst_u26 0.312722 0.524311 2.382709 -0.458269 -0.357923 -2.578594 1.404105 -2.435521 -0.349930 2.463100 -3.826534 1.673586 -0.860734 -0.243428 1.686617 -2.743320 0.035599 -0.958367 -0.038980 0.162718
wb_dma_rf/inst_u27 0.229622 0.625878 2.429936 -0.495564 -0.452695 -2.633036 1.365898 -2.525229 -0.352715 2.593989 -3.962266 1.580422 -0.812934 -0.266351 1.678803 -2.891152 -0.069629 -0.888067 -0.118903 0.158787
wb_dma_de/always_23/block_1/case_1/block_10 4.941576 1.327221 -1.192003 -0.983247 -2.121775 -0.029262 1.313618 0.509468 1.646145 2.198107 -1.972291 4.247822 0.286755 -2.465989 0.170653 -0.002521 2.529488 -2.023203 -0.310264 2.355652
wb_dma_de/always_23/block_1/case_1/block_11 5.376778 -1.007752 -1.650352 -1.771583 -0.690840 -1.245283 1.540255 0.414706 1.443675 3.033836 -1.642835 3.155792 -0.306808 -2.367924 0.629972 0.053091 1.387192 -1.434337 0.315242 1.590708
wb_dma_rf/inst_u22 0.161738 0.710195 2.547433 -0.377806 -0.371321 -2.546319 1.314046 -2.512980 -0.455410 2.443891 -3.877819 1.458941 -0.868650 -0.243996 1.737559 -2.886021 -0.271973 -0.910615 -0.143723 0.148442
wb_dma_rf/inst_u23 0.304020 0.538017 2.450756 -0.358706 -0.354341 -2.587172 1.344238 -2.412497 -0.317816 2.499066 -3.833977 1.631843 -0.804312 -0.241924 1.689590 -2.806284 0.044903 -0.988770 -0.162861 0.267005
wb_dma_rf/inst_u20 0.193970 0.625252 2.368736 -0.413850 -0.438531 -2.569137 1.286513 -2.458109 -0.379653 2.533308 -3.876976 1.488516 -0.800810 -0.239722 1.660810 -2.774117 -0.003550 -0.869720 -0.205888 0.217717
wb_dma_de/assign_86_de_ack 5.711147 -1.783769 -0.494207 -0.364218 -1.032243 -0.607767 0.800634 1.306023 1.332208 1.282161 -1.341507 4.806180 -0.747628 -0.468832 -0.037558 0.703182 2.589077 -2.233485 -1.389438 2.628657
wb_dma_rf/inst_u28 0.185844 0.664106 2.562306 -0.346042 -0.381946 -2.631346 1.397450 -2.626692 -0.468406 2.497261 -4.015775 1.535555 -0.871613 -0.212972 1.768390 -2.883888 0.002711 -0.924190 -0.336459 0.274486
wb_dma_rf/inst_u29 0.228454 0.580323 2.387802 -0.461652 -0.437048 -2.651991 1.323848 -2.393182 -0.284866 2.625790 -3.934415 1.611727 -0.831023 -0.257981 1.705132 -2.831181 0.051778 -0.943933 -0.099558 0.177293
wb_dma_ch_sel/always_1/stmt_1 5.628435 -1.849814 -0.449025 -0.370267 -1.064379 -0.533949 0.734179 1.275480 1.183083 1.073887 -1.314859 4.680588 -0.882061 -0.359844 -0.117807 0.833447 2.463848 -2.172007 -1.420192 2.589564
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.432310 1.412194 -2.116529 -0.588576 -1.408323 1.356751 -1.954267 1.487659 -1.158700 -1.944816 2.408355 -1.384304 -0.969504 -0.146476 -0.487839 3.951587 -0.715646 0.979036 -1.190699 2.002373
wb_dma_ch_sel/assign_142_req_p0/expr_1 -1.659175 1.248600 -0.426344 -1.406862 -2.088647 -0.468771 -1.081773 -0.638257 -1.141710 3.331905 -3.666974 0.542467 -0.252434 -0.197284 0.235456 -0.501320 3.174204 -0.417705 -0.566274 -0.372578
wb_dma_rf/inst_check_wb_dma_rf -0.362211 1.350873 0.467397 0.858729 -0.570494 2.650665 -0.042922 2.826020 -1.521865 -5.207144 1.341412 0.570637 0.771838 -1.230122 -1.104993 -0.130960 2.034467 -0.990859 -2.882880 0.937694
wb_dma_rf/reg_wb_rf_dout -6.294676 1.258992 3.890756 6.553984 -0.735327 1.809690 -1.897441 4.059333 0.780405 -6.623240 2.191474 -2.708697 -0.391214 3.600696 0.202025 4.335327 1.816981 -1.249467 -3.674242 4.578890
wb_dma/input_dma_req_i 5.764951 -1.822612 -0.463810 -0.357429 -1.036426 -0.367123 0.889089 1.176258 1.045129 1.019524 -1.388778 4.658101 -0.912395 -0.531480 -0.077075 0.817025 2.321460 -2.097496 -1.507417 2.519833
wb_dma_de/input_am1 0.064396 1.592376 -0.114876 -0.022830 -0.014395 0.002656 1.227725 -1.668119 0.461421 -0.755107 -0.781808 2.054289 1.122014 0.748854 -1.094874 -0.609687 0.855295 2.659821 -0.104618 -1.498218
wb_dma_de/input_am0 0.309573 -0.171538 -0.909098 -1.364208 1.263282 -2.484065 -1.685972 -0.659330 -0.549158 2.365638 1.187434 -0.974010 -0.835596 1.051785 0.837272 0.461962 -1.426294 1.107283 -0.105790 0.486992
wb_dma_ch_sel/reg_next_start 0.939295 5.025407 -0.316512 0.499182 -2.801662 0.581468 0.053203 -2.050712 -0.444728 -2.438581 -2.377502 2.942127 1.024607 1.618625 -1.442411 2.426756 -0.238104 0.579811 -0.605433 2.609859
wb_dma_ch_sel/input_ch4_csr 0.086408 -0.946048 -1.240613 1.389753 1.154661 0.363477 -0.513080 0.664634 -1.191628 -1.805781 2.073353 -2.352598 2.088613 1.248075 0.669781 1.881101 3.617815 1.006992 -3.656675 2.423404
wb_dma/wire_mast0_dout -0.068086 -2.865797 -0.390007 0.863630 0.438828 -0.344711 -0.936530 3.585750 -1.242570 -2.867912 1.405192 -1.232602 0.966667 1.058585 -0.943707 2.717126 1.955002 -0.769683 -4.999845 2.776117
wb_dma_ch_sel/assign_107_valid -0.425258 0.907178 0.217804 -1.836568 -1.256114 -1.709061 -0.438588 -1.812976 -0.820689 3.126028 -3.369474 1.870254 -2.170937 0.409399 1.416408 0.347286 2.768285 1.359800 -0.227214 -0.448952
wb_dma/wire_next_ch 2.381942 2.375235 1.071148 0.154445 -2.002688 -0.615796 0.044768 -1.632298 -1.052124 -1.798299 -2.092294 4.053478 -1.132504 2.025198 -0.640298 1.049067 1.078655 1.936875 -2.607610 1.343920
wb_dma_rf/wire_ch2_txsz 5.600363 -0.426054 -1.533324 -0.756306 0.561499 0.901762 1.131367 -0.272834 -0.348865 1.396162 -1.175408 1.434179 -0.893357 -2.682767 0.570983 0.692342 0.083330 -0.891253 -1.120475 0.984585
wb_dma_ch_rf/wire_ch_am0 0.281166 -0.140731 -0.948400 -1.472816 1.205174 -2.492643 -1.718791 -0.672817 -0.530491 2.411966 1.208278 -1.002064 -0.801537 1.042204 0.841338 0.381946 -1.400363 1.083039 -0.097086 0.470493
wb_dma_ch_rf/wire_ch_am1 0.104492 1.041090 0.485772 0.407851 -0.530097 0.510149 1.796862 0.098374 -0.176775 -3.757974 -0.580493 2.454518 1.799906 0.379365 -1.530742 -0.791076 1.594887 2.709630 -1.726205 -1.005708
wb_dma/wire_ch6_csr 0.009762 -0.913466 -1.309628 1.492044 1.112758 0.448219 -0.401884 0.677437 -1.192087 -1.976066 2.237767 -2.384761 2.146837 1.354782 0.557375 2.048616 3.884810 0.924847 -3.726096 2.664277
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.136133 0.610591 1.848647 0.660622 1.085011 -0.182223 0.589938 -0.873070 -1.112083 -0.926478 -1.547637 2.293657 -1.021588 -0.372349 1.181020 -1.550687 -1.657018 -2.031784 0.398501 0.170961
wb_dma_de/input_csr 4.019100 -1.501312 3.234548 0.916404 1.665298 -5.166265 -2.381524 -0.344568 1.953956 6.979857 -1.495930 -1.655764 -0.700892 1.083541 3.863603 -1.204360 -4.218874 3.004231 -5.736078 1.918490
wb_dma_de/reg_read 1.759527 2.714145 0.487227 -0.084864 -0.658583 0.732358 -1.070188 -1.732383 -3.286602 -0.892884 -1.213284 -1.373009 -2.481799 -0.679308 1.167351 1.597609 -2.206141 0.699106 -2.485373 1.403392
wb_dma/input_wb1_cyc_i 0.435703 -1.488146 0.039674 0.542837 0.514239 2.105820 0.086035 -0.254892 -1.545100 -3.993172 2.391708 -2.980038 1.520159 0.682496 1.179861 1.786126 1.516867 0.330455 -2.258484 3.034697
wb_dma_ch_rf/wire_ch_adr0_we -3.404311 -1.644992 2.038610 1.019009 1.409626 -4.008307 0.949211 0.629117 2.793386 0.749325 2.761916 0.121645 0.840278 2.356152 2.776500 0.037324 5.207729 1.540006 -2.028919 2.487594
wb_dma_ch_sel/assign_140_req_p0 -1.737094 1.284876 -0.422288 -1.406115 -2.255625 -0.521375 -1.202511 -0.506265 -1.180160 3.214846 -3.593744 0.609862 -0.347825 -0.076776 0.241579 -0.367286 3.181117 -0.460882 -0.525141 -0.265922
wb_dma_rf/wire_ch3_txsz 3.076134 -0.471381 0.090149 -0.508317 1.083875 0.065282 1.007089 -1.045895 -0.360380 1.635546 -2.421792 2.828888 -1.180069 -1.197536 0.996447 -0.912965 0.885726 -0.902846 0.202656 -0.673871
wb_dma_rf/input_wb_rf_din -2.305048 3.005518 -1.206969 3.693638 -0.670715 0.994033 -6.415891 5.372285 2.516839 3.637632 2.118396 -1.976629 2.458231 1.206758 1.377318 2.775492 4.552581 -4.129175 -2.994627 5.340495
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -3.246781 -1.556655 1.924993 0.861713 1.399384 -3.897042 0.980697 0.547488 2.581965 0.643445 2.776481 0.079033 0.712526 2.254689 2.782810 0.059672 5.150692 1.516373 -1.980755 2.458554
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.316220 0.513228 -0.647106 0.331655 -1.017361 1.121265 -0.809720 1.203866 -0.392554 0.296036 -0.462636 -1.183364 1.835097 -0.586281 -1.079079 -0.816357 0.339627 -1.787082 -0.211002 0.049660
wb_dma_pri_enc_sub/reg_pri_out_d1 2.119493 0.625295 1.789768 0.656692 1.055939 -0.170187 0.581098 -0.841505 -1.098902 -0.913736 -1.505044 2.235237 -0.975010 -0.373324 1.138570 -1.519776 -1.640375 -1.979676 0.361101 0.199265
wb_dma_ch_rf/always_19/if_1/block_1 -1.519909 1.451375 -0.501831 -0.329344 -0.982612 0.577128 -2.259308 0.811605 -1.281456 -1.883298 1.330187 -0.178557 -1.268269 1.570452 -0.112963 2.574277 0.192087 1.200784 0.120267 0.263734
wb_dma_ch_rf/always_2 2.733667 -3.940655 0.596482 1.529674 3.708959 2.240782 0.905655 -0.743599 -1.141757 -0.615086 -0.948740 2.397355 -2.054499 0.601114 -0.223245 -0.415777 1.079127 -1.821627 -0.652647 -1.948332
wb_dma_ch_rf/always_1 -1.886988 0.794894 -0.517242 -1.248699 -2.079640 -1.536103 -1.857656 1.554216 0.592636 -0.288932 1.030289 1.439719 -0.485795 1.955487 0.017775 1.867763 1.706226 0.584447 1.455441 0.965168
wb_dma_de/input_mast0_drdy 3.467550 0.354032 -4.171337 0.000420 1.531247 0.115376 0.920041 -1.303014 -2.823207 -1.170303 0.499728 -0.984090 -0.792540 -0.315924 0.149995 3.605123 3.657663 -2.653162 -0.833588 4.596032
wb_dma_ch_rf/always_6 0.212106 -1.525455 -0.583039 2.300838 1.798126 0.035914 1.486078 -3.592089 0.720713 0.543357 1.804679 -2.198392 2.100971 3.394371 -1.411287 1.335418 0.686419 -2.225133 -1.990396 3.354105
wb_dma_ch_rf/always_5 -0.197946 -0.792032 -0.980961 0.603918 0.838821 0.557771 0.267737 1.561069 -0.295157 -2.035898 2.543065 -1.011633 0.258930 -0.550593 -0.154680 0.620176 2.005514 -0.138549 -1.667372 1.283303
wb_dma_ch_rf/always_4 0.271503 -2.266803 -1.706122 1.801659 2.700314 2.240327 -0.416462 2.146793 -1.281499 -4.482496 2.991233 -1.194210 -0.122829 0.778295 0.623677 3.815649 3.024151 -0.289452 -2.340514 2.488739
wb_dma_ch_rf/always_9 0.148369 0.622435 2.380946 -0.499738 -0.441709 -2.533072 1.353153 -2.567144 -0.428096 2.541708 -3.936173 1.450268 -0.896829 -0.296252 1.643617 -2.762004 0.040209 -0.767234 -0.185307 0.083669
wb_dma_ch_rf/always_8 -3.830090 0.123730 2.989311 0.523049 -3.549253 0.742870 -0.812306 -0.687104 -1.543543 -3.445295 3.174196 -0.306233 -3.400124 3.200315 -0.662086 1.134571 2.453763 -0.925499 -1.798291 1.533029
assert_wb_dma_rf/input_wb_rf_dout -0.434246 1.267169 0.492903 0.903908 -0.509204 2.648041 -0.063941 2.815217 -1.634504 -5.345272 1.300083 0.452515 0.702853 -1.171677 -1.102816 0.009250 2.019714 -1.034120 -2.915922 1.022861
wb_dma/wire_wb1_addr_o 0.807442 -0.138372 0.857474 0.107575 -0.925514 -0.019345 0.226387 -0.829396 1.093993 1.634719 0.470810 -2.175393 1.120213 -0.673526 0.125730 -1.199138 -2.138189 0.997847 -1.327353 -0.074736
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.145059 0.580279 1.818124 0.693885 1.106540 -0.192918 0.631458 -0.821551 -1.065620 -0.936940 -1.490496 2.314998 -0.991272 -0.344370 1.168886 -1.554069 -1.622435 -2.050189 0.421582 0.218518
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.893317 0.137164 0.652934 -1.149609 -1.557924 -2.488472 0.743503 -1.693223 0.760372 3.636030 -2.521819 -0.612895 0.148522 0.055616 0.571731 -1.346679 1.646136 1.115809 -0.527865 -0.013910
wb_dma_wb_slv/always_5/stmt_1/expr_1 -2.718136 1.478764 -0.205062 -1.675598 -3.887851 -1.722069 -1.642066 1.621845 1.429289 4.779725 -3.007113 -0.239253 2.176246 -0.916866 -0.667165 -2.440634 0.271532 -1.972305 1.544492 -0.183576
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -0.913085 0.418859 1.118886 2.575578 0.907411 0.007220 0.752354 2.515423 0.163634 -1.906616 4.971241 -1.848958 -0.057460 -1.490958 -0.509448 -2.929358 4.133315 -0.441256 -5.742490 1.938501
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -3.319742 2.360789 1.464431 -0.456271 -3.734890 -1.850790 -1.924871 1.795647 0.671886 2.064648 -2.024770 -0.671648 2.291572 -0.158314 -0.477576 -3.057373 -2.268751 -3.182769 1.723585 0.687144
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.394521 -0.652273 -0.474768 -1.178714 0.558092 0.669578 1.348289 -1.842115 -1.066539 0.740359 -1.863069 0.632852 -1.523664 -1.296608 0.102681 -0.318911 -0.101279 0.661575 0.745096 -1.773278
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.615826 1.057014 1.798908 1.118523 0.092655 -0.276384 -0.344113 0.111176 -0.761322 -2.478853 0.662292 -0.266975 0.048228 0.747270 0.226301 -0.802178 -2.717181 -1.276846 0.391029 0.751942
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.653953 -1.725800 0.586765 -0.303617 1.238821 0.378001 2.354801 -0.144742 -0.307662 -0.198929 -0.820160 1.687728 -0.863892 -2.097733 1.858664 -1.006475 2.679642 -1.330567 0.305070 -0.268834
wb_dma_wb_slv/reg_slv_dout -1.487679 2.107847 -0.910348 3.712617 -0.176822 0.582898 -5.135040 5.073885 2.911798 3.741582 1.409251 -1.916344 2.973362 0.453738 1.385182 1.699450 3.579773 -4.527209 -2.575797 5.115581
wb_dma_ch_pri_enc/always_2 2.228141 0.609139 1.897979 0.566786 1.113609 -0.200181 0.726464 -1.014206 -1.189911 -0.962193 -1.707192 2.380927 -1.138591 -0.437972 1.192184 -1.674797 -1.870922 -2.010960 0.579576 0.006363
wb_dma_ch_pri_enc/always_4 2.226153 0.574912 1.806086 0.618755 1.085586 -0.170594 0.616530 -0.946324 -1.119897 -0.881249 -1.615269 2.284582 -1.076472 -0.402076 1.164253 -1.586153 -1.664441 -2.009115 0.404366 0.144544
wb_dma/inst_u3 -1.309609 -2.521839 0.197005 2.055610 1.191494 1.075144 -0.199126 2.260373 -1.342699 -4.370854 2.701212 -3.447912 1.461009 0.958381 -0.236635 2.103076 2.439950 -1.676611 -4.682065 4.056916
wb_dma_wb_slv/always_1/stmt_1 -2.870771 1.838312 4.095700 4.457000 -1.993023 0.836966 -3.801878 3.949503 2.332510 -1.542683 3.110047 -1.416469 2.053566 2.771635 1.500482 0.871895 0.476334 -1.885451 -4.519330 4.470331
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.383188 0.300453 0.863770 -0.557853 -3.225457 -1.328950 0.309534 -1.210320 1.372397 5.007245 -2.232131 -3.693794 2.962237 -0.994006 -0.395178 -3.098942 0.166016 0.223168 -2.008855 0.062807
wb_dma_rf/wire_ch0_am0 0.293135 -0.183988 -0.956358 -1.428412 1.226450 -2.523442 -1.725502 -0.687592 -0.472515 2.470704 1.207005 -0.995728 -0.787590 1.070237 0.847032 0.422839 -1.375266 1.106338 -0.136170 0.472283
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.326214 0.396150 0.858022 -0.571795 -3.352382 -1.190136 0.228491 -1.211151 1.383913 5.150572 -2.266311 -3.923230 3.027368 -1.111075 -0.387529 -3.044269 0.057047 0.233670 -2.196233 0.137190
wb_dma_wb_mast/wire_mast_drdy 3.436179 0.398761 -3.229431 -0.784417 0.498289 -1.163943 1.864824 -2.163917 -1.473876 3.057733 -2.615561 -1.616930 0.154488 -2.422478 0.387557 0.403773 1.986515 -3.044553 -0.535598 3.438368
wb_dma_wb_if/wire_mast_pt_out -0.291213 -1.699091 -0.294546 0.767304 -1.526942 0.458090 1.294275 1.390399 -1.364931 -3.113430 0.170962 -1.611641 -0.386186 -0.652282 -1.356557 1.946179 0.875251 -1.998612 -2.099170 2.132221
wb_dma_ch_sel/assign_95_valid/expr_1 0.301962 5.884524 -3.249086 0.781096 -0.332189 -1.455220 -1.855518 -1.252856 1.263191 4.388478 -0.399624 -1.516180 3.830873 0.483426 0.739857 1.008902 4.140341 2.838934 -2.655634 2.767297
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.269845 0.610538 1.876800 0.678710 1.130931 -0.237879 0.697950 -0.941937 -1.117822 -0.924024 -1.592897 2.367511 -1.028480 -0.403087 1.220181 -1.626551 -1.661579 -2.061713 0.380937 0.178563
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.223087 0.549148 1.768533 0.608201 1.103200 -0.164623 0.675399 -0.917923 -1.045279 -0.841600 -1.616405 2.364777 -1.032253 -0.432950 1.198402 -1.619717 -1.668439 -2.005172 0.503804 0.067359
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 2.238779 0.628236 1.910731 0.687918 1.089186 -0.194694 0.648562 -0.884845 -1.105166 -0.941503 -1.592831 2.371866 -1.025530 -0.355986 1.218833 -1.652325 -1.769385 -2.069747 0.416489 0.193829
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -1.300255 -2.005434 1.144815 0.370553 -0.179487 1.576925 2.998311 -1.698781 0.763289 3.710714 -2.171139 -2.518580 2.113565 -3.265527 0.611416 -4.251138 2.806551 -1.901734 -1.103961 -1.772039
wb_dma/constraint_slv0_din -1.942659 0.994370 1.129068 1.290261 -1.520816 0.158202 -1.634433 2.161972 -0.082245 -2.286960 -0.716855 1.528910 -0.260479 1.567630 -0.793698 1.084241 0.688876 -2.269830 -0.392780 2.050632
wb_dma_de/always_4/if_1/if_1 -0.738719 2.573642 2.113133 0.236973 -0.140506 -0.059710 -1.170058 -2.403111 -3.205701 -0.618065 -2.380553 -0.118080 -2.618054 0.760845 1.578491 0.078890 -1.172472 0.628462 -1.422739 -0.152974
wb_dma_rf/always_2 -1.818048 -0.731675 3.175084 1.045559 -1.110199 -1.815278 -2.407539 1.640417 -1.652004 -2.650016 -2.064770 3.081932 -2.881538 3.775942 0.383831 1.103004 0.477450 -2.192750 -0.930937 2.027380
wb_dma_rf/inst_u24 0.038719 0.559009 2.388358 -0.399014 -0.423654 -2.521023 1.300032 -2.436822 -0.370032 2.444810 -3.773198 1.416693 -0.802321 -0.207088 1.630050 -2.731257 0.025211 -0.801586 -0.153838 0.169412
wb_dma_rf/always_1 -5.981610 1.241232 4.009954 6.454860 -0.867347 1.770875 -1.794903 3.972082 0.958030 -6.322454 2.118727 -2.436438 -0.434458 3.446775 0.284248 4.069979 1.837706 -1.300324 -3.644280 4.467934
wb_dma_ch_sel/always_38 -0.168650 5.549865 -0.875039 0.748816 -3.789717 1.476338 -0.764893 -1.011095 -0.920618 -2.013810 -3.079222 2.108826 2.549342 1.217703 -2.416660 1.769204 0.233979 -1.316567 -0.796677 2.804327
wb_dma_ch_sel/always_39 -0.259698 0.074530 0.264873 -1.374702 0.237271 0.316060 1.773250 -4.381530 -2.132075 2.864579 -4.107815 -1.699607 -2.042260 -1.617143 0.608855 -1.091679 0.182574 2.398733 -1.281639 -2.472533
wb_dma_ch_sel/always_37 -2.116934 -0.495425 4.304560 1.836484 -1.092449 -0.456297 0.950749 -2.234843 1.107313 -1.954186 3.699048 0.488925 -1.755636 3.478453 0.870752 -0.284724 2.924450 1.920845 -3.578551 1.180433
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.869341 0.035943 0.639550 -1.106405 -1.459397 -2.452925 0.822060 -1.785008 0.683502 3.601580 -2.564858 -0.699258 0.126686 0.055686 0.566645 -1.350308 1.709018 1.111298 -0.641177 -0.017625
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.665167 2.020262 2.605333 1.931909 2.513717 -0.894947 -0.801140 -3.380196 -0.019620 1.929974 0.333827 -2.135236 -0.686048 1.394022 1.204448 -0.310225 -3.839092 4.427185 -5.462420 -0.354218
wb_dma_ch_sel/assign_10_pri3 1.418153 -0.633542 -0.471352 -1.202767 0.595857 0.675059 1.391387 -1.848327 -1.052773 0.746785 -1.888359 0.674929 -1.494215 -1.296975 0.092360 -0.349358 -0.084603 0.647565 0.766625 -1.806756
wb_dma_rf/inst_u21 0.203103 0.606797 2.470305 -0.434940 -0.455344 -2.619407 1.350186 -2.472451 -0.343269 2.484764 -3.897521 1.545711 -0.818153 -0.209451 1.655003 -2.836000 -0.050977 -0.945059 -0.127137 0.231703
wb_dma_rf/wire_ch3_adr0 -1.967451 -3.010072 1.801595 0.593351 0.351874 0.274566 3.905292 -0.731288 -0.715774 -4.386017 2.075868 -1.006154 -0.727254 -0.198938 -0.048032 -0.067485 2.148125 -1.597979 -1.113972 1.415935
wb_dma_ch_rf/input_dma_busy -3.717996 0.140869 2.792464 0.556706 -3.454407 0.809102 -0.943372 -0.486988 -1.498286 -3.517396 3.255727 -0.373651 -3.280499 3.113376 -0.685428 1.258877 2.188968 -0.987467 -1.555167 1.537406
wb_dma_ch_sel/assign_134_req_p0 -2.816852 -0.652938 0.555698 0.030319 -1.107522 2.189525 0.813440 -0.875528 -0.355568 2.181404 -0.849543 -3.044646 1.143943 -2.016950 0.475943 -2.008465 2.889624 -0.763615 -1.046172 -1.649570
wb_dma/wire_wb0m_data_o -3.823461 -1.416187 1.775233 2.399076 -1.603394 -0.755379 0.816410 -0.631575 2.032786 -0.073095 4.007626 -5.580797 0.340801 1.649250 -0.436286 0.850720 -1.920838 0.083816 0.592413 1.232883
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.937259 0.118823 0.680679 -1.198169 -1.543653 -2.546254 0.770740 -1.720188 0.804438 3.693465 -2.597401 -0.593378 0.190156 0.069753 0.571879 -1.412253 1.666596 1.101675 -0.445650 -0.063280
wb_dma_ch_rf/always_6/if_1 0.267800 -1.514348 -0.597562 2.163556 1.759963 -0.076521 1.355886 -3.780197 0.586475 0.658402 1.915533 -2.399469 1.999336 3.571458 -1.503469 1.492456 0.539503 -1.958205 -2.213197 3.464468
wb_dma -0.851098 -2.708361 0.076772 1.786457 0.009515 1.139681 -0.904523 2.712370 -1.694241 -4.176785 2.970824 -3.847990 1.746987 1.061761 0.296847 2.646468 2.927130 -1.126395 -4.942954 4.237085
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.053483 1.959196 0.093191 1.122257 1.112340 3.219764 -0.476715 -2.021962 -3.443111 -1.883806 -0.255860 -2.052072 -2.302029 -1.019884 0.229256 1.301094 -1.864130 -0.084577 -1.932497 -0.197610
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.498807 1.442760 -0.515228 -0.281290 -0.930225 0.581172 -2.247878 0.829825 -1.265601 -1.918677 1.348309 -0.213122 -1.249005 1.532154 -0.121723 2.581111 0.183958 1.162048 0.138441 0.291270
assert_wb_dma_rf/input_wb_rf_adr -0.282032 1.233488 0.474865 0.834316 -0.511654 2.592490 0.065243 2.682013 -1.547472 -5.171156 1.182064 0.610130 0.758098 -1.260797 -1.094942 -0.134891 1.984445 -0.986835 -2.839187 0.914802
wb_dma_ch_rf/always_6/if_1/if_1 -0.027644 -1.539303 -0.827317 2.296397 1.764787 -0.012438 1.258624 -3.484627 0.769434 0.711986 1.800449 -2.339436 2.250750 3.621856 -1.503566 1.721633 0.937556 -2.264761 -1.938057 3.583935
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.215302 0.532494 1.762800 0.584913 1.112961 -0.174861 0.627834 -0.856598 -1.030503 -0.823849 -1.580477 2.334164 -1.009236 -0.396848 1.186787 -1.564660 -1.594370 -1.963570 0.540247 0.106654
wb_dma_ch_arb/wire_gnt 1.280828 -3.184857 2.613237 2.214501 0.322376 1.520822 4.209801 -2.564221 0.956449 0.575769 -0.679610 -1.311792 3.421160 -0.941097 -1.027888 -4.418289 1.302873 -1.074222 -4.645195 -0.491190
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 0.184489 0.585899 2.494447 -0.277016 -0.274214 -2.470443 1.377061 -2.485748 -0.418044 2.231761 -3.757442 1.492839 -0.839286 -0.191333 1.661384 -2.764112 0.004039 -0.921228 -0.214934 0.231352
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.309236 0.252885 -0.739491 0.908689 -0.122431 0.663287 -0.787003 0.194051 -0.173554 -1.724908 -0.347212 0.089350 0.886295 1.786105 -1.059215 2.421585 -1.172669 -1.550811 0.752287 1.873008
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -0.124293 0.003967 0.251092 -1.401971 0.236065 0.322752 1.744638 -4.287015 -2.114332 2.824787 -4.087000 -1.592734 -2.078803 -1.605119 0.589654 -1.042240 0.078717 2.318100 -1.159153 -2.467766
wb_dma_rf/always_1/case_1/cond -6.215023 1.130226 3.884417 6.511839 -0.715530 1.569391 -1.997288 4.067732 0.994989 -6.341784 2.397440 -2.734066 -0.404342 3.722431 0.256492 4.289369 1.802074 -1.327648 -3.586372 4.658169
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.178299 0.519077 1.857420 0.720315 1.154537 -0.175468 0.618355 -0.810012 -1.070247 -1.071623 -1.431859 2.309804 -1.003998 -0.309264 1.180033 -1.521776 -1.666131 -2.104072 0.454355 0.248412
wb_dma_wb_slv/assign_4/expr_1 -2.966038 -2.815377 1.093696 2.960022 -2.684332 -0.268840 1.823795 0.642559 0.522718 -2.331308 3.540389 -6.436401 -0.083889 0.657344 -1.474198 2.646008 -0.602039 -2.003757 -1.997288 3.438979
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 5.653068 -0.352113 -1.543019 -0.880333 0.470737 0.905750 1.140359 -0.415349 -0.447523 1.497812 -1.398908 1.539190 -1.021705 -2.777506 0.557109 0.586016 -0.136523 -0.811544 -0.976475 0.820641
wb_dma_de/always_3/if_1/stmt_1 -1.306583 0.594840 -0.608045 0.258794 -1.047276 1.077259 -0.799728 1.128656 -0.347923 0.466794 -0.582316 -1.125086 1.847181 -0.655165 -1.092083 -0.917823 0.278224 -1.779171 -0.093089 -0.064320
wb_dma_ch_sel/assign_104_valid -0.543573 0.889742 0.198335 -1.781794 -1.366931 -1.763838 -0.527624 -1.682555 -0.809492 2.968209 -3.171464 1.775538 -2.167679 0.595558 1.354912 0.535358 2.849463 1.358027 -0.280514 -0.247507
wb_dma_ch_rf/always_9/stmt_1 0.233556 0.515534 2.363340 -0.423619 -0.315686 -2.533835 1.465807 -2.555993 -0.389860 2.439469 -3.868288 1.569116 -0.832564 -0.223566 1.656579 -2.739078 0.116600 -0.870996 -0.139707 0.184305
wb_dma_wb_if/input_mast_adr -0.559715 0.405142 0.256018 0.419908 -1.912776 1.048860 -0.546578 0.315653 0.721112 1.946534 0.005619 -3.203032 2.877118 -1.213093 -0.911748 -1.964121 -1.651199 -0.796609 -1.499950 -0.058319
assert_wb_dma_ch_arb/input_req -1.653254 0.674494 0.704429 -0.189604 -0.350997 -0.356913 0.390474 -2.479153 -1.085571 2.101576 -2.202046 -2.441641 -0.513600 -0.313193 0.504093 -0.750091 0.230854 1.772321 -1.980047 -0.717516
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.657688 -1.711971 0.563287 -0.297890 1.233267 0.315414 2.258519 -0.088990 -0.239758 -0.073467 -0.814393 1.778255 -0.783139 -2.068829 1.928756 -1.018103 2.745635 -1.394430 0.319420 -0.163064
wb_dma_wb_if/input_wbm_data_i -1.688414 2.087358 -0.878418 3.566547 -0.312511 0.529153 -5.216451 4.929185 2.797850 3.919860 1.240892 -1.988140 2.647600 0.525495 1.448862 1.860147 3.422200 -4.460293 -2.279192 4.972000
wb_dma_de/wire_tsz_cnt_is_0_d 0.989489 2.076441 0.196932 1.065252 0.998972 3.233594 -0.440728 -2.194801 -3.479104 -1.819456 -0.513287 -2.050946 -2.369049 -1.099447 0.208720 1.158949 -2.102963 -0.068562 -1.844258 -0.336921
wb_dma/wire_dma_err 0.232193 0.581835 2.468349 -0.413717 -0.428247 -2.623130 1.412332 -2.553364 -0.391623 2.519364 -3.935111 1.577274 -0.843964 -0.249020 1.700126 -2.840731 0.027890 -0.924282 -0.160882 0.205764
wb_dma_ch_sel_checker/input_ch_sel_r 1.721207 0.131624 0.547217 0.671223 0.541227 -0.622087 -0.361892 0.785112 0.721832 0.905321 -0.571688 2.212867 0.334805 0.035317 0.929776 -0.587314 1.044968 -1.558383 -0.506466 1.097434
wb_dma_ch_sel/assign_119_valid -0.328261 0.816848 0.258532 -1.722203 -1.179322 -1.738998 -0.371629 -1.790620 -0.788169 3.057905 -3.289670 1.900366 -2.079234 0.441629 1.413595 0.303848 2.915633 1.332730 -0.384821 -0.272239
wb_dma_inc30r/input_in -1.119319 -1.065021 0.359020 2.427016 2.260993 3.314336 4.217890 -1.759746 1.582999 -2.752976 2.704932 0.850447 3.554910 -0.290415 -0.952053 -2.098049 6.086609 0.865313 -1.934022 -1.624562
wb_dma_ch_pri_enc/inst_u15 2.198944 0.593183 1.848156 0.665040 1.077577 -0.208136 0.635420 -0.923511 -1.089740 -0.854571 -1.650336 2.352230 -1.046106 -0.405311 1.210599 -1.654117 -1.665134 -2.023742 0.446770 0.165725
wb_dma_ch_pri_enc/inst_u14 2.308955 0.558490 1.833807 0.638434 1.131802 -0.235372 0.660254 -0.911716 -1.068816 -0.814342 -1.667659 2.390946 -1.043353 -0.404194 1.226859 -1.616213 -1.619292 -2.036344 0.441196 0.133838
wb_dma_ch_pri_enc/inst_u17 2.292219 0.560280 1.772564 0.634642 1.176255 -0.201258 0.645754 -0.813392 -1.066595 -0.892415 -1.523239 2.391767 -0.997194 -0.383347 1.193655 -1.590263 -1.610677 -2.047087 0.485712 0.157151
wb_dma_de/wire_dma_err 0.208395 0.557146 2.487633 -0.291991 -0.349520 -2.486205 1.333771 -2.517392 -0.437552 2.340259 -3.802915 1.448598 -0.831474 -0.153230 1.690961 -2.711597 0.031915 -0.912356 -0.317132 0.282564
wb_dma_ch_pri_enc/inst_u11 2.261645 0.549289 1.844522 0.682074 1.120235 -0.200758 0.630292 -0.844003 -1.089141 -0.947332 -1.563525 2.330174 -1.029411 -0.397007 1.185616 -1.586135 -1.643528 -2.067938 0.416220 0.187428
wb_dma_ch_pri_enc/inst_u10 2.246432 0.623807 1.908090 0.670031 1.122340 -0.238951 0.655073 -0.884923 -1.079256 -0.884299 -1.660430 2.447407 -1.041705 -0.424322 1.211956 -1.678164 -1.743094 -2.114035 0.514836 0.115907
wb_dma_ch_pri_enc/inst_u13 2.077878 0.586149 1.878270 0.778641 1.092793 -0.189196 0.565824 -0.775268 -1.075910 -1.084269 -1.379292 2.232554 -0.931375 -0.278664 1.146075 -1.545585 -1.663931 -2.055418 0.392534 0.270669
wb_dma_ch_pri_enc/inst_u12 2.174785 0.602734 1.835683 0.649487 1.137560 -0.212251 0.636833 -0.903022 -1.096830 -0.927843 -1.583437 2.336811 -1.043748 -0.358152 1.195232 -1.585942 -1.706783 -2.067677 0.475880 0.165906
wb_dma_ch_pri_enc/inst_u19 2.209704 0.621152 1.850902 0.623373 1.087686 -0.206608 0.617231 -0.915624 -1.097520 -0.902950 -1.638900 2.375903 -1.052271 -0.403067 1.175589 -1.639379 -1.752138 -2.054592 0.538929 0.096004
wb_dma_ch_pri_enc/inst_u18 2.198241 0.645967 1.869258 0.727117 1.111315 -0.278892 0.565334 -0.814153 -1.057271 -0.938722 -1.498374 2.318609 -0.914558 -0.346275 1.213079 -1.629691 -1.635168 -2.101384 0.367561 0.291315
wb_dma_ch_sel/assign_110_valid -0.617413 0.994035 0.214348 -1.789022 -1.359372 -1.694477 -0.583449 -1.760992 -0.878379 3.004925 -3.258351 1.743478 -2.239091 0.538575 1.358811 0.494781 2.833106 1.491552 -0.324226 -0.359967
wb_dma_rf/inst_u30 0.121297 0.567814 2.431904 -0.402231 -0.451393 -2.648214 1.302428 -2.360868 -0.309309 2.414223 -3.732000 1.514601 -0.766083 -0.171296 1.664578 -2.757581 -0.019259 -0.961713 -0.124679 0.277279
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 2.385987 1.183066 0.383908 -0.737265 -1.491436 -0.841244 1.224613 -0.245555 1.617050 2.467790 -3.198738 5.515241 -0.006360 -0.969011 0.568638 -1.547533 3.474085 -2.025772 0.969193 0.659159
wb_dma_ch_pri_enc/wire_pri6_out 2.320348 0.586834 1.773721 0.592311 1.107940 -0.237648 0.664298 -0.926061 -1.096586 -0.782843 -1.671940 2.414814 -1.030416 -0.452033 1.185187 -1.607806 -1.612510 -2.004977 0.484253 0.118469
wb_dma_rf/assign_6_csr_we -1.691833 -0.723413 4.240809 0.233743 -1.334263 -2.800339 -2.095663 1.588140 -1.714855 -1.207050 -2.013935 3.534657 -4.223052 2.588511 1.528303 -1.073073 1.552306 -0.936046 -1.630378 0.606828
wb_dma_de/assign_82_rd_ack 2.010531 2.568235 0.420517 -0.099103 -0.593587 0.731748 -0.962714 -1.671991 -3.191173 -0.838512 -1.210588 -1.275134 -2.421087 -0.814126 1.138921 1.559188 -2.188207 0.561470 -2.470183 1.415059
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 3.841219 -3.641890 0.806448 0.126158 2.089986 -0.398537 0.530120 -0.178390 -0.730865 0.503160 -1.791611 3.446167 -2.283254 0.774129 0.696257 -0.134164 0.938890 -1.101613 -0.884933 -0.461974
wb_dma_ch_sel/assign_96_valid -0.429934 3.191913 -1.673495 1.548876 0.895614 -1.676369 -2.441087 -1.337437 0.454429 3.565806 -1.373616 0.274934 2.795754 3.135115 0.482091 0.359743 4.808730 2.316281 -2.616119 1.363054
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.203639 0.628572 1.895369 0.653951 1.083454 -0.283590 0.600371 -0.824312 -1.065005 -0.886284 -1.591111 2.363198 -0.990649 -0.356396 1.226586 -1.635712 -1.763248 -2.087949 0.495658 0.216063
wb_dma_de/reg_next_ch 2.526200 2.469375 1.008554 0.084833 -2.072164 -0.614243 0.018612 -1.569072 -0.999585 -1.570358 -2.086497 3.956799 -1.122897 1.856555 -0.574943 1.038810 1.021704 1.803427 -2.741040 1.525677
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.746199 1.091978 1.790741 1.182694 0.081195 -0.303199 -0.356314 0.134852 -0.749682 -2.601330 0.839027 -0.403544 0.171226 0.809385 0.241065 -0.727889 -2.643631 -1.253709 0.240490 0.908229
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.697387 1.106580 1.800239 1.113282 0.084405 -0.333221 -0.357132 0.089286 -0.785507 -2.528046 0.695714 -0.321403 0.136891 0.757668 0.244579 -0.824424 -2.702354 -1.288166 0.315993 0.824783
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 3.870133 -3.597465 0.832103 0.082019 2.034075 -0.454226 0.444835 -0.188231 -0.740096 0.559619 -1.895332 3.454787 -2.309846 0.818006 0.784294 -0.102535 0.915101 -1.057170 -0.898183 -0.361373
wb_dma_ch_rf/assign_24_ch_txsz_dewe 1.623753 2.344354 -2.106834 -2.938634 -2.635478 1.159496 -1.833964 -0.673275 -2.180799 1.917170 -1.838627 -1.329448 -2.834064 -2.163192 -0.045831 2.537320 -2.408614 2.104803 0.081949 -0.801450
assert_wb_dma_ch_arb -1.553753 0.668162 0.714674 -0.187962 -0.314487 -0.411511 0.390858 -2.490753 -1.050112 2.038381 -2.170062 -2.341448 -0.500875 -0.287636 0.482083 -0.707453 0.293093 1.693481 -1.983025 -0.637894
wb_dma/wire_csr 0.873991 -2.827862 1.961246 0.268338 -0.827042 -2.498625 -3.202097 2.565999 -0.375362 -0.385731 1.723491 -2.248770 -0.457892 2.590990 3.001498 2.340387 -0.800905 3.188962 -3.861308 2.278721
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.796896 1.012942 1.752264 1.217846 0.044404 -0.264745 -0.389452 0.189975 -0.757771 -2.595877 0.905597 -0.470454 0.188209 0.884647 0.190904 -0.650383 -2.545223 -1.234181 0.212643 0.929647
wb_dma_wb_if/input_mast_din 4.970276 -0.073929 -1.502233 -0.423837 0.391391 -0.009754 -1.336939 1.855726 0.394054 2.019621 1.148235 -1.420261 0.167193 -2.309382 0.232235 0.961366 -3.561760 -0.232762 -2.562018 1.883971
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.413983 -0.588263 -0.020610 -0.937079 -1.158248 -2.059152 0.382004 0.738255 1.780642 1.543336 -0.337976 1.625501 0.667289 0.404330 0.120021 -0.661725 1.444133 -0.590574 1.371792 0.616234
wb_dma_ch_rf/reg_sw_pointer_r 0.902020 1.880331 0.691517 0.821364 -2.869751 0.939770 -0.100021 1.367479 -1.697662 -4.294792 -1.586761 2.733985 1.456079 1.092191 -2.128510 0.260509 1.891032 0.530941 -3.870591 1.466857
wb_dma_ch_sel/assign_142_req_p0 -1.735916 1.244605 -0.457316 -1.325191 -2.208302 -0.573602 -1.242713 -0.440633 -1.096335 3.248781 -3.495489 0.640389 -0.238078 -0.031805 0.279077 -0.341785 3.370635 -0.487663 -0.649224 -0.129701
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.362527 0.352007 0.820584 -0.566213 -3.330644 -1.188816 0.325661 -1.282359 1.343771 5.043372 -2.257826 -3.824649 3.019196 -1.100427 -0.465189 -3.076061 0.157899 0.233303 -2.090369 0.015945
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.306816 -0.676044 -0.489541 -1.157277 0.571531 0.697931 1.356009 -1.805320 -1.065626 0.720916 -1.821377 0.580211 -1.476685 -1.242722 0.042767 -0.279409 -0.059363 0.674299 0.740001 -1.768595
wb_dma_rf -1.635828 -0.997028 -0.012508 2.822362 -0.076729 1.699875 -1.288689 1.862952 -0.856861 -3.060537 3.983178 -3.045249 0.576380 1.876333 0.205875 2.367453 3.844465 -0.791243 -4.079949 3.569790
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.832358 1.101755 0.726475 0.628910 0.151323 -0.343368 -0.296733 -0.567324 -0.415966 -1.752334 0.119319 -0.906087 -0.670764 1.422657 0.202498 1.292994 -0.652681 2.946005 -0.493170 -0.343552
wb_dma_de/reg_chunk_cnt -0.734942 2.657350 2.009628 0.155749 -0.196832 -0.066030 -1.275100 -2.348467 -3.207543 -0.510893 -2.405698 -0.051979 -2.629161 0.749698 1.579165 0.161096 -1.144639 0.697400 -1.370599 -0.158871
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.590261 2.105315 2.731117 1.951318 2.494642 -1.030478 -0.790286 -3.291215 0.060315 1.896251 0.219320 -1.947098 -0.756911 1.418787 1.333166 -0.331962 -3.732377 4.520041 -5.484252 -0.304707
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.400512 2.340629 2.027822 2.197289 1.758697 0.166249 -1.566031 -2.294420 -0.472917 2.333538 -0.188763 -3.290015 0.715922 0.814566 0.336563 -0.950406 -3.443721 3.058885 -5.835293 -0.472738
wb_dma/input_wb0m_data_i -1.884486 2.206237 -0.758316 3.775450 -0.141005 0.363985 -5.154871 4.923285 2.945685 3.918833 1.456364 -2.114855 2.784502 0.632350 1.396346 1.680644 3.667174 -4.471344 -2.576077 5.202971
wb_dma_de/always_15/stmt_1 2.657919 1.631150 -1.344952 -1.282399 -0.717927 1.015881 -0.666793 -1.819677 -2.507092 1.679395 -2.030271 -1.002552 -2.604740 -1.576262 0.960011 2.385140 0.420237 1.893999 -2.860710 0.658411
wb_dma/wire_ch7_csr 0.140267 -0.924863 -1.413591 1.397220 1.155620 0.489737 -0.508411 0.642643 -1.325830 -1.739114 2.025028 -2.460586 2.140294 1.179188 0.561075 1.912538 3.761916 0.801618 -3.644980 2.546827
wb_dma/input_wb0_ack_i 1.118209 -2.203024 -1.842126 2.449612 2.113227 0.060943 -0.066790 1.942623 -3.109345 -4.139174 1.689943 -2.619282 0.900627 1.386428 -1.212539 3.558138 3.586631 -3.078670 -6.042079 5.612512
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.278571 0.401607 0.935180 -0.521747 -3.312637 -1.225046 0.213943 -1.234970 1.372270 4.994418 -2.175447 -3.820362 2.934744 -1.012539 -0.360360 -2.957803 0.051238 0.300155 -2.196458 0.195141
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -2.361625 0.399585 0.878866 -0.595829 -3.341010 -1.265835 0.291649 -1.306925 1.385591 5.081607 -2.228512 -3.838740 2.971394 -1.050535 -0.371928 -3.064816 0.060151 0.317997 -2.117303 0.054768
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.243001 0.313560 0.895542 -0.519700 -3.301067 -1.239127 0.265139 -1.205331 1.378054 4.902045 -2.125873 -3.831125 2.937353 -1.019292 -0.391562 -2.933675 0.112046 0.233052 -2.193054 0.216317
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -1.055979 1.611387 0.507275 -1.184717 -1.804398 -0.885257 -1.214892 -0.397084 0.057872 3.209935 -2.369689 -0.701141 -0.299112 -0.788759 0.345713 -1.116883 -1.608887 0.484813 0.435520 -0.933039
wb_dma_ch_sel/assign_125_de_start -0.153023 5.289336 -0.875740 0.879368 -3.500299 1.661465 -0.589036 -1.086832 -0.942036 -2.312439 -2.681612 1.863970 2.544319 1.247858 -2.450436 1.851757 0.088056 -1.089493 -0.837122 2.681886
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 3.763254 -3.584522 0.809295 0.155791 2.024061 -0.456613 0.389396 -0.022610 -0.714733 0.441859 -1.707747 3.404071 -2.255682 0.847933 0.695592 -0.030345 0.934053 -1.145827 -0.900709 -0.280658
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.684696 -1.092197 3.068358 0.543736 -2.670626 0.388181 0.777948 -1.064814 -0.677990 -2.515817 2.166007 -0.248272 -2.493563 1.955819 -0.672301 -0.432843 1.519382 -1.687060 -1.098886 1.040217
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.772861 1.125805 1.823105 1.202490 0.063366 -0.271947 -0.404321 0.188271 -0.785619 -2.665296 0.812272 -0.371841 0.129155 0.813424 0.237218 -0.729301 -2.732570 -1.290206 0.310282 0.873471
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 5.119562 1.323860 -1.328000 -1.062811 -2.100711 -0.029756 1.349083 0.430970 1.612438 2.342112 -2.081384 4.271635 0.212579 -2.586706 0.165856 0.007711 2.347046 -2.027090 -0.218225 2.283319
wb_dma_ch_sel/input_dma_busy 1.328963 -0.635634 -0.484904 -1.167047 0.553209 0.663299 1.376525 -1.837393 -1.062599 0.763225 -1.826129 0.643268 -1.477271 -1.274964 0.079122 -0.329063 -0.106024 0.666405 0.688564 -1.772695
wb_dma_inc30r -1.579441 -0.553478 0.864350 1.485271 2.172064 0.630864 2.615680 -3.147309 1.464864 -0.919557 4.186199 -2.691363 3.082880 1.006319 0.130830 -1.557948 2.203057 4.433298 -3.343073 -1.002617
wb_dma_ch_sel/always_45/case_1 -2.076582 -0.004943 -0.921921 1.588296 0.863174 3.778919 -0.222650 0.462981 -0.872368 -0.654832 0.144343 -1.876241 1.752829 -0.900154 -1.986093 -1.184413 0.553658 -2.461749 0.227280 -1.781659
wb_dma_ch_sel/assign_117_valid -0.364107 0.821128 0.297621 -1.757610 -1.275793 -1.797067 -0.351688 -1.756675 -0.710283 3.180068 -3.353209 1.848800 -2.059032 0.422386 1.433241 0.265205 2.986646 1.242098 -0.438388 -0.240149
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 4.851160 1.161482 -1.211217 -0.977925 -1.994664 -0.004207 1.430704 0.356351 1.585950 2.179149 -1.951352 4.061224 0.236386 -2.466884 0.149647 0.014166 2.535487 -1.937517 -0.365453 2.255048
wb_dma/wire_ch3_adr0 -2.089557 -3.013232 1.826999 0.545469 0.290509 0.201070 3.801726 -0.598097 -0.654579 -4.429707 2.135012 -1.017028 -0.690475 -0.173111 -0.048554 -0.045000 2.068254 -1.562133 -0.933369 1.424480
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.334802 0.554789 -0.637646 0.302903 -1.008444 1.112189 -0.808335 1.178312 -0.369621 0.317282 -0.436265 -1.170583 1.816803 -0.561586 -1.082221 -0.810111 0.307691 -1.779175 -0.109641 -0.031087
wb_dma_de/always_6/if_1/if_1/cond -0.208479 2.100008 -1.329624 -0.775926 -1.780336 0.930531 -1.627166 -0.891500 -2.194976 0.118179 0.181022 -3.538188 -1.509595 -0.393553 -0.033826 3.187582 -0.567628 2.664833 -2.975191 1.268934
wb_dma/wire_mast1_pt_out -0.218723 -1.513001 -0.140264 0.779233 -1.444640 0.395073 1.126103 1.347597 -1.389844 -3.089674 0.153866 -1.385013 -0.566672 -0.507298 -1.208313 1.914656 0.752595 -1.950431 -2.086788 2.093556
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.990829 0.076308 0.653414 -1.189110 -1.624720 -2.536972 0.705073 -1.661390 0.757048 3.682184 -2.540684 -0.690267 0.176638 0.075721 0.585656 -1.366735 1.647193 1.126613 -0.504791 -0.019486
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.397797 -0.614424 -0.073423 -0.938329 -1.179015 -2.167238 0.389927 0.808974 1.837411 1.530454 -0.303706 1.685603 0.697073 0.437675 0.068631 -0.611393 1.532489 -0.633175 1.405922 0.724165
wb_dma_ch_sel/always_48 1.218312 -3.341366 2.706539 2.296178 0.544086 1.476535 4.371667 -2.503742 0.919995 0.252429 -0.523174 -1.142173 3.294374 -0.915892 -0.959405 -4.416475 1.388235 -1.260709 -4.482971 -0.392544
wb_dma_ch_sel/always_43 0.994137 3.978884 0.363771 1.714530 -0.208692 4.344737 -0.517840 -2.071700 -3.211810 -2.365269 -0.860416 -0.870151 -1.829133 -1.306175 -0.202330 1.193662 -0.809891 -0.790848 -2.439942 0.446453
wb_dma_ch_sel/always_42 0.681616 -2.938519 2.095875 0.347290 -0.705553 -2.409092 -2.859407 2.377674 -0.466848 -0.687068 1.630783 -2.079999 -0.623906 2.601098 2.932205 2.195391 -0.790771 2.932804 -3.581429 2.188271
wb_dma_ch_sel/always_40 2.826812 -3.952616 0.515567 1.413315 3.653834 2.257215 0.939765 -0.782084 -1.211946 -0.602085 -0.986887 2.333022 -2.141261 0.492788 -0.239443 -0.360032 1.040329 -1.720156 -0.618149 -1.978535
wb_dma_ch_sel/always_47 0.108131 1.605434 -0.116989 -0.017255 -0.072810 0.035895 1.228437 -1.688893 0.455621 -0.726120 -0.863679 2.097101 1.099452 0.703075 -1.089372 -0.650248 0.843881 2.627064 -0.112339 -1.484454
wb_dma_ch_sel/always_46 0.258420 -0.188901 -0.952629 -1.404596 1.193186 -2.529894 -1.676010 -0.675954 -0.513857 2.424551 1.229672 -0.968547 -0.789557 1.075354 0.863774 0.435432 -1.366091 1.095109 -0.070260 0.467120
wb_dma_ch_sel/always_45 -2.047941 0.062675 -0.917151 1.516231 0.781377 3.655414 -0.271319 0.479967 -0.867973 -0.617461 0.100609 -1.843798 1.734429 -0.863619 -1.900902 -1.146371 0.495457 -2.402543 0.208129 -1.665009
wb_dma_ch_sel/always_44 -2.470903 -2.146905 2.358318 1.749140 0.508591 -1.990650 2.291787 1.764096 4.007530 0.836261 1.724637 1.859740 2.071619 0.492930 2.204187 -1.507779 7.079772 -1.526990 -1.404393 2.196835
wb_dma_ch_sel/assign_152_req_p0/expr_1 -1.689321 1.203089 -0.480913 -1.340790 -2.129379 -0.397894 -1.101297 -0.551773 -1.199062 3.164595 -3.531377 0.545001 -0.251788 -0.122247 0.221934 -0.355580 3.305065 -0.485501 -0.625511 -0.275821
wb_dma_ch_rf/input_ndnr 3.103667 -0.362215 -1.088405 0.379871 1.969148 3.085246 2.026517 -3.119766 -1.654489 2.283092 -2.434966 -1.655388 -1.297212 -3.298331 0.049512 -0.417399 0.288724 0.002999 -2.433191 -1.382669
wb_dma_de/always_4/if_1/stmt_1 -0.063603 1.585410 0.328559 -0.959585 -0.201386 0.226893 -0.834089 -2.584134 -2.545490 1.826005 -3.196094 0.284434 -2.859875 -0.004568 1.378712 0.868455 1.376265 1.948622 -1.683264 -1.032419
wb_dma_ch_pri_enc/wire_pri4_out 2.172177 0.568962 1.795162 0.671475 1.075427 -0.145628 0.586287 -0.829734 -1.139805 -1.010896 -1.476320 2.290614 -1.027274 -0.333762 1.158726 -1.524392 -1.690700 -2.026586 0.410951 0.179518
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.322015 0.511438 -0.648275 0.360398 -1.005763 1.120708 -0.790388 1.251637 -0.382749 0.277200 -0.435605 -1.172658 1.876083 -0.609587 -1.080139 -0.836707 0.345419 -1.814305 -0.163517 0.042143
wb_dma_ch_sel/assign_111_valid -0.372397 0.854738 0.218254 -1.891742 -1.309956 -1.758247 -0.423853 -1.745730 -0.828552 3.097524 -3.347190 1.923306 -2.192060 0.407659 1.392839 0.375001 2.727471 1.303328 -0.195025 -0.368960
wb_dma_wb_slv/assign_2_pt_sel -0.654747 -2.751474 1.709265 3.364988 -1.671855 1.390048 1.194466 0.483946 -0.773196 -5.153138 5.877952 -8.834586 1.428855 0.419922 0.377990 3.193516 -1.010986 -1.250032 -5.821015 6.636680
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 0.742786 4.925651 -1.841842 -1.056027 -4.064980 1.195335 -0.001202 -1.232589 -0.272918 1.675075 -3.540914 2.524662 1.624727 -1.036149 -1.721578 0.351608 3.982888 1.519954 -2.226775 0.519916
wb_dma_ch_sel/assign_144_req_p0 -1.797400 1.359845 -0.397759 -1.332357 -2.335869 -0.518678 -1.276764 -0.417021 -1.032865 3.344665 -3.553171 0.469349 -0.076306 -0.173124 0.201003 -0.527823 3.019670 -0.534127 -0.549896 -0.262100
wb_dma_de/input_pointer 2.749631 -3.989604 0.568271 1.489505 3.658420 2.273840 0.887947 -0.746987 -1.252080 -0.647612 -0.995312 2.421014 -2.182271 0.620705 -0.248265 -0.357489 1.084819 -1.750418 -0.653775 -1.991086
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 5.260594 -1.031223 -1.638563 -1.676192 -0.599298 -1.215756 1.523253 0.485874 1.470086 2.951352 -1.485309 3.074108 -0.193969 -2.294769 0.614208 0.080078 1.506012 -1.475483 0.259040 1.685437
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 3.206347 -1.916696 1.073296 -0.144609 -0.481337 -1.248444 0.719100 0.459154 1.111814 1.380267 -2.613400 6.025266 -1.191837 0.966159 0.329633 -0.697480 3.402960 -2.097092 -0.243458 0.923194
wb_dma_ch_rf/input_wb_rf_adr 1.449374 5.149812 1.092352 -0.519277 -3.012756 0.596414 -5.226058 2.376074 1.344202 3.981209 3.118609 1.377214 3.169564 -0.549159 0.837802 -3.761649 0.689608 -2.344782 -3.818734 2.009698
wb_dma_ch_sel/input_pointer0 2.179791 -1.038459 -0.205903 0.801342 2.817647 2.662621 1.596355 -1.641544 -0.751113 0.547768 -1.642978 1.907837 -1.094475 -1.508418 0.073449 -1.220536 1.032418 -1.558936 0.542767 -2.316292
wb_dma_ch_sel/input_pointer1 3.035647 -0.464036 0.074520 -0.535739 1.071369 0.072654 0.999921 -1.088546 -0.330013 1.709943 -2.439295 2.791404 -1.191306 -1.208313 0.980331 -0.873233 0.939552 -0.818456 0.187620 -0.720164
wb_dma_ch_sel/input_pointer2 1.629370 0.161411 0.542647 0.650618 0.497118 -0.617277 -0.339265 0.770226 0.723842 0.904262 -0.575342 2.124239 0.337085 0.077235 0.907192 -0.568909 0.990950 -1.495333 -0.482543 1.036747
wb_dma_ch_sel/input_pointer3 3.778996 -3.582403 0.855057 0.167540 2.047238 -0.420330 0.390160 -0.077886 -0.704437 0.442135 -1.693724 3.374947 -2.233258 0.835345 0.721929 -0.091976 0.954336 -1.090886 -1.004657 -0.297689
wb_dma_de/reg_chunk_0 -0.749555 2.549103 2.084600 0.284581 -0.049185 -0.020898 -1.178359 -2.338488 -3.183007 -0.817023 -2.210285 -0.052295 -2.609745 0.848035 1.574922 0.131076 -1.260844 0.604810 -1.278331 -0.140353
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.363874 -0.646537 -0.489979 -1.187375 0.582744 0.674851 1.402165 -1.845499 -1.063784 0.735622 -1.825214 0.659150 -1.525728 -1.283620 0.058890 -0.311322 -0.088795 0.640107 0.719591 -1.742550
wb_dma_ch_sel/assign_151_req_p0/expr_1 -1.735125 1.217978 -0.397179 -1.368719 -2.057982 -0.517420 -1.108454 -0.610538 -1.215899 3.200327 -3.605142 0.620927 -0.328236 -0.126213 0.290974 -0.417941 3.174299 -0.399286 -0.495313 -0.373666
wb_dma_ch_sel/assign_138_req_p0/expr_1 -1.749401 1.419052 -0.408851 -1.413859 -2.250112 -0.539666 -1.239150 -0.602375 -1.240097 3.224473 -3.694471 0.586383 -0.377472 -0.076738 0.300829 -0.340489 3.101907 -0.365661 -0.585294 -0.292390
wb_dma_ch_sel/reg_am0 0.323249 -0.190478 -0.946841 -1.488461 1.244030 -2.529283 -1.747114 -0.714958 -0.569946 2.450447 1.236614 -1.060985 -0.794174 1.056438 0.870450 0.405286 -1.432283 1.096538 -0.148537 0.498636
wb_dma/assign_2_dma_req 5.616173 -1.676258 -0.347137 -0.359135 -1.129820 -0.573910 0.794163 1.155021 1.168789 1.158512 -1.481218 4.792245 -0.865177 -0.419240 -0.046616 0.678149 2.433317 -2.171130 -1.435912 2.559285
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.025870 -1.083348 2.088120 2.102001 2.937615 2.550812 2.451353 -0.627282 -1.529217 -3.556274 0.615227 0.337142 -0.606916 -1.559739 1.296099 -2.039172 0.388141 -3.214377 0.831586 -0.880482
wb_dma_ch_rf/wire_ch_csr -1.830064 -1.554582 0.816674 2.715792 -1.664888 0.047630 -0.102561 -0.727452 -0.229750 -1.134374 3.850560 -3.991236 0.377673 2.923131 -0.225330 1.976852 3.017008 -0.377536 -3.192060 3.500069
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 1.136910 0.230078 -1.078867 0.714360 0.514319 0.706822 -0.593184 1.261056 2.617273 2.669166 1.344274 0.498898 3.581817 -0.647654 0.818194 -1.304908 3.375420 0.554442 -0.784769 -0.255718
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.686219 1.046408 1.711075 1.112159 0.052299 -0.263807 -0.326821 0.148037 -0.766750 -2.503802 0.752585 -0.342010 0.117497 0.792967 0.226601 -0.732663 -2.615082 -1.214224 0.284203 0.834580
wb_dma_ch_sel/assign_118_valid -0.477916 0.915688 0.279201 -1.808549 -1.369955 -1.801969 -0.510258 -1.746035 -0.753224 3.160743 -3.351678 1.820650 -2.094939 0.470658 1.364616 0.333949 2.788192 1.340185 -0.395035 -0.299568
wb_dma_ch_rf/input_de_adr1_we -1.224033 0.559101 -0.593479 0.274590 -0.972403 1.092599 -0.762892 1.129756 -0.395077 0.384202 -0.520054 -1.100143 1.755330 -0.593693 -1.029419 -0.847084 0.284028 -1.719215 -0.154163 -0.034846
wb_dma_de/always_8/stmt_1/expr_1 -0.795257 2.602506 2.046538 0.189279 -0.110310 -0.005107 -1.221087 -2.402462 -3.319596 -0.820541 -2.318020 -0.156883 -2.745604 0.808088 1.565071 0.190167 -1.315993 0.707920 -1.272478 -0.206224
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -0.887798 -0.274943 0.413405 2.071191 0.805894 0.370089 0.631938 2.814240 0.542373 -0.859514 4.773725 -1.695169 -0.659025 -1.765301 -0.826328 -2.171614 5.358368 0.330123 -6.019754 1.365551
wb_dma_de/always_2/if_1/stmt_1 -2.319668 -2.231849 2.254285 1.706143 0.393807 -1.852568 2.343050 1.884439 3.943626 0.690128 1.630151 1.926940 2.066618 0.295299 2.159914 -1.524513 7.167987 -1.829062 -1.269214 2.244303
wb_dma_de/assign_65_done/expr_1 1.814745 2.648251 0.465056 -0.033072 -0.721184 0.691969 -1.024719 -1.633680 -3.123070 -0.853788 -1.099974 -1.349138 -2.347109 -0.720979 1.160133 1.653195 -1.999528 0.628088 -2.621902 1.560187
wb_dma_ch_sel/reg_de_start_r 0.435099 5.833777 -0.188422 -0.016538 -3.807646 1.029676 -0.176284 -1.202597 -1.111236 -0.687668 -2.944133 2.277739 1.626149 -0.466128 -1.402286 -0.392790 1.407966 0.250399 -1.886958 1.258034
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.765300 1.051954 1.729281 1.148741 0.036132 -0.308726 -0.391784 0.161432 -0.738584 -2.539429 0.817466 -0.428883 0.157605 0.816432 0.223754 -0.729534 -2.564286 -1.191450 0.249610 0.890204
wb_dma_wb_mast/assign_1 3.607695 1.276161 0.527810 1.025594 -1.499569 0.673602 -2.007206 2.259280 0.368750 1.293633 1.794089 -4.626674 3.006473 -2.692502 -0.447561 -1.734460 -7.483001 -2.235723 -3.469051 2.549958
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 2.831275 -4.028638 0.457882 1.436534 3.758359 2.336671 1.014721 -0.788111 -1.176543 -0.597586 -0.989279 2.352381 -2.092965 0.481106 -0.234705 -0.397042 1.071577 -1.729421 -0.579565 -2.053833
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.731910 -1.841686 0.596463 -0.314654 1.295151 0.411109 2.490825 -0.201896 -0.371794 -0.189387 -0.877766 1.772255 -0.921791 -2.169731 1.902585 -1.047490 2.779575 -1.391135 0.325297 -0.271622
wb_dma_ch_rf/wire_pointer_s -0.187245 -0.760020 -0.955118 0.567661 0.848357 0.542919 0.371314 1.469623 -0.260733 -1.929471 2.451089 -0.891423 0.251284 -0.645043 -0.141096 0.450572 2.086622 -0.104120 -1.665088 1.201725
wb_dma_ch_sel/reg_ndnr 3.251817 -0.286151 -1.106852 0.317821 1.915399 3.079073 2.058372 -3.250498 -1.806284 2.325864 -2.585455 -1.649453 -1.444281 -3.303229 0.132491 -0.332041 0.330008 0.076749 -2.558030 -1.290362
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.292326 0.508356 -0.627178 0.356707 -0.982903 1.153238 -0.801250 1.234315 -0.407281 0.175760 -0.353896 -1.200241 1.853267 -0.563977 -1.078470 -0.742332 0.360310 -1.804989 -0.242454 0.086095
wb_dma_ch_sel/reg_txsz 1.087801 4.025607 0.470436 1.718051 -0.209067 4.271051 -0.400898 -2.201468 -3.101638 -2.085285 -1.109294 -0.731358 -1.786531 -1.388353 -0.151656 0.927067 -0.705542 -0.815011 -2.471151 0.391971
wb_dma_rf/always_1/case_1/stmt_10 -0.082054 1.971466 -0.385831 0.413465 0.108214 2.517692 -0.698408 1.604459 -1.039975 -2.635267 0.928506 0.551436 0.131352 -1.351126 -0.782767 -0.027153 1.087864 -1.491093 -0.930719 0.369746
wb_dma_ch_pri_enc/inst_u28 2.274469 0.580648 1.792996 0.633822 1.090521 -0.224843 0.642139 -0.860660 -1.101065 -0.874662 -1.606279 2.361558 -1.024060 -0.387118 1.201177 -1.609878 -1.672289 -2.034177 0.452591 0.160831
wb_dma_ch_pri_enc/inst_u29 2.197965 0.547391 1.721372 0.531315 1.087001 -0.209052 0.659218 -0.919299 -1.044763 -0.729008 -1.610368 2.320944 -1.044770 -0.450390 1.147448 -1.555152 -1.550554 -1.944424 0.462860 0.093946
wb_dma/wire_de_adr1 -0.748863 -0.622242 -0.287710 1.319028 1.872730 2.684930 0.583489 -0.624436 -0.489918 -1.127905 0.779057 -0.829822 -0.006350 -0.290146 -0.924819 -0.322674 0.202774 -0.750825 0.326705 -1.645844
wb_dma_ch_arb/always_2/block_1/case_1 1.175853 -3.268927 2.536209 2.273832 0.361688 1.474812 4.340816 -2.500767 1.108038 0.399319 -0.410821 -1.329838 3.514968 -0.864114 -1.052790 -4.297623 1.605873 -1.087674 -4.671012 -0.282893
wb_dma_de/always_18/stmt_1/expr_1 -0.248653 0.404207 -4.709890 0.259336 0.469748 1.634045 -0.473324 0.432299 -1.770389 1.528777 -0.783467 -3.072368 2.342535 -1.249308 -1.737628 0.934965 3.417213 -4.116342 0.219664 1.987841
wb_dma_ch_arb/always_1/if_1 1.232727 -3.245462 2.645301 2.328121 0.458707 1.540909 4.304113 -2.483148 1.041392 0.390552 -0.268660 -1.374714 3.432635 -0.979338 -0.924545 -4.348808 1.444001 -1.153574 -4.662748 -0.337110
wb_dma_ch_pri_enc/inst_u20 2.249334 0.590981 1.846215 0.629327 1.099250 -0.176374 0.668021 -0.929153 -1.170918 -1.000160 -1.621735 2.377124 -1.055582 -0.400602 1.179788 -1.576265 -1.807462 -2.071012 0.499324 0.139823
wb_dma_ch_pri_enc/inst_u21 2.170202 0.511061 1.793820 0.653009 1.081561 -0.165774 0.637382 -0.831434 -1.054409 -0.895105 -1.538488 2.316195 -0.993155 -0.364109 1.157131 -1.566969 -1.618709 -2.009682 0.442859 0.125680
wb_dma_ch_pri_enc/inst_u22 2.160526 0.587678 1.802717 0.640430 1.045043 -0.198543 0.577334 -0.832396 -1.051403 -0.945410 -1.556345 2.351392 -1.014430 -0.341964 1.170919 -1.563075 -1.671022 -2.026985 0.464166 0.165524
wb_dma_ch_pri_enc/inst_u23 2.131593 0.553017 1.797251 0.657517 1.100122 -0.166765 0.638679 -0.858386 -1.098071 -0.991358 -1.469815 2.265843 -1.029552 -0.357294 1.131063 -1.569870 -1.719566 -2.023315 0.465519 0.128621
wb_dma_ch_pri_enc/inst_u24 2.248395 0.547964 1.836589 0.632528 1.124244 -0.229261 0.654912 -0.816805 -1.052724 -0.918870 -1.582746 2.438463 -0.998243 -0.395235 1.188612 -1.620623 -1.600468 -2.053092 0.472567 0.156035
wb_dma_ch_pri_enc/inst_u25 2.224278 0.559409 1.808300 0.632062 1.101047 -0.236183 0.625836 -0.891308 -1.098197 -0.836016 -1.612335 2.389656 -1.061336 -0.384708 1.220050 -1.627469 -1.691496 -2.028799 0.487831 0.130735
wb_dma_ch_pri_enc/inst_u26 2.247865 0.568551 1.887604 0.664608 1.125979 -0.246446 0.669135 -0.868995 -1.070435 -0.917062 -1.609155 2.376326 -0.995164 -0.406897 1.191976 -1.649452 -1.722488 -2.094226 0.463947 0.166186
wb_dma_ch_pri_enc/inst_u27 2.136029 0.591365 1.871961 0.677606 1.061382 -0.246032 0.619268 -0.843998 -1.044258 -0.963970 -1.521859 2.301239 -0.987515 -0.340398 1.213164 -1.585983 -1.686493 -2.055978 0.448715 0.185059
wb_dma/wire_dma_busy -2.831168 -0.528192 2.267370 -0.638802 -2.949055 1.491834 0.190506 -2.064137 -2.438723 -2.934173 1.890009 0.096896 -4.695739 2.076838 -0.669842 1.172054 2.209338 -0.212443 -0.662582 -0.266349
wb_dma_ch_sel/reg_ack_o 5.475930 -1.864832 -0.456959 -0.375241 -1.052655 -0.672342 0.792012 1.301457 1.300334 1.162021 -1.322979 4.679635 -0.736638 -0.373625 -0.057132 0.709625 2.459342 -2.160742 -1.294985 2.563514
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.401510 -0.664868 -0.497711 -1.168845 0.554209 0.692868 1.375081 -1.854330 -1.080207 0.769355 -1.853614 0.651402 -1.530857 -1.288766 0.081936 -0.324941 -0.067163 0.643026 0.693946 -1.761021
wb_dma_rf/reg_csr_r -1.956586 -0.703475 3.338772 1.142324 -1.225467 -1.959832 -2.513298 1.707091 -1.624679 -2.721692 -2.106974 3.241394 -2.937972 4.013190 0.400233 1.083100 0.531510 -2.318156 -0.969313 2.209871
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.943496 0.028103 0.639803 -1.049112 -1.480566 -2.401274 0.762657 -1.667791 0.679656 3.475465 -2.420379 -0.697694 0.148812 0.152034 0.552414 -1.246916 1.720665 1.086440 -0.645318 0.026317
assert_wb_dma_ch_sel 1.339006 -0.656387 -0.508351 -1.183957 0.575956 0.718995 1.373599 -1.851210 -1.061309 0.736095 -1.869190 0.610194 -1.520816 -1.282047 0.095647 -0.305984 -0.080788 0.690666 0.711237 -1.766944
wb_dma_ch_rf/always_27/stmt_1/expr_1 1.209130 2.963238 0.435009 0.402005 -2.873994 0.464759 -0.679105 -0.526806 -1.348259 -1.284012 -2.656244 3.138672 0.568309 1.361615 -1.610161 0.161728 1.479234 0.141694 -2.672606 1.217421
wb_dma_ch_sel/inst_ch2 1.628603 0.166542 0.576784 0.638699 0.481938 -0.601324 -0.328568 0.795800 0.730200 0.892794 -0.578896 2.089540 0.338930 0.084857 0.911279 -0.607518 0.991449 -1.472861 -0.499776 1.042344
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.364833 -0.687037 -0.510009 -1.192288 0.564902 0.705828 1.401374 -1.853446 -1.110598 0.756903 -1.877221 0.660754 -1.562552 -1.324750 0.087285 -0.313765 -0.080717 0.690209 0.751247 -1.820723
wb_dma_ch_sel/assign_122_valid -0.595839 0.892312 0.292454 -1.774594 -1.310895 -1.739037 -0.407807 -1.879786 -0.771012 3.219329 -3.371412 1.623327 -2.094097 0.446842 1.371511 0.282027 2.714603 1.430999 -0.369405 -0.413796
wb_dma_rf/wire_dma_abort 0.269872 0.605744 2.412611 -0.426732 -0.429851 -2.570861 1.337302 -2.403298 -0.333420 2.430124 -3.883890 1.595644 -0.830155 -0.274981 1.693346 -2.789812 -0.077775 -0.988224 -0.061867 0.211240
wb_dma_de/assign_67_dma_done_all/expr_1 2.647427 1.717046 -1.247739 -1.363246 -0.792050 0.916340 -0.631526 -1.958291 -2.471809 1.866804 -2.290675 -0.875014 -2.640582 -1.590345 0.966912 2.207026 0.390882 1.929256 -2.740364 0.486372
wb_dma_de/always_4/if_1/cond -0.809703 2.613661 2.068942 0.185587 -0.145261 0.012402 -1.205210 -2.392123 -3.324821 -0.759105 -2.351196 -0.177064 -2.724528 0.812358 1.577406 0.175610 -1.289460 0.710001 -1.345406 -0.231656
wb_dma_de/always_3/if_1/if_1/stmt_1 0.072637 0.968039 0.532179 1.372028 0.722601 2.490100 1.935411 -3.042033 1.011248 -0.222322 0.295188 -0.695993 2.139748 -0.134711 -1.756363 -1.991352 -0.889171 2.776519 -1.118651 -2.951126
wb_dma_wb_slv/always_3/stmt_1/expr_1 -0.852052 0.591579 1.114081 2.547773 0.923767 0.004096 0.684197 2.344874 0.057010 -1.833907 4.624144 -1.754194 -0.284335 -1.468977 -0.458057 -2.763768 3.956789 -0.377427 -5.515035 1.890521
wb_dma_ch_sel/assign_156_req_p0 -1.649529 1.374682 -0.412341 -1.325943 -2.257268 -0.431177 -1.206835 -0.603173 -1.284743 3.273810 -3.711641 0.501815 -0.304750 -0.168567 0.237561 -0.364786 3.232163 -0.467259 -0.774336 -0.217452
assert_wb_dma_ch_arb/input_advance -1.600467 0.737656 0.700001 -0.235053 -0.378980 -0.431992 0.367184 -2.508332 -1.078287 2.188714 -2.255389 -2.362526 -0.563732 -0.325660 0.486024 -0.739344 0.215172 1.745897 -1.950646 -0.681061
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.373271 -0.622666 -0.027996 -0.930483 -1.168729 -2.124455 0.369785 0.758340 1.786788 1.565645 -0.378257 1.693875 0.695066 0.393257 0.081606 -0.654100 1.458779 -0.583077 1.384698 0.646660
wb_dma_ch_rf/reg_ch_tot_sz_r 0.184526 2.935149 -1.724452 -0.026924 -0.800519 5.082897 0.220105 -3.115431 -3.208876 -0.706536 -1.358774 -2.346334 -2.437584 -2.095282 -1.228763 2.367451 0.717280 1.918401 -2.219196 -1.427413
wb_dma_ch_rf/wire_ch_adr0 -3.322262 -1.565185 1.924816 0.898929 1.371671 -3.850559 0.821508 0.494108 2.476295 0.775888 2.725875 -0.159328 0.705272 2.255664 2.719532 0.096135 4.974687 1.520852 -2.162823 2.491256
wb_dma_ch_rf/wire_ch_adr1 -1.862178 1.990310 -1.180276 1.712889 0.553078 5.531857 -0.908804 1.745721 -1.930574 -2.665330 0.719157 -1.356067 1.749133 -2.051312 -2.462417 -1.125315 1.720698 -3.533325 -1.210475 -1.024742
wb_dma/wire_ch0_adr0 0.034235 0.343754 -0.390468 -0.088763 0.811310 -4.124479 -2.520328 1.920373 3.953342 6.786836 0.680405 1.897813 2.268064 1.214912 2.772453 -1.147154 4.311703 0.306963 -0.645660 1.639059
wb_dma/wire_ch0_adr1 -1.323494 0.556317 -0.629886 0.340837 -1.009072 1.160351 -0.799654 1.196210 -0.351450 0.281601 -0.463856 -1.191547 1.878450 -0.570615 -1.096902 -0.820252 0.326058 -1.796141 -0.174255 -0.023231
wb_dma_ch_pri_enc/wire_pri24_out 2.268496 0.664040 1.885583 0.612524 1.071652 -0.219396 0.648010 -0.990900 -1.176774 -0.846971 -1.707585 2.381297 -1.120170 -0.436962 1.206962 -1.639454 -1.789915 -2.059730 0.486677 0.120403
wb_dma/input_dma_rest_i 0.960301 -3.178138 0.693332 0.627851 1.084723 -0.447202 -0.529420 0.851530 -0.443622 -1.147607 0.587981 0.759817 -1.126981 1.983485 -0.232045 0.801037 0.007723 -0.267123 -1.117967 0.317835
wb_dma_inc30r/assign_1_out 0.271343 -0.201613 -0.918495 -1.431963 1.243495 -2.558795 -1.718687 -0.658320 -0.474136 2.498220 1.197392 -0.978504 -0.808875 1.065293 0.904288 0.393706 -1.403456 1.078747 -0.050273 0.464554
wb_dma_ch_sel/assign_133_req_p0 -2.624632 -0.674578 0.602800 -0.019427 -1.030993 2.101879 0.839928 -0.972816 -0.464304 2.166837 -1.050520 -2.791586 0.947612 -1.969974 0.540726 -1.964812 2.938044 -0.762774 -1.047215 -1.595982
wb_dma_ch_rf/always_23 -2.044204 -0.070447 -0.838850 1.614249 0.830910 3.658528 -0.204650 0.529378 -0.847291 -0.723121 0.235952 -1.907833 1.793945 -0.831506 -1.932379 -1.155137 0.517902 -2.391248 0.171744 -1.648506
wb_dma_inc30r/reg_out_r -0.235476 2.110153 0.080745 2.584752 1.134947 2.823646 0.898691 -1.928647 2.833826 0.502225 1.601914 -1.083240 4.649473 0.400144 -0.644836 -1.812921 1.890052 5.577834 -2.439317 -3.047667
wb_dma/wire_pointer2 1.639032 0.171983 0.531051 0.630136 0.485619 -0.618675 -0.339298 0.758428 0.701995 0.915847 -0.554867 2.129614 0.299198 0.070713 0.908605 -0.593850 0.948454 -1.489847 -0.496619 1.036593
wb_dma/wire_pointer3 3.863841 -3.641237 0.821254 0.131141 2.101794 -0.372187 0.524096 -0.160618 -0.772738 0.439783 -1.776958 3.419878 -2.321436 0.778580 0.740449 -0.052738 0.903545 -1.055859 -0.916593 -0.445823
wb_dma/wire_pointer0 1.974024 -1.170177 -0.195233 0.877213 2.892902 2.747580 1.584967 -1.592023 -0.712786 0.356571 -1.409466 1.757273 -0.994122 -1.431462 -0.015955 -1.209240 1.012998 -1.527946 0.649452 -2.396863
wb_dma/wire_pointer1 3.039204 -0.525738 0.045347 -0.502689 1.054241 0.099367 1.041522 -1.063592 -0.360455 1.675781 -2.440953 2.782637 -1.178533 -1.208329 0.968927 -0.874872 0.997188 -0.845160 0.153411 -0.698792
wb_dma/wire_mast0_err 0.226253 0.704631 2.520478 -0.453337 -0.404668 -2.541179 1.321952 -2.593694 -0.480369 2.545752 -4.013526 1.563356 -0.921175 -0.287224 1.721980 -2.903868 -0.131624 -0.887331 -0.145828 0.102604
wb_dma_ch_rf/always_26 0.866537 1.764778 0.583938 0.598817 -2.784539 0.744402 -0.190756 1.362715 -1.581750 -3.814557 -1.749320 2.722667 1.407925 1.048774 -2.005339 0.144394 1.721717 0.610680 -3.500442 1.210336
wb_dma_de/always_23/block_1/case_1/block_5 0.356240 -0.267330 2.505673 1.725130 4.059846 -1.841237 -1.112369 -2.353367 -2.694816 -2.464080 0.149432 0.370274 -4.613396 3.972454 0.394634 2.504844 -3.547126 3.595304 -4.562089 0.342686
wb_dma_ch_sel/assign_144_req_p0/expr_1 -1.717965 1.144292 -0.397218 -1.305808 -2.091343 -0.535479 -1.087934 -0.525874 -1.132853 3.151127 -3.441951 0.532021 -0.237949 -0.046916 0.278936 -0.360198 3.231848 -0.480931 -0.651439 -0.176461
wb_dma_ch_rf/wire_ch_am0_we 0.220991 -0.202126 -0.932548 -1.466396 1.280504 -2.578961 -1.714130 -0.658432 -0.436103 2.460465 1.277335 -1.011972 -0.762204 1.080536 0.867820 0.396963 -1.423270 1.185006 0.001591 0.376148
wb_dma_ch_rf/always_25 -0.037902 0.611378 0.450792 0.495573 -0.407765 0.440191 1.668221 0.300650 -0.148857 -3.720261 -0.231812 1.916364 1.746040 0.471647 -1.413447 -0.536247 1.548887 2.492129 -1.789775 -0.761568
wb_dma/wire_dma_rest 1.127048 -3.273312 0.709369 0.577929 1.145328 -0.471275 -0.432671 0.800266 -0.418282 -1.081363 0.504046 0.877263 -1.220764 1.929819 -0.220347 0.747987 0.064919 -0.308927 -1.100110 0.273251
wb_dma_wb_mast/input_mast_adr -0.496797 0.365868 0.301833 0.477255 -1.906843 1.065552 -0.476364 0.317397 0.729282 1.858843 0.081440 -3.260370 2.951435 -1.191580 -0.916299 -1.959241 -1.712272 -0.714424 -1.541006 -0.044719
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.809674 -1.783396 0.598893 -0.397748 1.325659 0.337924 2.443226 -0.209052 -0.363630 -0.073714 -0.969957 1.837233 -0.919443 -2.229813 1.944042 -1.081855 2.754672 -1.382388 0.391944 -0.339648
wb_dma_ch_sel/always_44/case_1 -2.382665 -2.160879 2.277396 1.753329 0.515578 -1.893942 2.303572 1.782179 3.926251 0.832062 1.642055 1.816148 2.022408 0.407268 2.248708 -1.439000 7.078687 -1.591858 -1.430268 2.263177
wb_dma/wire_ch0_am0 0.342606 -0.162750 -0.941241 -1.445314 1.207425 -2.472947 -1.656240 -0.708943 -0.579261 2.422764 1.179464 -0.984433 -0.818754 1.001621 0.862742 0.429091 -1.356985 1.047630 -0.147745 0.505524
wb_dma/wire_ch0_am1 0.110497 1.644307 -0.133261 -0.061788 -0.043698 -0.002462 1.211572 -1.665427 0.480070 -0.750846 -0.840460 2.130361 1.119072 0.729742 -1.120711 -0.613102 0.830465 2.703441 -0.060278 -1.483522
wb_dma_ch_rf/always_19/if_1 -1.452117 1.366859 -0.450643 -0.237005 -0.917349 0.532021 -2.186763 0.843974 -1.162462 -1.830335 1.314979 -0.173966 -1.171499 1.473201 -0.074974 2.447093 0.266152 1.055473 0.033933 0.368183
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -3.351128 -1.616745 2.059630 1.104618 1.412428 -3.785629 0.952713 0.703076 2.668244 0.502634 2.711443 0.122734 0.761663 2.266545 2.801973 0.116694 5.321242 1.401808 -2.005169 2.487392
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -0.988340 -0.693392 -1.326006 1.889374 4.992085 -1.905345 -4.726236 0.100452 -1.899325 5.452435 -1.946778 -1.953887 -0.821015 3.035968 1.661902 0.788799 1.604902 -0.982953 -2.348222 0.360294
wb_dma_de/always_18/stmt_1/expr_1/expr_1 1.076957 -0.167836 -4.048347 -0.029401 1.480873 0.556868 0.295075 -0.544358 -1.288182 1.053775 -0.150905 -1.890581 0.647215 -0.737998 -0.738553 1.749458 2.915023 -2.385118 0.431531 1.956977
wb_dma_de/always_3/if_1 -1.175667 1.401423 -0.101458 1.693721 -0.153563 3.497570 1.052356 -1.751922 0.613841 0.030763 -0.086445 -1.800768 3.787599 -0.594170 -2.755218 -2.699378 -0.533226 0.954391 -1.264334 -2.903433
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.662558 1.104698 1.810959 1.125288 0.061479 -0.292996 -0.338698 0.110574 -0.805006 -2.591607 0.720494 -0.286409 0.070450 0.765344 0.220329 -0.812973 -2.756143 -1.272945 0.378225 0.810580
wb_dma_ch_rf/assign_16_ch_adr1_we -2.026179 -0.107568 -0.928578 1.634413 0.831370 3.857840 -0.143255 0.571483 -0.817849 -0.839237 0.241218 -1.913630 1.853399 -0.959112 -2.004933 -1.184511 0.488919 -2.514633 0.258736 -1.738635
wb_dma_wb_if/wire_wbm_data_o -3.764547 -1.397000 1.706202 2.360901 -1.564393 -0.743087 0.848739 -0.695571 2.106265 0.106018 3.979978 -5.503352 0.367954 1.524430 -0.402017 0.736248 -1.898431 0.072309 0.704273 1.190357
wb_dma_ch_pri_enc/wire_pri_out_tmp 2.190058 0.545429 1.757642 0.630410 1.106666 -0.210123 0.666146 -0.860960 -1.066089 -0.888679 -1.505916 2.271605 -0.994403 -0.379712 1.175698 -1.577808 -1.583364 -1.981516 0.427597 0.176142
wb_dma_ch_sel/always_2/stmt_1/expr_1 -0.270043 0.035431 0.283091 -1.342794 0.197374 0.288677 1.692212 -4.226928 -2.103943 2.821137 -3.994778 -1.709509 -2.016766 -1.556583 0.595335 -1.055065 0.127467 2.369816 -1.289286 -2.399743
wb_dma_ch_sel/always_48/case_1/stmt_1 1.897429 -4.304369 1.018332 1.487037 0.519971 1.906153 4.592977 -2.468569 1.672225 2.174039 -0.719255 -1.057717 3.345835 -1.460445 -1.363111 -3.399915 3.731619 0.033220 -5.173927 -0.927796
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.679650 1.026698 1.712915 1.094960 0.064927 -0.239017 -0.383066 0.187998 -0.754742 -2.580787 0.797414 -0.317302 0.126295 0.788792 0.207342 -0.695694 -2.632234 -1.264930 0.351726 0.836762
assert_wb_dma_ch_arb/input_grant0 -1.582628 0.703582 0.705381 -0.192182 -0.363696 -0.422019 0.380556 -2.464373 -1.053210 2.133934 -2.221201 -2.342390 -0.513970 -0.319064 0.497840 -0.735646 0.223557 1.737071 -1.980930 -0.661920
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.740017 1.114828 1.814437 1.180172 0.070699 -0.266246 -0.375155 0.150355 -0.765019 -2.624373 0.782243 -0.313069 0.094413 0.804170 0.242726 -0.767699 -2.735739 -1.297900 0.342725 0.849580
wb_dma_ch_pri_enc/wire_pri18_out 2.209871 0.635492 1.899266 0.656703 1.058298 -0.234342 0.603191 -0.906957 -1.100332 -0.900372 -1.649755 2.365227 -1.058330 -0.378520 1.238898 -1.639908 -1.762707 -2.060141 0.498247 0.140542
wb_dma_de/assign_6_adr0_cnt_next -1.840296 0.988382 0.730580 0.550714 0.209028 -0.442651 -0.209129 -0.581457 -0.322979 -1.627799 0.168417 -0.858399 -0.612199 1.407471 0.217888 1.200022 -0.600562 2.975313 -0.386255 -0.444808
wb_dma_ch_rf/reg_ch_err 0.315761 0.616299 2.371578 -0.526690 -0.398994 -2.533154 1.399561 -2.582767 -0.442613 2.531477 -4.043355 1.605348 -0.946540 -0.327524 1.688137 -2.787358 -0.056771 -0.840136 -0.089196 0.081453
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.363597 -0.642346 -0.513938 -1.149636 0.577326 0.683906 1.365876 -1.802346 -1.041257 0.731289 -1.840250 0.656248 -1.512455 -1.291228 0.086599 -0.287534 -0.093938 0.670491 0.762644 -1.800539
wb_dma_wb_slv/input_wb_addr_i -2.368864 0.508661 2.861266 3.896780 -2.027280 0.775102 -2.411001 4.040144 1.250250 -2.639721 2.421801 -1.835716 1.453229 1.708791 0.226183 1.721528 0.621729 -2.190871 -4.813901 4.066632
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.647421 1.060070 1.743029 1.097486 0.048434 -0.300089 -0.313094 0.099745 -0.742419 -2.477412 0.696229 -0.306217 0.132478 0.776288 0.227327 -0.760619 -2.645763 -1.221390 0.317778 0.804410
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.734773 1.103688 1.862069 1.175336 0.080743 -0.291302 -0.373788 0.195964 -0.787958 -2.670127 0.823553 -0.378098 0.110807 0.820279 0.255865 -0.762423 -2.794156 -1.287279 0.302984 0.871625
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.699215 1.094461 1.732511 1.095031 0.077755 -0.308820 -0.348948 0.094116 -0.772383 -2.460252 0.757333 -0.347505 0.143674 0.788402 0.226346 -0.767506 -2.592895 -1.235995 0.295392 0.827685
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 2.518429 1.527039 -1.174851 -1.124377 -0.701948 0.986402 -0.603305 -1.793759 -2.396953 1.621674 -1.874749 -1.029214 -2.466554 -1.497905 0.942753 2.274009 0.514138 1.786469 -2.938636 0.707647
