// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="activation_accelerator_activation_accelerator,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.331000,HLS_SYN_LAT=30795,HLS_SYN_TPT=none,HLS_SYN_MEM=333,HLS_SYN_DSP=0,HLS_SYN_FF=34387,HLS_SYN_LUT=61000,HLS_VERSION=2022_2}" *)

module activation_accelerator (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] in0;
wire   [63:0] in1;
wire   [63:0] out_r;
wire   [31:0] stage;
wire   [31:0] config_r;
reg   [15:0] buf0_address0;
reg    buf0_ce0;
reg    buf0_we0;
wire   [15:0] buf0_q0;
reg   [9:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
wire   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q0;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state13;
reg    gmem2_blk_n_AW;
wire    ap_CS_fsm_state2;
reg    gmem2_blk_n_B;
wire    ap_CS_fsm_state9;
wire   [31:0] stage_read_read_fu_356_p2;
reg   [31:0] stage_read_reg_594;
reg   [62:0] trunc_ln3_reg_598;
wire   [0:0] icmp_ln1343_fu_558_p2;
reg   [0:0] icmp_ln1343_reg_604;
reg   [62:0] trunc_ln_reg_608;
reg   [9:0] x_address0;
reg    x_ce0;
reg    x_we0;
wire   [31:0] x_q0;
reg    x_ce1;
wire   [31:0] x_q1;
reg    x_ce2;
wire   [31:0] x_q2;
reg    x_ce3;
wire   [31:0] x_q3;
reg    x_ce4;
wire   [31:0] x_q4;
reg    x_ce5;
wire   [31:0] x_q5;
reg    x_ce6;
wire   [31:0] x_q6;
reg    x_ce7;
wire   [31:0] x_q7;
reg    x_ce8;
wire   [31:0] x_q8;
reg    x_ce9;
wire   [31:0] x_q9;
reg    x_ce10;
wire   [31:0] x_q10;
reg    x_ce11;
wire   [31:0] x_q11;
reg    x_ce12;
wire   [31:0] x_q12;
reg    x_ce13;
wire   [31:0] x_q13;
reg    x_ce14;
wire   [31:0] x_q14;
reg    x_ce15;
wire   [31:0] x_q15;
reg    x_ce16;
wire   [31:0] x_q16;
wire    grp_bf16_to_float_fu_389_ap_start;
wire    grp_bf16_to_float_fu_389_ap_done;
wire    grp_bf16_to_float_fu_389_ap_idle;
wire    grp_bf16_to_float_fu_389_ap_ready;
wire   [9:0] grp_bf16_to_float_fu_389_out_0_address0;
wire    grp_bf16_to_float_fu_389_out_0_ce0;
wire    grp_bf16_to_float_fu_389_out_0_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_0_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_1_address0;
wire    grp_bf16_to_float_fu_389_out_1_ce0;
wire    grp_bf16_to_float_fu_389_out_1_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_1_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_2_address0;
wire    grp_bf16_to_float_fu_389_out_2_ce0;
wire    grp_bf16_to_float_fu_389_out_2_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_2_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_3_address0;
wire    grp_bf16_to_float_fu_389_out_3_ce0;
wire    grp_bf16_to_float_fu_389_out_3_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_3_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_4_address0;
wire    grp_bf16_to_float_fu_389_out_4_ce0;
wire    grp_bf16_to_float_fu_389_out_4_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_4_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_5_address0;
wire    grp_bf16_to_float_fu_389_out_5_ce0;
wire    grp_bf16_to_float_fu_389_out_5_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_5_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_6_address0;
wire    grp_bf16_to_float_fu_389_out_6_ce0;
wire    grp_bf16_to_float_fu_389_out_6_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_6_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_7_address0;
wire    grp_bf16_to_float_fu_389_out_7_ce0;
wire    grp_bf16_to_float_fu_389_out_7_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_7_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_8_address0;
wire    grp_bf16_to_float_fu_389_out_8_ce0;
wire    grp_bf16_to_float_fu_389_out_8_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_8_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_9_address0;
wire    grp_bf16_to_float_fu_389_out_9_ce0;
wire    grp_bf16_to_float_fu_389_out_9_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_9_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_10_address0;
wire    grp_bf16_to_float_fu_389_out_10_ce0;
wire    grp_bf16_to_float_fu_389_out_10_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_10_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_11_address0;
wire    grp_bf16_to_float_fu_389_out_11_ce0;
wire    grp_bf16_to_float_fu_389_out_11_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_11_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_12_address0;
wire    grp_bf16_to_float_fu_389_out_12_ce0;
wire    grp_bf16_to_float_fu_389_out_12_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_12_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_13_address0;
wire    grp_bf16_to_float_fu_389_out_13_ce0;
wire    grp_bf16_to_float_fu_389_out_13_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_13_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_14_address0;
wire    grp_bf16_to_float_fu_389_out_14_ce0;
wire    grp_bf16_to_float_fu_389_out_14_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_14_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_15_address0;
wire    grp_bf16_to_float_fu_389_out_15_ce0;
wire    grp_bf16_to_float_fu_389_out_15_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_15_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_16_address0;
wire    grp_bf16_to_float_fu_389_out_16_ce0;
wire    grp_bf16_to_float_fu_389_out_16_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_16_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_17_address0;
wire    grp_bf16_to_float_fu_389_out_17_ce0;
wire    grp_bf16_to_float_fu_389_out_17_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_17_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_18_address0;
wire    grp_bf16_to_float_fu_389_out_18_ce0;
wire    grp_bf16_to_float_fu_389_out_18_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_18_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_19_address0;
wire    grp_bf16_to_float_fu_389_out_19_ce0;
wire    grp_bf16_to_float_fu_389_out_19_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_19_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_20_address0;
wire    grp_bf16_to_float_fu_389_out_20_ce0;
wire    grp_bf16_to_float_fu_389_out_20_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_20_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_21_address0;
wire    grp_bf16_to_float_fu_389_out_21_ce0;
wire    grp_bf16_to_float_fu_389_out_21_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_21_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_22_address0;
wire    grp_bf16_to_float_fu_389_out_22_ce0;
wire    grp_bf16_to_float_fu_389_out_22_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_22_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_23_address0;
wire    grp_bf16_to_float_fu_389_out_23_ce0;
wire    grp_bf16_to_float_fu_389_out_23_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_23_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_24_address0;
wire    grp_bf16_to_float_fu_389_out_24_ce0;
wire    grp_bf16_to_float_fu_389_out_24_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_24_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_25_address0;
wire    grp_bf16_to_float_fu_389_out_25_ce0;
wire    grp_bf16_to_float_fu_389_out_25_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_25_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_26_address0;
wire    grp_bf16_to_float_fu_389_out_26_ce0;
wire    grp_bf16_to_float_fu_389_out_26_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_26_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_27_address0;
wire    grp_bf16_to_float_fu_389_out_27_ce0;
wire    grp_bf16_to_float_fu_389_out_27_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_27_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_28_address0;
wire    grp_bf16_to_float_fu_389_out_28_ce0;
wire    grp_bf16_to_float_fu_389_out_28_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_28_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_29_address0;
wire    grp_bf16_to_float_fu_389_out_29_ce0;
wire    grp_bf16_to_float_fu_389_out_29_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_29_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_30_address0;
wire    grp_bf16_to_float_fu_389_out_30_ce0;
wire    grp_bf16_to_float_fu_389_out_30_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_30_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_31_address0;
wire    grp_bf16_to_float_fu_389_out_31_ce0;
wire    grp_bf16_to_float_fu_389_out_31_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_31_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_32_address0;
wire    grp_bf16_to_float_fu_389_out_32_ce0;
wire    grp_bf16_to_float_fu_389_out_32_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_32_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_33_address0;
wire    grp_bf16_to_float_fu_389_out_33_ce0;
wire    grp_bf16_to_float_fu_389_out_33_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_33_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_34_address0;
wire    grp_bf16_to_float_fu_389_out_34_ce0;
wire    grp_bf16_to_float_fu_389_out_34_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_34_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_35_address0;
wire    grp_bf16_to_float_fu_389_out_35_ce0;
wire    grp_bf16_to_float_fu_389_out_35_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_35_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_36_address0;
wire    grp_bf16_to_float_fu_389_out_36_ce0;
wire    grp_bf16_to_float_fu_389_out_36_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_36_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_37_address0;
wire    grp_bf16_to_float_fu_389_out_37_ce0;
wire    grp_bf16_to_float_fu_389_out_37_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_37_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_38_address0;
wire    grp_bf16_to_float_fu_389_out_38_ce0;
wire    grp_bf16_to_float_fu_389_out_38_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_38_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_39_address0;
wire    grp_bf16_to_float_fu_389_out_39_ce0;
wire    grp_bf16_to_float_fu_389_out_39_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_39_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_40_address0;
wire    grp_bf16_to_float_fu_389_out_40_ce0;
wire    grp_bf16_to_float_fu_389_out_40_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_40_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_41_address0;
wire    grp_bf16_to_float_fu_389_out_41_ce0;
wire    grp_bf16_to_float_fu_389_out_41_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_41_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_42_address0;
wire    grp_bf16_to_float_fu_389_out_42_ce0;
wire    grp_bf16_to_float_fu_389_out_42_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_42_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_43_address0;
wire    grp_bf16_to_float_fu_389_out_43_ce0;
wire    grp_bf16_to_float_fu_389_out_43_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_43_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_44_address0;
wire    grp_bf16_to_float_fu_389_out_44_ce0;
wire    grp_bf16_to_float_fu_389_out_44_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_44_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_45_address0;
wire    grp_bf16_to_float_fu_389_out_45_ce0;
wire    grp_bf16_to_float_fu_389_out_45_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_45_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_46_address0;
wire    grp_bf16_to_float_fu_389_out_46_ce0;
wire    grp_bf16_to_float_fu_389_out_46_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_46_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_47_address0;
wire    grp_bf16_to_float_fu_389_out_47_ce0;
wire    grp_bf16_to_float_fu_389_out_47_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_47_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_48_address0;
wire    grp_bf16_to_float_fu_389_out_48_ce0;
wire    grp_bf16_to_float_fu_389_out_48_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_48_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_49_address0;
wire    grp_bf16_to_float_fu_389_out_49_ce0;
wire    grp_bf16_to_float_fu_389_out_49_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_49_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_50_address0;
wire    grp_bf16_to_float_fu_389_out_50_ce0;
wire    grp_bf16_to_float_fu_389_out_50_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_50_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_51_address0;
wire    grp_bf16_to_float_fu_389_out_51_ce0;
wire    grp_bf16_to_float_fu_389_out_51_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_51_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_52_address0;
wire    grp_bf16_to_float_fu_389_out_52_ce0;
wire    grp_bf16_to_float_fu_389_out_52_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_52_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_53_address0;
wire    grp_bf16_to_float_fu_389_out_53_ce0;
wire    grp_bf16_to_float_fu_389_out_53_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_53_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_54_address0;
wire    grp_bf16_to_float_fu_389_out_54_ce0;
wire    grp_bf16_to_float_fu_389_out_54_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_54_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_55_address0;
wire    grp_bf16_to_float_fu_389_out_55_ce0;
wire    grp_bf16_to_float_fu_389_out_55_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_55_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_56_address0;
wire    grp_bf16_to_float_fu_389_out_56_ce0;
wire    grp_bf16_to_float_fu_389_out_56_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_56_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_57_address0;
wire    grp_bf16_to_float_fu_389_out_57_ce0;
wire    grp_bf16_to_float_fu_389_out_57_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_57_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_58_address0;
wire    grp_bf16_to_float_fu_389_out_58_ce0;
wire    grp_bf16_to_float_fu_389_out_58_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_58_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_59_address0;
wire    grp_bf16_to_float_fu_389_out_59_ce0;
wire    grp_bf16_to_float_fu_389_out_59_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_59_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_60_address0;
wire    grp_bf16_to_float_fu_389_out_60_ce0;
wire    grp_bf16_to_float_fu_389_out_60_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_60_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_61_address0;
wire    grp_bf16_to_float_fu_389_out_61_ce0;
wire    grp_bf16_to_float_fu_389_out_61_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_61_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_62_address0;
wire    grp_bf16_to_float_fu_389_out_62_ce0;
wire    grp_bf16_to_float_fu_389_out_62_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_62_d0;
wire   [9:0] grp_bf16_to_float_fu_389_out_63_address0;
wire    grp_bf16_to_float_fu_389_out_63_ce0;
wire    grp_bf16_to_float_fu_389_out_63_we0;
wire   [31:0] grp_bf16_to_float_fu_389_out_63_d0;
wire   [15:0] grp_bf16_to_float_fu_389_buf0_address0;
wire    grp_bf16_to_float_fu_389_buf0_ce0;
wire    grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_start;
wire    grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_done;
wire    grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_idle;
wire    grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_ready;
wire    grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWVALID;
wire   [63:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWADDR;
wire   [0:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWID;
wire   [31:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWLEN;
wire   [2:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWSIZE;
wire   [1:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWBURST;
wire   [1:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWLOCK;
wire   [3:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWCACHE;
wire   [2:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWPROT;
wire   [3:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWQOS;
wire   [3:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWREGION;
wire   [0:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWUSER;
wire    grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WVALID;
wire   [15:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WDATA;
wire   [1:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WSTRB;
wire    grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WLAST;
wire   [0:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WID;
wire   [0:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WUSER;
wire    grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARVALID;
wire   [63:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARADDR;
wire   [0:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARID;
wire   [31:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARLEN;
wire   [2:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARSIZE;
wire   [1:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARBURST;
wire   [1:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARLOCK;
wire   [3:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARCACHE;
wire   [2:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARPROT;
wire   [3:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARQOS;
wire   [3:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARREGION;
wire   [0:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARUSER;
wire    grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_RREADY;
wire    grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_BREADY;
wire   [9:0] grp_activation_accelerator_Pipeline_stage_2_store_fu_523_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
wire    grp_activation_accelerator_Pipeline_stage_2_store_fu_523_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
wire    grp_float_safe_softmax3_64_s_fu_532_ap_start;
wire    grp_float_safe_softmax3_64_s_fu_532_ap_done;
wire    grp_float_safe_softmax3_64_s_fu_532_ap_idle;
wire    grp_float_safe_softmax3_64_s_fu_532_ap_ready;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address0;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce0;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address1;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce1;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address2;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce2;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address3;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce3;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address4;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce4;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address5;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce5;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address6;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce6;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address7;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce7;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address8;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce8;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address9;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce9;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address10;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce10;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address11;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce11;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address12;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce12;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address13;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce13;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address14;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce14;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address15;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce15;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_x_0_address16;
wire    grp_float_safe_softmax3_64_s_fu_532_x_0_ce16;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
wire    grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
wire    grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
wire   [15:0] grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
wire   [9:0] grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1;
wire    grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
wire    grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
wire   [15:0] grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1;
wire    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_start;
wire    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_done;
wire    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_idle;
wire    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_ready;
wire    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWVALID;
wire   [63:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWADDR;
wire   [0:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWID;
wire   [31:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWLEN;
wire   [2:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWBURST;
wire   [1:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWPROT;
wire   [3:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWQOS;
wire   [3:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWREGION;
wire   [0:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWUSER;
wire    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_WVALID;
wire   [15:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_WDATA;
wire   [1:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_WSTRB;
wire    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_WLAST;
wire   [0:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_WID;
wire   [0:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_WUSER;
wire    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARVALID;
wire   [63:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARADDR;
wire   [0:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARID;
wire   [31:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARLEN;
wire   [2:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARBURST;
wire   [1:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARPROT;
wire   [3:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARQOS;
wire   [3:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARREGION;
wire   [0:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARUSER;
wire    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_RREADY;
wire    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_BREADY;
wire   [15:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_buf0_address0;
wire    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_buf0_ce0;
wire    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_buf0_we0;
wire   [15:0] grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_buf0_d0;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [31:0] gmem0_ARLEN;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [15:0] gmem0_RDATA;
wire   [9:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
reg    gmem2_AWVALID;
wire    gmem2_AWREADY;
reg   [63:0] gmem2_AWADDR;
reg   [31:0] gmem2_AWLEN;
reg    gmem2_WVALID;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [15:0] gmem2_RDATA;
wire   [9:0] gmem2_RFIFONUM;
wire    gmem2_BVALID;
reg    gmem2_BREADY;
reg    grp_bf16_to_float_fu_389_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_float_safe_softmax3_64_s_fu_532_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire  signed [63:0] sext_ln1380_fu_574_p1;
wire  signed [63:0] sext_ln1324_fu_584_p1;
reg    ap_block_state21_on_subcall_done;
reg   [20:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_block_state12_on_subcall_done;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 grp_bf16_to_float_fu_389_ap_start_reg = 1'b0;
#0 grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_start_reg = 1'b0;
#0 grp_float_safe_softmax3_64_s_fu_532_ap_start_reg = 1'b0;
#0 grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_start_reg = 1'b0;
end

activation_accelerator_buf0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 49152 ),
    .AddressWidth( 16 ))
buf0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf0_address0),
    .ce0(buf0_ce0),
    .we0(buf0_we0),
    .d0(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_buf0_d0),
    .q0(buf0_q0)
);

activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAMbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0),
    .ce0(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0),
    .we0(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0),
    .d0(grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0),
    .q0(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q0),
    .address1(grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1),
    .ce1(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1),
    .we1(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1),
    .d1(grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1)
);

activation_accelerator_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_address0),
    .ce0(x_ce0),
    .we0(x_we0),
    .d0(grp_bf16_to_float_fu_389_out_0_d0),
    .q0(x_q0),
    .address1(grp_float_safe_softmax3_64_s_fu_532_x_0_address1),
    .ce1(x_ce1),
    .q1(x_q1),
    .address2(grp_float_safe_softmax3_64_s_fu_532_x_0_address2),
    .ce2(x_ce2),
    .q2(x_q2),
    .address3(grp_float_safe_softmax3_64_s_fu_532_x_0_address3),
    .ce3(x_ce3),
    .q3(x_q3),
    .address4(grp_float_safe_softmax3_64_s_fu_532_x_0_address4),
    .ce4(x_ce4),
    .q4(x_q4),
    .address5(grp_float_safe_softmax3_64_s_fu_532_x_0_address5),
    .ce5(x_ce5),
    .q5(x_q5),
    .address6(grp_float_safe_softmax3_64_s_fu_532_x_0_address6),
    .ce6(x_ce6),
    .q6(x_q6),
    .address7(grp_float_safe_softmax3_64_s_fu_532_x_0_address7),
    .ce7(x_ce7),
    .q7(x_q7),
    .address8(grp_float_safe_softmax3_64_s_fu_532_x_0_address8),
    .ce8(x_ce8),
    .q8(x_q8),
    .address9(grp_float_safe_softmax3_64_s_fu_532_x_0_address9),
    .ce9(x_ce9),
    .q9(x_q9),
    .address10(grp_float_safe_softmax3_64_s_fu_532_x_0_address10),
    .ce10(x_ce10),
    .q10(x_q10),
    .address11(grp_float_safe_softmax3_64_s_fu_532_x_0_address11),
    .ce11(x_ce11),
    .q11(x_q11),
    .address12(grp_float_safe_softmax3_64_s_fu_532_x_0_address12),
    .ce12(x_ce12),
    .q12(x_q12),
    .address13(grp_float_safe_softmax3_64_s_fu_532_x_0_address13),
    .ce13(x_ce13),
    .q13(x_q13),
    .address14(grp_float_safe_softmax3_64_s_fu_532_x_0_address14),
    .ce14(x_ce14),
    .q14(x_q14),
    .address15(grp_float_safe_softmax3_64_s_fu_532_x_0_address15),
    .ce15(x_ce15),
    .q15(x_q15),
    .address16(grp_float_safe_softmax3_64_s_fu_532_x_0_address16),
    .ce16(x_ce16),
    .q16(x_q16)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_1_address0),
    .ce0(grp_bf16_to_float_fu_389_out_1_ce0),
    .we0(grp_bf16_to_float_fu_389_out_1_we0),
    .d0(grp_bf16_to_float_fu_389_out_1_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_2_address0),
    .ce0(grp_bf16_to_float_fu_389_out_2_ce0),
    .we0(grp_bf16_to_float_fu_389_out_2_we0),
    .d0(grp_bf16_to_float_fu_389_out_2_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_3_address0),
    .ce0(grp_bf16_to_float_fu_389_out_3_ce0),
    .we0(grp_bf16_to_float_fu_389_out_3_we0),
    .d0(grp_bf16_to_float_fu_389_out_3_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_4_address0),
    .ce0(grp_bf16_to_float_fu_389_out_4_ce0),
    .we0(grp_bf16_to_float_fu_389_out_4_we0),
    .d0(grp_bf16_to_float_fu_389_out_4_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_5_address0),
    .ce0(grp_bf16_to_float_fu_389_out_5_ce0),
    .we0(grp_bf16_to_float_fu_389_out_5_we0),
    .d0(grp_bf16_to_float_fu_389_out_5_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_6_address0),
    .ce0(grp_bf16_to_float_fu_389_out_6_ce0),
    .we0(grp_bf16_to_float_fu_389_out_6_we0),
    .d0(grp_bf16_to_float_fu_389_out_6_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_7_address0),
    .ce0(grp_bf16_to_float_fu_389_out_7_ce0),
    .we0(grp_bf16_to_float_fu_389_out_7_we0),
    .d0(grp_bf16_to_float_fu_389_out_7_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_8_address0),
    .ce0(grp_bf16_to_float_fu_389_out_8_ce0),
    .we0(grp_bf16_to_float_fu_389_out_8_we0),
    .d0(grp_bf16_to_float_fu_389_out_8_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_9_address0),
    .ce0(grp_bf16_to_float_fu_389_out_9_ce0),
    .we0(grp_bf16_to_float_fu_389_out_9_we0),
    .d0(grp_bf16_to_float_fu_389_out_9_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_10_address0),
    .ce0(grp_bf16_to_float_fu_389_out_10_ce0),
    .we0(grp_bf16_to_float_fu_389_out_10_we0),
    .d0(grp_bf16_to_float_fu_389_out_10_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_11_address0),
    .ce0(grp_bf16_to_float_fu_389_out_11_ce0),
    .we0(grp_bf16_to_float_fu_389_out_11_we0),
    .d0(grp_bf16_to_float_fu_389_out_11_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_12_address0),
    .ce0(grp_bf16_to_float_fu_389_out_12_ce0),
    .we0(grp_bf16_to_float_fu_389_out_12_we0),
    .d0(grp_bf16_to_float_fu_389_out_12_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_13_address0),
    .ce0(grp_bf16_to_float_fu_389_out_13_ce0),
    .we0(grp_bf16_to_float_fu_389_out_13_we0),
    .d0(grp_bf16_to_float_fu_389_out_13_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_14_address0),
    .ce0(grp_bf16_to_float_fu_389_out_14_ce0),
    .we0(grp_bf16_to_float_fu_389_out_14_we0),
    .d0(grp_bf16_to_float_fu_389_out_14_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_15_address0),
    .ce0(grp_bf16_to_float_fu_389_out_15_ce0),
    .we0(grp_bf16_to_float_fu_389_out_15_we0),
    .d0(grp_bf16_to_float_fu_389_out_15_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_16_address0),
    .ce0(grp_bf16_to_float_fu_389_out_16_ce0),
    .we0(grp_bf16_to_float_fu_389_out_16_we0),
    .d0(grp_bf16_to_float_fu_389_out_16_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_17_address0),
    .ce0(grp_bf16_to_float_fu_389_out_17_ce0),
    .we0(grp_bf16_to_float_fu_389_out_17_we0),
    .d0(grp_bf16_to_float_fu_389_out_17_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_18_address0),
    .ce0(grp_bf16_to_float_fu_389_out_18_ce0),
    .we0(grp_bf16_to_float_fu_389_out_18_we0),
    .d0(grp_bf16_to_float_fu_389_out_18_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_19_address0),
    .ce0(grp_bf16_to_float_fu_389_out_19_ce0),
    .we0(grp_bf16_to_float_fu_389_out_19_we0),
    .d0(grp_bf16_to_float_fu_389_out_19_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_20_address0),
    .ce0(grp_bf16_to_float_fu_389_out_20_ce0),
    .we0(grp_bf16_to_float_fu_389_out_20_we0),
    .d0(grp_bf16_to_float_fu_389_out_20_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_21_address0),
    .ce0(grp_bf16_to_float_fu_389_out_21_ce0),
    .we0(grp_bf16_to_float_fu_389_out_21_we0),
    .d0(grp_bf16_to_float_fu_389_out_21_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_22_address0),
    .ce0(grp_bf16_to_float_fu_389_out_22_ce0),
    .we0(grp_bf16_to_float_fu_389_out_22_we0),
    .d0(grp_bf16_to_float_fu_389_out_22_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_23_address0),
    .ce0(grp_bf16_to_float_fu_389_out_23_ce0),
    .we0(grp_bf16_to_float_fu_389_out_23_we0),
    .d0(grp_bf16_to_float_fu_389_out_23_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_24_address0),
    .ce0(grp_bf16_to_float_fu_389_out_24_ce0),
    .we0(grp_bf16_to_float_fu_389_out_24_we0),
    .d0(grp_bf16_to_float_fu_389_out_24_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_25_address0),
    .ce0(grp_bf16_to_float_fu_389_out_25_ce0),
    .we0(grp_bf16_to_float_fu_389_out_25_we0),
    .d0(grp_bf16_to_float_fu_389_out_25_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_26_address0),
    .ce0(grp_bf16_to_float_fu_389_out_26_ce0),
    .we0(grp_bf16_to_float_fu_389_out_26_we0),
    .d0(grp_bf16_to_float_fu_389_out_26_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_27_address0),
    .ce0(grp_bf16_to_float_fu_389_out_27_ce0),
    .we0(grp_bf16_to_float_fu_389_out_27_we0),
    .d0(grp_bf16_to_float_fu_389_out_27_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_28_address0),
    .ce0(grp_bf16_to_float_fu_389_out_28_ce0),
    .we0(grp_bf16_to_float_fu_389_out_28_we0),
    .d0(grp_bf16_to_float_fu_389_out_28_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_29_address0),
    .ce0(grp_bf16_to_float_fu_389_out_29_ce0),
    .we0(grp_bf16_to_float_fu_389_out_29_we0),
    .d0(grp_bf16_to_float_fu_389_out_29_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_30_address0),
    .ce0(grp_bf16_to_float_fu_389_out_30_ce0),
    .we0(grp_bf16_to_float_fu_389_out_30_we0),
    .d0(grp_bf16_to_float_fu_389_out_30_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_31_address0),
    .ce0(grp_bf16_to_float_fu_389_out_31_ce0),
    .we0(grp_bf16_to_float_fu_389_out_31_we0),
    .d0(grp_bf16_to_float_fu_389_out_31_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_32_address0),
    .ce0(grp_bf16_to_float_fu_389_out_32_ce0),
    .we0(grp_bf16_to_float_fu_389_out_32_we0),
    .d0(grp_bf16_to_float_fu_389_out_32_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_33_address0),
    .ce0(grp_bf16_to_float_fu_389_out_33_ce0),
    .we0(grp_bf16_to_float_fu_389_out_33_we0),
    .d0(grp_bf16_to_float_fu_389_out_33_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_34_address0),
    .ce0(grp_bf16_to_float_fu_389_out_34_ce0),
    .we0(grp_bf16_to_float_fu_389_out_34_we0),
    .d0(grp_bf16_to_float_fu_389_out_34_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_35_address0),
    .ce0(grp_bf16_to_float_fu_389_out_35_ce0),
    .we0(grp_bf16_to_float_fu_389_out_35_we0),
    .d0(grp_bf16_to_float_fu_389_out_35_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_36_address0),
    .ce0(grp_bf16_to_float_fu_389_out_36_ce0),
    .we0(grp_bf16_to_float_fu_389_out_36_we0),
    .d0(grp_bf16_to_float_fu_389_out_36_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_37_address0),
    .ce0(grp_bf16_to_float_fu_389_out_37_ce0),
    .we0(grp_bf16_to_float_fu_389_out_37_we0),
    .d0(grp_bf16_to_float_fu_389_out_37_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_38_address0),
    .ce0(grp_bf16_to_float_fu_389_out_38_ce0),
    .we0(grp_bf16_to_float_fu_389_out_38_we0),
    .d0(grp_bf16_to_float_fu_389_out_38_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_39_address0),
    .ce0(grp_bf16_to_float_fu_389_out_39_ce0),
    .we0(grp_bf16_to_float_fu_389_out_39_we0),
    .d0(grp_bf16_to_float_fu_389_out_39_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_40_address0),
    .ce0(grp_bf16_to_float_fu_389_out_40_ce0),
    .we0(grp_bf16_to_float_fu_389_out_40_we0),
    .d0(grp_bf16_to_float_fu_389_out_40_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_41_address0),
    .ce0(grp_bf16_to_float_fu_389_out_41_ce0),
    .we0(grp_bf16_to_float_fu_389_out_41_we0),
    .d0(grp_bf16_to_float_fu_389_out_41_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_42_address0),
    .ce0(grp_bf16_to_float_fu_389_out_42_ce0),
    .we0(grp_bf16_to_float_fu_389_out_42_we0),
    .d0(grp_bf16_to_float_fu_389_out_42_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_43_address0),
    .ce0(grp_bf16_to_float_fu_389_out_43_ce0),
    .we0(grp_bf16_to_float_fu_389_out_43_we0),
    .d0(grp_bf16_to_float_fu_389_out_43_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_44_address0),
    .ce0(grp_bf16_to_float_fu_389_out_44_ce0),
    .we0(grp_bf16_to_float_fu_389_out_44_we0),
    .d0(grp_bf16_to_float_fu_389_out_44_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_45_address0),
    .ce0(grp_bf16_to_float_fu_389_out_45_ce0),
    .we0(grp_bf16_to_float_fu_389_out_45_we0),
    .d0(grp_bf16_to_float_fu_389_out_45_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_46_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_46_address0),
    .ce0(grp_bf16_to_float_fu_389_out_46_ce0),
    .we0(grp_bf16_to_float_fu_389_out_46_we0),
    .d0(grp_bf16_to_float_fu_389_out_46_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_47_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_47_address0),
    .ce0(grp_bf16_to_float_fu_389_out_47_ce0),
    .we0(grp_bf16_to_float_fu_389_out_47_we0),
    .d0(grp_bf16_to_float_fu_389_out_47_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_48_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_48_address0),
    .ce0(grp_bf16_to_float_fu_389_out_48_ce0),
    .we0(grp_bf16_to_float_fu_389_out_48_we0),
    .d0(grp_bf16_to_float_fu_389_out_48_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_49_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_49_address0),
    .ce0(grp_bf16_to_float_fu_389_out_49_ce0),
    .we0(grp_bf16_to_float_fu_389_out_49_we0),
    .d0(grp_bf16_to_float_fu_389_out_49_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_50_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_50_address0),
    .ce0(grp_bf16_to_float_fu_389_out_50_ce0),
    .we0(grp_bf16_to_float_fu_389_out_50_we0),
    .d0(grp_bf16_to_float_fu_389_out_50_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_51_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_51_address0),
    .ce0(grp_bf16_to_float_fu_389_out_51_ce0),
    .we0(grp_bf16_to_float_fu_389_out_51_we0),
    .d0(grp_bf16_to_float_fu_389_out_51_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_52_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_52_address0),
    .ce0(grp_bf16_to_float_fu_389_out_52_ce0),
    .we0(grp_bf16_to_float_fu_389_out_52_we0),
    .d0(grp_bf16_to_float_fu_389_out_52_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_53_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_53_address0),
    .ce0(grp_bf16_to_float_fu_389_out_53_ce0),
    .we0(grp_bf16_to_float_fu_389_out_53_we0),
    .d0(grp_bf16_to_float_fu_389_out_53_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_54_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_54_address0),
    .ce0(grp_bf16_to_float_fu_389_out_54_ce0),
    .we0(grp_bf16_to_float_fu_389_out_54_we0),
    .d0(grp_bf16_to_float_fu_389_out_54_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_55_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_55_address0),
    .ce0(grp_bf16_to_float_fu_389_out_55_ce0),
    .we0(grp_bf16_to_float_fu_389_out_55_we0),
    .d0(grp_bf16_to_float_fu_389_out_55_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_56_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_56_address0),
    .ce0(grp_bf16_to_float_fu_389_out_56_ce0),
    .we0(grp_bf16_to_float_fu_389_out_56_we0),
    .d0(grp_bf16_to_float_fu_389_out_56_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_57_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_57_address0),
    .ce0(grp_bf16_to_float_fu_389_out_57_ce0),
    .we0(grp_bf16_to_float_fu_389_out_57_we0),
    .d0(grp_bf16_to_float_fu_389_out_57_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_58_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_58_address0),
    .ce0(grp_bf16_to_float_fu_389_out_58_ce0),
    .we0(grp_bf16_to_float_fu_389_out_58_we0),
    .d0(grp_bf16_to_float_fu_389_out_58_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_59_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_59_address0),
    .ce0(grp_bf16_to_float_fu_389_out_59_ce0),
    .we0(grp_bf16_to_float_fu_389_out_59_we0),
    .d0(grp_bf16_to_float_fu_389_out_59_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_60_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_60_address0),
    .ce0(grp_bf16_to_float_fu_389_out_60_ce0),
    .we0(grp_bf16_to_float_fu_389_out_60_we0),
    .d0(grp_bf16_to_float_fu_389_out_60_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_61_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_61_address0),
    .ce0(grp_bf16_to_float_fu_389_out_61_ce0),
    .we0(grp_bf16_to_float_fu_389_out_61_we0),
    .d0(grp_bf16_to_float_fu_389_out_61_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_62_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_62_address0),
    .ce0(grp_bf16_to_float_fu_389_out_62_ce0),
    .we0(grp_bf16_to_float_fu_389_out_62_we0),
    .d0(grp_bf16_to_float_fu_389_out_62_d0)
);

activation_accelerator_x_1_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
x_63_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_bf16_to_float_fu_389_out_63_address0),
    .ce0(grp_bf16_to_float_fu_389_out_63_ce0),
    .we0(grp_bf16_to_float_fu_389_out_63_we0),
    .d0(grp_bf16_to_float_fu_389_out_63_d0)
);

activation_accelerator_bf16_to_float grp_bf16_to_float_fu_389(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bf16_to_float_fu_389_ap_start),
    .ap_done(grp_bf16_to_float_fu_389_ap_done),
    .ap_idle(grp_bf16_to_float_fu_389_ap_idle),
    .ap_ready(grp_bf16_to_float_fu_389_ap_ready),
    .out_0_address0(grp_bf16_to_float_fu_389_out_0_address0),
    .out_0_ce0(grp_bf16_to_float_fu_389_out_0_ce0),
    .out_0_we0(grp_bf16_to_float_fu_389_out_0_we0),
    .out_0_d0(grp_bf16_to_float_fu_389_out_0_d0),
    .out_1_address0(grp_bf16_to_float_fu_389_out_1_address0),
    .out_1_ce0(grp_bf16_to_float_fu_389_out_1_ce0),
    .out_1_we0(grp_bf16_to_float_fu_389_out_1_we0),
    .out_1_d0(grp_bf16_to_float_fu_389_out_1_d0),
    .out_2_address0(grp_bf16_to_float_fu_389_out_2_address0),
    .out_2_ce0(grp_bf16_to_float_fu_389_out_2_ce0),
    .out_2_we0(grp_bf16_to_float_fu_389_out_2_we0),
    .out_2_d0(grp_bf16_to_float_fu_389_out_2_d0),
    .out_3_address0(grp_bf16_to_float_fu_389_out_3_address0),
    .out_3_ce0(grp_bf16_to_float_fu_389_out_3_ce0),
    .out_3_we0(grp_bf16_to_float_fu_389_out_3_we0),
    .out_3_d0(grp_bf16_to_float_fu_389_out_3_d0),
    .out_4_address0(grp_bf16_to_float_fu_389_out_4_address0),
    .out_4_ce0(grp_bf16_to_float_fu_389_out_4_ce0),
    .out_4_we0(grp_bf16_to_float_fu_389_out_4_we0),
    .out_4_d0(grp_bf16_to_float_fu_389_out_4_d0),
    .out_5_address0(grp_bf16_to_float_fu_389_out_5_address0),
    .out_5_ce0(grp_bf16_to_float_fu_389_out_5_ce0),
    .out_5_we0(grp_bf16_to_float_fu_389_out_5_we0),
    .out_5_d0(grp_bf16_to_float_fu_389_out_5_d0),
    .out_6_address0(grp_bf16_to_float_fu_389_out_6_address0),
    .out_6_ce0(grp_bf16_to_float_fu_389_out_6_ce0),
    .out_6_we0(grp_bf16_to_float_fu_389_out_6_we0),
    .out_6_d0(grp_bf16_to_float_fu_389_out_6_d0),
    .out_7_address0(grp_bf16_to_float_fu_389_out_7_address0),
    .out_7_ce0(grp_bf16_to_float_fu_389_out_7_ce0),
    .out_7_we0(grp_bf16_to_float_fu_389_out_7_we0),
    .out_7_d0(grp_bf16_to_float_fu_389_out_7_d0),
    .out_8_address0(grp_bf16_to_float_fu_389_out_8_address0),
    .out_8_ce0(grp_bf16_to_float_fu_389_out_8_ce0),
    .out_8_we0(grp_bf16_to_float_fu_389_out_8_we0),
    .out_8_d0(grp_bf16_to_float_fu_389_out_8_d0),
    .out_9_address0(grp_bf16_to_float_fu_389_out_9_address0),
    .out_9_ce0(grp_bf16_to_float_fu_389_out_9_ce0),
    .out_9_we0(grp_bf16_to_float_fu_389_out_9_we0),
    .out_9_d0(grp_bf16_to_float_fu_389_out_9_d0),
    .out_10_address0(grp_bf16_to_float_fu_389_out_10_address0),
    .out_10_ce0(grp_bf16_to_float_fu_389_out_10_ce0),
    .out_10_we0(grp_bf16_to_float_fu_389_out_10_we0),
    .out_10_d0(grp_bf16_to_float_fu_389_out_10_d0),
    .out_11_address0(grp_bf16_to_float_fu_389_out_11_address0),
    .out_11_ce0(grp_bf16_to_float_fu_389_out_11_ce0),
    .out_11_we0(grp_bf16_to_float_fu_389_out_11_we0),
    .out_11_d0(grp_bf16_to_float_fu_389_out_11_d0),
    .out_12_address0(grp_bf16_to_float_fu_389_out_12_address0),
    .out_12_ce0(grp_bf16_to_float_fu_389_out_12_ce0),
    .out_12_we0(grp_bf16_to_float_fu_389_out_12_we0),
    .out_12_d0(grp_bf16_to_float_fu_389_out_12_d0),
    .out_13_address0(grp_bf16_to_float_fu_389_out_13_address0),
    .out_13_ce0(grp_bf16_to_float_fu_389_out_13_ce0),
    .out_13_we0(grp_bf16_to_float_fu_389_out_13_we0),
    .out_13_d0(grp_bf16_to_float_fu_389_out_13_d0),
    .out_14_address0(grp_bf16_to_float_fu_389_out_14_address0),
    .out_14_ce0(grp_bf16_to_float_fu_389_out_14_ce0),
    .out_14_we0(grp_bf16_to_float_fu_389_out_14_we0),
    .out_14_d0(grp_bf16_to_float_fu_389_out_14_d0),
    .out_15_address0(grp_bf16_to_float_fu_389_out_15_address0),
    .out_15_ce0(grp_bf16_to_float_fu_389_out_15_ce0),
    .out_15_we0(grp_bf16_to_float_fu_389_out_15_we0),
    .out_15_d0(grp_bf16_to_float_fu_389_out_15_d0),
    .out_16_address0(grp_bf16_to_float_fu_389_out_16_address0),
    .out_16_ce0(grp_bf16_to_float_fu_389_out_16_ce0),
    .out_16_we0(grp_bf16_to_float_fu_389_out_16_we0),
    .out_16_d0(grp_bf16_to_float_fu_389_out_16_d0),
    .out_17_address0(grp_bf16_to_float_fu_389_out_17_address0),
    .out_17_ce0(grp_bf16_to_float_fu_389_out_17_ce0),
    .out_17_we0(grp_bf16_to_float_fu_389_out_17_we0),
    .out_17_d0(grp_bf16_to_float_fu_389_out_17_d0),
    .out_18_address0(grp_bf16_to_float_fu_389_out_18_address0),
    .out_18_ce0(grp_bf16_to_float_fu_389_out_18_ce0),
    .out_18_we0(grp_bf16_to_float_fu_389_out_18_we0),
    .out_18_d0(grp_bf16_to_float_fu_389_out_18_d0),
    .out_19_address0(grp_bf16_to_float_fu_389_out_19_address0),
    .out_19_ce0(grp_bf16_to_float_fu_389_out_19_ce0),
    .out_19_we0(grp_bf16_to_float_fu_389_out_19_we0),
    .out_19_d0(grp_bf16_to_float_fu_389_out_19_d0),
    .out_20_address0(grp_bf16_to_float_fu_389_out_20_address0),
    .out_20_ce0(grp_bf16_to_float_fu_389_out_20_ce0),
    .out_20_we0(grp_bf16_to_float_fu_389_out_20_we0),
    .out_20_d0(grp_bf16_to_float_fu_389_out_20_d0),
    .out_21_address0(grp_bf16_to_float_fu_389_out_21_address0),
    .out_21_ce0(grp_bf16_to_float_fu_389_out_21_ce0),
    .out_21_we0(grp_bf16_to_float_fu_389_out_21_we0),
    .out_21_d0(grp_bf16_to_float_fu_389_out_21_d0),
    .out_22_address0(grp_bf16_to_float_fu_389_out_22_address0),
    .out_22_ce0(grp_bf16_to_float_fu_389_out_22_ce0),
    .out_22_we0(grp_bf16_to_float_fu_389_out_22_we0),
    .out_22_d0(grp_bf16_to_float_fu_389_out_22_d0),
    .out_23_address0(grp_bf16_to_float_fu_389_out_23_address0),
    .out_23_ce0(grp_bf16_to_float_fu_389_out_23_ce0),
    .out_23_we0(grp_bf16_to_float_fu_389_out_23_we0),
    .out_23_d0(grp_bf16_to_float_fu_389_out_23_d0),
    .out_24_address0(grp_bf16_to_float_fu_389_out_24_address0),
    .out_24_ce0(grp_bf16_to_float_fu_389_out_24_ce0),
    .out_24_we0(grp_bf16_to_float_fu_389_out_24_we0),
    .out_24_d0(grp_bf16_to_float_fu_389_out_24_d0),
    .out_25_address0(grp_bf16_to_float_fu_389_out_25_address0),
    .out_25_ce0(grp_bf16_to_float_fu_389_out_25_ce0),
    .out_25_we0(grp_bf16_to_float_fu_389_out_25_we0),
    .out_25_d0(grp_bf16_to_float_fu_389_out_25_d0),
    .out_26_address0(grp_bf16_to_float_fu_389_out_26_address0),
    .out_26_ce0(grp_bf16_to_float_fu_389_out_26_ce0),
    .out_26_we0(grp_bf16_to_float_fu_389_out_26_we0),
    .out_26_d0(grp_bf16_to_float_fu_389_out_26_d0),
    .out_27_address0(grp_bf16_to_float_fu_389_out_27_address0),
    .out_27_ce0(grp_bf16_to_float_fu_389_out_27_ce0),
    .out_27_we0(grp_bf16_to_float_fu_389_out_27_we0),
    .out_27_d0(grp_bf16_to_float_fu_389_out_27_d0),
    .out_28_address0(grp_bf16_to_float_fu_389_out_28_address0),
    .out_28_ce0(grp_bf16_to_float_fu_389_out_28_ce0),
    .out_28_we0(grp_bf16_to_float_fu_389_out_28_we0),
    .out_28_d0(grp_bf16_to_float_fu_389_out_28_d0),
    .out_29_address0(grp_bf16_to_float_fu_389_out_29_address0),
    .out_29_ce0(grp_bf16_to_float_fu_389_out_29_ce0),
    .out_29_we0(grp_bf16_to_float_fu_389_out_29_we0),
    .out_29_d0(grp_bf16_to_float_fu_389_out_29_d0),
    .out_30_address0(grp_bf16_to_float_fu_389_out_30_address0),
    .out_30_ce0(grp_bf16_to_float_fu_389_out_30_ce0),
    .out_30_we0(grp_bf16_to_float_fu_389_out_30_we0),
    .out_30_d0(grp_bf16_to_float_fu_389_out_30_d0),
    .out_31_address0(grp_bf16_to_float_fu_389_out_31_address0),
    .out_31_ce0(grp_bf16_to_float_fu_389_out_31_ce0),
    .out_31_we0(grp_bf16_to_float_fu_389_out_31_we0),
    .out_31_d0(grp_bf16_to_float_fu_389_out_31_d0),
    .out_32_address0(grp_bf16_to_float_fu_389_out_32_address0),
    .out_32_ce0(grp_bf16_to_float_fu_389_out_32_ce0),
    .out_32_we0(grp_bf16_to_float_fu_389_out_32_we0),
    .out_32_d0(grp_bf16_to_float_fu_389_out_32_d0),
    .out_33_address0(grp_bf16_to_float_fu_389_out_33_address0),
    .out_33_ce0(grp_bf16_to_float_fu_389_out_33_ce0),
    .out_33_we0(grp_bf16_to_float_fu_389_out_33_we0),
    .out_33_d0(grp_bf16_to_float_fu_389_out_33_d0),
    .out_34_address0(grp_bf16_to_float_fu_389_out_34_address0),
    .out_34_ce0(grp_bf16_to_float_fu_389_out_34_ce0),
    .out_34_we0(grp_bf16_to_float_fu_389_out_34_we0),
    .out_34_d0(grp_bf16_to_float_fu_389_out_34_d0),
    .out_35_address0(grp_bf16_to_float_fu_389_out_35_address0),
    .out_35_ce0(grp_bf16_to_float_fu_389_out_35_ce0),
    .out_35_we0(grp_bf16_to_float_fu_389_out_35_we0),
    .out_35_d0(grp_bf16_to_float_fu_389_out_35_d0),
    .out_36_address0(grp_bf16_to_float_fu_389_out_36_address0),
    .out_36_ce0(grp_bf16_to_float_fu_389_out_36_ce0),
    .out_36_we0(grp_bf16_to_float_fu_389_out_36_we0),
    .out_36_d0(grp_bf16_to_float_fu_389_out_36_d0),
    .out_37_address0(grp_bf16_to_float_fu_389_out_37_address0),
    .out_37_ce0(grp_bf16_to_float_fu_389_out_37_ce0),
    .out_37_we0(grp_bf16_to_float_fu_389_out_37_we0),
    .out_37_d0(grp_bf16_to_float_fu_389_out_37_d0),
    .out_38_address0(grp_bf16_to_float_fu_389_out_38_address0),
    .out_38_ce0(grp_bf16_to_float_fu_389_out_38_ce0),
    .out_38_we0(grp_bf16_to_float_fu_389_out_38_we0),
    .out_38_d0(grp_bf16_to_float_fu_389_out_38_d0),
    .out_39_address0(grp_bf16_to_float_fu_389_out_39_address0),
    .out_39_ce0(grp_bf16_to_float_fu_389_out_39_ce0),
    .out_39_we0(grp_bf16_to_float_fu_389_out_39_we0),
    .out_39_d0(grp_bf16_to_float_fu_389_out_39_d0),
    .out_40_address0(grp_bf16_to_float_fu_389_out_40_address0),
    .out_40_ce0(grp_bf16_to_float_fu_389_out_40_ce0),
    .out_40_we0(grp_bf16_to_float_fu_389_out_40_we0),
    .out_40_d0(grp_bf16_to_float_fu_389_out_40_d0),
    .out_41_address0(grp_bf16_to_float_fu_389_out_41_address0),
    .out_41_ce0(grp_bf16_to_float_fu_389_out_41_ce0),
    .out_41_we0(grp_bf16_to_float_fu_389_out_41_we0),
    .out_41_d0(grp_bf16_to_float_fu_389_out_41_d0),
    .out_42_address0(grp_bf16_to_float_fu_389_out_42_address0),
    .out_42_ce0(grp_bf16_to_float_fu_389_out_42_ce0),
    .out_42_we0(grp_bf16_to_float_fu_389_out_42_we0),
    .out_42_d0(grp_bf16_to_float_fu_389_out_42_d0),
    .out_43_address0(grp_bf16_to_float_fu_389_out_43_address0),
    .out_43_ce0(grp_bf16_to_float_fu_389_out_43_ce0),
    .out_43_we0(grp_bf16_to_float_fu_389_out_43_we0),
    .out_43_d0(grp_bf16_to_float_fu_389_out_43_d0),
    .out_44_address0(grp_bf16_to_float_fu_389_out_44_address0),
    .out_44_ce0(grp_bf16_to_float_fu_389_out_44_ce0),
    .out_44_we0(grp_bf16_to_float_fu_389_out_44_we0),
    .out_44_d0(grp_bf16_to_float_fu_389_out_44_d0),
    .out_45_address0(grp_bf16_to_float_fu_389_out_45_address0),
    .out_45_ce0(grp_bf16_to_float_fu_389_out_45_ce0),
    .out_45_we0(grp_bf16_to_float_fu_389_out_45_we0),
    .out_45_d0(grp_bf16_to_float_fu_389_out_45_d0),
    .out_46_address0(grp_bf16_to_float_fu_389_out_46_address0),
    .out_46_ce0(grp_bf16_to_float_fu_389_out_46_ce0),
    .out_46_we0(grp_bf16_to_float_fu_389_out_46_we0),
    .out_46_d0(grp_bf16_to_float_fu_389_out_46_d0),
    .out_47_address0(grp_bf16_to_float_fu_389_out_47_address0),
    .out_47_ce0(grp_bf16_to_float_fu_389_out_47_ce0),
    .out_47_we0(grp_bf16_to_float_fu_389_out_47_we0),
    .out_47_d0(grp_bf16_to_float_fu_389_out_47_d0),
    .out_48_address0(grp_bf16_to_float_fu_389_out_48_address0),
    .out_48_ce0(grp_bf16_to_float_fu_389_out_48_ce0),
    .out_48_we0(grp_bf16_to_float_fu_389_out_48_we0),
    .out_48_d0(grp_bf16_to_float_fu_389_out_48_d0),
    .out_49_address0(grp_bf16_to_float_fu_389_out_49_address0),
    .out_49_ce0(grp_bf16_to_float_fu_389_out_49_ce0),
    .out_49_we0(grp_bf16_to_float_fu_389_out_49_we0),
    .out_49_d0(grp_bf16_to_float_fu_389_out_49_d0),
    .out_50_address0(grp_bf16_to_float_fu_389_out_50_address0),
    .out_50_ce0(grp_bf16_to_float_fu_389_out_50_ce0),
    .out_50_we0(grp_bf16_to_float_fu_389_out_50_we0),
    .out_50_d0(grp_bf16_to_float_fu_389_out_50_d0),
    .out_51_address0(grp_bf16_to_float_fu_389_out_51_address0),
    .out_51_ce0(grp_bf16_to_float_fu_389_out_51_ce0),
    .out_51_we0(grp_bf16_to_float_fu_389_out_51_we0),
    .out_51_d0(grp_bf16_to_float_fu_389_out_51_d0),
    .out_52_address0(grp_bf16_to_float_fu_389_out_52_address0),
    .out_52_ce0(grp_bf16_to_float_fu_389_out_52_ce0),
    .out_52_we0(grp_bf16_to_float_fu_389_out_52_we0),
    .out_52_d0(grp_bf16_to_float_fu_389_out_52_d0),
    .out_53_address0(grp_bf16_to_float_fu_389_out_53_address0),
    .out_53_ce0(grp_bf16_to_float_fu_389_out_53_ce0),
    .out_53_we0(grp_bf16_to_float_fu_389_out_53_we0),
    .out_53_d0(grp_bf16_to_float_fu_389_out_53_d0),
    .out_54_address0(grp_bf16_to_float_fu_389_out_54_address0),
    .out_54_ce0(grp_bf16_to_float_fu_389_out_54_ce0),
    .out_54_we0(grp_bf16_to_float_fu_389_out_54_we0),
    .out_54_d0(grp_bf16_to_float_fu_389_out_54_d0),
    .out_55_address0(grp_bf16_to_float_fu_389_out_55_address0),
    .out_55_ce0(grp_bf16_to_float_fu_389_out_55_ce0),
    .out_55_we0(grp_bf16_to_float_fu_389_out_55_we0),
    .out_55_d0(grp_bf16_to_float_fu_389_out_55_d0),
    .out_56_address0(grp_bf16_to_float_fu_389_out_56_address0),
    .out_56_ce0(grp_bf16_to_float_fu_389_out_56_ce0),
    .out_56_we0(grp_bf16_to_float_fu_389_out_56_we0),
    .out_56_d0(grp_bf16_to_float_fu_389_out_56_d0),
    .out_57_address0(grp_bf16_to_float_fu_389_out_57_address0),
    .out_57_ce0(grp_bf16_to_float_fu_389_out_57_ce0),
    .out_57_we0(grp_bf16_to_float_fu_389_out_57_we0),
    .out_57_d0(grp_bf16_to_float_fu_389_out_57_d0),
    .out_58_address0(grp_bf16_to_float_fu_389_out_58_address0),
    .out_58_ce0(grp_bf16_to_float_fu_389_out_58_ce0),
    .out_58_we0(grp_bf16_to_float_fu_389_out_58_we0),
    .out_58_d0(grp_bf16_to_float_fu_389_out_58_d0),
    .out_59_address0(grp_bf16_to_float_fu_389_out_59_address0),
    .out_59_ce0(grp_bf16_to_float_fu_389_out_59_ce0),
    .out_59_we0(grp_bf16_to_float_fu_389_out_59_we0),
    .out_59_d0(grp_bf16_to_float_fu_389_out_59_d0),
    .out_60_address0(grp_bf16_to_float_fu_389_out_60_address0),
    .out_60_ce0(grp_bf16_to_float_fu_389_out_60_ce0),
    .out_60_we0(grp_bf16_to_float_fu_389_out_60_we0),
    .out_60_d0(grp_bf16_to_float_fu_389_out_60_d0),
    .out_61_address0(grp_bf16_to_float_fu_389_out_61_address0),
    .out_61_ce0(grp_bf16_to_float_fu_389_out_61_ce0),
    .out_61_we0(grp_bf16_to_float_fu_389_out_61_we0),
    .out_61_d0(grp_bf16_to_float_fu_389_out_61_d0),
    .out_62_address0(grp_bf16_to_float_fu_389_out_62_address0),
    .out_62_ce0(grp_bf16_to_float_fu_389_out_62_ce0),
    .out_62_we0(grp_bf16_to_float_fu_389_out_62_we0),
    .out_62_d0(grp_bf16_to_float_fu_389_out_62_d0),
    .out_63_address0(grp_bf16_to_float_fu_389_out_63_address0),
    .out_63_ce0(grp_bf16_to_float_fu_389_out_63_ce0),
    .out_63_we0(grp_bf16_to_float_fu_389_out_63_we0),
    .out_63_d0(grp_bf16_to_float_fu_389_out_63_d0),
    .buf0_address0(grp_bf16_to_float_fu_389_buf0_address0),
    .buf0_ce0(grp_bf16_to_float_fu_389_buf0_ce0),
    .buf0_q0(buf0_q0)
);

activation_accelerator_activation_accelerator_Pipeline_stage_2_store grp_activation_accelerator_Pipeline_stage_2_store_fu_523(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_start),
    .ap_done(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_done),
    .ap_idle(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_idle),
    .ap_ready(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_ready),
    .m_axi_gmem2_AWVALID(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(gmem2_AWREADY),
    .m_axi_gmem2_AWADDR(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(gmem2_WREADY),
    .m_axi_gmem2_WDATA(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(1'b0),
    .m_axi_gmem2_ARADDR(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(1'b0),
    .m_axi_gmem2_RREADY(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(16'd0),
    .m_axi_gmem2_RLAST(1'b0),
    .m_axi_gmem2_RID(1'd0),
    .m_axi_gmem2_RFIFONUM(10'd0),
    .m_axi_gmem2_RUSER(1'd0),
    .m_axi_gmem2_RRESP(2'd0),
    .m_axi_gmem2_BVALID(gmem2_BVALID),
    .m_axi_gmem2_BREADY(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .sext_ln1380(trunc_ln3_reg_598),
    .activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0),
    .activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0),
    .activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q0(activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q0)
);

activation_accelerator_float_safe_softmax3_64_s grp_float_safe_softmax3_64_s_fu_532(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_float_safe_softmax3_64_s_fu_532_ap_start),
    .ap_done(grp_float_safe_softmax3_64_s_fu_532_ap_done),
    .ap_idle(grp_float_safe_softmax3_64_s_fu_532_ap_idle),
    .ap_ready(grp_float_safe_softmax3_64_s_fu_532_ap_ready),
    .x_0_address0(grp_float_safe_softmax3_64_s_fu_532_x_0_address0),
    .x_0_ce0(grp_float_safe_softmax3_64_s_fu_532_x_0_ce0),
    .x_0_q0(x_q0),
    .x_0_address1(grp_float_safe_softmax3_64_s_fu_532_x_0_address1),
    .x_0_ce1(grp_float_safe_softmax3_64_s_fu_532_x_0_ce1),
    .x_0_q1(x_q1),
    .x_0_address2(grp_float_safe_softmax3_64_s_fu_532_x_0_address2),
    .x_0_ce2(grp_float_safe_softmax3_64_s_fu_532_x_0_ce2),
    .x_0_q2(x_q2),
    .x_0_address3(grp_float_safe_softmax3_64_s_fu_532_x_0_address3),
    .x_0_ce3(grp_float_safe_softmax3_64_s_fu_532_x_0_ce3),
    .x_0_q3(x_q3),
    .x_0_address4(grp_float_safe_softmax3_64_s_fu_532_x_0_address4),
    .x_0_ce4(grp_float_safe_softmax3_64_s_fu_532_x_0_ce4),
    .x_0_q4(x_q4),
    .x_0_address5(grp_float_safe_softmax3_64_s_fu_532_x_0_address5),
    .x_0_ce5(grp_float_safe_softmax3_64_s_fu_532_x_0_ce5),
    .x_0_q5(x_q5),
    .x_0_address6(grp_float_safe_softmax3_64_s_fu_532_x_0_address6),
    .x_0_ce6(grp_float_safe_softmax3_64_s_fu_532_x_0_ce6),
    .x_0_q6(x_q6),
    .x_0_address7(grp_float_safe_softmax3_64_s_fu_532_x_0_address7),
    .x_0_ce7(grp_float_safe_softmax3_64_s_fu_532_x_0_ce7),
    .x_0_q7(x_q7),
    .x_0_address8(grp_float_safe_softmax3_64_s_fu_532_x_0_address8),
    .x_0_ce8(grp_float_safe_softmax3_64_s_fu_532_x_0_ce8),
    .x_0_q8(x_q8),
    .x_0_address9(grp_float_safe_softmax3_64_s_fu_532_x_0_address9),
    .x_0_ce9(grp_float_safe_softmax3_64_s_fu_532_x_0_ce9),
    .x_0_q9(x_q9),
    .x_0_address10(grp_float_safe_softmax3_64_s_fu_532_x_0_address10),
    .x_0_ce10(grp_float_safe_softmax3_64_s_fu_532_x_0_ce10),
    .x_0_q10(x_q10),
    .x_0_address11(grp_float_safe_softmax3_64_s_fu_532_x_0_address11),
    .x_0_ce11(grp_float_safe_softmax3_64_s_fu_532_x_0_ce11),
    .x_0_q11(x_q11),
    .x_0_address12(grp_float_safe_softmax3_64_s_fu_532_x_0_address12),
    .x_0_ce12(grp_float_safe_softmax3_64_s_fu_532_x_0_ce12),
    .x_0_q12(x_q12),
    .x_0_address13(grp_float_safe_softmax3_64_s_fu_532_x_0_address13),
    .x_0_ce13(grp_float_safe_softmax3_64_s_fu_532_x_0_ce13),
    .x_0_q13(x_q13),
    .x_0_address14(grp_float_safe_softmax3_64_s_fu_532_x_0_address14),
    .x_0_ce14(grp_float_safe_softmax3_64_s_fu_532_x_0_ce14),
    .x_0_q14(x_q14),
    .x_0_address15(grp_float_safe_softmax3_64_s_fu_532_x_0_address15),
    .x_0_ce15(grp_float_safe_softmax3_64_s_fu_532_x_0_ce15),
    .x_0_q15(x_q15),
    .x_0_address16(grp_float_safe_softmax3_64_s_fu_532_x_0_address16),
    .x_0_ce16(grp_float_safe_softmax3_64_s_fu_532_x_0_ce16),
    .x_0_q16(x_q16),
    .activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0(grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0),
    .activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0(grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0),
    .activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0(grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0),
    .activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0(grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0),
    .activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1(grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1),
    .activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1(grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1),
    .activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1(grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1),
    .activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1(grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1)
);

activation_accelerator_activation_accelerator_Pipeline_stage_0_load0 grp_activation_accelerator_Pipeline_stage_0_load0_fu_539(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_start),
    .ap_done(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_done),
    .ap_idle(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_idle),
    .ap_ready(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_ready),
    .m_axi_gmem0_AWVALID(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln1324(trunc_ln_reg_608),
    .buf0_address0(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_buf0_address0),
    .buf0_ce0(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_buf0_ce0),
    .buf0_we0(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_buf0_we0),
    .buf0_d0(grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_buf0_d0)
);

activation_accelerator_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in0(in0),
    .in1(in1),
    .out_r(out_r),
    .stage(stage),
    .config_r(config_r),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

activation_accelerator_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARLEN(gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(16'd0),
    .I_WSTRB(2'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0)
);

activation_accelerator_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem2_RDATA),
    .I_RFIFONUM(gmem2_RFIFONUM),
    .I_AWVALID(gmem2_AWVALID),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(gmem2_AWADDR),
    .I_AWLEN(gmem2_AWLEN),
    .I_WVALID(gmem2_WVALID),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WDATA),
    .I_WSTRB(grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WSTRB),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(gmem2_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_start_reg <= 1'b1;
        end else if ((grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_ready == 1'b1)) begin
            grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_start_reg <= 1'b1;
        end else if ((grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_ready == 1'b1)) begin
            grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_bf16_to_float_fu_389_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (icmp_ln1343_fu_558_p2 == 1'd1) & (stage_read_read_fu_356_p2 == 32'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_bf16_to_float_fu_389_ap_start_reg <= 1'b1;
        end else if ((grp_bf16_to_float_fu_389_ap_ready == 1'b1)) begin
            grp_bf16_to_float_fu_389_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_float_safe_softmax3_64_s_fu_532_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_float_safe_softmax3_64_s_fu_532_ap_start_reg <= 1'b1;
        end else if ((grp_float_safe_softmax3_64_s_fu_532_ap_ready == 1'b1)) begin
            grp_float_safe_softmax3_64_s_fu_532_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((stage_read_read_fu_356_p2 == 32'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln1343_reg_604 <= icmp_ln1343_fu_558_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        stage_read_reg_594 <= stage;
    end
end

always @ (posedge ap_clk) begin
    if (((stage_read_read_fu_356_p2 == 32'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln3_reg_598 <= {{out_r[63:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((stage_read_read_fu_356_p2 == 32'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln_reg_608 <= {{in0[63:1]}};
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = grp_activation_accelerator_Pipeline_stage_2_store_fu_523_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = grp_activation_accelerator_Pipeline_stage_2_store_fu_523_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = grp_float_safe_softmax3_64_s_fu_532_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_bf16_to_float_fu_389_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state21_on_subcall_done)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem2_AWREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((gmem2_BVALID == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((stage_read_reg_594 == 32'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        buf0_address0 = grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_buf0_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf0_address0 = grp_bf16_to_float_fu_389_buf0_address0;
    end else begin
        buf0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((stage_read_reg_594 == 32'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        buf0_ce0 = grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_buf0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf0_ce0 = grp_bf16_to_float_fu_389_buf0_ce0;
    end else begin
        buf0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((stage_read_reg_594 == 32'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        buf0_we0 = grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_buf0_we0;
    end else begin
        buf0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARADDR = sext_ln1324_fu_584_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) | ((stage_read_reg_594 == 32'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        gmem0_ARADDR = grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARADDR;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARLEN = 32'd49152;
    end else if (((1'b1 == ap_CS_fsm_state20) | ((stage_read_reg_594 == 32'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        gmem0_ARLEN = grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARLEN;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state20) | ((stage_read_reg_594 == 32'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        gmem0_ARVALID = grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((stage_read_reg_594 == 32'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        gmem0_RREADY = grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem2_AWREADY == 1'b1))) begin
        gmem2_AWADDR = sext_ln1380_fu_574_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem2_AWADDR = grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWADDR;
    end else begin
        gmem2_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem2_AWREADY == 1'b1))) begin
        gmem2_AWLEN = 32'd49152;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem2_AWLEN = grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWLEN;
    end else begin
        gmem2_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem2_AWREADY == 1'b1))) begin
        gmem2_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem2_AWVALID = grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_AWVALID;
    end else begin
        gmem2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (gmem2_BVALID == 1'b1))) begin
        gmem2_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem2_BREADY = grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_BREADY;
    end else begin
        gmem2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem2_WVALID = grp_activation_accelerator_Pipeline_stage_2_store_fu_523_m_axi_gmem2_WVALID;
    end else begin
        gmem2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem2_blk_n_AW = m_axi_gmem2_AWREADY;
    end else begin
        gmem2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        gmem2_blk_n_B = m_axi_gmem2_BVALID;
    end else begin
        gmem2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_address0 = grp_float_safe_softmax3_64_s_fu_532_x_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        x_address0 = grp_bf16_to_float_fu_389_out_0_address0;
    end else begin
        x_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce0 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        x_ce0 = grp_bf16_to_float_fu_389_out_0_ce0;
    end else begin
        x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce1 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce1;
    end else begin
        x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce10 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce10;
    end else begin
        x_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce11 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce11;
    end else begin
        x_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce12 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce12;
    end else begin
        x_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce13 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce13;
    end else begin
        x_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce14 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce14;
    end else begin
        x_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce15 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce15;
    end else begin
        x_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce16 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce16;
    end else begin
        x_ce16 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce2 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce2;
    end else begin
        x_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce3 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce3;
    end else begin
        x_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce4 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce4;
    end else begin
        x_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce5 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce5;
    end else begin
        x_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce6 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce6;
    end else begin
        x_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce7 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce7;
    end else begin
        x_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce8 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce8;
    end else begin
        x_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1343_reg_604 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        x_ce9 = grp_float_safe_softmax3_64_s_fu_532_x_0_ce9;
    end else begin
        x_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        x_we0 = grp_bf16_to_float_fu_389_out_0_we0;
    end else begin
        x_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (icmp_ln1343_fu_558_p2 == 1'd0) & (stage_read_read_fu_356_p2 == 32'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((ap_start == 1'b1) & (icmp_ln1343_fu_558_p2 == 1'd1) & (stage_read_read_fu_356_p2 == 32'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~(stage_read_read_fu_356_p2 == 32'd0) & ~(stage_read_read_fu_356_p2 == 32'd1) & ~(stage_read_read_fu_356_p2 == 32'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((ap_start == 1'b1) & (stage_read_read_fu_356_p2 == 32'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((ap_start == 1'b1) & (stage_read_read_fu_356_p2 == 32'd2) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (gmem2_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (gmem2_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_bf16_to_float_fu_389_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (gmem0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state12_on_subcall_done = ((icmp_ln1343_reg_604 == 1'd1) & (grp_float_safe_softmax3_64_s_fu_532_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state21_on_subcall_done = ((stage_read_reg_594 == 32'd0) & (grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_start = grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_start_reg;

assign grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_start = grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_start_reg;

assign grp_bf16_to_float_fu_389_ap_start = grp_bf16_to_float_fu_389_ap_start_reg;

assign grp_float_safe_softmax3_64_s_fu_532_ap_start = grp_float_safe_softmax3_64_s_fu_532_ap_start_reg;

assign icmp_ln1343_fu_558_p2 = ((config_r == 32'd0) ? 1'b1 : 1'b0);

assign m_axi_gmem1_ARADDR = 64'd0;

assign m_axi_gmem1_ARBURST = 2'd0;

assign m_axi_gmem1_ARCACHE = 4'd0;

assign m_axi_gmem1_ARID = 1'd0;

assign m_axi_gmem1_ARLEN = 8'd0;

assign m_axi_gmem1_ARLOCK = 2'd0;

assign m_axi_gmem1_ARPROT = 3'd0;

assign m_axi_gmem1_ARQOS = 4'd0;

assign m_axi_gmem1_ARREGION = 4'd0;

assign m_axi_gmem1_ARSIZE = 3'd0;

assign m_axi_gmem1_ARUSER = 1'd0;

assign m_axi_gmem1_ARVALID = 1'b0;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 8'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_RREADY = 1'b0;

assign m_axi_gmem1_WDATA = 32'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 4'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign sext_ln1324_fu_584_p1 = $signed(trunc_ln_reg_608);

assign sext_ln1380_fu_574_p1 = $signed(trunc_ln3_reg_598);

assign stage_read_read_fu_356_p2 = stage;

endmodule //activation_accelerator
