Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 00:41:06 2024
| Host         : eecs-digital-43 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.604ns  (required time - arrival time)
  Source:                 memio/osc_data_out_reg[0][6]_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_red/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_pixel_clk_wiz_0 rise@310.112ns - clk_100_pass_clk_wiz_0 rise@310.000ns)
  Data Path Delay:        6.475ns  (logic 1.386ns (21.406%)  route 5.089ns (78.594%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 308.613 - 310.112 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 309.028 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    N15                                               0.000   310.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440   311.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   305.709 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   307.375    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.471 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, routed)         1.557   309.028    memio/clk_100_pass
    SLICE_X8Y30          FDRE                                         r  memio/osc_data_out_reg[0][6]_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518   309.546 r  memio/osc_data_out_reg[0][6]_psbram/Q
                         net (fo=5, routed)           0.942   310.488    memio/oscillator_ram/ram_data_b[6]
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124   310.612 f  memio/oscillator_ram/tally[1]_i_12/O
                         net (fo=1, routed)           0.687   311.299    memio/oscillator_ram/tally[1]_i_12_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124   311.423 r  memio/oscillator_ram/tally[1]_i_5/O
                         net (fo=22, routed)          0.421   311.844    memio/oscillator_ram/tally[1]_i_5_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124   311.968 r  memio/oscillator_ram/tally[1]_i_9/O
                         net (fo=9, routed)           0.894   312.862    memio/oscillator_ram/tally[1]_i_9_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124   312.986 r  memio/oscillator_ram/tally[4]_i_27/O
                         net (fo=3, routed)           0.781   313.767    memio/oscillator_ram/BRAM_reg_0_3_1
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.124   313.891 r  memio/oscillator_ram/tally[4]_i_20/O
                         net (fo=2, routed)           0.803   314.694    memio/oscillator_ram/tally[4]_i_20_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.124   314.818 f  memio/oscillator_ram/tally[4]_i_8/O
                         net (fo=1, routed)           0.561   315.379    memio/oscillator_ram/tally[4]_i_8_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.124   315.503 r  memio/oscillator_ram/tally[4]_i_2/O
                         net (fo=1, routed)           0.000   315.503    tmds_red/D[3]
    SLICE_X6Y35          FDRE                                         r  tmds_red/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                    310.112   310.112 r  
    N15                                               0.000   310.112 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.112    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370   311.483 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.644    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   305.423 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   307.010    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.101 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, routed)          1.512   308.613    tmds_red/clk_pixel
    SLICE_X6Y35          FDRE                                         r  tmds_red/tally_reg[4]/C
                         clock pessimism              0.398   309.012    
                         clock uncertainty           -0.193   308.818    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)        0.081   308.899    tmds_red/tally_reg[4]
  -------------------------------------------------------------------
                         required time                        308.899    
                         arrival time                        -315.503    
  -------------------------------------------------------------------
                         slack                                 -6.604    




