<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="base_axi_interconnect_0_imp_xbar_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_interconnect_0_imp_s00_regslice_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_s00_regslice_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_interconnect_0_imp_s01_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_s01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axi_interconnect_0_imp_s00_regslice_2_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_s02_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_s02_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axi_interconnect_0_imp_s00_regslice_2_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_m00_regslice_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_m00_regslice_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_interconnect_0_imp_auto_pc_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_mem_intercon_imp_xbar_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_mem_intercon_imp_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_mem_intercon_imp_s00_regslice_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_mem_intercon_imp_s00_regslice_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_mem_intercon_imp_auto_us_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_mem_intercon_imp_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_mem_intercon_imp_s01_regslice_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_mem_intercon_imp_s01_regslice_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_mem_intercon_imp_m00_regslice_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_mem_intercon_imp_m00_regslice_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_mem_intercon_imp_auto_pc_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_mem_intercon_imp_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_protocol_convert_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_protocol_convert_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_btns_gpio_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_btns_gpio_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_dff_en_reset_vector_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_dff_en_reset_vector_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_ck_gpio_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ck_gpio_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_iic_direct_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_iic_direct_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_intc_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_intr_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_intr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_io_switch_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_io_switch_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_dlmb_v10_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_ilmb_v10_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="base_lmb_bram_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_mb_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_mb_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_mb_bram_ctrl_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_mb_bram_ctrl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_microblaze_0_axi_periph_imp_xbar_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_microblaze_0_axi_periph_imp_tier2_xbar_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_tier2_xbar_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_microblaze_0_axi_periph_imp_tier2_xbar_1_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_tier2_xbar_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_microblaze_0_axi_periph_imp_tier2_xbar_2_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_tier2_xbar_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_microblaze_0_axi_periph_imp_s00_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_s00_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axi_interconnect_0_imp_s00_regslice_2_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m00_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m00_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_microblaze_0_axi_periph_imp_m02_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m02_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_microblaze_0_axi_periph_imp_m03_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m03_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m04_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m04_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m05_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m05_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m06_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m06_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m00_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m07_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m07_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axi_interconnect_0_imp_s00_regslice_2_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m08_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m08_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_microblaze_0_axi_periph_imp_m10_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m10_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m11_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m11_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m12_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m12_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m13_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m13_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m14_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m14_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m15_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m15_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_microblaze_0_axi_periph_imp_m16_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m16_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_spi_direct_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_spi_direct_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_spi_shared_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_spi_shared_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_spi_direct_0_synth_1"/>
	</Run>
	<Run Id="base_timer_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_timer_1_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_timer_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_timer_0_0_synth_1"/>
	</Run>
	<Run Id="base_timer_2_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_timer_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_timer_0_0_synth_1"/>
	</Run>
	<Run Id="base_timer_3_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_timer_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_timer_0_0_synth_1"/>
	</Run>
	<Run Id="base_timer_4_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_timer_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_timer_0_0_synth_1"/>
	</Run>
	<Run Id="base_timer_5_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_timer_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_timer_0_0_synth_1"/>
	</Run>
	<Run Id="base_dff_en_reset_vector_0_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_dff_en_reset_vector_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_dff_en_reset_vector_0_0_synth_1"/>
	</Run>
	<Run Id="base_gpio_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_gpio_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_iic_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_iic_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_iic_direct_0_synth_1"/>
	</Run>
	<Run Id="base_intc_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_intc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_intr_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_intr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_intr_0_synth_1"/>
	</Run>
	<Run Id="base_io_switch_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_io_switch_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_dlmb_v10_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_dlmb_v10_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="base_ilmb_v10_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ilmb_v10_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="base_lmb_bram_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_lmb_bram_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_lmb_bram_0_synth_1"/>
	</Run>
	<Run Id="base_mb_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_mb_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_mb_0_synth_1"/>
	</Run>
	<Run Id="base_mb_bram_ctrl_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_mb_bram_ctrl_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_mb_bram_ctrl_0_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_xbar_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_microblaze_0_axi_periph_imp_s00_regslice_4_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_s00_regslice_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axi_interconnect_0_imp_s00_regslice_2_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m00_regslice_4_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m00_regslice_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m00_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m01_regslice_4_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m01_regslice_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m02_regslice_4_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m02_regslice_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m02_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m03_regslice_4_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m03_regslice_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m04_regslice_4_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m04_regslice_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m05_regslice_4_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m05_regslice_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m06_regslice_4_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m06_regslice_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m07_regslice_4_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m07_regslice_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axi_interconnect_0_imp_s00_regslice_2_synth_1"/>
	</Run>
	<Run Id="base_rst_clk_wiz_1_100M_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_rst_clk_wiz_1_100M_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_rst_clk_wiz_1_100M_0_synth_1"/>
	</Run>
	<Run Id="base_spi_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_spi_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_spi_direct_0_synth_1"/>
	</Run>
	<Run Id="base_timer_6_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_timer_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_timer_0_0_synth_1"/>
	</Run>
	<Run Id="base_dff_en_reset_vector_0_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_dff_en_reset_vector_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_dff_en_reset_vector_0_0_synth_1"/>
	</Run>
	<Run Id="base_gpio_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_gpio_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_gpio_0_synth_1"/>
	</Run>
	<Run Id="base_iic_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_iic_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_iic_direct_0_synth_1"/>
	</Run>
	<Run Id="base_intc_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_intc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_intc_1_synth_1"/>
	</Run>
	<Run Id="base_intr_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_intr_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_intr_0_synth_1"/>
	</Run>
	<Run Id="base_io_switch_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_io_switch_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_io_switch_1_synth_1"/>
	</Run>
	<Run Id="base_dlmb_v10_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_dlmb_v10_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="base_ilmb_v10_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ilmb_v10_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="base_lmb_bram_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_lmb_bram_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_lmb_bram_0_synth_1"/>
	</Run>
	<Run Id="base_mb_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_mb_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_mb_0_synth_1"/>
	</Run>
	<Run Id="base_mb_bram_ctrl_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_mb_bram_ctrl_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_mb_bram_ctrl_0_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_xbar_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_xbar_1_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_s00_regslice_5_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_s00_regslice_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axi_interconnect_0_imp_s00_regslice_2_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m00_regslice_5_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m00_regslice_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m00_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m01_regslice_5_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m01_regslice_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m02_regslice_5_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m02_regslice_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m02_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m03_regslice_5_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m03_regslice_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m04_regslice_5_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m04_regslice_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m05_regslice_5_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m05_regslice_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m06_regslice_5_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m06_regslice_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_microblaze_0_axi_periph_imp_m07_regslice_5_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_microblaze_0_axi_periph_imp_m07_regslice_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axi_interconnect_0_imp_s00_regslice_2_synth_1"/>
	</Run>
	<Run Id="base_rst_clk_wiz_1_100M_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_rst_clk_wiz_1_100M_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_rst_clk_wiz_1_100M_0_synth_1"/>
	</Run>
	<Run Id="base_spi_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_spi_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_spi_direct_0_synth_1"/>
	</Run>
	<Run Id="base_timer_7_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_timer_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_timer_0_0_synth_1"/>
	</Run>
	<Run Id="base_leds_gpio_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_leds_gpio_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_ps7_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_ps7_0_axi_periph_imp_xbar_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_ps7_0_axi_periph_imp_m00_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_m00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_auto_pc_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_ps7_0_axi_periph_imp_m01_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_m01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_ps7_0_axi_periph_imp_m02_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_m02_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_ps7_0_axi_periph_imp_m03_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_m03_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_ps7_0_axi_periph_imp_m02_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_m04_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_m04_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_ps7_0_axi_periph_imp_m02_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_m05_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_m05_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_auto_pc_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_m06_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_m06_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_auto_pc_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_m07_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_m07_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_auto_pc_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_m08_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_m08_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_auto_pc_4_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_m09_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_m09_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_auto_pc_5_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_auto_pc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_imp_m10_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_m10_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_ps7_0_axi_periph_imp_auto_pc_6_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_imp_auto_pc_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_1_imp_xbar_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_1_imp_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_ps7_0_axi_periph_1_imp_auto_pc_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_1_imp_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_ps7_0_axi_periph_1_imp_m00_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_1_imp_m00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_1_imp_m01_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_1_imp_m01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_ps7_0_axi_periph_1_imp_m02_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_1_imp_m02_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m02_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_ps7_0_axi_periph_1_imp_m03_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_ps7_0_axi_periph_1_imp_m03_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_ps7_0_axi_periph_1_imp_m01_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_rgbleds_gpio_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_rgbleds_gpio_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_rst_ps7_0_fclk0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_rst_ps7_0_fclk0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_rst_ps7_0_fclk1_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_rst_ps7_0_fclk1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_rst_ps7_0_fclk3_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_rst_ps7_0_fclk3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_rst_ps7_0_fclk0_0_synth_1"/>
	</Run>
	<Run Id="base_slice_arduino_direct_iic_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_slice_arduino_direct_iic_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_slice_arduino_gpio_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_slice_arduino_gpio_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_slice_pmoda_gpio_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_slice_pmoda_gpio_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_switches_gpio_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_switches_gpio_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_system_interrupts_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_system_interrupts_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axis_data_fifo_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axis_data_fifo_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_trace_cntrl_64_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_trace_cntrl_64_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axis_data_fifo_0_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axis_data_fifo_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_interconnect_0_imp_xbar_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_interconnect_0_imp_s00_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_s00_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_ps7_0_axi_periph_imp_m01_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_auto_pc_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_m00_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_m00_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_m01_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_m01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_interconnect_0_imp_auto_cc_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_interconnect_0_imp_m02_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_m02_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_interconnect_0_imp_auto_cc_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_auto_cc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_interconnect_0_imp_m03_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_m03_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_m04_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_m04_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_m05_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_m05_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_m06_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_m06_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axi_interconnect_0_imp_m02_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_auto_cc_2_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_auto_cc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axi_interconnect_0_imp_auto_cc_1_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_m07_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_m07_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axi_interconnect_0_imp_m01_regslice_0_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_auto_cc_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_auto_cc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axi_interconnect_0_imp_auto_cc_0_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_m08_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_m08_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_axi_interconnect_0_imp_m09_regslice_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_interconnect_0_imp_m09_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
	</Run>
	<Run Id="base_axi_mem_intercon_imp_xbar_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_mem_intercon_imp_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_mem_intercon_imp_s00_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_mem_intercon_imp_s00_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_mem_intercon_imp_s01_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_mem_intercon_imp_s01_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_mem_intercon_imp_auto_us_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_mem_intercon_imp_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_mem_intercon_imp_m00_regslice_3_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_mem_intercon_imp_m00_regslice_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_mem_intercon_imp_auto_pc_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_mem_intercon_imp_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axis_register_slice_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axis_register_slice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_color_convert_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_color_convert_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_gpio_hdmiin_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_gpio_hdmiin_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_color_swap_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_color_swap_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_dvi2rgb_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_dvi2rgb_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_v_vid_in_axi4s_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_v_vid_in_axi4s_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_vtc_in_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_vtc_in_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_pixel_pack_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_pixel_pack_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axis_register_slice_0_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axis_register_slice_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_axis_register_slice_0_0_synth_1"/>
	</Run>
	<Run Id="base_color_convert_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_color_convert_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_color_convert_0_synth_1"/>
	</Run>
	<Run Id="base_axi_dynclk_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_dynclk_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_color_swap_0_1_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_color_swap_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_hdmi_out_hpd_video_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_hdmi_out_hpd_video_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_rgb2dvi_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_rgb2dvi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_v_axi4s_vid_out_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_v_axi4s_vid_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_vtc_out_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_vtc_out_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_pixel_unpack_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_pixel_unpack_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_proc_sys_reset_pixelclk_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_proc_sys_reset_pixelclk_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="base_rst_ps7_0_fclk0_0_synth_1"/>
	</Run>
	<Run Id="base_axi_vdma_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_pixel_generator_0_0_synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/base_pixel_generator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="base_axi_interconnect_0_imp_xbar_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_s00_regslice_2_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_s01_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_s02_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m00_regslice_2_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_auto_pc_0_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_xbar_0_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_s00_regslice_2_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_auto_us_0_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_s01_regslice_2_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_m00_regslice_2_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_auto_pc_0_synth_1"/>
		<Parent Id="base_axi_protocol_convert_0_0_synth_1"/>
		<Parent Id="base_btns_gpio_0_synth_1"/>
		<Parent Id="base_dff_en_reset_vector_0_0_synth_1"/>
		<Parent Id="base_ck_gpio_0_synth_1"/>
		<Parent Id="base_iic_direct_0_synth_1"/>
		<Parent Id="base_intc_0_synth_1"/>
		<Parent Id="base_intr_0_synth_1"/>
		<Parent Id="base_io_switch_0_0_synth_1"/>
		<Parent Id="base_dlmb_v10_0_synth_1"/>
		<Parent Id="base_ilmb_v10_0_synth_1"/>
		<Parent Id="base_lmb_bram_0_synth_1"/>
		<Parent Id="base_mb_0_synth_1"/>
		<Parent Id="base_mb_bram_ctrl_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_xbar_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_tier2_xbar_0_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_tier2_xbar_1_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_tier2_xbar_2_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_s00_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m00_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m02_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m03_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m04_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m05_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m06_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m07_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m08_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m10_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m11_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m12_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m13_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m14_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m15_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m16_regslice_0_synth_1"/>
		<Parent Id="base_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="base_spi_direct_0_synth_1"/>
		<Parent Id="base_spi_shared_0_synth_1"/>
		<Parent Id="base_timer_0_0_synth_1"/>
		<Parent Id="base_timer_1_0_synth_1"/>
		<Parent Id="base_timer_2_0_synth_1"/>
		<Parent Id="base_timer_3_0_synth_1"/>
		<Parent Id="base_timer_4_0_synth_1"/>
		<Parent Id="base_timer_5_0_synth_1"/>
		<Parent Id="base_dff_en_reset_vector_0_1_synth_1"/>
		<Parent Id="base_gpio_0_synth_1"/>
		<Parent Id="base_iic_0_synth_1"/>
		<Parent Id="base_intc_1_synth_1"/>
		<Parent Id="base_intr_1_synth_1"/>
		<Parent Id="base_io_switch_1_synth_1"/>
		<Parent Id="base_dlmb_v10_1_synth_1"/>
		<Parent Id="base_ilmb_v10_1_synth_1"/>
		<Parent Id="base_lmb_bram_1_synth_1"/>
		<Parent Id="base_mb_1_synth_1"/>
		<Parent Id="base_mb_bram_ctrl_1_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_xbar_1_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_s00_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m00_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m02_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m03_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m04_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m05_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m06_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m07_regslice_4_synth_1"/>
		<Parent Id="base_rst_clk_wiz_1_100M_1_synth_1"/>
		<Parent Id="base_spi_0_synth_1"/>
		<Parent Id="base_timer_6_synth_1"/>
		<Parent Id="base_dff_en_reset_vector_0_2_synth_1"/>
		<Parent Id="base_gpio_1_synth_1"/>
		<Parent Id="base_iic_1_synth_1"/>
		<Parent Id="base_intc_2_synth_1"/>
		<Parent Id="base_intr_2_synth_1"/>
		<Parent Id="base_io_switch_2_synth_1"/>
		<Parent Id="base_dlmb_v10_2_synth_1"/>
		<Parent Id="base_ilmb_v10_2_synth_1"/>
		<Parent Id="base_lmb_bram_2_synth_1"/>
		<Parent Id="base_mb_2_synth_1"/>
		<Parent Id="base_mb_bram_ctrl_2_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_xbar_2_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_s00_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m00_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m02_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m03_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m04_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m05_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m06_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m07_regslice_5_synth_1"/>
		<Parent Id="base_rst_clk_wiz_1_100M_2_synth_1"/>
		<Parent Id="base_spi_1_synth_1"/>
		<Parent Id="base_timer_7_synth_1"/>
		<Parent Id="base_leds_gpio_0_synth_1"/>
		<Parent Id="base_ps7_0_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_xbar_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m00_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m01_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m02_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m03_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m04_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m05_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_1_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m06_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_2_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m07_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_3_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m08_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_4_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m09_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_5_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m10_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_6_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_1_imp_xbar_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_1_imp_auto_pc_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_1_imp_m00_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_1_imp_m01_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_1_imp_m02_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_1_imp_m03_regslice_0_synth_1"/>
		<Parent Id="base_rgbleds_gpio_0_synth_1"/>
		<Parent Id="base_rst_ps7_0_fclk0_0_synth_1"/>
		<Parent Id="base_rst_ps7_0_fclk1_0_synth_1"/>
		<Parent Id="base_rst_ps7_0_fclk3_0_synth_1"/>
		<Parent Id="base_slice_arduino_direct_iic_0_synth_1"/>
		<Parent Id="base_slice_arduino_gpio_0_synth_1"/>
		<Parent Id="base_slice_pmoda_gpio_0_synth_1"/>
		<Parent Id="base_switches_gpio_0_synth_1"/>
		<Parent Id="base_system_interrupts_0_synth_1"/>
		<Parent Id="base_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="base_trace_cntrl_64_0_0_synth_1"/>
		<Parent Id="base_axis_data_fifo_0_1_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_xbar_1_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_s00_regslice_3_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_auto_pc_1_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m00_regslice_3_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m01_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_auto_cc_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m02_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_auto_cc_1_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m03_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m04_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m05_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m06_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_auto_cc_2_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m07_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_auto_cc_3_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m08_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m09_regslice_0_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_xbar_1_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_s00_regslice_3_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_s01_regslice_3_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_auto_us_1_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_m00_regslice_3_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_auto_pc_1_synth_1"/>
		<Parent Id="base_axis_register_slice_0_0_synth_1"/>
		<Parent Id="base_color_convert_0_synth_1"/>
		<Parent Id="base_axi_gpio_hdmiin_0_synth_1"/>
		<Parent Id="base_color_swap_0_0_synth_1"/>
		<Parent Id="base_dvi2rgb_0_0_synth_1"/>
		<Parent Id="base_v_vid_in_axi4s_0_0_synth_1"/>
		<Parent Id="base_vtc_in_0_synth_1"/>
		<Parent Id="base_pixel_pack_0_synth_1"/>
		<Parent Id="base_axis_register_slice_0_1_synth_1"/>
		<Parent Id="base_color_convert_1_synth_1"/>
		<Parent Id="base_axi_dynclk_0_synth_1"/>
		<Parent Id="base_color_swap_0_1_synth_1"/>
		<Parent Id="base_hdmi_out_hpd_video_0_synth_1"/>
		<Parent Id="base_rgb2dvi_0_0_synth_1"/>
		<Parent Id="base_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="base_vtc_out_0_synth_1"/>
		<Parent Id="base_pixel_unpack_0_synth_1"/>
		<Parent Id="base_proc_sys_reset_pixelclk_0_synth_1"/>
		<Parent Id="base_axi_vdma_0_0_synth_1"/>
		<Parent Id="base_pixel_generator_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/LUTsofLUV/maths-accelerator/overlay/base/base.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_xbar_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_s00_regslice_2_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_s01_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_s02_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m00_regslice_2_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_auto_pc_0_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_xbar_0_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_s00_regslice_2_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_auto_us_0_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_s01_regslice_2_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_m00_regslice_2_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_auto_pc_0_synth_1"/>
		<Parent Id="base_axi_protocol_convert_0_0_synth_1"/>
		<Parent Id="base_btns_gpio_0_synth_1"/>
		<Parent Id="base_dff_en_reset_vector_0_0_synth_1"/>
		<Parent Id="base_ck_gpio_0_synth_1"/>
		<Parent Id="base_iic_direct_0_synth_1"/>
		<Parent Id="base_intc_0_synth_1"/>
		<Parent Id="base_intr_0_synth_1"/>
		<Parent Id="base_io_switch_0_0_synth_1"/>
		<Parent Id="base_dlmb_v10_0_synth_1"/>
		<Parent Id="base_ilmb_v10_0_synth_1"/>
		<Parent Id="base_lmb_bram_0_synth_1"/>
		<Parent Id="base_mb_0_synth_1"/>
		<Parent Id="base_mb_bram_ctrl_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_xbar_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_tier2_xbar_0_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_tier2_xbar_1_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_tier2_xbar_2_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_s00_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m00_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m02_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m03_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m04_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m05_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m06_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m07_regslice_3_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m08_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m09_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m10_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m11_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m12_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m13_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m14_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m15_regslice_0_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m16_regslice_0_synth_1"/>
		<Parent Id="base_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="base_spi_direct_0_synth_1"/>
		<Parent Id="base_spi_shared_0_synth_1"/>
		<Parent Id="base_timer_0_0_synth_1"/>
		<Parent Id="base_timer_1_0_synth_1"/>
		<Parent Id="base_timer_2_0_synth_1"/>
		<Parent Id="base_timer_3_0_synth_1"/>
		<Parent Id="base_timer_4_0_synth_1"/>
		<Parent Id="base_timer_5_0_synth_1"/>
		<Parent Id="base_dff_en_reset_vector_0_1_synth_1"/>
		<Parent Id="base_gpio_0_synth_1"/>
		<Parent Id="base_iic_0_synth_1"/>
		<Parent Id="base_intc_1_synth_1"/>
		<Parent Id="base_intr_1_synth_1"/>
		<Parent Id="base_io_switch_1_synth_1"/>
		<Parent Id="base_dlmb_v10_1_synth_1"/>
		<Parent Id="base_ilmb_v10_1_synth_1"/>
		<Parent Id="base_lmb_bram_1_synth_1"/>
		<Parent Id="base_mb_1_synth_1"/>
		<Parent Id="base_mb_bram_ctrl_1_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_xbar_1_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_s00_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m00_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m02_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m03_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m04_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m05_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m06_regslice_4_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m07_regslice_4_synth_1"/>
		<Parent Id="base_rst_clk_wiz_1_100M_1_synth_1"/>
		<Parent Id="base_spi_0_synth_1"/>
		<Parent Id="base_timer_6_synth_1"/>
		<Parent Id="base_dff_en_reset_vector_0_2_synth_1"/>
		<Parent Id="base_gpio_1_synth_1"/>
		<Parent Id="base_iic_1_synth_1"/>
		<Parent Id="base_intc_2_synth_1"/>
		<Parent Id="base_intr_2_synth_1"/>
		<Parent Id="base_io_switch_2_synth_1"/>
		<Parent Id="base_dlmb_v10_2_synth_1"/>
		<Parent Id="base_ilmb_v10_2_synth_1"/>
		<Parent Id="base_lmb_bram_2_synth_1"/>
		<Parent Id="base_mb_2_synth_1"/>
		<Parent Id="base_mb_bram_ctrl_2_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_xbar_2_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_s00_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m00_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m01_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m02_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m03_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m04_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m05_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m06_regslice_5_synth_1"/>
		<Parent Id="base_microblaze_0_axi_periph_imp_m07_regslice_5_synth_1"/>
		<Parent Id="base_rst_clk_wiz_1_100M_2_synth_1"/>
		<Parent Id="base_spi_1_synth_1"/>
		<Parent Id="base_timer_7_synth_1"/>
		<Parent Id="base_leds_gpio_0_synth_1"/>
		<Parent Id="base_ps7_0_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_xbar_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m00_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m01_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m02_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m03_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m04_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m05_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_1_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m06_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_2_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m07_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_3_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m08_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_4_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m09_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_5_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_m10_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_imp_auto_pc_6_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_1_imp_xbar_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_1_imp_auto_pc_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_1_imp_m00_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_1_imp_m01_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_1_imp_m02_regslice_0_synth_1"/>
		<Parent Id="base_ps7_0_axi_periph_1_imp_m03_regslice_0_synth_1"/>
		<Parent Id="base_rgbleds_gpio_0_synth_1"/>
		<Parent Id="base_rst_ps7_0_fclk0_0_synth_1"/>
		<Parent Id="base_rst_ps7_0_fclk1_0_synth_1"/>
		<Parent Id="base_rst_ps7_0_fclk3_0_synth_1"/>
		<Parent Id="base_slice_arduino_direct_iic_0_synth_1"/>
		<Parent Id="base_slice_arduino_gpio_0_synth_1"/>
		<Parent Id="base_slice_pmoda_gpio_0_synth_1"/>
		<Parent Id="base_switches_gpio_0_synth_1"/>
		<Parent Id="base_system_interrupts_0_synth_1"/>
		<Parent Id="base_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="base_trace_cntrl_64_0_0_synth_1"/>
		<Parent Id="base_axis_data_fifo_0_1_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_xbar_1_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_s00_regslice_3_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_auto_pc_1_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m00_regslice_3_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m01_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_auto_cc_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m02_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_auto_cc_1_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m03_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m04_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m05_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m06_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_auto_cc_2_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m07_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_auto_cc_3_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m08_regslice_0_synth_1"/>
		<Parent Id="base_axi_interconnect_0_imp_m09_regslice_0_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_xbar_1_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_s00_regslice_3_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_s01_regslice_3_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_auto_us_1_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_m00_regslice_3_synth_1"/>
		<Parent Id="base_axi_mem_intercon_imp_auto_pc_1_synth_1"/>
		<Parent Id="base_axis_register_slice_0_0_synth_1"/>
		<Parent Id="base_color_convert_0_synth_1"/>
		<Parent Id="base_axi_gpio_hdmiin_0_synth_1"/>
		<Parent Id="base_color_swap_0_0_synth_1"/>
		<Parent Id="base_dvi2rgb_0_0_synth_1"/>
		<Parent Id="base_v_vid_in_axi4s_0_0_synth_1"/>
		<Parent Id="base_vtc_in_0_synth_1"/>
		<Parent Id="base_pixel_pack_0_synth_1"/>
		<Parent Id="base_axis_register_slice_0_1_synth_1"/>
		<Parent Id="base_color_convert_1_synth_1"/>
		<Parent Id="base_axi_dynclk_0_synth_1"/>
		<Parent Id="base_color_swap_0_1_synth_1"/>
		<Parent Id="base_hdmi_out_hpd_video_0_synth_1"/>
		<Parent Id="base_rgb2dvi_0_0_synth_1"/>
		<Parent Id="base_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="base_vtc_out_0_synth_1"/>
		<Parent Id="base_pixel_unpack_0_synth_1"/>
		<Parent Id="base_proc_sys_reset_pixelclk_0_synth_1"/>
		<Parent Id="base_axi_vdma_0_0_synth_1"/>
		<Parent Id="base_pixel_generator_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

