Analysis & Synthesis report for divgmx_ep4ce10e22c8n
Wed Dec 24 16:39:58 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |basic|hdmi:U2|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component
 19. Source assignments for hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated
 20. Source assignments for vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated
 21. Source assignments for vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated
 22. Source assignments for osd:U17|ram:u1|altsyncram:altsyncram_component|altsyncram_d6h2:auto_generated
 23. Source assignments for osd:U17|font:u2|altsyncram:altsyncram_component|altsyncram_j6b1:auto_generated
 24. Source assignments for hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_o7m:auto_generated|altsyncram_ce81:altsyncram2
 25. Parameter Settings for User Entity Instance: altpll0:U1|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: hdmi:U2
 27. Parameter Settings for User Entity Instance: hdmi:U2|hdmidataencoder:dataenc
 28. Parameter Settings for User Entity Instance: hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component
 29. Parameter Settings for User Entity Instance: vram:U5|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: vram_escr:U20|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: deserializer:U14
 32. Parameter Settings for User Entity Instance: deserializer:U14|receiver:inst_rx
 33. Parameter Settings for User Entity Instance: osd:U17|ram:u1|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: osd:U17|font:u2|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: altpll1:U18|altpll:altpll_component
 36. Parameter Settings for Inferred Entity Instance: hdmi:U2|altshift_taps:q_pipe_rtl_0
 37. Parameter Settings for Inferred Entity Instance: hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0
 38. altpll Parameter Settings by Entity Instance
 39. altsyncram Parameter Settings by Entity Instance
 40. altshift_taps Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "altpll1:U18"
 42. Port Connectivity Checks: "osd:U17|ram:u1"
 43. Port Connectivity Checks: "osd:U17|nz80cpu:u0"
 44. Port Connectivity Checks: "osd:U17"
 45. Port Connectivity Checks: "deserializer:U14"
 46. Port Connectivity Checks: "vram_escr:U20"
 47. Port Connectivity Checks: "vram:U5"
 48. Port Connectivity Checks: "vga_zx:U4"
 49. Port Connectivity Checks: "sync:U3"
 50. Port Connectivity Checks: "hdmi:U2"
 51. Port Connectivity Checks: "altpll0:U1"
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 24 16:39:57 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; divgmx_ep4ce10e22c8n                            ;
; Top-level Entity Name              ; basic                                           ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,767                                           ;
;     Total combinational functions  ; 4,216                                           ;
;     Dedicated logic registers      ; 1,412                                           ;
; Total registers                    ; 1428                                            ;
; Total pins                         ; 77                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 368,838                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+--------------------+----------------------+
; Option                                                                     ; Setting            ; Default Value        ;
+----------------------------------------------------------------------------+--------------------+----------------------+
; Device                                                                     ; EP4CE10E22C8       ;                      ;
; Top-level entity name                                                      ; basic              ; divgmx_ep4ce10e22c8n ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX        ;
; Use smart compilation                                                      ; Off                ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                   ;
; Enable compact report table                                                ; Off                ; Off                  ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                  ;
; Preserve fewer node names                                                  ; On                 ; On                   ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                  ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto               ; Auto                 ;
; Safe State Machine                                                         ; Off                ; Off                  ;
; Extract Verilog State Machines                                             ; On                 ; On                   ;
; Extract VHDL State Machines                                                ; On                 ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                   ;
; Parallel Synthesis                                                         ; On                 ; On                   ;
; DSP Block Balancing                                                        ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                   ;
; Power-Up Don't Care                                                        ; On                 ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                  ;
; Remove Duplicate Registers                                                 ; On                 ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                  ;
; Optimization Technique                                                     ; Balanced           ; Balanced             ;
; Carry Chain Length                                                         ; 70                 ; 70                   ;
; Auto Carry Chains                                                          ; On                 ; On                   ;
; Auto Open-Drain Pins                                                       ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                  ;
; Auto ROM Replacement                                                       ; On                 ; On                   ;
; Auto RAM Replacement                                                       ; On                 ; On                   ;
; Auto DSP Block Replacement                                                 ; On                 ; On                   ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                 ; On                   ;
; Strict RAM Replacement                                                     ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                 ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                  ;
; Auto Resource Sharing                                                      ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                 ; On                   ;
; Report Parameter Settings                                                  ; On                 ; On                   ;
; Report Source Assignments                                                  ; On                 ; On                   ;
; Report Connectivity Checks                                                 ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                    ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation   ;
; HDL message level                                                          ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                  ;
; Clock MUX Protection                                                       ; On                 ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                  ;
; Block Design Naming                                                        ; Auto               ; Auto                 ;
; SDC constraint protection                                                  ; Off                ; Off                  ;
; Synthesis Effort                                                           ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                   ;
; Synthesis Seed                                                             ; 1                  ; 1                    ;
+----------------------------------------------------------------------------+--------------------+----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                             ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                        ; Library ;
+----------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; ../rtl/hid/receiver.vhd                                                                      ; yes             ; User VHDL File                         ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/hid/receiver.vhd           ;         ;
; ../rtl/hid/deserializer.vhd                                                                  ; yes             ; User VHDL File                         ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/hid/deserializer.vhd       ;         ;
; ../rtl/pll/ep4/altpll0.vhd                                                                   ; yes             ; User Wizard-Generated File             ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/pll/ep4/altpll0.vhd        ;         ;
; ../rtl/video/vga_zx.vhd                                                                      ; yes             ; User VHDL File                         ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/video/vga_zx.vhd           ;         ;
; ../rtl/video/sync.vhd                                                                        ; yes             ; User VHDL File                         ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/video/sync.vhd             ;         ;
; ../rtl/basic.vhd                                                                             ; yes             ; User VHDL File                         ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd                  ;         ;
; ../rtl/hdmi/hdmidataencoder.v                                                                ; yes             ; User Verilog HDL File                  ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/hdmi/hdmidataencoder.v     ;         ;
; ../rtl/hdmi/hdmi.vhd                                                                         ; yes             ; User VHDL File                         ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/hdmi/hdmi.vhd              ;         ;
; ../rtl/hdmi/encoder.vhd                                                                      ; yes             ; User VHDL File                         ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/hdmi/encoder.vhd           ;         ;
; ../rtl/hdmi/ep4/altddio_out1.vhd                                                             ; yes             ; User Wizard-Generated File             ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/hdmi/ep4/altddio_out1.vhd  ;         ;
; ../rtl/video/ep4/vram.vhd                                                                    ; yes             ; User Wizard-Generated File             ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/video/ep4/vram.vhd         ;         ;
; ../rtl/sdram/sdram.vhd                                                                       ; yes             ; User VHDL File                         ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/sdram/sdram.vhd            ;         ;
; ../rtl/osd/osd.vhd                                                                           ; yes             ; User VHDL File                         ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/osd/osd.vhd                ;         ;
; ../rtl/osd/memory/ep4/font.vhd                                                               ; yes             ; User Wizard-Generated File             ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/osd/memory/ep4/font.vhd    ;         ;
; ../rtl/osd/memory/ep4/ram.vhd                                                                ; yes             ; User Wizard-Generated File             ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/osd/memory/ep4/ram.vhd     ;         ;
; ../rtl/osd/cpu/nz80cpu.vhd                                                                   ; yes             ; User VHDL File                         ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/osd/cpu/nz80cpu.vhd        ;         ;
; ../rtl/pll/ep4/altpll1.vhd                                                                   ; yes             ; User Wizard-Generated File             ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/pll/ep4/altpll1.vhd        ;         ;
; vram_escr.vhd                                                                                ; yes             ; User Wizard-Generated File             ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/vram_escr.vhd              ;         ;
; altpll.tdf                                                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                        ;         ;
; aglobal130.inc                                                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                    ;         ;
; stratix_pll.inc                                                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                   ;         ;
; stratixii_pll.inc                                                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                 ;         ;
; cycloneii_pll.inc                                                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                 ;         ;
; db/altpll_utv2.tdf                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll_utv2.tdf         ;         ;
; altddio_out.tdf                                                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf                                   ;         ;
; stratix_ddio.inc                                                                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ddio.inc                                  ;         ;
; cyclone_ddio.inc                                                                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cyclone_ddio.inc                                  ;         ;
; lpm_mux.inc                                                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                       ;         ;
; stratix_lcell.inc                                                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_lcell.inc                                 ;         ;
; db/ddio_out_0aj.tdf                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/ddio_out_0aj.tdf        ;         ;
; altsyncram.tdf                                                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                    ;         ;
; stratix_ram_block.inc                                                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;         ;
; lpm_decode.inc                                                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                    ;         ;
; a_rdenreg.inc                                                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;         ;
; altrom.inc                                                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                        ;         ;
; altram.inc                                                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                        ;         ;
; altdpram.inc                                                                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                      ;         ;
; db/altsyncram_3ld2.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altsyncram_3ld2.tdf     ;         ;
; db/decode_jsa.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/decode_jsa.tdf          ;         ;
; db/decode_c8a.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/decode_c8a.tdf          ;         ;
; db/mux_3nb.tdf                                                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/mux_3nb.tdf             ;         ;
; db/altsyncram_08c2.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altsyncram_08c2.tdf     ;         ;
; db/decode_lsa.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/decode_lsa.tdf          ;         ;
; db/decode_e8a.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/decode_e8a.tdf          ;         ;
; db/mux_5nb.tdf                                                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/mux_5nb.tdf             ;         ;
; db/altsyncram_d6h2.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altsyncram_d6h2.tdf     ;         ;
; /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/osd/firmware/test.hex ; yes             ; Auto-Found Memory Initialization File  ; /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/osd/firmware/test.hex        ;         ;
; db/altsyncram_j6b1.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altsyncram_j6b1.tdf     ;         ;
; /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/osd/font/font.hex     ; yes             ; Auto-Found Memory Initialization File  ; /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/osd/font/font.hex            ;         ;
; db/altpll1_altpll.v                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll1_altpll.v        ;         ;
; altshift_taps.tdf                                                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf                                 ;         ;
; lpm_counter.inc                                                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                   ;         ;
; lpm_compare.inc                                                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                   ;         ;
; lpm_constant.inc                                                                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                  ;         ;
; db/shift_taps_o7m.tdf                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/shift_taps_o7m.tdf      ;         ;
; db/altsyncram_ce81.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altsyncram_ce81.tdf     ;         ;
; db/cntr_epf.tdf                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/cntr_epf.tdf            ;         ;
; db/cmpr_qgc.tdf                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/cmpr_qgc.tdf            ;         ;
; lpm_divide.tdf                                                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                    ;         ;
; abs_divider.inc                                                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                   ;         ;
; sign_div_unsign.inc                                                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                               ;         ;
; db/lpm_divide_hkm.tdf                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/lpm_divide_hkm.tdf      ;         ;
; db/sign_div_unsign_9nh.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/sign_div_unsign_9nh.tdf ;         ;
; db/alt_u_div_6af.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/alt_u_div_6af.tdf       ;         ;
; db/add_sub_7pc.tdf                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/add_sub_8pc.tdf         ;         ;
+----------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,767                                                                ;
;                                             ;                                                                      ;
; Total combinational functions               ; 4216                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                      ;
;     -- 4 input functions                    ; 2455                                                                 ;
;     -- 3 input functions                    ; 1178                                                                 ;
;     -- <=2 input functions                  ; 583                                                                  ;
;                                             ;                                                                      ;
; Logic elements by mode                      ;                                                                      ;
;     -- normal mode                          ; 3615                                                                 ;
;     -- arithmetic mode                      ; 601                                                                  ;
;                                             ;                                                                      ;
; Total registers                             ; 1428                                                                 ;
;     -- Dedicated logic registers            ; 1412                                                                 ;
;     -- I/O registers                        ; 32                                                                   ;
;                                             ;                                                                      ;
; I/O pins                                    ; 77                                                                   ;
; Total memory bits                           ; 368838                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                    ;
; Total PLLs                                  ; 2                                                                    ;
;     -- PLLs                                 ; 2                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; altpll0:U1|altpll:altpll_component|altpll_utv2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 978                                                                  ;
; Total fan-out                               ; 20593                                                                ;
; Average fan-out                             ; 3.49                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |basic                                       ; 4216 (466)        ; 1412 (100)   ; 368838      ; 0            ; 0       ; 0         ; 77   ; 0            ; |basic                                                                                                                                                       ; work         ;
;    |altpll0:U1|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|altpll0:U1                                                                                                                                            ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|altpll0:U1|altpll:altpll_component                                                                                                                    ; work         ;
;          |altpll_utv2:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|altpll0:U1|altpll:altpll_component|altpll_utv2:auto_generated                                                                                         ; work         ;
;    |altpll1:U18|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|altpll1:U18                                                                                                                                           ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|altpll1:U18|altpll:altpll_component                                                                                                                   ; work         ;
;          |altpll1_altpll:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|altpll1:U18|altpll:altpll_component|altpll1_altpll:auto_generated                                                                                     ; work         ;
;    |deserializer:U14|                        ; 147 (93)          ; 101 (70)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|deserializer:U14                                                                                                                                      ; work         ;
;       |receiver:inst_rx|                     ; 54 (54)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|deserializer:U14|receiver:inst_rx                                                                                                                     ; work         ;
;    |hdmi:U2|                                 ; 1470 (98)         ; 624 (87)     ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2                                                                                                                                               ; work         ;
;       |altddio_out1:ddio_inst|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altddio_out1:ddio_inst                                                                                                                        ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component                                                                                      ; work         ;
;             |ddio_out_0aj:auto_generated|    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated                                                          ; work         ;
;       |altshift_taps:q_pipe_rtl_0|           ; 10 (0)            ; 4 (0)        ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altshift_taps:q_pipe_rtl_0                                                                                                                    ; work         ;
;          |shift_taps_o7m:auto_generated|     ; 10 (0)            ; 4 (0)        ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_o7m:auto_generated                                                                                      ; work         ;
;             |altsyncram_ce81:altsyncram2|    ; 0 (0)             ; 0 (0)        ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_o7m:auto_generated|altsyncram_ce81:altsyncram2                                                          ; work         ;
;             |cntr_epf:cntr1|                 ; 10 (9)            ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_o7m:auto_generated|cntr_epf:cntr1                                                                       ; work         ;
;                |cmpr_qgc:cmpr4|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_o7m:auto_generated|cntr_epf:cntr1|cmpr_qgc:cmpr4                                                        ; work         ;
;       |encoder:enc0|                         ; 93 (93)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|encoder:enc0                                                                                                                                  ; work         ;
;       |encoder:enc1|                         ; 91 (91)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|encoder:enc1                                                                                                                                  ; work         ;
;       |encoder:enc2|                         ; 94 (94)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|encoder:enc2                                                                                                                                  ; work         ;
;       |hdmidataencoder:dataenc|              ; 1084 (582)        ; 491 (491)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc                                                                                                                       ; work         ;
;          |lpm_divide:Div0|                   ; 502 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0                                                                                                       ; work         ;
;             |lpm_divide_hkm:auto_generated|  ; 502 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; work         ;
;                |sign_div_unsign_9nh:divider| ; 502 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;                   |alt_u_div_6af:divider|    ; 502 (501)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; work         ;
;                      |add_sub_8pc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; work         ;
;    |osd:U17|                                 ; 1769 (176)        ; 347 (34)     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|osd:U17                                                                                                                                               ; work         ;
;       |font:u2|                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|osd:U17|font:u2                                                                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|osd:U17|font:u2|altsyncram:altsyncram_component                                                                                                       ; work         ;
;             |altsyncram_j6b1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|osd:U17|font:u2|altsyncram:altsyncram_component|altsyncram_j6b1:auto_generated                                                                        ; work         ;
;       |nz80cpu:u0|                           ; 1593 (1593)       ; 313 (313)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|osd:U17|nz80cpu:u0                                                                                                                                    ; work         ;
;       |ram:u1|                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|osd:U17|ram:u1                                                                                                                                        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|osd:U17|ram:u1|altsyncram:altsyncram_component                                                                                                        ; work         ;
;             |altsyncram_d6h2:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|osd:U17|ram:u1|altsyncram:altsyncram_component|altsyncram_d6h2:auto_generated                                                                         ; work         ;
;    |sdram:U7|                                ; 61 (61)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|sdram:U7                                                                                                                                              ; work         ;
;    |sync:U3|                                 ; 62 (62)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|sync:U3                                                                                                                                               ; work         ;
;    |vga_zx:U4|                               ; 206 (206)         ; 132 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vga_zx:U4                                                                                                                                             ; work         ;
;    |vram:U5|                                 ; 10 (0)            ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram:U5                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|      ; 10 (0)            ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram:U5|altsyncram:altsyncram_component                                                                                                               ; work         ;
;          |altsyncram_3ld2:auto_generated|    ; 10 (0)            ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated                                                                                ; work         ;
;             |decode_jsa:decode2|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|decode_jsa:decode2                                                             ; work         ;
;             |mux_3nb:mux5|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|mux_3nb:mux5                                                                   ; work         ;
;    |vram_escr:U20|                           ; 25 (0)            ; 4 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram_escr:U20                                                                                                                                         ; work         ;
;       |altsyncram:altsyncram_component|      ; 25 (0)            ; 4 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram_escr:U20|altsyncram:altsyncram_component                                                                                                         ; work         ;
;          |altsyncram_08c2:auto_generated|    ; 25 (0)            ; 4 (4)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated                                                                          ; work         ;
;             |decode_e8a:rden_decode_a|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|decode_e8a:rden_decode_a                                                 ; work         ;
;             |decode_e8a:rden_decode_b|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|decode_e8a:rden_decode_b                                                 ; work         ;
;             |decode_lsa:decode2|             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|decode_lsa:decode2                                                       ; work         ;
;             |mux_5nb:mux5|                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|mux_5nb:mux5                                                             ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; Name                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                          ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_o7m:auto_generated|altsyncram_ce81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 9            ; 22           ; 9            ; 22           ; 198    ; None                         ;
; osd:U17|font:u2|altsyncram:altsyncram_component|altsyncram_j6b1:auto_generated|ALTSYNCRAM               ; AUTO ; ROM              ; 2048         ; 4            ; --           ; --           ; 8192   ; ../rtl/osd/font/font.hex     ;
; osd:U17|ram:u1|altsyncram:altsyncram_component|altsyncram_d6h2:auto_generated|ALTSYNCRAM                ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; ../rtl/osd/firmware/test.hex ;
; vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ALTSYNCRAM                       ; AUTO ; True Dual Port   ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                         ;
; vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|ALTSYNCRAM                 ; AUTO ; True Dual Port   ; 24576        ; 8            ; 24576        ; 8            ; 196608 ; None                         ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                                                                    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+----------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |basic|altpll0:U1                     ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/pll/ep4/altpll0.vhd       ;
; Altera ; ALTDDIO_OUT  ; N/A     ; N/A          ; N/A          ; |basic|hdmi:U2|altddio_out1:ddio_inst ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/hdmi/ep4/altddio_out1.vhd ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |basic|vram:U5                        ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/video/ep4/vram.vhd        ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |basic|osd:U17|ram:u1                 ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/osd/memory/ep4/ram.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |basic|osd:U17|font:u2                ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/osd/memory/ep4/font.vhd   ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |basic|altpll1:U18                    ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/pll/ep4/altpll1.vhd       ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |basic|vram_escr:U20                  ; C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/vram_escr.vhd             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |basic|hdmi:U2|state                                                                                                                                                                                      ;
+---------------------------+-----------------+------------------+---------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------+
; Name                      ; state.videoData ; state.dataIsland ; state.dataIslandPostGuard ; state.dataIslandPreGuard ; state.dataIslandPreamble ; state.videoDataGuardBand ; state.videoDataPreamble ; state.controlData ;
+---------------------------+-----------------+------------------+---------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------+
; state.controlData         ; 0               ; 0                ; 0                         ; 0                        ; 0                        ; 0                        ; 0                       ; 0                 ;
; state.videoDataPreamble   ; 0               ; 0                ; 0                         ; 0                        ; 0                        ; 0                        ; 1                       ; 1                 ;
; state.videoDataGuardBand  ; 0               ; 0                ; 0                         ; 0                        ; 0                        ; 1                        ; 0                       ; 1                 ;
; state.dataIslandPreamble  ; 0               ; 0                ; 0                         ; 0                        ; 1                        ; 0                        ; 0                       ; 1                 ;
; state.dataIslandPreGuard  ; 0               ; 0                ; 0                         ; 1                        ; 0                        ; 0                        ; 0                       ; 1                 ;
; state.dataIslandPostGuard ; 0               ; 0                ; 1                         ; 0                        ; 0                        ; 0                        ; 0                       ; 1                 ;
; state.dataIsland          ; 0               ; 1                ; 0                         ; 0                        ; 0                        ; 0                        ; 0                       ; 1                 ;
; state.videoData           ; 1               ; 0                ; 0                         ; 0                        ; 0                        ; 0                        ; 0                       ; 1                 ;
+---------------------------+-----------------+------------------+---------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; escr_port_00[4]                                      ; escr_port_00[0]     ; yes                    ;
; escr_port_00[5]                                      ; escr_port_00[0]     ; yes                    ;
; escr_port_01[0]                                      ; escr_port_01[0]     ; yes                    ;
; escr_port_01[1]                                      ; escr_port_01[0]     ; yes                    ;
; escr_port_01[2]                                      ; escr_port_01[0]     ; yes                    ;
; escr_port_01[3]                                      ; escr_port_01[0]     ; yes                    ;
; escr_port_01[4]                                      ; escr_port_01[0]     ; yes                    ;
; escr_port_01[5]                                      ; escr_port_01[0]     ; yes                    ;
; escr_port_01[6]                                      ; escr_port_01[0]     ; yes                    ;
; escr_port_01[7]                                      ; escr_port_01[0]     ; yes                    ;
; escr_port_15[0]                                      ; escr_port_15[1]     ; yes                    ;
; escr_port_13[0]                                      ; escr_port_13[2]     ; yes                    ;
; escr_port_11[0]                                      ; escr_port_11[1]     ; yes                    ;
; escr_port_17[0]                                      ; escr_port_17[3]     ; yes                    ;
; escr_port_1a[0]                                      ; escr_port_1a[7]     ; yes                    ;
; escr_port_1c[0]                                      ; escr_port_1c[7]     ; yes                    ;
; escr_port_18[0]                                      ; escr_port_18[7]     ; yes                    ;
; escr_port_1e[0]                                      ; escr_port_1e[7]     ; yes                    ;
; escr_port_14[0]                                      ; escr_port_14[0]     ; yes                    ;
; escr_port_12[0]                                      ; escr_port_12[0]     ; yes                    ;
; escr_port_10[0]                                      ; escr_port_10[0]     ; yes                    ;
; escr_port_16[0]                                      ; escr_port_16[0]     ; yes                    ;
; escr_port_1b[0]                                      ; escr_port_1b[7]     ; yes                    ;
; escr_port_1d[0]                                      ; escr_port_1d[7]     ; yes                    ;
; escr_port_19[0]                                      ; escr_port_19[7]     ; yes                    ;
; escr_port_1f[0]                                      ; escr_port_1f[7]     ; yes                    ;
; escr_port_04[0]                                      ; escr_port_04[0]     ; yes                    ;
; escr_port_02[0]                                      ; escr_port_02[0]     ; yes                    ;
; escr_port_00[0]                                      ; escr_port_00[0]     ; yes                    ;
; escr_port_03[0]                                      ; escr_port_03[0]     ; yes                    ;
; escr_port_05[0]                                      ; escr_port_05[0]     ; yes                    ;
; escr_port_19[1]                                      ; escr_port_19[7]     ; yes                    ;
; escr_port_13[1]                                      ; escr_port_13[2]     ; yes                    ;
; escr_port_11[1]                                      ; escr_port_11[1]     ; yes                    ;
; escr_port_1b[1]                                      ; escr_port_1b[7]     ; yes                    ;
; escr_port_1c[1]                                      ; escr_port_1c[7]     ; yes                    ;
; escr_port_16[1]                                      ; escr_port_16[0]     ; yes                    ;
; escr_port_14[1]                                      ; escr_port_14[0]     ; yes                    ;
; escr_port_1e[1]                                      ; escr_port_1e[7]     ; yes                    ;
; escr_port_18[1]                                      ; escr_port_18[7]     ; yes                    ;
; escr_port_12[1]                                      ; escr_port_12[0]     ; yes                    ;
; escr_port_10[1]                                      ; escr_port_10[0]     ; yes                    ;
; escr_port_1a[1]                                      ; escr_port_1a[7]     ; yes                    ;
; escr_port_1d[1]                                      ; escr_port_1d[7]     ; yes                    ;
; escr_port_17[1]                                      ; escr_port_17[3]     ; yes                    ;
; escr_port_15[1]                                      ; escr_port_15[1]     ; yes                    ;
; escr_port_1f[1]                                      ; escr_port_1f[7]     ; yes                    ;
; escr_port_02[1]                                      ; escr_port_02[0]     ; yes                    ;
; escr_port_00[1]                                      ; escr_port_00[0]     ; yes                    ;
; escr_port_04[1]                                      ; escr_port_04[0]     ; yes                    ;
; escr_port_03[1]                                      ; escr_port_03[0]     ; yes                    ;
; escr_port_05[1]                                      ; escr_port_05[0]     ; yes                    ;
; escr_port_15[2]                                      ; escr_port_15[1]     ; yes                    ;
; escr_port_13[2]                                      ; escr_port_13[2]     ; yes                    ;
; escr_port_11[2]                                      ; escr_port_11[1]     ; yes                    ;
; escr_port_17[2]                                      ; escr_port_17[3]     ; yes                    ;
; escr_port_1c[2]                                      ; escr_port_1c[7]     ; yes                    ;
; escr_port_1a[2]                                      ; escr_port_1a[7]     ; yes                    ;
; escr_port_18[2]                                      ; escr_port_18[7]     ; yes                    ;
; escr_port_1e[2]                                      ; escr_port_1e[7]     ; yes                    ;
; escr_port_14[2]                                      ; escr_port_14[0]     ; yes                    ;
; escr_port_12[2]                                      ; escr_port_12[0]     ; yes                    ;
; escr_port_10[2]                                      ; escr_port_10[0]     ; yes                    ;
; escr_port_16[2]                                      ; escr_port_16[0]     ; yes                    ;
; escr_port_1d[2]                                      ; escr_port_1d[7]     ; yes                    ;
; escr_port_1b[2]                                      ; escr_port_1b[7]     ; yes                    ;
; escr_port_19[2]                                      ; escr_port_19[7]     ; yes                    ;
; escr_port_1f[2]                                      ; escr_port_1f[7]     ; yes                    ;
; escr_port_04[2]                                      ; escr_port_04[0]     ; yes                    ;
; escr_port_02[2]                                      ; escr_port_02[0]     ; yes                    ;
; escr_port_00[2]                                      ; escr_port_00[0]     ; yes                    ;
; escr_port_03[2]                                      ; escr_port_03[0]     ; yes                    ;
; escr_port_05[2]                                      ; escr_port_05[0]     ; yes                    ;
; escr_port_13[3]                                      ; escr_port_13[2]     ; yes                    ;
; escr_port_1a[3]                                      ; escr_port_1a[7]     ; yes                    ;
; escr_port_12[3]                                      ; escr_port_12[0]     ; yes                    ;
; escr_port_1b[3]                                      ; escr_port_1b[7]     ; yes                    ;
; escr_port_15[3]                                      ; escr_port_15[1]     ; yes                    ;
; escr_port_1c[3]                                      ; escr_port_1c[7]     ; yes                    ;
; escr_port_14[3]                                      ; escr_port_14[0]     ; yes                    ;
; escr_port_1d[3]                                      ; escr_port_1d[7]     ; yes                    ;
; escr_port_11[3]                                      ; escr_port_11[1]     ; yes                    ;
; escr_port_18[3]                                      ; escr_port_18[7]     ; yes                    ;
; escr_port_10[3]                                      ; escr_port_10[0]     ; yes                    ;
; escr_port_19[3]                                      ; escr_port_19[7]     ; yes                    ;
; escr_port_17[3]                                      ; escr_port_17[3]     ; yes                    ;
; escr_port_1e[3]                                      ; escr_port_1e[7]     ; yes                    ;
; escr_port_16[3]                                      ; escr_port_16[0]     ; yes                    ;
; escr_port_1f[3]                                      ; escr_port_1f[7]     ; yes                    ;
; escr_port_02[3]                                      ; escr_port_02[0]     ; yes                    ;
; escr_port_00[3]                                      ; escr_port_00[0]     ; yes                    ;
; escr_port_04[3]                                      ; escr_port_04[0]     ; yes                    ;
; escr_port_03[3]                                      ; escr_port_03[0]     ; yes                    ;
; escr_port_05[3]                                      ; escr_port_05[0]     ; yes                    ;
; escr_port_1c[4]                                      ; escr_port_1c[7]     ; yes                    ;
; escr_port_1a[4]                                      ; escr_port_1a[7]     ; yes                    ;
; escr_port_18[4]                                      ; escr_port_18[7]     ; yes                    ;
; escr_port_1e[4]                                      ; escr_port_1e[7]     ; yes                    ;
; escr_port_13[4]                                      ; escr_port_13[2]     ; yes                    ;
; escr_port_15[4]                                      ; escr_port_15[1]     ; yes                    ;
; Number of user-specified and inferred latches = 176  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+---------------------------------------------------+--------------------------------------------------------------+
; Register name                                     ; Reason for Removal                                           ;
+---------------------------------------------------+--------------------------------------------------------------+
; osd:U17|nz80cpu:u0|snmi                           ; Stuck at GND due to stuck port data_in                       ;
; osd:U17|nz80cpu:u0|sreset                         ; Stuck at GND due to stuck port data_in                       ;
; osd:U17|nz80cpu:u0|nmi_flag                       ; Lost fanout                                                  ;
; hdmi:U2|q_pipe[0][12]                             ; Merged with hdmi:U2|prevData                                 ;
; hdmi:U2|prevBlank                                 ; Merged with hdmi:U2|q_pipe[0][13]                            ;
; hdmi:U2|hdmidataencoder:dataenc|prevBlank         ; Merged with hdmi:U2|q_pipe[0][13]                            ;
; hdmi:U2|hdmidataencoder:dataenc|prevHSync         ; Merged with hdmi:U2|q_pipe[0][15]                            ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][55]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][54]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][54]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][55]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][55] ;
; hdmi:U2|hdmidataencoder:dataenc|packetHeader[23]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][55] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][55]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][54] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[1]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[3]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[3,4] ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[1,4] ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[2]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[0,2] ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]  ;
; hdmi:U2|hdmidataencoder:dataenc|packetHeader[22]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][53] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][53]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][52] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][53]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[2][52] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][51]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][50] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][51]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[2][50] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][52]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[2][52] ;
; hdmi:U2|hdmidataencoder:dataenc|packetHeader[21]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][51] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][52]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][53]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][53] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][49]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][48] ;
; hdmi:U2|hdmidataencoder:dataenc|packetHeader[20]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][49] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][50]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][50] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][54]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][47]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][46] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][49]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][50]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][50] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][51]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][51] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][48]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][49]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][49] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][47]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][47] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][48]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][52]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][47]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[2][46] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][45]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][45] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][46]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][46]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46] ;
; hdmi:U2|q_pipe[10][18]                            ; Merged with hdmi:U2|q_pipe[10][16]                           ;
; hdmi:U2|q_pipe[10][21]                            ; Merged with hdmi:U2|q_pipe[10][16]                           ;
; hdmi:U2|q_pipe[10][19]                            ; Merged with hdmi:U2|q_pipe[10][17]                           ;
; hdmi:U2|q_pipe[10][22]                            ; Merged with hdmi:U2|q_pipe[10][17]                           ;
; hdmi:U2|q_pipe[10][23]                            ; Merged with hdmi:U2|q_pipe[10][20]                           ;
; hdmi:U2|q_pipe[10][26]                            ; Merged with hdmi:U2|q_pipe[10][24]                           ;
; hdmi:U2|q_pipe[10][29]                            ; Merged with hdmi:U2|q_pipe[10][24]                           ;
; hdmi:U2|q_pipe[10][27]                            ; Merged with hdmi:U2|q_pipe[10][25]                           ;
; hdmi:U2|q_pipe[10][30]                            ; Merged with hdmi:U2|q_pipe[10][25]                           ;
; hdmi:U2|q_pipe[10][31]                            ; Merged with hdmi:U2|q_pipe[10][28]                           ;
; hdmi:U2|q_pipe[10][35]                            ; Merged with hdmi:U2|q_pipe[10][33]                           ;
; hdmi:U2|q_pipe[10][38]                            ; Merged with hdmi:U2|q_pipe[10][33]                           ;
; hdmi:U2|q_pipe[9][18]                             ; Merged with hdmi:U2|q_pipe[9][16]                            ;
; hdmi:U2|q_pipe[9][21]                             ; Merged with hdmi:U2|q_pipe[9][16]                            ;
; hdmi:U2|q_pipe[9][19]                             ; Merged with hdmi:U2|q_pipe[9][17]                            ;
; hdmi:U2|q_pipe[9][22]                             ; Merged with hdmi:U2|q_pipe[9][17]                            ;
; hdmi:U2|q_pipe[9][23]                             ; Merged with hdmi:U2|q_pipe[9][20]                            ;
; hdmi:U2|q_pipe[9][26]                             ; Merged with hdmi:U2|q_pipe[9][24]                            ;
; hdmi:U2|q_pipe[9][29]                             ; Merged with hdmi:U2|q_pipe[9][24]                            ;
; hdmi:U2|q_pipe[9][27]                             ; Merged with hdmi:U2|q_pipe[9][25]                            ;
; hdmi:U2|q_pipe[9][30]                             ; Merged with hdmi:U2|q_pipe[9][25]                            ;
; hdmi:U2|q_pipe[9][31]                             ; Merged with hdmi:U2|q_pipe[9][28]                            ;
; hdmi:U2|q_pipe[9][34]                             ; Merged with hdmi:U2|q_pipe[9][32]                            ;
; hdmi:U2|q_pipe[9][37]                             ; Merged with hdmi:U2|q_pipe[9][32]                            ;
; hdmi:U2|q_pipe[9][35]                             ; Merged with hdmi:U2|q_pipe[9][33]                            ;
; hdmi:U2|q_pipe[9][38]                             ; Merged with hdmi:U2|q_pipe[9][33]                            ;
; hdmi:U2|q_pipe[8][18]                             ; Merged with hdmi:U2|q_pipe[8][16]                            ;
; hdmi:U2|q_pipe[8][21]                             ; Merged with hdmi:U2|q_pipe[8][16]                            ;
; hdmi:U2|q_pipe[8][19]                             ; Merged with hdmi:U2|q_pipe[8][17]                            ;
; hdmi:U2|q_pipe[8][22]                             ; Merged with hdmi:U2|q_pipe[8][17]                            ;
; hdmi:U2|q_pipe[8][23]                             ; Merged with hdmi:U2|q_pipe[8][20]                            ;
; hdmi:U2|q_pipe[8][26]                             ; Merged with hdmi:U2|q_pipe[8][24]                            ;
; hdmi:U2|q_pipe[8][29]                             ; Merged with hdmi:U2|q_pipe[8][24]                            ;
; hdmi:U2|q_pipe[8][27]                             ; Merged with hdmi:U2|q_pipe[8][25]                            ;
; hdmi:U2|q_pipe[8][30]                             ; Merged with hdmi:U2|q_pipe[8][25]                            ;
; hdmi:U2|q_pipe[8][31]                             ; Merged with hdmi:U2|q_pipe[8][28]                            ;
; hdmi:U2|q_pipe[8][34]                             ; Merged with hdmi:U2|q_pipe[8][32]                            ;
; hdmi:U2|q_pipe[8][37]                             ; Merged with hdmi:U2|q_pipe[8][32]                            ;
; hdmi:U2|q_pipe[8][35]                             ; Merged with hdmi:U2|q_pipe[8][33]                            ;
; hdmi:U2|q_pipe[8][38]                             ; Merged with hdmi:U2|q_pipe[8][33]                            ;
; hdmi:U2|q_pipe[8][39]                             ; Merged with hdmi:U2|q_pipe[8][36]                            ;
; hdmi:U2|q_pipe[7][18]                             ; Merged with hdmi:U2|q_pipe[7][16]                            ;
; hdmi:U2|q_pipe[7][21]                             ; Merged with hdmi:U2|q_pipe[7][16]                            ;
; hdmi:U2|q_pipe[7][19]                             ; Merged with hdmi:U2|q_pipe[7][17]                            ;
; hdmi:U2|q_pipe[7][22]                             ; Merged with hdmi:U2|q_pipe[7][17]                            ;
; hdmi:U2|q_pipe[7][23]                             ; Merged with hdmi:U2|q_pipe[7][20]                            ;
; hdmi:U2|q_pipe[7][26]                             ; Merged with hdmi:U2|q_pipe[7][24]                            ;
; hdmi:U2|q_pipe[7][29]                             ; Merged with hdmi:U2|q_pipe[7][24]                            ;
; hdmi:U2|q_pipe[7][27]                             ; Merged with hdmi:U2|q_pipe[7][25]                            ;
; hdmi:U2|q_pipe[7][30]                             ; Merged with hdmi:U2|q_pipe[7][25]                            ;
; hdmi:U2|q_pipe[7][31]                             ; Merged with hdmi:U2|q_pipe[7][28]                            ;
; hdmi:U2|q_pipe[7][34]                             ; Merged with hdmi:U2|q_pipe[7][32]                            ;
; hdmi:U2|q_pipe[7][37]                             ; Merged with hdmi:U2|q_pipe[7][32]                            ;
; hdmi:U2|q_pipe[7][35]                             ; Merged with hdmi:U2|q_pipe[7][33]                            ;
; hdmi:U2|q_pipe[7][38]                             ; Merged with hdmi:U2|q_pipe[7][33]                            ;
; hdmi:U2|q_pipe[7][39]                             ; Merged with hdmi:U2|q_pipe[7][36]                            ;
; hdmi:U2|q_pipe[6][18]                             ; Merged with hdmi:U2|q_pipe[6][16]                            ;
; hdmi:U2|q_pipe[6][21]                             ; Merged with hdmi:U2|q_pipe[6][16]                            ;
; hdmi:U2|q_pipe[6][19]                             ; Merged with hdmi:U2|q_pipe[6][17]                            ;
; hdmi:U2|q_pipe[6][22]                             ; Merged with hdmi:U2|q_pipe[6][17]                            ;
; hdmi:U2|q_pipe[6][23]                             ; Merged with hdmi:U2|q_pipe[6][20]                            ;
; hdmi:U2|q_pipe[6][26]                             ; Merged with hdmi:U2|q_pipe[6][24]                            ;
; hdmi:U2|q_pipe[6][29]                             ; Merged with hdmi:U2|q_pipe[6][24]                            ;
; hdmi:U2|q_pipe[6][27]                             ; Merged with hdmi:U2|q_pipe[6][25]                            ;
; hdmi:U2|q_pipe[6][30]                             ; Merged with hdmi:U2|q_pipe[6][25]                            ;
; hdmi:U2|q_pipe[6][31]                             ; Merged with hdmi:U2|q_pipe[6][28]                            ;
; hdmi:U2|q_pipe[6][34]                             ; Merged with hdmi:U2|q_pipe[6][32]                            ;
; hdmi:U2|q_pipe[6][37]                             ; Merged with hdmi:U2|q_pipe[6][32]                            ;
; hdmi:U2|q_pipe[6][35]                             ; Merged with hdmi:U2|q_pipe[6][33]                            ;
; hdmi:U2|q_pipe[6][38]                             ; Merged with hdmi:U2|q_pipe[6][33]                            ;
; hdmi:U2|q_pipe[6][39]                             ; Merged with hdmi:U2|q_pipe[6][36]                            ;
; hdmi:U2|q_pipe[5][18]                             ; Merged with hdmi:U2|q_pipe[5][16]                            ;
; hdmi:U2|q_pipe[5][21]                             ; Merged with hdmi:U2|q_pipe[5][16]                            ;
; hdmi:U2|q_pipe[5][19]                             ; Merged with hdmi:U2|q_pipe[5][17]                            ;
; hdmi:U2|q_pipe[5][22]                             ; Merged with hdmi:U2|q_pipe[5][17]                            ;
; hdmi:U2|q_pipe[5][23]                             ; Merged with hdmi:U2|q_pipe[5][20]                            ;
; hdmi:U2|q_pipe[5][26]                             ; Merged with hdmi:U2|q_pipe[5][24]                            ;
; hdmi:U2|q_pipe[5][29]                             ; Merged with hdmi:U2|q_pipe[5][24]                            ;
; hdmi:U2|q_pipe[5][27]                             ; Merged with hdmi:U2|q_pipe[5][25]                            ;
; hdmi:U2|q_pipe[5][30]                             ; Merged with hdmi:U2|q_pipe[5][25]                            ;
; hdmi:U2|q_pipe[5][31]                             ; Merged with hdmi:U2|q_pipe[5][28]                            ;
; hdmi:U2|q_pipe[5][34]                             ; Merged with hdmi:U2|q_pipe[5][32]                            ;
; hdmi:U2|q_pipe[5][37]                             ; Merged with hdmi:U2|q_pipe[5][32]                            ;
; hdmi:U2|q_pipe[5][35]                             ; Merged with hdmi:U2|q_pipe[5][33]                            ;
; hdmi:U2|q_pipe[5][38]                             ; Merged with hdmi:U2|q_pipe[5][33]                            ;
; hdmi:U2|q_pipe[5][39]                             ; Merged with hdmi:U2|q_pipe[5][36]                            ;
; hdmi:U2|q_pipe[4][18]                             ; Merged with hdmi:U2|q_pipe[4][16]                            ;
; hdmi:U2|q_pipe[4][21]                             ; Merged with hdmi:U2|q_pipe[4][16]                            ;
; hdmi:U2|q_pipe[4][19]                             ; Merged with hdmi:U2|q_pipe[4][17]                            ;
; hdmi:U2|q_pipe[4][22]                             ; Merged with hdmi:U2|q_pipe[4][17]                            ;
; hdmi:U2|q_pipe[4][23]                             ; Merged with hdmi:U2|q_pipe[4][20]                            ;
; hdmi:U2|q_pipe[4][26]                             ; Merged with hdmi:U2|q_pipe[4][24]                            ;
; hdmi:U2|q_pipe[4][29]                             ; Merged with hdmi:U2|q_pipe[4][24]                            ;
; hdmi:U2|q_pipe[4][27]                             ; Merged with hdmi:U2|q_pipe[4][25]                            ;
; hdmi:U2|q_pipe[4][30]                             ; Merged with hdmi:U2|q_pipe[4][25]                            ;
; hdmi:U2|q_pipe[4][31]                             ; Merged with hdmi:U2|q_pipe[4][28]                            ;
; hdmi:U2|q_pipe[4][34]                             ; Merged with hdmi:U2|q_pipe[4][32]                            ;
; hdmi:U2|q_pipe[4][37]                             ; Merged with hdmi:U2|q_pipe[4][32]                            ;
; hdmi:U2|q_pipe[4][35]                             ; Merged with hdmi:U2|q_pipe[4][33]                            ;
; hdmi:U2|q_pipe[4][38]                             ; Merged with hdmi:U2|q_pipe[4][33]                            ;
; hdmi:U2|q_pipe[4][39]                             ; Merged with hdmi:U2|q_pipe[4][36]                            ;
; hdmi:U2|q_pipe[3][18]                             ; Merged with hdmi:U2|q_pipe[3][16]                            ;
; hdmi:U2|q_pipe[3][21]                             ; Merged with hdmi:U2|q_pipe[3][16]                            ;
; hdmi:U2|q_pipe[3][19]                             ; Merged with hdmi:U2|q_pipe[3][17]                            ;
; hdmi:U2|q_pipe[3][22]                             ; Merged with hdmi:U2|q_pipe[3][17]                            ;
; hdmi:U2|q_pipe[3][23]                             ; Merged with hdmi:U2|q_pipe[3][20]                            ;
; hdmi:U2|q_pipe[3][26]                             ; Merged with hdmi:U2|q_pipe[3][24]                            ;
; hdmi:U2|q_pipe[3][29]                             ; Merged with hdmi:U2|q_pipe[3][24]                            ;
; hdmi:U2|q_pipe[3][27]                             ; Merged with hdmi:U2|q_pipe[3][25]                            ;
; hdmi:U2|q_pipe[3][30]                             ; Merged with hdmi:U2|q_pipe[3][25]                            ;
; hdmi:U2|q_pipe[3][31]                             ; Merged with hdmi:U2|q_pipe[3][28]                            ;
; hdmi:U2|q_pipe[3][34]                             ; Merged with hdmi:U2|q_pipe[3][32]                            ;
; hdmi:U2|q_pipe[3][37]                             ; Merged with hdmi:U2|q_pipe[3][32]                            ;
; hdmi:U2|q_pipe[3][35]                             ; Merged with hdmi:U2|q_pipe[3][33]                            ;
; hdmi:U2|q_pipe[3][38]                             ; Merged with hdmi:U2|q_pipe[3][33]                            ;
; hdmi:U2|q_pipe[3][39]                             ; Merged with hdmi:U2|q_pipe[3][36]                            ;
; hdmi:U2|q_pipe[2][18]                             ; Merged with hdmi:U2|q_pipe[2][16]                            ;
; hdmi:U2|q_pipe[2][21]                             ; Merged with hdmi:U2|q_pipe[2][16]                            ;
; hdmi:U2|q_pipe[2][19]                             ; Merged with hdmi:U2|q_pipe[2][17]                            ;
; hdmi:U2|q_pipe[2][22]                             ; Merged with hdmi:U2|q_pipe[2][17]                            ;
; hdmi:U2|q_pipe[2][23]                             ; Merged with hdmi:U2|q_pipe[2][20]                            ;
; hdmi:U2|q_pipe[2][26]                             ; Merged with hdmi:U2|q_pipe[2][24]                            ;
; hdmi:U2|q_pipe[2][29]                             ; Merged with hdmi:U2|q_pipe[2][24]                            ;
; hdmi:U2|q_pipe[2][27]                             ; Merged with hdmi:U2|q_pipe[2][25]                            ;
; hdmi:U2|q_pipe[2][30]                             ; Merged with hdmi:U2|q_pipe[2][25]                            ;
; hdmi:U2|q_pipe[2][31]                             ; Merged with hdmi:U2|q_pipe[2][28]                            ;
; hdmi:U2|q_pipe[2][34]                             ; Merged with hdmi:U2|q_pipe[2][32]                            ;
; hdmi:U2|q_pipe[2][37]                             ; Merged with hdmi:U2|q_pipe[2][32]                            ;
; hdmi:U2|q_pipe[2][35]                             ; Merged with hdmi:U2|q_pipe[2][33]                            ;
; hdmi:U2|q_pipe[2][38]                             ; Merged with hdmi:U2|q_pipe[2][33]                            ;
; hdmi:U2|q_pipe[2][39]                             ; Merged with hdmi:U2|q_pipe[2][36]                            ;
; hdmi:U2|q_pipe[1][18]                             ; Merged with hdmi:U2|q_pipe[1][16]                            ;
; hdmi:U2|q_pipe[1][21]                             ; Merged with hdmi:U2|q_pipe[1][16]                            ;
; hdmi:U2|q_pipe[1][19]                             ; Merged with hdmi:U2|q_pipe[1][17]                            ;
; hdmi:U2|q_pipe[1][22]                             ; Merged with hdmi:U2|q_pipe[1][17]                            ;
; hdmi:U2|q_pipe[1][23]                             ; Merged with hdmi:U2|q_pipe[1][20]                            ;
; hdmi:U2|q_pipe[1][26]                             ; Merged with hdmi:U2|q_pipe[1][24]                            ;
; hdmi:U2|q_pipe[1][29]                             ; Merged with hdmi:U2|q_pipe[1][24]                            ;
; hdmi:U2|q_pipe[1][27]                             ; Merged with hdmi:U2|q_pipe[1][25]                            ;
; hdmi:U2|q_pipe[1][30]                             ; Merged with hdmi:U2|q_pipe[1][25]                            ;
; hdmi:U2|q_pipe[1][31]                             ; Merged with hdmi:U2|q_pipe[1][28]                            ;
; hdmi:U2|q_pipe[1][34]                             ; Merged with hdmi:U2|q_pipe[1][32]                            ;
; hdmi:U2|q_pipe[1][37]                             ; Merged with hdmi:U2|q_pipe[1][32]                            ;
; hdmi:U2|q_pipe[1][35]                             ; Merged with hdmi:U2|q_pipe[1][33]                            ;
; hdmi:U2|q_pipe[1][38]                             ; Merged with hdmi:U2|q_pipe[1][33]                            ;
; hdmi:U2|q_pipe[1][39]                             ; Merged with hdmi:U2|q_pipe[1][36]                            ;
; hdmi:U2|q_pipe[0][18]                             ; Merged with hdmi:U2|q_pipe[0][16]                            ;
; hdmi:U2|q_pipe[0][21]                             ; Merged with hdmi:U2|q_pipe[0][16]                            ;
; hdmi:U2|q_pipe[0][19]                             ; Merged with hdmi:U2|q_pipe[0][17]                            ;
; hdmi:U2|q_pipe[0][22]                             ; Merged with hdmi:U2|q_pipe[0][17]                            ;
; hdmi:U2|q_pipe[0][23]                             ; Merged with hdmi:U2|q_pipe[0][20]                            ;
; hdmi:U2|q_pipe[0][26]                             ; Merged with hdmi:U2|q_pipe[0][24]                            ;
; hdmi:U2|q_pipe[0][29]                             ; Merged with hdmi:U2|q_pipe[0][24]                            ;
; hdmi:U2|q_pipe[0][27]                             ; Merged with hdmi:U2|q_pipe[0][25]                            ;
; hdmi:U2|q_pipe[0][30]                             ; Merged with hdmi:U2|q_pipe[0][25]                            ;
; hdmi:U2|q_pipe[0][31]                             ; Merged with hdmi:U2|q_pipe[0][28]                            ;
; hdmi:U2|q_pipe[0][34]                             ; Merged with hdmi:U2|q_pipe[0][32]                            ;
; hdmi:U2|q_pipe[0][37]                             ; Merged with hdmi:U2|q_pipe[0][32]                            ;
; hdmi:U2|q_pipe[0][35]                             ; Merged with hdmi:U2|q_pipe[0][33]                            ;
; hdmi:U2|q_pipe[0][38]                             ; Merged with hdmi:U2|q_pipe[0][33]                            ;
; hdmi:U2|q_pipe[0][39]                             ; Merged with hdmi:U2|q_pipe[0][36]                            ;
; hdmi:U2|ctl3                                      ; Merged with hdmi:U2|ctl1                                     ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][21]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][21] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][21]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][21] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][21]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][21] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][22]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][22] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][22]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][22] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][22]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][22] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][23]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][23] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][23]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][23] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][23]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][23] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][24]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][24] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][24]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][24] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][24]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][24] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][25]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][25] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][25]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][25] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][25]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][25] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][26]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][26] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][26]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][26] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][26]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][26] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][27]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][27] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][27]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][27] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][27]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][27] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][28]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][28] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][28]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][28] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][28]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][28] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][29]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][29] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][29]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][29] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][29]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][29] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][49]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][48]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][51]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][50] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][50]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][50] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][53]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][55]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][13]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][13] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][13]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][13] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][15]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][15] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][15]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][15] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][17]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][17] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][17]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][17] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][20]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][20] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][20]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][20] ;
; hdmi:U2|q_pipe[10][34]                            ; Merged with hdmi:U2|q_pipe[10][32]                           ;
; hdmi:U2|q_pipe[10][37]                            ; Merged with hdmi:U2|q_pipe[10][32]                           ;
; hdmi:U2|q_pipe[9][39]                             ; Merged with hdmi:U2|q_pipe[9][36]                            ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][31]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][31] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][31]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][31] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][31]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][31] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][35]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][35] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][35]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][35] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][35]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][35] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][47]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][46]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][11]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][11] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][11]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][11] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][18]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][18] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][18]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][18] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][19]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][19] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][19]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][19] ;
; hdmi:U2|q_pipe[10][39]                            ; Merged with hdmi:U2|q_pipe[10][36]                           ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][44]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][44] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][44]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][44] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][44]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][44] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][45]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][45] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][45]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][45] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][0]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][0]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][0]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][0]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][33]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][33] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][33]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][33] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][33]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][33] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][9]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][9]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][9]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][9]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][16]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][16] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][16]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][16] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][42]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][42] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][42]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][42] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][42]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][42] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][43]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][43] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][43]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][43] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][43]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][43] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][3]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][3]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][3]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][3]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][7]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][7]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][7]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][7]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][14]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][14] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][14]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][14] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][40]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][40] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][40]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][40] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][40]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][40] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][41]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][41] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][41]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][41] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][41]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][41] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][1]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][1]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][1]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][1]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][5]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][5]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][5]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][5]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][12]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][12] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][12]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][12] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][38]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][38] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][38]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][38] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][38]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][38] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][39]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][39] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][39]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][39] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][39]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][39] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][4]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][4]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][4]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][4]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][8]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][8]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][8]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][8]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][10]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][10] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][10]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][10] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][36]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][36] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][36]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][36] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][36]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][36] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][37]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][37] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][37]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][37] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][37]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][37] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][2]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][2]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][2]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][2]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][6]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][6]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][6]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[1][6]  ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][34]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][34] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][34]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][34] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][34]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][34] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][32]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][32] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][32]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][32] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][32]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][32] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[1][30]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][30] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[2][30]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][30] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[3][30]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][30] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[0]   ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[5]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[5]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[6]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[6]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[7]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[7]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[8]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[8]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[9]   ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[9]  ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[10]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[10] ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[11]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[11] ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[12]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[12] ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[13]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[13] ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[14]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[14] ;
; hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[15]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[15] ;
; hdmi:U2|ctl1                                      ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54]  ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52]  ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][50]  ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48]  ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46]  ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][45]  ; Stuck at GND due to stuck port data_in                       ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][44]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][43] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][42]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][41] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][40]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][39] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][38]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][37] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][36]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][35] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][34]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][33] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][32]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][31] ;
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][30]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|subpacket[0][29] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[0]      ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[0]     ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[1]      ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[1]     ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[2]      ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[2]     ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[25]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[25] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[24]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[24] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[23]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[23] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[22]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[22] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[21]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[21] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[20]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[20] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[19]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[19] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[18]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[18] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[17]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[17] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvgSum[16]  ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[16] ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[3]      ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[3]     ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[4]      ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[4]     ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[5]      ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[5]     ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[6]      ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[6]     ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[7]      ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[7]     ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[8]      ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[8]     ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[9]      ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[9]     ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[10]     ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[10]    ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[11]     ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[11]    ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[12]     ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[12]    ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[13]     ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[13]    ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[14]     ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[14]    ;
; hdmi:U2|hdmidataencoder:dataenc|audioRAvg[15]     ; Merged with hdmi:U2|hdmidataencoder:dataenc|audioLAvg[15]    ;
; vga_zx:U4|spec_h_count_reg2[9]                    ; Lost fanout                                                  ;
; deserializer:U14|x0[8]                            ; Lost fanout                                                  ;
; deserializer:U14|z0[4..8]                         ; Lost fanout                                                  ;
; deserializer:U14|y1[8]                            ; Lost fanout                                                  ;
; deserializer:U14|x1[8]                            ; Lost fanout                                                  ;
; deserializer:U14|z1[4..8]                         ; Lost fanout                                                  ;
; deserializer:U14|y0[8]                            ; Lost fanout                                                  ;
; Total Number of Removed Registers = 406           ;                                                              ;
+---------------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+--------------------------------------------------+---------------------------+---------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register            ;
+--------------------------------------------------+---------------------------+---------------------------------------------------+
; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][54] ; Stuck at GND              ; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][52], ;
;                                                  ; due to stuck port data_in ; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][50], ;
;                                                  ;                           ; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][48], ;
;                                                  ;                           ; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][46], ;
;                                                  ;                           ; hdmi:U2|hdmidataencoder:dataenc|subpacket[0][45]  ;
; osd:U17|nz80cpu:u0|sreset                        ; Stuck at GND              ; osd:U17|nz80cpu:u0|nmi_flag                       ;
;                                                  ; due to stuck port data_in ;                                                   ;
+--------------------------------------------------+---------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1412  ;
; Number of registers using Synchronous Clear  ; 100   ;
; Number of registers using Synchronous Load   ; 103   ;
; Number of registers using Asynchronous Clear ; 95    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1050  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; deserializer:U14|x1[0]                         ; 2       ;
; deserializer:U14|x0[0]                         ; 2       ;
; deserializer:U14|x1[2]                         ; 2       ;
; deserializer:U14|x0[2]                         ; 2       ;
; deserializer:U14|x1[1]                         ; 2       ;
; deserializer:U14|x0[1]                         ; 2       ;
; deserializer:U14|z0[2]                         ; 2       ;
; deserializer:U14|x0[6]                         ; 2       ;
; deserializer:U14|z1[2]                         ; 2       ;
; deserializer:U14|x1[6]                         ; 2       ;
; deserializer:U14|z1[3]                         ; 2       ;
; deserializer:U14|x1[7]                         ; 2       ;
; deserializer:U14|x0[7]                         ; 2       ;
; deserializer:U14|z0[3]                         ; 2       ;
; deserializer:U14|z0[0]                         ; 2       ;
; deserializer:U14|x0[4]                         ; 2       ;
; deserializer:U14|z1[0]                         ; 2       ;
; deserializer:U14|x1[4]                         ; 2       ;
; deserializer:U14|z0[1]                         ; 2       ;
; deserializer:U14|x0[5]                         ; 2       ;
; deserializer:U14|x1[5]                         ; 2       ;
; deserializer:U14|z1[1]                         ; 2       ;
; deserializer:U14|x1[3]                         ; 2       ;
; deserializer:U14|x0[3]                         ; 2       ;
; hdmi:U2|q_pipe[0][13]                          ; 5       ;
; deserializer:U14|receiver:inst_rx|rx_bit       ; 9       ;
; osd:U17|reg_0[0]                               ; 1       ;
; osd:U17|reg_0[2]                               ; 1       ;
; osd:U17|reg_0[1]                               ; 1       ;
; osd:U17|reg_0[6]                               ; 1       ;
; osd:U17|reg_0[7]                               ; 1       ;
; osd:U17|reg_0[4]                               ; 1       ;
; osd:U17|reg_0[5]                               ; 2       ;
; osd:U17|reg_0[3]                               ; 1       ;
; hdmi:U2|hdmidataencoder:dataenc|audioAvgCnt[0] ; 37      ;
; Total number of inverted registers = 35        ;         ;
+------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                   ;
+------------------------------------------------------------+----------------------+------------+
; Register Name                                              ; Megafunction         ; Type       ;
+------------------------------------------------------------+----------------------+------------+
; hdmi:U2|q_pipe[0..10][0..11,14,16,17,20,24,25,28,32,33,36] ; hdmi:U2|q_pipe_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------+----------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|counterX[1]                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |basic|hdmi:U2|encoder:enc0|dc_bias[1]                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc2|ENCODED[8]                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |basic|deserializer:U14|b1[2]                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |basic|deserializer:U14|b0[2]                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |basic|osd:U17|nz80cpu:u0|r[6]                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_i[13]                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_xx[11]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_tmpSP[10]                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_zero[9]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_i[5]                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_xx[3]                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_tmpSP[7]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_zero[6]                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |basic|deserializer:U14|y1[3]                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |basic|deserializer:U14|y0[2]                                                                                   ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|bchCode[2][4]                                                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|bchCode[2][7]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |basic|vga_zx:U4|spec_v_count_reg2[9]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |basic|vga_zx:U4|spec_v_count_reg2[5]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|samplesHead[0]                                                           ;
; 3:1                ; 41 bits   ; 82 LEs        ; 41 LEs               ; 41 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioLAvgSum[24]                                                         ;
; 3:1                ; 34 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioLAvg[1]                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioTimer[16]                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|sdram:U7|data[1]                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|shift_g[8]                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|shift_g[1]                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|vga_zx:U4|addr_reg[12]                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|vga_zx:U4|addr_reg[9]                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |basic|deserializer:U14|receiver:inst_rx|rx_shift_reg[6]                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_ix[15]                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_iy[15]                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_ix[7]                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_iy[6]                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_af[8]                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_af1[11]                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_af[0]                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_af1[1]                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_bc[15]                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_bc1[11]                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_bc[6]                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_bc1[7]                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioPacketHeader[16]                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioPacketHeader[9]                                                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|ctsTimer[15]                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |basic|sdram:U7|address[9]                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc0|ENCODED[2]                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc1|ENCODED[4]                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc2|ENCODED[4]                                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|fetch[4]                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|dataChannel1[0]                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|dataChannel2[0]                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |basic|deserializer:U14|receiver:inst_rx|rx_count[7]                                                            ;
; 4:1                ; 63 bits   ; 126 LEs       ; 63 LEs               ; 63 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|packetHeader[11]                                                         ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|packetHeader[7]                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|shift_b[8]                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |basic|hdmi:U2|shift_b[1]                                                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc0|ENCODED[5]                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc1|ENCODED[3]                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |basic|hdmi:U2|encoder:enc2|ENCODED[7]                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |basic|deserializer:U14|receiver:inst_rx|rx_bit_count[0]                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |basic|osd:U17|nz80cpu:u0|fetch[8]                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |basic|deserializer:U14|receiver:inst_rx|rx_count[0]                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |basic|deserializer:U14|receiver:inst_rx|rx_count[5]                                                            ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[3][2]                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[3][54]                                                    ;
; 5:1                ; 34 bits   ; 102 LEs       ; 34 LEs               ; 68 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[3][9]                                                     ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[2][27]                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[2][55]                                                    ;
; 5:1                ; 34 bits   ; 102 LEs       ; 34 LEs               ; 68 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[2][33]                                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[1][3]                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[1][54]                                                    ;
; 5:1                ; 34 bits   ; 102 LEs       ; 34 LEs               ; 68 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[1][18]                                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[0][26]                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[0][55]                                                    ;
; 5:1                ; 34 bits   ; 102 LEs       ; 34 LEs               ; 68 LEs                 ; Yes        ; |basic|hdmi:U2|hdmidataencoder:dataenc|audioSubPacket[0][42]                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |basic|st[1]                                                                                                    ;
; 33:1               ; 3 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |basic|sdram:U7|sdr_a[12]                                                                                       ;
; 33:1               ; 10 bits   ; 220 LEs       ; 20 LEs               ; 200 LEs                ; Yes        ; |basic|sdram:U7|sdr_a[8]                                                                                        ;
; 33:1               ; 2 bits    ; 44 LEs        ; 2 LEs                ; 42 LEs                 ; Yes        ; |basic|sdram:U7|sdr_ba[0]                                                                                       ;
; 35:1               ; 5 bits    ; 115 LEs       ; 25 LEs               ; 90 LEs                 ; Yes        ; |basic|sdram:U7|state[4]                                                                                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_de[9]                                                                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_de1[11]                                                                           ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_hl[11]                                                                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_hl1[11]                                                                           ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_de[6]                                                                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_de1[6]                                                                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_hl[5]                                                                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |basic|osd:U17|nz80cpu:u0|reg_hl1[5]                                                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |basic|hdmi:U2|ctl2                                                                                             ;
; 15:1               ; 11 bits   ; 110 LEs       ; 11 LEs               ; 99 LEs                 ; Yes        ; |basic|hdmi:U2|clockCounter[2]                                                                                  ;
; 128:1              ; 8 bits    ; 680 LEs       ; 80 LEs               ; 600 LEs                ; Yes        ; |basic|vga_zx:U4|escr_vid_reg[1]                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |basic|deserializer:U14|x1[5]                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |basic|deserializer:U14|x0[4]                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |basic|deserializer:U14|z1[5]                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |basic|deserializer:U14|z0[2]                                                                                   ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; Yes        ; |basic|sdram:U7|sdr_dq[2]                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |basic|Mux16                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|mux_5nb:mux5|result_node[7] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux240                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux351                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |basic|hdmi:U2|encoder:enc0|Add14                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |basic|hdmi:U2|encoder:enc1|Add14                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |basic|hdmi:U2|encoder:enc2|Add14                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |basic|osd:U17|O_RED[4]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|intop[1]                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux352                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux441                                                                                ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux445                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux466                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |basic|hdmi:U2|encoder:enc0|Add14                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |basic|hdmi:U2|encoder:enc1|Add14                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |basic|hdmi:U2|encoder:enc2|Add14                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |basic|vga_zx:U4|vga_rgb_zx[6]                                                                                  ;
; 24:1               ; 8 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |basic|Mux6                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |basic|osd:U17|O_GREEN[1]                                                                                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |basic|osd:U17|nz80cpu:u0|d1mux[2]                                                                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |basic|osd:U17|nz80cpu:u0|Mux472                                                                                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 14 LEs               ; 8 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux477                                                                                ;
; 18:1               ; 8 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|alu80[2]                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux430                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|d1mux[3]                                                                              ;
; 15:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux479                                                                                ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux478                                                                                ;
; 26:1               ; 3 bits    ; 51 LEs        ; 30 LEs               ; 21 LEs                 ; No         ; |basic|osd:U17|nz80cpu:u0|d1mux[7]                                                                              ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |basic|hdmi:U2|state                                                                                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |basic|hdmi:U2|state                                                                                            ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |basic|osd:U17|cpu_di[2]                                                                                        ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |basic|osd:U17|cpu_di[4]                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux422                                                                                ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux425                                                                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |basic|osd:U17|nz80cpu:u0|Mux423                                                                                ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |basic|osd:U17|nz80cpu:u0|Mux413                                                                                ;
; 21:1               ; 3 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |basic|osd:U17|nz80cpu:u0|Mux414                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+------------------------------------------+
; Assignment              ; Value       ; From ; To                                       ;
+-------------------------+-------------+------+------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                        ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                            ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                            ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                      ;
+-------------------------+-------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                   ;
+-----------------------------+---------+------+----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                    ;
+-----------------------------+---------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for osd:U17|ram:u1|altsyncram:altsyncram_component|altsyncram_d6h2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for osd:U17|font:u2|altsyncram:altsyncram_component|altsyncram_j6b1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi:U2|altshift_taps:q_pipe_rtl_0|shift_taps_o7m:auto_generated|altsyncram_ce81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:U1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------+
; Parameter Name                ; Value             ; Type                        ;
+-------------------------------+-------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                     ;
; PLL_TYPE                      ; AUTO              ; Untyped                     ;
; LPM_HINT                      ; UNUSED            ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                     ;
; LOCK_LOW                      ; 1                 ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                     ;
; SKIP_VCO                      ; OFF               ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                     ;
; BANDWIDTH                     ; 0                 ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 14                ; Signed Integer              ;
; CLK2_MULTIPLY_BY              ; 42                ; Signed Integer              ;
; CLK1_MULTIPLY_BY              ; 63                ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 63                ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 25                ; Signed Integer              ;
; CLK2_DIVIDE_BY                ; 25                ; Signed Integer              ;
; CLK1_DIVIDE_BY                ; 25                ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 125               ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; VCO_MIN                       ; 0                 ; Untyped                     ;
; VCO_MAX                       ; 0                 ; Untyped                     ;
; VCO_CENTER                    ; 0                 ; Untyped                     ;
; PFD_MIN                       ; 0                 ; Untyped                     ;
; PFD_MAX                       ; 0                 ; Untyped                     ;
; M_INITIAL                     ; 0                 ; Untyped                     ;
; M                             ; 0                 ; Untyped                     ;
; N                             ; 1                 ; Untyped                     ;
; M2                            ; 1                 ; Untyped                     ;
; N2                            ; 1                 ; Untyped                     ;
; SS                            ; 1                 ; Untyped                     ;
; C0_HIGH                       ; 0                 ; Untyped                     ;
; C1_HIGH                       ; 0                 ; Untyped                     ;
; C2_HIGH                       ; 0                 ; Untyped                     ;
; C3_HIGH                       ; 0                 ; Untyped                     ;
; C4_HIGH                       ; 0                 ; Untyped                     ;
; C5_HIGH                       ; 0                 ; Untyped                     ;
; C6_HIGH                       ; 0                 ; Untyped                     ;
; C7_HIGH                       ; 0                 ; Untyped                     ;
; C8_HIGH                       ; 0                 ; Untyped                     ;
; C9_HIGH                       ; 0                 ; Untyped                     ;
; C0_LOW                        ; 0                 ; Untyped                     ;
; C1_LOW                        ; 0                 ; Untyped                     ;
; C2_LOW                        ; 0                 ; Untyped                     ;
; C3_LOW                        ; 0                 ; Untyped                     ;
; C4_LOW                        ; 0                 ; Untyped                     ;
; C5_LOW                        ; 0                 ; Untyped                     ;
; C6_LOW                        ; 0                 ; Untyped                     ;
; C7_LOW                        ; 0                 ; Untyped                     ;
; C8_LOW                        ; 0                 ; Untyped                     ;
; C9_LOW                        ; 0                 ; Untyped                     ;
; C0_INITIAL                    ; 0                 ; Untyped                     ;
; C1_INITIAL                    ; 0                 ; Untyped                     ;
; C2_INITIAL                    ; 0                 ; Untyped                     ;
; C3_INITIAL                    ; 0                 ; Untyped                     ;
; C4_INITIAL                    ; 0                 ; Untyped                     ;
; C5_INITIAL                    ; 0                 ; Untyped                     ;
; C6_INITIAL                    ; 0                 ; Untyped                     ;
; C7_INITIAL                    ; 0                 ; Untyped                     ;
; C8_INITIAL                    ; 0                 ; Untyped                     ;
; C9_INITIAL                    ; 0                 ; Untyped                     ;
; C0_MODE                       ; BYPASS            ; Untyped                     ;
; C1_MODE                       ; BYPASS            ; Untyped                     ;
; C2_MODE                       ; BYPASS            ; Untyped                     ;
; C3_MODE                       ; BYPASS            ; Untyped                     ;
; C4_MODE                       ; BYPASS            ; Untyped                     ;
; C5_MODE                       ; BYPASS            ; Untyped                     ;
; C6_MODE                       ; BYPASS            ; Untyped                     ;
; C7_MODE                       ; BYPASS            ; Untyped                     ;
; C8_MODE                       ; BYPASS            ; Untyped                     ;
; C9_MODE                       ; BYPASS            ; Untyped                     ;
; C0_PH                         ; 0                 ; Untyped                     ;
; C1_PH                         ; 0                 ; Untyped                     ;
; C2_PH                         ; 0                 ; Untyped                     ;
; C3_PH                         ; 0                 ; Untyped                     ;
; C4_PH                         ; 0                 ; Untyped                     ;
; C5_PH                         ; 0                 ; Untyped                     ;
; C6_PH                         ; 0                 ; Untyped                     ;
; C7_PH                         ; 0                 ; Untyped                     ;
; C8_PH                         ; 0                 ; Untyped                     ;
; C9_PH                         ; 0                 ; Untyped                     ;
; L0_HIGH                       ; 1                 ; Untyped                     ;
; L1_HIGH                       ; 1                 ; Untyped                     ;
; G0_HIGH                       ; 1                 ; Untyped                     ;
; G1_HIGH                       ; 1                 ; Untyped                     ;
; G2_HIGH                       ; 1                 ; Untyped                     ;
; G3_HIGH                       ; 1                 ; Untyped                     ;
; E0_HIGH                       ; 1                 ; Untyped                     ;
; E1_HIGH                       ; 1                 ; Untyped                     ;
; E2_HIGH                       ; 1                 ; Untyped                     ;
; E3_HIGH                       ; 1                 ; Untyped                     ;
; L0_LOW                        ; 1                 ; Untyped                     ;
; L1_LOW                        ; 1                 ; Untyped                     ;
; G0_LOW                        ; 1                 ; Untyped                     ;
; G1_LOW                        ; 1                 ; Untyped                     ;
; G2_LOW                        ; 1                 ; Untyped                     ;
; G3_LOW                        ; 1                 ; Untyped                     ;
; E0_LOW                        ; 1                 ; Untyped                     ;
; E1_LOW                        ; 1                 ; Untyped                     ;
; E2_LOW                        ; 1                 ; Untyped                     ;
; E3_LOW                        ; 1                 ; Untyped                     ;
; L0_INITIAL                    ; 1                 ; Untyped                     ;
; L1_INITIAL                    ; 1                 ; Untyped                     ;
; G0_INITIAL                    ; 1                 ; Untyped                     ;
; G1_INITIAL                    ; 1                 ; Untyped                     ;
; G2_INITIAL                    ; 1                 ; Untyped                     ;
; G3_INITIAL                    ; 1                 ; Untyped                     ;
; E0_INITIAL                    ; 1                 ; Untyped                     ;
; E1_INITIAL                    ; 1                 ; Untyped                     ;
; E2_INITIAL                    ; 1                 ; Untyped                     ;
; E3_INITIAL                    ; 1                 ; Untyped                     ;
; L0_MODE                       ; BYPASS            ; Untyped                     ;
; L1_MODE                       ; BYPASS            ; Untyped                     ;
; G0_MODE                       ; BYPASS            ; Untyped                     ;
; G1_MODE                       ; BYPASS            ; Untyped                     ;
; G2_MODE                       ; BYPASS            ; Untyped                     ;
; G3_MODE                       ; BYPASS            ; Untyped                     ;
; E0_MODE                       ; BYPASS            ; Untyped                     ;
; E1_MODE                       ; BYPASS            ; Untyped                     ;
; E2_MODE                       ; BYPASS            ; Untyped                     ;
; E3_MODE                       ; BYPASS            ; Untyped                     ;
; L0_PH                         ; 0                 ; Untyped                     ;
; L1_PH                         ; 0                 ; Untyped                     ;
; G0_PH                         ; 0                 ; Untyped                     ;
; G1_PH                         ; 0                 ; Untyped                     ;
; G2_PH                         ; 0                 ; Untyped                     ;
; G3_PH                         ; 0                 ; Untyped                     ;
; E0_PH                         ; 0                 ; Untyped                     ;
; E1_PH                         ; 0                 ; Untyped                     ;
; E2_PH                         ; 0                 ; Untyped                     ;
; E3_PH                         ; 0                 ; Untyped                     ;
; M_PH                          ; 0                 ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                     ;
; CBXI_PARAMETER                ; altpll_utv2       ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE              ;
+-------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi:U2 ;
+----------------+----------+--------------------------+
; Parameter Name ; Value    ; Type                     ;
+----------------+----------+--------------------------+
; freq           ; 25200000 ; Signed Integer           ;
; fs             ; 48000    ; Signed Integer           ;
; cts            ; 25200    ; Signed Integer           ;
; n              ; 6144     ; Signed Integer           ;
+----------------+----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi:U2|hdmidataencoder:dataenc ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; FREQ           ; 25200000 ; Signed Integer                                   ;
; FS             ; 48000    ; Signed Integer                                   ;
; CTS            ; 25200    ; Signed Integer                                   ;
; N              ; 6144     ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                        ;
; WIDTH                  ; 8            ; Signed Integer                                                        ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                               ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                               ;
; extend_oe_disable      ; OFF          ; Untyped                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                               ;
; CBXI_PARAMETER         ; ddio_out_0aj ; Untyped                                                               ;
+------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vram:U5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Signed Integer           ;
; WIDTHAD_A                          ; 14                   ; Signed Integer           ;
; NUMWORDS_A                         ; 16384                ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Signed Integer           ;
; WIDTHAD_B                          ; 14                   ; Signed Integer           ;
; NUMWORDS_B                         ; 16384                ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_3ld2      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vram_escr:U20|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 24576                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                 ;
; NUMWORDS_B                         ; 24576                ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_08c2      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: deserializer:U14 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; divisor        ; 434   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: deserializer:U14|receiver:inst_rx ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; divisor        ; 434   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:U17|ram:u1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+-------------------------+
; Parameter Name                     ; Value                        ; Type                    ;
+------------------------------------+------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT              ; Untyped                 ;
; WIDTH_A                            ; 8                            ; Signed Integer          ;
; WIDTHAD_A                          ; 12                           ; Signed Integer          ;
; NUMWORDS_A                         ; 4096                         ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                 ;
; WIDTH_B                            ; 8                            ; Signed Integer          ;
; WIDTHAD_B                          ; 12                           ; Signed Integer          ;
; NUMWORDS_B                         ; 4096                         ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                            ; Signed Integer          ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                 ;
; BYTE_SIZE                          ; 8                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                 ;
; INIT_FILE                          ; ../rtl/osd/firmware/test.hex ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                       ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                       ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_d6h2              ; Untyped                 ;
+------------------------------------+------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:U17|font:u2|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+------------------------------+
; Parameter Name                     ; Value                    ; Type                         ;
+------------------------------------+--------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                      ;
; OPERATION_MODE                     ; ROM                      ; Untyped                      ;
; WIDTH_A                            ; 4                        ; Signed Integer               ;
; WIDTHAD_A                          ; 11                       ; Signed Integer               ;
; NUMWORDS_A                         ; 2048                     ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                      ;
; WIDTH_B                            ; 1                        ; Untyped                      ;
; WIDTHAD_B                          ; 1                        ; Untyped                      ;
; NUMWORDS_B                         ; 1                        ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                      ;
; BYTE_SIZE                          ; 8                        ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                      ;
; INIT_FILE                          ; ../rtl/osd/font/font.hex ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_j6b1          ; Untyped                      ;
+------------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll1:U18|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------+
; Parameter Name                ; Value                     ; Type                 ;
+-------------------------------+---------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped              ;
; PLL_TYPE                      ; AUTO                      ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll1 ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped              ;
; LOCK_HIGH                     ; 1                         ; Untyped              ;
; LOCK_LOW                      ; 1                         ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped              ;
; SKIP_VCO                      ; OFF                       ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped              ;
; BANDWIDTH                     ; 0                         ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped              ;
; DOWN_SPREAD                   ; 0                         ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 56                        ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 4                         ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 4                         ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK2_DIVIDE_BY                ; 25                        ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 25                        ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 5                         ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped              ;
; DPA_DIVIDER                   ; 0                         ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped              ;
; VCO_MIN                       ; 0                         ; Untyped              ;
; VCO_MAX                       ; 0                         ; Untyped              ;
; VCO_CENTER                    ; 0                         ; Untyped              ;
; PFD_MIN                       ; 0                         ; Untyped              ;
; PFD_MAX                       ; 0                         ; Untyped              ;
; M_INITIAL                     ; 0                         ; Untyped              ;
; M                             ; 0                         ; Untyped              ;
; N                             ; 1                         ; Untyped              ;
; M2                            ; 1                         ; Untyped              ;
; N2                            ; 1                         ; Untyped              ;
; SS                            ; 1                         ; Untyped              ;
; C0_HIGH                       ; 0                         ; Untyped              ;
; C1_HIGH                       ; 0                         ; Untyped              ;
; C2_HIGH                       ; 0                         ; Untyped              ;
; C3_HIGH                       ; 0                         ; Untyped              ;
; C4_HIGH                       ; 0                         ; Untyped              ;
; C5_HIGH                       ; 0                         ; Untyped              ;
; C6_HIGH                       ; 0                         ; Untyped              ;
; C7_HIGH                       ; 0                         ; Untyped              ;
; C8_HIGH                       ; 0                         ; Untyped              ;
; C9_HIGH                       ; 0                         ; Untyped              ;
; C0_LOW                        ; 0                         ; Untyped              ;
; C1_LOW                        ; 0                         ; Untyped              ;
; C2_LOW                        ; 0                         ; Untyped              ;
; C3_LOW                        ; 0                         ; Untyped              ;
; C4_LOW                        ; 0                         ; Untyped              ;
; C5_LOW                        ; 0                         ; Untyped              ;
; C6_LOW                        ; 0                         ; Untyped              ;
; C7_LOW                        ; 0                         ; Untyped              ;
; C8_LOW                        ; 0                         ; Untyped              ;
; C9_LOW                        ; 0                         ; Untyped              ;
; C0_INITIAL                    ; 0                         ; Untyped              ;
; C1_INITIAL                    ; 0                         ; Untyped              ;
; C2_INITIAL                    ; 0                         ; Untyped              ;
; C3_INITIAL                    ; 0                         ; Untyped              ;
; C4_INITIAL                    ; 0                         ; Untyped              ;
; C5_INITIAL                    ; 0                         ; Untyped              ;
; C6_INITIAL                    ; 0                         ; Untyped              ;
; C7_INITIAL                    ; 0                         ; Untyped              ;
; C8_INITIAL                    ; 0                         ; Untyped              ;
; C9_INITIAL                    ; 0                         ; Untyped              ;
; C0_MODE                       ; BYPASS                    ; Untyped              ;
; C1_MODE                       ; BYPASS                    ; Untyped              ;
; C2_MODE                       ; BYPASS                    ; Untyped              ;
; C3_MODE                       ; BYPASS                    ; Untyped              ;
; C4_MODE                       ; BYPASS                    ; Untyped              ;
; C5_MODE                       ; BYPASS                    ; Untyped              ;
; C6_MODE                       ; BYPASS                    ; Untyped              ;
; C7_MODE                       ; BYPASS                    ; Untyped              ;
; C8_MODE                       ; BYPASS                    ; Untyped              ;
; C9_MODE                       ; BYPASS                    ; Untyped              ;
; C0_PH                         ; 0                         ; Untyped              ;
; C1_PH                         ; 0                         ; Untyped              ;
; C2_PH                         ; 0                         ; Untyped              ;
; C3_PH                         ; 0                         ; Untyped              ;
; C4_PH                         ; 0                         ; Untyped              ;
; C5_PH                         ; 0                         ; Untyped              ;
; C6_PH                         ; 0                         ; Untyped              ;
; C7_PH                         ; 0                         ; Untyped              ;
; C8_PH                         ; 0                         ; Untyped              ;
; C9_PH                         ; 0                         ; Untyped              ;
; L0_HIGH                       ; 1                         ; Untyped              ;
; L1_HIGH                       ; 1                         ; Untyped              ;
; G0_HIGH                       ; 1                         ; Untyped              ;
; G1_HIGH                       ; 1                         ; Untyped              ;
; G2_HIGH                       ; 1                         ; Untyped              ;
; G3_HIGH                       ; 1                         ; Untyped              ;
; E0_HIGH                       ; 1                         ; Untyped              ;
; E1_HIGH                       ; 1                         ; Untyped              ;
; E2_HIGH                       ; 1                         ; Untyped              ;
; E3_HIGH                       ; 1                         ; Untyped              ;
; L0_LOW                        ; 1                         ; Untyped              ;
; L1_LOW                        ; 1                         ; Untyped              ;
; G0_LOW                        ; 1                         ; Untyped              ;
; G1_LOW                        ; 1                         ; Untyped              ;
; G2_LOW                        ; 1                         ; Untyped              ;
; G3_LOW                        ; 1                         ; Untyped              ;
; E0_LOW                        ; 1                         ; Untyped              ;
; E1_LOW                        ; 1                         ; Untyped              ;
; E2_LOW                        ; 1                         ; Untyped              ;
; E3_LOW                        ; 1                         ; Untyped              ;
; L0_INITIAL                    ; 1                         ; Untyped              ;
; L1_INITIAL                    ; 1                         ; Untyped              ;
; G0_INITIAL                    ; 1                         ; Untyped              ;
; G1_INITIAL                    ; 1                         ; Untyped              ;
; G2_INITIAL                    ; 1                         ; Untyped              ;
; G3_INITIAL                    ; 1                         ; Untyped              ;
; E0_INITIAL                    ; 1                         ; Untyped              ;
; E1_INITIAL                    ; 1                         ; Untyped              ;
; E2_INITIAL                    ; 1                         ; Untyped              ;
; E3_INITIAL                    ; 1                         ; Untyped              ;
; L0_MODE                       ; BYPASS                    ; Untyped              ;
; L1_MODE                       ; BYPASS                    ; Untyped              ;
; G0_MODE                       ; BYPASS                    ; Untyped              ;
; G1_MODE                       ; BYPASS                    ; Untyped              ;
; G2_MODE                       ; BYPASS                    ; Untyped              ;
; G3_MODE                       ; BYPASS                    ; Untyped              ;
; E0_MODE                       ; BYPASS                    ; Untyped              ;
; E1_MODE                       ; BYPASS                    ; Untyped              ;
; E2_MODE                       ; BYPASS                    ; Untyped              ;
; E3_MODE                       ; BYPASS                    ; Untyped              ;
; L0_PH                         ; 0                         ; Untyped              ;
; L1_PH                         ; 0                         ; Untyped              ;
; G0_PH                         ; 0                         ; Untyped              ;
; G1_PH                         ; 0                         ; Untyped              ;
; G2_PH                         ; 0                         ; Untyped              ;
; G3_PH                         ; 0                         ; Untyped              ;
; E0_PH                         ; 0                         ; Untyped              ;
; E1_PH                         ; 0                         ; Untyped              ;
; E2_PH                         ; 0                         ; Untyped              ;
; E3_PH                         ; 0                         ; Untyped              ;
; M_PH                          ; 0                         ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped              ;
; CLK0_COUNTER                  ; G0                        ; Untyped              ;
; CLK1_COUNTER                  ; G0                        ; Untyped              ;
; CLK2_COUNTER                  ; G0                        ; Untyped              ;
; CLK3_COUNTER                  ; G0                        ; Untyped              ;
; CLK4_COUNTER                  ; G0                        ; Untyped              ;
; CLK5_COUNTER                  ; G0                        ; Untyped              ;
; CLK6_COUNTER                  ; E0                        ; Untyped              ;
; CLK7_COUNTER                  ; E1                        ; Untyped              ;
; CLK8_COUNTER                  ; E2                        ; Untyped              ;
; CLK9_COUNTER                  ; E3                        ; Untyped              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped              ;
; M_TIME_DELAY                  ; 0                         ; Untyped              ;
; N_TIME_DELAY                  ; 0                         ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped              ;
; VCO_POST_SCALE                ; 0                         ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped              ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped              ;
; CBXI_PARAMETER                ; altpll1_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped              ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE       ;
+-------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hdmi:U2|altshift_taps:q_pipe_rtl_0 ;
+----------------+----------------+---------------------------------------------------+
; Parameter Name ; Value          ; Type                                              ;
+----------------+----------------+---------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                           ;
; TAP_DISTANCE   ; 11             ; Untyped                                           ;
; WIDTH          ; 22             ; Untyped                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                           ;
; CBXI_PARAMETER ; shift_taps_o7m ; Untyped                                           ;
+----------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                                ;
; LPM_WIDTHD             ; 11             ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 2                                   ;
; Entity Instance               ; altpll0:U1|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
; Entity Instance               ; altpll1:U18|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 4                                               ;
; Entity Instance                           ; vram:U5|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 16384                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 16384                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; vram_escr:U20|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 24576                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 24576                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; osd:U17|ram:u1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 4096                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 4096                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; osd:U17|font:u2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 4                                               ;
;     -- NUMWORDS_A                         ; 2048                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance             ;
+----------------------------+------------------------------------+
; Name                       ; Value                              ;
+----------------------------+------------------------------------+
; Number of entity instances ; 1                                  ;
; Entity Instance            ; hdmi:U2|altshift_taps:q_pipe_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                  ;
;     -- TAP_DISTANCE        ; 11                                 ;
;     -- WIDTH               ; 22                                 ;
+----------------------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altpll1:U18"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "osd:U17|ram:u1"          ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; address_b[11..10] ; Input ; Info     ; Stuck at VCC ;
; data_b            ; Input ; Info     ; Stuck at GND ;
; wren_b            ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd:U17|nz80cpu:u0"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_wait ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_nmi  ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_halt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "osd:U17"           ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; i_reset     ; Input ; Info     ; Stuck at GND ;
; i_p2[3]     ; Input ; Info     ; Stuck at VCC ;
; i_p5[3]     ; Input ; Info     ; Stuck at VCC ;
; i_p13[2..0] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "deserializer:U14"                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_mouse0_z[7..4]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_mouse0_buttons[7..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_mouse1_z[7..4]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_mouse1_buttons[7..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key0                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key1                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key2                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key3                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key4                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key5                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_key6                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_keyboard_scan        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_keyboard_joykeys     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_keyboard_ctlkeys     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vram_escr:U20"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vram:U5"                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_zx:U4"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; i_clken ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_paper ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sync:U3"                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; i_en  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "hdmi:U2"                   ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; i_audio_pcm_l[4..0] ; Input ; Info     ; Stuck at GND ;
; i_audio_pcm_r[4..0] ; Input ; Info     ; Stuck at GND ;
+---------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altpll0:U1"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:53     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 24 16:38:55 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divgmx_ep4ce10e22c8n -c divgmx_ep4ce10e22c8n
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12019): Can't analyze file -- file ../rtl/escr/escr.vhd is missing
Info (12021): Found 0 design units, including 0 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/sound/turbosound/saa1099.sv
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/i2c/i2c.vhd
    Info (12022): Found design unit 1: i2c-rtc_arch
    Info (12023): Found entity 1: i2c
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/hid/receiver.vhd
    Info (12022): Found design unit 1: receiver-rtl
    Info (12023): Found entity 1: receiver
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/hid/deserializer.vhd
    Info (12022): Found design unit 1: deserializer-rtl
    Info (12023): Found entity 1: deserializer
Info (12021): Found 0 design units, including 0 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/dac/dac.vhd
Info (12021): Found 0 design units, including 0 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/zc/zcontroller.vhd
Info (12021): Found 0 design units, including 0 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/sound/soundrive/soundrive.vhd
Info (12021): Found 0 design units, including 0 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/divmmc/divmmc.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/pll/ep4/altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/video/vga_zx.vhd
    Info (12022): Found design unit 1: vga_zx-rtl
    Info (12023): Found entity 1: vga_zx
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/video/sync.vhd
    Info (12022): Found design unit 1: sync-rtl
    Info (12023): Found entity 1: sync
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/basic.vhd
    Info (12022): Found design unit 1: basic-rtl
    Info (12023): Found entity 1: basic
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/hdmi/hdmidataencoder.v
    Info (12023): Found entity 1: hdmidataencoder
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/hdmi/hdmi.vhd
    Info (12022): Found design unit 1: hdmi-rtl
    Info (12023): Found entity 1: hdmi
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/hdmi/encoder.vhd
    Info (12022): Found design unit 1: encoder-rtl
    Info (12023): Found entity 1: encoder
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/hdmi/ep4/altddio_out1.vhd
    Info (12022): Found design unit 1: altddio_out1-SYN
    Info (12023): Found entity 1: altddio_out1
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/video/ep4/vram.vhd
    Info (12022): Found design unit 1: vram-SYN
    Info (12023): Found entity 1: vram
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/sdram/sdram.vhd
    Info (12022): Found design unit 1: sdram-rtl
    Info (12023): Found entity 1: sdram
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/sound/turbosound/ym2149.sv
    Info (12023): Found entity 1: ym2149
Info (12021): Found 0 design units, including 0 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/sound/turbosound/turbosound.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/osd/osd.vhd
    Info (12022): Found design unit 1: osd-rtl
    Info (12023): Found entity 1: osd
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/osd/memory/ep4/font.vhd
    Info (12022): Found design unit 1: font-SYN
    Info (12023): Found entity 1: font
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/osd/memory/ep4/ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: ram
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/osd/cpu/nz80cpu.vhd
    Info (12022): Found design unit 1: nz80cpu-rtl
    Info (12023): Found entity 1: nz80cpu
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/osd/txt/txt.vhd
    Info (12022): Found design unit 1: txt-rtl
    Info (12023): Found entity 1: txt
Info (12021): Found 2 design units, including 1 entities, in source file /users/admin/downloads/zx/devices/divgmx/divgmx-master/divgmx_escr/rtl/pll/ep4/altpll1.vhd
    Info (12022): Found design unit 1: altpll1-SYN
    Info (12023): Found entity 1: altpll1
Info (12021): Found 2 design units, including 1 entities, in source file vram_escr.vhd
    Info (12022): Found design unit 1: vram_escr-SYN
    Info (12023): Found entity 1: vram_escr
Info (12127): Elaborating entity "basic" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at basic.vhd(129): object "clk_saa" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at basic.vhd(202): used implicit default value for signal "divmmc_amap" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at basic.vhd(203): used implicit default value for signal "divmmc_e3reg" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at basic.vhd(218): used implicit default value for signal "covox_a" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at basic.vhd(219): used implicit default value for signal "covox_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at basic.vhd(220): used implicit default value for signal "covox_c" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at basic.vhd(221): used implicit default value for signal "covox_d" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at basic.vhd(225): used implicit default value for signal "ssg0_a" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at basic.vhd(226): used implicit default value for signal "ssg0_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at basic.vhd(227): used implicit default value for signal "ssg0_c" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at basic.vhd(229): used implicit default value for signal "ssg1_a" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at basic.vhd(230): used implicit default value for signal "ssg1_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at basic.vhd(231): used implicit default value for signal "ssg1_c" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at basic.vhd(249): object "kb_do_bus" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at basic.vhd(254): object "ena_1_75mhz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at basic.vhd(255): object "clk_28" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at basic.vhd(292): object "saa_wr_n" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at basic.vhd(293): used implicit default value for signal "saa_out_l" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at basic.vhd(294): used implicit default value for signal "saa_out_r" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_00", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_01", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_02", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_03", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_04", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_05", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_10", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_11", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_12", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_13", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_14", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_15", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_16", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_17", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_18", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_19", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_1a", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_1b", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_1c", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_1d", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_1e", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at basic.vhd(799): inferring latch(es) for signal or variable "escr_port_1f", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "escr_port_1f[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1f[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1f[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1f[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1f[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1f[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1f[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1f[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1e[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1e[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1e[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1e[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1e[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1e[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1e[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1e[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1d[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1d[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1d[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1d[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1d[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1d[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1d[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1d[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1c[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1c[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1c[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1c[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1c[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1c[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1c[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1c[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1b[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1b[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1b[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1b[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1b[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1b[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1b[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1b[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1a[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1a[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1a[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1a[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1a[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1a[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1a[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_1a[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_19[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_19[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_19[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_19[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_19[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_19[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_19[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_19[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_18[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_18[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_18[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_18[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_18[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_18[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_18[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_18[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_17[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_17[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_17[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_17[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_17[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_17[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_17[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_17[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_16[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_16[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_16[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_16[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_16[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_16[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_16[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_16[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_15[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_15[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_15[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_15[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_15[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_15[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_15[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_15[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_14[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_14[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_14[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_14[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_14[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_14[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_14[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_14[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_13[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_13[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_13[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_13[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_13[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_13[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_13[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_13[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_12[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_12[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_12[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_12[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_12[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_12[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_12[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_12[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_11[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_11[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_11[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_11[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_11[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_11[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_11[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_11[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_10[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_10[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_10[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_10[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_10[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_10[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_10[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_10[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_05[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_05[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_05[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_05[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_05[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_05[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_05[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_05[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_04[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_04[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_04[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_04[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_04[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_04[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_04[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_04[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_03[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_03[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_03[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_03[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_03[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_03[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_03[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_03[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_02[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_02[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_02[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_02[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_02[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_02[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_02[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_02[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_01[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_01[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_01[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_01[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_01[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_01[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_01[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_01[7]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_00[0]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_00[1]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_00[2]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_00[3]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_00[4]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_00[5]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_00[6]" at basic.vhd(799)
Info (10041): Inferred latch for "escr_port_00[7]" at basic.vhd(799)
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:U1"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:U1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:U1|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:U1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "63"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "63"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "42"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "14"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_utv2.tdf
    Info (12023): Found entity 1: altpll_utv2
Info (12128): Elaborating entity "altpll_utv2" for hierarchy "altpll0:U1|altpll:altpll_component|altpll_utv2:auto_generated"
Info (12128): Elaborating entity "hdmi" for hierarchy "hdmi:U2"
Info (12128): Elaborating entity "hdmidataencoder" for hierarchy "hdmi:U2|hdmidataencoder:dataenc"
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(210): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(225): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(198): truncated value with size 26 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(199): truncated value with size 26 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(200): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(229): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(103): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(264): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(166): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(279): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(283): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "encoder" for hierarchy "hdmi:U2|encoder:enc0"
Info (12128): Elaborating entity "altddio_out1" for hierarchy "hdmi:U2|altddio_out1:ddio_inst"
Info (12128): Elaborating entity "altddio_out" for hierarchy "hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component"
Info (12130): Elaborated megafunction instantiation "hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component"
Info (12133): Instantiated megafunction "hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "8"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_0aj.tdf
    Info (12023): Found entity 1: ddio_out_0aj
Info (12128): Elaborating entity "ddio_out_0aj" for hierarchy "hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated"
Info (12128): Elaborating entity "sync" for hierarchy "sync:U3"
Info (12128): Elaborating entity "vga_zx" for hierarchy "vga_zx:U4"
Warning (10541): VHDL Signal Declaration warning at vga_zx.vhd(104): used implicit default value for signal "escr_addr_reg" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at vga_zx.vhd(105): used implicit default value for signal "sdr_rd_reg" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "vram" for hierarchy "vram:U5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vram:U5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vram:U5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vram:U5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ld2.tdf
    Info (12023): Found entity 1: altsyncram_3ld2
Info (12128): Elaborating entity "altsyncram_3ld2" for hierarchy "vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|decode_jsa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a
Info (12128): Elaborating entity "decode_c8a" for hierarchy "vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|decode_c8a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb
Info (12128): Elaborating entity "mux_3nb" for hierarchy "vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|mux_3nb:mux4"
Info (12128): Elaborating entity "vram_escr" for hierarchy "vram_escr:U20"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vram_escr:U20|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vram_escr:U20|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vram_escr:U20|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "24576"
    Info (12134): Parameter "numwords_b" = "24576"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_08c2.tdf
    Info (12023): Found entity 1: altsyncram_08c2
Info (12128): Elaborating entity "altsyncram_08c2" for hierarchy "vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|decode_lsa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|decode_e8a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5nb.tdf
    Info (12023): Found entity 1: mux_5nb
Info (12128): Elaborating entity "mux_5nb" for hierarchy "vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|mux_5nb:mux4"
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:U7"
Info (12128): Elaborating entity "deserializer" for hierarchy "deserializer:U14"
Info (12128): Elaborating entity "receiver" for hierarchy "deserializer:U14|receiver:inst_rx"
Info (12128): Elaborating entity "osd" for hierarchy "osd:U17"
Info (12128): Elaborating entity "nz80cpu" for hierarchy "osd:U17|nz80cpu:u0"
Info (12128): Elaborating entity "ram" for hierarchy "osd:U17|ram:u1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd:U17|ram:u1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd:U17|ram:u1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd:U17|ram:u1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../rtl/osd/firmware/test.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d6h2.tdf
    Info (12023): Found entity 1: altsyncram_d6h2
Info (12128): Elaborating entity "altsyncram_d6h2" for hierarchy "osd:U17|ram:u1|altsyncram:altsyncram_component|altsyncram_d6h2:auto_generated"
Info (12128): Elaborating entity "font" for hierarchy "osd:U17|font:u2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd:U17|font:u2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd:U17|font:u2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd:U17|font:u2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rtl/osd/font/font.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j6b1.tdf
    Info (12023): Found entity 1: altsyncram_j6b1
Info (12128): Elaborating entity "altsyncram_j6b1" for hierarchy "osd:U17|font:u2|altsyncram:altsyncram_component|altsyncram_j6b1:auto_generated"
Info (12128): Elaborating entity "altpll1" for hierarchy "altpll1:U18"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll1:U18|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll1:U18|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll1:U18|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "56"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v
    Info (12023): Found entity 1: altpll1_altpll
Info (12128): Elaborating entity "altpll1_altpll" for hierarchy "altpll1:U18|altpll:altpll_component|altpll1_altpll:auto_generated"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "hdmi:U2|q_pipe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 11
        Info (286033): Parameter WIDTH set to 22
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hdmi:U2|hdmidataencoder:dataenc|Div0"
Info (12130): Elaborated megafunction instantiation "hdmi:U2|altshift_taps:q_pipe_rtl_0"
Info (12133): Instantiated megafunction "hdmi:U2|altshift_taps:q_pipe_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "11"
    Info (12134): Parameter "WIDTH" = "22"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_o7m.tdf
    Info (12023): Found entity 1: shift_taps_o7m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ce81.tdf
    Info (12023): Found entity 1: altsyncram_ce81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_epf.tdf
    Info (12023): Found entity 1: cntr_epf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12130): Elaborated megafunction instantiation "hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0"
Info (12133): Instantiated megafunction "hdmi:U2|hdmidataencoder:dataenc|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "BUF_DIR[0]" is stuck at GND
    Warning (13410): Pin "BUS_NINT" is stuck at VCC
    Warning (13410): Pin "BUS_NWAIT" is stuck at VCC
    Warning (13410): Pin "BUS_NBUSRQ" is stuck at VCC
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register port_7ffd_reg[4] will power up to Low
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "altpll0:U1|altpll:altpll_component|altpll_utv2:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Warning (15899): PLL "altpll1:U18|altpll:altpll_component|altpll1_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info (21057): Implemented 5011 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 38 bidirectional pins
    Info (21061): Implemented 4850 logic cells
    Info (21064): Implemented 74 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 4709 megabytes
    Info: Processing ended: Wed Dec 24 16:39:58 2025
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:01


