{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435667152343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435667152344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 30 13:25:51 2015 " "Processing started: Tue Jun 30 13:25:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435667152344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435667152344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off online_adder_testing -c online_adder_testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off online_adder_testing -c online_adder_testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435667152344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1435667152609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_line_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file on_line_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 On_line_adder " "Found entity 1: On_line_adder" {  } { { "On_line_adder.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/On_line_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435667152656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435667152656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435667152657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435667152657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "D_flipflop.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/D_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435667152659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435667152659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "online_adder_testing.v 1 1 " "Found 1 design units, including 1 entities, in source file online_adder_testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 online_adder_testing " "Found entity 1: online_adder_testing" {  } { { "online_adder_testing.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435667152661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435667152661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435667152662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435667152662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_out " "Found entity 1: RAM_out" {  } { { "RAM_out.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435667152664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435667152664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_in.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_in " "Found entity 1: ROM_in" {  } { { "ROM_in.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/ROM_in.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435667152666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435667152666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "online_adder_testing " "Elaborating entity \"online_adder_testing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1435667152745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"counter:counter1\"" {  } { { "online_adder_testing.v" "counter1" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_in ROM_in:ROM_input " "Elaborating entity \"ROM_in\" for hierarchy \"ROM_in:ROM_input\"" {  } { { "online_adder_testing.v" "ROM_input" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_in:ROM_input\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_in:ROM_input\|altsyncram:altsyncram_component\"" {  } { { "ROM_in.v" "altsyncram_component" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/ROM_in.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_in:ROM_input\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_in:ROM_input\|altsyncram:altsyncram_component\"" {  } { { "ROM_in.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/ROM_in.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_in:ROM_input\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_in:ROM_input\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_input.hex " "Parameter \"init_file\" = \"ROM_input.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IN " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152793 ""}  } { { "ROM_in.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/ROM_in.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435667152793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_deb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_deb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_deb1 " "Found entity 1: altsyncram_deb1" {  } { { "db/altsyncram_deb1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_deb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435667152840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435667152840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_deb1 ROM_in:ROM_input\|altsyncram:altsyncram_component\|altsyncram_deb1:auto_generated " "Elaborating entity \"altsyncram_deb1\" for hierarchy \"ROM_in:ROM_input\|altsyncram:altsyncram_component\|altsyncram_deb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h4d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h4d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h4d2 " "Found entity 1: altsyncram_h4d2" {  } { { "db/altsyncram_h4d2.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_h4d2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435667152888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435667152888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h4d2 ROM_in:ROM_input\|altsyncram:altsyncram_component\|altsyncram_deb1:auto_generated\|altsyncram_h4d2:altsyncram1 " "Elaborating entity \"altsyncram_h4d2\" for hierarchy \"ROM_in:ROM_input\|altsyncram:altsyncram_component\|altsyncram_deb1:auto_generated\|altsyncram_h4d2:altsyncram1\"" {  } { { "db/altsyncram_deb1.tdf" "altsyncram1" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_deb1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667152889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROM_in:ROM_input\|altsyncram:altsyncram_component\|altsyncram_deb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROM_in:ROM_input\|altsyncram:altsyncram_component\|altsyncram_deb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_deb1.tdf" "mgl_prim2" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_deb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_in:ROM_input\|altsyncram:altsyncram_component\|altsyncram_deb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ROM_in:ROM_input\|altsyncram:altsyncram_component\|altsyncram_deb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_deb1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_deb1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435667153390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_in:ROM_input\|altsyncram:altsyncram_component\|altsyncram_deb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ROM_in:ROM_input\|altsyncram:altsyncram_component\|altsyncram_deb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229848576 " "Parameter \"NODE_NAME\" = \"1229848576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153390 ""}  } { { "db/altsyncram_deb1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_deb1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435667153390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ROM_in:ROM_input\|altsyncram:altsyncram_component\|altsyncram_deb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ROM_in:ROM_input\|altsyncram:altsyncram_component\|altsyncram_deb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "On_line_adder On_line_adder:adder " "Elaborating entity \"On_line_adder\" for hierarchy \"On_line_adder:adder\"" {  } { { "online_adder_testing.v" "adder" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder On_line_adder:adder\|full_adder:FA1 " "Elaborating entity \"full_adder\" for hierarchy \"On_line_adder:adder\|full_adder:FA1\"" {  } { { "On_line_adder.v" "FA1" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/On_line_adder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flipflop On_line_adder:adder\|D_flipflop:D1 " "Elaborating entity \"D_flipflop\" for hierarchy \"On_line_adder:adder\|D_flipflop:D1\"" {  } { { "On_line_adder.v" "D1" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/On_line_adder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_out RAM_out:RAM_output " "Elaborating entity \"RAM_out\" for hierarchy \"RAM_out:RAM_output\"" {  } { { "online_adder_testing.v" "RAM_output" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_out:RAM_output\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_out:RAM_output\|altsyncram:altsyncram_component\"" {  } { { "RAM_out.v" "altsyncram_component" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_out.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_out:RAM_output\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_out:RAM_output\|altsyncram:altsyncram_component\"" {  } { { "RAM_out.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_out.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_out:RAM_output\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_out:RAM_output\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=OUT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=OUT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153437 ""}  } { { "RAM_out.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_out.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435667153437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pag1 " "Found entity 1: altsyncram_pag1" {  } { { "db/altsyncram_pag1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_pag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435667153483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435667153483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pag1 RAM_out:RAM_output\|altsyncram:altsyncram_component\|altsyncram_pag1:auto_generated " "Elaborating entity \"altsyncram_pag1\" for hierarchy \"RAM_out:RAM_output\|altsyncram:altsyncram_component\|altsyncram_pag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bo72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bo72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bo72 " "Found entity 1: altsyncram_bo72" {  } { { "db/altsyncram_bo72.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_bo72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435667153530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435667153530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bo72 RAM_out:RAM_output\|altsyncram:altsyncram_component\|altsyncram_pag1:auto_generated\|altsyncram_bo72:altsyncram1 " "Elaborating entity \"altsyncram_bo72\" for hierarchy \"RAM_out:RAM_output\|altsyncram:altsyncram_component\|altsyncram_pag1:auto_generated\|altsyncram_bo72:altsyncram1\"" {  } { { "db/altsyncram_pag1.tdf" "altsyncram1" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_pag1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM_out:RAM_output\|altsyncram:altsyncram_component\|altsyncram_pag1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM_out:RAM_output\|altsyncram:altsyncram_component\|altsyncram_pag1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pag1.tdf" "mgl_prim2" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_pag1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_out:RAM_output\|altsyncram:altsyncram_component\|altsyncram_pag1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM_out:RAM_output\|altsyncram:altsyncram_component\|altsyncram_pag1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pag1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_pag1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435667153535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_out:RAM_output\|altsyncram:altsyncram_component\|altsyncram_pag1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM_out:RAM_output\|altsyncram:altsyncram_component\|altsyncram_pag1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00 " "Parameter \"CVALUE\" = \"00\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1330992128 " "Parameter \"NODE_NAME\" = \"1330992128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 2 " "Parameter \"SHIFT_COUNT_BITS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 2 " "Parameter \"WIDTH_WORD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435667153535 ""}  } { { "db/altsyncram_pag1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_pag1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435667153535 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1435667154428 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 168 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1435667154493 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1435667154493 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435667154665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1435667155143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435667155143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "328 " "Implemented 328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1435667155226 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1435667155226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "310 " "Implemented 310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1435667155226 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1435667155226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1435667155226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435667155243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 30 13:25:55 2015 " "Processing ended: Tue Jun 30 13:25:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435667155243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435667155243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435667155243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435667155243 ""}
