Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: DisplayVGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DisplayVGA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DisplayVGA"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : DisplayVGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\vgaControl.v" into library work
Parsing module <vgaControl>.
Analyzing Verilog file "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\CharacterROM.v" into library work
Parsing module <CharacterROM>.
Analyzing Verilog file "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\CharacterDisplayRAM.v" into library work
Parsing module <CharacterDisplayRAM>.
Analyzing Verilog file "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\DisplayVGA.v" into library work
Parsing module <DisplayVGA>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DisplayVGA>.

Elaborating module <vgaControl>.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\vgaControl.v" Line 38: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\vgaControl.v" Line 65: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\vgaControl.v" Line 74: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\vgaControl.v" Line 76: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\vgaControl.v" Line 113: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <CharacterDisplayRAM>.
Reading initialization file \"mTestRAM.dat\".
WARNING:HDLCompiler:189 - "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\DisplayVGA.v" Line 48: Size mismatch in connection of port <hGlyphVGA>. Formal port size is 7-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\DisplayVGA.v" Line 50: Size mismatch in connection of port <vGlyphVGA>. Formal port size is 6-bit while actual signal size is 7-bit.

Elaborating module <CharacterROM>.
Reading initialization file \"TestROM.dat\".
WARNING:HDLCompiler:1670 - "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\CharacterROM.v" Line 35: Signal <charROM> in initial block is partially initialized.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DisplayVGA>.
    Related source file is "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\DisplayVGA.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <DisplayVGA> synthesized.

Synthesizing Unit <vgaControl>.
    Related source file is "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\vgaControl.v".
    Found 1-bit register for signal <vSync>.
    Found 1-bit register for signal <bright>.
    Found 12-bit register for signal <hCount>.
    Found 12-bit register for signal <vCount>.
    Found 10-bit register for signal <hPixel>.
    Found 9-bit register for signal <vPixel>.
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <clk25M>.
    Found 1-bit register for signal <hSync>.
    Found 12-bit adder for signal <hCount[11]_GND_2_o_add_1_OUT> created at line 38.
    Found 10-bit adder for signal <hPixel[9]_GND_2_o_add_5_OUT> created at line 65.
    Found 12-bit adder for signal <vCount[11]_GND_2_o_add_7_OUT> created at line 74.
    Found 9-bit adder for signal <vPixel[8]_GND_2_o_add_10_OUT> created at line 76.
    Found 2-bit adder for signal <count[1]_GND_2_o_add_40_OUT> created at line 113.
    Found 12-bit comparator greater for signal <hCount[11]_GND_2_o_LessThan_3_o> created at line 53
    Found 12-bit comparator lessequal for signal <n0002> created at line 60
    Found 12-bit comparator greater for signal <hCount[11]_GND_2_o_LessThan_5_o> created at line 60
    Found 12-bit comparator greater for signal <GND_2_o_INV_1_o> created at line 68
    Found 12-bit comparator lessequal for signal <n0010> created at line 75
    Found 12-bit comparator greater for signal <vCount[11]_GND_2_o_LessThan_10_o> created at line 75
    Found 12-bit comparator greater for signal <vCount[11]_GND_2_o_LessThan_25_o> created at line 81
    Found 12-bit comparator greater for signal <GND_2_o_INV_2_o> created at line 88
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vgaControl> synthesized.

Synthesizing Unit <CharacterDisplayRAM>.
    Related source file is "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\CharacterDisplayRAM.v".
        RAM_WIDTH = 7
        RAM_ADDR_BITS = 7
WARNING:Xst - Value "{AUTO | BLOCK |  BLOCK_POWER1 | BLOCK_POWER2}" of property "RAM_STYLE" is not applicable. List of valid values is "auto, block, block_power1, block_power2, distributed, pipe_block, pipe_distributed" 
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'charDispRAM', unconnected in block 'CharacterDisplayRAM', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <charDispRAM>, simulation mismatch.
    Found 4800x7-bit single-port Read Only RAM <Mram_charDispRAM> for signal <charDispRAM>.
    Summary:
	inferred   1 RAM(s).
Unit <CharacterDisplayRAM> synthesized.

Synthesizing Unit <CharacterROM>.
    Related source file is "C:\Users\u0655172\Downloads\ECE3710-master (1)\ECE3710-master\Titan\Processor\Processor_Titan\CharacterROM.v".
        ROM_WIDTH = 8
        ROM_ADDR_BITS = 13
        GLYPH_BITS = 3
        CHAR_AMNT = 7
WARNING:Xst - Value "{AUTO | DISTRIBUTED | BLOCK}" of property "ROM_STYLE" is not applicable. List of valid values is "auto, block, distributed" 
WARNING:Xst:2999 - Signal 'charROM', unconnected in block 'CharacterROM', is tied to its initial value.
    Found 8192x8-bit single-port Read Only RAM <Mram_charROM> for signal <charROM>.
    Summary:
	inferred   1 RAM(s).
Unit <CharacterROM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4800x7-bit single-port Read Only RAM                  : 1
 8192x8-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 12-bit adder                                          : 2
 2-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 4
 10-bit register                                       : 1
 12-bit register                                       : 2
 2-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 8
 12-bit comparator greater                             : 6
 12-bit comparator lessequal                           : 2
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CharacterDisplayRAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_charDispRAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4800-word x 7-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(vGlyphVGA,hGlyphVGA)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CharacterDisplayRAM> synthesized (advanced).

Synthesizing (advanced) Unit <CharacterROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_charROM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(glyphAddr,vPixel,hPixel)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CharacterROM> synthesized (advanced).

Synthesizing (advanced) Unit <vgaControl>.
The following registers are absorbed into counter <hCount>: 1 register on signal <hCount>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <vCount>: 1 register on signal <vCount>.
The following registers are absorbed into counter <hPixel>: 1 register on signal <hPixel>.
The following registers are absorbed into counter <vPixel>: 1 register on signal <vPixel>.
Unit <vgaControl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4800x7-bit single-port distributed Read Only RAM      : 1
 8192x8-bit single-port distributed Read Only RAM      : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 12-bit up counter                                     : 2
 2-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 8
 12-bit comparator greater                             : 6
 12-bit comparator lessequal                           : 2
# Multiplexers                                         : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DisplayVGA> ...

Optimizing unit <vgaControl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DisplayVGA, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DisplayVGA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 285
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 39
#      LUT2                        : 29
#      LUT3                        : 4
#      LUT4                        : 30
#      LUT5                        : 27
#      LUT6                        : 62
#      MUXCY                       : 39
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 43
# FlipFlops/Latches                : 49
#      FD                          : 23
#      FDR                         : 5
#      FDRE                        : 21
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              49  out of  18224     0%  
 Number of Slice LUTs:                  196  out of   9112     2%  
    Number used as Logic:               196  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    197
   Number with an unused Flip Flop:     148  out of    197    75%  
   Number with an unused LUT:             1  out of    197     0%  
   Number of fully used LUT-FF pairs:    48  out of    197    24%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
vgaCtrl/clk25M                     | BUFG                   | 46    |
clk                                | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.287ns (Maximum Frequency: 233.263MHz)
   Minimum input arrival time before clock: 4.689ns
   Maximum output required time after clock: 10.905ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'vgaCtrl/clk25M'
  Clock period: 4.287ns (frequency: 233.263MHz)
  Total number of paths / destination ports: 2489 / 89
-------------------------------------------------------------------------
Delay:               4.287ns (Levels of Logic = 4)
  Source:            vgaCtrl/vCount_3 (FF)
  Destination:       vgaCtrl/vPixel_8 (FF)
  Source Clock:      vgaCtrl/clk25M rising
  Destination Clock: vgaCtrl/clk25M rising

  Data Path: vgaCtrl/vCount_3 to vgaCtrl/vPixel_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.931  vgaCtrl/vCount_3 (vgaCtrl/vCount_3)
     LUT4:I0->O            1   0.203   0.580  vgaCtrl/_n0137_inv3_SW0 (N9)
     LUT6:I5->O            9   0.205   0.830  vgaCtrl/_n0137_inv3 (vgaCtrl/_n0137_inv4)
     LUT6:I5->O            1   0.205   0.580  vgaCtrl/vPixel_0_dpot (vgaCtrl/vPixel_0_dpot)
     LUT4:I3->O            1   0.205   0.000  vgaCtrl/vPixel_0_dpot1 (vgaCtrl/vPixel_0_dpot1)
     FDRE:D                    0.102          vgaCtrl/vPixel_0
    ----------------------------------------
    Total                      4.287ns (1.367ns logic, 2.920ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.578ns (frequency: 387.973MHz)
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Delay:               2.578ns (Levels of Logic = 1)
  Source:            vgaCtrl/count_1 (FF)
  Destination:       vgaCtrl/count_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: vgaCtrl/count_1 to vgaCtrl/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  vgaCtrl/count_1 (vgaCtrl/count_1)
     LUT3:I0->O            2   0.205   0.616  vgaCtrl/Mcount_count_val1 (vgaCtrl/Mcount_count_val)
     FDR:R                     0.430          vgaCtrl/count_0
    ----------------------------------------
    Total                      2.578ns (1.082ns logic, 1.496ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vgaCtrl/clk25M'
  Total number of paths / destination ports: 56 / 46
-------------------------------------------------------------------------
Offset:              4.689ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       vgaCtrl/vCount_0 (FF)
  Destination Clock: vgaCtrl/clk25M rising

  Data Path: reset to vgaCtrl/vCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   1.222   1.721  reset_IBUF (reset_IBUF)
     LUT5:I0->O           21   0.203   1.113  vgaCtrl/Mcount_vCount_val1 (vgaCtrl/Mcount_vCount_val)
     FDRE:R                    0.430          vgaCtrl/vCount_0
    ----------------------------------------
    Total                      4.689ns (1.855ns logic, 2.834ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.915ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       vgaCtrl/clk25M (FF)
  Destination Clock: clk rising

  Data Path: reset to vgaCtrl/clk25M
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   1.222   1.481  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.203   0.579  vgaCtrl/count<1>1 (vgaCtrl/count<1>_0)
     FDR:R                     0.430          vgaCtrl/clk25M
    ----------------------------------------
    Total                      3.915ns (1.855ns logic, 2.060ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vgaCtrl/clk25M'
  Total number of paths / destination ports: 1016 / 6
-------------------------------------------------------------------------
Offset:              10.905ns (Levels of Logic = 9)
  Source:            vgaCtrl/hPixel_6 (FF)
  Destination:       rgb<1> (PAD)
  Source Clock:      vgaCtrl/clk25M rising

  Data Path: vgaCtrl/hPixel_6 to rgb<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.447   1.275  vgaCtrl/hPixel_6 (vgaCtrl/hPixel_6)
     LUT4:I0->O            4   0.203   0.788  vPixel<3>_mmx_out3_SW1 (N1)
     LUT6:I4->O            2   0.203   0.617  vPixel<3>_mmx_out2 (vPixel<3>_mmx_out2)
     LUT5:I4->O            5   0.205   0.962  vPixel<4>8 (vPixel<4>_mmx_out)
     LUT6:I2->O            1   0.203   0.808  charDispRAM/Mram_charDispRAM81333 (charDispRAM/Mram_charDispRAM211333)
     LUT5:I2->O            1   0.205   0.684  charDispRAM/Mram_charDispRAM81340 (charDispRAM/Mram_charDispRAM211340)
     LUT6:I4->O            1   0.203   0.000  color<0>12_F (N321)
     MUXF7:I0->O           2   0.131   0.617  color<0>12 (color<0>)
     LUT2:I1->O            1   0.205   0.579  Mmux_rgb11 (rgb_0_OBUF)
     OBUF:I->O                 2.571          rgb_0_OBUF (rgb<0>)
    ----------------------------------------
    Total                     10.905ns (4.576ns logic, 6.329ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.578|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vgaCtrl/clk25M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
vgaCtrl/clk25M |    4.287|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.00 secs
 
--> 

Total memory usage is 257580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    2 (   0 filtered)

