Loading plugins phase: Elapsed time ==> 0s.155ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\070_Autonomous_2.cyprj -d CY8C5888LTQ-LP097 -s D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (TFT_SPI_IntClock's accuracy range '72 MHz +/- 0.25%, (71.82 MHz - 72.18 MHz)' is not within the specified tolerance range '66 MHz +/- 5%, (62.7 MHz - 69.3 MHz)'.).
 * C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\SPI_Master_v2_50\SPI_Master_v2_50.cysch (Instance:IntClock)
 * D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\070_Autonomous_2.cydwr (TFT_SPI_IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.037ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.061ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  070_Autonomous_2.v
Program  :   C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\070_Autonomous_2.cyprj -dcpsoc3 070_Autonomous_2.v -verilog
======================================================================

======================================================================
Compiling:  070_Autonomous_2.v
Program  :   C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\070_Autonomous_2.cyprj -dcpsoc3 070_Autonomous_2.v -verilog
======================================================================

======================================================================
Compiling:  070_Autonomous_2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\070_Autonomous_2.cyprj -dcpsoc3 -verilog 070_Autonomous_2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jun 30 20:58:29 2021


======================================================================
Compiling:  070_Autonomous_2.v
Program  :   vpp
Options  :    -yv2 -q10 070_Autonomous_2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jun 30 20:58:29 2021

Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '070_Autonomous_2.ctl'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  070_Autonomous_2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\070_Autonomous_2.cyprj -dcpsoc3 -verilog 070_Autonomous_2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jun 30 20:58:30 2021

Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\codegentemp\070_Autonomous_2.ctl'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\codegentemp\070_Autonomous_2.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  070_Autonomous_2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\070_Autonomous_2.cyprj -dcpsoc3 -verilog 070_Autonomous_2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jun 30 20:58:31 2021

Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\codegentemp\070_Autonomous_2.ctl'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\codegentemp\070_Autonomous_2.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_LOG:BUART:reset_sr\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_4
	\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_5:lt\
	\UART_LOG:BUART:sRX:MODULE_5:eq\
	\UART_LOG:BUART:sRX:MODULE_5:gt\
	\UART_LOG:BUART:sRX:MODULE_5:gte\
	\UART_LOG:BUART:sRX:MODULE_5:lte\
	Net_2291
	Net_2299
	\PWM_FrontRight:Net_114\
	Net_60
	Net_68
	\PWM_RearRight:Net_114\
	Net_705
	Net_706
	Net_80
	Net_81
	Net_82
	Net_83
	Net_717
	Net_718
	Net_91
	Net_92
	Net_93
	Net_94
	\QuadDec_FR:Net_1129\
	\QuadDec_FR:Cnt16:Net_82\
	\QuadDec_FR:Cnt16:Net_95\
	\QuadDec_FR:Cnt16:Net_91\
	\QuadDec_FR:Cnt16:Net_102\
	\QuadDec_FR:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_FR:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_FR:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_FL:Net_1129\
	\QuadDec_FL:Cnt16:Net_82\
	\QuadDec_FL:Cnt16:Net_95\
	\QuadDec_FL:Cnt16:Net_91\
	\QuadDec_FL:Cnt16:Net_102\
	\QuadDec_FL:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_FL:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_FL:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_RR:Net_1129\
	\QuadDec_RR:Cnt16:Net_82\
	\QuadDec_RR:Cnt16:Net_95\
	\QuadDec_RR:Cnt16:Net_91\
	\QuadDec_RR:Cnt16:Net_102\
	\QuadDec_RR:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_RR:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_RR:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_RL:Net_1129\
	\QuadDec_RL:Cnt16:Net_82\
	\QuadDec_RL:Cnt16:Net_95\
	\QuadDec_RL:Cnt16:Net_91\
	\QuadDec_RL:Cnt16:Net_102\
	\QuadDec_RL:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_RL:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_RL:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_698
	Net_699
	Net_700
	Net_701
	Net_702
	Net_703
	Net_710
	Net_711
	Net_712
	Net_713
	Net_714
	Net_715
	\XBee:BUART:reset_sr\
	\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_722
	\XBee:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\XBee:BUART:sRX:MODULE_10:g1:a0:xeq\
	\XBee:BUART:sRX:MODULE_10:g1:a0:xlt\
	\XBee:BUART:sRX:MODULE_10:g1:a0:xlte\
	\XBee:BUART:sRX:MODULE_10:g1:a0:xgt\
	\XBee:BUART:sRX:MODULE_10:g1:a0:xgte\
	\XBee:BUART:sRX:MODULE_10:lt\
	\XBee:BUART:sRX:MODULE_10:eq\
	\XBee:BUART:sRX:MODULE_10:gt\
	\XBee:BUART:sRX:MODULE_10:gte\
	\XBee:BUART:sRX:MODULE_10:lte\
	Net_747
	Net_748
	Net_749
	Net_751
	Net_752
	Net_753
	Net_754
	\TFT_SPI:BSPIM:mosi_after_ld\
	\TFT_SPI:BSPIM:so_send\
	\TFT_SPI:BSPIM:mosi_fin\
	\TFT_SPI:BSPIM:mosi_cpha_0\
	\TFT_SPI:BSPIM:mosi_cpha_1\
	\TFT_SPI:BSPIM:pre_mosi\
	\TFT_SPI:BSPIM:dpcounter_zero\
	\TFT_SPI:BSPIM:control_7\
	\TFT_SPI:BSPIM:control_6\
	\TFT_SPI:BSPIM:control_5\
	\TFT_SPI:BSPIM:control_4\
	\TFT_SPI:BSPIM:control_3\
	\TFT_SPI:BSPIM:control_2\
	\TFT_SPI:BSPIM:control_1\
	\TFT_SPI:BSPIM:control_0\
	\TFT_SPI:Net_294\
	Net_4093
	Net_4099
	\TFT_BackLight:Net_114\
	\PWM_RearLeft:PWMUDB:km_run\
	\PWM_RearLeft:PWMUDB:ctrl_cmpmode2_2\
	\PWM_RearLeft:PWMUDB:ctrl_cmpmode2_1\
	\PWM_RearLeft:PWMUDB:ctrl_cmpmode2_0\
	\PWM_RearLeft:PWMUDB:ctrl_cmpmode1_2\
	\PWM_RearLeft:PWMUDB:ctrl_cmpmode1_1\
	\PWM_RearLeft:PWMUDB:ctrl_cmpmode1_0\
	\PWM_RearLeft:PWMUDB:capt_rising\
	\PWM_RearLeft:PWMUDB:capt_falling\
	\PWM_RearLeft:PWMUDB:trig_rise\
	\PWM_RearLeft:PWMUDB:trig_fall\
	\PWM_RearLeft:PWMUDB:sc_kill\
	\PWM_RearLeft:PWMUDB:min_kill\
	\PWM_RearLeft:PWMUDB:km_tc\
	\PWM_RearLeft:PWMUDB:db_tc\
	\PWM_RearLeft:PWMUDB:dith_sel\
	\PWM_RearLeft:PWMUDB:compare2\
	\PWM_RearLeft:Net_101\
	Net_3552
	Net_3553
	\PWM_RearLeft:PWMUDB:MODULE_11:b_31\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_30\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_29\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_28\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_27\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_26\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_25\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_24\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_23\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_22\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_21\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_20\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_19\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_18\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_17\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_16\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_15\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_14\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_13\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_12\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_11\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_10\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_9\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_8\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_7\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_6\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_5\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_4\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_3\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_2\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_1\
	\PWM_RearLeft:PWMUDB:MODULE_11:b_0\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3547
	Net_3555
	\PWM_RearLeft:Net_113\
	\PWM_RearLeft:Net_107\
	\PWM_RearLeft:Net_114\
	Net_2447
	Net_2455
	\PWM_FrontLeft:Net_114\
	Net_3548

    Synthesized names
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_2\

Deleted 276 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:FinalParityType_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:FinalParityType_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing zero to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:tx_status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:tx_status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:tx_status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:rx_status_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__URT_LOG_Rx_net_0 to one
Aliasing tmpOE__UART_LOG_Tx_net_0 to one
Aliasing \PWM_FrontRight:Net_113\ to one
Aliasing Net_2292 to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearRight:Net_113\ to one
Aliasing Net_61 to \UART_LOG:BUART:tx_hd_send_break\
Aliasing tmpOE__Engine_PWM_RR_net_0 to one
Aliasing tmpOE__Engine_PWM_RL_net_0 to one
Aliasing tmpOE__Engine_PWM_FR_net_0 to one
Aliasing tmpOE__Engine_PWM_FL_net_0 to one
Aliasing tmpOE__Engine_Mode_FR_1_net_0 to one
Aliasing \Engine_Mode_FR:clk\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_Mode_FR:rst\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing tmpOE__Engine_Mode_FR_2_net_0 to one
Aliasing tmpOE__Engine_Mode_FL_1_net_0 to one
Aliasing tmpOE__Engine_Mode_FL_2_net_0 to one
Aliasing tmpOE__Engine_Mode_RR_1_net_0 to one
Aliasing \Engine_Mode_RR:clk\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_Mode_RR:rst\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing tmpOE__Engine_Mode_RR_2_net_0 to one
Aliasing tmpOE__Engine_Mode_RL_1_net_0 to one
Aliasing tmpOE__Engine_Mode_RL_2_net_0 to one
Aliasing \QuadDec_FR:Cnt16:CounterUDB:ctrl_capmode_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:Cnt16:CounterUDB:ctrl_capmode_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:Cnt16:CounterUDB:capt_rising\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:Cnt16:CounterUDB:underflow\ to \QuadDec_FR:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_FR:Cnt16:CounterUDB:tc_i\ to \QuadDec_FR:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_FR:bQuadDec:status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:bQuadDec:status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:bQuadDec:status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:Net_1229\ to one
Aliasing tmpOE__Engine_QuadDec_FR_A_net_0 to one
Aliasing tmpOE__Engine_QuadDec_FR_B_net_0 to one
Aliasing \QuadDec_FL:Cnt16:CounterUDB:ctrl_capmode_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:Cnt16:CounterUDB:ctrl_capmode_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:Cnt16:CounterUDB:capt_rising\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:Cnt16:CounterUDB:underflow\ to \QuadDec_FL:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_FL:Cnt16:CounterUDB:tc_i\ to \QuadDec_FL:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_FL:bQuadDec:status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:bQuadDec:status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:bQuadDec:status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:Net_1229\ to one
Aliasing tmpOE__Engine_QuadDec_FL_A_net_0 to one
Aliasing tmpOE__Engine_QuadDec_FL_B_net_0 to one
Aliasing \QuadDec_RR:Cnt16:CounterUDB:ctrl_capmode_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:Cnt16:CounterUDB:ctrl_capmode_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:Cnt16:CounterUDB:capt_rising\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:Cnt16:CounterUDB:underflow\ to \QuadDec_RR:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_RR:Cnt16:CounterUDB:tc_i\ to \QuadDec_RR:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_RR:bQuadDec:status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:bQuadDec:status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:bQuadDec:status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:Net_1229\ to one
Aliasing tmpOE__Engine_QuadDec_RR_A_net_0 to one
Aliasing tmpOE__Engine_QuadDec_RR_B_net_0 to one
Aliasing tmpOE__Engine_QuadDec_RL_A_net_0 to one
Aliasing tmpOE__Engine_QuadDec_RL_B_net_0 to one
Aliasing \QuadDec_RL:Cnt16:CounterUDB:ctrl_capmode_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:Cnt16:CounterUDB:ctrl_capmode_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:Cnt16:CounterUDB:capt_rising\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:Cnt16:CounterUDB:underflow\ to \QuadDec_RL:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_RL:Cnt16:CounterUDB:tc_i\ to \QuadDec_RL:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_RL:bQuadDec:status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:bQuadDec:status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:bQuadDec:status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:Net_1229\ to one
Aliasing \Engine_Mode_FL:clk\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_Mode_FL:rst\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_Mode_RL:clk\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \Engine_Mode_RL:rst\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_hd_send_break\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:HalfDuplexSend\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalParityType_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalParityType_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalAddrMode_2\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalAddrMode_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:FinalAddrMode_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_ctrl_mark\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:tx_status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:rx_count7_bit8_wire\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \XBee:BUART:sRX:s23Poll:MODIN6_1\ to \XBee:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN6_0\ to \XBee:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing \XBee:BUART:sRX:s23Poll:MODIN7_1\ to \XBee:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN7_0\ to \XBee:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:rx_status_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \XBee:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \XBee:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__XBee_Rx_net_0 to one
Aliasing tmpOE__XBee_Tx_net_0 to one
Aliasing tmpOE__LED_Red_net_0 to one
Aliasing tmpOE__LED_Yellow_net_0 to one
Aliasing tmpOE__LED_Green_net_0 to one
Aliasing \ENGINE_OnOff:clk\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \ENGINE_OnOff:rst\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing tmpOE__US_front_trigger_net_0 to one
Aliasing tmpOE__US_front_echo_net_0 to one
Aliasing tmpOE__US_rear_trigger_net_0 to one
Aliasing tmpOE__US_rear_echo_net_0 to one
Aliasing tmpOE__US_left_trigger_net_0 to one
Aliasing tmpOE__US_right_trigger_net_0 to one
Aliasing tmpOE__US_left_echo_net_0 to one
Aliasing tmpOE__US_right_echo_net_0 to one
Aliasing \TFT_SPI:BSPIM:pol_supprt\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \TFT_SPI:BSPIM:tx_status_3\ to \TFT_SPI:BSPIM:load_rx_data\
Aliasing \TFT_SPI:BSPIM:tx_status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \TFT_SPI:BSPIM:tx_status_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \TFT_SPI:BSPIM:rx_status_3\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \TFT_SPI:BSPIM:rx_status_2\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \TFT_SPI:BSPIM:rx_status_1\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \TFT_SPI:BSPIM:rx_status_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing Net_1083 to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \TFT_SPI:Net_289\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing tmpOE__TFT_SCL_net_0 to one
Aliasing tmpOE__TFT_DC_net_0 to one
Aliasing tmpOE__TFT_RES_net_0 to one
Aliasing tmpOE__TFT_CS_net_0 to one
Aliasing Net_1082 to \UART_LOG:BUART:tx_hd_send_break\
Aliasing tmpOE__TFT_LED_net_0 to one
Aliasing tmpOE__TFT_SDA_net_0 to one
Aliasing \TFT_BackLight:Net_113\ to one
Aliasing Net_1068 to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:hwCapture\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:trig_out\ to one
Aliasing \PWM_RearLeft:PWMUDB:runmode_enable\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:runmode_enable\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:ltch_kill_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:ltch_kill_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:min_kill_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:min_kill_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:final_kill\ to one
Aliasing \PWM_RearLeft:PWMUDB:dith_count_1\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:dith_count_1\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:dith_count_0\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:dith_count_0\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:reset\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:status_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:status_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:cmp2\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:cmp1_status_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:cmp1_status_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:cmp2_status_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:cmp2_status_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:final_kill_reg\\R\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:final_kill_reg\\S\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:cs_addr_0\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:pwm1_i\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:pwm2_i\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_23\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_22\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_21\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_20\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_19\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_18\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_17\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_16\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_15\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_14\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_13\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_12\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_11\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_10\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_9\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_8\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_7\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_6\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_5\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_4\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_3\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_2\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_FrontLeft:Net_113\ to one
Aliasing Net_2448 to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:reset_reg\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:Cnt16:CounterUDB:prevCapture\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FR:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_FR:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_FL:Cnt16:CounterUDB:prevCapture\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_FL:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_FL:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_RR:Cnt16:CounterUDB:prevCapture\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RR:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_RR:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_RL:Cnt16:CounterUDB:prevCapture\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \QuadDec_RL:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_RL:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \XBee:BUART:reset_reg\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \XBee:BUART:rx_break_status\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \TFT_SPI:BSPIM:so_send_reg\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \TFT_SPI:BSPIM:mosi_pre_reg\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \TFT_SPI:BSPIM:dpcounter_one_reg\\D\ to \TFT_SPI:BSPIM:load_rx_data\
Aliasing \PWM_RearLeft:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_RearLeft:PWMUDB:prevCapture\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:trig_last\\D\ to \UART_LOG:BUART:tx_hd_send_break\
Aliasing \PWM_RearLeft:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_RearLeft:PWMUDB:prevCompare1\\D\ to \PWM_RearLeft:PWMUDB:pwm_temp\
Aliasing \PWM_RearLeft:PWMUDB:tc_i_reg\\D\ to \PWM_RearLeft:PWMUDB:status_2\
Removing Rhs of wire Net_13[1] = \UART_LOG:BUART:tx_interrupt_out\[21]
Removing Lhs of wire \UART_LOG:Net_61\[4] = \UART_LOG:Net_9\[3]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[10] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[11] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[12] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[13] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[14] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[15] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[16] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Rhs of wire Net_8[22] = \UART_LOG:BUART:rx_interrupt_out\[23]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[27] = \UART_LOG:BUART:tx_bitclk_dp\[64]
Removing Rhs of wire zero[28] = \UART_LOG:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[74] = \UART_LOG:BUART:tx_counter_dp\[65]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[75] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[76] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[77] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[79] = \UART_LOG:BUART:tx_fifo_empty\[42]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[81] = \UART_LOG:BUART:tx_fifo_notfull\[41]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[141] = zero[28]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[149] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[160]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[151] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[161]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[152] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[177]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[153] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[191]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[154] = MODIN1_1[155]
Removing Rhs of wire MODIN1_1[155] = \UART_LOG:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[156] = MODIN1_0[157]
Removing Rhs of wire MODIN1_0[157] = \UART_LOG:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[163] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[164] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[165] = MODIN1_1[155]
Removing Lhs of wire MODIN2_1[166] = MODIN1_1[155]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[167] = MODIN1_0[157]
Removing Lhs of wire MODIN2_0[168] = MODIN1_0[157]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[169] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[170] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[171] = MODIN1_1[155]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[172] = MODIN1_0[157]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[173] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[174] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[179] = MODIN1_1[155]
Removing Lhs of wire MODIN3_1[180] = MODIN1_1[155]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[181] = MODIN1_0[157]
Removing Lhs of wire MODIN3_0[182] = MODIN1_0[157]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[183] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[184] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[185] = MODIN1_1[155]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[186] = MODIN1_0[157]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[187] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[188] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[195] = zero[28]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[196] = \UART_LOG:BUART:rx_parity_error_status\[197]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[198] = \UART_LOG:BUART:rx_stop_bit_error\[199]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[209] = \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\[258]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[213] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\[280]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\[214] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\[215] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\[216] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\[217] = MODIN4_6[218]
Removing Rhs of wire MODIN4_6[218] = \UART_LOG:BUART:rx_count_6\[136]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\[219] = MODIN4_5[220]
Removing Rhs of wire MODIN4_5[220] = \UART_LOG:BUART:rx_count_5\[137]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\[221] = MODIN4_4[222]
Removing Rhs of wire MODIN4_4[222] = \UART_LOG:BUART:rx_count_4\[138]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\[223] = MODIN4_3[224]
Removing Rhs of wire MODIN4_3[224] = \UART_LOG:BUART:rx_count_3\[139]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\[225] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\[226] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\[227] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\[228] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\[229] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\[230] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\[231] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[232] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[233] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[234] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[235] = MODIN4_6[218]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[236] = MODIN4_5[220]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[237] = MODIN4_4[222]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[238] = MODIN4_3[224]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\[239] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\[240] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\[241] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\[242] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\[243] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\[244] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\[245] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\[260] = \UART_LOG:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\[261] = \UART_LOG:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[262] = \UART_LOG:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\[263] = \UART_LOG:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[264] = \UART_LOG:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[265] = \UART_LOG:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[267] = one[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[268] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[269] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire tmpOE__URT_LOG_Rx_net_0[291] = one[6]
Removing Lhs of wire tmpOE__UART_LOG_Tx_net_0[296] = one[6]
Removing Lhs of wire \PWM_FrontRight:Net_107\[303] = zero[28]
Removing Lhs of wire \PWM_FrontRight:Net_113\[304] = one[6]
Removing Rhs of wire Net_2481[308] = \PWM_FrontRight:Net_57\[306]
Removing Lhs of wire Net_2292[311] = zero[28]
Removing Lhs of wire \PWM_RearRight:Net_107\[314] = zero[28]
Removing Lhs of wire \PWM_RearRight:Net_113\[315] = one[6]
Removing Rhs of wire Net_2580[319] = \PWM_RearRight:Net_57\[317]
Removing Lhs of wire Net_61[322] = zero[28]
Removing Lhs of wire tmpOE__Engine_PWM_RR_net_0[325] = one[6]
Removing Lhs of wire tmpOE__Engine_PWM_RL_net_0[332] = one[6]
Removing Lhs of wire tmpOE__Engine_PWM_FR_net_0[339] = one[6]
Removing Lhs of wire tmpOE__Engine_PWM_FL_net_0[346] = one[6]
Removing Lhs of wire tmpOE__Engine_Mode_FR_1_net_0[354] = one[6]
Removing Rhs of wire Net_79[355] = \Engine_Mode_FR:control_out_0\[362]
Removing Rhs of wire Net_79[355] = \Engine_Mode_FR:control_0\[385]
Removing Lhs of wire \Engine_Mode_FR:clk\[360] = zero[28]
Removing Lhs of wire \Engine_Mode_FR:rst\[361] = zero[28]
Removing Rhs of wire Net_76[363] = \Engine_Mode_FR:control_out_1\[364]
Removing Rhs of wire Net_76[363] = \Engine_Mode_FR:control_1\[384]
Removing Lhs of wire tmpOE__Engine_Mode_FR_2_net_0[387] = one[6]
Removing Lhs of wire tmpOE__Engine_Mode_FL_1_net_0[393] = one[6]
Removing Rhs of wire Net_77[394] = \Engine_Mode_FL:control_out_0\[1225]
Removing Rhs of wire Net_77[394] = \Engine_Mode_FL:control_0\[1247]
Removing Lhs of wire tmpOE__Engine_Mode_FL_2_net_0[400] = one[6]
Removing Rhs of wire Net_78[401] = \Engine_Mode_FL:control_out_1\[1226]
Removing Rhs of wire Net_78[401] = \Engine_Mode_FL:control_1\[1246]
Removing Lhs of wire tmpOE__Engine_Mode_RR_1_net_0[407] = one[6]
Removing Rhs of wire Net_86[408] = \Engine_Mode_RR:control_out_0\[415]
Removing Rhs of wire Net_86[408] = \Engine_Mode_RR:control_0\[438]
Removing Lhs of wire \Engine_Mode_RR:clk\[413] = zero[28]
Removing Lhs of wire \Engine_Mode_RR:rst\[414] = zero[28]
Removing Rhs of wire Net_88[416] = \Engine_Mode_RR:control_out_1\[417]
Removing Rhs of wire Net_88[416] = \Engine_Mode_RR:control_1\[437]
Removing Lhs of wire tmpOE__Engine_Mode_RR_2_net_0[440] = one[6]
Removing Lhs of wire tmpOE__Engine_Mode_RL_1_net_0[446] = one[6]
Removing Rhs of wire Net_89[447] = \Engine_Mode_RL:control_out_0\[1250]
Removing Rhs of wire Net_89[447] = \Engine_Mode_RL:control_0\[1272]
Removing Lhs of wire tmpOE__Engine_Mode_RL_2_net_0[453] = one[6]
Removing Rhs of wire Net_90[454] = \Engine_Mode_RL:control_out_1\[1251]
Removing Rhs of wire Net_90[454] = \Engine_Mode_RL:control_1\[1271]
Removing Rhs of wire \QuadDec_FR:Net_1275\[463] = \QuadDec_FR:Cnt16:Net_49\[464]
Removing Rhs of wire \QuadDec_FR:Net_1275\[463] = \QuadDec_FR:Cnt16:CounterUDB:tc_reg_i\[520]
Removing Lhs of wire \QuadDec_FR:Cnt16:Net_89\[466] = \QuadDec_FR:Net_1251\[467]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:ctrl_capmode_1\[476] = zero[28]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:ctrl_capmode_0\[477] = zero[28]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:ctrl_enable\[489] = \QuadDec_FR:Cnt16:CounterUDB:control_7\[481]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:capt_rising\[491] = zero[28]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:capt_falling\[492] = \QuadDec_FR:Cnt16:CounterUDB:prevCapture\[490]
Removing Rhs of wire \QuadDec_FR:Net_1260\[496] = \QuadDec_FR:bQuadDec:state_2\[620]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:final_enable\[498] = \QuadDec_FR:Cnt16:CounterUDB:control_7\[481]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:counter_enable\[499] = \QuadDec_FR:Cnt16:CounterUDB:control_7\[481]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_0\[500] = \QuadDec_FR:Cnt16:CounterUDB:cmp_out_status\[501]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_1\[502] = \QuadDec_FR:Cnt16:CounterUDB:per_zero\[503]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_2\[504] = \QuadDec_FR:Cnt16:CounterUDB:overflow_status\[505]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_3\[506] = \QuadDec_FR:Cnt16:CounterUDB:underflow_status\[507]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_4\[508] = \QuadDec_FR:Cnt16:CounterUDB:hwCapture\[494]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_5\[509] = \QuadDec_FR:Cnt16:CounterUDB:fifo_full\[510]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:status_6\[511] = \QuadDec_FR:Cnt16:CounterUDB:fifo_nempty\[512]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:overflow\[514] = \QuadDec_FR:Cnt16:CounterUDB:per_FF\[515]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:underflow\[516] = \QuadDec_FR:Cnt16:CounterUDB:status_1\[502]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:tc_i\[519] = \QuadDec_FR:Cnt16:CounterUDB:reload_tc\[497]
Removing Rhs of wire \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\[521] = \QuadDec_FR:Cnt16:CounterUDB:cmp_equal\[522]
Removing Rhs of wire \QuadDec_FR:Net_1264\[525] = \QuadDec_FR:Cnt16:CounterUDB:cmp_out_reg_i\[524]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:dp_dir\[529] = \QuadDec_FR:Net_1251\[467]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:cs_addr_2\[530] = \QuadDec_FR:Net_1251\[467]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:cs_addr_1\[531] = \QuadDec_FR:Cnt16:CounterUDB:count_enable\[528]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:cs_addr_0\[532] = \QuadDec_FR:Cnt16:CounterUDB:reload\[495]
Removing Lhs of wire \QuadDec_FR:Net_1290\[609] = \QuadDec_FR:Net_1275\[463]
Removing Lhs of wire \QuadDec_FR:bQuadDec:index_filt\[618] = \QuadDec_FR:Net_1232\[619]
Removing Lhs of wire \QuadDec_FR:Net_1232\[619] = one[6]
Removing Rhs of wire \QuadDec_FR:bQuadDec:error\[621] = \QuadDec_FR:bQuadDec:state_3\[622]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_0\[625] = \QuadDec_FR:Net_530\[626]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_1\[627] = \QuadDec_FR:Net_611\[628]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_2\[629] = \QuadDec_FR:Net_1260\[496]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_3\[630] = \QuadDec_FR:bQuadDec:error\[621]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_4\[631] = zero[28]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_5\[632] = zero[28]
Removing Lhs of wire \QuadDec_FR:bQuadDec:status_6\[633] = zero[28]
Removing Lhs of wire \QuadDec_FR:Net_1229\[637] = one[6]
Removing Lhs of wire \QuadDec_FR:Net_1272\[638] = \QuadDec_FR:Net_1264\[525]
Removing Lhs of wire tmpOE__Engine_QuadDec_FR_A_net_0[641] = one[6]
Removing Lhs of wire tmpOE__Engine_QuadDec_FR_B_net_0[646] = one[6]
Removing Rhs of wire \QuadDec_FL:Net_1275\[654] = \QuadDec_FL:Cnt16:Net_49\[655]
Removing Rhs of wire \QuadDec_FL:Net_1275\[654] = \QuadDec_FL:Cnt16:CounterUDB:tc_reg_i\[711]
Removing Lhs of wire \QuadDec_FL:Cnt16:Net_89\[657] = \QuadDec_FL:Net_1251\[658]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:ctrl_capmode_1\[667] = zero[28]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:ctrl_capmode_0\[668] = zero[28]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:ctrl_enable\[680] = \QuadDec_FL:Cnt16:CounterUDB:control_7\[672]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:capt_rising\[682] = zero[28]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:capt_falling\[683] = \QuadDec_FL:Cnt16:CounterUDB:prevCapture\[681]
Removing Rhs of wire \QuadDec_FL:Net_1260\[687] = \QuadDec_FL:bQuadDec:state_2\[811]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:final_enable\[689] = \QuadDec_FL:Cnt16:CounterUDB:control_7\[672]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:counter_enable\[690] = \QuadDec_FL:Cnt16:CounterUDB:control_7\[672]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_0\[691] = \QuadDec_FL:Cnt16:CounterUDB:cmp_out_status\[692]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_1\[693] = \QuadDec_FL:Cnt16:CounterUDB:per_zero\[694]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_2\[695] = \QuadDec_FL:Cnt16:CounterUDB:overflow_status\[696]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_3\[697] = \QuadDec_FL:Cnt16:CounterUDB:underflow_status\[698]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_4\[699] = \QuadDec_FL:Cnt16:CounterUDB:hwCapture\[685]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_5\[700] = \QuadDec_FL:Cnt16:CounterUDB:fifo_full\[701]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:status_6\[702] = \QuadDec_FL:Cnt16:CounterUDB:fifo_nempty\[703]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:overflow\[705] = \QuadDec_FL:Cnt16:CounterUDB:per_FF\[706]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:underflow\[707] = \QuadDec_FL:Cnt16:CounterUDB:status_1\[693]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:tc_i\[710] = \QuadDec_FL:Cnt16:CounterUDB:reload_tc\[688]
Removing Rhs of wire \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\[712] = \QuadDec_FL:Cnt16:CounterUDB:cmp_equal\[713]
Removing Rhs of wire \QuadDec_FL:Net_1264\[716] = \QuadDec_FL:Cnt16:CounterUDB:cmp_out_reg_i\[715]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:dp_dir\[720] = \QuadDec_FL:Net_1251\[658]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:cs_addr_2\[721] = \QuadDec_FL:Net_1251\[658]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:cs_addr_1\[722] = \QuadDec_FL:Cnt16:CounterUDB:count_enable\[719]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:cs_addr_0\[723] = \QuadDec_FL:Cnt16:CounterUDB:reload\[686]
Removing Lhs of wire \QuadDec_FL:Net_1290\[800] = \QuadDec_FL:Net_1275\[654]
Removing Lhs of wire \QuadDec_FL:bQuadDec:index_filt\[809] = \QuadDec_FL:Net_1232\[810]
Removing Lhs of wire \QuadDec_FL:Net_1232\[810] = one[6]
Removing Rhs of wire \QuadDec_FL:bQuadDec:error\[812] = \QuadDec_FL:bQuadDec:state_3\[813]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_0\[816] = \QuadDec_FL:Net_530\[817]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_1\[818] = \QuadDec_FL:Net_611\[819]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_2\[820] = \QuadDec_FL:Net_1260\[687]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_3\[821] = \QuadDec_FL:bQuadDec:error\[812]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_4\[822] = zero[28]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_5\[823] = zero[28]
Removing Lhs of wire \QuadDec_FL:bQuadDec:status_6\[824] = zero[28]
Removing Lhs of wire \QuadDec_FL:Net_1229\[828] = one[6]
Removing Lhs of wire \QuadDec_FL:Net_1272\[829] = \QuadDec_FL:Net_1264\[716]
Removing Lhs of wire tmpOE__Engine_QuadDec_FL_A_net_0[832] = one[6]
Removing Lhs of wire tmpOE__Engine_QuadDec_FL_B_net_0[837] = one[6]
Removing Rhs of wire \QuadDec_RR:Net_1275\[845] = \QuadDec_RR:Cnt16:Net_49\[846]
Removing Rhs of wire \QuadDec_RR:Net_1275\[845] = \QuadDec_RR:Cnt16:CounterUDB:tc_reg_i\[902]
Removing Lhs of wire \QuadDec_RR:Cnt16:Net_89\[848] = \QuadDec_RR:Net_1251\[849]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:ctrl_capmode_1\[858] = zero[28]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:ctrl_capmode_0\[859] = zero[28]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:ctrl_enable\[871] = \QuadDec_RR:Cnt16:CounterUDB:control_7\[863]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:capt_rising\[873] = zero[28]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:capt_falling\[874] = \QuadDec_RR:Cnt16:CounterUDB:prevCapture\[872]
Removing Rhs of wire \QuadDec_RR:Net_1260\[878] = \QuadDec_RR:bQuadDec:state_2\[1002]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:final_enable\[880] = \QuadDec_RR:Cnt16:CounterUDB:control_7\[863]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:counter_enable\[881] = \QuadDec_RR:Cnt16:CounterUDB:control_7\[863]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_0\[882] = \QuadDec_RR:Cnt16:CounterUDB:cmp_out_status\[883]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_1\[884] = \QuadDec_RR:Cnt16:CounterUDB:per_zero\[885]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_2\[886] = \QuadDec_RR:Cnt16:CounterUDB:overflow_status\[887]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_3\[888] = \QuadDec_RR:Cnt16:CounterUDB:underflow_status\[889]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_4\[890] = \QuadDec_RR:Cnt16:CounterUDB:hwCapture\[876]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_5\[891] = \QuadDec_RR:Cnt16:CounterUDB:fifo_full\[892]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:status_6\[893] = \QuadDec_RR:Cnt16:CounterUDB:fifo_nempty\[894]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:overflow\[896] = \QuadDec_RR:Cnt16:CounterUDB:per_FF\[897]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:underflow\[898] = \QuadDec_RR:Cnt16:CounterUDB:status_1\[884]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:tc_i\[901] = \QuadDec_RR:Cnt16:CounterUDB:reload_tc\[879]
Removing Rhs of wire \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\[903] = \QuadDec_RR:Cnt16:CounterUDB:cmp_equal\[904]
Removing Rhs of wire \QuadDec_RR:Net_1264\[907] = \QuadDec_RR:Cnt16:CounterUDB:cmp_out_reg_i\[906]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:dp_dir\[911] = \QuadDec_RR:Net_1251\[849]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:cs_addr_2\[912] = \QuadDec_RR:Net_1251\[849]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:cs_addr_1\[913] = \QuadDec_RR:Cnt16:CounterUDB:count_enable\[910]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:cs_addr_0\[914] = \QuadDec_RR:Cnt16:CounterUDB:reload\[877]
Removing Lhs of wire \QuadDec_RR:Net_1290\[991] = \QuadDec_RR:Net_1275\[845]
Removing Lhs of wire \QuadDec_RR:bQuadDec:index_filt\[1000] = \QuadDec_RR:Net_1232\[1001]
Removing Lhs of wire \QuadDec_RR:Net_1232\[1001] = one[6]
Removing Rhs of wire \QuadDec_RR:bQuadDec:error\[1003] = \QuadDec_RR:bQuadDec:state_3\[1004]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_0\[1007] = \QuadDec_RR:Net_530\[1008]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_1\[1009] = \QuadDec_RR:Net_611\[1010]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_2\[1011] = \QuadDec_RR:Net_1260\[878]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_3\[1012] = \QuadDec_RR:bQuadDec:error\[1003]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_4\[1013] = zero[28]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_5\[1014] = zero[28]
Removing Lhs of wire \QuadDec_RR:bQuadDec:status_6\[1015] = zero[28]
Removing Lhs of wire \QuadDec_RR:Net_1229\[1019] = one[6]
Removing Lhs of wire \QuadDec_RR:Net_1272\[1020] = \QuadDec_RR:Net_1264\[907]
Removing Lhs of wire tmpOE__Engine_QuadDec_RR_A_net_0[1023] = one[6]
Removing Lhs of wire tmpOE__Engine_QuadDec_RR_B_net_0[1028] = one[6]
Removing Lhs of wire tmpOE__Engine_QuadDec_RL_A_net_0[1033] = one[6]
Removing Lhs of wire tmpOE__Engine_QuadDec_RL_B_net_0[1039] = one[6]
Removing Rhs of wire \QuadDec_RL:Net_1275\[1048] = \QuadDec_RL:Cnt16:Net_49\[1049]
Removing Rhs of wire \QuadDec_RL:Net_1275\[1048] = \QuadDec_RL:Cnt16:CounterUDB:tc_reg_i\[1105]
Removing Lhs of wire \QuadDec_RL:Cnt16:Net_89\[1051] = \QuadDec_RL:Net_1251\[1052]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:ctrl_capmode_1\[1061] = zero[28]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:ctrl_capmode_0\[1062] = zero[28]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:ctrl_enable\[1074] = \QuadDec_RL:Cnt16:CounterUDB:control_7\[1066]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:capt_rising\[1076] = zero[28]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:capt_falling\[1077] = \QuadDec_RL:Cnt16:CounterUDB:prevCapture\[1075]
Removing Rhs of wire \QuadDec_RL:Net_1260\[1081] = \QuadDec_RL:bQuadDec:state_2\[1203]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:final_enable\[1083] = \QuadDec_RL:Cnt16:CounterUDB:control_7\[1066]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:counter_enable\[1084] = \QuadDec_RL:Cnt16:CounterUDB:control_7\[1066]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_0\[1085] = \QuadDec_RL:Cnt16:CounterUDB:cmp_out_status\[1086]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_1\[1087] = \QuadDec_RL:Cnt16:CounterUDB:per_zero\[1088]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_2\[1089] = \QuadDec_RL:Cnt16:CounterUDB:overflow_status\[1090]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_3\[1091] = \QuadDec_RL:Cnt16:CounterUDB:underflow_status\[1092]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_4\[1093] = \QuadDec_RL:Cnt16:CounterUDB:hwCapture\[1079]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_5\[1094] = \QuadDec_RL:Cnt16:CounterUDB:fifo_full\[1095]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:status_6\[1096] = \QuadDec_RL:Cnt16:CounterUDB:fifo_nempty\[1097]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:overflow\[1099] = \QuadDec_RL:Cnt16:CounterUDB:per_FF\[1100]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:underflow\[1101] = \QuadDec_RL:Cnt16:CounterUDB:status_1\[1087]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:tc_i\[1104] = \QuadDec_RL:Cnt16:CounterUDB:reload_tc\[1082]
Removing Rhs of wire \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\[1106] = \QuadDec_RL:Cnt16:CounterUDB:cmp_equal\[1107]
Removing Rhs of wire \QuadDec_RL:Net_1264\[1110] = \QuadDec_RL:Cnt16:CounterUDB:cmp_out_reg_i\[1109]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:dp_dir\[1114] = \QuadDec_RL:Net_1251\[1052]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:cs_addr_2\[1115] = \QuadDec_RL:Net_1251\[1052]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:cs_addr_1\[1116] = \QuadDec_RL:Cnt16:CounterUDB:count_enable\[1113]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:cs_addr_0\[1117] = \QuadDec_RL:Cnt16:CounterUDB:reload\[1080]
Removing Lhs of wire \QuadDec_RL:Net_1290\[1194] = \QuadDec_RL:Net_1275\[1048]
Removing Lhs of wire \QuadDec_RL:bQuadDec:index_filt\[1201] = \QuadDec_RL:Net_1232\[1202]
Removing Lhs of wire \QuadDec_RL:Net_1232\[1202] = one[6]
Removing Rhs of wire \QuadDec_RL:bQuadDec:error\[1204] = \QuadDec_RL:bQuadDec:state_3\[1205]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_0\[1208] = \QuadDec_RL:Net_530\[1209]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_1\[1210] = \QuadDec_RL:Net_611\[1211]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_2\[1212] = \QuadDec_RL:Net_1260\[1081]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_3\[1213] = \QuadDec_RL:bQuadDec:error\[1204]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_4\[1214] = zero[28]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_5\[1215] = zero[28]
Removing Lhs of wire \QuadDec_RL:bQuadDec:status_6\[1216] = zero[28]
Removing Lhs of wire \QuadDec_RL:Net_1229\[1220] = one[6]
Removing Lhs of wire \QuadDec_RL:Net_1272\[1221] = \QuadDec_RL:Net_1264\[1110]
Removing Lhs of wire \Engine_Mode_FL:clk\[1223] = zero[28]
Removing Lhs of wire \Engine_Mode_FL:rst\[1224] = zero[28]
Removing Lhs of wire \Engine_Mode_RL:clk\[1248] = zero[28]
Removing Lhs of wire \Engine_Mode_RL:rst\[1249] = zero[28]
Removing Rhs of wire Net_731[1274] = \XBee:BUART:tx_interrupt_out\[1293]
Removing Lhs of wire \XBee:Net_61\[1277] = \XBee:Net_9\[1276]
Removing Lhs of wire \XBee:BUART:tx_hd_send_break\[1281] = zero[28]
Removing Lhs of wire \XBee:BUART:HalfDuplexSend\[1282] = zero[28]
Removing Lhs of wire \XBee:BUART:FinalParityType_1\[1283] = zero[28]
Removing Lhs of wire \XBee:BUART:FinalParityType_0\[1284] = zero[28]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_2\[1285] = zero[28]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_1\[1286] = zero[28]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_0\[1287] = zero[28]
Removing Lhs of wire \XBee:BUART:tx_ctrl_mark\[1288] = zero[28]
Removing Rhs of wire Net_732[1294] = \XBee:BUART:rx_interrupt_out\[1295]
Removing Rhs of wire \XBee:BUART:tx_bitclk_enable_pre\[1299] = \XBee:BUART:tx_bitclk_dp\[1335]
Removing Lhs of wire \XBee:BUART:tx_counter_tc\[1345] = \XBee:BUART:tx_counter_dp\[1336]
Removing Lhs of wire \XBee:BUART:tx_status_6\[1346] = zero[28]
Removing Lhs of wire \XBee:BUART:tx_status_5\[1347] = zero[28]
Removing Lhs of wire \XBee:BUART:tx_status_4\[1348] = zero[28]
Removing Lhs of wire \XBee:BUART:tx_status_1\[1350] = \XBee:BUART:tx_fifo_empty\[1313]
Removing Lhs of wire \XBee:BUART:tx_status_3\[1352] = \XBee:BUART:tx_fifo_notfull\[1312]
Removing Lhs of wire \XBee:BUART:rx_count7_bit8_wire\[1412] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[1420] = \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[1431]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[1422] = \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[1432]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[1423] = \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[1448]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[1424] = \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[1462]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[1425] = \XBee:BUART:sRX:s23Poll:MODIN5_1\[1426]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN5_1\[1426] = \XBee:BUART:pollcount_1\[1418]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[1427] = \XBee:BUART:sRX:s23Poll:MODIN5_0\[1428]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN5_0\[1428] = \XBee:BUART:pollcount_0\[1421]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1434] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1435] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[1436] = \XBee:BUART:pollcount_1\[1418]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN6_1\[1437] = \XBee:BUART:pollcount_1\[1418]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[1438] = \XBee:BUART:pollcount_0\[1421]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN6_0\[1439] = \XBee:BUART:pollcount_0\[1421]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[1440] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[1441] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[1442] = \XBee:BUART:pollcount_1\[1418]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[1443] = \XBee:BUART:pollcount_0\[1421]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[1444] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[1445] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[1450] = \XBee:BUART:pollcount_1\[1418]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN7_1\[1451] = \XBee:BUART:pollcount_1\[1418]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[1452] = \XBee:BUART:pollcount_0\[1421]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN7_0\[1453] = \XBee:BUART:pollcount_0\[1421]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[1454] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[1455] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[1456] = \XBee:BUART:pollcount_1\[1418]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[1457] = \XBee:BUART:pollcount_0\[1421]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[1458] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[1459] = zero[28]
Removing Lhs of wire \XBee:BUART:rx_status_1\[1466] = zero[28]
Removing Rhs of wire \XBee:BUART:rx_status_2\[1467] = \XBee:BUART:rx_parity_error_status\[1468]
Removing Rhs of wire \XBee:BUART:rx_status_3\[1469] = \XBee:BUART:rx_stop_bit_error\[1470]
Removing Lhs of wire \XBee:BUART:sRX:cmp_vv_vv_MODGEN_9\[1480] = \XBee:BUART:sRX:MODULE_9:g2:a0:lta_0\[1529]
Removing Lhs of wire \XBee:BUART:sRX:cmp_vv_vv_MODGEN_10\[1484] = \XBee:BUART:sRX:MODULE_10:g1:a0:xneq\[1551]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newa_6\[1485] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newa_5\[1486] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newa_4\[1487] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newa_3\[1488] = \XBee:BUART:sRX:MODIN8_6\[1489]
Removing Lhs of wire \XBee:BUART:sRX:MODIN8_6\[1489] = \XBee:BUART:rx_count_6\[1407]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newa_2\[1490] = \XBee:BUART:sRX:MODIN8_5\[1491]
Removing Lhs of wire \XBee:BUART:sRX:MODIN8_5\[1491] = \XBee:BUART:rx_count_5\[1408]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newa_1\[1492] = \XBee:BUART:sRX:MODIN8_4\[1493]
Removing Lhs of wire \XBee:BUART:sRX:MODIN8_4\[1493] = \XBee:BUART:rx_count_4\[1409]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newa_0\[1494] = \XBee:BUART:sRX:MODIN8_3\[1495]
Removing Lhs of wire \XBee:BUART:sRX:MODIN8_3\[1495] = \XBee:BUART:rx_count_3\[1410]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newb_6\[1496] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newb_5\[1497] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newb_4\[1498] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newb_3\[1499] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newb_2\[1500] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newb_1\[1501] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:newb_0\[1502] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:dataa_6\[1503] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:dataa_5\[1504] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:dataa_4\[1505] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:dataa_3\[1506] = \XBee:BUART:rx_count_6\[1407]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:dataa_2\[1507] = \XBee:BUART:rx_count_5\[1408]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:dataa_1\[1508] = \XBee:BUART:rx_count_4\[1409]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:dataa_0\[1509] = \XBee:BUART:rx_count_3\[1410]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:datab_6\[1510] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:datab_5\[1511] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:datab_4\[1512] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:datab_3\[1513] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:datab_2\[1514] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:datab_1\[1515] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g2:a0:datab_0\[1516] = zero[28]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_10:g1:a0:newa_0\[1531] = \XBee:BUART:rx_postpoll\[1366]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_10:g1:a0:newb_0\[1532] = \XBee:BUART:rx_parity_bit\[1483]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_10:g1:a0:dataa_0\[1533] = \XBee:BUART:rx_postpoll\[1366]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_10:g1:a0:datab_0\[1534] = \XBee:BUART:rx_parity_bit\[1483]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[1535] = \XBee:BUART:rx_postpoll\[1366]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[1536] = \XBee:BUART:rx_parity_bit\[1483]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[1538] = one[6]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[1539] = \XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1537]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[1540] = \XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1537]
Removing Lhs of wire tmpOE__XBee_Rx_net_0[1562] = one[6]
Removing Lhs of wire tmpOE__XBee_Tx_net_0[1567] = one[6]
Removing Lhs of wire tmpOE__LED_Red_net_0[1574] = one[6]
Removing Lhs of wire tmpOE__LED_Yellow_net_0[1580] = one[6]
Removing Lhs of wire tmpOE__LED_Green_net_0[1586] = one[6]
Removing Rhs of wire Net_4022[1587] = \ENGINE_OnOff:control_out_0\[1595]
Removing Rhs of wire Net_4022[1587] = \ENGINE_OnOff:control_0\[1618]
Removing Rhs of wire Net_2656[1592] = \PWM_RearLeft:Net_96\[2009]
Removing Rhs of wire Net_2656[1592] = \PWM_RearLeft:PWMUDB:pwm_i_reg\[2001]
Removing Lhs of wire \ENGINE_OnOff:clk\[1593] = zero[28]
Removing Lhs of wire \ENGINE_OnOff:rst\[1594] = zero[28]
Removing Rhs of wire Net_1823[1619] = \PWM_FrontLeft:Net_57\[2221]
Removing Lhs of wire tmpOE__US_front_trigger_net_0[1621] = one[6]
Removing Lhs of wire tmpOE__US_front_echo_net_0[1627] = one[6]
Removing Lhs of wire tmpOE__US_rear_trigger_net_0[1633] = one[6]
Removing Lhs of wire tmpOE__US_rear_echo_net_0[1639] = one[6]
Removing Lhs of wire tmpOE__US_left_trigger_net_0[1649] = one[6]
Removing Lhs of wire tmpOE__US_right_trigger_net_0[1658] = one[6]
Removing Lhs of wire tmpOE__US_left_echo_net_0[1666] = one[6]
Removing Lhs of wire tmpOE__US_right_echo_net_0[1671] = one[6]
Removing Rhs of wire \TFT_SPI:Net_276\[1676] = \TFT_SPI:Net_288\[1677]
Removing Rhs of wire \TFT_SPI:BSPIM:load_rx_data\[1681] = \TFT_SPI:BSPIM:dpcounter_one\[1682]
Removing Lhs of wire \TFT_SPI:BSPIM:pol_supprt\[1683] = zero[28]
Removing Lhs of wire \TFT_SPI:BSPIM:miso_to_dp\[1684] = \TFT_SPI:Net_244\[1685]
Removing Lhs of wire \TFT_SPI:Net_244\[1685] = zero[28]
Removing Rhs of wire wTFT_SDA[1689] = \TFT_SPI:BSPIM:mosi_reg\[1690]
Removing Rhs of wire \TFT_SPI:BSPIM:tx_status_1\[1712] = \TFT_SPI:BSPIM:dpMOSI_fifo_empty\[1713]
Removing Rhs of wire \TFT_SPI:BSPIM:tx_status_2\[1714] = \TFT_SPI:BSPIM:dpMOSI_fifo_not_full\[1715]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_3\[1716] = \TFT_SPI:BSPIM:load_rx_data\[1681]
Removing Rhs of wire \TFT_SPI:BSPIM:rx_status_4\[1718] = \TFT_SPI:BSPIM:dpMISO_fifo_full\[1719]
Removing Rhs of wire \TFT_SPI:BSPIM:rx_status_5\[1720] = \TFT_SPI:BSPIM:dpMISO_fifo_not_empty\[1721]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_6\[1723] = zero[28]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_5\[1724] = zero[28]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_3\[1725] = zero[28]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_2\[1726] = zero[28]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_1\[1727] = zero[28]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_0\[1728] = zero[28]
Removing Lhs of wire \TFT_SPI:Net_273\[1738] = zero[28]
Removing Lhs of wire Net_1083[1778] = zero[28]
Removing Lhs of wire \TFT_SPI:Net_289\[1779] = zero[28]
Removing Lhs of wire tmpOE__TFT_SCL_net_0[1781] = one[6]
Removing Lhs of wire tmpOE__TFT_DC_net_0[1787] = one[6]
Removing Lhs of wire tmpOE__TFT_RES_net_0[1793] = one[6]
Removing Lhs of wire tmpOE__TFT_CS_net_0[1799] = one[6]
Removing Lhs of wire Net_1082[1800] = zero[28]
Removing Lhs of wire tmpOE__TFT_LED_net_0[1813] = one[6]
Removing Rhs of wire wTFT_LED[1814] = \TFT_BackLight:Net_57\[1830]
Removing Lhs of wire tmpOE__TFT_SDA_net_0[1820] = one[6]
Removing Lhs of wire \TFT_BackLight:Net_107\[1827] = zero[28]
Removing Lhs of wire \TFT_BackLight:Net_113\[1828] = one[6]
Removing Lhs of wire Net_1068[1834] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:ctrl_enable\[1850] = \PWM_RearLeft:PWMUDB:control_7\[1842]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:hwCapture\[1860] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:hwEnable\[1861] = \PWM_RearLeft:PWMUDB:control_7\[1842]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:trig_out\[1865] = one[6]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:runmode_enable\\R\[1867] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:runmode_enable\\S\[1868] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:final_enable\[1869] = \PWM_RearLeft:PWMUDB:runmode_enable\[1866]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:ltch_kill_reg\\R\[1873] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:ltch_kill_reg\\S\[1874] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:min_kill_reg\\R\[1875] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:min_kill_reg\\S\[1876] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:final_kill\[1879] = one[6]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_1\[1883] = \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_1\[2171]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:add_vi_vv_MODGEN_11_0\[1885] = \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_0\[2172]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:dith_count_1\\R\[1886] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:dith_count_1\\S\[1887] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:dith_count_0\\R\[1888] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:dith_count_0\\S\[1889] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:reset\[1892] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:status_6\[1893] = zero[28]
Removing Rhs of wire \PWM_RearLeft:PWMUDB:status_5\[1894] = \PWM_RearLeft:PWMUDB:final_kill_reg\[1908]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:status_4\[1895] = zero[28]
Removing Rhs of wire \PWM_RearLeft:PWMUDB:status_3\[1896] = \PWM_RearLeft:PWMUDB:fifo_full\[1915]
Removing Rhs of wire \PWM_RearLeft:PWMUDB:status_1\[1898] = \PWM_RearLeft:PWMUDB:cmp2_status_reg\[1907]
Removing Rhs of wire \PWM_RearLeft:PWMUDB:status_0\[1899] = \PWM_RearLeft:PWMUDB:cmp1_status_reg\[1906]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:cmp2_status\[1904] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:cmp2\[1905] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:cmp1_status_reg\\R\[1909] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:cmp1_status_reg\\S\[1910] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:cmp2_status_reg\\R\[1911] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:cmp2_status_reg\\S\[1912] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:final_kill_reg\\R\[1913] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:final_kill_reg\\S\[1914] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:cs_addr_2\[1916] = \PWM_RearLeft:PWMUDB:tc_i\[1871]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:cs_addr_1\[1917] = \PWM_RearLeft:PWMUDB:runmode_enable\[1866]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:cs_addr_0\[1918] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:compare1\[1999] = \PWM_RearLeft:PWMUDB:cmp1_less\[1970]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:pwm1_i\[2004] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:pwm2_i\[2006] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:pwm_temp\[2012] = \PWM_RearLeft:PWMUDB:cmp1\[1902]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_23\[2053] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_22\[2054] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_21\[2055] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_20\[2056] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_19\[2057] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_18\[2058] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_17\[2059] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_16\[2060] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_15\[2061] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_14\[2062] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_13\[2063] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_12\[2064] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_11\[2065] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_10\[2066] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_9\[2067] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_8\[2068] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_7\[2069] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_6\[2070] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_5\[2071] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_4\[2072] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_3\[2073] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_2\[2074] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_1\[2075] = \PWM_RearLeft:PWMUDB:MODIN9_1\[2076]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODIN9_1\[2076] = \PWM_RearLeft:PWMUDB:dith_count_1\[1882]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:a_0\[2077] = \PWM_RearLeft:PWMUDB:MODIN9_0\[2078]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODIN9_0\[2078] = \PWM_RearLeft:PWMUDB:dith_count_0\[1884]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2210] = one[6]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2211] = one[6]
Removing Lhs of wire \PWM_FrontLeft:Net_107\[2218] = zero[28]
Removing Lhs of wire \PWM_FrontLeft:Net_113\[2219] = one[6]
Removing Lhs of wire Net_2448[2225] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[2228] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[2243] = \UART_LOG:BUART:rx_bitclk_pre\[130]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[2252] = \UART_LOG:BUART:rx_parity_error_pre\[207]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[2253] = zero[28]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:prevCapture\\D\[2258] = zero[28]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\\D\[2259] = \QuadDec_FR:Cnt16:CounterUDB:overflow\[514]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\\D\[2260] = \QuadDec_FR:Cnt16:CounterUDB:status_1\[502]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:tc_reg_i\\D\[2261] = \QuadDec_FR:Cnt16:CounterUDB:reload_tc\[497]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:prevCompare\\D\[2262] = \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\[521]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2263] = \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\[521]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:count_stored_i\\D\[2264] = \QuadDec_FR:Net_1203\[527]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:prevCapture\\D\[2271] = zero[28]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\\D\[2272] = \QuadDec_FL:Cnt16:CounterUDB:overflow\[705]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\\D\[2273] = \QuadDec_FL:Cnt16:CounterUDB:status_1\[693]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:tc_reg_i\\D\[2274] = \QuadDec_FL:Cnt16:CounterUDB:reload_tc\[688]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:prevCompare\\D\[2275] = \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\[712]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2276] = \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\[712]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:count_stored_i\\D\[2277] = \QuadDec_FL:Net_1203\[718]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:prevCapture\\D\[2284] = zero[28]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\\D\[2285] = \QuadDec_RR:Cnt16:CounterUDB:overflow\[896]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\\D\[2286] = \QuadDec_RR:Cnt16:CounterUDB:status_1\[884]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:tc_reg_i\\D\[2287] = \QuadDec_RR:Cnt16:CounterUDB:reload_tc\[879]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:prevCompare\\D\[2288] = \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\[903]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2289] = \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\[903]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:count_stored_i\\D\[2290] = \QuadDec_RR:Net_1203\[909]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:prevCapture\\D\[2297] = zero[28]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\\D\[2298] = \QuadDec_RL:Cnt16:CounterUDB:overflow\[1099]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\\D\[2299] = \QuadDec_RL:Cnt16:CounterUDB:status_1\[1087]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:tc_reg_i\\D\[2300] = \QuadDec_RL:Cnt16:CounterUDB:reload_tc\[1082]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:prevCompare\\D\[2301] = \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\[1106]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2302] = \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\[1106]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:count_stored_i\\D\[2303] = \QuadDec_RL:Net_1203\[1112]
Removing Lhs of wire \XBee:BUART:reset_reg\\D\[2309] = zero[28]
Removing Lhs of wire \XBee:BUART:rx_bitclk\\D\[2324] = \XBee:BUART:rx_bitclk_pre\[1401]
Removing Lhs of wire \XBee:BUART:rx_parity_error_pre\\D\[2333] = \XBee:BUART:rx_parity_error_pre\[1478]
Removing Lhs of wire \XBee:BUART:rx_break_status\\D\[2334] = zero[28]
Removing Lhs of wire \TFT_SPI:BSPIM:so_send_reg\\D\[2338] = zero[28]
Removing Lhs of wire \TFT_SPI:BSPIM:mosi_pre_reg\\D\[2344] = zero[28]
Removing Lhs of wire \TFT_SPI:BSPIM:dpcounter_one_reg\\D\[2346] = \TFT_SPI:BSPIM:load_rx_data\[1681]
Removing Lhs of wire \TFT_SPI:BSPIM:mosi_from_dp_reg\\D\[2347] = \TFT_SPI:BSPIM:mosi_from_dp\[1696]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:min_kill_reg\\D\[2351] = one[6]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:prevCapture\\D\[2352] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:trig_last\\D\[2353] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:ltch_kill_reg\\D\[2356] = one[6]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:prevCompare1\\D\[2359] = \PWM_RearLeft:PWMUDB:cmp1\[1902]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:cmp1_status_reg\\D\[2360] = \PWM_RearLeft:PWMUDB:cmp1_status\[1903]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:cmp2_status_reg\\D\[2361] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:pwm_i_reg\\D\[2363] = \PWM_RearLeft:PWMUDB:pwm_i\[2002]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:pwm1_i_reg\\D\[2364] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:pwm2_i_reg\\D\[2365] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:tc_i_reg\\D\[2366] = \PWM_RearLeft:PWMUDB:status_2\[1897]

------------------------------------------------------
Aliased 0 equations, 577 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\QuadDec_FR:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_FR:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_FR:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_FR:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_FR:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_FR:Cnt16:CounterUDB:status_1\
	OR \QuadDec_FR:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_FR:Net_1151\' (cost = 0):
\QuadDec_FR:Net_1151\ <= (not \QuadDec_FR:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_FR:Net_1287\' (cost = 0):
\QuadDec_FR:Net_1287\ <= (not \QuadDec_FR:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_FL:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_FL:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_FL:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_FL:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_FL:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_FL:Cnt16:CounterUDB:status_1\
	OR \QuadDec_FL:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_FL:Net_1151\' (cost = 0):
\QuadDec_FL:Net_1151\ <= (not \QuadDec_FL:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_FL:Net_1287\' (cost = 0):
\QuadDec_FL:Net_1287\ <= (not \QuadDec_FL:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_RR:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_RR:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_RR:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_RR:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_RR:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_RR:Cnt16:CounterUDB:status_1\
	OR \QuadDec_RR:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_RR:Net_1151\' (cost = 0):
\QuadDec_RR:Net_1151\ <= (not \QuadDec_RR:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_RR:Net_1287\' (cost = 0):
\QuadDec_RR:Net_1287\ <= (not \QuadDec_RR:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_RL:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_RL:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_RL:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_RL:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_RL:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_RL:Cnt16:CounterUDB:status_1\
	OR \QuadDec_RL:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_RL:Net_1151\' (cost = 0):
\QuadDec_RL:Net_1151\ <= (not \QuadDec_RL:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_RL:Net_1287\' (cost = 0):
\QuadDec_RL:Net_1287\ <= (not \QuadDec_RL:Net_1264\);

Note:  Expanding virtual equation for '\XBee:BUART:rx_addressmatch\' (cost = 0):
\XBee:BUART:rx_addressmatch\ <= (\XBee:BUART:rx_addressmatch2\
	OR \XBee:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre\' (cost = 1):
\XBee:BUART:rx_bitclk_pre\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre16x\' (cost = 0):
\XBee:BUART:rx_bitclk_pre16x\ <= ((not \XBee:BUART:rx_count_2\ and \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit1\' (cost = 1):
\XBee:BUART:rx_poll_bit1\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit2\' (cost = 1):
\XBee:BUART:rx_poll_bit2\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:pollingrange\' (cost = 4):
\XBee:BUART:pollingrange\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\XBee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \XBee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\XBee:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\XBee:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\XBee:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\XBee:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_775' (cost = 1):
Net_775 <= (Net_777
	OR Net_792
	OR Net_796
	OR Net_776);

Note:  Expanding virtual equation for '\TFT_SPI:BSPIM:load_rx_data\' (cost = 1):
\TFT_SPI:BSPIM:load_rx_data\ <= ((not \TFT_SPI:BSPIM:count_4\ and not \TFT_SPI:BSPIM:count_3\ and not \TFT_SPI:BSPIM:count_2\ and not \TFT_SPI:BSPIM:count_1\ and \TFT_SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:cmp1\' (cost = 0):
\PWM_RearLeft:PWMUDB:cmp1\ <= (\PWM_RearLeft:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_RearLeft:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_RearLeft:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_RearLeft:PWMUDB:dith_count_1\ and \PWM_RearLeft:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\QuadDec_FR:Net_1248\' (cost = 2):
\QuadDec_FR:Net_1248\ <= ((not \QuadDec_FR:Net_1264\ and \QuadDec_FR:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_FL:Net_1248\' (cost = 2):
\QuadDec_FL:Net_1248\ <= ((not \QuadDec_FL:Net_1264\ and \QuadDec_FL:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_RR:Net_1248\' (cost = 2):
\QuadDec_RR:Net_1248\ <= ((not \QuadDec_RR:Net_1264\ and \QuadDec_RR:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_RL:Net_1248\' (cost = 2):
\QuadDec_RL:Net_1248\ <= ((not \QuadDec_RL:Net_1264\ and \QuadDec_RL:Net_1275\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \XBee:BUART:pollcount_0\ and \XBee:BUART:pollcount_1\)
	OR (not \XBee:BUART:pollcount_1\ and \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_RearLeft:PWMUDB:dith_count_0\ and \PWM_RearLeft:PWMUDB:dith_count_1\)
	OR (not \PWM_RearLeft:PWMUDB:dith_count_1\ and \PWM_RearLeft:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_5 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5 and not MODIN1_1 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_5 and MODIN1_0 and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_5 and not MODIN1_1 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_5 and MODIN1_0 and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_postpoll\' (cost = 72):
\XBee:BUART:rx_postpoll\ <= (\XBee:BUART:pollcount_1\
	OR (Net_723 and \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \XBee:BUART:pollcount_1\ and not Net_723 and not \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and not \XBee:BUART:rx_parity_bit\)
	OR (\XBee:BUART:pollcount_1\ and \XBee:BUART:rx_parity_bit\)
	OR (Net_723 and \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\XBee:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \XBee:BUART:pollcount_1\ and not Net_723 and not \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and not \XBee:BUART:rx_parity_bit\)
	OR (\XBee:BUART:pollcount_1\ and \XBee:BUART:rx_parity_bit\)
	OR (Net_723 and \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 110 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \QuadDec_FR:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_FL:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_RR:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_RL:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \XBee:BUART:rx_status_0\ to zero
Aliasing \XBee:BUART:rx_status_6\ to zero
Aliasing \PWM_RearLeft:PWMUDB:final_capture\ to zero
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Aliasing \XBee:BUART:rx_markspace_status\\D\ to zero
Aliasing \XBee:BUART:rx_parity_error_status\\D\ to zero
Aliasing \XBee:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_RearLeft:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[94] = \UART_LOG:BUART:rx_bitclk\[142]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[193] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[202] = zero[28]
Removing Lhs of wire \QuadDec_FR:Cnt16:CounterUDB:hwCapture\[494] = zero[28]
Removing Lhs of wire \QuadDec_FL:Cnt16:CounterUDB:hwCapture\[685] = zero[28]
Removing Lhs of wire \QuadDec_RR:Cnt16:CounterUDB:hwCapture\[876] = zero[28]
Removing Lhs of wire \QuadDec_RL:Cnt16:CounterUDB:hwCapture\[1079] = zero[28]
Removing Rhs of wire \XBee:BUART:rx_bitclk_enable\[1365] = \XBee:BUART:rx_bitclk\[1413]
Removing Lhs of wire \XBee:BUART:rx_status_0\[1464] = zero[28]
Removing Lhs of wire \XBee:BUART:rx_status_6\[1473] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:final_capture\[1920] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2181] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2191] = zero[28]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2201] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[2235] = \UART_LOG:BUART:tx_ctrl_mark_last\[85]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[2247] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[2248] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[2250] = zero[28]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[2251] = \UART_LOG:BUART:rx_markspace_pre\[206]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[2256] = \UART_LOG:BUART:rx_parity_bit\[212]
Removing Lhs of wire \XBee:BUART:tx_ctrl_mark_last\\D\[2316] = \XBee:BUART:tx_ctrl_mark_last\[1356]
Removing Lhs of wire \XBee:BUART:rx_markspace_status\\D\[2328] = zero[28]
Removing Lhs of wire \XBee:BUART:rx_parity_error_status\\D\[2329] = zero[28]
Removing Lhs of wire \XBee:BUART:rx_addr_match_status\\D\[2331] = zero[28]
Removing Lhs of wire \XBee:BUART:rx_markspace_pre\\D\[2332] = \XBee:BUART:rx_markspace_pre\[1477]
Removing Lhs of wire \XBee:BUART:rx_parity_bit\\D\[2337] = \XBee:BUART:rx_parity_bit\[1483]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:runmode_enable\\D\[2354] = \PWM_RearLeft:PWMUDB:control_7\[1842]
Removing Lhs of wire \PWM_RearLeft:PWMUDB:final_kill_reg\\D\[2362] = zero[28]

------------------------------------------------------
Aliased 0 equations, 28 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_5 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not Net_5 and not MODIN1_1 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\XBee:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \XBee:BUART:rx_parity_bit\ and Net_723 and \XBee:BUART:pollcount_0\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not Net_723 and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:rx_parity_bit\ and \XBee:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\070_Autonomous_2.cyprj -dcpsoc3 070_Autonomous_2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.850ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 30 June 2021 20:58:32
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\070_Autonomous_2.cyprj -d CY8C5888LTQ-LP097 070_Autonomous_2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_RearLeft:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_FR:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_FL:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_RR:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_RL:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \TFT_SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RearLeft:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RearLeft:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RearLeft:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RearLeft:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RearLeft:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RearLeft:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock Clock_PWM to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'TFT_SPI_IntClock'. Fanout=1, Signal=\TFT_SPI:Net_276\
    Digital Clock 1: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'XBee_IntClock'. Fanout=1, Signal=\XBee:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_768
    Digital Clock 4: Automatic-assigning  clock 'CLK_LED'. Fanout=1, Signal=Net_1085
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_FR:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_FR:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_FR:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_FL:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_FL:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_FL:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RR:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RR:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RR:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RL:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RL:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_RL:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \XBee:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: XBee_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: XBee_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \TFT_SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: TFT_SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: TFT_SPI_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_RearLeft:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_RL:Net_1264\, Duplicate of \QuadDec_RL:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_RL:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RL:Net_1264\ (fanout=2)

    Removing \QuadDec_RR:Net_1264\, Duplicate of \QuadDec_RR:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_RR:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RR:Net_1264\ (fanout=2)

    Removing \QuadDec_FL:Net_1264\, Duplicate of \QuadDec_FL:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_FL:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_FL:Net_1264\ (fanout=2)

    Removing \QuadDec_FR:Net_1264\, Duplicate of \QuadDec_FR:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_FR:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_FR:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \XBee:BUART:rx_parity_bit\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:rx_address_detected\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_address_detected\ (fanout=0)

    Removing \XBee:BUART:rx_parity_error_pre\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \XBee:BUART:rx_markspace_pre\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_markspace_pre\ (fanout=0)

    Removing \XBee:BUART:rx_state_1\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_state_1\ (fanout=8)

    Removing \XBee:BUART:tx_parity_bit\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:tx_mark\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_mark\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = URT_LOG_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => URT_LOG_Rx(0)__PA ,
            fb => Net_5 ,
            pad => URT_LOG_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_LOG_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_LOG_Tx(0)__PA ,
            pin_input => Net_9 ,
            pad => UART_LOG_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_PWM_RR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_PWM_RR(0)__PA ,
            pin_input => Net_741 ,
            pad => Engine_PWM_RR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_PWM_RL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_PWM_RL(0)__PA ,
            pin_input => Net_746 ,
            pad => Engine_PWM_RL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_PWM_FR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_PWM_FR(0)__PA ,
            pin_input => Net_3076 ,
            pad => Engine_PWM_FR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_PWM_FL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_PWM_FL(0)__PA ,
            pin_input => Net_759 ,
            pad => Engine_PWM_FL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_FR_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_FR_1(0)__PA ,
            pin_input => Net_79 ,
            pad => Engine_Mode_FR_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_FR_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_FR_2(0)__PA ,
            pin_input => Net_76 ,
            pad => Engine_Mode_FR_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_FL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_FL_1(0)__PA ,
            pin_input => Net_77 ,
            pad => Engine_Mode_FL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_FL_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_FL_2(0)__PA ,
            pin_input => Net_78 ,
            pad => Engine_Mode_FL_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_RR_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_RR_1(0)__PA ,
            pin_input => Net_86 ,
            pad => Engine_Mode_RR_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_RR_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_RR_2(0)__PA ,
            pin_input => Net_88 ,
            pad => Engine_Mode_RR_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_RL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_RL_1(0)__PA ,
            pin_input => Net_89 ,
            pad => Engine_Mode_RL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_Mode_RL_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_Mode_RL_2(0)__PA ,
            pin_input => Net_90 ,
            pad => Engine_Mode_RL_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_FR_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_FR_A(0)__PA ,
            fb => Net_113 ,
            pad => Engine_QuadDec_FR_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_FR_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_FR_B(0)__PA ,
            fb => Net_112 ,
            pad => Engine_QuadDec_FR_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_FL_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_FL_A(0)__PA ,
            fb => Net_110 ,
            pad => Engine_QuadDec_FL_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_FL_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_FL_B(0)__PA ,
            fb => Net_111 ,
            pad => Engine_QuadDec_FL_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_RR_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_RR_A(0)__PA ,
            fb => Net_119 ,
            pad => Engine_QuadDec_RR_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_RR_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_RR_B(0)__PA ,
            fb => Net_120 ,
            pad => Engine_QuadDec_RR_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_RL_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_RL_A(0)__PA ,
            fb => Net_121 ,
            pad => Engine_QuadDec_RL_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Engine_QuadDec_RL_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Engine_QuadDec_RL_B(0)__PA ,
            fb => Net_122 ,
            pad => Engine_QuadDec_RL_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = XBee_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => XBee_Rx(0)__PA ,
            fb => Net_723 ,
            pad => XBee_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = XBee_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => XBee_Tx(0)__PA ,
            pin_input => Net_727 ,
            pad => XBee_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Red(0)__PA ,
            pad => LED_Red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Yellow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Yellow(0)__PA ,
            pad => LED_Yellow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Green(0)__PA ,
            pin_input => Net_4022 ,
            pad => LED_Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = US_front_trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => US_front_trigger(0)__PA ,
            pad => US_front_trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = US_front_echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => US_front_echo(0)__PA ,
            fb => Net_776 ,
            pad => US_front_echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = US_rear_trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => US_rear_trigger(0)__PA ,
            pad => US_rear_trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = US_rear_echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => US_rear_echo(0)__PA ,
            fb => Net_796 ,
            pad => US_rear_echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = US_left_trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => US_left_trigger(0)__PA ,
            pad => US_left_trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = US_right_trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => US_right_trigger(0)__PA ,
            pad => US_right_trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = US_left_echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => US_left_echo(0)__PA ,
            fb => Net_792 ,
            pad => US_left_echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = US_right_echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => US_right_echo(0)__PA ,
            fb => Net_777 ,
            pad => US_right_echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_SCL(0)__PA ,
            pin_input => wTFT_SCL ,
            pad => TFT_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_DC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_DC(0)__PA ,
            pad => TFT_DC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_RES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_RES(0)__PA ,
            pad => TFT_RES(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_CS(0)__PA ,
            pad => TFT_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_LED(0)__PA ,
            pin_input => wTFT_LED ,
            pad => TFT_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_SDA(0)__PA ,
            pin_input => wTFT_SDA ,
            pad => TFT_SDA(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_9, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_9 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_5_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FR:Net_1260\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_FR:Net_1203\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_FR:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Net_1275\ * \QuadDec_FR:Net_1251\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FR:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Net_1275\ * !\QuadDec_FR:Net_1251\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FR:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FL:Net_1260\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_FL:Net_1203\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_FL:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Net_1275\ * \QuadDec_FL:Net_1251\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FL:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Net_1275\ * !\QuadDec_FL:Net_1251\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FL:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RR:Net_1260\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_RR:Net_1203\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_RR:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Net_1275\ * \QuadDec_RR:Net_1251\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RR:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Net_1275\ * !\QuadDec_RR:Net_1251\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RR:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RL:Net_1260\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_RL:Net_1203\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_RL:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Net_1275\ * \QuadDec_RL:Net_1251\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RL:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Net_1275\ * !\QuadDec_RL:Net_1251\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RL:Net_611\ (fanout=1)

    MacroCell: Name=Net_727, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:txn\
        );
        Output = Net_727 (fanout=1)

    MacroCell: Name=\XBee:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\XBee:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\XBee:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_fifo_notfull\
        );
        Output = \XBee:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee:BUART:pollcount_1\
            + \XBee:BUART:pollcount_0\ * Net_723_SYNCOUT
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_746, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4022 * Net_2656
        );
        Output = Net_746 (fanout=1)

    MacroCell: Name=Net_741, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2580 * Net_4022
        );
        Output = Net_741 (fanout=1)

    MacroCell: Name=Net_759, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4022 * Net_1823
        );
        Output = Net_759 (fanout=1)

    MacroCell: Name=Net_3076, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2481 * Net_4022
        );
        Output = Net_3076 (fanout=1)

    MacroCell: Name=Net_770, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_776 * !Net_796 * !Net_792 * !Net_777
        );
        Output = Net_770 (fanout=1)

    MacroCell: Name=Net_775, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_776 * !Net_796 * !Net_792 * !Net_777
        );
        Output = Net_775 (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\
        );
        Output = \TFT_SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:rx_status_4\
        );
        Output = \TFT_SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\PWM_RearLeft:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RearLeft:PWMUDB:runmode_enable\ * 
              \PWM_RearLeft:PWMUDB:tc_i\
        );
        Output = \PWM_RearLeft:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\QuadDec_FR:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113
        );
        Output = \QuadDec_FR:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_FR:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_112
        );
        Output = \QuadDec_FR:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_FL:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_110
        );
        Output = \QuadDec_FL:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_FL:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_111
        );
        Output = \QuadDec_FL:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_RR:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_119
        );
        Output = \QuadDec_RR:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_RR:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_120
        );
        Output = \QuadDec_RR:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_RL:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_121
        );
        Output = \QuadDec_RL:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\QuadDec_RL:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_122
        );
        Output = \QuadDec_RL:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_5_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * \UART_LOG:BUART:rx_last\ * 
              !Net_5_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_5_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_5_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_5_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_5_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !MODIN1_1 * !Net_5_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\
            + \QuadDec_FR:Net_1251_split\
        );
        Output = \QuadDec_FR:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FR:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_FR:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Net_1203\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_FR:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_FR:Net_1260\ * \QuadDec_FR:Net_1203\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_FR:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:error\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_FR:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_FR:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_FR:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_FL:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\
            + \QuadDec_FL:Net_1251_split\
        );
        Output = \QuadDec_FL:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FL:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_FL:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Net_1203\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_FL:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_FL:Net_1260\ * \QuadDec_FL:Net_1203\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_FL:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:error\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_FL:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_FL:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_FL:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_RR:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\
            + \QuadDec_RR:Net_1251_split\
        );
        Output = \QuadDec_RR:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RR:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_RR:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Net_1203\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RR:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_RR:Net_1260\ * \QuadDec_RR:Net_1203\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_RR:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:error\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_RR:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_RR:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_RR:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_RL:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\
            + \QuadDec_RL:Net_1251_split\
        );
        Output = \QuadDec_RL:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RL:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_RL:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Net_1203\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_RL:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_RL:Net_1260\ * \QuadDec_RL:Net_1203\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_RL:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:error\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_RL:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_RL:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_RL:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\XBee:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee:BUART:txn\ * \XBee:BUART:tx_state_1\ * 
              !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:txn\ * \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\ * 
              !\XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:txn\ (fanout=2)

    MacroCell: Name=\XBee:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\XBee:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * !\XBee:BUART:tx_fifo_empty\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_fifo_empty\ * !\XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\XBee:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !Net_723_SYNCOUT
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              \XBee:BUART:rx_last\ * !Net_723_SYNCOUT
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\XBee:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_1\ * \XBee:BUART:pollcount_0\ * 
              Net_723_SYNCOUT
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !Net_723_SYNCOUT
        );
        Output = \XBee:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\XBee:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_0\ * Net_723_SYNCOUT
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_0\ * !Net_723_SYNCOUT
        );
        Output = \XBee:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !Net_723_SYNCOUT
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_723_SYNCOUT
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)

    MacroCell: Name=wTFT_SDA, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !wTFT_SDA * !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_from_dp\
            + !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:mosi_from_dp\
        );
        Output = wTFT_SDA (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\TFT_SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\TFT_SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\
            + !\TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_1113, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * !Net_1113
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !Net_1113
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * !Net_1113
        );
        Output = Net_1113 (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
        );
        Output = \TFT_SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\TFT_SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
        );
        Output = \TFT_SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=wTFT_SCL, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * wTFT_SCL
        );
        Output = wTFT_SCL (fanout=2)

    MacroCell: Name=\PWM_RearLeft:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RearLeft:PWMUDB:control_7\
        );
        Output = \PWM_RearLeft:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_RearLeft:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RearLeft:PWMUDB:cmp1_less\
        );
        Output = \PWM_RearLeft:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_RearLeft:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RearLeft:PWMUDB:prevCompare1\ * 
              \PWM_RearLeft:PWMUDB:cmp1_less\
        );
        Output = \PWM_RearLeft:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2656, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RearLeft:PWMUDB:runmode_enable\ * 
              \PWM_RearLeft:PWMUDB:cmp1_less\
        );
        Output = Net_2656 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec_FR:Net_1251\ ,
            cs_addr_1 => \QuadDec_FR:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_FR:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec_FR:Net_1251\ ,
            cs_addr_1 => \QuadDec_FR:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_FR:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_FR:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_FR:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_FR:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_FR:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec_FL:Net_1251\ ,
            cs_addr_1 => \QuadDec_FL:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_FL:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec_FL:Net_1251\ ,
            cs_addr_1 => \QuadDec_FL:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_FL:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_FL:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_FL:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_FL:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_FL:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec_RR:Net_1251\ ,
            cs_addr_1 => \QuadDec_RR:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_RR:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec_RR:Net_1251\ ,
            cs_addr_1 => \QuadDec_RR:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_RR:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_RR:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_RR:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_RR:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_RR:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec_RL:Net_1251\ ,
            cs_addr_1 => \QuadDec_RL:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_RL:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec_RL:Net_1251\ ,
            cs_addr_1 => \QuadDec_RL:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_RL:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_RL:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_RL:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_RL:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_RL:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\XBee:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:tx_state_1\ ,
            cs_addr_1 => \XBee:BUART:tx_state_0\ ,
            cs_addr_0 => \XBee:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \XBee:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \XBee:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \XBee:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_0 => \XBee:BUART:counter_load_not\ ,
            ce0_reg => \XBee:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \XBee:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \XBee:BUART:rx_state_0\ ,
            cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
            route_si => \XBee:BUART:rx_postpoll\ ,
            f0_load => \XBee:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\TFT_SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            cs_addr_2 => \TFT_SPI:BSPIM:state_2\ ,
            cs_addr_1 => \TFT_SPI:BSPIM:state_1\ ,
            cs_addr_0 => \TFT_SPI:BSPIM:state_0\ ,
            f1_load => \TFT_SPI:BSPIM:load_rx_data\ ,
            so_comb => \TFT_SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_RearLeft:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_RearLeft:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RearLeft:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_RearLeft:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_RearLeft:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_RearLeft:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_RearLeft:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RearLeft:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_RearLeft:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_RearLeft:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_RearLeft:PWMUDB:status_3\ ,
            chain_in => \PWM_RearLeft:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_RearLeft:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ ,
            interrupt => Net_13 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ ,
            interrupt => Net_8 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_FR:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_FR:Net_1260\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \QuadDec_FR:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_FR:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_FR:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_FR:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_FR:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_FR:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_FR:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \QuadDec_FR:bQuadDec:error\ ,
            status_2 => \QuadDec_FR:Net_1260\ ,
            status_1 => \QuadDec_FR:Net_611\ ,
            status_0 => \QuadDec_FR:Net_530\ ,
            interrupt => Net_115 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_FL:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_FL:Net_1260\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \QuadDec_FL:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_FL:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_FL:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_FL:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_FL:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_FL:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_FL:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \QuadDec_FL:bQuadDec:error\ ,
            status_2 => \QuadDec_FL:Net_1260\ ,
            status_1 => \QuadDec_FL:Net_611\ ,
            status_0 => \QuadDec_FL:Net_530\ ,
            interrupt => Net_109 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_RR:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_RR:Net_1260\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \QuadDec_RR:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_RR:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_RR:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_RR:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_RR:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_RR:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_RR:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \QuadDec_RR:bQuadDec:error\ ,
            status_2 => \QuadDec_RR:Net_1260\ ,
            status_1 => \QuadDec_RR:Net_611\ ,
            status_0 => \QuadDec_RR:Net_530\ ,
            interrupt => Net_118 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_RL:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_RL:Net_1260\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \QuadDec_RL:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_RL:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_RL:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_RL:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_RL:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_RL:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_RL:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \QuadDec_RL:bQuadDec:error\ ,
            status_2 => \QuadDec_RL:Net_1260\ ,
            status_1 => \QuadDec_RL:Net_611\ ,
            status_0 => \QuadDec_RL:Net_530\ ,
            interrupt => Net_125 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee:BUART:sTX:TxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_3 => \XBee:BUART:tx_fifo_notfull\ ,
            status_2 => \XBee:BUART:tx_status_2\ ,
            status_1 => \XBee:BUART:tx_fifo_empty\ ,
            status_0 => \XBee:BUART:tx_status_0\ ,
            interrupt => Net_731 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee:BUART:sRX:RxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_5 => \XBee:BUART:rx_status_5\ ,
            status_4 => \XBee:BUART:rx_status_4\ ,
            status_3 => \XBee:BUART:rx_status_3\ ,
            interrupt => Net_732 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            status_4 => \TFT_SPI:BSPIM:tx_status_4\ ,
            status_3 => \TFT_SPI:BSPIM:load_rx_data\ ,
            status_2 => \TFT_SPI:BSPIM:tx_status_2\ ,
            status_1 => \TFT_SPI:BSPIM:tx_status_1\ ,
            status_0 => \TFT_SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            status_6 => \TFT_SPI:BSPIM:rx_status_6\ ,
            status_5 => \TFT_SPI:BSPIM:rx_status_5\ ,
            status_4 => \TFT_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_RearLeft:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \PWM_RearLeft:PWMUDB:status_3\ ,
            status_2 => \PWM_RearLeft:PWMUDB:status_2\ ,
            status_0 => \PWM_RearLeft:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =XBee_Rx(0)_SYNC
        PORT MAP (
            in => Net_723 ,
            out => Net_723_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =URT_LOG_Rx(0)_SYNC
        PORT MAP (
            in => Net_5 ,
            out => Net_5_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Engine_Mode_FR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Engine_Mode_FR:control_7\ ,
            control_6 => \Engine_Mode_FR:control_6\ ,
            control_5 => \Engine_Mode_FR:control_5\ ,
            control_4 => \Engine_Mode_FR:control_4\ ,
            control_3 => \Engine_Mode_FR:control_3\ ,
            control_2 => \Engine_Mode_FR:control_2\ ,
            control_1 => Net_76 ,
            control_0 => Net_79 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Engine_Mode_RR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Engine_Mode_RR:control_7\ ,
            control_6 => \Engine_Mode_RR:control_6\ ,
            control_5 => \Engine_Mode_RR:control_5\ ,
            control_4 => \Engine_Mode_RR:control_4\ ,
            control_3 => \Engine_Mode_RR:control_3\ ,
            control_2 => \Engine_Mode_RR:control_2\ ,
            control_1 => Net_88 ,
            control_0 => Net_86 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\QuadDec_FR:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \QuadDec_FR:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_FR:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_FR:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_FR:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_FR:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_FR:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_FR:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_FR:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_FL:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \QuadDec_FL:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_FL:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_FL:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_FL:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_FL:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_FL:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_FL:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_FL:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_RR:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \QuadDec_RR:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_RR:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_RR:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_RR:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_RR:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_RR:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_RR:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_RR:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_RL:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \QuadDec_RL:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_RL:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_RL:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_RL:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_RL:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_RL:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_RL:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_RL:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Engine_Mode_FL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Engine_Mode_FL:control_7\ ,
            control_6 => \Engine_Mode_FL:control_6\ ,
            control_5 => \Engine_Mode_FL:control_5\ ,
            control_4 => \Engine_Mode_FL:control_4\ ,
            control_3 => \Engine_Mode_FL:control_3\ ,
            control_2 => \Engine_Mode_FL:control_2\ ,
            control_1 => Net_78 ,
            control_0 => Net_77 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Engine_Mode_RL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Engine_Mode_RL:control_7\ ,
            control_6 => \Engine_Mode_RL:control_6\ ,
            control_5 => \Engine_Mode_RL:control_5\ ,
            control_4 => \Engine_Mode_RL:control_4\ ,
            control_3 => \Engine_Mode_RL:control_3\ ,
            control_2 => \Engine_Mode_RL:control_2\ ,
            control_1 => Net_90 ,
            control_0 => Net_89 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ENGINE_OnOff:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ENGINE_OnOff:control_7\ ,
            control_6 => \ENGINE_OnOff:control_6\ ,
            control_5 => \ENGINE_OnOff:control_5\ ,
            control_4 => \ENGINE_OnOff:control_4\ ,
            control_3 => \ENGINE_OnOff:control_3\ ,
            control_2 => \ENGINE_OnOff:control_2\ ,
            control_1 => \ENGINE_OnOff:control_1\ ,
            control_0 => Net_4022 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_RearLeft:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \PWM_RearLeft:PWMUDB:control_7\ ,
            control_6 => \PWM_RearLeft:PWMUDB:control_6\ ,
            control_5 => \PWM_RearLeft:PWMUDB:control_5\ ,
            control_4 => \PWM_RearLeft:PWMUDB:control_4\ ,
            control_3 => \PWM_RearLeft:PWMUDB:control_3\ ,
            control_2 => \PWM_RearLeft:PWMUDB:control_2\ ,
            control_1 => \PWM_RearLeft:PWMUDB:control_1\ ,
            control_0 => \PWM_RearLeft:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            load => \XBee:BUART:rx_counter_load\ ,
            count_6 => \XBee:BUART:rx_count_6\ ,
            count_5 => \XBee:BUART:rx_count_5\ ,
            count_4 => \XBee:BUART:rx_count_4\ ,
            count_3 => \XBee:BUART:rx_count_3\ ,
            count_2 => \XBee:BUART:rx_count_2\ ,
            count_1 => \XBee:BUART:rx_count_1\ ,
            count_0 => \XBee:BUART:rx_count_0\ ,
            tc => \XBee:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\TFT_SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            enable => \TFT_SPI:BSPIM:cnt_enable\ ,
            count_6 => \TFT_SPI:BSPIM:count_6\ ,
            count_5 => \TFT_SPI:BSPIM:count_5\ ,
            count_4 => \TFT_SPI:BSPIM:count_4\ ,
            count_3 => \TFT_SPI:BSPIM:count_3\ ,
            count_2 => \TFT_SPI:BSPIM:count_2\ ,
            count_1 => \TFT_SPI:BSPIM:count_1\ ,
            count_0 => \TFT_SPI:BSPIM:count_0\ ,
            tc => \TFT_SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_LOG:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_13 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_FR:isr\
        PORT MAP (
            interrupt => Net_115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_FL:isr\
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_RR:isr\
        PORT MAP (
            interrupt => Net_118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_RL:isr\
        PORT MAP (
            interrupt => Net_125 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\XBee:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_731 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Xbee_rx_isr
        PORT MAP (
            interrupt => Net_732 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_US_Timer_Stop
        PORT MAP (
            interrupt => Net_770 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_sw_tick
        PORT MAP (
            interrupt => Net_768_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_US_Timer_Start
        PORT MAP (
            interrupt => Net_775 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_uart_usb
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   41 :    7 :   48 : 85.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :  157 :   35 :  192 : 81.77 %
  Unique P-terms              :  299 :   85 :  384 : 77.86 %
  Total P-terms               :  331 :      :      :        
  Datapath Cells              :   17 :    7 :   24 : 70.83 %
  Status Cells                :   19 :    5 :   24 : 79.17 %
    StatusI Registers         :   15 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :   13 :   11 :   24 : 54.17 %
    Control Registers         :   10 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.401ms
Tech Mapping phase: Elapsed time ==> 0s.464ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(1)][IoId=(3)] : Engine_Mode_FL_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Engine_Mode_FL_2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Engine_Mode_FR_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Engine_Mode_FR_2(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Engine_Mode_RL_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Engine_Mode_RL_2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Engine_Mode_RR_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Engine_Mode_RR_2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Engine_PWM_FL(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Engine_PWM_FR(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Engine_PWM_RL(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Engine_PWM_RR(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Engine_QuadDec_FL_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Engine_QuadDec_FL_B(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Engine_QuadDec_FR_A(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Engine_QuadDec_FR_B(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Engine_QuadDec_RL_A(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Engine_QuadDec_RL_B(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Engine_QuadDec_RR_A(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Engine_QuadDec_RR_B(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : LED_Green(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : LED_Red(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : LED_Yellow(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : TFT_CS(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : TFT_DC(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : TFT_LED(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : TFT_RES(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : TFT_SCL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : TFT_SDA(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : UART_LOG_Tx(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : URT_LOG_Rx(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : US_front_echo(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : US_front_trigger(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : US_left_echo(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : US_left_trigger(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : US_rear_echo(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : US_rear_trigger(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : US_right_echo(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : US_right_trigger(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : XBee_Rx(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : XBee_Tx(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.192ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.08
                   Pterms :            6.54
               Macrocells :            3.27
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.266ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      12.42 :       6.54
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              \XBee:BUART:rx_last\ * !Net_723_SYNCOUT
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_723_SYNCOUT
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !Net_723_SYNCOUT
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !Net_723_SYNCOUT
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_2 => \XBee:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \XBee:BUART:rx_state_0\ ,
        cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
        route_si => \XBee:BUART:rx_postpoll\ ,
        f0_load => \XBee:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        load => \XBee:BUART:rx_counter_load\ ,
        count_6 => \XBee:BUART:rx_count_6\ ,
        count_5 => \XBee:BUART:rx_count_5\ ,
        count_4 => \XBee:BUART:rx_count_4\ ,
        count_3 => \XBee:BUART:rx_count_3\ ,
        count_2 => \XBee:BUART:rx_count_2\ ,
        count_1 => \XBee:BUART:rx_count_1\ ,
        count_0 => \XBee:BUART:rx_count_0\ ,
        tc => \XBee:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FR:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_0\ * Net_723_SYNCOUT
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_0\ * !Net_723_SYNCOUT
        );
        Output = \XBee:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_1\ * \XBee:BUART:pollcount_0\ * 
              Net_723_SYNCOUT
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !Net_723_SYNCOUT
        );
        Output = \XBee:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee:BUART:pollcount_1\
            + \XBee:BUART:pollcount_0\ * Net_723_SYNCOUT
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_FR:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_FR:Net_1260\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \QuadDec_FR:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_FR:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_FR:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_FR:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_FR:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_FR:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Engine_Mode_FL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Engine_Mode_FL:control_7\ ,
        control_6 => \Engine_Mode_FL:control_6\ ,
        control_5 => \Engine_Mode_FL:control_5\ ,
        control_4 => \Engine_Mode_FL:control_4\ ,
        control_3 => \Engine_Mode_FL:control_3\ ,
        control_2 => \Engine_Mode_FL:control_2\ ,
        control_1 => Net_78 ,
        control_0 => Net_77 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FR:Net_1260\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FR:Net_1275\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FR:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:Net_1251\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\
            + \QuadDec_FR:Net_1251_split\
        );
        Output = \QuadDec_FR:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FR:Net_1260\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:error\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec_FR:Net_1251\ ,
        cs_addr_1 => \QuadDec_FR:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_FR:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_FR:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_FR:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_FR:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_FR:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\XBee:BUART:sRX:RxSts\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        status_5 => \XBee:BUART:rx_status_5\ ,
        status_4 => \XBee:BUART:rx_status_4\ ,
        status_3 => \XBee:BUART:rx_status_3\ ,
        interrupt => Net_732 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=wTFT_SCL, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * wTFT_SCL
        );
        Output = wTFT_SCL (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
        );
        Output = \TFT_SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FR:Net_530\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Net_1275\ * \QuadDec_FR:Net_1251\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FR:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FR:Net_611\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Net_1275\ * !\QuadDec_FR:Net_1251\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FR:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_FR:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \QuadDec_FR:bQuadDec:error\ ,
        status_2 => \QuadDec_FR:Net_1260\ ,
        status_1 => \QuadDec_FR:Net_611\ ,
        status_0 => \QuadDec_FR:Net_530\ ,
        interrupt => Net_115 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_FR:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \QuadDec_FR:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_FR:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_FR:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_FR:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_FR:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_FR:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_FR:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_FR:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_746, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4022 * Net_2656
        );
        Output = Net_746 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_741, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2580 * Net_4022
        );
        Output = Net_741 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1113, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * !Net_1113
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !Net_1113
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * !Net_1113
        );
        Output = Net_1113 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3076, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2481 * Net_4022
        );
        Output = Net_3076 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_759, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4022 * Net_1823
        );
        Output = Net_759 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_RearLeft:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_RearLeft:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RearLeft:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_RearLeft:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_RearLeft:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ ,
        interrupt => Net_8 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ENGINE_OnOff:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ENGINE_OnOff:control_7\ ,
        control_6 => \ENGINE_OnOff:control_6\ ,
        control_5 => \ENGINE_OnOff:control_5\ ,
        control_4 => \ENGINE_OnOff:control_4\ ,
        control_3 => \ENGINE_OnOff:control_3\ ,
        control_2 => \ENGINE_OnOff:control_2\ ,
        control_1 => \ENGINE_OnOff:control_1\ ,
        control_0 => Net_4022 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_fifo_notfull\
        );
        Output = \XBee:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_727, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:txn\
        );
        Output = Net_727 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2656, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RearLeft:PWMUDB:runmode_enable\ * 
              \PWM_RearLeft:PWMUDB:cmp1_less\
        );
        Output = Net_2656 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_RearLeft:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RearLeft:PWMUDB:cmp1_less\
        );
        Output = \PWM_RearLeft:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_RearLeft:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RearLeft:PWMUDB:control_7\
        );
        Output = \PWM_RearLeft:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_RearLeft:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RearLeft:PWMUDB:runmode_enable\ * 
              \PWM_RearLeft:PWMUDB:tc_i\
        );
        Output = \PWM_RearLeft:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_RearLeft:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RearLeft:PWMUDB:prevCompare1\ * 
              \PWM_RearLeft:PWMUDB:cmp1_less\
        );
        Output = \PWM_RearLeft:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_RearLeft:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_RearLeft:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RearLeft:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_RearLeft:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_RearLeft:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_RearLeft:PWMUDB:status_3\ ,
        chain_in => \PWM_RearLeft:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_RearLeft:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_RearLeft:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \PWM_RearLeft:PWMUDB:status_3\ ,
        status_2 => \PWM_RearLeft:PWMUDB:status_2\ ,
        status_0 => \PWM_RearLeft:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_RearLeft:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \PWM_RearLeft:PWMUDB:control_7\ ,
        control_6 => \PWM_RearLeft:PWMUDB:control_6\ ,
        control_5 => \PWM_RearLeft:PWMUDB:control_5\ ,
        control_4 => \PWM_RearLeft:PWMUDB:control_4\ ,
        control_3 => \PWM_RearLeft:PWMUDB:control_3\ ,
        control_2 => \PWM_RearLeft:PWMUDB:control_2\ ,
        control_1 => \PWM_RearLeft:PWMUDB:control_1\ ,
        control_0 => \PWM_RearLeft:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:Net_1260\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + \QuadDec_FR:Net_1251\ * \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_113
        );
        Output = \QuadDec_FR:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_9, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FR:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_112
        );
        Output = \QuadDec_FR:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =XBee_Rx(0)_SYNC
    PORT MAP (
        in => Net_723 ,
        out => Net_723_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =URT_LOG_Rx(0)_SYNC
    PORT MAP (
        in => Net_5 ,
        out => Net_5_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\
            + !\TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFT_SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_FR:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_FR:Net_1203\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FR:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FR:Net_1203\
        );
        Output = \QuadDec_FR:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FR:Net_1203\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_FR:Net_1260\ * \QuadDec_FR:Net_1203\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FR:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_1\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * \QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:Net_1260\ * \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              \QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
            + !\QuadDec_FR:bQuadDec:quad_A_filt\ * 
              \QuadDec_FR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FR:bQuadDec:error\ * !\QuadDec_FR:bQuadDec:state_1\ * 
              !\QuadDec_FR:bQuadDec:state_0\
        );
        Output = \QuadDec_FR:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec_FR:Net_1251\ ,
        cs_addr_1 => \QuadDec_FR:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_FR:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_FR:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\TFT_SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        status_4 => \TFT_SPI:BSPIM:tx_status_4\ ,
        status_3 => \TFT_SPI:BSPIM:load_rx_data\ ,
        status_2 => \TFT_SPI:BSPIM:tx_status_2\ ,
        status_1 => \TFT_SPI:BSPIM:tx_status_1\ ,
        status_0 => \TFT_SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=wTFT_SDA, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !wTFT_SDA * !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_from_dp\
            + !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:mosi_from_dp\
        );
        Output = wTFT_SDA (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\
        );
        Output = \TFT_SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFT_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TFT_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TFT_SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        cs_addr_2 => \TFT_SPI:BSPIM:state_2\ ,
        cs_addr_1 => \TFT_SPI:BSPIM:state_1\ ,
        cs_addr_0 => \TFT_SPI:BSPIM:state_0\ ,
        f1_load => \TFT_SPI:BSPIM:load_rx_data\ ,
        so_comb => \TFT_SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\TFT_SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        enable => \TFT_SPI:BSPIM:cnt_enable\ ,
        count_6 => \TFT_SPI:BSPIM:count_6\ ,
        count_5 => \TFT_SPI:BSPIM:count_5\ ,
        count_4 => \TFT_SPI:BSPIM:count_4\ ,
        count_3 => \TFT_SPI:BSPIM:count_3\ ,
        count_2 => \TFT_SPI:BSPIM:count_2\ ,
        count_1 => \TFT_SPI:BSPIM:count_1\ ,
        count_0 => \TFT_SPI:BSPIM:count_0\ ,
        tc => \TFT_SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
        );
        Output = \TFT_SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TFT_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:rx_status_4\
        );
        Output = \TFT_SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_5_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_5_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_5_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_5_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_5_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\TFT_SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        status_6 => \TFT_SPI:BSPIM:rx_status_6\ ,
        status_5 => \TFT_SPI:BSPIM:rx_status_5\ ,
        status_4 => \TFT_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_5_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * \UART_LOG:BUART:rx_last\ * 
              !Net_5_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !MODIN1_1 * !Net_5_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * !\XBee:BUART:tx_fifo_empty\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_fifo_empty\ * !\XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_RL:Net_1203\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Net_1203\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RL:Net_1203\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_RL:Net_1260\ * \QuadDec_RL:Net_1203\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RL:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\XBee:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_0 => \XBee:BUART:counter_load_not\ ,
        ce0_reg => \XBee:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \XBee:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ ,
        interrupt => Net_13 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Engine_Mode_FR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Engine_Mode_FR:control_7\ ,
        control_6 => \Engine_Mode_FR:control_6\ ,
        control_5 => \Engine_Mode_FR:control_5\ ,
        control_4 => \Engine_Mode_FR:control_4\ ,
        control_3 => \Engine_Mode_FR:control_3\ ,
        control_2 => \Engine_Mode_FR:control_2\ ,
        control_1 => Net_76 ,
        control_0 => Net_79 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RL:Net_1275\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RL:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RL:Net_1260\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec_RL:Net_1251\ ,
        cs_addr_1 => \QuadDec_RL:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_RL:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_RL:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_RL:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_RL:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_RL:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_RL:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_RL:Net_1260\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \QuadDec_RL:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_RL:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_RL:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_RL:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_RL:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_RL:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_775, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_776 * !Net_796 * !Net_792 * !Net_777
        );
        Output = Net_775 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_770, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_776 * !Net_796 * !Net_792 * !Net_777
        );
        Output = Net_770 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_FL:Net_1203\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Net_1203\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FL:Net_1203\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_FL:Net_1260\ * \QuadDec_FL:Net_1203\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FL:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_FL:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \QuadDec_FL:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_FL:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_FL:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_FL:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_FL:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_FL:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_FL:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_FL:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:error\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FL:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_111
        );
        Output = \QuadDec_FL:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec_FL:Net_1251\ ,
        cs_addr_1 => \QuadDec_FL:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_FL:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec_RR:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_RR:Net_1260\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \QuadDec_RR:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_RR:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_RR:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_RR:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_RR:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_RR:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RR:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:error\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FL:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_110
        );
        Output = \QuadDec_FL:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RR:Net_1260\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RR:Net_1275\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_RR:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RR:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec_RR:Net_1251\ ,
        cs_addr_1 => \QuadDec_RR:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_RR:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_RR:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_RR:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_RR:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_RR:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_RR:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\XBee:BUART:sTX:TxSts\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        status_3 => \XBee:BUART:tx_fifo_notfull\ ,
        status_2 => \XBee:BUART:tx_status_2\ ,
        status_1 => \XBee:BUART:tx_fifo_empty\ ,
        status_0 => \XBee:BUART:tx_status_0\ ,
        interrupt => Net_731 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_120
        );
        Output = \QuadDec_RR:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RR:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_119
        );
        Output = \QuadDec_RR:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RR:Net_530\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Net_1275\ * \QuadDec_RR:Net_1251\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RR:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RR:Net_611\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Net_1275\ * !\QuadDec_RR:Net_1251\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RR:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:txn\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee:BUART:txn\ * \XBee:BUART:tx_state_1\ * 
              !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:txn\ * \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\ * 
              !\XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\XBee:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_2 => \XBee:BUART:tx_state_1\ ,
        cs_addr_1 => \XBee:BUART:tx_state_0\ ,
        cs_addr_0 => \XBee:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \XBee:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \XBee:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \XBee:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\QuadDec_RR:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \QuadDec_RR:bQuadDec:error\ ,
        status_2 => \QuadDec_RR:Net_1260\ ,
        status_1 => \QuadDec_RR:Net_611\ ,
        status_0 => \QuadDec_RR:Net_530\ ,
        interrupt => Net_118 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RL:Net_1251\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\
            + \QuadDec_RL:Net_1251_split\
        );
        Output = \QuadDec_RL:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:Net_1260\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:Net_1251\ * \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_RL:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \QuadDec_RL:bQuadDec:error\ ,
        status_2 => \QuadDec_RL:Net_1260\ ,
        status_1 => \QuadDec_RL:Net_611\ ,
        status_0 => \QuadDec_RL:Net_530\ ,
        interrupt => Net_125 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_RL:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \QuadDec_RL:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_RL:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_RL:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_RL:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_RL:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_RL:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_RL:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_RL:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_122
        );
        Output = \QuadDec_RL:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RL:Net_530\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Net_1275\ * \QuadDec_RL:Net_1251\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RL:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RL:Net_611\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Net_1275\ * !\QuadDec_RL:Net_1251\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_RL:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RL:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * \QuadDec_RL:bQuadDec:state_1\
            + !\QuadDec_RL:Net_1260\ * \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              \QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + \QuadDec_RL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RL:Net_1260\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:error\
            + !\QuadDec_RL:Net_1260\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
            + !\QuadDec_RL:bQuadDec:error\ * !\QuadDec_RL:bQuadDec:state_1\ * 
              !\QuadDec_RL:bQuadDec:state_0\
        );
        Output = \QuadDec_RL:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RL:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_121
        );
        Output = \QuadDec_RL:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec_RL:Net_1251\ ,
        cs_addr_1 => \QuadDec_RL:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_RL:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_RL:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\Engine_Mode_RL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Engine_Mode_RL:control_7\ ,
        control_6 => \Engine_Mode_RL:control_6\ ,
        control_5 => \Engine_Mode_RL:control_5\ ,
        control_4 => \Engine_Mode_RL:control_4\ ,
        control_3 => \Engine_Mode_RL:control_3\ ,
        control_2 => \Engine_Mode_RL:control_2\ ,
        control_1 => Net_90 ,
        control_0 => Net_89 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:Net_1251\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\
            + \QuadDec_FL:Net_1251_split\
        );
        Output = \QuadDec_FL:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_RL:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_FL:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_FL:Net_1260\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \QuadDec_FL:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_FL:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_FL:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_FL:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_FL:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_FL:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FL:Net_1260\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:Net_1275\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_FL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FL:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:Net_1260\ * 
              \QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + \QuadDec_FL:Net_1251\ * \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              !\QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * \QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:Net_1260\ * \QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              \QuadDec_FL:bQuadDec:state_0\
            + !\QuadDec_FL:bQuadDec:quad_A_filt\ * 
              \QuadDec_FL:bQuadDec:quad_B_filt\ * 
              !\QuadDec_FL:bQuadDec:error\ * !\QuadDec_FL:bQuadDec:state_1\ * 
              !\QuadDec_FL:bQuadDec:state_0\
        );
        Output = \QuadDec_FL:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec_FL:Net_1251\ ,
        cs_addr_1 => \QuadDec_FL:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_FL:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_FL:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_FL:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_FL:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_FL:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_FL:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_FL:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\Engine_Mode_RR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Engine_Mode_RR:control_7\ ,
        control_6 => \Engine_Mode_RR:control_6\ ,
        control_5 => \Engine_Mode_RR:control_5\ ,
        control_4 => \Engine_Mode_RR:control_4\ ,
        control_3 => \Engine_Mode_RR:control_3\ ,
        control_2 => \Engine_Mode_RR:control_2\ ,
        control_1 => Net_88 ,
        control_0 => Net_86 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_RR:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_RR:Net_1203\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RR:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_RR:Net_1203\
        );
        Output = \QuadDec_RR:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_RR:Net_1203\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_RR:Net_1260\ * \QuadDec_RR:Net_1203\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_RR:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_FL:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_FL:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_FL:Net_530\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Net_1275\ * \QuadDec_FL:Net_1251\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FL:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_FL:Net_611\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_FL:Net_1275\ * !\QuadDec_FL:Net_1251\ * 
              !\QuadDec_FL:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_FL:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec_RR:Net_1251\ ,
        cs_addr_1 => \QuadDec_RR:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_RR:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_RR:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec_RR:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \QuadDec_RR:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_RR:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_RR:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_RR:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_RR:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_RR:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_RR:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_RR:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_RR:Net_1251\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\
            + \QuadDec_RR:Net_1251_split\
        );
        Output = \QuadDec_RR:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_RR:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:Net_1260\ * 
              \QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + \QuadDec_RR:Net_1251\ * \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              !\QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * \QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:Net_1260\ * \QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              \QuadDec_RR:bQuadDec:state_0\
            + !\QuadDec_RR:bQuadDec:quad_A_filt\ * 
              \QuadDec_RR:bQuadDec:quad_B_filt\ * 
              !\QuadDec_RR:bQuadDec:error\ * !\QuadDec_RR:bQuadDec:state_1\ * 
              !\QuadDec_RR:bQuadDec:state_0\
        );
        Output = \QuadDec_RR:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_FL:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \QuadDec_FL:bQuadDec:error\ ,
        status_2 => \QuadDec_FL:Net_1260\ ,
        status_1 => \QuadDec_FL:Net_611\ ,
        status_0 => \QuadDec_FL:Net_530\ ,
        interrupt => Net_109 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Xbee_rx_isr
        PORT MAP (
            interrupt => Net_732 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_FL:isr\
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\QuadDec_FR:isr\
        PORT MAP (
            interrupt => Net_115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\QuadDec_RL:isr\
        PORT MAP (
            interrupt => Net_125 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\QuadDec_RR:isr\
        PORT MAP (
            interrupt => Net_118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\UART_LOG:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_13 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\XBee:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_731 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_US_Timer_Start
        PORT MAP (
            interrupt => Net_775 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_US_Timer_Stop
        PORT MAP (
            interrupt => Net_770 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_sw_tick
        PORT MAP (
            interrupt => Net_768_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =isr_uart_usb
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = US_rear_trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => US_rear_trigger(0)__PA ,
        pad => US_rear_trigger(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = US_rear_echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => US_rear_echo(0)__PA ,
        fb => Net_796 ,
        pad => US_rear_echo(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TFT_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_CS(0)__PA ,
        pad => TFT_CS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TFT_RES(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_RES(0)__PA ,
        pad => TFT_RES(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Engine_PWM_RL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_PWM_RL(0)__PA ,
        pin_input => Net_746 ,
        pad => Engine_PWM_RL(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Engine_QuadDec_RR_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_RR_A(0)__PA ,
        fb => Net_119 ,
        pad => Engine_QuadDec_RR_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Engine_QuadDec_RR_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_RR_B(0)__PA ,
        fb => Net_120 ,
        pad => Engine_QuadDec_RR_B(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Engine_Mode_FL_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_FL_2(0)__PA ,
        pin_input => Net_78 ,
        pad => Engine_Mode_FL_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Engine_Mode_FL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_FL_1(0)__PA ,
        pin_input => Net_77 ,
        pad => Engine_Mode_FL_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Engine_QuadDec_FR_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_FR_A(0)__PA ,
        fb => Net_113 ,
        pad => Engine_QuadDec_FR_A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Engine_QuadDec_FR_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_FR_B(0)__PA ,
        fb => Net_112 ,
        pad => Engine_QuadDec_FR_B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Engine_QuadDec_FL_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_FL_A(0)__PA ,
        fb => Net_110 ,
        pad => Engine_QuadDec_FL_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Engine_QuadDec_FL_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_FL_B(0)__PA ,
        fb => Net_111 ,
        pad => Engine_QuadDec_FL_B(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = US_left_trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => US_left_trigger(0)__PA ,
        pad => US_left_trigger(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TFT_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_LED(0)__PA ,
        pin_input => wTFT_LED ,
        pad => TFT_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Engine_PWM_FR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_PWM_FR(0)__PA ,
        pin_input => Net_3076 ,
        pad => Engine_PWM_FR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Engine_PWM_FL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_PWM_FL(0)__PA ,
        pin_input => Net_759 ,
        pad => Engine_PWM_FL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = US_right_echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => US_right_echo(0)__PA ,
        fb => Net_777 ,
        pad => US_right_echo(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = US_right_trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => US_right_trigger(0)__PA ,
        pad => US_right_trigger(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TFT_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_SCL(0)__PA ,
        pin_input => wTFT_SCL ,
        pad => TFT_SCL(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = XBee_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => XBee_Tx(0)__PA ,
        pin_input => Net_727 ,
        pad => XBee_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = XBee_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => XBee_Rx(0)__PA ,
        fb => Net_723 ,
        pad => XBee_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Engine_PWM_RR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_PWM_RR(0)__PA ,
        pin_input => Net_741 ,
        pad => Engine_PWM_RR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Engine_Mode_RR_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_RR_1(0)__PA ,
        pin_input => Net_86 ,
        pad => Engine_Mode_RR_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Engine_Mode_RR_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_RR_2(0)__PA ,
        pin_input => Net_88 ,
        pad => Engine_Mode_RR_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Engine_Mode_RL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_RL_1(0)__PA ,
        pin_input => Net_89 ,
        pad => Engine_Mode_RL_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Engine_Mode_RL_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_RL_2(0)__PA ,
        pin_input => Net_90 ,
        pad => Engine_Mode_RL_2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Engine_Mode_FR_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_FR_1(0)__PA ,
        pin_input => Net_79 ,
        pad => Engine_Mode_FR_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Engine_Mode_FR_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_Mode_FR_2(0)__PA ,
        pin_input => Net_76 ,
        pad => Engine_Mode_FR_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = US_front_echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => US_front_echo(0)__PA ,
        fb => Net_776 ,
        pad => US_front_echo(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = US_front_trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => US_front_trigger(0)__PA ,
        pad => US_front_trigger(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TFT_DC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_DC(0)__PA ,
        pad => TFT_DC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TFT_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_SDA(0)__PA ,
        pin_input => wTFT_SDA ,
        pad => TFT_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = URT_LOG_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => URT_LOG_Rx(0)__PA ,
        fb => Net_5 ,
        pad => URT_LOG_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = UART_LOG_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_LOG_Tx(0)__PA ,
        pin_input => Net_9 ,
        pad => UART_LOG_Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Engine_QuadDec_RL_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_RL_A(0)__PA ,
        fb => Net_121 ,
        pad => Engine_QuadDec_RL_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Engine_QuadDec_RL_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Engine_QuadDec_RL_B(0)__PA ,
        fb => Net_122 ,
        pad => Engine_QuadDec_RL_B(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Red(0)__PA ,
        pad => LED_Red(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_Yellow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Yellow(0)__PA ,
        pad => LED_Yellow(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Green(0)__PA ,
        pin_input => Net_4022 ,
        pad => LED_Green(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = US_left_echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => US_left_echo(0)__PA ,
        fb => Net_792 ,
        pad => US_left_echo(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \TFT_SPI:Net_276\ ,
            dclk_0 => \TFT_SPI:Net_276_local\ ,
            dclk_glb_1 => \UART_LOG:Net_9\ ,
            dclk_1 => \UART_LOG:Net_9_local\ ,
            dclk_glb_2 => \XBee:Net_9\ ,
            dclk_2 => \XBee:Net_9_local\ ,
            dclk_glb_3 => Net_768 ,
            dclk_3 => Net_768_local ,
            dclk_glb_4 => Net_1085 ,
            dclk_4 => Net_1085_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_FrontLeft:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \PWM_FrontLeft:Net_63\ ,
            cmp => Net_1823 ,
            irq => \PWM_FrontLeft:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_FrontRight:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \PWM_FrontRight:Net_63\ ,
            cmp => Net_2481 ,
            irq => \PWM_FrontRight:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PWM_RearRight:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \PWM_RearRight:Net_63\ ,
            cmp => Net_2580 ,
            irq => \PWM_RearRight:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\TFT_BackLight:PWMHW\
        PORT MAP (
            clock => Net_1085 ,
            enable => __ONE__ ,
            tc => \TFT_BackLight:Net_63\ ,
            cmp => wTFT_LED ,
            irq => \TFT_BackLight:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-------------
   0 |   0 |     * |      NONE |         CMOS_OUT |     US_rear_trigger(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |        US_rear_echo(0) | FB(Net_796)
     |   2 |     * |      NONE |         CMOS_OUT |              TFT_CS(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |             TFT_RES(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |       Engine_PWM_RL(0) | In(Net_746)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_RR_A(0) | FB(Net_119)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_RR_B(0) | FB(Net_120)
-----+-----+-------+-----------+------------------+------------------------+-------------
   1 |   2 |     * |      NONE |         CMOS_OUT |    Engine_Mode_FL_2(0) | In(Net_78)
     |   3 |     * |      NONE |         CMOS_OUT |    Engine_Mode_FL_1(0) | In(Net_77)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_FR_A(0) | FB(Net_113)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_FR_B(0) | FB(Net_112)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_FL_A(0) | FB(Net_110)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_FL_B(0) | FB(Net_111)
-----+-----+-------+-----------+------------------+------------------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     US_left_trigger(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |             TFT_LED(0) | In(wTFT_LED)
     |   3 |     * |      NONE |         CMOS_OUT |       Engine_PWM_FR(0) | In(Net_3076)
     |   4 |     * |      NONE |         CMOS_OUT |       Engine_PWM_FL(0) | In(Net_759)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |       US_right_echo(0) | FB(Net_777)
     |   6 |     * |      NONE |         CMOS_OUT |    US_right_trigger(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |             TFT_SCL(0) | In(wTFT_SCL)
-----+-----+-------+-----------+------------------+------------------------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT |             XBee_Tx(0) | In(Net_727)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |             XBee_Rx(0) | FB(Net_723)
     |   3 |     * |      NONE |         CMOS_OUT |       Engine_PWM_RR(0) | In(Net_741)
     |   4 |     * |      NONE |         CMOS_OUT |    Engine_Mode_RR_1(0) | In(Net_86)
     |   5 |     * |      NONE |         CMOS_OUT |    Engine_Mode_RR_2(0) | In(Net_88)
     |   6 |     * |      NONE |         CMOS_OUT |    Engine_Mode_RL_1(0) | In(Net_89)
     |   7 |     * |      NONE |         CMOS_OUT |    Engine_Mode_RL_2(0) | In(Net_90)
-----+-----+-------+-----------+------------------+------------------------+-------------
  12 |   0 |     * |      NONE |         CMOS_OUT |    Engine_Mode_FR_1(0) | In(Net_79)
     |   1 |     * |      NONE |         CMOS_OUT |    Engine_Mode_FR_2(0) | In(Net_76)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |       US_front_echo(0) | FB(Net_776)
     |   3 |     * |      NONE |         CMOS_OUT |    US_front_trigger(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |              TFT_DC(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |             TFT_SDA(0) | In(wTFT_SDA)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          URT_LOG_Rx(0) | FB(Net_5)
     |   7 |     * |      NONE |         CMOS_OUT |         UART_LOG_Tx(0) | In(Net_9)
-----+-----+-------+-----------+------------------+------------------------+-------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_RL_A(0) | FB(Net_121)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | Engine_QuadDec_RL_B(0) | FB(Net_122)
     |   2 |     * |      NONE |         CMOS_OUT |             LED_Red(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          LED_Yellow(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |           LED_Green(0) | In(Net_4022)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        US_left_echo(0) | FB(Net_792)
-----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.193ms
Digital Placement phase: Elapsed time ==> 3s.655ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\tool\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "070_Autonomous_2_r.vh2" --pcf-path "070_Autonomous_2.pco" --des-name "070_Autonomous_2" --dsf-path "070_Autonomous_2.dsf" --sdc-path "070_Autonomous_2.sdc" --lib-path "070_Autonomous_2_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.380ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: 070_Autonomous_2_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\070_Autonomous_2_timing.html)
Warning: sta.M0019: 070_Autonomous_2_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( UART_LOG_IntClock ). (File=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\070_Autonomous_2_timing.html)
Warning: sta.M0019: 070_Autonomous_2_timing.html: Warning-1366: Setup time violation found in a path from clock ( TFT_SPI_IntClock ) to clock ( TFT_SPI_IntClock ). (File=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car_v2\070_Autonomous_2.cydsn\070_Autonomous_2_timing.html)
Timing report is in 070_Autonomous_2_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.775ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.264ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.963ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.963ms
API generation phase: Elapsed time ==> 3s.681ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
