#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec 12 18:17:31 2022
# Process ID: 14240
# Current directory: C:/Users/c9A3r/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log lab505.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab505.tcl
# Log file: C:/Users/c9A3r/project_2/project_2.runs/synth_1/lab505.vds
# Journal file: C:/Users/c9A3r/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab505.tcl -notrace
Command: synth_design -top lab505 -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.020 ; gain = 3.496
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab505' [C:/Users/c9A3r/Documents/ECE505F22/demoModule/lab505.v:3]
	Parameter HALT bound to: 7'b1111111 
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/c9A3r/Documents/ECE505F22/demoModule/ALU.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/c9A3r/Documents/ECE505F22/demoModule/ALU.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [C:/Users/c9A3r/Documents/ECE505F22/demoModule/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/c9A3r/Documents/ECE505F22/demoModule/control_unit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (2#1) [C:/Users/c9A3r/Documents/ECE505F22/demoModule/control_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [C:/Users/c9A3r/Documents/ECE505F22/demoModule/alu_control.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (3#1) [C:/Users/c9A3r/Documents/ECE505F22/demoModule/alu_control.v:22]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/c9A3r/Documents/ECE505F22/demoModule/reg_file.v:22]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (4#1) [C:/Users/c9A3r/Documents/ECE505F22/demoModule/reg_file.v:22]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [C:/Users/c9A3r/Documents/ECE505F22/demoModule/imm_gen.v:5]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (5#1) [C:/Users/c9A3r/Documents/ECE505F22/demoModule/imm_gen.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/c9A3r/project_2/project_2.runs/synth_1/.Xil/Vivado-14240-DESKTOP-PDDHOTE/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (6#1) [C:/Users/c9A3r/project_2/project_2.runs/synth_1/.Xil/Vivado-14240-DESKTOP-PDDHOTE/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (8) of module 'blk_mem_gen_0' [C:/Users/c9A3r/Documents/ECE505F22/demoModule/lab505.v:155]
INFO: [Synth 8-6157] synthesizing module 'reg_rom' [C:/Users/c9A3r/Documents/ECE505F22/demoModule/reg_rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'reg_rom' (7#1) [C:/Users/c9A3r/Documents/ECE505F22/demoModule/reg_rom.v:22]
WARNING: [Synth 8-689] width (11) of port connection 'addr' does not match port width (5) of module 'reg_rom' [C:/Users/c9A3r/Documents/ECE505F22/demoModule/lab505.v:162]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/c9A3r/project_2/project_2.runs/synth_1/.Xil/Vivado-14240-DESKTOP-PDDHOTE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (8#1) [C:/Users/c9A3r/project_2/project_2.runs/synth_1/.Xil/Vivado-14240-DESKTOP-PDDHOTE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab505' (9#1) [C:/Users/c9A3r/Documents/ECE505F22/demoModule/lab505.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1205.527 ; gain = 60.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1205.527 ; gain = 60.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1205.527 ; gain = 60.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1205.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/c9A3r/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ram0'
Finished Parsing XDC File [c:/Users/c9A3r/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ram0'
Parsing XDC File [c:/Users/c9A3r/project_2/project_2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkWiz'
Finished Parsing XDC File [c:/Users/c9A3r/project_2/project_2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkWiz'
Parsing XDC File [C:/Users/c9A3r/Documents/ECE505F22/constrs/time.xdc]
Finished Parsing XDC File [C:/Users/c9A3r/Documents/ECE505F22/constrs/time.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1314.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1314.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1314.711 ; gain = 169.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1314.711 ; gain = 169.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLOCK_20. (constraint file  c:/Users/c9A3r/project_2/project_2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLOCK_20. (constraint file  c:/Users/c9A3r/project_2/project_2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for ram0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clkWiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1314.711 ; gain = 169.188
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'YI_reg' [C:/Users/c9A3r/Documents/ECE505F22/demoModule/ALU.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'zeroI_reg' [C:/Users/c9A3r/Documents/ECE505F22/demoModule/ALU.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1314.711 ; gain = 169.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	  33 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP alu/YI0, operation Mode is: A*B.
DSP Report: operator alu/YI0 is absorbed into DSP alu/YI0.
DSP Report: operator alu/YI0 is absorbed into DSP alu/YI0.
DSP Report: Generating DSP alu/YI0, operation Mode is: A*B.
DSP Report: operator alu/YI0 is absorbed into DSP alu/YI0.
DSP Report: operator alu/YI0 is absorbed into DSP alu/YI0.
DSP Report: Generating DSP alu/YI0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu/YI0 is absorbed into DSP alu/YI0.
DSP Report: operator alu/YI0 is absorbed into DSP alu/YI0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1314.711 ; gain = 169.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------+-----------+----------------------+--------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------+-----------+----------------------+--------------+
|lab505      | reg_file/file_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+-------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'CLOCK_20'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1342.117 ; gain = 196.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1365.367 ; gain = 219.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------+-----------+----------------------+--------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------+-----------+----------------------+--------------+
|lab505      | reg_file/file_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+-------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1375.000 ; gain = 229.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1390.801 ; gain = 245.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1390.801 ; gain = 245.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1390.801 ; gain = 245.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1390.801 ; gain = 245.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1390.801 ; gain = 245.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1390.801 ; gain = 245.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |BUFG        |     1|
|4     |CARRY4      |    26|
|5     |DSP48E1     |     3|
|6     |LUT1        |    37|
|7     |LUT2        |   141|
|8     |LUT3        |    59|
|9     |LUT4        |    74|
|10    |LUT5        |   117|
|11    |LUT6        |   214|
|12    |MUXF7       |     1|
|13    |RAM32M      |    12|
|14    |FDRE        |    11|
|15    |LD          |    33|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1390.801 ; gain = 245.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1390.801 ; gain = 136.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1390.801 ; gain = 245.277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1390.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1390.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  LD => LDCE: 33 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1390.801 ; gain = 245.277
INFO: [Common 17-1381] The checkpoint 'C:/Users/c9A3r/project_2/project_2.runs/synth_1/lab505.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab505_utilization_synth.rpt -pb lab505_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 18:18:29 2022...
