Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 20:10:06 2025
| Host         : XlightNtrEnx running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-16  Warning   Large setup violation          416         
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.479    -1182.659                    416                 1727        0.103        0.000                      0                 1727        4.500        0.000                       0                   615  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -4.479    -1182.659                    416                 1727        0.103        0.000                      0                 1727        4.500        0.000                       0                   615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          416  Failing Endpoints,  Worst Slack       -4.479ns,  Total Violation    -1182.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.479ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_display_timer_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.307ns  (logic 7.960ns (55.639%)  route 6.347ns (44.362%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.662 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=14, routed)          0.683     6.345    reset_cond/D_stage_q_reg[3]_1[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.469 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.887     7.356    game_datapath/game_cu/rst
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.480 r  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=129, routed)         1.044     8.525    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.649 f  game_datapath/game_regfiles/out_sig0__0_i_71/O
                         net (fo=1, routed)           0.612     9.260    game_datapath/game_cu/out_sig0__0_44
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.384 f  game_datapath/game_cu/out_sig0__0_i_23/O
                         net (fo=1, routed)           0.303     9.687    game_datapath/game_cu/out_sig0__0_i_23_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.811 r  game_datapath/game_cu/out_sig0__0_i_2/O
                         net (fo=11, routed)          0.680    10.491    game_datapath/game_alu/M_game_alu_a[15]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    14.527 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.529    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.047 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.811    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.935 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.935    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.448 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.448    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.565 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.565    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.784 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.764    18.548    game_datapath/game_cu/D_p1_score_q_reg[31][0]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.295    18.843 r  game_datapath/game_cu/D_p1_score_q[28]_i_1_comp/O
                         net (fo=13, routed)          0.608    19.451    game_datapath/game_regfiles/D[28]
    SLICE_X56Y48         FDRE                                         r  game_datapath/game_regfiles/D_display_timer_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.454    14.859    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  game_datapath/game_regfiles/D_display_timer_q_reg[28]/C
                         clock pessimism              0.179    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X56Y48         FDRE (Setup_fdre_C_D)       -0.031    14.972    game_datapath/game_regfiles/D_display_timer_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -19.451    
  -------------------------------------------------------------------
                         slack                                 -4.479    

Slack (VIOLATED) :        -4.421ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_high_number_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.300ns  (logic 7.986ns (55.848%)  route 6.314ns (44.152%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.662 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=14, routed)          0.683     6.345    reset_cond/D_stage_q_reg[3]_1[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.469 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.887     7.356    game_datapath/game_cu/rst
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.480 r  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=129, routed)         1.044     8.525    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.649 f  game_datapath/game_regfiles/out_sig0__0_i_71/O
                         net (fo=1, routed)           0.612     9.260    game_datapath/game_cu/out_sig0__0_44
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.384 f  game_datapath/game_cu/out_sig0__0_i_23/O
                         net (fo=1, routed)           0.303     9.687    game_datapath/game_cu/out_sig0__0_i_23_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.811 r  game_datapath/game_cu/out_sig0__0_i_2/O
                         net (fo=11, routed)          0.680    10.491    game_datapath/game_alu/M_game_alu_a[15]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    14.527 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.529    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.047 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.811    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.935 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.935    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.448 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.448    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.565 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.565    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.804 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[2]
                         net (fo=2, routed)           0.640    18.444    game_datapath/game_cu/D_p1_score_q_reg[31][2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I5_O)        0.301    18.745 r  game_datapath/game_cu/D_p1_score_q[30]_i_1_comp/O
                         net (fo=11, routed)          0.698    19.444    game_datapath/game_regfiles/D[30]
    SLICE_X49Y59         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.439    14.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[30]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)       -0.043    15.023    game_datapath/game_regfiles/D_high_number_q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -19.444    
  -------------------------------------------------------------------
                         slack                                 -4.421    

Slack (VIOLATED) :        -4.385ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.267ns  (logic 8.068ns (56.552%)  route 6.199ns (43.448%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.662 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=14, routed)          0.683     6.345    reset_cond/D_stage_q_reg[3]_1[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.469 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.887     7.356    game_datapath/game_cu/rst
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.480 r  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=129, routed)         1.044     8.525    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.649 f  game_datapath/game_regfiles/out_sig0__0_i_71/O
                         net (fo=1, routed)           0.612     9.260    game_datapath/game_cu/out_sig0__0_44
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.384 f  game_datapath/game_cu/out_sig0__0_i_23/O
                         net (fo=1, routed)           0.303     9.687    game_datapath/game_cu/out_sig0__0_i_23_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.811 r  game_datapath/game_cu/out_sig0__0_i_2/O
                         net (fo=11, routed)          0.680    10.491    game_datapath/game_alu/M_game_alu_a[15]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    14.527 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.529    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.047 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.811    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.935 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.935    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.448 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.448    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.565 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.565    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.880 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[3]
                         net (fo=2, routed)           0.504    18.384    game_datapath/game_cu/D_p1_score_q_reg[31][3]
    SLICE_X56Y58         LUT6 (Prop_lut6_I5_O)        0.307    18.691 r  game_datapath/game_cu/D_p1_score_q[31]_i_2_comp_replica/O
                         net (fo=12, routed)          0.720    19.411    game_datapath/game_regfiles/D[31]_repN_alias
    SLICE_X55Y53         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.442    14.846    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y53         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[31]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y53         FDRE (Setup_fdre_C_D)       -0.043    15.026    game_datapath/game_regfiles/D_temp_var2_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -19.411    
  -------------------------------------------------------------------
                         slack                                 -4.385    

Slack (VIOLATED) :        -4.354ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_guess_number_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.168ns  (logic 7.960ns (56.184%)  route 6.208ns (43.816%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.662 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=14, routed)          0.683     6.345    reset_cond/D_stage_q_reg[3]_1[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.469 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.887     7.356    game_datapath/game_cu/rst
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.480 r  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=129, routed)         1.044     8.525    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.649 f  game_datapath/game_regfiles/out_sig0__0_i_71/O
                         net (fo=1, routed)           0.612     9.260    game_datapath/game_cu/out_sig0__0_44
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.384 f  game_datapath/game_cu/out_sig0__0_i_23/O
                         net (fo=1, routed)           0.303     9.687    game_datapath/game_cu/out_sig0__0_i_23_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.811 r  game_datapath/game_cu/out_sig0__0_i_2/O
                         net (fo=11, routed)          0.680    10.491    game_datapath/game_alu/M_game_alu_a[15]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    14.527 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.529    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.047 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.811    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.935 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.935    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.448 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.448    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.565 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.565    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.784 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.764    18.548    game_datapath/game_cu/D_p1_score_q_reg[31][0]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.295    18.843 r  game_datapath/game_cu/D_p1_score_q[28]_i_1_comp/O
                         net (fo=13, routed)          0.469    19.312    game_datapath/game_regfiles/D[28]
    SLICE_X55Y46         FDRE                                         r  game_datapath/game_regfiles/D_guess_number_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.452    14.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y46         FDRE                                         r  game_datapath/game_regfiles/D_guess_number_q_reg[28]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y46         FDRE (Setup_fdre_C_D)       -0.043    14.958    game_datapath/game_regfiles/D_guess_number_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -19.312    
  -------------------------------------------------------------------
                         slack                                 -4.354    

Slack (VIOLATED) :        -4.347ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_low_number_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.144ns  (logic 7.960ns (56.276%)  route 6.184ns (43.724%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.662 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=14, routed)          0.683     6.345    reset_cond/D_stage_q_reg[3]_1[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.469 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.887     7.356    game_datapath/game_cu/rst
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.480 r  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=129, routed)         1.044     8.525    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.649 f  game_datapath/game_regfiles/out_sig0__0_i_71/O
                         net (fo=1, routed)           0.612     9.260    game_datapath/game_cu/out_sig0__0_44
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.384 f  game_datapath/game_cu/out_sig0__0_i_23/O
                         net (fo=1, routed)           0.303     9.687    game_datapath/game_cu/out_sig0__0_i_23_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.811 r  game_datapath/game_cu/out_sig0__0_i_2/O
                         net (fo=11, routed)          0.680    10.491    game_datapath/game_alu/M_game_alu_a[15]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    14.527 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.529    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.047 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.811    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.935 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.935    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.448 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.448    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.565 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.565    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.784 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.764    18.548    game_datapath/game_cu/D_p1_score_q_reg[31][0]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.295    18.843 r  game_datapath/game_cu/D_p1_score_q[28]_i_1_comp/O
                         net (fo=13, routed)          0.446    19.288    game_datapath/game_regfiles/D[28]
    SLICE_X57Y46         FDRE                                         r  game_datapath/game_regfiles/D_low_number_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.453    14.858    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  game_datapath/game_regfiles/D_low_number_q_reg[28]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y46         FDRE (Setup_fdre_C_D)       -0.061    14.941    game_datapath/game_regfiles/D_low_number_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -19.288    
  -------------------------------------------------------------------
                         slack                                 -4.347    

Slack (VIOLATED) :        -4.347ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var3_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.143ns  (logic 7.960ns (56.282%)  route 6.183ns (43.718%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.662 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=14, routed)          0.683     6.345    reset_cond/D_stage_q_reg[3]_1[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.469 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.887     7.356    game_datapath/game_cu/rst
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.480 r  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=129, routed)         1.044     8.525    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.649 f  game_datapath/game_regfiles/out_sig0__0_i_71/O
                         net (fo=1, routed)           0.612     9.260    game_datapath/game_cu/out_sig0__0_44
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.384 f  game_datapath/game_cu/out_sig0__0_i_23/O
                         net (fo=1, routed)           0.303     9.687    game_datapath/game_cu/out_sig0__0_i_23_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.811 r  game_datapath/game_cu/out_sig0__0_i_2/O
                         net (fo=11, routed)          0.680    10.491    game_datapath/game_alu/M_game_alu_a[15]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    14.527 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.529    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.047 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.811    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.935 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.935    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.448 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.448    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.565 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.565    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.784 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.764    18.548    game_datapath/game_cu/D_p1_score_q_reg[31][0]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.295    18.843 r  game_datapath/game_cu/D_p1_score_q[28]_i_1_comp/O
                         net (fo=13, routed)          0.445    19.287    game_datapath/game_regfiles/D[28]
    SLICE_X55Y47         FDRE                                         r  game_datapath/game_regfiles/D_temp_var3_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.453    14.858    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  game_datapath/game_regfiles/D_temp_var3_q_reg[28]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X55Y47         FDRE (Setup_fdre_C_D)       -0.062    14.940    game_datapath/game_regfiles/D_temp_var3_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -19.287    
  -------------------------------------------------------------------
                         slack                                 -4.347    

Slack (VIOLATED) :        -4.345ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var2_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.254ns  (logic 8.075ns (56.650%)  route 6.179ns (43.350%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.662 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=14, routed)          0.683     6.345    reset_cond/D_stage_q_reg[3]_1[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.469 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.887     7.356    game_datapath/game_cu/rst
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.480 r  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=129, routed)         1.044     8.525    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.649 f  game_datapath/game_regfiles/out_sig0__0_i_71/O
                         net (fo=1, routed)           0.612     9.260    game_datapath/game_cu/out_sig0__0_44
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.384 f  game_datapath/game_cu/out_sig0__0_i_23/O
                         net (fo=1, routed)           0.303     9.687    game_datapath/game_cu/out_sig0__0_i_23_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.811 r  game_datapath/game_cu/out_sig0__0_i_2/O
                         net (fo=11, routed)          0.680    10.491    game_datapath/game_alu/M_game_alu_a[15]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    14.527 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.529    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.047 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.811    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.935 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.935    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.448 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.448    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.565 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.565    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.888 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[1]
                         net (fo=1, routed)           0.618    18.506    game_datapath/game_cu/D_p1_score_q_reg[31][1]
    SLICE_X56Y58         LUT6 (Prop_lut6_I5_O)        0.306    18.812 r  game_datapath/game_cu/D_p1_score_q[29]_i_1_comp/O
                         net (fo=13, routed)          0.587    19.398    game_datapath/game_regfiles/D[29]
    SLICE_X54Y59         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.440    14.844    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[29]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X54Y59         FDRE (Setup_fdre_C_D)       -0.013    15.054    game_datapath/game_regfiles/D_temp_var2_q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -19.398    
  -------------------------------------------------------------------
                         slack                                 -4.345    

Slack (VIOLATED) :        -4.341ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_button_press_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.222ns  (logic 7.960ns (55.971%)  route 6.262ns (44.029%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.662 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=14, routed)          0.683     6.345    reset_cond/D_stage_q_reg[3]_1[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.469 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.887     7.356    game_datapath/game_cu/rst
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.480 r  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=129, routed)         1.044     8.525    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.649 f  game_datapath/game_regfiles/out_sig0__0_i_71/O
                         net (fo=1, routed)           0.612     9.260    game_datapath/game_cu/out_sig0__0_44
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.384 f  game_datapath/game_cu/out_sig0__0_i_23/O
                         net (fo=1, routed)           0.303     9.687    game_datapath/game_cu/out_sig0__0_i_23_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.811 r  game_datapath/game_cu/out_sig0__0_i_2/O
                         net (fo=11, routed)          0.680    10.491    game_datapath/game_alu/M_game_alu_a[15]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    14.527 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.529    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.047 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.811    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.935 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.935    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.448 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.448    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.565 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.565    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.784 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.764    18.548    game_datapath/game_cu/D_p1_score_q_reg[31][0]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.295    18.843 r  game_datapath/game_cu/D_p1_score_q[28]_i_1_comp/O
                         net (fo=13, routed)          0.523    19.366    game_datapath/game_regfiles/D[28]
    SLICE_X59Y47         FDRE                                         r  game_datapath/game_regfiles/D_p2_button_press_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.519    14.924    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  game_datapath/game_regfiles/D_p2_button_press_q_reg[28]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y47         FDRE (Setup_fdre_C_D)       -0.043    15.025    game_datapath/game_regfiles/D_p2_button_press_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -19.366    
  -------------------------------------------------------------------
                         slack                                 -4.341    

Slack (VIOLATED) :        -4.339ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var2_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.168ns  (logic 7.960ns (56.184%)  route 6.208ns (43.816%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.662 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=14, routed)          0.683     6.345    reset_cond/D_stage_q_reg[3]_1[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.469 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.887     7.356    game_datapath/game_cu/rst
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.480 r  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=129, routed)         1.044     8.525    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.649 f  game_datapath/game_regfiles/out_sig0__0_i_71/O
                         net (fo=1, routed)           0.612     9.260    game_datapath/game_cu/out_sig0__0_44
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.384 f  game_datapath/game_cu/out_sig0__0_i_23/O
                         net (fo=1, routed)           0.303     9.687    game_datapath/game_cu/out_sig0__0_i_23_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.811 r  game_datapath/game_cu/out_sig0__0_i_2/O
                         net (fo=11, routed)          0.680    10.491    game_datapath/game_alu/M_game_alu_a[15]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    14.527 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.529    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.047 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.811    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.935 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.935    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.448 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.448    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.565 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.565    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.784 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.764    18.548    game_datapath/game_cu/D_p1_score_q_reg[31][0]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.295    18.843 r  game_datapath/game_cu/D_p1_score_q[28]_i_1_comp/O
                         net (fo=13, routed)          0.469    19.312    game_datapath/game_regfiles/D[28]
    SLICE_X54Y46         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.452    14.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[28]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y46         FDRE (Setup_fdre_C_D)       -0.028    14.973    game_datapath/game_regfiles/D_temp_var2_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -19.312    
  -------------------------------------------------------------------
                         slack                                 -4.339    

Slack (VIOLATED) :        -4.338ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_button_press_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.136ns  (logic 7.960ns (56.312%)  route 6.176ns (43.688%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.662 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=14, routed)          0.683     6.345    reset_cond/D_stage_q_reg[3]_1[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     6.469 f  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.887     7.356    game_datapath/game_cu/rst
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.480 r  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=129, routed)         1.044     8.525    game_datapath/game_regfiles/out_sig0__0_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.649 f  game_datapath/game_regfiles/out_sig0__0_i_71/O
                         net (fo=1, routed)           0.612     9.260    game_datapath/game_cu/out_sig0__0_44
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.384 f  game_datapath/game_cu/out_sig0__0_i_23/O
                         net (fo=1, routed)           0.303     9.687    game_datapath/game_cu/out_sig0__0_i_23_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.811 r  game_datapath/game_cu/out_sig0__0_i_2/O
                         net (fo=11, routed)          0.680    10.491    game_datapath/game_alu/M_game_alu_a[15]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    14.527 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.529    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.047 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.811    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.935 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.935    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.448 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.448    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.565 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.565    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.784 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.764    18.548    game_datapath/game_cu/D_p1_score_q_reg[31][0]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.295    18.843 r  game_datapath/game_cu/D_p1_score_q[28]_i_1_comp/O
                         net (fo=13, routed)          0.437    19.280    game_datapath/game_regfiles/D[28]
    SLICE_X57Y48         FDRE                                         r  game_datapath/game_regfiles/D_p1_button_press_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.454    14.859    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  game_datapath/game_regfiles/D_p1_button_press_q_reg[28]/C
                         clock pessimism              0.179    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y48         FDRE (Setup_fdre_C_D)       -0.061    14.942    game_datapath/game_regfiles/D_p1_button_press_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -19.280    
  -------------------------------------------------------------------
                         slack                                 -4.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.564     1.508    forLoop_idx_0_379021427[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.768    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.929    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[0]_i_3__4_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.983    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]_i_1__5_n_7
    SLICE_X39Y50         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.830     2.020    forLoop_idx_0_379021427[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.564     1.508    forLoop_idx_0_379021427[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.768    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.929    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[0]_i_3__4_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.994    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]_i_1__5_n_5
    SLICE_X39Y50         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.830     2.020    forLoop_idx_0_379021427[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.564     1.508    forLoop_idx_0_379021427[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133     1.782    forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.942    forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.996    forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X36Y50         FDRE                                         r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.830     2.020    forLoop_idx_0_379021427[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.564     1.508    forLoop_idx_0_379021427[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133     1.782    forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.942    forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.007 r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.007    forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X36Y50         FDRE                                         r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.830     2.020    forLoop_idx_0_379021427[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 generator/D_seed_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.568     1.512    generator/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  generator/D_seed_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  generator/D_seed_q_reg[0]/Q
                         net (fo=2, routed)           0.067     1.720    generator/pn_gen/D_seed_q_reg[0]
    SLICE_X57Y44         FDRE                                         r  generator/pn_gen/D_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.837     2.027    generator/pn_gen/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  generator/pn_gen/D_w_q_reg[0]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.075     1.587    generator/pn_gen/D_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 generator/D_seed_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.568     1.512    generator/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  generator/D_seed_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  generator/D_seed_q_reg[1]/Q
                         net (fo=2, routed)           0.067     1.720    generator/pn_gen/S[0]
    SLICE_X57Y44         FDRE                                         r  generator/pn_gen/D_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.837     2.027    generator/pn_gen/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  generator/pn_gen/D_w_q_reg[1]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.071     1.583    generator/pn_gen/D_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.564     1.508    forLoop_idx_0_379021427[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.768    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.929    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[0]_i_3__4_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.019 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     2.019    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]_i_1__5_n_6
    SLICE_X39Y50         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.830     2.020    forLoop_idx_0_379021427[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.564     1.508    forLoop_idx_0_379021427[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.768    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.929    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[0]_i_3__4_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.019 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     2.019    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]_i_1__5_n_4
    SLICE_X39Y50         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.830     2.020    forLoop_idx_0_379021427[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.564     1.508    forLoop_idx_0_379021427[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.768    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.929    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[0]_i_3__4_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.968 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.968    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.022 r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.022    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[8]_i_1__5_n_7
    SLICE_X39Y51         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.830     2.020    forLoop_idx_0_379021427[5].io_button_cond/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.880    forLoop_idx_0_379021427[5].io_button_cond/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.564     1.508    forLoop_idx_0_379021427[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133     1.782    forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.942    forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.032 r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.032    forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[12]_i_1__1_n_6
    SLICE_X36Y50         FDRE                                         r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.830     2.020    forLoop_idx_0_379021427[1].io_button_cond/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    forLoop_idx_0_379021427[1].io_button_cond/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y44   D_segment_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y44   D_segment_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y43   D_segment_counter_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y43   D_segment_counter_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y43   D_segment_counter_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y43   D_segment_counter_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y43   D_segment_counter_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y44   D_segment_counter_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y44   D_segment_counter_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   D_segment_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   D_segment_counter_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   D_segment_counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   D_segment_counter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_segment_counter_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_segment_counter_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_segment_counter_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_segment_counter_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_segment_counter_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_segment_counter_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   D_segment_counter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   D_segment_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   D_segment_counter_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y44   D_segment_counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_segment_counter_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_segment_counter_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_segment_counter_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_segment_counter_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_segment_counter_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   D_segment_counter_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.316ns  (logic 5.038ns (44.523%)  route 6.278ns (55.477%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           6.278     7.779    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537    11.316 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.316    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.925ns  (logic 5.064ns (46.349%)  route 5.861ns (53.651%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           5.861     7.363    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    10.925 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.925    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.365ns  (logic 5.007ns (48.306%)  route 5.358ns (51.694%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 r  io_button_IBUF[0]_inst/O
                         net (fo=3, routed)           5.358     6.852    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.365 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.365    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.311ns  (logic 5.009ns (48.584%)  route 5.301ns (51.416%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  io_button_IBUF[1]_inst/O
                         net (fo=3, routed)           5.301     6.805    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.311 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.311    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.850ns  (logic 5.007ns (50.840%)  route 4.842ns (49.160%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[3]_inst/O
                         net (fo=3, routed)           4.842     6.334    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515     9.850 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.850    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.843ns  (logic 5.027ns (51.067%)  route 4.817ns (48.933%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[2]_inst/O
                         net (fo=3, routed)           4.817     6.305    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538     9.843 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.843    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.495ns (46.481%)  route 1.722ns (53.519%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[2]_inst/O
                         net (fo=3, routed)           1.722     1.978    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.217 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.217    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.240ns  (logic 1.476ns (45.558%)  route 1.764ns (54.442%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[3]_inst/O
                         net (fo=3, routed)           1.764     2.024    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.240 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.240    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.554ns  (logic 1.478ns (41.596%)  route 2.075ns (58.404%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  io_button_IBUF[1]_inst/O
                         net (fo=3, routed)           2.075     2.347    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.554 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.554    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.576ns  (logic 1.476ns (41.270%)  route 2.100ns (58.730%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_button_IBUF[0]_inst/O
                         net (fo=3, routed)           2.100     2.362    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.576 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.576    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.832ns  (logic 1.532ns (39.972%)  route 2.300ns (60.028%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           2.300     2.570    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.832 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.832    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.899ns  (logic 1.507ns (38.648%)  route 2.392ns (61.352%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           2.392     2.660    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.899 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.899    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_select_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.238ns  (logic 4.503ns (40.069%)  route 6.735ns (59.931%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  D_select_q_reg[0]/Q
                         net (fo=33, routed)          1.091     6.768    game_datapath/game_regfiles/D_select_q[0]
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.150     6.918 r  game_datapath/game_regfiles/segment[4][6]_INST_0_i_2/O
                         net (fo=7, routed)           1.117     8.035    game_datapath/game_regfiles/segment[4][6]_INST_0_i_2_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.326     8.361 r  game_datapath/game_regfiles/segment[4][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.527    12.888    segment[4]_OBUF[0]
    T7                   OBUF (Prop_obuf_I_O)         3.571    16.459 r  segment[4][0]_INST_0/O
                         net (fo=0)                   0.000    16.459    segment[4][0]
    T7                                                                r  segment[4][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.838ns  (logic 4.503ns (41.549%)  route 6.335ns (58.451%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  D_select_q_reg[0]/Q
                         net (fo=33, routed)          1.091     6.768    game_datapath/game_regfiles/D_select_q[0]
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.150     6.918 r  game_datapath/game_regfiles/segment[4][6]_INST_0_i_2/O
                         net (fo=7, routed)           1.051     7.969    game_datapath/game_regfiles/segment[4][6]_INST_0_i_2_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.326     8.295 r  game_datapath/game_regfiles/segment[4][2]_INST_0_i_1/O
                         net (fo=1, routed)           4.193    12.488    segment[4]_OBUF[2]
    R12                  OBUF (Prop_obuf_I_O)         3.571    16.059 r  segment[4][2]_INST_0/O
                         net (fo=0)                   0.000    16.059    segment[4][2]
    R12                                                               r  segment[4][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.727ns  (logic 4.496ns (41.914%)  route 6.231ns (58.086%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  D_select_q_reg[0]/Q
                         net (fo=33, routed)          1.091     6.768    game_datapath/game_regfiles/D_select_q[0]
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.150     6.918 r  game_datapath/game_regfiles/segment[4][6]_INST_0_i_2/O
                         net (fo=7, routed)           0.880     7.798    game_datapath/game_regfiles/segment[4][6]_INST_0_i_2_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.326     8.124 r  game_datapath/game_regfiles/segment[4][1]_INST_0_i_1/O
                         net (fo=1, routed)           4.260    12.384    segment[4]_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    15.948 r  segment[4][1]_INST_0/O
                         net (fo=0)                   0.000    15.948    segment[4][1]
    R5                                                                r  segment[4][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.607ns  (logic 4.148ns (39.105%)  route 6.459ns (60.895%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  D_select_q_reg[2]/Q
                         net (fo=26, routed)          2.351     8.029    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.153 r  game_datapath/game_regfiles/segment[3][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.108    12.261    segment[3]_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.568    15.829 r  segment[3][0]_INST_0/O
                         net (fo=0)                   0.000    15.829    segment[3][0]
    T9                                                                r  segment[3][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[5][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.561ns  (logic 4.153ns (39.327%)  route 6.408ns (60.673%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  D_select_q_reg[2]/Q
                         net (fo=26, routed)          2.356     8.034    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X52Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.158 r  game_datapath/game_regfiles/segment[5][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.051    12.209    segment[5]_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    15.782 r  segment[5][0]_INST_0/O
                         net (fo=0)                   0.000    15.782    segment[5][0]
    R10                                                               r  segment[5][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.473ns  (logic 4.159ns (39.707%)  route 6.315ns (60.293%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  D_select_q_reg[2]/Q
                         net (fo=26, routed)          2.126     7.804    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.928 r  game_datapath/game_regfiles/segment[3][1]_INST_0_i_1/O
                         net (fo=1, routed)           4.189    12.116    segment[3]_OBUF[1]
    R7                   OBUF (Prop_obuf_I_O)         3.579    15.695 r  segment[3][1]_INST_0/O
                         net (fo=0)                   0.000    15.695    segment[3][1]
    R7                                                                r  segment[3][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[5][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.217ns  (logic 4.152ns (40.639%)  route 6.065ns (59.361%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  D_select_q_reg[2]/Q
                         net (fo=26, routed)          2.415     8.093    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X52Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  game_datapath/game_regfiles/segment[5][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.650    11.867    segment[5]_OBUF[1]
    N12                  OBUF (Prop_obuf_I_O)         3.572    15.439 r  segment[5][1]_INST_0/O
                         net (fo=0)                   0.000    15.439    segment[5][1]
    N12                                                               r  segment[5][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[5][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 4.156ns (40.867%)  route 6.013ns (59.133%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  D_select_q_reg[2]/Q
                         net (fo=26, routed)          2.567     8.245    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X53Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.369 r  game_datapath/game_regfiles/segment[5][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.446    11.815    segment[5]_OBUF[2]
    P13                  OBUF (Prop_obuf_I_O)         3.576    15.390 r  segment[5][2]_INST_0/O
                         net (fo=0)                   0.000    15.390    segment[5][2]
    P13                                                               r  segment[5][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[5][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.140ns  (logic 4.135ns (40.781%)  route 6.005ns (59.219%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  D_select_q_reg[2]/Q
                         net (fo=26, routed)          1.953     7.631    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.755 r  game_datapath/game_regfiles/segment[5][3]_INST_0_i_1/O
                         net (fo=1, routed)           4.051    11.806    segment[5]_OBUF[3]
    T13                  OBUF (Prop_obuf_I_O)         3.555    15.361 r  segment[5][3]_INST_0/O
                         net (fo=0)                   0.000    15.361    segment[5][3]
    T13                                                               r  segment[5][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.895ns  (logic 4.146ns (41.901%)  route 5.749ns (58.099%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  D_select_q_reg[2]/Q
                         net (fo=26, routed)          1.844     7.522    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.646 r  game_datapath/game_regfiles/segment[3][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.904    11.550    segment[3]_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.566    15.116 r  segment[3][2]_INST_0/O
                         net (fo=0)                   0.000    15.116    segment[3][2]
    N9                                                                r  segment[3][2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.416ns (66.838%)  route 0.703ns (33.162%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  D_select_q_reg[2]/Q
                         net (fo=26, routed)          0.292     1.971    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.016 r  game_datapath/game_regfiles/segment[4][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.410     2.426    segment[4]_OBUF[3]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.656 r  segment[4][3]_INST_0/O
                         net (fo=0)                   0.000     3.656    segment[4][3]
    L3                                                                r  segment[4][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.421ns (66.582%)  route 0.713ns (33.418%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  D_select_q_reg[2]/Q
                         net (fo=26, routed)          0.290     1.969    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.014 r  game_datapath/game_regfiles/segment[4][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.423     2.437    segment[4]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.671 r  segment[4][4]_INST_0/O
                         net (fo=0)                   0.000     3.671    segment[4][4]
    K1                                                                r  segment[4][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.395ns (64.064%)  route 0.782ns (35.936%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  D_select_q_reg[1]/Q
                         net (fo=26, routed)          0.385     2.064    game_datapath/game_regfiles/D_select_q[1]
    SLICE_X62Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.109 r  game_datapath/game_regfiles/segment[3][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.397     2.506    segment[3]_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.714 r  segment[3][3]_INST_0/O
                         net (fo=0)                   0.000     3.714    segment[3][3]
    K3                                                                r  segment[3][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.428ns (64.415%)  route 0.789ns (35.585%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  D_select_q_reg[2]/Q
                         net (fo=26, routed)          0.341     2.020    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.065 r  game_datapath/game_regfiles/segment[3][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.448     2.513    segment[3]_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.755 r  segment[3][5]_INST_0/O
                         net (fo=0)                   0.000     3.755    segment[3][5]
    J3                                                                r  segment[3][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.417ns (63.275%)  route 0.822ns (36.725%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  D_select_q_reg[0]/Q
                         net (fo=33, routed)          0.331     2.010    game_datapath/game_regfiles/D_select_q[0]
    SLICE_X62Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.055 r  game_datapath/game_regfiles/segment[3][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.491     2.546    segment[3]_OBUF[4]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.777 r  segment[3][4]_INST_0/O
                         net (fo=0)                   0.000     3.777    segment[3][4]
    J5                                                                r  segment[3][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_high_number_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.404ns (61.776%)  route 0.869ns (38.224%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.595     1.539    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  game_datapath/game_regfiles/D_high_number_q_reg[0]/Q
                         net (fo=9, routed)           0.280     1.959    game_datapath/game_regfiles/M_sse_char[2][0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.004 r  game_datapath/game_regfiles/segment[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.589     2.593    segment[2]_OBUF[4]
    G4                   OBUF (Prop_obuf_I_O)         1.218     3.811 r  segment[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.811    segment[2][4]
    G4                                                                r  segment[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.408ns (61.819%)  route 0.870ns (38.181%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  D_select_q_reg[2]/Q
                         net (fo=26, routed)          0.374     2.053    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.098 r  game_datapath/game_regfiles/segment[4][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.594    segment[4]_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.816 r  segment[4][5]_INST_0/O
                         net (fo=0)                   0.000     3.816    segment[4][5]
    H2                                                                r  segment[4][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_high_number_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.428ns (62.028%)  route 0.874ns (37.972%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.595     1.539    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  game_datapath/game_regfiles/D_high_number_q_reg[0]/Q
                         net (fo=9, routed)           0.281     1.960    game_datapath/game_regfiles/M_sse_char[2][0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I3_O)        0.045     2.005 r  game_datapath/game_regfiles/segment[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.593     2.599    segment[2]_OBUF[5]
    E5                   OBUF (Prop_obuf_I_O)         1.242     3.841 r  segment[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.841    segment[2][5]
    E5                                                                r  segment[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.428ns (61.167%)  route 0.907ns (38.833%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  D_select_q_reg[2]/Q
                         net (fo=26, routed)          0.324     2.002    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.047 r  game_datapath/game_regfiles/segment[3][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.583     2.630    segment[3]_OBUF[6]
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.872 r  segment[3][6]_INST_0/O
                         net (fo=0)                   0.000     3.872    segment[3][6]
    H5                                                                r  segment[3][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_select_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.412ns (60.192%)  route 0.934ns (39.808%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  D_select_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  D_select_q_reg[2]/Q
                         net (fo=26, routed)          0.358     2.037    game_datapath/game_regfiles/D_select_q[2]
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.082 r  game_datapath/game_regfiles/segment[4][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     2.657    segment[4]_OBUF[6]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.883 r  segment[4][6]_INST_0/O
                         net (fo=0)                   0.000     3.883    segment[4][6]
    G2                                                                r  segment[4][6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay          1341 Endpoints
Min Delay          1341 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_display_timer_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.277ns  (logic 8.820ns (45.754%)  route 10.457ns (54.246%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 f  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           3.571     5.073    game_datapath/game_regfiles/led_OBUF[4]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     5.197 f  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          1.931     7.128    game_datapath/game_cu/out_sig0_73
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.252 r  game_datapath/game_cu/out_sig0_i_36/O
                         net (fo=94, routed)          1.271     8.523    game_datapath/game_cu/D_stage_q_reg[3]
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.647 f  game_datapath/game_cu/out_sig0__0_i_65_comp_2/O
                         net (fo=1, routed)           0.980     9.627    game_datapath/game_cu/out_sig0__0_i_65_n_0_repN
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.751 r  game_datapath/game_cu/out_sig0__0_i_16_comp_1/O
                         net (fo=11, routed)          0.566    10.317    game_datapath/game_alu/M_game_alu_a[1]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    14.353 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.355    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.873 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.637    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.761 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.761    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.274 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.274    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.391 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.391    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.610 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.764    18.374    game_datapath/game_cu/D_p1_score_q_reg[31][0]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.295    18.669 r  game_datapath/game_cu/D_p1_score_q[28]_i_1_comp/O
                         net (fo=13, routed)          0.608    19.277    game_datapath/game_regfiles/D[28]
    SLICE_X56Y48         FDRE                                         r  game_datapath/game_regfiles/D_display_timer_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.454     4.859    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  game_datapath/game_regfiles/D_display_timer_q_reg[28]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_high_number_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.270ns  (logic 8.846ns (45.905%)  route 10.424ns (54.095%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 f  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           3.571     5.073    game_datapath/game_regfiles/led_OBUF[4]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     5.197 f  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          1.931     7.128    game_datapath/game_cu/out_sig0_73
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.252 r  game_datapath/game_cu/out_sig0_i_36/O
                         net (fo=94, routed)          1.271     8.523    game_datapath/game_cu/D_stage_q_reg[3]
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.647 f  game_datapath/game_cu/out_sig0__0_i_65_comp_2/O
                         net (fo=1, routed)           0.980     9.627    game_datapath/game_cu/out_sig0__0_i_65_n_0_repN
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.751 r  game_datapath/game_cu/out_sig0__0_i_16_comp_1/O
                         net (fo=11, routed)          0.566    10.317    game_datapath/game_alu/M_game_alu_a[1]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    14.353 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.355    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.873 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.637    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.761 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.761    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.274 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.274    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.391 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.391    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.630 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[2]
                         net (fo=2, routed)           0.640    18.270    game_datapath/game_cu/D_p1_score_q_reg[31][2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I5_O)        0.301    18.571 r  game_datapath/game_cu/D_p1_score_q[30]_i_1_comp/O
                         net (fo=11, routed)          0.698    19.270    game_datapath/game_regfiles/D[30]
    SLICE_X49Y59         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.439     4.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  game_datapath/game_regfiles/D_high_number_q_reg[30]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_temp_var2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.237ns  (logic 8.928ns (46.410%)  route 10.309ns (53.590%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 f  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           3.571     5.073    game_datapath/game_regfiles/led_OBUF[4]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     5.197 f  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          1.931     7.128    game_datapath/game_cu/out_sig0_73
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.252 r  game_datapath/game_cu/out_sig0_i_36/O
                         net (fo=94, routed)          1.271     8.523    game_datapath/game_cu/D_stage_q_reg[3]
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.647 f  game_datapath/game_cu/out_sig0__0_i_65_comp_2/O
                         net (fo=1, routed)           0.980     9.627    game_datapath/game_cu/out_sig0__0_i_65_n_0_repN
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.751 r  game_datapath/game_cu/out_sig0__0_i_16_comp_1/O
                         net (fo=11, routed)          0.566    10.317    game_datapath/game_alu/M_game_alu_a[1]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    14.353 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.355    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.873 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.637    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.761 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.761    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.274 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.274    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.391 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.391    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.706 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[3]
                         net (fo=2, routed)           0.504    18.210    game_datapath/game_cu/D_p1_score_q_reg[31][3]
    SLICE_X56Y58         LUT6 (Prop_lut6_I5_O)        0.307    18.517 r  game_datapath/game_cu/D_p1_score_q[31]_i_2_comp_replica/O
                         net (fo=12, routed)          0.720    19.237    game_datapath/game_regfiles/D[31]_repN_alias
    SLICE_X55Y53         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.442     4.846    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y53         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[31]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_temp_var2_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.225ns  (logic 8.935ns (46.476%)  route 10.290ns (53.524%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 f  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           3.571     5.073    game_datapath/game_regfiles/led_OBUF[4]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     5.197 f  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          1.931     7.128    game_datapath/game_cu/out_sig0_73
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.252 r  game_datapath/game_cu/out_sig0_i_36/O
                         net (fo=94, routed)          1.271     8.523    game_datapath/game_cu/D_stage_q_reg[3]
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.647 f  game_datapath/game_cu/out_sig0__0_i_65_comp_2/O
                         net (fo=1, routed)           0.980     9.627    game_datapath/game_cu/out_sig0__0_i_65_n_0_repN
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.751 r  game_datapath/game_cu/out_sig0__0_i_16_comp_1/O
                         net (fo=11, routed)          0.566    10.317    game_datapath/game_alu/M_game_alu_a[1]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    14.353 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.355    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.873 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.637    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.761 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.761    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.274 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.274    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.391 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.391    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.714 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[1]
                         net (fo=1, routed)           0.618    18.332    game_datapath/game_cu/D_p1_score_q_reg[31][1]
    SLICE_X56Y58         LUT6 (Prop_lut6_I5_O)        0.306    18.638 r  game_datapath/game_cu/D_p1_score_q[29]_i_1_comp/O
                         net (fo=13, routed)          0.587    19.225    game_datapath/game_regfiles/D[29]
    SLICE_X54Y59         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.440     4.844    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[29]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_p2_button_press_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.192ns  (logic 8.820ns (45.956%)  route 10.372ns (54.044%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 f  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           3.571     5.073    game_datapath/game_regfiles/led_OBUF[4]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     5.197 f  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          1.931     7.128    game_datapath/game_cu/out_sig0_73
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.252 r  game_datapath/game_cu/out_sig0_i_36/O
                         net (fo=94, routed)          1.271     8.523    game_datapath/game_cu/D_stage_q_reg[3]
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.647 f  game_datapath/game_cu/out_sig0__0_i_65_comp_2/O
                         net (fo=1, routed)           0.980     9.627    game_datapath/game_cu/out_sig0__0_i_65_n_0_repN
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.751 r  game_datapath/game_cu/out_sig0__0_i_16_comp_1/O
                         net (fo=11, routed)          0.566    10.317    game_datapath/game_alu/M_game_alu_a[1]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    14.353 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.355    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.873 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.637    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.761 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.761    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.274 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.274    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.391 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.391    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.610 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.764    18.374    game_datapath/game_cu/D_p1_score_q_reg[31][0]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.295    18.669 r  game_datapath/game_cu/D_p1_score_q[28]_i_1_comp/O
                         net (fo=13, routed)          0.523    19.192    game_datapath/game_regfiles/D[28]
    SLICE_X59Y47         FDRE                                         r  game_datapath/game_regfiles/D_p2_button_press_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.519     4.924    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  game_datapath/game_regfiles/D_p2_button_press_q_reg[28]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_display_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.165ns  (logic 8.935ns (46.621%)  route 10.230ns (53.379%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 f  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           3.571     5.073    game_datapath/game_regfiles/led_OBUF[4]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     5.197 f  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          1.931     7.128    game_datapath/game_cu/out_sig0_73
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.252 r  game_datapath/game_cu/out_sig0_i_36/O
                         net (fo=94, routed)          1.271     8.523    game_datapath/game_cu/D_stage_q_reg[3]
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.647 f  game_datapath/game_cu/out_sig0__0_i_65_comp_2/O
                         net (fo=1, routed)           0.980     9.627    game_datapath/game_cu/out_sig0__0_i_65_n_0_repN
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.751 r  game_datapath/game_cu/out_sig0__0_i_16_comp_1/O
                         net (fo=11, routed)          0.566    10.317    game_datapath/game_alu/M_game_alu_a[1]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    14.353 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.355    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.873 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.637    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.761 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.761    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.274 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.274    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.391 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.391    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.714 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[1]
                         net (fo=1, routed)           0.618    18.332    game_datapath/game_cu/D_p1_score_q_reg[31][1]
    SLICE_X56Y58         LUT6 (Prop_lut6_I5_O)        0.306    18.638 r  game_datapath/game_cu/D_p1_score_q[29]_i_1_comp/O
                         net (fo=13, routed)          0.527    19.165    game_datapath/game_regfiles/D[29]
    SLICE_X58Y58         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.507     4.911    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  game_datapath/game_regfiles/D_display_q_reg[29]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_p1_score_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.140ns  (logic 8.846ns (46.217%)  route 10.294ns (53.783%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 f  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           3.571     5.073    game_datapath/game_regfiles/led_OBUF[4]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     5.197 f  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          1.931     7.128    game_datapath/game_cu/out_sig0_73
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.252 r  game_datapath/game_cu/out_sig0_i_36/O
                         net (fo=94, routed)          1.271     8.523    game_datapath/game_cu/D_stage_q_reg[3]
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.647 f  game_datapath/game_cu/out_sig0__0_i_65_comp_2/O
                         net (fo=1, routed)           0.980     9.627    game_datapath/game_cu/out_sig0__0_i_65_n_0_repN
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.751 r  game_datapath/game_cu/out_sig0__0_i_16_comp_1/O
                         net (fo=11, routed)          0.566    10.317    game_datapath/game_alu/M_game_alu_a[1]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    14.353 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.355    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.873 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.637    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.761 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.761    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.274 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.274    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.391 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.391    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.630 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[2]
                         net (fo=2, routed)           0.734    18.364    game_datapath/game_cu/D_p1_score_q_reg[31][2]
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.301    18.665 r  game_datapath/game_cu/D_p1_score_q[30]_i_1_comp_replica/O
                         net (fo=2, routed)           0.475    19.140    game_datapath/game_regfiles/D[30]_repN_alias
    SLICE_X46Y55         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.438     4.842    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X46Y55         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[30]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_guess_number_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.138ns  (logic 8.820ns (46.086%)  route 10.318ns (53.914%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 f  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           3.571     5.073    game_datapath/game_regfiles/led_OBUF[4]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     5.197 f  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          1.931     7.128    game_datapath/game_cu/out_sig0_73
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.252 r  game_datapath/game_cu/out_sig0_i_36/O
                         net (fo=94, routed)          1.271     8.523    game_datapath/game_cu/D_stage_q_reg[3]
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.647 f  game_datapath/game_cu/out_sig0__0_i_65_comp_2/O
                         net (fo=1, routed)           0.980     9.627    game_datapath/game_cu/out_sig0__0_i_65_n_0_repN
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.751 r  game_datapath/game_cu/out_sig0__0_i_16_comp_1/O
                         net (fo=11, routed)          0.566    10.317    game_datapath/game_alu/M_game_alu_a[1]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    14.353 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.355    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.873 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.637    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.761 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.761    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.274 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.274    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.391 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.391    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.610 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.764    18.374    game_datapath/game_cu/D_p1_score_q_reg[31][0]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.295    18.669 r  game_datapath/game_cu/D_p1_score_q[28]_i_1_comp/O
                         net (fo=13, routed)          0.469    19.138    game_datapath/game_regfiles/D[28]
    SLICE_X55Y46         FDRE                                         r  game_datapath/game_regfiles/D_guess_number_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.452     4.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y46         FDRE                                         r  game_datapath/game_regfiles/D_guess_number_q_reg[28]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_temp_var2_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.138ns  (logic 8.820ns (46.086%)  route 10.318ns (53.914%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 f  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           3.571     5.073    game_datapath/game_regfiles/led_OBUF[4]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     5.197 f  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          1.931     7.128    game_datapath/game_cu/out_sig0_73
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.252 r  game_datapath/game_cu/out_sig0_i_36/O
                         net (fo=94, routed)          1.271     8.523    game_datapath/game_cu/D_stage_q_reg[3]
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.647 f  game_datapath/game_cu/out_sig0__0_i_65_comp_2/O
                         net (fo=1, routed)           0.980     9.627    game_datapath/game_cu/out_sig0__0_i_65_n_0_repN
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.751 r  game_datapath/game_cu/out_sig0__0_i_16_comp_1/O
                         net (fo=11, routed)          0.566    10.317    game_datapath/game_alu/M_game_alu_a[1]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    14.353 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.355    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.873 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.637    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.761 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.761    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.274 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.274    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.391 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.391    game_datapath/game_alu/D_p1_score_q_reg[27]_i_4_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.610 r  game_datapath/game_alu/D_p1_score_q_reg[31]_i_23/O[0]
                         net (fo=1, routed)           0.764    18.374    game_datapath/game_cu/D_p1_score_q_reg[31][0]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.295    18.669 r  game_datapath/game_cu/D_p1_score_q[28]_i_1_comp/O
                         net (fo=13, routed)          0.469    19.138    game_datapath/game_regfiles/D[28]
    SLICE_X54Y46         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.452     4.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[28]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            game_datapath/game_regfiles/D_temp_var2_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.137ns  (logic 8.818ns (46.078%)  route 10.319ns (53.922%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 f  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 f  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           3.571     5.073    game_datapath/game_regfiles/led_OBUF[4]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.124     5.197 f  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          1.931     7.128    game_datapath/game_cu/out_sig0_73
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.252 r  game_datapath/game_cu/out_sig0_i_36/O
                         net (fo=94, routed)          1.271     8.523    game_datapath/game_cu/D_stage_q_reg[3]
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.647 f  game_datapath/game_cu/out_sig0__0_i_65_comp_2/O
                         net (fo=1, routed)           0.980     9.627    game_datapath/game_cu/out_sig0__0_i_65_n_0_repN
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.751 r  game_datapath/game_cu/out_sig0__0_i_16_comp_1/O
                         net (fo=11, routed)          0.566    10.317    game_datapath/game_alu/M_game_alu_a[1]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    14.353 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.355    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.873 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           0.764    16.637    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    16.761 r  game_datapath/game_alu/D_p1_score_q[23]_i_13/O
                         net (fo=1, routed)           0.000    16.761    game_datapath/game_alu/D_p1_score_q[23]_i_13_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.274 r  game_datapath/game_alu/D_p1_score_q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.274    game_datapath/game_alu/D_p1_score_q_reg[23]_i_4_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.597 r  game_datapath/game_alu/D_p1_score_q_reg[27]_i_4/O[1]
                         net (fo=1, routed)           0.589    18.187    game_datapath/game_cu/D_p1_score_q_reg[27][1]
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.306    18.493 r  game_datapath/game_cu/D_p1_score_q[25]_i_1_comp/O
                         net (fo=13, routed)          0.645    19.137    game_datapath/game_regfiles/D[25]
    SLICE_X59Y50         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.509     4.913    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  game_datapath/game_regfiles/D_temp_var2_q_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            forLoop_idx_0_379021427[4].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.270ns (21.860%)  route 0.964ns (78.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           0.964     1.233    forLoop_idx_0_379021427[4].io_button_cond/sync/D[0]
    SLICE_X54Y56         FDRE                                         r  forLoop_idx_0_379021427[4].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.834     2.024    forLoop_idx_0_379021427[4].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  forLoop_idx_0_379021427[4].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_379021427[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.262ns (19.073%)  route 1.111ns (80.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_button_IBUF[0]_inst/O
                         net (fo=3, routed)           1.111     1.372    forLoop_idx_0_379021427[0].io_button_cond/sync/D[0]
    SLICE_X45Y55         FDRE                                         r  forLoop_idx_0_379021427[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.831     2.021    forLoop_idx_0_379021427[0].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X45Y55         FDRE                                         r  forLoop_idx_0_379021427[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_379021427[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.272ns (18.661%)  route 1.184ns (81.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  io_button_IBUF[1]_inst/O
                         net (fo=3, routed)           1.184     1.455    forLoop_idx_0_379021427[1].io_button_cond/sync/D[0]
    SLICE_X49Y50         FDRE                                         r  forLoop_idx_0_379021427[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.834     2.024    forLoop_idx_0_379021427[1].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  forLoop_idx_0_379021427[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            forLoop_idx_0_379021427[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.260ns (17.200%)  route 1.251ns (82.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[3]_inst/O
                         net (fo=3, routed)           1.251     1.511    forLoop_idx_0_379021427[3].io_button_cond/sync/D[0]
    SLICE_X49Y49         FDRE                                         r  forLoop_idx_0_379021427[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.837     2.027    forLoop_idx_0_379021427[3].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  forLoop_idx_0_379021427[3].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            forLoop_idx_0_379021427[2].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.257ns (16.629%)  route 1.287ns (83.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[2]_inst/O
                         net (fo=3, routed)           1.287     1.543    forLoop_idx_0_379021427[2].io_button_cond/sync/D[0]
    SLICE_X45Y54         FDRE                                         r  forLoop_idx_0_379021427[2].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.831     2.021    forLoop_idx_0_379021427[2].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  forLoop_idx_0_379021427[2].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            forLoop_idx_0_379021427[5].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.268ns (16.475%)  route 1.361ns (83.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           1.361     1.629    forLoop_idx_0_379021427[5].io_button_cond/sync/D[0]
    SLICE_X42Y53         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.831     2.020    forLoop_idx_0_379021427[5].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  forLoop_idx_0_379021427[5].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.358ns (18.503%)  route 1.578ns (81.497%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           1.105     1.373    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.418 r  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          0.307     1.725    reset_cond/D_ctr_q_reg[26]
    SLICE_X51Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.770 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.167     1.937    game_datapath/game_cu/rst
    SLICE_X50Y50         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.835     2.025    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]_replica/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.358ns (18.503%)  route 1.578ns (81.497%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           1.105     1.373    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.418 r  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          0.307     1.725    reset_cond/D_ctr_q_reg[26]
    SLICE_X51Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.770 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.167     1.937    game_datapath/game_cu/rst
    SLICE_X50Y50         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.835     2.025    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.358ns (18.503%)  route 1.578ns (81.497%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           1.105     1.373    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.418 r  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          0.307     1.725    reset_cond/D_ctr_q_reg[26]
    SLICE_X51Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.770 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.167     1.937    game_datapath/game_cu/rst
    SLICE_X50Y50         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.835     2.025    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]/C

Slack:                    inf
  Source:                 io_button[5]
                            (input port)
  Destination:            game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.358ns (18.503%)  route 1.578ns (81.497%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[5] (IN)
                         net (fo=0)                   0.000     0.000    io_button[5]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[5]_inst/O
                         net (fo=3, routed)           1.105     1.373    game_datapath/game_regfiles/led_OBUF[5]
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.418 r  game_datapath/game_regfiles/out_sig0_i_127/O
                         net (fo=14, routed)          0.307     1.725    reset_cond/D_ctr_q_reg[26]
    SLICE_X51Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.770 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=498, routed)         0.167     1.937    game_datapath/game_cu/rst
    SLICE_X50Y50         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.835     2.025    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[6]_replica_1/C





