
com_rev4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c54  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004d14  08004d14  00014d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d4c  08004d4c  0002004c  2**0
                  CONTENTS
  4 .ARM          00000000  08004d4c  08004d4c  0002004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d4c  08004d4c  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08004d4c  08004d4c  00014d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d54  08004d54  00014d54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08004d58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000534  2000004c  08004da4  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000580  08004da4  00020580  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb7d  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f83  00000000  00000000  0002fbf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  00031b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d70  00000000  00000000  000329a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010fa6  00000000  00000000  00033710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010196  00000000  00000000  000446b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006409e  00000000  00000000  0005484c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b88ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003380  00000000  00000000  000b893c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000004c 	.word	0x2000004c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004cfc 	.word	0x08004cfc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000050 	.word	0x20000050
 8000104:	08004cfc 	.word	0x08004cfc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN7SpiPortC1Ev>:
#include <SpiPort.h>
SpiPort::SpiPort() {
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	0018      	movs	r0, r3
 800022c:	2306      	movs	r3, #6
 800022e:	001a      	movs	r2, r3
 8000230:	2100      	movs	r1, #0
 8000232:	f004 fd5b 	bl	8004cec <memset>
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	2206      	movs	r2, #6
 800023a:	189b      	adds	r3, r3, r2
 800023c:	2206      	movs	r2, #6
 800023e:	2100      	movs	r1, #0
 8000240:	0018      	movs	r0, r3
 8000242:	f004 fd53 	bl	8004cec <memset>
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	330c      	adds	r3, #12
 800024a:	2206      	movs	r2, #6
 800024c:	2100      	movs	r1, #0
 800024e:	0018      	movs	r0, r3
 8000250:	f004 fd4c 	bl	8004cec <memset>
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	2212      	movs	r2, #18
 8000258:	189b      	adds	r3, r3, r2
 800025a:	2206      	movs	r2, #6
 800025c:	2100      	movs	r1, #0
 800025e:	0018      	movs	r0, r3
 8000260:	f004 fd44 	bl	8004cec <memset>
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	3318      	adds	r3, #24
 8000268:	2206      	movs	r2, #6
 800026a:	2100      	movs	r1, #0
 800026c:	0018      	movs	r0, r3
 800026e:	f004 fd3d 	bl	8004cec <memset>
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	2225      	movs	r2, #37	; 0x25
 8000276:	2100      	movs	r1, #0
 8000278:	5499      	strb	r1, [r3, r2]
	this->port = GPIOA;
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2290      	movs	r2, #144	; 0x90
 800027e:	05d2      	lsls	r2, r2, #23
 8000280:	621a      	str	r2, [r3, #32]
	this->pin = 0;
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	2224      	movs	r2, #36	; 0x24
 8000286:	2100      	movs	r1, #0
 8000288:	5499      	strb	r1, [r3, r2]
}
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	0018      	movs	r0, r3
 800028e:	46bd      	mov	sp, r7
 8000290:	b002      	add	sp, #8
 8000292:	bd80      	pop	{r7, pc}

08000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>:
SpiPort::SpiPort(GPIO_TypeDef *port, uint8_t pin) {
	this->port = port;
	this->pin = pin;
}

void SpiPort::setCS(GPIO_TypeDef *port, uint8_t pin) {
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	60f8      	str	r0, [r7, #12]
 800029c:	60b9      	str	r1, [r7, #8]
 800029e:	1dfb      	adds	r3, r7, #7
 80002a0:	701a      	strb	r2, [r3, #0]
	this->port = port;
 80002a2:	68fb      	ldr	r3, [r7, #12]
 80002a4:	68ba      	ldr	r2, [r7, #8]
 80002a6:	621a      	str	r2, [r3, #32]
	this->pin = pin;
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	1dfa      	adds	r2, r7, #7
 80002ac:	2124      	movs	r1, #36	; 0x24
 80002ae:	7812      	ldrb	r2, [r2, #0]
 80002b0:	545a      	strb	r2, [r3, r1]
}
 80002b2:	46c0      	nop			; (mov r8, r8)
 80002b4:	46bd      	mov	sp, r7
 80002b6:	b004      	add	sp, #16
 80002b8:	bd80      	pop	{r7, pc}

080002ba <_ZN7SpiPort5setTxEPhS0_S0_S0_>:

void SpiPort::setTx(uint8_t *dat0, uint8_t *dat1, uint8_t *dat2, uint8_t *dat3) {
 80002ba:	b580      	push	{r7, lr}
 80002bc:	b084      	sub	sp, #16
 80002be:	af00      	add	r7, sp, #0
 80002c0:	60f8      	str	r0, [r7, #12]
 80002c2:	60b9      	str	r1, [r7, #8]
 80002c4:	607a      	str	r2, [r7, #4]
 80002c6:	603b      	str	r3, [r7, #0]
	this->tx[0] = *dat0;
 80002c8:	68bb      	ldr	r3, [r7, #8]
 80002ca:	781a      	ldrb	r2, [r3, #0]
 80002cc:	68fb      	ldr	r3, [r7, #12]
 80002ce:	719a      	strb	r2, [r3, #6]
	this->tx[1] = *dat1;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	781a      	ldrb	r2, [r3, #0]
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	71da      	strb	r2, [r3, #7]
	this->tx[2] = *dat2;
 80002d8:	683b      	ldr	r3, [r7, #0]
 80002da:	781a      	ldrb	r2, [r3, #0]
 80002dc:	68fb      	ldr	r3, [r7, #12]
 80002de:	721a      	strb	r2, [r3, #8]
	this->tx[3] = *dat3;
 80002e0:	69bb      	ldr	r3, [r7, #24]
 80002e2:	781a      	ldrb	r2, [r3, #0]
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	725a      	strb	r2, [r3, #9]
	this->tx[5] = this->tx[0] + this->tx[1] + this->tx[2] + this->tx[3] + this->tx[4];
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	799a      	ldrb	r2, [r3, #6]
 80002ec:	68fb      	ldr	r3, [r7, #12]
 80002ee:	79db      	ldrb	r3, [r3, #7]
 80002f0:	18d3      	adds	r3, r2, r3
 80002f2:	b2da      	uxtb	r2, r3
 80002f4:	68fb      	ldr	r3, [r7, #12]
 80002f6:	7a1b      	ldrb	r3, [r3, #8]
 80002f8:	18d3      	adds	r3, r2, r3
 80002fa:	b2da      	uxtb	r2, r3
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	7a5b      	ldrb	r3, [r3, #9]
 8000300:	18d3      	adds	r3, r2, r3
 8000302:	b2da      	uxtb	r2, r3
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	7a9b      	ldrb	r3, [r3, #10]
 8000308:	18d3      	adds	r3, r2, r3
 800030a:	b2da      	uxtb	r2, r3
 800030c:	68fb      	ldr	r3, [r7, #12]
 800030e:	72da      	strb	r2, [r3, #11]
}
 8000310:	46c0      	nop			; (mov r8, r8)
 8000312:	46bd      	mov	sp, r7
 8000314:	b004      	add	sp, #16
 8000316:	bd80      	pop	{r7, pc}

08000318 <_ZN7SpiPort6selectEv>:

void SpiPort::select() {
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
	this->port->BRR = (1 << this->pin);
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	2224      	movs	r2, #36	; 0x24
 8000324:	5c9b      	ldrb	r3, [r3, r2]
 8000326:	001a      	movs	r2, r3
 8000328:	2301      	movs	r3, #1
 800032a:	4093      	lsls	r3, r2
 800032c:	001a      	movs	r2, r3
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	6a1b      	ldr	r3, [r3, #32]
 8000332:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000334:	46c0      	nop			; (mov r8, r8)
 8000336:	46bd      	mov	sp, r7
 8000338:	b002      	add	sp, #8
 800033a:	bd80      	pop	{r7, pc}

0800033c <_ZN7SpiPort8unSelectEv>:

void SpiPort::unSelect() {
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
	this->port->BSRR = (1 << this->pin);
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	2224      	movs	r2, #36	; 0x24
 8000348:	5c9b      	ldrb	r3, [r3, r2]
 800034a:	001a      	movs	r2, r3
 800034c:	2301      	movs	r3, #1
 800034e:	4093      	lsls	r3, r2
 8000350:	001a      	movs	r2, r3
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	6a1b      	ldr	r3, [r3, #32]
 8000356:	619a      	str	r2, [r3, #24]
}
 8000358:	46c0      	nop			; (mov r8, r8)
 800035a:	46bd      	mov	sp, r7
 800035c:	b002      	add	sp, #8
 800035e:	bd80      	pop	{r7, pc}

08000360 <_ZN7SpiPort11rxSummCheckEv>:

uint8_t SpiPort::rxSummCheck() {
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
	if (this->rx[0] + this->rx[1] + this->rx[2] + this->rx[3] + this->rx[4] == this->rx[5]) {
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	001a      	movs	r2, r3
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	785b      	ldrb	r3, [r3, #1]
 8000372:	18d3      	adds	r3, r2, r3
 8000374:	687a      	ldr	r2, [r7, #4]
 8000376:	7892      	ldrb	r2, [r2, #2]
 8000378:	189b      	adds	r3, r3, r2
 800037a:	687a      	ldr	r2, [r7, #4]
 800037c:	78d2      	ldrb	r2, [r2, #3]
 800037e:	189b      	adds	r3, r3, r2
 8000380:	687a      	ldr	r2, [r7, #4]
 8000382:	7912      	ldrb	r2, [r2, #4]
 8000384:	189b      	adds	r3, r3, r2
 8000386:	687a      	ldr	r2, [r7, #4]
 8000388:	7952      	ldrb	r2, [r2, #5]
 800038a:	4293      	cmp	r3, r2
 800038c:	d101      	bne.n	8000392 <_ZN7SpiPort11rxSummCheckEv+0x32>
		return 1;
 800038e:	2301      	movs	r3, #1
 8000390:	e000      	b.n	8000394 <_ZN7SpiPort11rxSummCheckEv+0x34>
	}
	return 0;
 8000392:	2300      	movs	r3, #0
}
 8000394:	0018      	movs	r0, r3
 8000396:	46bd      	mov	sp, r7
 8000398:	b002      	add	sp, #8
 800039a:	bd80      	pop	{r7, pc}

0800039c <_ZN7SpiPort7changesEv>:

uint8_t SpiPort::changes() {
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
	if (this->rxPrev[0] != this->rx[0] || this->rxPrev[1] != this->rx[1] ||
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	7b1a      	ldrb	r2, [r3, #12]
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d117      	bne.n	80003e0 <_ZN7SpiPort7changesEv+0x44>
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	7b5a      	ldrb	r2, [r3, #13]
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	785b      	ldrb	r3, [r3, #1]
 80003b8:	429a      	cmp	r2, r3
 80003ba:	d111      	bne.n	80003e0 <_ZN7SpiPort7changesEv+0x44>
		this->rxPrev[2] != this->rx[2] || this->rxPrev[3] != this->rx[3] || this->rxPrev[4] != this->rx[4]) {
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	7b9a      	ldrb	r2, [r3, #14]
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	789b      	ldrb	r3, [r3, #2]
	if (this->rxPrev[0] != this->rx[0] || this->rxPrev[1] != this->rx[1] ||
 80003c4:	429a      	cmp	r2, r3
 80003c6:	d10b      	bne.n	80003e0 <_ZN7SpiPort7changesEv+0x44>
		this->rxPrev[2] != this->rx[2] || this->rxPrev[3] != this->rx[3] || this->rxPrev[4] != this->rx[4]) {
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	7bda      	ldrb	r2, [r3, #15]
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	78db      	ldrb	r3, [r3, #3]
 80003d0:	429a      	cmp	r2, r3
 80003d2:	d105      	bne.n	80003e0 <_ZN7SpiPort7changesEv+0x44>
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	7c1a      	ldrb	r2, [r3, #16]
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	791b      	ldrb	r3, [r3, #4]
 80003dc:	429a      	cmp	r2, r3
 80003de:	d015      	beq.n	800040c <_ZN7SpiPort7changesEv+0x70>

		this->rxPrev[0] = this->rx[0];
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	781a      	ldrb	r2, [r3, #0]
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	731a      	strb	r2, [r3, #12]
		this->rxPrev[1] = this->rx[1];
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	785a      	ldrb	r2, [r3, #1]
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	735a      	strb	r2, [r3, #13]
		this->rxPrev[2] = this->rx[2];
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	789a      	ldrb	r2, [r3, #2]
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	739a      	strb	r2, [r3, #14]
		this->rxPrev[3] = this->rx[3];
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	78da      	ldrb	r2, [r3, #3]
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	73da      	strb	r2, [r3, #15]
		this->rxPrev[4] = this->rx[4];
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	791a      	ldrb	r2, [r3, #4]
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	741a      	strb	r2, [r3, #16]
		return 1;
 8000408:	2301      	movs	r3, #1
 800040a:	e000      	b.n	800040e <_ZN7SpiPort7changesEv+0x72>
	}
	return 0;
 800040c:	2300      	movs	r3, #0
}
 800040e:	0018      	movs	r0, r3
 8000410:	46bd      	mov	sp, r7
 8000412:	b002      	add	sp, #8
 8000414:	bd80      	pop	{r7, pc}

08000416 <_ZN7SpiPort5getRxEv>:

uint8_t* SpiPort::getRx() {
 8000416:	b580      	push	{r7, lr}
 8000418:	b082      	sub	sp, #8
 800041a:	af00      	add	r7, sp, #0
 800041c:	6078      	str	r0, [r7, #4]
	return &this->rx[0];
 800041e:	687b      	ldr	r3, [r7, #4]
}
 8000420:	0018      	movs	r0, r3
 8000422:	46bd      	mov	sp, r7
 8000424:	b002      	add	sp, #8
 8000426:	bd80      	pop	{r7, pc}

08000428 <_ZN7SpiPort5getTxEv>:
uint8_t* SpiPort::getTx() {
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
	return &this->tx[0];
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	3306      	adds	r3, #6
}
 8000434:	0018      	movs	r0, r3
 8000436:	46bd      	mov	sp, r7
 8000438:	b002      	add	sp, #8
 800043a:	bd80      	pop	{r7, pc}

0800043c <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef *huart)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
	uartInterrupt(rxArrNum);
 8000444:	4b04      	ldr	r3, [pc, #16]	; (8000458 <HAL_UART_RxCpltCallback+0x1c>)
 8000446:	781b      	ldrb	r3, [r3, #0]
 8000448:	0018      	movs	r0, r3
 800044a:	f000 f87b 	bl	8000544 <uartInterrupt>
}
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	46bd      	mov	sp, r7
 8000452:	b002      	add	sp, #8
 8000454:	bd80      	pop	{r7, pc}
 8000456:	46c0      	nop			; (mov r8, r8)
 8000458:	20000351 	.word	0x20000351

0800045c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800045c:	b580      	push	{r7, lr}
 800045e:	b084      	sub	sp, #16
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
	HAL_UART_AbortReceive_IT(huart);
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	0018      	movs	r0, r3
 8000468:	f003 f976 	bl	8003758 <HAL_UART_AbortReceive_IT>
	uint32_t dr = USART2->RDR;
 800046c:	4b1a      	ldr	r3, [pc, #104]	; (80004d8 <HAL_UART_ErrorCallback+0x7c>)
 800046e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000470:	b29b      	uxth	r3, r3
 8000472:	60fb      	str	r3, [r7, #12]
	uint32_t er = HAL_UART_GetError(huart);
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	0018      	movs	r0, r3
 8000478:	f003 fd11 	bl	8003e9e <HAL_UART_GetError>
 800047c:	0003      	movs	r3, r0
 800047e:	60bb      	str	r3, [r7, #8]
	if (er & HAL_UART_ERROR_PE) {
 8000480:	68bb      	ldr	r3, [r7, #8]
 8000482:	2201      	movs	r2, #1
 8000484:	4013      	ands	r3, r2
 8000486:	d003      	beq.n	8000490 <HAL_UART_ErrorCallback+0x34>
		__HAL_UART_CLEAR_PEFLAG(huart);
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	2201      	movs	r2, #1
 800048e:	621a      	str	r2, [r3, #32]
	}
	if (er & HAL_UART_ERROR_NE) {
 8000490:	68bb      	ldr	r3, [r7, #8]
 8000492:	2202      	movs	r2, #2
 8000494:	4013      	ands	r3, r2
 8000496:	d003      	beq.n	80004a0 <HAL_UART_ErrorCallback+0x44>
		__HAL_UART_CLEAR_NEFLAG(huart);
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	2204      	movs	r2, #4
 800049e:	621a      	str	r2, [r3, #32]
	}
	if (er & HAL_UART_ERROR_FE) {
 80004a0:	68bb      	ldr	r3, [r7, #8]
 80004a2:	2204      	movs	r2, #4
 80004a4:	4013      	ands	r3, r2
 80004a6:	d003      	beq.n	80004b0 <HAL_UART_ErrorCallback+0x54>
		__HAL_UART_CLEAR_FEFLAG(huart);
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	2202      	movs	r2, #2
 80004ae:	621a      	str	r2, [r3, #32]
	}
	if (er & HAL_UART_ERROR_ORE) {
 80004b0:	68bb      	ldr	r3, [r7, #8]
 80004b2:	2208      	movs	r2, #8
 80004b4:	4013      	ands	r3, r2
 80004b6:	d003      	beq.n	80004c0 <HAL_UART_ErrorCallback+0x64>
		__HAL_UART_CLEAR_OREFLAG(huart);
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	2208      	movs	r2, #8
 80004be:	621a      	str	r2, [r3, #32]
	}
	if (er & HAL_UART_ERROR_DMA) {
 80004c0:	68bb      	ldr	r3, [r7, #8]
 80004c2:	2210      	movs	r2, #16
 80004c4:	4013      	ands	r3, r2
 80004c6:	d003      	beq.n	80004d0 <HAL_UART_ErrorCallback+0x74>
		__HAL_UART_CLEAR_NEFLAG(huart);
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	2204      	movs	r2, #4
 80004ce:	621a      	str	r2, [r3, #32]
	}
	//huart->ErrorCode = HAL_UART_ERROR_NONE;
}
 80004d0:	46c0      	nop			; (mov r8, r8)
 80004d2:	46bd      	mov	sp, r7
 80004d4:	b004      	add	sp, #16
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	40004400 	.word	0x40004400

080004dc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback (UART_HandleTypeDef *huart)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
	uartTxState = 0;
 80004e4:	4b03      	ldr	r3, [pc, #12]	; (80004f4 <HAL_UART_TxCpltCallback+0x18>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	701a      	strb	r2, [r3, #0]
}
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b002      	add	sp, #8
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	20000393 	.word	0x20000393

080004f8 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
	spiState = 2;
 8000500:	4b03      	ldr	r3, [pc, #12]	; (8000510 <HAL_SPI_TxRxCpltCallback+0x18>)
 8000502:	2202      	movs	r2, #2
 8000504:	701a      	strb	r2, [r3, #0]
}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	46bd      	mov	sp, r7
 800050a:	b002      	add	sp, #8
 800050c:	bd80      	pop	{r7, pc}
 800050e:	46c0      	nop			; (mov r8, r8)
 8000510:	20000578 	.word	0x20000578

08000514 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
	++RxMs;
 800051c:	4b07      	ldr	r3, [pc, #28]	; (800053c <HAL_TIM_PeriodElapsedCallback+0x28>)
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	3301      	adds	r3, #1
 8000522:	b2da      	uxtb	r2, r3
 8000524:	4b05      	ldr	r3, [pc, #20]	; (800053c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000526:	701a      	strb	r2, [r3, #0]
	++TxMs;
 8000528:	4b05      	ldr	r3, [pc, #20]	; (8000540 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800052a:	881b      	ldrh	r3, [r3, #0]
 800052c:	3301      	adds	r3, #1
 800052e:	b29a      	uxth	r2, r3
 8000530:	4b03      	ldr	r3, [pc, #12]	; (8000540 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000532:	801a      	strh	r2, [r3, #0]
}
 8000534:	46c0      	nop			; (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	b002      	add	sp, #8
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000356 	.word	0x20000356
 8000540:	20000358 	.word	0x20000358

08000544 <uartInterrupt>:

void uartInterrupt(uint8_t num) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	0002      	movs	r2, r0
 800054c:	1dfb      	adds	r3, r7, #7
 800054e:	701a      	strb	r2, [r3, #0]
		uartRxState[num] = 2;
 8000550:	1dfb      	adds	r3, r7, #7
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	4a0f      	ldr	r2, [pc, #60]	; (8000594 <uartInterrupt+0x50>)
 8000556:	2102      	movs	r1, #2
 8000558:	54d1      	strb	r1, [r2, r3]
		if (num) {
 800055a:	1dfb      	adds	r3, r7, #7
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	2b00      	cmp	r3, #0
 8000560:	d00a      	beq.n	8000578 <uartInterrupt+0x34>
			uartRxState[0] = 1;
 8000562:	4b0c      	ldr	r3, [pc, #48]	; (8000594 <uartInterrupt+0x50>)
 8000564:	2201      	movs	r2, #1
 8000566:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart2, uartRx[0], 53);
 8000568:	4b0b      	ldr	r3, [pc, #44]	; (8000598 <uartInterrupt+0x54>)
 800056a:	6819      	ldr	r1, [r3, #0]
 800056c:	4b0b      	ldr	r3, [pc, #44]	; (800059c <uartInterrupt+0x58>)
 800056e:	2235      	movs	r2, #53	; 0x35
 8000570:	0018      	movs	r0, r3
 8000572:	f003 f899 	bl	80036a8 <HAL_UART_Receive_IT>
		} else {
			uartRxState[1] = 1;
			HAL_UART_Receive_IT(&huart2, uartRx[1], 53);
		}
}
 8000576:	e009      	b.n	800058c <uartInterrupt+0x48>
			uartRxState[1] = 1;
 8000578:	4b06      	ldr	r3, [pc, #24]	; (8000594 <uartInterrupt+0x50>)
 800057a:	2201      	movs	r2, #1
 800057c:	705a      	strb	r2, [r3, #1]
			HAL_UART_Receive_IT(&huart2, uartRx[1], 53);
 800057e:	4b06      	ldr	r3, [pc, #24]	; (8000598 <uartInterrupt+0x54>)
 8000580:	6859      	ldr	r1, [r3, #4]
 8000582:	4b06      	ldr	r3, [pc, #24]	; (800059c <uartInterrupt+0x58>)
 8000584:	2235      	movs	r2, #53	; 0x35
 8000586:	0018      	movs	r0, r3
 8000588:	f003 f88e 	bl	80036a8 <HAL_UART_Receive_IT>
}
 800058c:	46c0      	nop			; (mov r8, r8)
 800058e:	46bd      	mov	sp, r7
 8000590:	b002      	add	sp, #8
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20000354 	.word	0x20000354
 8000598:	20000000 	.word	0x20000000
 800059c:	2000019c 	.word	0x2000019c

080005a0 <uartProcessing>:

void uartProcessing(uint8_t num) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	0002      	movs	r2, r0
 80005a8:	1dfb      	adds	r3, r7, #7
 80005aa:	701a      	strb	r2, [r3, #0]
	switch (uartRxState[num]) {
 80005ac:	1dfb      	adds	r3, r7, #7
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	4a6a      	ldr	r2, [pc, #424]	; (800075c <uartProcessing+0x1bc>)
 80005b2:	5cd3      	ldrb	r3, [r2, r3]
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d002      	beq.n	80005be <uartProcessing+0x1e>
 80005b8:	2b02      	cmp	r3, #2
 80005ba:	d03c      	beq.n	8000636 <uartProcessing+0x96>
			}
		}
		rxArrNum ? rxArrNum = 0 : rxArrNum = 1;
		break;
	}
}
 80005bc:	e0ca      	b.n	8000754 <uartProcessing+0x1b4>
		if (huart2.RxXferCount < 0x0035 && huart2.RxXferCount > 0) {
 80005be:	4b68      	ldr	r3, [pc, #416]	; (8000760 <uartProcessing+0x1c0>)
 80005c0:	225a      	movs	r2, #90	; 0x5a
 80005c2:	5a9b      	ldrh	r3, [r3, r2]
 80005c4:	b29b      	uxth	r3, r3
 80005c6:	2b34      	cmp	r3, #52	; 0x34
 80005c8:	d807      	bhi.n	80005da <uartProcessing+0x3a>
 80005ca:	4b65      	ldr	r3, [pc, #404]	; (8000760 <uartProcessing+0x1c0>)
 80005cc:	225a      	movs	r2, #90	; 0x5a
 80005ce:	5a9b      	ldrh	r3, [r3, r2]
 80005d0:	b29b      	uxth	r3, r3
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <uartProcessing+0x3a>
 80005d6:	2301      	movs	r3, #1
 80005d8:	e000      	b.n	80005dc <uartProcessing+0x3c>
 80005da:	2300      	movs	r3, #0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d100      	bne.n	80005e2 <uartProcessing+0x42>
 80005e0:	e0b7      	b.n	8000752 <uartProcessing+0x1b2>
			switch (rxStarted) {
 80005e2:	4b60      	ldr	r3, [pc, #384]	; (8000764 <uartProcessing+0x1c4>)
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d002      	beq.n	80005f0 <uartProcessing+0x50>
 80005ea:	2b01      	cmp	r3, #1
 80005ec:	d007      	beq.n	80005fe <uartProcessing+0x5e>
		break;
 80005ee:	e0b0      	b.n	8000752 <uartProcessing+0x1b2>
				rxStarted = 1;
 80005f0:	4b5c      	ldr	r3, [pc, #368]	; (8000764 <uartProcessing+0x1c4>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	701a      	strb	r2, [r3, #0]
				RxMs = 0;
 80005f6:	4b5c      	ldr	r3, [pc, #368]	; (8000768 <uartProcessing+0x1c8>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	701a      	strb	r2, [r3, #0]
				break;
 80005fc:	e01a      	b.n	8000634 <uartProcessing+0x94>
				if (RxMs > UART_RX_PERIOD_MS / 5) {
 80005fe:	4b5a      	ldr	r3, [pc, #360]	; (8000768 <uartProcessing+0x1c8>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	2b02      	cmp	r3, #2
 8000604:	d915      	bls.n	8000632 <uartProcessing+0x92>
					rxStarted = 0;
 8000606:	4b57      	ldr	r3, [pc, #348]	; (8000764 <uartProcessing+0x1c4>)
 8000608:	2200      	movs	r2, #0
 800060a:	701a      	strb	r2, [r3, #0]
					HAL_UART_AbortReceive_IT(&huart2);
 800060c:	4b54      	ldr	r3, [pc, #336]	; (8000760 <uartProcessing+0x1c0>)
 800060e:	0018      	movs	r0, r3
 8000610:	f003 f8a2 	bl	8003758 <HAL_UART_AbortReceive_IT>
					uartRxState[num] = 1;
 8000614:	1dfb      	adds	r3, r7, #7
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	4a50      	ldr	r2, [pc, #320]	; (800075c <uartProcessing+0x1bc>)
 800061a:	2101      	movs	r1, #1
 800061c:	54d1      	strb	r1, [r2, r3]
					HAL_UART_Receive_IT(&huart2, uartRx[num], 53);
 800061e:	1dfb      	adds	r3, r7, #7
 8000620:	781a      	ldrb	r2, [r3, #0]
 8000622:	4b52      	ldr	r3, [pc, #328]	; (800076c <uartProcessing+0x1cc>)
 8000624:	0092      	lsls	r2, r2, #2
 8000626:	58d1      	ldr	r1, [r2, r3]
 8000628:	4b4d      	ldr	r3, [pc, #308]	; (8000760 <uartProcessing+0x1c0>)
 800062a:	2235      	movs	r2, #53	; 0x35
 800062c:	0018      	movs	r0, r3
 800062e:	f003 f83b 	bl	80036a8 <HAL_UART_Receive_IT>
				break;
 8000632:	46c0      	nop			; (mov r8, r8)
		break;
 8000634:	e08d      	b.n	8000752 <uartProcessing+0x1b2>
		uartRxState[num] = 0;
 8000636:	1dfb      	adds	r3, r7, #7
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	4a48      	ldr	r2, [pc, #288]	; (800075c <uartProcessing+0x1bc>)
 800063c:	2100      	movs	r1, #0
 800063e:	54d1      	strb	r1, [r2, r3]
		rxStarted = 0;
 8000640:	4b48      	ldr	r3, [pc, #288]	; (8000764 <uartProcessing+0x1c4>)
 8000642:	2200      	movs	r2, #0
 8000644:	701a      	strb	r2, [r3, #0]
		if (uartRx[num][0] == 0x55 && uartRx[num][1] == 0xAA && uartRx[num][2] == 0x30) {
 8000646:	1dfb      	adds	r3, r7, #7
 8000648:	781a      	ldrb	r2, [r3, #0]
 800064a:	4b48      	ldr	r3, [pc, #288]	; (800076c <uartProcessing+0x1cc>)
 800064c:	0092      	lsls	r2, r2, #2
 800064e:	58d3      	ldr	r3, [r2, r3]
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	2b55      	cmp	r3, #85	; 0x55
 8000654:	d000      	beq.n	8000658 <uartProcessing+0xb8>
 8000656:	e070      	b.n	800073a <uartProcessing+0x19a>
 8000658:	1dfb      	adds	r3, r7, #7
 800065a:	781a      	ldrb	r2, [r3, #0]
 800065c:	4b43      	ldr	r3, [pc, #268]	; (800076c <uartProcessing+0x1cc>)
 800065e:	0092      	lsls	r2, r2, #2
 8000660:	58d3      	ldr	r3, [r2, r3]
 8000662:	3301      	adds	r3, #1
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	2baa      	cmp	r3, #170	; 0xaa
 8000668:	d167      	bne.n	800073a <uartProcessing+0x19a>
 800066a:	1dfb      	adds	r3, r7, #7
 800066c:	781a      	ldrb	r2, [r3, #0]
 800066e:	4b3f      	ldr	r3, [pc, #252]	; (800076c <uartProcessing+0x1cc>)
 8000670:	0092      	lsls	r2, r2, #2
 8000672:	58d3      	ldr	r3, [r2, r3]
 8000674:	3302      	adds	r3, #2
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	2b30      	cmp	r3, #48	; 0x30
 800067a:	d15e      	bne.n	800073a <uartProcessing+0x19a>
			uint16_t uartRxSumm = 0;
 800067c:	230e      	movs	r3, #14
 800067e:	18fb      	adds	r3, r7, r3
 8000680:	2200      	movs	r2, #0
 8000682:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i <= 50; i++) {
 8000684:	230d      	movs	r3, #13
 8000686:	18fb      	adds	r3, r7, r3
 8000688:	2200      	movs	r2, #0
 800068a:	701a      	strb	r2, [r3, #0]
 800068c:	200d      	movs	r0, #13
 800068e:	183b      	adds	r3, r7, r0
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b32      	cmp	r3, #50	; 0x32
 8000694:	d815      	bhi.n	80006c2 <uartProcessing+0x122>
				uartRxSumm += uartRx[num][i];
 8000696:	1dfb      	adds	r3, r7, #7
 8000698:	781a      	ldrb	r2, [r3, #0]
 800069a:	4b34      	ldr	r3, [pc, #208]	; (800076c <uartProcessing+0x1cc>)
 800069c:	0092      	lsls	r2, r2, #2
 800069e:	58d2      	ldr	r2, [r2, r3]
 80006a0:	183b      	adds	r3, r7, r0
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	18d3      	adds	r3, r2, r3
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b299      	uxth	r1, r3
 80006aa:	220e      	movs	r2, #14
 80006ac:	18bb      	adds	r3, r7, r2
 80006ae:	18ba      	adds	r2, r7, r2
 80006b0:	8812      	ldrh	r2, [r2, #0]
 80006b2:	188a      	adds	r2, r1, r2
 80006b4:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i <= 50; i++) {
 80006b6:	183b      	adds	r3, r7, r0
 80006b8:	781a      	ldrb	r2, [r3, #0]
 80006ba:	183b      	adds	r3, r7, r0
 80006bc:	3201      	adds	r2, #1
 80006be:	701a      	strb	r2, [r3, #0]
 80006c0:	e7e4      	b.n	800068c <uartProcessing+0xec>
			if ((uint8_t) uartRxSumm == uartRx[num][51] && (uint8_t) (uartRxSumm >> 8) == uartRx[num][52] && spiState != 1) {
 80006c2:	200e      	movs	r0, #14
 80006c4:	183b      	adds	r3, r7, r0
 80006c6:	881b      	ldrh	r3, [r3, #0]
 80006c8:	b2da      	uxtb	r2, r3
 80006ca:	1dfb      	adds	r3, r7, #7
 80006cc:	7819      	ldrb	r1, [r3, #0]
 80006ce:	4b27      	ldr	r3, [pc, #156]	; (800076c <uartProcessing+0x1cc>)
 80006d0:	0089      	lsls	r1, r1, #2
 80006d2:	58cb      	ldr	r3, [r1, r3]
 80006d4:	3333      	adds	r3, #51	; 0x33
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	429a      	cmp	r2, r3
 80006da:	d12e      	bne.n	800073a <uartProcessing+0x19a>
 80006dc:	183b      	adds	r3, r7, r0
 80006de:	881b      	ldrh	r3, [r3, #0]
 80006e0:	0a1b      	lsrs	r3, r3, #8
 80006e2:	b29b      	uxth	r3, r3
 80006e4:	b2da      	uxtb	r2, r3
 80006e6:	1dfb      	adds	r3, r7, #7
 80006e8:	7819      	ldrb	r1, [r3, #0]
 80006ea:	4b20      	ldr	r3, [pc, #128]	; (800076c <uartProcessing+0x1cc>)
 80006ec:	0089      	lsls	r1, r1, #2
 80006ee:	58cb      	ldr	r3, [r1, r3]
 80006f0:	3334      	adds	r3, #52	; 0x34
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	d120      	bne.n	800073a <uartProcessing+0x19a>
 80006f8:	4b1d      	ldr	r3, [pc, #116]	; (8000770 <uartProcessing+0x1d0>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b01      	cmp	r3, #1
 80006fe:	d01c      	beq.n	800073a <uartProcessing+0x19a>
				for (uint8_t i = 0; i <= 52; i++) {
 8000700:	230c      	movs	r3, #12
 8000702:	18fb      	adds	r3, r7, r3
 8000704:	2200      	movs	r2, #0
 8000706:	701a      	strb	r2, [r3, #0]
 8000708:	210c      	movs	r1, #12
 800070a:	187b      	adds	r3, r7, r1
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	2b34      	cmp	r3, #52	; 0x34
 8000710:	d813      	bhi.n	800073a <uartProcessing+0x19a>
					uartRxSaved[i] = uartRx[num][i];
 8000712:	1dfb      	adds	r3, r7, #7
 8000714:	781a      	ldrb	r2, [r3, #0]
 8000716:	4b15      	ldr	r3, [pc, #84]	; (800076c <uartProcessing+0x1cc>)
 8000718:	0092      	lsls	r2, r2, #2
 800071a:	58d2      	ldr	r2, [r2, r3]
 800071c:	187b      	adds	r3, r7, r1
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	18d2      	adds	r2, r2, r3
 8000722:	0008      	movs	r0, r1
 8000724:	187b      	adds	r3, r7, r1
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	7811      	ldrb	r1, [r2, #0]
 800072a:	4a12      	ldr	r2, [pc, #72]	; (8000774 <uartProcessing+0x1d4>)
 800072c:	54d1      	strb	r1, [r2, r3]
				for (uint8_t i = 0; i <= 52; i++) {
 800072e:	183b      	adds	r3, r7, r0
 8000730:	781a      	ldrb	r2, [r3, #0]
 8000732:	183b      	adds	r3, r7, r0
 8000734:	3201      	adds	r2, #1
 8000736:	701a      	strb	r2, [r3, #0]
 8000738:	e7e6      	b.n	8000708 <uartProcessing+0x168>
		rxArrNum ? rxArrNum = 0 : rxArrNum = 1;
 800073a:	4b0f      	ldr	r3, [pc, #60]	; (8000778 <uartProcessing+0x1d8>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d003      	beq.n	800074a <uartProcessing+0x1aa>
 8000742:	4b0d      	ldr	r3, [pc, #52]	; (8000778 <uartProcessing+0x1d8>)
 8000744:	2200      	movs	r2, #0
 8000746:	701a      	strb	r2, [r3, #0]
		break;
 8000748:	e004      	b.n	8000754 <uartProcessing+0x1b4>
		rxArrNum ? rxArrNum = 0 : rxArrNum = 1;
 800074a:	4b0b      	ldr	r3, [pc, #44]	; (8000778 <uartProcessing+0x1d8>)
 800074c:	2201      	movs	r2, #1
 800074e:	701a      	strb	r2, [r3, #0]
		break;
 8000750:	e000      	b.n	8000754 <uartProcessing+0x1b4>
		break;
 8000752:	46c0      	nop			; (mov r8, r8)
}
 8000754:	46c0      	nop			; (mov r8, r8)
 8000756:	46bd      	mov	sp, r7
 8000758:	b004      	add	sp, #16
 800075a:	bd80      	pop	{r7, pc}
 800075c:	20000354 	.word	0x20000354
 8000760:	2000019c 	.word	0x2000019c
 8000764:	20000352 	.word	0x20000352
 8000768:	20000356 	.word	0x20000356
 800076c:	20000000 	.word	0x20000000
 8000770:	20000578 	.word	0x20000578
 8000774:	2000031c 	.word	0x2000031c
 8000778:	20000351 	.word	0x20000351

0800077c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800077c:	b5b0      	push	{r4, r5, r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	spiPort[0].setCS(GPIOC, 9);
 8000782:	49d8      	ldr	r1, [pc, #864]	; (8000ae4 <main+0x368>)
 8000784:	4bd8      	ldr	r3, [pc, #864]	; (8000ae8 <main+0x36c>)
 8000786:	2209      	movs	r2, #9
 8000788:	0018      	movs	r0, r3
 800078a:	f7ff fd83 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[1].setCS(GPIOC, 8);
 800078e:	49d5      	ldr	r1, [pc, #852]	; (8000ae4 <main+0x368>)
 8000790:	4bd6      	ldr	r3, [pc, #856]	; (8000aec <main+0x370>)
 8000792:	2208      	movs	r2, #8
 8000794:	0018      	movs	r0, r3
 8000796:	f7ff fd7d 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[2].setCS(GPIOC, 7);
 800079a:	49d2      	ldr	r1, [pc, #840]	; (8000ae4 <main+0x368>)
 800079c:	4bd4      	ldr	r3, [pc, #848]	; (8000af0 <main+0x374>)
 800079e:	2207      	movs	r2, #7
 80007a0:	0018      	movs	r0, r3
 80007a2:	f7ff fd77 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[3].setCS(GPIOC, 6);
 80007a6:	49cf      	ldr	r1, [pc, #828]	; (8000ae4 <main+0x368>)
 80007a8:	4bd2      	ldr	r3, [pc, #840]	; (8000af4 <main+0x378>)
 80007aa:	2206      	movs	r2, #6
 80007ac:	0018      	movs	r0, r3
 80007ae:	f7ff fd71 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[4].setCS(GPIOB, 15);
 80007b2:	49d1      	ldr	r1, [pc, #836]	; (8000af8 <main+0x37c>)
 80007b4:	4bd1      	ldr	r3, [pc, #836]	; (8000afc <main+0x380>)
 80007b6:	220f      	movs	r2, #15
 80007b8:	0018      	movs	r0, r3
 80007ba:	f7ff fd6b 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[5].setCS(GPIOB, 14);
 80007be:	49ce      	ldr	r1, [pc, #824]	; (8000af8 <main+0x37c>)
 80007c0:	4bcf      	ldr	r3, [pc, #828]	; (8000b00 <main+0x384>)
 80007c2:	220e      	movs	r2, #14
 80007c4:	0018      	movs	r0, r3
 80007c6:	f7ff fd65 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[6].setCS(GPIOB, 13);
 80007ca:	49cb      	ldr	r1, [pc, #812]	; (8000af8 <main+0x37c>)
 80007cc:	4bcd      	ldr	r3, [pc, #820]	; (8000b04 <main+0x388>)
 80007ce:	220d      	movs	r2, #13
 80007d0:	0018      	movs	r0, r3
 80007d2:	f7ff fd5f 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[7].setCS(GPIOB, 12);
 80007d6:	49c8      	ldr	r1, [pc, #800]	; (8000af8 <main+0x37c>)
 80007d8:	4bcb      	ldr	r3, [pc, #812]	; (8000b08 <main+0x38c>)
 80007da:	220c      	movs	r2, #12
 80007dc:	0018      	movs	r0, r3
 80007de:	f7ff fd59 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[8].setCS(GPIOB, 2);
 80007e2:	49c5      	ldr	r1, [pc, #788]	; (8000af8 <main+0x37c>)
 80007e4:	4bc9      	ldr	r3, [pc, #804]	; (8000b0c <main+0x390>)
 80007e6:	2202      	movs	r2, #2
 80007e8:	0018      	movs	r0, r3
 80007ea:	f7ff fd53 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[9].setCS(GPIOB, 1);
 80007ee:	49c2      	ldr	r1, [pc, #776]	; (8000af8 <main+0x37c>)
 80007f0:	4bc7      	ldr	r3, [pc, #796]	; (8000b10 <main+0x394>)
 80007f2:	2201      	movs	r2, #1
 80007f4:	0018      	movs	r0, r3
 80007f6:	f7ff fd4d 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[10].setCS(GPIOB, 0);
 80007fa:	49bf      	ldr	r1, [pc, #764]	; (8000af8 <main+0x37c>)
 80007fc:	4bc5      	ldr	r3, [pc, #788]	; (8000b14 <main+0x398>)
 80007fe:	2200      	movs	r2, #0
 8000800:	0018      	movs	r0, r3
 8000802:	f7ff fd47 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[11].setCS(GPIOC, 5);
 8000806:	49b7      	ldr	r1, [pc, #732]	; (8000ae4 <main+0x368>)
 8000808:	4bc3      	ldr	r3, [pc, #780]	; (8000b18 <main+0x39c>)
 800080a:	2205      	movs	r2, #5
 800080c:	0018      	movs	r0, r3
 800080e:	f7ff fd41 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000812:	f000 fe09 	bl	8001428 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000816:	f000 fa1f 	bl	8000c58 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800081a:	f000 fb31 	bl	8000e80 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 800081e:	f000 fb09 	bl	8000e34 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 8000822:	f000 fad3 	bl	8000dcc <_ZL19MX_USART2_UART_Initv>
  MX_SPI1_Init();
 8000826:	f000 fa69 	bl	8000cfc <_ZL12MX_SPI1_Initv>
  MX_TIM6_Init();
 800082a:	f000 faa9 	bl	8000d80 <_ZL12MX_TIM6_Initv>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6); //Vklychenie taimera 6
 800082e:	4bbb      	ldr	r3, [pc, #748]	; (8000b1c <main+0x3a0>)
 8000830:	0018      	movs	r0, r3
 8000832:	f002 fc6d 	bl	8003110 <HAL_TIM_Base_Start_IT>
  uartRxState[0] = 1;
 8000836:	4bba      	ldr	r3, [pc, #744]	; (8000b20 <main+0x3a4>)
 8000838:	2201      	movs	r2, #1
 800083a:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart2, uartRx[0], 53); // Priem po UART
 800083c:	4bb9      	ldr	r3, [pc, #740]	; (8000b24 <main+0x3a8>)
 800083e:	6819      	ldr	r1, [r3, #0]
 8000840:	4bb9      	ldr	r3, [pc, #740]	; (8000b28 <main+0x3ac>)
 8000842:	2235      	movs	r2, #53	; 0x35
 8000844:	0018      	movs	r0, r3
 8000846:	f002 ff2f 	bl	80036a8 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* Обработка приема по UART */
	  uartProcessing(0);
 800084a:	2000      	movs	r0, #0
 800084c:	f7ff fea8 	bl	80005a0 <uartProcessing>
	  uartProcessing(1);
 8000850:	2001      	movs	r0, #1
 8000852:	f7ff fea5 	bl	80005a0 <uartProcessing>

	  /* Обработка приемо-передачи по SPI */
	  switch (spiState) {
 8000856:	4bb5      	ldr	r3, [pc, #724]	; (8000b2c <main+0x3b0>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d002      	beq.n	8000864 <main+0xe8>
 800085e:	2b02      	cmp	r3, #2
 8000860:	d06a      	beq.n	8000938 <main+0x1bc>
 8000862:	e185      	b.n	8000b70 <main+0x3f4>
		case 0:
			spiState = 1;
 8000864:	4bb1      	ldr	r3, [pc, #708]	; (8000b2c <main+0x3b0>)
 8000866:	2201      	movs	r2, #1
 8000868:	701a      	strb	r2, [r3, #0]
			port == 0 ? spiPort[11].unSelect() : spiPort[port - 1].unSelect();
 800086a:	4bb1      	ldr	r3, [pc, #708]	; (8000b30 <main+0x3b4>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d104      	bne.n	800087c <main+0x100>
 8000872:	4ba9      	ldr	r3, [pc, #676]	; (8000b18 <main+0x39c>)
 8000874:	0018      	movs	r0, r3
 8000876:	f7ff fd61 	bl	800033c <_ZN7SpiPort8unSelectEv>
 800087a:	e00b      	b.n	8000894 <main+0x118>
 800087c:	4bac      	ldr	r3, [pc, #688]	; (8000b30 <main+0x3b4>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	1e5a      	subs	r2, r3, #1
 8000882:	0013      	movs	r3, r2
 8000884:	009b      	lsls	r3, r3, #2
 8000886:	189b      	adds	r3, r3, r2
 8000888:	00db      	lsls	r3, r3, #3
 800088a:	4a97      	ldr	r2, [pc, #604]	; (8000ae8 <main+0x36c>)
 800088c:	189b      	adds	r3, r3, r2
 800088e:	0018      	movs	r0, r3
 8000890:	f7ff fd54 	bl	800033c <_ZN7SpiPort8unSelectEv>
			spiPort[port].setTx(&uartRxSaved[4 * port + 3], &uartRxSaved[4 * port + 4], &uartRxSaved[4 * port + 5], &uartRxSaved[4 * port + 6]);
 8000894:	4ba6      	ldr	r3, [pc, #664]	; (8000b30 <main+0x3b4>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	001a      	movs	r2, r3
 800089a:	0013      	movs	r3, r2
 800089c:	009b      	lsls	r3, r3, #2
 800089e:	189b      	adds	r3, r3, r2
 80008a0:	00db      	lsls	r3, r3, #3
 80008a2:	4a91      	ldr	r2, [pc, #580]	; (8000ae8 <main+0x36c>)
 80008a4:	1898      	adds	r0, r3, r2
 80008a6:	4ba2      	ldr	r3, [pc, #648]	; (8000b30 <main+0x3b4>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	009b      	lsls	r3, r3, #2
 80008ac:	1cda      	adds	r2, r3, #3
 80008ae:	4ba1      	ldr	r3, [pc, #644]	; (8000b34 <main+0x3b8>)
 80008b0:	18d1      	adds	r1, r2, r3
 80008b2:	4b9f      	ldr	r3, [pc, #636]	; (8000b30 <main+0x3b4>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	3301      	adds	r3, #1
 80008b8:	009a      	lsls	r2, r3, #2
 80008ba:	4b9e      	ldr	r3, [pc, #632]	; (8000b34 <main+0x3b8>)
 80008bc:	18d4      	adds	r4, r2, r3
 80008be:	4b9c      	ldr	r3, [pc, #624]	; (8000b30 <main+0x3b4>)
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	1d5a      	adds	r2, r3, #5
 80008c6:	4b9b      	ldr	r3, [pc, #620]	; (8000b34 <main+0x3b8>)
 80008c8:	18d5      	adds	r5, r2, r3
 80008ca:	4b99      	ldr	r3, [pc, #612]	; (8000b30 <main+0x3b4>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	009b      	lsls	r3, r3, #2
 80008d0:	1d9a      	adds	r2, r3, #6
 80008d2:	4b98      	ldr	r3, [pc, #608]	; (8000b34 <main+0x3b8>)
 80008d4:	18d3      	adds	r3, r2, r3
 80008d6:	9300      	str	r3, [sp, #0]
 80008d8:	002b      	movs	r3, r5
 80008da:	0022      	movs	r2, r4
 80008dc:	f7ff fced 	bl	80002ba <_ZN7SpiPort5setTxEPhS0_S0_S0_>
			spiPort[port].select();
 80008e0:	4b93      	ldr	r3, [pc, #588]	; (8000b30 <main+0x3b4>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	001a      	movs	r2, r3
 80008e6:	0013      	movs	r3, r2
 80008e8:	009b      	lsls	r3, r3, #2
 80008ea:	189b      	adds	r3, r3, r2
 80008ec:	00db      	lsls	r3, r3, #3
 80008ee:	4a7e      	ldr	r2, [pc, #504]	; (8000ae8 <main+0x36c>)
 80008f0:	189b      	adds	r3, r3, r2
 80008f2:	0018      	movs	r0, r3
 80008f4:	f7ff fd10 	bl	8000318 <_ZN7SpiPort6selectEv>
			HAL_SPI_TransmitReceive_IT(&hspi1, spiPort[port].getTx(), spiPort[port].getRx(), 6);
 80008f8:	4b8d      	ldr	r3, [pc, #564]	; (8000b30 <main+0x3b4>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	001a      	movs	r2, r3
 80008fe:	0013      	movs	r3, r2
 8000900:	009b      	lsls	r3, r3, #2
 8000902:	189b      	adds	r3, r3, r2
 8000904:	00db      	lsls	r3, r3, #3
 8000906:	4a78      	ldr	r2, [pc, #480]	; (8000ae8 <main+0x36c>)
 8000908:	189b      	adds	r3, r3, r2
 800090a:	0018      	movs	r0, r3
 800090c:	f7ff fd8c 	bl	8000428 <_ZN7SpiPort5getTxEv>
 8000910:	0004      	movs	r4, r0
 8000912:	4b87      	ldr	r3, [pc, #540]	; (8000b30 <main+0x3b4>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	001a      	movs	r2, r3
 8000918:	0013      	movs	r3, r2
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	189b      	adds	r3, r3, r2
 800091e:	00db      	lsls	r3, r3, #3
 8000920:	4a71      	ldr	r2, [pc, #452]	; (8000ae8 <main+0x36c>)
 8000922:	189b      	adds	r3, r3, r2
 8000924:	0018      	movs	r0, r3
 8000926:	f7ff fd76 	bl	8000416 <_ZN7SpiPort5getRxEv>
 800092a:	0002      	movs	r2, r0
 800092c:	4882      	ldr	r0, [pc, #520]	; (8000b38 <main+0x3bc>)
 800092e:	2306      	movs	r3, #6
 8000930:	0021      	movs	r1, r4
 8000932:	f001 fee3 	bl	80026fc <HAL_SPI_TransmitReceive_IT>
			break;
 8000936:	e11b      	b.n	8000b70 <main+0x3f4>
		case 2:
			spiState = 0;
 8000938:	4b7c      	ldr	r3, [pc, #496]	; (8000b2c <main+0x3b0>)
 800093a:	2200      	movs	r2, #0
 800093c:	701a      	strb	r2, [r3, #0]
			if (spiPort[port].rxSummCheck()) {
 800093e:	4b7c      	ldr	r3, [pc, #496]	; (8000b30 <main+0x3b4>)
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	001a      	movs	r2, r3
 8000944:	0013      	movs	r3, r2
 8000946:	009b      	lsls	r3, r3, #2
 8000948:	189b      	adds	r3, r3, r2
 800094a:	00db      	lsls	r3, r3, #3
 800094c:	4a66      	ldr	r2, [pc, #408]	; (8000ae8 <main+0x36c>)
 800094e:	189b      	adds	r3, r3, r2
 8000950:	0018      	movs	r0, r3
 8000952:	f7ff fd05 	bl	8000360 <_ZN7SpiPort11rxSummCheckEv>
 8000956:	0003      	movs	r3, r0
 8000958:	1e5a      	subs	r2, r3, #1
 800095a:	4193      	sbcs	r3, r2
 800095c:	b2db      	uxtb	r3, r3
 800095e:	2b00      	cmp	r3, #0
 8000960:	d100      	bne.n	8000964 <main+0x1e8>
 8000962:	e104      	b.n	8000b6e <main+0x3f2>
				uartTx[4 * port + 5] = *(spiPort[port].getRx());
 8000964:	4b72      	ldr	r3, [pc, #456]	; (8000b30 <main+0x3b4>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	001a      	movs	r2, r3
 800096a:	0013      	movs	r3, r2
 800096c:	009b      	lsls	r3, r3, #2
 800096e:	189b      	adds	r3, r3, r2
 8000970:	00db      	lsls	r3, r3, #3
 8000972:	4a5d      	ldr	r2, [pc, #372]	; (8000ae8 <main+0x36c>)
 8000974:	189b      	adds	r3, r3, r2
 8000976:	0018      	movs	r0, r3
 8000978:	f7ff fd4d 	bl	8000416 <_ZN7SpiPort5getRxEv>
 800097c:	0002      	movs	r2, r0
 800097e:	4b6c      	ldr	r3, [pc, #432]	; (8000b30 <main+0x3b4>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	3305      	adds	r3, #5
 8000986:	7811      	ldrb	r1, [r2, #0]
 8000988:	4a6c      	ldr	r2, [pc, #432]	; (8000b3c <main+0x3c0>)
 800098a:	54d1      	strb	r1, [r2, r3]
				uartTx[4 * port + 6] = *(spiPort[port].getRx() + 1);
 800098c:	4b68      	ldr	r3, [pc, #416]	; (8000b30 <main+0x3b4>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	001a      	movs	r2, r3
 8000992:	0013      	movs	r3, r2
 8000994:	009b      	lsls	r3, r3, #2
 8000996:	189b      	adds	r3, r3, r2
 8000998:	00db      	lsls	r3, r3, #3
 800099a:	4a53      	ldr	r2, [pc, #332]	; (8000ae8 <main+0x36c>)
 800099c:	189b      	adds	r3, r3, r2
 800099e:	0018      	movs	r0, r3
 80009a0:	f7ff fd39 	bl	8000416 <_ZN7SpiPort5getRxEv>
 80009a4:	0002      	movs	r2, r0
 80009a6:	4b62      	ldr	r3, [pc, #392]	; (8000b30 <main+0x3b4>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	009b      	lsls	r3, r3, #2
 80009ac:	3306      	adds	r3, #6
 80009ae:	7851      	ldrb	r1, [r2, #1]
 80009b0:	4a62      	ldr	r2, [pc, #392]	; (8000b3c <main+0x3c0>)
 80009b2:	54d1      	strb	r1, [r2, r3]
				uartTx[4 * port + 7] = *(spiPort[port].getRx() + 2);
 80009b4:	4b5e      	ldr	r3, [pc, #376]	; (8000b30 <main+0x3b4>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	001a      	movs	r2, r3
 80009ba:	0013      	movs	r3, r2
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	189b      	adds	r3, r3, r2
 80009c0:	00db      	lsls	r3, r3, #3
 80009c2:	4a49      	ldr	r2, [pc, #292]	; (8000ae8 <main+0x36c>)
 80009c4:	189b      	adds	r3, r3, r2
 80009c6:	0018      	movs	r0, r3
 80009c8:	f7ff fd25 	bl	8000416 <_ZN7SpiPort5getRxEv>
 80009cc:	0002      	movs	r2, r0
 80009ce:	4b58      	ldr	r3, [pc, #352]	; (8000b30 <main+0x3b4>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	3307      	adds	r3, #7
 80009d6:	7891      	ldrb	r1, [r2, #2]
 80009d8:	4a58      	ldr	r2, [pc, #352]	; (8000b3c <main+0x3c0>)
 80009da:	54d1      	strb	r1, [r2, r3]
				uartTx[4 * port + 8] = *(spiPort[port].getRx() + 3);
 80009dc:	4b54      	ldr	r3, [pc, #336]	; (8000b30 <main+0x3b4>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	001a      	movs	r2, r3
 80009e2:	0013      	movs	r3, r2
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	189b      	adds	r3, r3, r2
 80009e8:	00db      	lsls	r3, r3, #3
 80009ea:	4a3f      	ldr	r2, [pc, #252]	; (8000ae8 <main+0x36c>)
 80009ec:	189b      	adds	r3, r3, r2
 80009ee:	0018      	movs	r0, r3
 80009f0:	f7ff fd11 	bl	8000416 <_ZN7SpiPort5getRxEv>
 80009f4:	0002      	movs	r2, r0
 80009f6:	4b4e      	ldr	r3, [pc, #312]	; (8000b30 <main+0x3b4>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	3302      	adds	r3, #2
 80009fc:	009b      	lsls	r3, r3, #2
 80009fe:	78d1      	ldrb	r1, [r2, #3]
 8000a00:	4a4e      	ldr	r2, [pc, #312]	; (8000b3c <main+0x3c0>)
 8000a02:	54d1      	strb	r1, [r2, r3]
				if (port <= 7) {
 8000a04:	4b4a      	ldr	r3, [pc, #296]	; (8000b30 <main+0x3b4>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	2b07      	cmp	r3, #7
 8000a0a:	d830      	bhi.n	8000a6e <main+0x2f2>
					*(spiPort[port].getRx() + 4) ? uartTx[3] &= ~(1 << port) : uartTx[3] |= (1 << port);
 8000a0c:	4b48      	ldr	r3, [pc, #288]	; (8000b30 <main+0x3b4>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	001a      	movs	r2, r3
 8000a12:	0013      	movs	r3, r2
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	189b      	adds	r3, r3, r2
 8000a18:	00db      	lsls	r3, r3, #3
 8000a1a:	4a33      	ldr	r2, [pc, #204]	; (8000ae8 <main+0x36c>)
 8000a1c:	189b      	adds	r3, r3, r2
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f7ff fcf9 	bl	8000416 <_ZN7SpiPort5getRxEv>
 8000a24:	0003      	movs	r3, r0
 8000a26:	3304      	adds	r3, #4
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d010      	beq.n	8000a50 <main+0x2d4>
 8000a2e:	4b43      	ldr	r3, [pc, #268]	; (8000b3c <main+0x3c0>)
 8000a30:	78db      	ldrb	r3, [r3, #3]
 8000a32:	b25b      	sxtb	r3, r3
 8000a34:	4a3e      	ldr	r2, [pc, #248]	; (8000b30 <main+0x3b4>)
 8000a36:	7812      	ldrb	r2, [r2, #0]
 8000a38:	0011      	movs	r1, r2
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	408a      	lsls	r2, r1
 8000a3e:	b252      	sxtb	r2, r2
 8000a40:	43d2      	mvns	r2, r2
 8000a42:	b252      	sxtb	r2, r2
 8000a44:	4013      	ands	r3, r2
 8000a46:	b25b      	sxtb	r3, r3
 8000a48:	b2da      	uxtb	r2, r3
 8000a4a:	4b3c      	ldr	r3, [pc, #240]	; (8000b3c <main+0x3c0>)
 8000a4c:	70da      	strb	r2, [r3, #3]
 8000a4e:	e040      	b.n	8000ad2 <main+0x356>
 8000a50:	4b3a      	ldr	r3, [pc, #232]	; (8000b3c <main+0x3c0>)
 8000a52:	78db      	ldrb	r3, [r3, #3]
 8000a54:	b25a      	sxtb	r2, r3
 8000a56:	4b36      	ldr	r3, [pc, #216]	; (8000b30 <main+0x3b4>)
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	0019      	movs	r1, r3
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	408b      	lsls	r3, r1
 8000a60:	b25b      	sxtb	r3, r3
 8000a62:	4313      	orrs	r3, r2
 8000a64:	b25b      	sxtb	r3, r3
 8000a66:	b2da      	uxtb	r2, r3
 8000a68:	4b34      	ldr	r3, [pc, #208]	; (8000b3c <main+0x3c0>)
 8000a6a:	70da      	strb	r2, [r3, #3]
 8000a6c:	e031      	b.n	8000ad2 <main+0x356>
				} else {
					*(spiPort[port].getRx() + 4) ? uartTx[4] &= ~(1 << (port - 8)) : uartTx[4] |= (1 << (port - 8));
 8000a6e:	4b30      	ldr	r3, [pc, #192]	; (8000b30 <main+0x3b4>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	001a      	movs	r2, r3
 8000a74:	0013      	movs	r3, r2
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	189b      	adds	r3, r3, r2
 8000a7a:	00db      	lsls	r3, r3, #3
 8000a7c:	4a1a      	ldr	r2, [pc, #104]	; (8000ae8 <main+0x36c>)
 8000a7e:	189b      	adds	r3, r3, r2
 8000a80:	0018      	movs	r0, r3
 8000a82:	f7ff fcc8 	bl	8000416 <_ZN7SpiPort5getRxEv>
 8000a86:	0003      	movs	r3, r0
 8000a88:	3304      	adds	r3, #4
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d011      	beq.n	8000ab4 <main+0x338>
 8000a90:	4b2a      	ldr	r3, [pc, #168]	; (8000b3c <main+0x3c0>)
 8000a92:	791b      	ldrb	r3, [r3, #4]
 8000a94:	b25b      	sxtb	r3, r3
 8000a96:	4a26      	ldr	r2, [pc, #152]	; (8000b30 <main+0x3b4>)
 8000a98:	7812      	ldrb	r2, [r2, #0]
 8000a9a:	3a08      	subs	r2, #8
 8000a9c:	2101      	movs	r1, #1
 8000a9e:	4091      	lsls	r1, r2
 8000aa0:	000a      	movs	r2, r1
 8000aa2:	b252      	sxtb	r2, r2
 8000aa4:	43d2      	mvns	r2, r2
 8000aa6:	b252      	sxtb	r2, r2
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	b25b      	sxtb	r3, r3
 8000aac:	b2da      	uxtb	r2, r3
 8000aae:	4b23      	ldr	r3, [pc, #140]	; (8000b3c <main+0x3c0>)
 8000ab0:	711a      	strb	r2, [r3, #4]
 8000ab2:	e00e      	b.n	8000ad2 <main+0x356>
 8000ab4:	4b21      	ldr	r3, [pc, #132]	; (8000b3c <main+0x3c0>)
 8000ab6:	791b      	ldrb	r3, [r3, #4]
 8000ab8:	b25a      	sxtb	r2, r3
 8000aba:	4b1d      	ldr	r3, [pc, #116]	; (8000b30 <main+0x3b4>)
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	3b08      	subs	r3, #8
 8000ac0:	2101      	movs	r1, #1
 8000ac2:	4099      	lsls	r1, r3
 8000ac4:	000b      	movs	r3, r1
 8000ac6:	b25b      	sxtb	r3, r3
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	b25b      	sxtb	r3, r3
 8000acc:	b2da      	uxtb	r2, r3
 8000ace:	4b1b      	ldr	r3, [pc, #108]	; (8000b3c <main+0x3c0>)
 8000ad0:	711a      	strb	r2, [r3, #4]
				}
				port == 11 ? port = 0 : ++port;
 8000ad2:	4b17      	ldr	r3, [pc, #92]	; (8000b30 <main+0x3b4>)
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b0b      	cmp	r3, #11
 8000ad8:	d132      	bne.n	8000b40 <main+0x3c4>
 8000ada:	4b15      	ldr	r3, [pc, #84]	; (8000b30 <main+0x3b4>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	701a      	strb	r2, [r3, #0]
 8000ae0:	e034      	b.n	8000b4c <main+0x3d0>
 8000ae2:	46c0      	nop			; (mov r8, r8)
 8000ae4:	48000800 	.word	0x48000800
 8000ae8:	20000398 	.word	0x20000398
 8000aec:	200003c0 	.word	0x200003c0
 8000af0:	200003e8 	.word	0x200003e8
 8000af4:	20000410 	.word	0x20000410
 8000af8:	48000400 	.word	0x48000400
 8000afc:	20000438 	.word	0x20000438
 8000b00:	20000460 	.word	0x20000460
 8000b04:	20000488 	.word	0x20000488
 8000b08:	200004b0 	.word	0x200004b0
 8000b0c:	200004d8 	.word	0x200004d8
 8000b10:	20000500 	.word	0x20000500
 8000b14:	20000528 	.word	0x20000528
 8000b18:	20000550 	.word	0x20000550
 8000b1c:	20000154 	.word	0x20000154
 8000b20:	20000354 	.word	0x20000354
 8000b24:	20000000 	.word	0x20000000
 8000b28:	2000019c 	.word	0x2000019c
 8000b2c:	20000578 	.word	0x20000578
 8000b30:	20000579 	.word	0x20000579
 8000b34:	2000031c 	.word	0x2000031c
 8000b38:	20000068 	.word	0x20000068
 8000b3c:	20000008 	.word	0x20000008
 8000b40:	4b3c      	ldr	r3, [pc, #240]	; (8000c34 <main+0x4b8>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	3301      	adds	r3, #1
 8000b46:	b2da      	uxtb	r2, r3
 8000b48:	4b3a      	ldr	r3, [pc, #232]	; (8000c34 <main+0x4b8>)
 8000b4a:	701a      	strb	r2, [r3, #0]
				spiPort[port].changes() ? uartTxFlag = 3 : 0;
 8000b4c:	4b39      	ldr	r3, [pc, #228]	; (8000c34 <main+0x4b8>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	001a      	movs	r2, r3
 8000b52:	0013      	movs	r3, r2
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	189b      	adds	r3, r3, r2
 8000b58:	00db      	lsls	r3, r3, #3
 8000b5a:	4a37      	ldr	r2, [pc, #220]	; (8000c38 <main+0x4bc>)
 8000b5c:	189b      	adds	r3, r3, r2
 8000b5e:	0018      	movs	r0, r3
 8000b60:	f7ff fc1c 	bl	800039c <_ZN7SpiPort7changesEv>
 8000b64:	1e03      	subs	r3, r0, #0
 8000b66:	d002      	beq.n	8000b6e <main+0x3f2>
 8000b68:	4b34      	ldr	r3, [pc, #208]	; (8000c3c <main+0x4c0>)
 8000b6a:	2203      	movs	r2, #3
 8000b6c:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000b6e:	46c0      	nop			; (mov r8, r8)
		}

	  	/* Обработка передачи по UART */
		if (TxMs > 300) {
 8000b70:	4b33      	ldr	r3, [pc, #204]	; (8000c40 <main+0x4c4>)
 8000b72:	881a      	ldrh	r2, [r3, #0]
 8000b74:	2396      	movs	r3, #150	; 0x96
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d902      	bls.n	8000b82 <main+0x406>
			uartTxFlag = 1;
 8000b7c:	4b2f      	ldr	r3, [pc, #188]	; (8000c3c <main+0x4c0>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	701a      	strb	r2, [r3, #0]
		}

		if (uartTxFlag != 0 && uartTxState == 0) {
 8000b82:	4b2e      	ldr	r3, [pc, #184]	; (8000c3c <main+0x4c0>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d100      	bne.n	8000b8c <main+0x410>
 8000b8a:	e65e      	b.n	800084a <main+0xce>
 8000b8c:	4b2d      	ldr	r3, [pc, #180]	; (8000c44 <main+0x4c8>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d000      	beq.n	8000b96 <main+0x41a>
 8000b94:	e659      	b.n	800084a <main+0xce>
			uartTxState = 1;
 8000b96:	4b2b      	ldr	r3, [pc, #172]	; (8000c44 <main+0x4c8>)
 8000b98:	2201      	movs	r2, #1
 8000b9a:	701a      	strb	r2, [r3, #0]
			--uartTxFlag;
 8000b9c:	4b27      	ldr	r3, [pc, #156]	; (8000c3c <main+0x4c0>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	3b01      	subs	r3, #1
 8000ba2:	b2da      	uxtb	r2, r3
 8000ba4:	4b25      	ldr	r3, [pc, #148]	; (8000c3c <main+0x4c0>)
 8000ba6:	701a      	strb	r2, [r3, #0]

			for (int i = 0; i < 55; i++) {
 8000ba8:	2300      	movs	r3, #0
 8000baa:	607b      	str	r3, [r7, #4]
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2b36      	cmp	r3, #54	; 0x36
 8000bb0:	dc0c      	bgt.n	8000bcc <main+0x450>
				uartTxSaved[i] = uartTx[i];
 8000bb2:	4a25      	ldr	r2, [pc, #148]	; (8000c48 <main+0x4cc>)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	18d3      	adds	r3, r2, r3
 8000bb8:	7819      	ldrb	r1, [r3, #0]
 8000bba:	4a24      	ldr	r2, [pc, #144]	; (8000c4c <main+0x4d0>)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	18d3      	adds	r3, r2, r3
 8000bc0:	1c0a      	adds	r2, r1, #0
 8000bc2:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 55; i++) {
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	607b      	str	r3, [r7, #4]
 8000bca:	e7ef      	b.n	8000bac <main+0x430>
			}

			uartTxSumm = 0;
 8000bcc:	4b20      	ldr	r3, [pc, #128]	; (8000c50 <main+0x4d4>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i < 53; i++) {
 8000bd2:	1cfb      	adds	r3, r7, #3
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	701a      	strb	r2, [r3, #0]
 8000bd8:	1cfb      	adds	r3, r7, #3
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	2b34      	cmp	r3, #52	; 0x34
 8000bde:	d810      	bhi.n	8000c02 <main+0x486>
				uartTxSumm += uartTxSaved[i];
 8000be0:	1cfb      	adds	r3, r7, #3
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	4a19      	ldr	r2, [pc, #100]	; (8000c4c <main+0x4d0>)
 8000be6:	5cd3      	ldrb	r3, [r2, r3]
 8000be8:	b29a      	uxth	r2, r3
 8000bea:	4b19      	ldr	r3, [pc, #100]	; (8000c50 <main+0x4d4>)
 8000bec:	881b      	ldrh	r3, [r3, #0]
 8000bee:	18d3      	adds	r3, r2, r3
 8000bf0:	b29a      	uxth	r2, r3
 8000bf2:	4b17      	ldr	r3, [pc, #92]	; (8000c50 <main+0x4d4>)
 8000bf4:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i < 53; i++) {
 8000bf6:	1cfb      	adds	r3, r7, #3
 8000bf8:	781a      	ldrb	r2, [r3, #0]
 8000bfa:	1cfb      	adds	r3, r7, #3
 8000bfc:	3201      	adds	r2, #1
 8000bfe:	701a      	strb	r2, [r3, #0]
 8000c00:	e7ea      	b.n	8000bd8 <main+0x45c>
			}
			uartTxSaved[53] = (uint8_t) uartTxSumm;
 8000c02:	4b13      	ldr	r3, [pc, #76]	; (8000c50 <main+0x4d4>)
 8000c04:	881b      	ldrh	r3, [r3, #0]
 8000c06:	b2d9      	uxtb	r1, r3
 8000c08:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <main+0x4d0>)
 8000c0a:	2235      	movs	r2, #53	; 0x35
 8000c0c:	5499      	strb	r1, [r3, r2]
			uartTxSaved[54] = (uint8_t) (uartTxSumm >> 8);
 8000c0e:	4b10      	ldr	r3, [pc, #64]	; (8000c50 <main+0x4d4>)
 8000c10:	881b      	ldrh	r3, [r3, #0]
 8000c12:	0a1b      	lsrs	r3, r3, #8
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	b2d9      	uxtb	r1, r3
 8000c18:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <main+0x4d0>)
 8000c1a:	2236      	movs	r2, #54	; 0x36
 8000c1c:	5499      	strb	r1, [r3, r2]

			TxMs = 0;
 8000c1e:	4b08      	ldr	r3, [pc, #32]	; (8000c40 <main+0x4c4>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, (uint8_t*) uartTxSaved, 55);
 8000c24:	4909      	ldr	r1, [pc, #36]	; (8000c4c <main+0x4d0>)
 8000c26:	4b0b      	ldr	r3, [pc, #44]	; (8000c54 <main+0x4d8>)
 8000c28:	2237      	movs	r2, #55	; 0x37
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f002 fccc 	bl	80035c8 <HAL_UART_Transmit_IT>
		}
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8000c30:	e60b      	b.n	800084a <main+0xce>
 8000c32:	46c0      	nop			; (mov r8, r8)
 8000c34:	20000579 	.word	0x20000579
 8000c38:	20000398 	.word	0x20000398
 8000c3c:	20000394 	.word	0x20000394
 8000c40:	20000358 	.word	0x20000358
 8000c44:	20000393 	.word	0x20000393
 8000c48:	20000008 	.word	0x20000008
 8000c4c:	2000035c 	.word	0x2000035c
 8000c50:	20000396 	.word	0x20000396
 8000c54:	2000019c 	.word	0x2000019c

08000c58 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c58:	b590      	push	{r4, r7, lr}
 8000c5a:	b091      	sub	sp, #68	; 0x44
 8000c5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c5e:	2410      	movs	r4, #16
 8000c60:	193b      	adds	r3, r7, r4
 8000c62:	0018      	movs	r0, r3
 8000c64:	2330      	movs	r3, #48	; 0x30
 8000c66:	001a      	movs	r2, r3
 8000c68:	2100      	movs	r1, #0
 8000c6a:	f004 f83f 	bl	8004cec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c6e:	003b      	movs	r3, r7
 8000c70:	0018      	movs	r0, r3
 8000c72:	2310      	movs	r3, #16
 8000c74:	001a      	movs	r2, r3
 8000c76:	2100      	movs	r1, #0
 8000c78:	f004 f838 	bl	8004cec <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c7c:	0021      	movs	r1, r4
 8000c7e:	187b      	adds	r3, r7, r1
 8000c80:	2202      	movs	r2, #2
 8000c82:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	2201      	movs	r2, #1
 8000c88:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c8a:	187b      	adds	r3, r7, r1
 8000c8c:	2210      	movs	r2, #16
 8000c8e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c90:	187b      	adds	r3, r7, r1
 8000c92:	2202      	movs	r2, #2
 8000c94:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c96:	187b      	adds	r3, r7, r1
 8000c98:	2200      	movs	r2, #0
 8000c9a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000c9c:	187b      	adds	r3, r7, r1
 8000c9e:	22a0      	movs	r2, #160	; 0xa0
 8000ca0:	0392      	lsls	r2, r2, #14
 8000ca2:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000ca4:	187b      	adds	r3, r7, r1
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000caa:	187b      	adds	r3, r7, r1
 8000cac:	0018      	movs	r0, r3
 8000cae:	f001 f80f 	bl	8001cd0 <HAL_RCC_OscConfig>
 8000cb2:	0003      	movs	r3, r0
 8000cb4:	1e5a      	subs	r2, r3, #1
 8000cb6:	4193      	sbcs	r3, r2
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <_Z18SystemClock_Configv+0x6a>
  {
    Error_Handler();
 8000cbe:	f000 f953 	bl	8000f68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc2:	003b      	movs	r3, r7
 8000cc4:	2207      	movs	r2, #7
 8000cc6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc8:	003b      	movs	r3, r7
 8000cca:	2202      	movs	r2, #2
 8000ccc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cce:	003b      	movs	r3, r7
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cd4:	003b      	movs	r3, r7
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000cda:	003b      	movs	r3, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f001 fb10 	bl	8002304 <HAL_RCC_ClockConfig>
 8000ce4:	0003      	movs	r3, r0
 8000ce6:	1e5a      	subs	r2, r3, #1
 8000ce8:	4193      	sbcs	r3, r2
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <_Z18SystemClock_Configv+0x9c>
  {
    Error_Handler();
 8000cf0:	f000 f93a 	bl	8000f68 <Error_Handler>
  }
}
 8000cf4:	46c0      	nop			; (mov r8, r8)
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	b011      	add	sp, #68	; 0x44
 8000cfa:	bd90      	pop	{r4, r7, pc}

08000cfc <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d00:	4b1d      	ldr	r3, [pc, #116]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d02:	4a1e      	ldr	r2, [pc, #120]	; (8000d7c <_ZL12MX_SPI1_Initv+0x80>)
 8000d04:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d06:	4b1c      	ldr	r3, [pc, #112]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d08:	2282      	movs	r2, #130	; 0x82
 8000d0a:	0052      	lsls	r2, r2, #1
 8000d0c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d0e:	4b1a      	ldr	r3, [pc, #104]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d14:	4b18      	ldr	r3, [pc, #96]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d16:	22e0      	movs	r2, #224	; 0xe0
 8000d18:	00d2      	lsls	r2, r2, #3
 8000d1a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d1c:	4b16      	ldr	r3, [pc, #88]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d22:	4b15      	ldr	r3, [pc, #84]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d28:	4b13      	ldr	r3, [pc, #76]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d2a:	2280      	movs	r2, #128	; 0x80
 8000d2c:	0092      	lsls	r2, r2, #2
 8000d2e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000d30:	4b11      	ldr	r3, [pc, #68]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d32:	2208      	movs	r2, #8
 8000d34:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d36:	4b10      	ldr	r3, [pc, #64]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d3c:	4b0e      	ldr	r3, [pc, #56]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d42:	4b0d      	ldr	r3, [pc, #52]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000d48:	4b0b      	ldr	r3, [pc, #44]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d4a:	2207      	movs	r2, #7
 8000d4c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d4e:	4b0a      	ldr	r3, [pc, #40]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d54:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d56:	2208      	movs	r2, #8
 8000d58:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d5a:	4b07      	ldr	r3, [pc, #28]	; (8000d78 <_ZL12MX_SPI1_Initv+0x7c>)
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f001 fc15 	bl	800258c <HAL_SPI_Init>
 8000d62:	0003      	movs	r3, r0
 8000d64:	1e5a      	subs	r2, r3, #1
 8000d66:	4193      	sbcs	r3, r2
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <_ZL12MX_SPI1_Initv+0x76>
  {
    Error_Handler();
 8000d6e:	f000 f8fb 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d72:	46c0      	nop			; (mov r8, r8)
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	20000068 	.word	0x20000068
 8000d7c:	40013000 	.word	0x40013000

08000d80 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d84:	4b0e      	ldr	r3, [pc, #56]	; (8000dc0 <_ZL12MX_TIM6_Initv+0x40>)
 8000d86:	4a0f      	ldr	r2, [pc, #60]	; (8000dc4 <_ZL12MX_TIM6_Initv+0x44>)
 8000d88:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 23999;
 8000d8a:	4b0d      	ldr	r3, [pc, #52]	; (8000dc0 <_ZL12MX_TIM6_Initv+0x40>)
 8000d8c:	4a0e      	ldr	r2, [pc, #56]	; (8000dc8 <_ZL12MX_TIM6_Initv+0x48>)
 8000d8e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d90:	4b0b      	ldr	r3, [pc, #44]	; (8000dc0 <_ZL12MX_TIM6_Initv+0x40>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 8000d96:	4b0a      	ldr	r3, [pc, #40]	; (8000dc0 <_ZL12MX_TIM6_Initv+0x40>)
 8000d98:	2209      	movs	r2, #9
 8000d9a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d9c:	4b08      	ldr	r3, [pc, #32]	; (8000dc0 <_ZL12MX_TIM6_Initv+0x40>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000da2:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <_ZL12MX_TIM6_Initv+0x40>)
 8000da4:	0018      	movs	r0, r3
 8000da6:	f002 f963 	bl	8003070 <HAL_TIM_Base_Init>
 8000daa:	0003      	movs	r3, r0
 8000dac:	1e5a      	subs	r2, r3, #1
 8000dae:	4193      	sbcs	r3, r2
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <_ZL12MX_TIM6_Initv+0x3a>
  {
    Error_Handler();
 8000db6:	f000 f8d7 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000dba:	46c0      	nop			; (mov r8, r8)
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000154 	.word	0x20000154
 8000dc4:	40001000 	.word	0x40001000
 8000dc8:	00005dbf 	.word	0x00005dbf

08000dcc <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dd0:	4b16      	ldr	r3, [pc, #88]	; (8000e2c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000dd2:	4a17      	ldr	r2, [pc, #92]	; (8000e30 <_ZL19MX_USART2_UART_Initv+0x64>)
 8000dd4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dd6:	4b15      	ldr	r3, [pc, #84]	; (8000e2c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000dd8:	22e1      	movs	r2, #225	; 0xe1
 8000dda:	0252      	lsls	r2, r2, #9
 8000ddc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dde:	4b13      	ldr	r3, [pc, #76]	; (8000e2c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000de4:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dea:	4b10      	ldr	r3, [pc, #64]	; (8000e2c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000df0:	4b0e      	ldr	r3, [pc, #56]	; (8000e2c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000df2:	220c      	movs	r2, #12
 8000df4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000df6:	4b0d      	ldr	r3, [pc, #52]	; (8000e2c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dfc:	4b0b      	ldr	r3, [pc, #44]	; (8000e2c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e02:	4b0a      	ldr	r3, [pc, #40]	; (8000e2c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e08:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e0e:	4b07      	ldr	r3, [pc, #28]	; (8000e2c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000e10:	0018      	movs	r0, r3
 8000e12:	f002 fb85 	bl	8003520 <HAL_UART_Init>
 8000e16:	0003      	movs	r3, r0
 8000e18:	1e5a      	subs	r2, r3, #1
 8000e1a:	4193      	sbcs	r3, r2
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 8000e22:	f000 f8a1 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e26:	46c0      	nop			; (mov r8, r8)
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	2000019c 	.word	0x2000019c
 8000e30:	40004400 	.word	0x40004400

08000e34 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e3a:	4b10      	ldr	r3, [pc, #64]	; (8000e7c <_ZL11MX_DMA_Initv+0x48>)
 8000e3c:	695a      	ldr	r2, [r3, #20]
 8000e3e:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <_ZL11MX_DMA_Initv+0x48>)
 8000e40:	2101      	movs	r1, #1
 8000e42:	430a      	orrs	r2, r1
 8000e44:	615a      	str	r2, [r3, #20]
 8000e46:	4b0d      	ldr	r3, [pc, #52]	; (8000e7c <_ZL11MX_DMA_Initv+0x48>)
 8000e48:	695b      	ldr	r3, [r3, #20]
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000e52:	2200      	movs	r2, #0
 8000e54:	2100      	movs	r1, #0
 8000e56:	200a      	movs	r0, #10
 8000e58:	f000 fbf6 	bl	8001648 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000e5c:	200a      	movs	r0, #10
 8000e5e:	f000 fc08 	bl	8001672 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000e62:	2200      	movs	r2, #0
 8000e64:	2100      	movs	r1, #0
 8000e66:	200b      	movs	r0, #11
 8000e68:	f000 fbee 	bl	8001648 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000e6c:	200b      	movs	r0, #11
 8000e6e:	f000 fc00 	bl	8001672 <HAL_NVIC_EnableIRQ>

}
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	46bd      	mov	sp, r7
 8000e76:	b002      	add	sp, #8
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	46c0      	nop			; (mov r8, r8)
 8000e7c:	40021000 	.word	0x40021000

08000e80 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e80:	b590      	push	{r4, r7, lr}
 8000e82:	b089      	sub	sp, #36	; 0x24
 8000e84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e86:	240c      	movs	r4, #12
 8000e88:	193b      	adds	r3, r7, r4
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	2314      	movs	r3, #20
 8000e8e:	001a      	movs	r2, r3
 8000e90:	2100      	movs	r1, #0
 8000e92:	f003 ff2b 	bl	8004cec <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e96:	4b30      	ldr	r3, [pc, #192]	; (8000f58 <_ZL12MX_GPIO_Initv+0xd8>)
 8000e98:	695a      	ldr	r2, [r3, #20]
 8000e9a:	4b2f      	ldr	r3, [pc, #188]	; (8000f58 <_ZL12MX_GPIO_Initv+0xd8>)
 8000e9c:	2180      	movs	r1, #128	; 0x80
 8000e9e:	0289      	lsls	r1, r1, #10
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	615a      	str	r2, [r3, #20]
 8000ea4:	4b2c      	ldr	r3, [pc, #176]	; (8000f58 <_ZL12MX_GPIO_Initv+0xd8>)
 8000ea6:	695a      	ldr	r2, [r3, #20]
 8000ea8:	2380      	movs	r3, #128	; 0x80
 8000eaa:	029b      	lsls	r3, r3, #10
 8000eac:	4013      	ands	r3, r2
 8000eae:	60bb      	str	r3, [r7, #8]
 8000eb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb2:	4b29      	ldr	r3, [pc, #164]	; (8000f58 <_ZL12MX_GPIO_Initv+0xd8>)
 8000eb4:	695a      	ldr	r2, [r3, #20]
 8000eb6:	4b28      	ldr	r3, [pc, #160]	; (8000f58 <_ZL12MX_GPIO_Initv+0xd8>)
 8000eb8:	2180      	movs	r1, #128	; 0x80
 8000eba:	0309      	lsls	r1, r1, #12
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	615a      	str	r2, [r3, #20]
 8000ec0:	4b25      	ldr	r3, [pc, #148]	; (8000f58 <_ZL12MX_GPIO_Initv+0xd8>)
 8000ec2:	695a      	ldr	r2, [r3, #20]
 8000ec4:	2380      	movs	r3, #128	; 0x80
 8000ec6:	031b      	lsls	r3, r3, #12
 8000ec8:	4013      	ands	r3, r2
 8000eca:	607b      	str	r3, [r7, #4]
 8000ecc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ece:	4b22      	ldr	r3, [pc, #136]	; (8000f58 <_ZL12MX_GPIO_Initv+0xd8>)
 8000ed0:	695a      	ldr	r2, [r3, #20]
 8000ed2:	4b21      	ldr	r3, [pc, #132]	; (8000f58 <_ZL12MX_GPIO_Initv+0xd8>)
 8000ed4:	2180      	movs	r1, #128	; 0x80
 8000ed6:	02c9      	lsls	r1, r1, #11
 8000ed8:	430a      	orrs	r2, r1
 8000eda:	615a      	str	r2, [r3, #20]
 8000edc:	4b1e      	ldr	r3, [pc, #120]	; (8000f58 <_ZL12MX_GPIO_Initv+0xd8>)
 8000ede:	695a      	ldr	r2, [r3, #20]
 8000ee0:	2380      	movs	r3, #128	; 0x80
 8000ee2:	02db      	lsls	r3, r3, #11
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	603b      	str	r3, [r7, #0]
 8000ee8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8000eea:	23f8      	movs	r3, #248	; 0xf8
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	481b      	ldr	r0, [pc, #108]	; (8000f5c <_ZL12MX_GPIO_Initv+0xdc>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	0019      	movs	r1, r3
 8000ef4:	f000 fece 	bl	8001c94 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8000ef8:	4919      	ldr	r1, [pc, #100]	; (8000f60 <_ZL12MX_GPIO_Initv+0xe0>)
 8000efa:	4b1a      	ldr	r3, [pc, #104]	; (8000f64 <_ZL12MX_GPIO_Initv+0xe4>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	0018      	movs	r0, r3
 8000f00:	f000 fec8 	bl	8001c94 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);

  /*Configure GPIO pins : PC5 PC6 PC7 PC8
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8000f04:	193b      	adds	r3, r7, r4
 8000f06:	22f8      	movs	r2, #248	; 0xf8
 8000f08:	0092      	lsls	r2, r2, #2
 8000f0a:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0c:	193b      	adds	r3, r7, r4
 8000f0e:	2201      	movs	r2, #1
 8000f10:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f12:	193b      	adds	r3, r7, r4
 8000f14:	2201      	movs	r2, #1
 8000f16:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f18:	193b      	adds	r3, r7, r4
 8000f1a:	2203      	movs	r2, #3
 8000f1c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f1e:	193b      	adds	r3, r7, r4
 8000f20:	4a0e      	ldr	r2, [pc, #56]	; (8000f5c <_ZL12MX_GPIO_Initv+0xdc>)
 8000f22:	0019      	movs	r1, r3
 8000f24:	0010      	movs	r0, r2
 8000f26:	f000 fd45 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8000f2a:	0021      	movs	r1, r4
 8000f2c:	187b      	adds	r3, r7, r1
 8000f2e:	4a0c      	ldr	r2, [pc, #48]	; (8000f60 <_ZL12MX_GPIO_Initv+0xe0>)
 8000f30:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f32:	187b      	adds	r3, r7, r1
 8000f34:	2201      	movs	r2, #1
 8000f36:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f38:	187b      	adds	r3, r7, r1
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f3e:	187b      	adds	r3, r7, r1
 8000f40:	2203      	movs	r2, #3
 8000f42:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f44:	187b      	adds	r3, r7, r1
 8000f46:	4a07      	ldr	r2, [pc, #28]	; (8000f64 <_ZL12MX_GPIO_Initv+0xe4>)
 8000f48:	0019      	movs	r1, r3
 8000f4a:	0010      	movs	r0, r2
 8000f4c:	f000 fd32 	bl	80019b4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f50:	46c0      	nop			; (mov r8, r8)
 8000f52:	46bd      	mov	sp, r7
 8000f54:	b009      	add	sp, #36	; 0x24
 8000f56:	bd90      	pop	{r4, r7, pc}
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	48000800 	.word	0x48000800
 8000f60:	0000f007 	.word	0x0000f007
 8000f64:	48000400 	.word	0x48000400

08000f68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f6c:	b672      	cpsid	i
}
 8000f6e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f70:	e7fe      	b.n	8000f70 <Error_Handler+0x8>
	...

08000f74 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8000f74:	b5b0      	push	{r4, r5, r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	6039      	str	r1, [r7, #0]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d10e      	bne.n	8000fa2 <_Z41__static_initialization_and_destruction_0ii+0x2e>
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	4a09      	ldr	r2, [pc, #36]	; (8000fac <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d10a      	bne.n	8000fa2 <_Z41__static_initialization_and_destruction_0ii+0x2e>
SpiPort spiPort[12];
 8000f8c:	4b08      	ldr	r3, [pc, #32]	; (8000fb0 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8000f8e:	240b      	movs	r4, #11
 8000f90:	001d      	movs	r5, r3
 8000f92:	2c00      	cmp	r4, #0
 8000f94:	db05      	blt.n	8000fa2 <_Z41__static_initialization_and_destruction_0ii+0x2e>
 8000f96:	0028      	movs	r0, r5
 8000f98:	f7ff f942 	bl	8000220 <_ZN7SpiPortC1Ev>
 8000f9c:	3528      	adds	r5, #40	; 0x28
 8000f9e:	3c01      	subs	r4, #1
 8000fa0:	e7f7      	b.n	8000f92 <_Z41__static_initialization_and_destruction_0ii+0x1e>
}
 8000fa2:	46c0      	nop			; (mov r8, r8)
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	b002      	add	sp, #8
 8000fa8:	bdb0      	pop	{r4, r5, r7, pc}
 8000faa:	46c0      	nop			; (mov r8, r8)
 8000fac:	0000ffff 	.word	0x0000ffff
 8000fb0:	20000398 	.word	0x20000398

08000fb4 <_GLOBAL__sub_I_hspi1>:
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	4b03      	ldr	r3, [pc, #12]	; (8000fc8 <_GLOBAL__sub_I_hspi1+0x14>)
 8000fba:	0019      	movs	r1, r3
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	f7ff ffd9 	bl	8000f74 <_Z41__static_initialization_and_destruction_0ii>
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	46c0      	nop			; (mov r8, r8)
 8000fc8:	0000ffff 	.word	0x0000ffff

08000fcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fd2:	4b0f      	ldr	r3, [pc, #60]	; (8001010 <HAL_MspInit+0x44>)
 8000fd4:	699a      	ldr	r2, [r3, #24]
 8000fd6:	4b0e      	ldr	r3, [pc, #56]	; (8001010 <HAL_MspInit+0x44>)
 8000fd8:	2101      	movs	r1, #1
 8000fda:	430a      	orrs	r2, r1
 8000fdc:	619a      	str	r2, [r3, #24]
 8000fde:	4b0c      	ldr	r3, [pc, #48]	; (8001010 <HAL_MspInit+0x44>)
 8000fe0:	699b      	ldr	r3, [r3, #24]
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	607b      	str	r3, [r7, #4]
 8000fe8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fea:	4b09      	ldr	r3, [pc, #36]	; (8001010 <HAL_MspInit+0x44>)
 8000fec:	69da      	ldr	r2, [r3, #28]
 8000fee:	4b08      	ldr	r3, [pc, #32]	; (8001010 <HAL_MspInit+0x44>)
 8000ff0:	2180      	movs	r1, #128	; 0x80
 8000ff2:	0549      	lsls	r1, r1, #21
 8000ff4:	430a      	orrs	r2, r1
 8000ff6:	61da      	str	r2, [r3, #28]
 8000ff8:	4b05      	ldr	r3, [pc, #20]	; (8001010 <HAL_MspInit+0x44>)
 8000ffa:	69da      	ldr	r2, [r3, #28]
 8000ffc:	2380      	movs	r3, #128	; 0x80
 8000ffe:	055b      	lsls	r3, r3, #21
 8001000:	4013      	ands	r3, r2
 8001002:	603b      	str	r3, [r7, #0]
 8001004:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001006:	46c0      	nop			; (mov r8, r8)
 8001008:	46bd      	mov	sp, r7
 800100a:	b002      	add	sp, #8
 800100c:	bd80      	pop	{r7, pc}
 800100e:	46c0      	nop			; (mov r8, r8)
 8001010:	40021000 	.word	0x40021000

08001014 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001014:	b590      	push	{r4, r7, lr}
 8001016:	b08b      	sub	sp, #44	; 0x2c
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101c:	2414      	movs	r4, #20
 800101e:	193b      	adds	r3, r7, r4
 8001020:	0018      	movs	r0, r3
 8001022:	2314      	movs	r3, #20
 8001024:	001a      	movs	r2, r3
 8001026:	2100      	movs	r1, #0
 8001028:	f003 fe60 	bl	8004cec <memset>
  if(hspi->Instance==SPI1)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a47      	ldr	r2, [pc, #284]	; (8001150 <HAL_SPI_MspInit+0x13c>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d000      	beq.n	8001038 <HAL_SPI_MspInit+0x24>
 8001036:	e086      	b.n	8001146 <HAL_SPI_MspInit+0x132>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001038:	4b46      	ldr	r3, [pc, #280]	; (8001154 <HAL_SPI_MspInit+0x140>)
 800103a:	699a      	ldr	r2, [r3, #24]
 800103c:	4b45      	ldr	r3, [pc, #276]	; (8001154 <HAL_SPI_MspInit+0x140>)
 800103e:	2180      	movs	r1, #128	; 0x80
 8001040:	0149      	lsls	r1, r1, #5
 8001042:	430a      	orrs	r2, r1
 8001044:	619a      	str	r2, [r3, #24]
 8001046:	4b43      	ldr	r3, [pc, #268]	; (8001154 <HAL_SPI_MspInit+0x140>)
 8001048:	699a      	ldr	r2, [r3, #24]
 800104a:	2380      	movs	r3, #128	; 0x80
 800104c:	015b      	lsls	r3, r3, #5
 800104e:	4013      	ands	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
 8001052:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001054:	4b3f      	ldr	r3, [pc, #252]	; (8001154 <HAL_SPI_MspInit+0x140>)
 8001056:	695a      	ldr	r2, [r3, #20]
 8001058:	4b3e      	ldr	r3, [pc, #248]	; (8001154 <HAL_SPI_MspInit+0x140>)
 800105a:	2180      	movs	r1, #128	; 0x80
 800105c:	0289      	lsls	r1, r1, #10
 800105e:	430a      	orrs	r2, r1
 8001060:	615a      	str	r2, [r3, #20]
 8001062:	4b3c      	ldr	r3, [pc, #240]	; (8001154 <HAL_SPI_MspInit+0x140>)
 8001064:	695a      	ldr	r2, [r3, #20]
 8001066:	2380      	movs	r3, #128	; 0x80
 8001068:	029b      	lsls	r3, r3, #10
 800106a:	4013      	ands	r3, r2
 800106c:	60fb      	str	r3, [r7, #12]
 800106e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001070:	0021      	movs	r1, r4
 8001072:	187b      	adds	r3, r7, r1
 8001074:	22e0      	movs	r2, #224	; 0xe0
 8001076:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001078:	187b      	adds	r3, r7, r1
 800107a:	2202      	movs	r2, #2
 800107c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800107e:	187b      	adds	r3, r7, r1
 8001080:	2201      	movs	r2, #1
 8001082:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001084:	187b      	adds	r3, r7, r1
 8001086:	2203      	movs	r2, #3
 8001088:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800108a:	187b      	adds	r3, r7, r1
 800108c:	2200      	movs	r2, #0
 800108e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001090:	187a      	adds	r2, r7, r1
 8001092:	2390      	movs	r3, #144	; 0x90
 8001094:	05db      	lsls	r3, r3, #23
 8001096:	0011      	movs	r1, r2
 8001098:	0018      	movs	r0, r3
 800109a:	f000 fc8b 	bl	80019b4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800109e:	4b2e      	ldr	r3, [pc, #184]	; (8001158 <HAL_SPI_MspInit+0x144>)
 80010a0:	4a2e      	ldr	r2, [pc, #184]	; (800115c <HAL_SPI_MspInit+0x148>)
 80010a2:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010a4:	4b2c      	ldr	r3, [pc, #176]	; (8001158 <HAL_SPI_MspInit+0x144>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010aa:	4b2b      	ldr	r3, [pc, #172]	; (8001158 <HAL_SPI_MspInit+0x144>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010b0:	4b29      	ldr	r3, [pc, #164]	; (8001158 <HAL_SPI_MspInit+0x144>)
 80010b2:	2280      	movs	r2, #128	; 0x80
 80010b4:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010b6:	4b28      	ldr	r3, [pc, #160]	; (8001158 <HAL_SPI_MspInit+0x144>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010bc:	4b26      	ldr	r3, [pc, #152]	; (8001158 <HAL_SPI_MspInit+0x144>)
 80010be:	2200      	movs	r2, #0
 80010c0:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80010c2:	4b25      	ldr	r3, [pc, #148]	; (8001158 <HAL_SPI_MspInit+0x144>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010c8:	4b23      	ldr	r3, [pc, #140]	; (8001158 <HAL_SPI_MspInit+0x144>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80010ce:	4b22      	ldr	r3, [pc, #136]	; (8001158 <HAL_SPI_MspInit+0x144>)
 80010d0:	0018      	movs	r0, r3
 80010d2:	f000 faeb 	bl	80016ac <HAL_DMA_Init>
 80010d6:	1e03      	subs	r3, r0, #0
 80010d8:	d001      	beq.n	80010de <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 80010da:	f7ff ff45 	bl	8000f68 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a1d      	ldr	r2, [pc, #116]	; (8001158 <HAL_SPI_MspInit+0x144>)
 80010e2:	659a      	str	r2, [r3, #88]	; 0x58
 80010e4:	4b1c      	ldr	r3, [pc, #112]	; (8001158 <HAL_SPI_MspInit+0x144>)
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80010ea:	4b1d      	ldr	r3, [pc, #116]	; (8001160 <HAL_SPI_MspInit+0x14c>)
 80010ec:	4a1d      	ldr	r2, [pc, #116]	; (8001164 <HAL_SPI_MspInit+0x150>)
 80010ee:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010f0:	4b1b      	ldr	r3, [pc, #108]	; (8001160 <HAL_SPI_MspInit+0x14c>)
 80010f2:	2210      	movs	r2, #16
 80010f4:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010f6:	4b1a      	ldr	r3, [pc, #104]	; (8001160 <HAL_SPI_MspInit+0x14c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010fc:	4b18      	ldr	r3, [pc, #96]	; (8001160 <HAL_SPI_MspInit+0x14c>)
 80010fe:	2280      	movs	r2, #128	; 0x80
 8001100:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001102:	4b17      	ldr	r3, [pc, #92]	; (8001160 <HAL_SPI_MspInit+0x14c>)
 8001104:	2200      	movs	r2, #0
 8001106:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001108:	4b15      	ldr	r3, [pc, #84]	; (8001160 <HAL_SPI_MspInit+0x14c>)
 800110a:	2200      	movs	r2, #0
 800110c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800110e:	4b14      	ldr	r3, [pc, #80]	; (8001160 <HAL_SPI_MspInit+0x14c>)
 8001110:	2200      	movs	r2, #0
 8001112:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001114:	4b12      	ldr	r3, [pc, #72]	; (8001160 <HAL_SPI_MspInit+0x14c>)
 8001116:	2200      	movs	r2, #0
 8001118:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800111a:	4b11      	ldr	r3, [pc, #68]	; (8001160 <HAL_SPI_MspInit+0x14c>)
 800111c:	0018      	movs	r0, r3
 800111e:	f000 fac5 	bl	80016ac <HAL_DMA_Init>
 8001122:	1e03      	subs	r3, r0, #0
 8001124:	d001      	beq.n	800112a <HAL_SPI_MspInit+0x116>
    {
      Error_Handler();
 8001126:	f7ff ff1f 	bl	8000f68 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a0c      	ldr	r2, [pc, #48]	; (8001160 <HAL_SPI_MspInit+0x14c>)
 800112e:	655a      	str	r2, [r3, #84]	; 0x54
 8001130:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <HAL_SPI_MspInit+0x14c>)
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	625a      	str	r2, [r3, #36]	; 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001136:	2200      	movs	r2, #0
 8001138:	2100      	movs	r1, #0
 800113a:	2019      	movs	r0, #25
 800113c:	f000 fa84 	bl	8001648 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001140:	2019      	movs	r0, #25
 8001142:	f000 fa96 	bl	8001672 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001146:	46c0      	nop			; (mov r8, r8)
 8001148:	46bd      	mov	sp, r7
 800114a:	b00b      	add	sp, #44	; 0x2c
 800114c:	bd90      	pop	{r4, r7, pc}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	40013000 	.word	0x40013000
 8001154:	40021000 	.word	0x40021000
 8001158:	200000cc 	.word	0x200000cc
 800115c:	4002001c 	.word	0x4002001c
 8001160:	20000110 	.word	0x20000110
 8001164:	40020030 	.word	0x40020030

08001168 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a0d      	ldr	r2, [pc, #52]	; (80011ac <HAL_TIM_Base_MspInit+0x44>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d113      	bne.n	80011a2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800117a:	4b0d      	ldr	r3, [pc, #52]	; (80011b0 <HAL_TIM_Base_MspInit+0x48>)
 800117c:	69da      	ldr	r2, [r3, #28]
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <HAL_TIM_Base_MspInit+0x48>)
 8001180:	2110      	movs	r1, #16
 8001182:	430a      	orrs	r2, r1
 8001184:	61da      	str	r2, [r3, #28]
 8001186:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <HAL_TIM_Base_MspInit+0x48>)
 8001188:	69db      	ldr	r3, [r3, #28]
 800118a:	2210      	movs	r2, #16
 800118c:	4013      	ands	r3, r2
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8001192:	2200      	movs	r2, #0
 8001194:	2100      	movs	r1, #0
 8001196:	2011      	movs	r0, #17
 8001198:	f000 fa56 	bl	8001648 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800119c:	2011      	movs	r0, #17
 800119e:	f000 fa68 	bl	8001672 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	46bd      	mov	sp, r7
 80011a6:	b004      	add	sp, #16
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	40001000 	.word	0x40001000
 80011b0:	40021000 	.word	0x40021000

080011b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011b4:	b590      	push	{r4, r7, lr}
 80011b6:	b08b      	sub	sp, #44	; 0x2c
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011bc:	2414      	movs	r4, #20
 80011be:	193b      	adds	r3, r7, r4
 80011c0:	0018      	movs	r0, r3
 80011c2:	2314      	movs	r3, #20
 80011c4:	001a      	movs	r2, r3
 80011c6:	2100      	movs	r1, #0
 80011c8:	f003 fd90 	bl	8004cec <memset>
  if(huart->Instance==USART2)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a47      	ldr	r2, [pc, #284]	; (80012f0 <HAL_UART_MspInit+0x13c>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d000      	beq.n	80011d8 <HAL_UART_MspInit+0x24>
 80011d6:	e086      	b.n	80012e6 <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011d8:	4b46      	ldr	r3, [pc, #280]	; (80012f4 <HAL_UART_MspInit+0x140>)
 80011da:	69da      	ldr	r2, [r3, #28]
 80011dc:	4b45      	ldr	r3, [pc, #276]	; (80012f4 <HAL_UART_MspInit+0x140>)
 80011de:	2180      	movs	r1, #128	; 0x80
 80011e0:	0289      	lsls	r1, r1, #10
 80011e2:	430a      	orrs	r2, r1
 80011e4:	61da      	str	r2, [r3, #28]
 80011e6:	4b43      	ldr	r3, [pc, #268]	; (80012f4 <HAL_UART_MspInit+0x140>)
 80011e8:	69da      	ldr	r2, [r3, #28]
 80011ea:	2380      	movs	r3, #128	; 0x80
 80011ec:	029b      	lsls	r3, r3, #10
 80011ee:	4013      	ands	r3, r2
 80011f0:	613b      	str	r3, [r7, #16]
 80011f2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f4:	4b3f      	ldr	r3, [pc, #252]	; (80012f4 <HAL_UART_MspInit+0x140>)
 80011f6:	695a      	ldr	r2, [r3, #20]
 80011f8:	4b3e      	ldr	r3, [pc, #248]	; (80012f4 <HAL_UART_MspInit+0x140>)
 80011fa:	2180      	movs	r1, #128	; 0x80
 80011fc:	0289      	lsls	r1, r1, #10
 80011fe:	430a      	orrs	r2, r1
 8001200:	615a      	str	r2, [r3, #20]
 8001202:	4b3c      	ldr	r3, [pc, #240]	; (80012f4 <HAL_UART_MspInit+0x140>)
 8001204:	695a      	ldr	r2, [r3, #20]
 8001206:	2380      	movs	r3, #128	; 0x80
 8001208:	029b      	lsls	r3, r3, #10
 800120a:	4013      	ands	r3, r2
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001210:	0021      	movs	r1, r4
 8001212:	187b      	adds	r3, r7, r1
 8001214:	220c      	movs	r2, #12
 8001216:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001218:	187b      	adds	r3, r7, r1
 800121a:	2202      	movs	r2, #2
 800121c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800121e:	187b      	adds	r3, r7, r1
 8001220:	2201      	movs	r2, #1
 8001222:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001224:	187b      	adds	r3, r7, r1
 8001226:	2203      	movs	r2, #3
 8001228:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800122a:	187b      	adds	r3, r7, r1
 800122c:	2201      	movs	r2, #1
 800122e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001230:	187a      	adds	r2, r7, r1
 8001232:	2390      	movs	r3, #144	; 0x90
 8001234:	05db      	lsls	r3, r3, #23
 8001236:	0011      	movs	r1, r2
 8001238:	0018      	movs	r0, r3
 800123a:	f000 fbbb 	bl	80019b4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 800123e:	4b2e      	ldr	r3, [pc, #184]	; (80012f8 <HAL_UART_MspInit+0x144>)
 8001240:	4a2e      	ldr	r2, [pc, #184]	; (80012fc <HAL_UART_MspInit+0x148>)
 8001242:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001244:	4b2c      	ldr	r3, [pc, #176]	; (80012f8 <HAL_UART_MspInit+0x144>)
 8001246:	2200      	movs	r2, #0
 8001248:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800124a:	4b2b      	ldr	r3, [pc, #172]	; (80012f8 <HAL_UART_MspInit+0x144>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001250:	4b29      	ldr	r3, [pc, #164]	; (80012f8 <HAL_UART_MspInit+0x144>)
 8001252:	2280      	movs	r2, #128	; 0x80
 8001254:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001256:	4b28      	ldr	r3, [pc, #160]	; (80012f8 <HAL_UART_MspInit+0x144>)
 8001258:	2200      	movs	r2, #0
 800125a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800125c:	4b26      	ldr	r3, [pc, #152]	; (80012f8 <HAL_UART_MspInit+0x144>)
 800125e:	2200      	movs	r2, #0
 8001260:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001262:	4b25      	ldr	r3, [pc, #148]	; (80012f8 <HAL_UART_MspInit+0x144>)
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001268:	4b23      	ldr	r3, [pc, #140]	; (80012f8 <HAL_UART_MspInit+0x144>)
 800126a:	2200      	movs	r2, #0
 800126c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800126e:	4b22      	ldr	r3, [pc, #136]	; (80012f8 <HAL_UART_MspInit+0x144>)
 8001270:	0018      	movs	r0, r3
 8001272:	f000 fa1b 	bl	80016ac <HAL_DMA_Init>
 8001276:	1e03      	subs	r3, r0, #0
 8001278:	d001      	beq.n	800127e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800127a:	f7ff fe75 	bl	8000f68 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a1d      	ldr	r2, [pc, #116]	; (80012f8 <HAL_UART_MspInit+0x144>)
 8001282:	675a      	str	r2, [r3, #116]	; 0x74
 8001284:	4b1c      	ldr	r3, [pc, #112]	; (80012f8 <HAL_UART_MspInit+0x144>)
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 800128a:	4b1d      	ldr	r3, [pc, #116]	; (8001300 <HAL_UART_MspInit+0x14c>)
 800128c:	4a1d      	ldr	r2, [pc, #116]	; (8001304 <HAL_UART_MspInit+0x150>)
 800128e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001290:	4b1b      	ldr	r3, [pc, #108]	; (8001300 <HAL_UART_MspInit+0x14c>)
 8001292:	2210      	movs	r2, #16
 8001294:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001296:	4b1a      	ldr	r3, [pc, #104]	; (8001300 <HAL_UART_MspInit+0x14c>)
 8001298:	2200      	movs	r2, #0
 800129a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800129c:	4b18      	ldr	r3, [pc, #96]	; (8001300 <HAL_UART_MspInit+0x14c>)
 800129e:	2280      	movs	r2, #128	; 0x80
 80012a0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012a2:	4b17      	ldr	r3, [pc, #92]	; (8001300 <HAL_UART_MspInit+0x14c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012a8:	4b15      	ldr	r3, [pc, #84]	; (8001300 <HAL_UART_MspInit+0x14c>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80012ae:	4b14      	ldr	r3, [pc, #80]	; (8001300 <HAL_UART_MspInit+0x14c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012b4:	4b12      	ldr	r3, [pc, #72]	; (8001300 <HAL_UART_MspInit+0x14c>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80012ba:	4b11      	ldr	r3, [pc, #68]	; (8001300 <HAL_UART_MspInit+0x14c>)
 80012bc:	0018      	movs	r0, r3
 80012be:	f000 f9f5 	bl	80016ac <HAL_DMA_Init>
 80012c2:	1e03      	subs	r3, r0, #0
 80012c4:	d001      	beq.n	80012ca <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 80012c6:	f7ff fe4f 	bl	8000f68 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a0c      	ldr	r2, [pc, #48]	; (8001300 <HAL_UART_MspInit+0x14c>)
 80012ce:	671a      	str	r2, [r3, #112]	; 0x70
 80012d0:	4b0b      	ldr	r3, [pc, #44]	; (8001300 <HAL_UART_MspInit+0x14c>)
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2100      	movs	r1, #0
 80012da:	201c      	movs	r0, #28
 80012dc:	f000 f9b4 	bl	8001648 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012e0:	201c      	movs	r0, #28
 80012e2:	f000 f9c6 	bl	8001672 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012e6:	46c0      	nop			; (mov r8, r8)
 80012e8:	46bd      	mov	sp, r7
 80012ea:	b00b      	add	sp, #44	; 0x2c
 80012ec:	bd90      	pop	{r4, r7, pc}
 80012ee:	46c0      	nop			; (mov r8, r8)
 80012f0:	40004400 	.word	0x40004400
 80012f4:	40021000 	.word	0x40021000
 80012f8:	20000224 	.word	0x20000224
 80012fc:	40020058 	.word	0x40020058
 8001300:	20000268 	.word	0x20000268
 8001304:	40020044 	.word	0x40020044

08001308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800130c:	e7fe      	b.n	800130c <NMI_Handler+0x4>

0800130e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001312:	e7fe      	b.n	8001312 <HardFault_Handler+0x4>

08001314 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001318:	46c0      	nop			; (mov r8, r8)
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800132c:	f000 f8c4 	bl	80014b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001330:	46c0      	nop			; (mov r8, r8)
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
	...

08001338 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800133c:	4b05      	ldr	r3, [pc, #20]	; (8001354 <DMA1_Channel2_3_IRQHandler+0x1c>)
 800133e:	0018      	movs	r0, r3
 8001340:	f000 fa79 	bl	8001836 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001344:	4b04      	ldr	r3, [pc, #16]	; (8001358 <DMA1_Channel2_3_IRQHandler+0x20>)
 8001346:	0018      	movs	r0, r3
 8001348:	f000 fa75 	bl	8001836 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800134c:	46c0      	nop			; (mov r8, r8)
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	200000cc 	.word	0x200000cc
 8001358:	20000110 	.word	0x20000110

0800135c <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001360:	4b05      	ldr	r3, [pc, #20]	; (8001378 <DMA1_Channel4_5_IRQHandler+0x1c>)
 8001362:	0018      	movs	r0, r3
 8001364:	f000 fa67 	bl	8001836 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001368:	4b04      	ldr	r3, [pc, #16]	; (800137c <DMA1_Channel4_5_IRQHandler+0x20>)
 800136a:	0018      	movs	r0, r3
 800136c:	f000 fa63 	bl	8001836 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8001370:	46c0      	nop			; (mov r8, r8)
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	46c0      	nop			; (mov r8, r8)
 8001378:	20000268 	.word	0x20000268
 800137c:	20000224 	.word	0x20000224

08001380 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001384:	4b03      	ldr	r3, [pc, #12]	; (8001394 <TIM6_IRQHandler+0x14>)
 8001386:	0018      	movs	r0, r3
 8001388:	f001 ff0e 	bl	80031a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800138c:	46c0      	nop			; (mov r8, r8)
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	46c0      	nop			; (mov r8, r8)
 8001394:	20000154 	.word	0x20000154

08001398 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800139c:	4b03      	ldr	r3, [pc, #12]	; (80013ac <SPI1_IRQHandler+0x14>)
 800139e:	0018      	movs	r0, r3
 80013a0:	f001 fa76 	bl	8002890 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80013a4:	46c0      	nop			; (mov r8, r8)
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	46c0      	nop			; (mov r8, r8)
 80013ac:	20000068 	.word	0x20000068

080013b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013b4:	4b03      	ldr	r3, [pc, #12]	; (80013c4 <USART2_IRQHandler+0x14>)
 80013b6:	0018      	movs	r0, r3
 80013b8:	f002 fa96 	bl	80038e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013bc:	46c0      	nop			; (mov r8, r8)
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	46c0      	nop			; (mov r8, r8)
 80013c4:	2000019c 	.word	0x2000019c

080013c8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80013cc:	46c0      	nop			; (mov r8, r8)
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
	...

080013d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013d4:	480d      	ldr	r0, [pc, #52]	; (800140c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013d6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80013d8:	f7ff fff6 	bl	80013c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013dc:	480c      	ldr	r0, [pc, #48]	; (8001410 <LoopForever+0x6>)
  ldr r1, =_edata
 80013de:	490d      	ldr	r1, [pc, #52]	; (8001414 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013e0:	4a0d      	ldr	r2, [pc, #52]	; (8001418 <LoopForever+0xe>)
  movs r3, #0
 80013e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013e4:	e002      	b.n	80013ec <LoopCopyDataInit>

080013e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ea:	3304      	adds	r3, #4

080013ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013f0:	d3f9      	bcc.n	80013e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013f2:	4a0a      	ldr	r2, [pc, #40]	; (800141c <LoopForever+0x12>)
  ldr r4, =_ebss
 80013f4:	4c0a      	ldr	r4, [pc, #40]	; (8001420 <LoopForever+0x16>)
  movs r3, #0
 80013f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f8:	e001      	b.n	80013fe <LoopFillZerobss>

080013fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013fc:	3204      	adds	r2, #4

080013fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001400:	d3fb      	bcc.n	80013fa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001402:	f003 fc4f 	bl	8004ca4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001406:	f7ff f9b9 	bl	800077c <main>

0800140a <LoopForever>:

LoopForever:
    b LoopForever
 800140a:	e7fe      	b.n	800140a <LoopForever>
  ldr   r0, =_estack
 800140c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001410:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001414:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 8001418:	08004d58 	.word	0x08004d58
  ldr r2, =_sbss
 800141c:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 8001420:	20000580 	.word	0x20000580

08001424 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001424:	e7fe      	b.n	8001424 <ADC1_IRQHandler>
	...

08001428 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800142c:	4b07      	ldr	r3, [pc, #28]	; (800144c <HAL_Init+0x24>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	4b06      	ldr	r3, [pc, #24]	; (800144c <HAL_Init+0x24>)
 8001432:	2110      	movs	r1, #16
 8001434:	430a      	orrs	r2, r1
 8001436:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001438:	2003      	movs	r0, #3
 800143a:	f000 f809 	bl	8001450 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800143e:	f7ff fdc5 	bl	8000fcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001442:	2300      	movs	r3, #0
}
 8001444:	0018      	movs	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	46c0      	nop			; (mov r8, r8)
 800144c:	40022000 	.word	0x40022000

08001450 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001450:	b590      	push	{r4, r7, lr}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001458:	4b14      	ldr	r3, [pc, #80]	; (80014ac <HAL_InitTick+0x5c>)
 800145a:	681c      	ldr	r4, [r3, #0]
 800145c:	4b14      	ldr	r3, [pc, #80]	; (80014b0 <HAL_InitTick+0x60>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	0019      	movs	r1, r3
 8001462:	23fa      	movs	r3, #250	; 0xfa
 8001464:	0098      	lsls	r0, r3, #2
 8001466:	f7fe fe4f 	bl	8000108 <__udivsi3>
 800146a:	0003      	movs	r3, r0
 800146c:	0019      	movs	r1, r3
 800146e:	0020      	movs	r0, r4
 8001470:	f7fe fe4a 	bl	8000108 <__udivsi3>
 8001474:	0003      	movs	r3, r0
 8001476:	0018      	movs	r0, r3
 8001478:	f000 f90b 	bl	8001692 <HAL_SYSTICK_Config>
 800147c:	1e03      	subs	r3, r0, #0
 800147e:	d001      	beq.n	8001484 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001480:	2301      	movs	r3, #1
 8001482:	e00f      	b.n	80014a4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2b03      	cmp	r3, #3
 8001488:	d80b      	bhi.n	80014a2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800148a:	6879      	ldr	r1, [r7, #4]
 800148c:	2301      	movs	r3, #1
 800148e:	425b      	negs	r3, r3
 8001490:	2200      	movs	r2, #0
 8001492:	0018      	movs	r0, r3
 8001494:	f000 f8d8 	bl	8001648 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001498:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <HAL_InitTick+0x64>)
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800149e:	2300      	movs	r3, #0
 80014a0:	e000      	b.n	80014a4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
}
 80014a4:	0018      	movs	r0, r3
 80014a6:	46bd      	mov	sp, r7
 80014a8:	b003      	add	sp, #12
 80014aa:	bd90      	pop	{r4, r7, pc}
 80014ac:	20000040 	.word	0x20000040
 80014b0:	20000048 	.word	0x20000048
 80014b4:	20000044 	.word	0x20000044

080014b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014bc:	4b05      	ldr	r3, [pc, #20]	; (80014d4 <HAL_IncTick+0x1c>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	001a      	movs	r2, r3
 80014c2:	4b05      	ldr	r3, [pc, #20]	; (80014d8 <HAL_IncTick+0x20>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	18d2      	adds	r2, r2, r3
 80014c8:	4b03      	ldr	r3, [pc, #12]	; (80014d8 <HAL_IncTick+0x20>)
 80014ca:	601a      	str	r2, [r3, #0]
}
 80014cc:	46c0      	nop			; (mov r8, r8)
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	20000048 	.word	0x20000048
 80014d8:	2000057c 	.word	0x2000057c

080014dc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  return uwTick;
 80014e0:	4b02      	ldr	r3, [pc, #8]	; (80014ec <HAL_GetTick+0x10>)
 80014e2:	681b      	ldr	r3, [r3, #0]
}
 80014e4:	0018      	movs	r0, r3
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	46c0      	nop			; (mov r8, r8)
 80014ec:	2000057c 	.word	0x2000057c

080014f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	0002      	movs	r2, r0
 80014f8:	1dfb      	adds	r3, r7, #7
 80014fa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80014fc:	1dfb      	adds	r3, r7, #7
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b7f      	cmp	r3, #127	; 0x7f
 8001502:	d809      	bhi.n	8001518 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001504:	1dfb      	adds	r3, r7, #7
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	001a      	movs	r2, r3
 800150a:	231f      	movs	r3, #31
 800150c:	401a      	ands	r2, r3
 800150e:	4b04      	ldr	r3, [pc, #16]	; (8001520 <__NVIC_EnableIRQ+0x30>)
 8001510:	2101      	movs	r1, #1
 8001512:	4091      	lsls	r1, r2
 8001514:	000a      	movs	r2, r1
 8001516:	601a      	str	r2, [r3, #0]
  }
}
 8001518:	46c0      	nop			; (mov r8, r8)
 800151a:	46bd      	mov	sp, r7
 800151c:	b002      	add	sp, #8
 800151e:	bd80      	pop	{r7, pc}
 8001520:	e000e100 	.word	0xe000e100

08001524 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001524:	b590      	push	{r4, r7, lr}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	0002      	movs	r2, r0
 800152c:	6039      	str	r1, [r7, #0]
 800152e:	1dfb      	adds	r3, r7, #7
 8001530:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001532:	1dfb      	adds	r3, r7, #7
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b7f      	cmp	r3, #127	; 0x7f
 8001538:	d828      	bhi.n	800158c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800153a:	4a2f      	ldr	r2, [pc, #188]	; (80015f8 <__NVIC_SetPriority+0xd4>)
 800153c:	1dfb      	adds	r3, r7, #7
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	b25b      	sxtb	r3, r3
 8001542:	089b      	lsrs	r3, r3, #2
 8001544:	33c0      	adds	r3, #192	; 0xc0
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	589b      	ldr	r3, [r3, r2]
 800154a:	1dfa      	adds	r2, r7, #7
 800154c:	7812      	ldrb	r2, [r2, #0]
 800154e:	0011      	movs	r1, r2
 8001550:	2203      	movs	r2, #3
 8001552:	400a      	ands	r2, r1
 8001554:	00d2      	lsls	r2, r2, #3
 8001556:	21ff      	movs	r1, #255	; 0xff
 8001558:	4091      	lsls	r1, r2
 800155a:	000a      	movs	r2, r1
 800155c:	43d2      	mvns	r2, r2
 800155e:	401a      	ands	r2, r3
 8001560:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	019b      	lsls	r3, r3, #6
 8001566:	22ff      	movs	r2, #255	; 0xff
 8001568:	401a      	ands	r2, r3
 800156a:	1dfb      	adds	r3, r7, #7
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	0018      	movs	r0, r3
 8001570:	2303      	movs	r3, #3
 8001572:	4003      	ands	r3, r0
 8001574:	00db      	lsls	r3, r3, #3
 8001576:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001578:	481f      	ldr	r0, [pc, #124]	; (80015f8 <__NVIC_SetPriority+0xd4>)
 800157a:	1dfb      	adds	r3, r7, #7
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	b25b      	sxtb	r3, r3
 8001580:	089b      	lsrs	r3, r3, #2
 8001582:	430a      	orrs	r2, r1
 8001584:	33c0      	adds	r3, #192	; 0xc0
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800158a:	e031      	b.n	80015f0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800158c:	4a1b      	ldr	r2, [pc, #108]	; (80015fc <__NVIC_SetPriority+0xd8>)
 800158e:	1dfb      	adds	r3, r7, #7
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	0019      	movs	r1, r3
 8001594:	230f      	movs	r3, #15
 8001596:	400b      	ands	r3, r1
 8001598:	3b08      	subs	r3, #8
 800159a:	089b      	lsrs	r3, r3, #2
 800159c:	3306      	adds	r3, #6
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	18d3      	adds	r3, r2, r3
 80015a2:	3304      	adds	r3, #4
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	1dfa      	adds	r2, r7, #7
 80015a8:	7812      	ldrb	r2, [r2, #0]
 80015aa:	0011      	movs	r1, r2
 80015ac:	2203      	movs	r2, #3
 80015ae:	400a      	ands	r2, r1
 80015b0:	00d2      	lsls	r2, r2, #3
 80015b2:	21ff      	movs	r1, #255	; 0xff
 80015b4:	4091      	lsls	r1, r2
 80015b6:	000a      	movs	r2, r1
 80015b8:	43d2      	mvns	r2, r2
 80015ba:	401a      	ands	r2, r3
 80015bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	019b      	lsls	r3, r3, #6
 80015c2:	22ff      	movs	r2, #255	; 0xff
 80015c4:	401a      	ands	r2, r3
 80015c6:	1dfb      	adds	r3, r7, #7
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	0018      	movs	r0, r3
 80015cc:	2303      	movs	r3, #3
 80015ce:	4003      	ands	r3, r0
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015d4:	4809      	ldr	r0, [pc, #36]	; (80015fc <__NVIC_SetPriority+0xd8>)
 80015d6:	1dfb      	adds	r3, r7, #7
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	001c      	movs	r4, r3
 80015dc:	230f      	movs	r3, #15
 80015de:	4023      	ands	r3, r4
 80015e0:	3b08      	subs	r3, #8
 80015e2:	089b      	lsrs	r3, r3, #2
 80015e4:	430a      	orrs	r2, r1
 80015e6:	3306      	adds	r3, #6
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	18c3      	adds	r3, r0, r3
 80015ec:	3304      	adds	r3, #4
 80015ee:	601a      	str	r2, [r3, #0]
}
 80015f0:	46c0      	nop			; (mov r8, r8)
 80015f2:	46bd      	mov	sp, r7
 80015f4:	b003      	add	sp, #12
 80015f6:	bd90      	pop	{r4, r7, pc}
 80015f8:	e000e100 	.word	0xe000e100
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	1e5a      	subs	r2, r3, #1
 800160c:	2380      	movs	r3, #128	; 0x80
 800160e:	045b      	lsls	r3, r3, #17
 8001610:	429a      	cmp	r2, r3
 8001612:	d301      	bcc.n	8001618 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001614:	2301      	movs	r3, #1
 8001616:	e010      	b.n	800163a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <SysTick_Config+0x44>)
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	3a01      	subs	r2, #1
 800161e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001620:	2301      	movs	r3, #1
 8001622:	425b      	negs	r3, r3
 8001624:	2103      	movs	r1, #3
 8001626:	0018      	movs	r0, r3
 8001628:	f7ff ff7c 	bl	8001524 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800162c:	4b05      	ldr	r3, [pc, #20]	; (8001644 <SysTick_Config+0x44>)
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001632:	4b04      	ldr	r3, [pc, #16]	; (8001644 <SysTick_Config+0x44>)
 8001634:	2207      	movs	r2, #7
 8001636:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001638:	2300      	movs	r3, #0
}
 800163a:	0018      	movs	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	b002      	add	sp, #8
 8001640:	bd80      	pop	{r7, pc}
 8001642:	46c0      	nop			; (mov r8, r8)
 8001644:	e000e010 	.word	0xe000e010

08001648 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	60b9      	str	r1, [r7, #8]
 8001650:	607a      	str	r2, [r7, #4]
 8001652:	210f      	movs	r1, #15
 8001654:	187b      	adds	r3, r7, r1
 8001656:	1c02      	adds	r2, r0, #0
 8001658:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800165a:	68ba      	ldr	r2, [r7, #8]
 800165c:	187b      	adds	r3, r7, r1
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	b25b      	sxtb	r3, r3
 8001662:	0011      	movs	r1, r2
 8001664:	0018      	movs	r0, r3
 8001666:	f7ff ff5d 	bl	8001524 <__NVIC_SetPriority>
}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	46bd      	mov	sp, r7
 800166e:	b004      	add	sp, #16
 8001670:	bd80      	pop	{r7, pc}

08001672 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	0002      	movs	r2, r0
 800167a:	1dfb      	adds	r3, r7, #7
 800167c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800167e:	1dfb      	adds	r3, r7, #7
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	b25b      	sxtb	r3, r3
 8001684:	0018      	movs	r0, r3
 8001686:	f7ff ff33 	bl	80014f0 <__NVIC_EnableIRQ>
}
 800168a:	46c0      	nop			; (mov r8, r8)
 800168c:	46bd      	mov	sp, r7
 800168e:	b002      	add	sp, #8
 8001690:	bd80      	pop	{r7, pc}

08001692 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b082      	sub	sp, #8
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	0018      	movs	r0, r3
 800169e:	f7ff ffaf 	bl	8001600 <SysTick_Config>
 80016a2:	0003      	movs	r3, r0
}
 80016a4:	0018      	movs	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b002      	add	sp, #8
 80016aa:	bd80      	pop	{r7, pc}

080016ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80016b4:	2300      	movs	r3, #0
 80016b6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d101      	bne.n	80016c2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e036      	b.n	8001730 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2221      	movs	r2, #33	; 0x21
 80016c6:	2102      	movs	r1, #2
 80016c8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	4a18      	ldr	r2, [pc, #96]	; (8001738 <HAL_DMA_Init+0x8c>)
 80016d6:	4013      	ands	r3, r2
 80016d8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80016e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	695b      	ldr	r3, [r3, #20]
 80016f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	69db      	ldr	r3, [r3, #28]
 8001700:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001702:	68fa      	ldr	r2, [r7, #12]
 8001704:	4313      	orrs	r3, r2
 8001706:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	68fa      	ldr	r2, [r7, #12]
 800170e:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	0018      	movs	r0, r3
 8001714:	f000 f932 	bl	800197c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2221      	movs	r2, #33	; 0x21
 8001722:	2101      	movs	r1, #1
 8001724:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2220      	movs	r2, #32
 800172a:	2100      	movs	r1, #0
 800172c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800172e:	2300      	movs	r3, #0
}
 8001730:	0018      	movs	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	b004      	add	sp, #16
 8001736:	bd80      	pop	{r7, pc}
 8001738:	ffffc00f 	.word	0xffffc00f

0800173c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2221      	movs	r2, #33	; 0x21
 8001748:	5c9b      	ldrb	r3, [r3, r2]
 800174a:	b2db      	uxtb	r3, r3
 800174c:	2b02      	cmp	r3, #2
 800174e:	d008      	beq.n	8001762 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2204      	movs	r2, #4
 8001754:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2220      	movs	r2, #32
 800175a:	2100      	movs	r1, #0
 800175c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e020      	b.n	80017a4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	210e      	movs	r1, #14
 800176e:	438a      	bics	r2, r1
 8001770:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2101      	movs	r1, #1
 800177e:	438a      	bics	r2, r1
 8001780:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800178a:	2101      	movs	r1, #1
 800178c:	4091      	lsls	r1, r2
 800178e:	000a      	movs	r2, r1
 8001790:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2221      	movs	r2, #33	; 0x21
 8001796:	2101      	movs	r1, #1
 8001798:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2220      	movs	r2, #32
 800179e:	2100      	movs	r1, #0
 80017a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80017a2:	2300      	movs	r3, #0
}
 80017a4:	0018      	movs	r0, r3
 80017a6:	46bd      	mov	sp, r7
 80017a8:	b002      	add	sp, #8
 80017aa:	bd80      	pop	{r7, pc}

080017ac <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017b4:	210f      	movs	r1, #15
 80017b6:	187b      	adds	r3, r7, r1
 80017b8:	2200      	movs	r2, #0
 80017ba:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2221      	movs	r2, #33	; 0x21
 80017c0:	5c9b      	ldrb	r3, [r3, r2]
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d006      	beq.n	80017d6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2204      	movs	r2, #4
 80017cc:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80017ce:	187b      	adds	r3, r7, r1
 80017d0:	2201      	movs	r2, #1
 80017d2:	701a      	strb	r2, [r3, #0]
 80017d4:	e028      	b.n	8001828 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	210e      	movs	r1, #14
 80017e2:	438a      	bics	r2, r1
 80017e4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2101      	movs	r1, #1
 80017f2:	438a      	bics	r2, r1
 80017f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017fe:	2101      	movs	r1, #1
 8001800:	4091      	lsls	r1, r2
 8001802:	000a      	movs	r2, r1
 8001804:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2221      	movs	r2, #33	; 0x21
 800180a:	2101      	movs	r1, #1
 800180c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2220      	movs	r2, #32
 8001812:	2100      	movs	r1, #0
 8001814:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800181a:	2b00      	cmp	r3, #0
 800181c:	d004      	beq.n	8001828 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	0010      	movs	r0, r2
 8001826:	4798      	blx	r3
    }
  }
  return status;
 8001828:	230f      	movs	r3, #15
 800182a:	18fb      	adds	r3, r7, r3
 800182c:	781b      	ldrb	r3, [r3, #0]
}
 800182e:	0018      	movs	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	b004      	add	sp, #16
 8001834:	bd80      	pop	{r7, pc}

08001836 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b084      	sub	sp, #16
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001852:	2204      	movs	r2, #4
 8001854:	409a      	lsls	r2, r3
 8001856:	0013      	movs	r3, r2
 8001858:	68fa      	ldr	r2, [r7, #12]
 800185a:	4013      	ands	r3, r2
 800185c:	d024      	beq.n	80018a8 <HAL_DMA_IRQHandler+0x72>
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	2204      	movs	r2, #4
 8001862:	4013      	ands	r3, r2
 8001864:	d020      	beq.n	80018a8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2220      	movs	r2, #32
 800186e:	4013      	ands	r3, r2
 8001870:	d107      	bne.n	8001882 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2104      	movs	r1, #4
 800187e:	438a      	bics	r2, r1
 8001880:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800188a:	2104      	movs	r1, #4
 800188c:	4091      	lsls	r1, r2
 800188e:	000a      	movs	r2, r1
 8001890:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001896:	2b00      	cmp	r3, #0
 8001898:	d100      	bne.n	800189c <HAL_DMA_IRQHandler+0x66>
 800189a:	e06a      	b.n	8001972 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	0010      	movs	r0, r2
 80018a4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80018a6:	e064      	b.n	8001972 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ac:	2202      	movs	r2, #2
 80018ae:	409a      	lsls	r2, r3
 80018b0:	0013      	movs	r3, r2
 80018b2:	68fa      	ldr	r2, [r7, #12]
 80018b4:	4013      	ands	r3, r2
 80018b6:	d02b      	beq.n	8001910 <HAL_DMA_IRQHandler+0xda>
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	2202      	movs	r2, #2
 80018bc:	4013      	ands	r3, r2
 80018be:	d027      	beq.n	8001910 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2220      	movs	r2, #32
 80018c8:	4013      	ands	r3, r2
 80018ca:	d10b      	bne.n	80018e4 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	210a      	movs	r1, #10
 80018d8:	438a      	bics	r2, r1
 80018da:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2221      	movs	r2, #33	; 0x21
 80018e0:	2101      	movs	r1, #1
 80018e2:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018ec:	2102      	movs	r1, #2
 80018ee:	4091      	lsls	r1, r2
 80018f0:	000a      	movs	r2, r1
 80018f2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2220      	movs	r2, #32
 80018f8:	2100      	movs	r1, #0
 80018fa:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001900:	2b00      	cmp	r3, #0
 8001902:	d036      	beq.n	8001972 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	0010      	movs	r0, r2
 800190c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800190e:	e030      	b.n	8001972 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001914:	2208      	movs	r2, #8
 8001916:	409a      	lsls	r2, r3
 8001918:	0013      	movs	r3, r2
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	4013      	ands	r3, r2
 800191e:	d028      	beq.n	8001972 <HAL_DMA_IRQHandler+0x13c>
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	2208      	movs	r2, #8
 8001924:	4013      	ands	r3, r2
 8001926:	d024      	beq.n	8001972 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	210e      	movs	r1, #14
 8001934:	438a      	bics	r2, r1
 8001936:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001940:	2101      	movs	r1, #1
 8001942:	4091      	lsls	r1, r2
 8001944:	000a      	movs	r2, r1
 8001946:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2201      	movs	r2, #1
 800194c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2221      	movs	r2, #33	; 0x21
 8001952:	2101      	movs	r1, #1
 8001954:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2220      	movs	r2, #32
 800195a:	2100      	movs	r1, #0
 800195c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	2b00      	cmp	r3, #0
 8001964:	d005      	beq.n	8001972 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	0010      	movs	r0, r2
 800196e:	4798      	blx	r3
    }
  }
}
 8001970:	e7ff      	b.n	8001972 <HAL_DMA_IRQHandler+0x13c>
 8001972:	46c0      	nop			; (mov r8, r8)
 8001974:	46bd      	mov	sp, r7
 8001976:	b004      	add	sp, #16
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a08      	ldr	r2, [pc, #32]	; (80019ac <DMA_CalcBaseAndBitshift+0x30>)
 800198a:	4694      	mov	ip, r2
 800198c:	4463      	add	r3, ip
 800198e:	2114      	movs	r1, #20
 8001990:	0018      	movs	r0, r3
 8001992:	f7fe fbb9 	bl	8000108 <__udivsi3>
 8001996:	0003      	movs	r3, r0
 8001998:	009a      	lsls	r2, r3, #2
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a03      	ldr	r2, [pc, #12]	; (80019b0 <DMA_CalcBaseAndBitshift+0x34>)
 80019a2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80019a4:	46c0      	nop			; (mov r8, r8)
 80019a6:	46bd      	mov	sp, r7
 80019a8:	b002      	add	sp, #8
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	bffdfff8 	.word	0xbffdfff8
 80019b0:	40020000 	.word	0x40020000

080019b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b086      	sub	sp, #24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019be:	2300      	movs	r3, #0
 80019c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019c2:	e14f      	b.n	8001c64 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2101      	movs	r1, #1
 80019ca:	697a      	ldr	r2, [r7, #20]
 80019cc:	4091      	lsls	r1, r2
 80019ce:	000a      	movs	r2, r1
 80019d0:	4013      	ands	r3, r2
 80019d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d100      	bne.n	80019dc <HAL_GPIO_Init+0x28>
 80019da:	e140      	b.n	8001c5e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	2203      	movs	r2, #3
 80019e2:	4013      	ands	r3, r2
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d005      	beq.n	80019f4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	2203      	movs	r2, #3
 80019ee:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	d130      	bne.n	8001a56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	2203      	movs	r2, #3
 8001a00:	409a      	lsls	r2, r3
 8001a02:	0013      	movs	r3, r2
 8001a04:	43da      	mvns	r2, r3
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	68da      	ldr	r2, [r3, #12]
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	409a      	lsls	r2, r3
 8001a16:	0013      	movs	r3, r2
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	409a      	lsls	r2, r3
 8001a30:	0013      	movs	r3, r2
 8001a32:	43da      	mvns	r2, r3
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	4013      	ands	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	091b      	lsrs	r3, r3, #4
 8001a40:	2201      	movs	r2, #1
 8001a42:	401a      	ands	r2, r3
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	409a      	lsls	r2, r3
 8001a48:	0013      	movs	r3, r2
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	2203      	movs	r2, #3
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	2b03      	cmp	r3, #3
 8001a60:	d017      	beq.n	8001a92 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	2203      	movs	r2, #3
 8001a6e:	409a      	lsls	r2, r3
 8001a70:	0013      	movs	r3, r2
 8001a72:	43da      	mvns	r2, r3
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	4013      	ands	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	689a      	ldr	r2, [r3, #8]
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	409a      	lsls	r2, r3
 8001a84:	0013      	movs	r3, r2
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	2203      	movs	r2, #3
 8001a98:	4013      	ands	r3, r2
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d123      	bne.n	8001ae6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	08da      	lsrs	r2, r3, #3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	3208      	adds	r2, #8
 8001aa6:	0092      	lsls	r2, r2, #2
 8001aa8:	58d3      	ldr	r3, [r2, r3]
 8001aaa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	2207      	movs	r2, #7
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	220f      	movs	r2, #15
 8001ab6:	409a      	lsls	r2, r3
 8001ab8:	0013      	movs	r3, r2
 8001aba:	43da      	mvns	r2, r3
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	691a      	ldr	r2, [r3, #16]
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	2107      	movs	r1, #7
 8001aca:	400b      	ands	r3, r1
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	409a      	lsls	r2, r3
 8001ad0:	0013      	movs	r3, r2
 8001ad2:	693a      	ldr	r2, [r7, #16]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	08da      	lsrs	r2, r3, #3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	3208      	adds	r2, #8
 8001ae0:	0092      	lsls	r2, r2, #2
 8001ae2:	6939      	ldr	r1, [r7, #16]
 8001ae4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	2203      	movs	r2, #3
 8001af2:	409a      	lsls	r2, r3
 8001af4:	0013      	movs	r3, r2
 8001af6:	43da      	mvns	r2, r3
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	4013      	ands	r3, r2
 8001afc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	2203      	movs	r2, #3
 8001b04:	401a      	ands	r2, r3
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	409a      	lsls	r2, r3
 8001b0c:	0013      	movs	r3, r2
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685a      	ldr	r2, [r3, #4]
 8001b1e:	23c0      	movs	r3, #192	; 0xc0
 8001b20:	029b      	lsls	r3, r3, #10
 8001b22:	4013      	ands	r3, r2
 8001b24:	d100      	bne.n	8001b28 <HAL_GPIO_Init+0x174>
 8001b26:	e09a      	b.n	8001c5e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b28:	4b54      	ldr	r3, [pc, #336]	; (8001c7c <HAL_GPIO_Init+0x2c8>)
 8001b2a:	699a      	ldr	r2, [r3, #24]
 8001b2c:	4b53      	ldr	r3, [pc, #332]	; (8001c7c <HAL_GPIO_Init+0x2c8>)
 8001b2e:	2101      	movs	r1, #1
 8001b30:	430a      	orrs	r2, r1
 8001b32:	619a      	str	r2, [r3, #24]
 8001b34:	4b51      	ldr	r3, [pc, #324]	; (8001c7c <HAL_GPIO_Init+0x2c8>)
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	60bb      	str	r3, [r7, #8]
 8001b3e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b40:	4a4f      	ldr	r2, [pc, #316]	; (8001c80 <HAL_GPIO_Init+0x2cc>)
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	089b      	lsrs	r3, r3, #2
 8001b46:	3302      	adds	r3, #2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	589b      	ldr	r3, [r3, r2]
 8001b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	2203      	movs	r2, #3
 8001b52:	4013      	ands	r3, r2
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	220f      	movs	r2, #15
 8001b58:	409a      	lsls	r2, r3
 8001b5a:	0013      	movs	r3, r2
 8001b5c:	43da      	mvns	r2, r3
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	4013      	ands	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	2390      	movs	r3, #144	; 0x90
 8001b68:	05db      	lsls	r3, r3, #23
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d013      	beq.n	8001b96 <HAL_GPIO_Init+0x1e2>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a44      	ldr	r2, [pc, #272]	; (8001c84 <HAL_GPIO_Init+0x2d0>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d00d      	beq.n	8001b92 <HAL_GPIO_Init+0x1de>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a43      	ldr	r2, [pc, #268]	; (8001c88 <HAL_GPIO_Init+0x2d4>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d007      	beq.n	8001b8e <HAL_GPIO_Init+0x1da>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a42      	ldr	r2, [pc, #264]	; (8001c8c <HAL_GPIO_Init+0x2d8>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d101      	bne.n	8001b8a <HAL_GPIO_Init+0x1d6>
 8001b86:	2303      	movs	r3, #3
 8001b88:	e006      	b.n	8001b98 <HAL_GPIO_Init+0x1e4>
 8001b8a:	2305      	movs	r3, #5
 8001b8c:	e004      	b.n	8001b98 <HAL_GPIO_Init+0x1e4>
 8001b8e:	2302      	movs	r3, #2
 8001b90:	e002      	b.n	8001b98 <HAL_GPIO_Init+0x1e4>
 8001b92:	2301      	movs	r3, #1
 8001b94:	e000      	b.n	8001b98 <HAL_GPIO_Init+0x1e4>
 8001b96:	2300      	movs	r3, #0
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	2103      	movs	r1, #3
 8001b9c:	400a      	ands	r2, r1
 8001b9e:	0092      	lsls	r2, r2, #2
 8001ba0:	4093      	lsls	r3, r2
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ba8:	4935      	ldr	r1, [pc, #212]	; (8001c80 <HAL_GPIO_Init+0x2cc>)
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	089b      	lsrs	r3, r3, #2
 8001bae:	3302      	adds	r3, #2
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bb6:	4b36      	ldr	r3, [pc, #216]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	43da      	mvns	r2, r3
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685a      	ldr	r2, [r3, #4]
 8001bca:	2380      	movs	r3, #128	; 0x80
 8001bcc:	035b      	lsls	r3, r3, #13
 8001bce:	4013      	ands	r3, r2
 8001bd0:	d003      	beq.n	8001bda <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001bda:	4b2d      	ldr	r3, [pc, #180]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001be0:	4b2b      	ldr	r3, [pc, #172]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	43da      	mvns	r2, r3
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	4013      	ands	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685a      	ldr	r2, [r3, #4]
 8001bf4:	2380      	movs	r3, #128	; 0x80
 8001bf6:	039b      	lsls	r3, r3, #14
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	d003      	beq.n	8001c04 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001bfc:	693a      	ldr	r2, [r7, #16]
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c04:	4b22      	ldr	r3, [pc, #136]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001c0a:	4b21      	ldr	r3, [pc, #132]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	43da      	mvns	r2, r3
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	4013      	ands	r3, r2
 8001c18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685a      	ldr	r2, [r3, #4]
 8001c1e:	2380      	movs	r3, #128	; 0x80
 8001c20:	029b      	lsls	r3, r3, #10
 8001c22:	4013      	ands	r3, r2
 8001c24:	d003      	beq.n	8001c2e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001c26:	693a      	ldr	r2, [r7, #16]
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c2e:	4b18      	ldr	r3, [pc, #96]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001c34:	4b16      	ldr	r3, [pc, #88]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	43da      	mvns	r2, r3
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	4013      	ands	r3, r2
 8001c42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	2380      	movs	r3, #128	; 0x80
 8001c4a:	025b      	lsls	r3, r3, #9
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	d003      	beq.n	8001c58 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001c50:	693a      	ldr	r2, [r7, #16]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c58:	4b0d      	ldr	r3, [pc, #52]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	3301      	adds	r3, #1
 8001c62:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	40da      	lsrs	r2, r3
 8001c6c:	1e13      	subs	r3, r2, #0
 8001c6e:	d000      	beq.n	8001c72 <HAL_GPIO_Init+0x2be>
 8001c70:	e6a8      	b.n	80019c4 <HAL_GPIO_Init+0x10>
  } 
}
 8001c72:	46c0      	nop			; (mov r8, r8)
 8001c74:	46c0      	nop			; (mov r8, r8)
 8001c76:	46bd      	mov	sp, r7
 8001c78:	b006      	add	sp, #24
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	40010000 	.word	0x40010000
 8001c84:	48000400 	.word	0x48000400
 8001c88:	48000800 	.word	0x48000800
 8001c8c:	48000c00 	.word	0x48000c00
 8001c90:	40010400 	.word	0x40010400

08001c94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	0008      	movs	r0, r1
 8001c9e:	0011      	movs	r1, r2
 8001ca0:	1cbb      	adds	r3, r7, #2
 8001ca2:	1c02      	adds	r2, r0, #0
 8001ca4:	801a      	strh	r2, [r3, #0]
 8001ca6:	1c7b      	adds	r3, r7, #1
 8001ca8:	1c0a      	adds	r2, r1, #0
 8001caa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cac:	1c7b      	adds	r3, r7, #1
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d004      	beq.n	8001cbe <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cb4:	1cbb      	adds	r3, r7, #2
 8001cb6:	881a      	ldrh	r2, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001cbc:	e003      	b.n	8001cc6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001cbe:	1cbb      	adds	r3, r7, #2
 8001cc0:	881a      	ldrh	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001cc6:	46c0      	nop			; (mov r8, r8)
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	b002      	add	sp, #8
 8001ccc:	bd80      	pop	{r7, pc}
	...

08001cd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b088      	sub	sp, #32
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e301      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d100      	bne.n	8001cee <HAL_RCC_OscConfig+0x1e>
 8001cec:	e08d      	b.n	8001e0a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001cee:	4bc3      	ldr	r3, [pc, #780]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	220c      	movs	r2, #12
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	d00e      	beq.n	8001d18 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cfa:	4bc0      	ldr	r3, [pc, #768]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	220c      	movs	r2, #12
 8001d00:	4013      	ands	r3, r2
 8001d02:	2b08      	cmp	r3, #8
 8001d04:	d116      	bne.n	8001d34 <HAL_RCC_OscConfig+0x64>
 8001d06:	4bbd      	ldr	r3, [pc, #756]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d08:	685a      	ldr	r2, [r3, #4]
 8001d0a:	2380      	movs	r3, #128	; 0x80
 8001d0c:	025b      	lsls	r3, r3, #9
 8001d0e:	401a      	ands	r2, r3
 8001d10:	2380      	movs	r3, #128	; 0x80
 8001d12:	025b      	lsls	r3, r3, #9
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d10d      	bne.n	8001d34 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d18:	4bb8      	ldr	r3, [pc, #736]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	2380      	movs	r3, #128	; 0x80
 8001d1e:	029b      	lsls	r3, r3, #10
 8001d20:	4013      	ands	r3, r2
 8001d22:	d100      	bne.n	8001d26 <HAL_RCC_OscConfig+0x56>
 8001d24:	e070      	b.n	8001e08 <HAL_RCC_OscConfig+0x138>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d000      	beq.n	8001d30 <HAL_RCC_OscConfig+0x60>
 8001d2e:	e06b      	b.n	8001e08 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e2d8      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d107      	bne.n	8001d4c <HAL_RCC_OscConfig+0x7c>
 8001d3c:	4baf      	ldr	r3, [pc, #700]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	4bae      	ldr	r3, [pc, #696]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d42:	2180      	movs	r1, #128	; 0x80
 8001d44:	0249      	lsls	r1, r1, #9
 8001d46:	430a      	orrs	r2, r1
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	e02f      	b.n	8001dac <HAL_RCC_OscConfig+0xdc>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d10c      	bne.n	8001d6e <HAL_RCC_OscConfig+0x9e>
 8001d54:	4ba9      	ldr	r3, [pc, #676]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	4ba8      	ldr	r3, [pc, #672]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d5a:	49a9      	ldr	r1, [pc, #676]	; (8002000 <HAL_RCC_OscConfig+0x330>)
 8001d5c:	400a      	ands	r2, r1
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	4ba6      	ldr	r3, [pc, #664]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	4ba5      	ldr	r3, [pc, #660]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d66:	49a7      	ldr	r1, [pc, #668]	; (8002004 <HAL_RCC_OscConfig+0x334>)
 8001d68:	400a      	ands	r2, r1
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	e01e      	b.n	8001dac <HAL_RCC_OscConfig+0xdc>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	2b05      	cmp	r3, #5
 8001d74:	d10e      	bne.n	8001d94 <HAL_RCC_OscConfig+0xc4>
 8001d76:	4ba1      	ldr	r3, [pc, #644]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	4ba0      	ldr	r3, [pc, #640]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d7c:	2180      	movs	r1, #128	; 0x80
 8001d7e:	02c9      	lsls	r1, r1, #11
 8001d80:	430a      	orrs	r2, r1
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	4b9d      	ldr	r3, [pc, #628]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4b9c      	ldr	r3, [pc, #624]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d8a:	2180      	movs	r1, #128	; 0x80
 8001d8c:	0249      	lsls	r1, r1, #9
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	e00b      	b.n	8001dac <HAL_RCC_OscConfig+0xdc>
 8001d94:	4b99      	ldr	r3, [pc, #612]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	4b98      	ldr	r3, [pc, #608]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001d9a:	4999      	ldr	r1, [pc, #612]	; (8002000 <HAL_RCC_OscConfig+0x330>)
 8001d9c:	400a      	ands	r2, r1
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	4b96      	ldr	r3, [pc, #600]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4b95      	ldr	r3, [pc, #596]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001da6:	4997      	ldr	r1, [pc, #604]	; (8002004 <HAL_RCC_OscConfig+0x334>)
 8001da8:	400a      	ands	r2, r1
 8001daa:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d014      	beq.n	8001dde <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7ff fb92 	bl	80014dc <HAL_GetTick>
 8001db8:	0003      	movs	r3, r0
 8001dba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dbc:	e008      	b.n	8001dd0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dbe:	f7ff fb8d 	bl	80014dc <HAL_GetTick>
 8001dc2:	0002      	movs	r2, r0
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	2b64      	cmp	r3, #100	; 0x64
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e28a      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dd0:	4b8a      	ldr	r3, [pc, #552]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	2380      	movs	r3, #128	; 0x80
 8001dd6:	029b      	lsls	r3, r3, #10
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d0f0      	beq.n	8001dbe <HAL_RCC_OscConfig+0xee>
 8001ddc:	e015      	b.n	8001e0a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dde:	f7ff fb7d 	bl	80014dc <HAL_GetTick>
 8001de2:	0003      	movs	r3, r0
 8001de4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001de6:	e008      	b.n	8001dfa <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001de8:	f7ff fb78 	bl	80014dc <HAL_GetTick>
 8001dec:	0002      	movs	r2, r0
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	2b64      	cmp	r3, #100	; 0x64
 8001df4:	d901      	bls.n	8001dfa <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001df6:	2303      	movs	r3, #3
 8001df8:	e275      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dfa:	4b80      	ldr	r3, [pc, #512]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	2380      	movs	r3, #128	; 0x80
 8001e00:	029b      	lsls	r3, r3, #10
 8001e02:	4013      	ands	r3, r2
 8001e04:	d1f0      	bne.n	8001de8 <HAL_RCC_OscConfig+0x118>
 8001e06:	e000      	b.n	8001e0a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e08:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2202      	movs	r2, #2
 8001e10:	4013      	ands	r3, r2
 8001e12:	d100      	bne.n	8001e16 <HAL_RCC_OscConfig+0x146>
 8001e14:	e069      	b.n	8001eea <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001e16:	4b79      	ldr	r3, [pc, #484]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	220c      	movs	r2, #12
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	d00b      	beq.n	8001e38 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e20:	4b76      	ldr	r3, [pc, #472]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	220c      	movs	r2, #12
 8001e26:	4013      	ands	r3, r2
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d11c      	bne.n	8001e66 <HAL_RCC_OscConfig+0x196>
 8001e2c:	4b73      	ldr	r3, [pc, #460]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	2380      	movs	r3, #128	; 0x80
 8001e32:	025b      	lsls	r3, r3, #9
 8001e34:	4013      	ands	r3, r2
 8001e36:	d116      	bne.n	8001e66 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e38:	4b70      	ldr	r3, [pc, #448]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2202      	movs	r2, #2
 8001e3e:	4013      	ands	r3, r2
 8001e40:	d005      	beq.n	8001e4e <HAL_RCC_OscConfig+0x17e>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d001      	beq.n	8001e4e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e24b      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e4e:	4b6b      	ldr	r3, [pc, #428]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	22f8      	movs	r2, #248	; 0xf8
 8001e54:	4393      	bics	r3, r2
 8001e56:	0019      	movs	r1, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	691b      	ldr	r3, [r3, #16]
 8001e5c:	00da      	lsls	r2, r3, #3
 8001e5e:	4b67      	ldr	r3, [pc, #412]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e60:	430a      	orrs	r2, r1
 8001e62:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e64:	e041      	b.n	8001eea <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d024      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e6e:	4b63      	ldr	r3, [pc, #396]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	4b62      	ldr	r3, [pc, #392]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e74:	2101      	movs	r1, #1
 8001e76:	430a      	orrs	r2, r1
 8001e78:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7a:	f7ff fb2f 	bl	80014dc <HAL_GetTick>
 8001e7e:	0003      	movs	r3, r0
 8001e80:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e84:	f7ff fb2a 	bl	80014dc <HAL_GetTick>
 8001e88:	0002      	movs	r2, r0
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e227      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e96:	4b59      	ldr	r3, [pc, #356]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d0f1      	beq.n	8001e84 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea0:	4b56      	ldr	r3, [pc, #344]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	22f8      	movs	r2, #248	; 0xf8
 8001ea6:	4393      	bics	r3, r2
 8001ea8:	0019      	movs	r1, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	00da      	lsls	r2, r3, #3
 8001eb0:	4b52      	ldr	r3, [pc, #328]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	e018      	b.n	8001eea <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eb8:	4b50      	ldr	r3, [pc, #320]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	4b4f      	ldr	r3, [pc, #316]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	438a      	bics	r2, r1
 8001ec2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec4:	f7ff fb0a 	bl	80014dc <HAL_GetTick>
 8001ec8:	0003      	movs	r3, r0
 8001eca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ecc:	e008      	b.n	8001ee0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ece:	f7ff fb05 	bl	80014dc <HAL_GetTick>
 8001ed2:	0002      	movs	r2, r0
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d901      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e202      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ee0:	4b46      	ldr	r3, [pc, #280]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2202      	movs	r2, #2
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d1f1      	bne.n	8001ece <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2208      	movs	r2, #8
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	d036      	beq.n	8001f62 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	69db      	ldr	r3, [r3, #28]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d019      	beq.n	8001f30 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001efc:	4b3f      	ldr	r3, [pc, #252]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001efe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f00:	4b3e      	ldr	r3, [pc, #248]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f02:	2101      	movs	r1, #1
 8001f04:	430a      	orrs	r2, r1
 8001f06:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f08:	f7ff fae8 	bl	80014dc <HAL_GetTick>
 8001f0c:	0003      	movs	r3, r0
 8001f0e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f10:	e008      	b.n	8001f24 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f12:	f7ff fae3 	bl	80014dc <HAL_GetTick>
 8001f16:	0002      	movs	r2, r0
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d901      	bls.n	8001f24 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001f20:	2303      	movs	r3, #3
 8001f22:	e1e0      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f24:	4b35      	ldr	r3, [pc, #212]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f28:	2202      	movs	r2, #2
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	d0f1      	beq.n	8001f12 <HAL_RCC_OscConfig+0x242>
 8001f2e:	e018      	b.n	8001f62 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f30:	4b32      	ldr	r3, [pc, #200]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f34:	4b31      	ldr	r3, [pc, #196]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f36:	2101      	movs	r1, #1
 8001f38:	438a      	bics	r2, r1
 8001f3a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f3c:	f7ff face 	bl	80014dc <HAL_GetTick>
 8001f40:	0003      	movs	r3, r0
 8001f42:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f44:	e008      	b.n	8001f58 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f46:	f7ff fac9 	bl	80014dc <HAL_GetTick>
 8001f4a:	0002      	movs	r2, r0
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d901      	bls.n	8001f58 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001f54:	2303      	movs	r3, #3
 8001f56:	e1c6      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f58:	4b28      	ldr	r3, [pc, #160]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5c:	2202      	movs	r2, #2
 8001f5e:	4013      	ands	r3, r2
 8001f60:	d1f1      	bne.n	8001f46 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2204      	movs	r2, #4
 8001f68:	4013      	ands	r3, r2
 8001f6a:	d100      	bne.n	8001f6e <HAL_RCC_OscConfig+0x29e>
 8001f6c:	e0b4      	b.n	80020d8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f6e:	201f      	movs	r0, #31
 8001f70:	183b      	adds	r3, r7, r0
 8001f72:	2200      	movs	r2, #0
 8001f74:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f76:	4b21      	ldr	r3, [pc, #132]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f78:	69da      	ldr	r2, [r3, #28]
 8001f7a:	2380      	movs	r3, #128	; 0x80
 8001f7c:	055b      	lsls	r3, r3, #21
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d110      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f82:	4b1e      	ldr	r3, [pc, #120]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f84:	69da      	ldr	r2, [r3, #28]
 8001f86:	4b1d      	ldr	r3, [pc, #116]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f88:	2180      	movs	r1, #128	; 0x80
 8001f8a:	0549      	lsls	r1, r1, #21
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	61da      	str	r2, [r3, #28]
 8001f90:	4b1a      	ldr	r3, [pc, #104]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001f92:	69da      	ldr	r2, [r3, #28]
 8001f94:	2380      	movs	r3, #128	; 0x80
 8001f96:	055b      	lsls	r3, r3, #21
 8001f98:	4013      	ands	r3, r2
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001f9e:	183b      	adds	r3, r7, r0
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fa4:	4b18      	ldr	r3, [pc, #96]	; (8002008 <HAL_RCC_OscConfig+0x338>)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	2380      	movs	r3, #128	; 0x80
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	4013      	ands	r3, r2
 8001fae:	d11a      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fb0:	4b15      	ldr	r3, [pc, #84]	; (8002008 <HAL_RCC_OscConfig+0x338>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4b14      	ldr	r3, [pc, #80]	; (8002008 <HAL_RCC_OscConfig+0x338>)
 8001fb6:	2180      	movs	r1, #128	; 0x80
 8001fb8:	0049      	lsls	r1, r1, #1
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fbe:	f7ff fa8d 	bl	80014dc <HAL_GetTick>
 8001fc2:	0003      	movs	r3, r0
 8001fc4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fc8:	f7ff fa88 	bl	80014dc <HAL_GetTick>
 8001fcc:	0002      	movs	r2, r0
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b64      	cmp	r3, #100	; 0x64
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e185      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fda:	4b0b      	ldr	r3, [pc, #44]	; (8002008 <HAL_RCC_OscConfig+0x338>)
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	2380      	movs	r3, #128	; 0x80
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d0f0      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d10e      	bne.n	800200c <HAL_RCC_OscConfig+0x33c>
 8001fee:	4b03      	ldr	r3, [pc, #12]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001ff0:	6a1a      	ldr	r2, [r3, #32]
 8001ff2:	4b02      	ldr	r3, [pc, #8]	; (8001ffc <HAL_RCC_OscConfig+0x32c>)
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	621a      	str	r2, [r3, #32]
 8001ffa:	e035      	b.n	8002068 <HAL_RCC_OscConfig+0x398>
 8001ffc:	40021000 	.word	0x40021000
 8002000:	fffeffff 	.word	0xfffeffff
 8002004:	fffbffff 	.word	0xfffbffff
 8002008:	40007000 	.word	0x40007000
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d10c      	bne.n	800202e <HAL_RCC_OscConfig+0x35e>
 8002014:	4bb6      	ldr	r3, [pc, #728]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002016:	6a1a      	ldr	r2, [r3, #32]
 8002018:	4bb5      	ldr	r3, [pc, #724]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800201a:	2101      	movs	r1, #1
 800201c:	438a      	bics	r2, r1
 800201e:	621a      	str	r2, [r3, #32]
 8002020:	4bb3      	ldr	r3, [pc, #716]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002022:	6a1a      	ldr	r2, [r3, #32]
 8002024:	4bb2      	ldr	r3, [pc, #712]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002026:	2104      	movs	r1, #4
 8002028:	438a      	bics	r2, r1
 800202a:	621a      	str	r2, [r3, #32]
 800202c:	e01c      	b.n	8002068 <HAL_RCC_OscConfig+0x398>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	2b05      	cmp	r3, #5
 8002034:	d10c      	bne.n	8002050 <HAL_RCC_OscConfig+0x380>
 8002036:	4bae      	ldr	r3, [pc, #696]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002038:	6a1a      	ldr	r2, [r3, #32]
 800203a:	4bad      	ldr	r3, [pc, #692]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800203c:	2104      	movs	r1, #4
 800203e:	430a      	orrs	r2, r1
 8002040:	621a      	str	r2, [r3, #32]
 8002042:	4bab      	ldr	r3, [pc, #684]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002044:	6a1a      	ldr	r2, [r3, #32]
 8002046:	4baa      	ldr	r3, [pc, #680]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002048:	2101      	movs	r1, #1
 800204a:	430a      	orrs	r2, r1
 800204c:	621a      	str	r2, [r3, #32]
 800204e:	e00b      	b.n	8002068 <HAL_RCC_OscConfig+0x398>
 8002050:	4ba7      	ldr	r3, [pc, #668]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002052:	6a1a      	ldr	r2, [r3, #32]
 8002054:	4ba6      	ldr	r3, [pc, #664]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002056:	2101      	movs	r1, #1
 8002058:	438a      	bics	r2, r1
 800205a:	621a      	str	r2, [r3, #32]
 800205c:	4ba4      	ldr	r3, [pc, #656]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800205e:	6a1a      	ldr	r2, [r3, #32]
 8002060:	4ba3      	ldr	r3, [pc, #652]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002062:	2104      	movs	r1, #4
 8002064:	438a      	bics	r2, r1
 8002066:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d014      	beq.n	800209a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002070:	f7ff fa34 	bl	80014dc <HAL_GetTick>
 8002074:	0003      	movs	r3, r0
 8002076:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002078:	e009      	b.n	800208e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800207a:	f7ff fa2f 	bl	80014dc <HAL_GetTick>
 800207e:	0002      	movs	r2, r0
 8002080:	69bb      	ldr	r3, [r7, #24]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	4a9b      	ldr	r2, [pc, #620]	; (80022f4 <HAL_RCC_OscConfig+0x624>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e12b      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800208e:	4b98      	ldr	r3, [pc, #608]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002090:	6a1b      	ldr	r3, [r3, #32]
 8002092:	2202      	movs	r2, #2
 8002094:	4013      	ands	r3, r2
 8002096:	d0f0      	beq.n	800207a <HAL_RCC_OscConfig+0x3aa>
 8002098:	e013      	b.n	80020c2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800209a:	f7ff fa1f 	bl	80014dc <HAL_GetTick>
 800209e:	0003      	movs	r3, r0
 80020a0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020a2:	e009      	b.n	80020b8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020a4:	f7ff fa1a 	bl	80014dc <HAL_GetTick>
 80020a8:	0002      	movs	r2, r0
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	4a91      	ldr	r2, [pc, #580]	; (80022f4 <HAL_RCC_OscConfig+0x624>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e116      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020b8:	4b8d      	ldr	r3, [pc, #564]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	2202      	movs	r2, #2
 80020be:	4013      	ands	r3, r2
 80020c0:	d1f0      	bne.n	80020a4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020c2:	231f      	movs	r3, #31
 80020c4:	18fb      	adds	r3, r7, r3
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d105      	bne.n	80020d8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020cc:	4b88      	ldr	r3, [pc, #544]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020ce:	69da      	ldr	r2, [r3, #28]
 80020d0:	4b87      	ldr	r3, [pc, #540]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020d2:	4989      	ldr	r1, [pc, #548]	; (80022f8 <HAL_RCC_OscConfig+0x628>)
 80020d4:	400a      	ands	r2, r1
 80020d6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2210      	movs	r2, #16
 80020de:	4013      	ands	r3, r2
 80020e0:	d063      	beq.n	80021aa <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	695b      	ldr	r3, [r3, #20]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d12a      	bne.n	8002140 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80020ea:	4b81      	ldr	r3, [pc, #516]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020ee:	4b80      	ldr	r3, [pc, #512]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020f0:	2104      	movs	r1, #4
 80020f2:	430a      	orrs	r2, r1
 80020f4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80020f6:	4b7e      	ldr	r3, [pc, #504]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020fa:	4b7d      	ldr	r3, [pc, #500]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80020fc:	2101      	movs	r1, #1
 80020fe:	430a      	orrs	r2, r1
 8002100:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002102:	f7ff f9eb 	bl	80014dc <HAL_GetTick>
 8002106:	0003      	movs	r3, r0
 8002108:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800210a:	e008      	b.n	800211e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800210c:	f7ff f9e6 	bl	80014dc <HAL_GetTick>
 8002110:	0002      	movs	r2, r0
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e0e3      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800211e:	4b74      	ldr	r3, [pc, #464]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002122:	2202      	movs	r2, #2
 8002124:	4013      	ands	r3, r2
 8002126:	d0f1      	beq.n	800210c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002128:	4b71      	ldr	r3, [pc, #452]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800212a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800212c:	22f8      	movs	r2, #248	; 0xf8
 800212e:	4393      	bics	r3, r2
 8002130:	0019      	movs	r1, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	00da      	lsls	r2, r3, #3
 8002138:	4b6d      	ldr	r3, [pc, #436]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800213a:	430a      	orrs	r2, r1
 800213c:	635a      	str	r2, [r3, #52]	; 0x34
 800213e:	e034      	b.n	80021aa <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	3305      	adds	r3, #5
 8002146:	d111      	bne.n	800216c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002148:	4b69      	ldr	r3, [pc, #420]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800214a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800214c:	4b68      	ldr	r3, [pc, #416]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800214e:	2104      	movs	r1, #4
 8002150:	438a      	bics	r2, r1
 8002152:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002154:	4b66      	ldr	r3, [pc, #408]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002158:	22f8      	movs	r2, #248	; 0xf8
 800215a:	4393      	bics	r3, r2
 800215c:	0019      	movs	r1, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	00da      	lsls	r2, r3, #3
 8002164:	4b62      	ldr	r3, [pc, #392]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002166:	430a      	orrs	r2, r1
 8002168:	635a      	str	r2, [r3, #52]	; 0x34
 800216a:	e01e      	b.n	80021aa <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800216c:	4b60      	ldr	r3, [pc, #384]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800216e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002170:	4b5f      	ldr	r3, [pc, #380]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002172:	2104      	movs	r1, #4
 8002174:	430a      	orrs	r2, r1
 8002176:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002178:	4b5d      	ldr	r3, [pc, #372]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800217a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800217c:	4b5c      	ldr	r3, [pc, #368]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800217e:	2101      	movs	r1, #1
 8002180:	438a      	bics	r2, r1
 8002182:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002184:	f7ff f9aa 	bl	80014dc <HAL_GetTick>
 8002188:	0003      	movs	r3, r0
 800218a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800218c:	e008      	b.n	80021a0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800218e:	f7ff f9a5 	bl	80014dc <HAL_GetTick>
 8002192:	0002      	movs	r2, r0
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d901      	bls.n	80021a0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e0a2      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80021a0:	4b53      	ldr	r3, [pc, #332]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80021a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021a4:	2202      	movs	r2, #2
 80021a6:	4013      	ands	r3, r2
 80021a8:	d1f1      	bne.n	800218e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a1b      	ldr	r3, [r3, #32]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d100      	bne.n	80021b4 <HAL_RCC_OscConfig+0x4e4>
 80021b2:	e097      	b.n	80022e4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021b4:	4b4e      	ldr	r3, [pc, #312]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	220c      	movs	r2, #12
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b08      	cmp	r3, #8
 80021be:	d100      	bne.n	80021c2 <HAL_RCC_OscConfig+0x4f2>
 80021c0:	e06b      	b.n	800229a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a1b      	ldr	r3, [r3, #32]
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d14c      	bne.n	8002264 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ca:	4b49      	ldr	r3, [pc, #292]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	4b48      	ldr	r3, [pc, #288]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80021d0:	494a      	ldr	r1, [pc, #296]	; (80022fc <HAL_RCC_OscConfig+0x62c>)
 80021d2:	400a      	ands	r2, r1
 80021d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d6:	f7ff f981 	bl	80014dc <HAL_GetTick>
 80021da:	0003      	movs	r3, r0
 80021dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021e0:	f7ff f97c 	bl	80014dc <HAL_GetTick>
 80021e4:	0002      	movs	r2, r0
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e079      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f2:	4b3f      	ldr	r3, [pc, #252]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	2380      	movs	r3, #128	; 0x80
 80021f8:	049b      	lsls	r3, r3, #18
 80021fa:	4013      	ands	r3, r2
 80021fc:	d1f0      	bne.n	80021e0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021fe:	4b3c      	ldr	r3, [pc, #240]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002202:	220f      	movs	r2, #15
 8002204:	4393      	bics	r3, r2
 8002206:	0019      	movs	r1, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800220c:	4b38      	ldr	r3, [pc, #224]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800220e:	430a      	orrs	r2, r1
 8002210:	62da      	str	r2, [r3, #44]	; 0x2c
 8002212:	4b37      	ldr	r3, [pc, #220]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	4a3a      	ldr	r2, [pc, #232]	; (8002300 <HAL_RCC_OscConfig+0x630>)
 8002218:	4013      	ands	r3, r2
 800221a:	0019      	movs	r1, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002224:	431a      	orrs	r2, r3
 8002226:	4b32      	ldr	r3, [pc, #200]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002228:	430a      	orrs	r2, r1
 800222a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800222c:	4b30      	ldr	r3, [pc, #192]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	4b2f      	ldr	r3, [pc, #188]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002232:	2180      	movs	r1, #128	; 0x80
 8002234:	0449      	lsls	r1, r1, #17
 8002236:	430a      	orrs	r2, r1
 8002238:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223a:	f7ff f94f 	bl	80014dc <HAL_GetTick>
 800223e:	0003      	movs	r3, r0
 8002240:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002242:	e008      	b.n	8002256 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002244:	f7ff f94a 	bl	80014dc <HAL_GetTick>
 8002248:	0002      	movs	r2, r0
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e047      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002256:	4b26      	ldr	r3, [pc, #152]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	2380      	movs	r3, #128	; 0x80
 800225c:	049b      	lsls	r3, r3, #18
 800225e:	4013      	ands	r3, r2
 8002260:	d0f0      	beq.n	8002244 <HAL_RCC_OscConfig+0x574>
 8002262:	e03f      	b.n	80022e4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002264:	4b22      	ldr	r3, [pc, #136]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4b21      	ldr	r3, [pc, #132]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800226a:	4924      	ldr	r1, [pc, #144]	; (80022fc <HAL_RCC_OscConfig+0x62c>)
 800226c:	400a      	ands	r2, r1
 800226e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002270:	f7ff f934 	bl	80014dc <HAL_GetTick>
 8002274:	0003      	movs	r3, r0
 8002276:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002278:	e008      	b.n	800228c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800227a:	f7ff f92f 	bl	80014dc <HAL_GetTick>
 800227e:	0002      	movs	r2, r0
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e02c      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800228c:	4b18      	ldr	r3, [pc, #96]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	2380      	movs	r3, #128	; 0x80
 8002292:	049b      	lsls	r3, r3, #18
 8002294:	4013      	ands	r3, r2
 8002296:	d1f0      	bne.n	800227a <HAL_RCC_OscConfig+0x5aa>
 8002298:	e024      	b.n	80022e4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6a1b      	ldr	r3, [r3, #32]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d101      	bne.n	80022a6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e01f      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80022a6:	4b12      	ldr	r3, [pc, #72]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80022ac:	4b10      	ldr	r3, [pc, #64]	; (80022f0 <HAL_RCC_OscConfig+0x620>)
 80022ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022b2:	697a      	ldr	r2, [r7, #20]
 80022b4:	2380      	movs	r3, #128	; 0x80
 80022b6:	025b      	lsls	r3, r3, #9
 80022b8:	401a      	ands	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022be:	429a      	cmp	r2, r3
 80022c0:	d10e      	bne.n	80022e0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	220f      	movs	r2, #15
 80022c6:	401a      	ands	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d107      	bne.n	80022e0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80022d0:	697a      	ldr	r2, [r7, #20]
 80022d2:	23f0      	movs	r3, #240	; 0xf0
 80022d4:	039b      	lsls	r3, r3, #14
 80022d6:	401a      	ands	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80022dc:	429a      	cmp	r2, r3
 80022de:	d001      	beq.n	80022e4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e000      	b.n	80022e6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	0018      	movs	r0, r3
 80022e8:	46bd      	mov	sp, r7
 80022ea:	b008      	add	sp, #32
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	46c0      	nop			; (mov r8, r8)
 80022f0:	40021000 	.word	0x40021000
 80022f4:	00001388 	.word	0x00001388
 80022f8:	efffffff 	.word	0xefffffff
 80022fc:	feffffff 	.word	0xfeffffff
 8002300:	ffc2ffff 	.word	0xffc2ffff

08002304 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d101      	bne.n	8002318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e0b3      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002318:	4b5b      	ldr	r3, [pc, #364]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2201      	movs	r2, #1
 800231e:	4013      	ands	r3, r2
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	429a      	cmp	r2, r3
 8002324:	d911      	bls.n	800234a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002326:	4b58      	ldr	r3, [pc, #352]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2201      	movs	r2, #1
 800232c:	4393      	bics	r3, r2
 800232e:	0019      	movs	r1, r3
 8002330:	4b55      	ldr	r3, [pc, #340]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 8002332:	683a      	ldr	r2, [r7, #0]
 8002334:	430a      	orrs	r2, r1
 8002336:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002338:	4b53      	ldr	r3, [pc, #332]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2201      	movs	r2, #1
 800233e:	4013      	ands	r3, r2
 8002340:	683a      	ldr	r2, [r7, #0]
 8002342:	429a      	cmp	r2, r3
 8002344:	d001      	beq.n	800234a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e09a      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2202      	movs	r2, #2
 8002350:	4013      	ands	r3, r2
 8002352:	d015      	beq.n	8002380 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2204      	movs	r2, #4
 800235a:	4013      	ands	r3, r2
 800235c:	d006      	beq.n	800236c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800235e:	4b4b      	ldr	r3, [pc, #300]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 8002360:	685a      	ldr	r2, [r3, #4]
 8002362:	4b4a      	ldr	r3, [pc, #296]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 8002364:	21e0      	movs	r1, #224	; 0xe0
 8002366:	00c9      	lsls	r1, r1, #3
 8002368:	430a      	orrs	r2, r1
 800236a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800236c:	4b47      	ldr	r3, [pc, #284]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	22f0      	movs	r2, #240	; 0xf0
 8002372:	4393      	bics	r3, r2
 8002374:	0019      	movs	r1, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689a      	ldr	r2, [r3, #8]
 800237a:	4b44      	ldr	r3, [pc, #272]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 800237c:	430a      	orrs	r2, r1
 800237e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2201      	movs	r2, #1
 8002386:	4013      	ands	r3, r2
 8002388:	d040      	beq.n	800240c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d107      	bne.n	80023a2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002392:	4b3e      	ldr	r3, [pc, #248]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	2380      	movs	r3, #128	; 0x80
 8002398:	029b      	lsls	r3, r3, #10
 800239a:	4013      	ands	r3, r2
 800239c:	d114      	bne.n	80023c8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e06e      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d107      	bne.n	80023ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023aa:	4b38      	ldr	r3, [pc, #224]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	2380      	movs	r3, #128	; 0x80
 80023b0:	049b      	lsls	r3, r3, #18
 80023b2:	4013      	ands	r3, r2
 80023b4:	d108      	bne.n	80023c8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e062      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ba:	4b34      	ldr	r3, [pc, #208]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2202      	movs	r2, #2
 80023c0:	4013      	ands	r3, r2
 80023c2:	d101      	bne.n	80023c8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e05b      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023c8:	4b30      	ldr	r3, [pc, #192]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	2203      	movs	r2, #3
 80023ce:	4393      	bics	r3, r2
 80023d0:	0019      	movs	r1, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	4b2d      	ldr	r3, [pc, #180]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 80023d8:	430a      	orrs	r2, r1
 80023da:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023dc:	f7ff f87e 	bl	80014dc <HAL_GetTick>
 80023e0:	0003      	movs	r3, r0
 80023e2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023e4:	e009      	b.n	80023fa <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023e6:	f7ff f879 	bl	80014dc <HAL_GetTick>
 80023ea:	0002      	movs	r2, r0
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	4a27      	ldr	r2, [pc, #156]	; (8002490 <HAL_RCC_ClockConfig+0x18c>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e042      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023fa:	4b24      	ldr	r3, [pc, #144]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	220c      	movs	r2, #12
 8002400:	401a      	ands	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	429a      	cmp	r2, r3
 800240a:	d1ec      	bne.n	80023e6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800240c:	4b1e      	ldr	r3, [pc, #120]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2201      	movs	r2, #1
 8002412:	4013      	ands	r3, r2
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	429a      	cmp	r2, r3
 8002418:	d211      	bcs.n	800243e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800241a:	4b1b      	ldr	r3, [pc, #108]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2201      	movs	r2, #1
 8002420:	4393      	bics	r3, r2
 8002422:	0019      	movs	r1, r3
 8002424:	4b18      	ldr	r3, [pc, #96]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 8002426:	683a      	ldr	r2, [r7, #0]
 8002428:	430a      	orrs	r2, r1
 800242a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800242c:	4b16      	ldr	r3, [pc, #88]	; (8002488 <HAL_RCC_ClockConfig+0x184>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2201      	movs	r2, #1
 8002432:	4013      	ands	r3, r2
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	429a      	cmp	r2, r3
 8002438:	d001      	beq.n	800243e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e020      	b.n	8002480 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2204      	movs	r2, #4
 8002444:	4013      	ands	r3, r2
 8002446:	d009      	beq.n	800245c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002448:	4b10      	ldr	r3, [pc, #64]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	4a11      	ldr	r2, [pc, #68]	; (8002494 <HAL_RCC_ClockConfig+0x190>)
 800244e:	4013      	ands	r3, r2
 8002450:	0019      	movs	r1, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	68da      	ldr	r2, [r3, #12]
 8002456:	4b0d      	ldr	r3, [pc, #52]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 8002458:	430a      	orrs	r2, r1
 800245a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800245c:	f000 f820 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 8002460:	0001      	movs	r1, r0
 8002462:	4b0a      	ldr	r3, [pc, #40]	; (800248c <HAL_RCC_ClockConfig+0x188>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	091b      	lsrs	r3, r3, #4
 8002468:	220f      	movs	r2, #15
 800246a:	4013      	ands	r3, r2
 800246c:	4a0a      	ldr	r2, [pc, #40]	; (8002498 <HAL_RCC_ClockConfig+0x194>)
 800246e:	5cd3      	ldrb	r3, [r2, r3]
 8002470:	000a      	movs	r2, r1
 8002472:	40da      	lsrs	r2, r3
 8002474:	4b09      	ldr	r3, [pc, #36]	; (800249c <HAL_RCC_ClockConfig+0x198>)
 8002476:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002478:	2003      	movs	r0, #3
 800247a:	f7fe ffe9 	bl	8001450 <HAL_InitTick>
  
  return HAL_OK;
 800247e:	2300      	movs	r3, #0
}
 8002480:	0018      	movs	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	b004      	add	sp, #16
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40022000 	.word	0x40022000
 800248c:	40021000 	.word	0x40021000
 8002490:	00001388 	.word	0x00001388
 8002494:	fffff8ff 	.word	0xfffff8ff
 8002498:	08004d14 	.word	0x08004d14
 800249c:	20000040 	.word	0x20000040

080024a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024a6:	2300      	movs	r3, #0
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	2300      	movs	r3, #0
 80024ac:	60bb      	str	r3, [r7, #8]
 80024ae:	2300      	movs	r3, #0
 80024b0:	617b      	str	r3, [r7, #20]
 80024b2:	2300      	movs	r3, #0
 80024b4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024b6:	2300      	movs	r3, #0
 80024b8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80024ba:	4b20      	ldr	r3, [pc, #128]	; (800253c <HAL_RCC_GetSysClockFreq+0x9c>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	220c      	movs	r2, #12
 80024c4:	4013      	ands	r3, r2
 80024c6:	2b04      	cmp	r3, #4
 80024c8:	d002      	beq.n	80024d0 <HAL_RCC_GetSysClockFreq+0x30>
 80024ca:	2b08      	cmp	r3, #8
 80024cc:	d003      	beq.n	80024d6 <HAL_RCC_GetSysClockFreq+0x36>
 80024ce:	e02c      	b.n	800252a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024d0:	4b1b      	ldr	r3, [pc, #108]	; (8002540 <HAL_RCC_GetSysClockFreq+0xa0>)
 80024d2:	613b      	str	r3, [r7, #16]
      break;
 80024d4:	e02c      	b.n	8002530 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	0c9b      	lsrs	r3, r3, #18
 80024da:	220f      	movs	r2, #15
 80024dc:	4013      	ands	r3, r2
 80024de:	4a19      	ldr	r2, [pc, #100]	; (8002544 <HAL_RCC_GetSysClockFreq+0xa4>)
 80024e0:	5cd3      	ldrb	r3, [r2, r3]
 80024e2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80024e4:	4b15      	ldr	r3, [pc, #84]	; (800253c <HAL_RCC_GetSysClockFreq+0x9c>)
 80024e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e8:	220f      	movs	r2, #15
 80024ea:	4013      	ands	r3, r2
 80024ec:	4a16      	ldr	r2, [pc, #88]	; (8002548 <HAL_RCC_GetSysClockFreq+0xa8>)
 80024ee:	5cd3      	ldrb	r3, [r2, r3]
 80024f0:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80024f2:	68fa      	ldr	r2, [r7, #12]
 80024f4:	2380      	movs	r3, #128	; 0x80
 80024f6:	025b      	lsls	r3, r3, #9
 80024f8:	4013      	ands	r3, r2
 80024fa:	d009      	beq.n	8002510 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80024fc:	68b9      	ldr	r1, [r7, #8]
 80024fe:	4810      	ldr	r0, [pc, #64]	; (8002540 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002500:	f7fd fe02 	bl	8000108 <__udivsi3>
 8002504:	0003      	movs	r3, r0
 8002506:	001a      	movs	r2, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4353      	muls	r3, r2
 800250c:	617b      	str	r3, [r7, #20]
 800250e:	e009      	b.n	8002524 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002510:	6879      	ldr	r1, [r7, #4]
 8002512:	000a      	movs	r2, r1
 8002514:	0152      	lsls	r2, r2, #5
 8002516:	1a52      	subs	r2, r2, r1
 8002518:	0193      	lsls	r3, r2, #6
 800251a:	1a9b      	subs	r3, r3, r2
 800251c:	00db      	lsls	r3, r3, #3
 800251e:	185b      	adds	r3, r3, r1
 8002520:	021b      	lsls	r3, r3, #8
 8002522:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	613b      	str	r3, [r7, #16]
      break;
 8002528:	e002      	b.n	8002530 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800252a:	4b05      	ldr	r3, [pc, #20]	; (8002540 <HAL_RCC_GetSysClockFreq+0xa0>)
 800252c:	613b      	str	r3, [r7, #16]
      break;
 800252e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002530:	693b      	ldr	r3, [r7, #16]
}
 8002532:	0018      	movs	r0, r3
 8002534:	46bd      	mov	sp, r7
 8002536:	b006      	add	sp, #24
 8002538:	bd80      	pop	{r7, pc}
 800253a:	46c0      	nop			; (mov r8, r8)
 800253c:	40021000 	.word	0x40021000
 8002540:	007a1200 	.word	0x007a1200
 8002544:	08004d2c 	.word	0x08004d2c
 8002548:	08004d3c 	.word	0x08004d3c

0800254c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002550:	4b02      	ldr	r3, [pc, #8]	; (800255c <HAL_RCC_GetHCLKFreq+0x10>)
 8002552:	681b      	ldr	r3, [r3, #0]
}
 8002554:	0018      	movs	r0, r3
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	46c0      	nop			; (mov r8, r8)
 800255c:	20000040 	.word	0x20000040

08002560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002564:	f7ff fff2 	bl	800254c <HAL_RCC_GetHCLKFreq>
 8002568:	0001      	movs	r1, r0
 800256a:	4b06      	ldr	r3, [pc, #24]	; (8002584 <HAL_RCC_GetPCLK1Freq+0x24>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	0a1b      	lsrs	r3, r3, #8
 8002570:	2207      	movs	r2, #7
 8002572:	4013      	ands	r3, r2
 8002574:	4a04      	ldr	r2, [pc, #16]	; (8002588 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002576:	5cd3      	ldrb	r3, [r2, r3]
 8002578:	40d9      	lsrs	r1, r3
 800257a:	000b      	movs	r3, r1
}    
 800257c:	0018      	movs	r0, r3
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	46c0      	nop			; (mov r8, r8)
 8002584:	40021000 	.word	0x40021000
 8002588:	08004d24 	.word	0x08004d24

0800258c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e0a8      	b.n	80026f0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d109      	bne.n	80025ba <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	2382      	movs	r3, #130	; 0x82
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d009      	beq.n	80025c6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	61da      	str	r2, [r3, #28]
 80025b8:	e005      	b.n	80025c6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	225d      	movs	r2, #93	; 0x5d
 80025d0:	5c9b      	ldrb	r3, [r3, r2]
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d107      	bne.n	80025e8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	225c      	movs	r2, #92	; 0x5c
 80025dc:	2100      	movs	r1, #0
 80025de:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	0018      	movs	r0, r3
 80025e4:	f7fe fd16 	bl	8001014 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	225d      	movs	r2, #93	; 0x5d
 80025ec:	2102      	movs	r1, #2
 80025ee:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2140      	movs	r1, #64	; 0x40
 80025fc:	438a      	bics	r2, r1
 80025fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	68da      	ldr	r2, [r3, #12]
 8002604:	23e0      	movs	r3, #224	; 0xe0
 8002606:	00db      	lsls	r3, r3, #3
 8002608:	429a      	cmp	r2, r3
 800260a:	d902      	bls.n	8002612 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800260c:	2300      	movs	r3, #0
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	e002      	b.n	8002618 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002612:	2380      	movs	r3, #128	; 0x80
 8002614:	015b      	lsls	r3, r3, #5
 8002616:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	23f0      	movs	r3, #240	; 0xf0
 800261e:	011b      	lsls	r3, r3, #4
 8002620:	429a      	cmp	r2, r3
 8002622:	d008      	beq.n	8002636 <HAL_SPI_Init+0xaa>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	68da      	ldr	r2, [r3, #12]
 8002628:	23e0      	movs	r3, #224	; 0xe0
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	429a      	cmp	r2, r3
 800262e:	d002      	beq.n	8002636 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	2382      	movs	r3, #130	; 0x82
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	401a      	ands	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6899      	ldr	r1, [r3, #8]
 8002644:	2384      	movs	r3, #132	; 0x84
 8002646:	021b      	lsls	r3, r3, #8
 8002648:	400b      	ands	r3, r1
 800264a:	431a      	orrs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	2102      	movs	r1, #2
 8002652:	400b      	ands	r3, r1
 8002654:	431a      	orrs	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	2101      	movs	r1, #1
 800265c:	400b      	ands	r3, r1
 800265e:	431a      	orrs	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6999      	ldr	r1, [r3, #24]
 8002664:	2380      	movs	r3, #128	; 0x80
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	400b      	ands	r3, r1
 800266a:	431a      	orrs	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	2138      	movs	r1, #56	; 0x38
 8002672:	400b      	ands	r3, r1
 8002674:	431a      	orrs	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	2180      	movs	r1, #128	; 0x80
 800267c:	400b      	ands	r3, r1
 800267e:	431a      	orrs	r2, r3
 8002680:	0011      	movs	r1, r2
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002686:	2380      	movs	r3, #128	; 0x80
 8002688:	019b      	lsls	r3, r3, #6
 800268a:	401a      	ands	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	699b      	ldr	r3, [r3, #24]
 8002698:	0c1b      	lsrs	r3, r3, #16
 800269a:	2204      	movs	r2, #4
 800269c:	401a      	ands	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a2:	2110      	movs	r1, #16
 80026a4:	400b      	ands	r3, r1
 80026a6:	431a      	orrs	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ac:	2108      	movs	r1, #8
 80026ae:	400b      	ands	r3, r1
 80026b0:	431a      	orrs	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	68d9      	ldr	r1, [r3, #12]
 80026b6:	23f0      	movs	r3, #240	; 0xf0
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	400b      	ands	r3, r1
 80026bc:	431a      	orrs	r2, r3
 80026be:	0011      	movs	r1, r2
 80026c0:	68fa      	ldr	r2, [r7, #12]
 80026c2:	2380      	movs	r3, #128	; 0x80
 80026c4:	015b      	lsls	r3, r3, #5
 80026c6:	401a      	ands	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	430a      	orrs	r2, r1
 80026ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	69da      	ldr	r2, [r3, #28]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4907      	ldr	r1, [pc, #28]	; (80026f8 <HAL_SPI_Init+0x16c>)
 80026dc:	400a      	ands	r2, r1
 80026de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	225d      	movs	r2, #93	; 0x5d
 80026ea:	2101      	movs	r1, #1
 80026ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026ee:	2300      	movs	r3, #0
}
 80026f0:	0018      	movs	r0, r3
 80026f2:	46bd      	mov	sp, r7
 80026f4:	b004      	add	sp, #16
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	fffff7ff 	.word	0xfffff7ff

080026fc <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
 8002708:	001a      	movs	r2, r3
 800270a:	1cbb      	adds	r3, r7, #2
 800270c:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800270e:	2317      	movs	r3, #23
 8002710:	18fb      	adds	r3, r7, r3
 8002712:	2200      	movs	r2, #0
 8002714:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	225c      	movs	r2, #92	; 0x5c
 800271a:	5c9b      	ldrb	r3, [r3, r2]
 800271c:	2b01      	cmp	r3, #1
 800271e:	d101      	bne.n	8002724 <HAL_SPI_TransmitReceive_IT+0x28>
 8002720:	2302      	movs	r3, #2
 8002722:	e0a6      	b.n	8002872 <HAL_SPI_TransmitReceive_IT+0x176>
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	225c      	movs	r2, #92	; 0x5c
 8002728:	2101      	movs	r1, #1
 800272a:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800272c:	2016      	movs	r0, #22
 800272e:	183b      	adds	r3, r7, r0
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	215d      	movs	r1, #93	; 0x5d
 8002734:	5c52      	ldrb	r2, [r2, r1]
 8002736:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800273e:	0001      	movs	r1, r0
 8002740:	187b      	adds	r3, r7, r1
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d011      	beq.n	800276c <HAL_SPI_TransmitReceive_IT+0x70>
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	2382      	movs	r3, #130	; 0x82
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	429a      	cmp	r2, r3
 8002750:	d107      	bne.n	8002762 <HAL_SPI_TransmitReceive_IT+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d103      	bne.n	8002762 <HAL_SPI_TransmitReceive_IT+0x66>
 800275a:	187b      	adds	r3, r7, r1
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b04      	cmp	r3, #4
 8002760:	d004      	beq.n	800276c <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_BUSY;
 8002762:	2317      	movs	r3, #23
 8002764:	18fb      	adds	r3, r7, r3
 8002766:	2202      	movs	r2, #2
 8002768:	701a      	strb	r2, [r3, #0]
    goto error;
 800276a:	e07b      	b.n	8002864 <HAL_SPI_TransmitReceive_IT+0x168>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d006      	beq.n	8002780 <HAL_SPI_TransmitReceive_IT+0x84>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d003      	beq.n	8002780 <HAL_SPI_TransmitReceive_IT+0x84>
 8002778:	1cbb      	adds	r3, r7, #2
 800277a:	881b      	ldrh	r3, [r3, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d104      	bne.n	800278a <HAL_SPI_TransmitReceive_IT+0x8e>
  {
    errorcode = HAL_ERROR;
 8002780:	2317      	movs	r3, #23
 8002782:	18fb      	adds	r3, r7, r3
 8002784:	2201      	movs	r2, #1
 8002786:	701a      	strb	r2, [r3, #0]
    goto error;
 8002788:	e06c      	b.n	8002864 <HAL_SPI_TransmitReceive_IT+0x168>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	225d      	movs	r2, #93	; 0x5d
 800278e:	5c9b      	ldrb	r3, [r3, r2]
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b04      	cmp	r3, #4
 8002794:	d003      	beq.n	800279e <HAL_SPI_TransmitReceive_IT+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	225d      	movs	r2, #93	; 0x5d
 800279a:	2105      	movs	r1, #5
 800279c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2200      	movs	r2, #0
 80027a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	1cba      	adds	r2, r7, #2
 80027ae:	8812      	ldrh	r2, [r2, #0]
 80027b0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	1cba      	adds	r2, r7, #2
 80027b6:	8812      	ldrh	r2, [r2, #0]
 80027b8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	1cba      	adds	r2, r7, #2
 80027c4:	2144      	movs	r1, #68	; 0x44
 80027c6:	8812      	ldrh	r2, [r2, #0]
 80027c8:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	1cba      	adds	r2, r7, #2
 80027ce:	2146      	movs	r1, #70	; 0x46
 80027d0:	8812      	ldrh	r2, [r2, #0]
 80027d2:	525a      	strh	r2, [r3, r1]

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	68da      	ldr	r2, [r3, #12]
 80027d8:	23e0      	movs	r3, #224	; 0xe0
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	429a      	cmp	r2, r3
 80027de:	d906      	bls.n	80027ee <HAL_SPI_TransmitReceive_IT+0xf2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	4a26      	ldr	r2, [pc, #152]	; (800287c <HAL_SPI_TransmitReceive_IT+0x180>)
 80027e4:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	4a25      	ldr	r2, [pc, #148]	; (8002880 <HAL_SPI_TransmitReceive_IT+0x184>)
 80027ea:	651a      	str	r2, [r3, #80]	; 0x50
 80027ec:	e005      	b.n	80027fa <HAL_SPI_TransmitReceive_IT+0xfe>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	4a24      	ldr	r2, [pc, #144]	; (8002884 <HAL_SPI_TransmitReceive_IT+0x188>)
 80027f2:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	4a24      	ldr	r2, [pc, #144]	; (8002888 <HAL_SPI_TransmitReceive_IT+0x18c>)
 80027f8:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	68da      	ldr	r2, [r3, #12]
 80027fe:	23e0      	movs	r3, #224	; 0xe0
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	429a      	cmp	r2, r3
 8002804:	d803      	bhi.n	800280e <HAL_SPI_TransmitReceive_IT+0x112>
 8002806:	1cbb      	adds	r3, r7, #2
 8002808:	881b      	ldrh	r3, [r3, #0]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d908      	bls.n	8002820 <HAL_SPI_TransmitReceive_IT+0x124>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	491c      	ldr	r1, [pc, #112]	; (800288c <HAL_SPI_TransmitReceive_IT+0x190>)
 800281a:	400a      	ands	r2, r1
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	e008      	b.n	8002832 <HAL_SPI_TransmitReceive_IT+0x136>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	685a      	ldr	r2, [r3, #4]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	2180      	movs	r1, #128	; 0x80
 800282c:	0149      	lsls	r1, r1, #5
 800282e:	430a      	orrs	r2, r1
 8002830:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	21e0      	movs	r1, #224	; 0xe0
 800283e:	430a      	orrs	r2, r1
 8002840:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2240      	movs	r2, #64	; 0x40
 800284a:	4013      	ands	r3, r2
 800284c:	2b40      	cmp	r3, #64	; 0x40
 800284e:	d008      	beq.n	8002862 <HAL_SPI_TransmitReceive_IT+0x166>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2140      	movs	r1, #64	; 0x40
 800285c:	430a      	orrs	r2, r1
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	e000      	b.n	8002864 <HAL_SPI_TransmitReceive_IT+0x168>
  }

error :
 8002862:	46c0      	nop			; (mov r8, r8)
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	225c      	movs	r2, #92	; 0x5c
 8002868:	2100      	movs	r1, #0
 800286a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800286c:	2317      	movs	r3, #23
 800286e:	18fb      	adds	r3, r7, r3
 8002870:	781b      	ldrb	r3, [r3, #0]
}
 8002872:	0018      	movs	r0, r3
 8002874:	46bd      	mov	sp, r7
 8002876:	b006      	add	sp, #24
 8002878:	bd80      	pop	{r7, pc}
 800287a:	46c0      	nop			; (mov r8, r8)
 800287c:	08002c2f 	.word	0x08002c2f
 8002880:	08002c97 	.word	0x08002c97
 8002884:	08002ad9 	.word	0x08002ad9
 8002888:	08002b9b 	.word	0x08002b9b
 800288c:	ffffefff 	.word	0xffffefff

08002890 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b088      	sub	sp, #32
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	099b      	lsrs	r3, r3, #6
 80028ac:	001a      	movs	r2, r3
 80028ae:	2301      	movs	r3, #1
 80028b0:	4013      	ands	r3, r2
 80028b2:	d10f      	bne.n	80028d4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	2201      	movs	r2, #1
 80028b8:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80028ba:	d00b      	beq.n	80028d4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	099b      	lsrs	r3, r3, #6
 80028c0:	001a      	movs	r2, r3
 80028c2:	2301      	movs	r3, #1
 80028c4:	4013      	ands	r3, r2
 80028c6:	d005      	beq.n	80028d4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	0010      	movs	r0, r2
 80028d0:	4798      	blx	r3
    return;
 80028d2:	e0d5      	b.n	8002a80 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	085b      	lsrs	r3, r3, #1
 80028d8:	001a      	movs	r2, r3
 80028da:	2301      	movs	r3, #1
 80028dc:	4013      	ands	r3, r2
 80028de:	d00b      	beq.n	80028f8 <HAL_SPI_IRQHandler+0x68>
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	09db      	lsrs	r3, r3, #7
 80028e4:	001a      	movs	r2, r3
 80028e6:	2301      	movs	r3, #1
 80028e8:	4013      	ands	r3, r2
 80028ea:	d005      	beq.n	80028f8 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	0010      	movs	r0, r2
 80028f4:	4798      	blx	r3
    return;
 80028f6:	e0c3      	b.n	8002a80 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	095b      	lsrs	r3, r3, #5
 80028fc:	001a      	movs	r2, r3
 80028fe:	2301      	movs	r3, #1
 8002900:	4013      	ands	r3, r2
 8002902:	d10c      	bne.n	800291e <HAL_SPI_IRQHandler+0x8e>
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	099b      	lsrs	r3, r3, #6
 8002908:	001a      	movs	r2, r3
 800290a:	2301      	movs	r3, #1
 800290c:	4013      	ands	r3, r2
 800290e:	d106      	bne.n	800291e <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	0a1b      	lsrs	r3, r3, #8
 8002914:	001a      	movs	r2, r3
 8002916:	2301      	movs	r3, #1
 8002918:	4013      	ands	r3, r2
 800291a:	d100      	bne.n	800291e <HAL_SPI_IRQHandler+0x8e>
 800291c:	e0b0      	b.n	8002a80 <HAL_SPI_IRQHandler+0x1f0>
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	095b      	lsrs	r3, r3, #5
 8002922:	001a      	movs	r2, r3
 8002924:	2301      	movs	r3, #1
 8002926:	4013      	ands	r3, r2
 8002928:	d100      	bne.n	800292c <HAL_SPI_IRQHandler+0x9c>
 800292a:	e0a9      	b.n	8002a80 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	099b      	lsrs	r3, r3, #6
 8002930:	001a      	movs	r2, r3
 8002932:	2301      	movs	r3, #1
 8002934:	4013      	ands	r3, r2
 8002936:	d023      	beq.n	8002980 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	225d      	movs	r2, #93	; 0x5d
 800293c:	5c9b      	ldrb	r3, [r3, r2]
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b03      	cmp	r3, #3
 8002942:	d011      	beq.n	8002968 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002948:	2204      	movs	r2, #4
 800294a:	431a      	orrs	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002950:	2300      	movs	r3, #0
 8002952:	617b      	str	r3, [r7, #20]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	617b      	str	r3, [r7, #20]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	e00b      	b.n	8002980 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002968:	2300      	movs	r3, #0
 800296a:	613b      	str	r3, [r7, #16]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	613b      	str	r3, [r7, #16]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	613b      	str	r3, [r7, #16]
 800297c:	693b      	ldr	r3, [r7, #16]
        return;
 800297e:	e07f      	b.n	8002a80 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	095b      	lsrs	r3, r3, #5
 8002984:	001a      	movs	r2, r3
 8002986:	2301      	movs	r3, #1
 8002988:	4013      	ands	r3, r2
 800298a:	d014      	beq.n	80029b6 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002990:	2201      	movs	r2, #1
 8002992:	431a      	orrs	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002998:	2300      	movs	r3, #0
 800299a:	60fb      	str	r3, [r7, #12]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	60fb      	str	r3, [r7, #12]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2140      	movs	r1, #64	; 0x40
 80029b0:	438a      	bics	r2, r1
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	0a1b      	lsrs	r3, r3, #8
 80029ba:	001a      	movs	r2, r3
 80029bc:	2301      	movs	r3, #1
 80029be:	4013      	ands	r3, r2
 80029c0:	d00c      	beq.n	80029dc <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029c6:	2208      	movs	r2, #8
 80029c8:	431a      	orrs	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80029ce:	2300      	movs	r3, #0
 80029d0:	60bb      	str	r3, [r7, #8]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	60bb      	str	r3, [r7, #8]
 80029da:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d04c      	beq.n	8002a7e <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	21e0      	movs	r1, #224	; 0xe0
 80029f0:	438a      	bics	r2, r1
 80029f2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	225d      	movs	r2, #93	; 0x5d
 80029f8:	2101      	movs	r1, #1
 80029fa:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	2202      	movs	r2, #2
 8002a00:	4013      	ands	r3, r2
 8002a02:	d103      	bne.n	8002a0c <HAL_SPI_IRQHandler+0x17c>
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	2201      	movs	r2, #1
 8002a08:	4013      	ands	r3, r2
 8002a0a:	d032      	beq.n	8002a72 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2103      	movs	r1, #3
 8002a18:	438a      	bics	r2, r1
 8002a1a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d010      	beq.n	8002a46 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a28:	4a17      	ldr	r2, [pc, #92]	; (8002a88 <HAL_SPI_IRQHandler+0x1f8>)
 8002a2a:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a30:	0018      	movs	r0, r3
 8002a32:	f7fe febb 	bl	80017ac <HAL_DMA_Abort_IT>
 8002a36:	1e03      	subs	r3, r0, #0
 8002a38:	d005      	beq.n	8002a46 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a3e:	2240      	movs	r2, #64	; 0x40
 8002a40:	431a      	orrs	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d016      	beq.n	8002a7c <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a52:	4a0d      	ldr	r2, [pc, #52]	; (8002a88 <HAL_SPI_IRQHandler+0x1f8>)
 8002a54:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	f7fe fea6 	bl	80017ac <HAL_DMA_Abort_IT>
 8002a60:	1e03      	subs	r3, r0, #0
 8002a62:	d00b      	beq.n	8002a7c <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a68:	2240      	movs	r2, #64	; 0x40
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8002a70:	e004      	b.n	8002a7c <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	0018      	movs	r0, r3
 8002a76:	f000 f811 	bl	8002a9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002a7a:	e000      	b.n	8002a7e <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8002a7c:	46c0      	nop			; (mov r8, r8)
    return;
 8002a7e:	46c0      	nop			; (mov r8, r8)
  }
}
 8002a80:	46bd      	mov	sp, r7
 8002a82:	b008      	add	sp, #32
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	46c0      	nop			; (mov r8, r8)
 8002a88:	08002aad 	.word	0x08002aad

08002a8c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8002a94:	46c0      	nop			; (mov r8, r8)
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b002      	add	sp, #8
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002aa4:	46c0      	nop			; (mov r8, r8)
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	b002      	add	sp, #8
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2246      	movs	r2, #70	; 0x46
 8002abe:	2100      	movs	r1, #0
 8002ac0:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	0018      	movs	r0, r3
 8002acc:	f7ff ffe6 	bl	8002a9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002ad0:	46c0      	nop			; (mov r8, r8)
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	b004      	add	sp, #16
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2246      	movs	r2, #70	; 0x46
 8002ae4:	5a9b      	ldrh	r3, [r3, r2]
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d924      	bls.n	8002b36 <SPI_2linesRxISR_8BIT+0x5e>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af6:	b292      	uxth	r2, r2
 8002af8:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	1c9a      	adds	r2, r3, #2
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2246      	movs	r2, #70	; 0x46
 8002b08:	5a9b      	ldrh	r3, [r3, r2]
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	3b02      	subs	r3, #2
 8002b0e:	b299      	uxth	r1, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2246      	movs	r2, #70	; 0x46
 8002b14:	5299      	strh	r1, [r3, r2]
    if (hspi->RxXferCount == 1U)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2246      	movs	r2, #70	; 0x46
 8002b1a:	5a9b      	ldrh	r3, [r3, r2]
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d120      	bne.n	8002b64 <SPI_2linesRxISR_8BIT+0x8c>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2180      	movs	r1, #128	; 0x80
 8002b2e:	0149      	lsls	r1, r1, #5
 8002b30:	430a      	orrs	r2, r1
 8002b32:	605a      	str	r2, [r3, #4]
 8002b34:	e016      	b.n	8002b64 <SPI_2linesRxISR_8BIT+0x8c>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	330c      	adds	r3, #12
 8002b3c:	001a      	movs	r2, r3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b42:	7812      	ldrb	r2, [r2, #0]
 8002b44:	b2d2      	uxtb	r2, r2
 8002b46:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4c:	1c5a      	adds	r2, r3, #1
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2246      	movs	r2, #70	; 0x46
 8002b56:	5a9b      	ldrh	r3, [r3, r2]
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	b299      	uxth	r1, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2246      	movs	r2, #70	; 0x46
 8002b62:	5299      	strh	r1, [r3, r2]
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2246      	movs	r2, #70	; 0x46
 8002b68:	5a9b      	ldrh	r3, [r3, r2]
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d110      	bne.n	8002b92 <SPI_2linesRxISR_8BIT+0xba>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2160      	movs	r1, #96	; 0x60
 8002b7c:	438a      	bics	r2, r1
 8002b7e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d103      	bne.n	8002b92 <SPI_2linesRxISR_8BIT+0xba>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	0018      	movs	r0, r3
 8002b8e:	f000 fa29 	bl	8002fe4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002b92:	46c0      	nop			; (mov r8, r8)
 8002b94:	46bd      	mov	sp, r7
 8002b96:	b002      	add	sp, #8
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b082      	sub	sp, #8
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d912      	bls.n	8002bd2 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bb0:	881a      	ldrh	r2, [r3, #0]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bbc:	1c9a      	adds	r2, r3, #2
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	3b02      	subs	r3, #2
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002bd0:	e012      	b.n	8002bf8 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	330c      	adds	r3, #12
 8002bdc:	7812      	ldrb	r2, [r2, #0]
 8002bde:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002be4:	1c5a      	adds	r2, r3, #1
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d111      	bne.n	8002c26 <SPI_2linesTxISR_8BIT+0x8c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2180      	movs	r1, #128	; 0x80
 8002c0e:	438a      	bics	r2, r1
 8002c10:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2246      	movs	r2, #70	; 0x46
 8002c16:	5a9b      	ldrh	r3, [r3, r2]
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d103      	bne.n	8002c26 <SPI_2linesTxISR_8BIT+0x8c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	0018      	movs	r0, r3
 8002c22:	f000 f9df 	bl	8002fe4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002c26:	46c0      	nop			; (mov r8, r8)
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	b002      	add	sp, #8
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	b082      	sub	sp, #8
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68da      	ldr	r2, [r3, #12]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c40:	b292      	uxth	r2, r2
 8002c42:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c48:	1c9a      	adds	r2, r3, #2
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2246      	movs	r2, #70	; 0x46
 8002c52:	5a9b      	ldrh	r3, [r3, r2]
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	3b01      	subs	r3, #1
 8002c58:	b299      	uxth	r1, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2246      	movs	r2, #70	; 0x46
 8002c5e:	5299      	strh	r1, [r3, r2]

  if (hspi->RxXferCount == 0U)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2246      	movs	r2, #70	; 0x46
 8002c64:	5a9b      	ldrh	r3, [r3, r2]
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d110      	bne.n	8002c8e <SPI_2linesRxISR_16BIT+0x60>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	685a      	ldr	r2, [r3, #4]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2140      	movs	r1, #64	; 0x40
 8002c78:	438a      	bics	r2, r1
 8002c7a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d103      	bne.n	8002c8e <SPI_2linesRxISR_16BIT+0x60>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f000 f9ab 	bl	8002fe4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002c8e:	46c0      	nop			; (mov r8, r8)
 8002c90:	46bd      	mov	sp, r7
 8002c92:	b002      	add	sp, #8
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ca2:	881a      	ldrh	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cae:	1c9a      	adds	r2, r3, #2
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d111      	bne.n	8002cf0 <SPI_2linesTxISR_16BIT+0x5a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	685a      	ldr	r2, [r3, #4]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2180      	movs	r1, #128	; 0x80
 8002cd8:	438a      	bics	r2, r1
 8002cda:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2246      	movs	r2, #70	; 0x46
 8002ce0:	5a9b      	ldrh	r3, [r3, r2]
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d103      	bne.n	8002cf0 <SPI_2linesTxISR_16BIT+0x5a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	0018      	movs	r0, r3
 8002cec:	f000 f97a 	bl	8002fe4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002cf0:	46c0      	nop			; (mov r8, r8)
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	b002      	add	sp, #8
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b088      	sub	sp, #32
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	603b      	str	r3, [r7, #0]
 8002d04:	1dfb      	adds	r3, r7, #7
 8002d06:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002d08:	f7fe fbe8 	bl	80014dc <HAL_GetTick>
 8002d0c:	0002      	movs	r2, r0
 8002d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d10:	1a9b      	subs	r3, r3, r2
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	18d3      	adds	r3, r2, r3
 8002d16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002d18:	f7fe fbe0 	bl	80014dc <HAL_GetTick>
 8002d1c:	0003      	movs	r3, r0
 8002d1e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002d20:	4b3a      	ldr	r3, [pc, #232]	; (8002e0c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	015b      	lsls	r3, r3, #5
 8002d26:	0d1b      	lsrs	r3, r3, #20
 8002d28:	69fa      	ldr	r2, [r7, #28]
 8002d2a:	4353      	muls	r3, r2
 8002d2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d2e:	e058      	b.n	8002de2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	3301      	adds	r3, #1
 8002d34:	d055      	beq.n	8002de2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002d36:	f7fe fbd1 	bl	80014dc <HAL_GetTick>
 8002d3a:	0002      	movs	r2, r0
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	69fa      	ldr	r2, [r7, #28]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d902      	bls.n	8002d4c <SPI_WaitFlagStateUntilTimeout+0x54>
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d142      	bne.n	8002dd2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	685a      	ldr	r2, [r3, #4]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	21e0      	movs	r1, #224	; 0xe0
 8002d58:	438a      	bics	r2, r1
 8002d5a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	2382      	movs	r3, #130	; 0x82
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d113      	bne.n	8002d90 <SPI_WaitFlagStateUntilTimeout+0x98>
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	689a      	ldr	r2, [r3, #8]
 8002d6c:	2380      	movs	r3, #128	; 0x80
 8002d6e:	021b      	lsls	r3, r3, #8
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d005      	beq.n	8002d80 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	689a      	ldr	r2, [r3, #8]
 8002d78:	2380      	movs	r3, #128	; 0x80
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d107      	bne.n	8002d90 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2140      	movs	r1, #64	; 0x40
 8002d8c:	438a      	bics	r2, r1
 8002d8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d94:	2380      	movs	r3, #128	; 0x80
 8002d96:	019b      	lsls	r3, r3, #6
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d110      	bne.n	8002dbe <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	491a      	ldr	r1, [pc, #104]	; (8002e10 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002da8:	400a      	ands	r2, r1
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2180      	movs	r1, #128	; 0x80
 8002db8:	0189      	lsls	r1, r1, #6
 8002dba:	430a      	orrs	r2, r1
 8002dbc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	225d      	movs	r2, #93	; 0x5d
 8002dc2:	2101      	movs	r1, #1
 8002dc4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	225c      	movs	r2, #92	; 0x5c
 8002dca:	2100      	movs	r1, #0
 8002dcc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e017      	b.n	8002e02 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d101      	bne.n	8002ddc <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	3b01      	subs	r3, #1
 8002de0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	68ba      	ldr	r2, [r7, #8]
 8002dea:	4013      	ands	r3, r2
 8002dec:	68ba      	ldr	r2, [r7, #8]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	425a      	negs	r2, r3
 8002df2:	4153      	adcs	r3, r2
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	001a      	movs	r2, r3
 8002df8:	1dfb      	adds	r3, r7, #7
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d197      	bne.n	8002d30 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	0018      	movs	r0, r3
 8002e04:	46bd      	mov	sp, r7
 8002e06:	b008      	add	sp, #32
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	46c0      	nop			; (mov r8, r8)
 8002e0c:	20000040 	.word	0x20000040
 8002e10:	ffffdfff 	.word	0xffffdfff

08002e14 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b08a      	sub	sp, #40	; 0x28
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
 8002e20:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002e22:	2317      	movs	r3, #23
 8002e24:	18fb      	adds	r3, r7, r3
 8002e26:	2200      	movs	r2, #0
 8002e28:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002e2a:	f7fe fb57 	bl	80014dc <HAL_GetTick>
 8002e2e:	0002      	movs	r2, r0
 8002e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e32:	1a9b      	subs	r3, r3, r2
 8002e34:	683a      	ldr	r2, [r7, #0]
 8002e36:	18d3      	adds	r3, r2, r3
 8002e38:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8002e3a:	f7fe fb4f 	bl	80014dc <HAL_GetTick>
 8002e3e:	0003      	movs	r3, r0
 8002e40:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	330c      	adds	r3, #12
 8002e48:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002e4a:	4b41      	ldr	r3, [pc, #260]	; (8002f50 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	0013      	movs	r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	189b      	adds	r3, r3, r2
 8002e54:	00da      	lsls	r2, r3, #3
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	0d1b      	lsrs	r3, r3, #20
 8002e5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e5c:	4353      	muls	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002e60:	e068      	b.n	8002f34 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002e62:	68ba      	ldr	r2, [r7, #8]
 8002e64:	23c0      	movs	r3, #192	; 0xc0
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d10a      	bne.n	8002e82 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d107      	bne.n	8002e82 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	b2da      	uxtb	r2, r3
 8002e78:	2117      	movs	r1, #23
 8002e7a:	187b      	adds	r3, r7, r1
 8002e7c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002e7e:	187b      	adds	r3, r7, r1
 8002e80:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	3301      	adds	r3, #1
 8002e86:	d055      	beq.n	8002f34 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002e88:	f7fe fb28 	bl	80014dc <HAL_GetTick>
 8002e8c:	0002      	movs	r2, r0
 8002e8e:	6a3b      	ldr	r3, [r7, #32]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d902      	bls.n	8002e9e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8002e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d142      	bne.n	8002f24 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	685a      	ldr	r2, [r3, #4]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	21e0      	movs	r1, #224	; 0xe0
 8002eaa:	438a      	bics	r2, r1
 8002eac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	2382      	movs	r3, #130	; 0x82
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d113      	bne.n	8002ee2 <SPI_WaitFifoStateUntilTimeout+0xce>
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	689a      	ldr	r2, [r3, #8]
 8002ebe:	2380      	movs	r3, #128	; 0x80
 8002ec0:	021b      	lsls	r3, r3, #8
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d005      	beq.n	8002ed2 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	2380      	movs	r3, #128	; 0x80
 8002ecc:	00db      	lsls	r3, r3, #3
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d107      	bne.n	8002ee2 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2140      	movs	r1, #64	; 0x40
 8002ede:	438a      	bics	r2, r1
 8002ee0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ee6:	2380      	movs	r3, #128	; 0x80
 8002ee8:	019b      	lsls	r3, r3, #6
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d110      	bne.n	8002f10 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4916      	ldr	r1, [pc, #88]	; (8002f54 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002efa:	400a      	ands	r2, r1
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2180      	movs	r1, #128	; 0x80
 8002f0a:	0189      	lsls	r1, r1, #6
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	225d      	movs	r2, #93	; 0x5d
 8002f14:	2101      	movs	r1, #1
 8002f16:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	225c      	movs	r2, #92	; 0x5c
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	e010      	b.n	8002f46 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d101      	bne.n	8002f2e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	3b01      	subs	r3, #1
 8002f32:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	68ba      	ldr	r2, [r7, #8]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d18e      	bne.n	8002e62 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	0018      	movs	r0, r3
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	b00a      	add	sp, #40	; 0x28
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	46c0      	nop			; (mov r8, r8)
 8002f50:	20000040 	.word	0x20000040
 8002f54:	ffffdfff 	.word	0xffffdfff

08002f58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b086      	sub	sp, #24
 8002f5c:	af02      	add	r7, sp, #8
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002f64:	68ba      	ldr	r2, [r7, #8]
 8002f66:	23c0      	movs	r3, #192	; 0xc0
 8002f68:	0159      	lsls	r1, r3, #5
 8002f6a:	68f8      	ldr	r0, [r7, #12]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	9300      	str	r3, [sp, #0]
 8002f70:	0013      	movs	r3, r2
 8002f72:	2200      	movs	r2, #0
 8002f74:	f7ff ff4e 	bl	8002e14 <SPI_WaitFifoStateUntilTimeout>
 8002f78:	1e03      	subs	r3, r0, #0
 8002f7a:	d007      	beq.n	8002f8c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f80:	2220      	movs	r2, #32
 8002f82:	431a      	orrs	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	e027      	b.n	8002fdc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002f8c:	68ba      	ldr	r2, [r7, #8]
 8002f8e:	68f8      	ldr	r0, [r7, #12]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	9300      	str	r3, [sp, #0]
 8002f94:	0013      	movs	r3, r2
 8002f96:	2200      	movs	r2, #0
 8002f98:	2180      	movs	r1, #128	; 0x80
 8002f9a:	f7ff fead 	bl	8002cf8 <SPI_WaitFlagStateUntilTimeout>
 8002f9e:	1e03      	subs	r3, r0, #0
 8002fa0:	d007      	beq.n	8002fb2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	431a      	orrs	r2, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e014      	b.n	8002fdc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002fb2:	68ba      	ldr	r2, [r7, #8]
 8002fb4:	23c0      	movs	r3, #192	; 0xc0
 8002fb6:	00d9      	lsls	r1, r3, #3
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	9300      	str	r3, [sp, #0]
 8002fbe:	0013      	movs	r3, r2
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f7ff ff27 	bl	8002e14 <SPI_WaitFifoStateUntilTimeout>
 8002fc6:	1e03      	subs	r3, r0, #0
 8002fc8:	d007      	beq.n	8002fda <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fce:	2220      	movs	r2, #32
 8002fd0:	431a      	orrs	r2, r3
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e000      	b.n	8002fdc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	0018      	movs	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	b004      	add	sp, #16
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002fec:	f7fe fa76 	bl	80014dc <HAL_GetTick>
 8002ff0:	0003      	movs	r3, r0
 8002ff2:	60fb      	str	r3, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	685a      	ldr	r2, [r3, #4]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2120      	movs	r1, #32
 8003000:	438a      	bics	r2, r1
 8003002:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003004:	68fa      	ldr	r2, [r7, #12]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2164      	movs	r1, #100	; 0x64
 800300a:	0018      	movs	r0, r3
 800300c:	f7ff ffa4 	bl	8002f58 <SPI_EndRxTxTransaction>
 8003010:	1e03      	subs	r3, r0, #0
 8003012:	d005      	beq.n	8003020 <SPI_CloseRxTx_ISR+0x3c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003018:	2220      	movs	r2, #32
 800301a:	431a      	orrs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003024:	2b00      	cmp	r3, #0
 8003026:	d117      	bne.n	8003058 <SPI_CloseRxTx_ISR+0x74>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	225d      	movs	r2, #93	; 0x5d
 800302c:	5c9b      	ldrb	r3, [r3, r2]
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b04      	cmp	r3, #4
 8003032:	d108      	bne.n	8003046 <SPI_CloseRxTx_ISR+0x62>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	225d      	movs	r2, #93	; 0x5d
 8003038:	2101      	movs	r1, #1
 800303a:	5499      	strb	r1, [r3, r2]
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	0018      	movs	r0, r3
 8003040:	f7ff fd24 	bl	8002a8c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003044:	e010      	b.n	8003068 <SPI_CloseRxTx_ISR+0x84>
        hspi->State = HAL_SPI_STATE_READY;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	225d      	movs	r2, #93	; 0x5d
 800304a:	2101      	movs	r1, #1
 800304c:	5499      	strb	r1, [r3, r2]
        HAL_SPI_TxRxCpltCallback(hspi);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	0018      	movs	r0, r3
 8003052:	f7fd fa51 	bl	80004f8 <HAL_SPI_TxRxCpltCallback>
}
 8003056:	e007      	b.n	8003068 <SPI_CloseRxTx_ISR+0x84>
      hspi->State = HAL_SPI_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	225d      	movs	r2, #93	; 0x5d
 800305c:	2101      	movs	r1, #1
 800305e:	5499      	strb	r1, [r3, r2]
      HAL_SPI_ErrorCallback(hspi);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	0018      	movs	r0, r3
 8003064:	f7ff fd1a 	bl	8002a9c <HAL_SPI_ErrorCallback>
}
 8003068:	46c0      	nop			; (mov r8, r8)
 800306a:	46bd      	mov	sp, r7
 800306c:	b004      	add	sp, #16
 800306e:	bd80      	pop	{r7, pc}

08003070 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e042      	b.n	8003108 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	223d      	movs	r2, #61	; 0x3d
 8003086:	5c9b      	ldrb	r3, [r3, r2]
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d107      	bne.n	800309e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	223c      	movs	r2, #60	; 0x3c
 8003092:	2100      	movs	r1, #0
 8003094:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	0018      	movs	r0, r3
 800309a:	f7fe f865 	bl	8001168 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	223d      	movs	r2, #61	; 0x3d
 80030a2:	2102      	movs	r1, #2
 80030a4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	3304      	adds	r3, #4
 80030ae:	0019      	movs	r1, r3
 80030b0:	0010      	movs	r0, r2
 80030b2:	f000 f9af 	bl	8003414 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2246      	movs	r2, #70	; 0x46
 80030ba:	2101      	movs	r1, #1
 80030bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	223e      	movs	r2, #62	; 0x3e
 80030c2:	2101      	movs	r1, #1
 80030c4:	5499      	strb	r1, [r3, r2]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	223f      	movs	r2, #63	; 0x3f
 80030ca:	2101      	movs	r1, #1
 80030cc:	5499      	strb	r1, [r3, r2]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2240      	movs	r2, #64	; 0x40
 80030d2:	2101      	movs	r1, #1
 80030d4:	5499      	strb	r1, [r3, r2]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2241      	movs	r2, #65	; 0x41
 80030da:	2101      	movs	r1, #1
 80030dc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2242      	movs	r2, #66	; 0x42
 80030e2:	2101      	movs	r1, #1
 80030e4:	5499      	strb	r1, [r3, r2]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2243      	movs	r2, #67	; 0x43
 80030ea:	2101      	movs	r1, #1
 80030ec:	5499      	strb	r1, [r3, r2]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2244      	movs	r2, #68	; 0x44
 80030f2:	2101      	movs	r1, #1
 80030f4:	5499      	strb	r1, [r3, r2]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2245      	movs	r2, #69	; 0x45
 80030fa:	2101      	movs	r1, #1
 80030fc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	223d      	movs	r2, #61	; 0x3d
 8003102:	2101      	movs	r1, #1
 8003104:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003106:	2300      	movs	r3, #0
}
 8003108:	0018      	movs	r0, r3
 800310a:	46bd      	mov	sp, r7
 800310c:	b002      	add	sp, #8
 800310e:	bd80      	pop	{r7, pc}

08003110 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	223d      	movs	r2, #61	; 0x3d
 800311c:	5c9b      	ldrb	r3, [r3, r2]
 800311e:	b2db      	uxtb	r3, r3
 8003120:	2b01      	cmp	r3, #1
 8003122:	d001      	beq.n	8003128 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e035      	b.n	8003194 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	223d      	movs	r2, #61	; 0x3d
 800312c:	2102      	movs	r1, #2
 800312e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68da      	ldr	r2, [r3, #12]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2101      	movs	r1, #1
 800313c:	430a      	orrs	r2, r1
 800313e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a15      	ldr	r2, [pc, #84]	; (800319c <HAL_TIM_Base_Start_IT+0x8c>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d009      	beq.n	800315e <HAL_TIM_Base_Start_IT+0x4e>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a14      	ldr	r2, [pc, #80]	; (80031a0 <HAL_TIM_Base_Start_IT+0x90>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d004      	beq.n	800315e <HAL_TIM_Base_Start_IT+0x4e>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a12      	ldr	r2, [pc, #72]	; (80031a4 <HAL_TIM_Base_Start_IT+0x94>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d111      	bne.n	8003182 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	2207      	movs	r2, #7
 8003166:	4013      	ands	r3, r2
 8003168:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2b06      	cmp	r3, #6
 800316e:	d010      	beq.n	8003192 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2101      	movs	r1, #1
 800317c:	430a      	orrs	r2, r1
 800317e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003180:	e007      	b.n	8003192 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2101      	movs	r1, #1
 800318e:	430a      	orrs	r2, r1
 8003190:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	0018      	movs	r0, r3
 8003196:	46bd      	mov	sp, r7
 8003198:	b004      	add	sp, #16
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40012c00 	.word	0x40012c00
 80031a0:	40000400 	.word	0x40000400
 80031a4:	40014000 	.word	0x40014000

080031a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	2202      	movs	r2, #2
 80031b8:	4013      	ands	r3, r2
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d124      	bne.n	8003208 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	2202      	movs	r2, #2
 80031c6:	4013      	ands	r3, r2
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d11d      	bne.n	8003208 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2203      	movs	r2, #3
 80031d2:	4252      	negs	r2, r2
 80031d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2201      	movs	r2, #1
 80031da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	2203      	movs	r2, #3
 80031e4:	4013      	ands	r3, r2
 80031e6:	d004      	beq.n	80031f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	0018      	movs	r0, r3
 80031ec:	f000 f8fa 	bl	80033e4 <HAL_TIM_IC_CaptureCallback>
 80031f0:	e007      	b.n	8003202 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	0018      	movs	r0, r3
 80031f6:	f000 f8ed 	bl	80033d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	0018      	movs	r0, r3
 80031fe:	f000 f8f9 	bl	80033f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	2204      	movs	r2, #4
 8003210:	4013      	ands	r3, r2
 8003212:	2b04      	cmp	r3, #4
 8003214:	d125      	bne.n	8003262 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	2204      	movs	r2, #4
 800321e:	4013      	ands	r3, r2
 8003220:	2b04      	cmp	r3, #4
 8003222:	d11e      	bne.n	8003262 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2205      	movs	r2, #5
 800322a:	4252      	negs	r2, r2
 800322c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2202      	movs	r2, #2
 8003232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	699a      	ldr	r2, [r3, #24]
 800323a:	23c0      	movs	r3, #192	; 0xc0
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	4013      	ands	r3, r2
 8003240:	d004      	beq.n	800324c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	0018      	movs	r0, r3
 8003246:	f000 f8cd 	bl	80033e4 <HAL_TIM_IC_CaptureCallback>
 800324a:	e007      	b.n	800325c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	0018      	movs	r0, r3
 8003250:	f000 f8c0 	bl	80033d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	0018      	movs	r0, r3
 8003258:	f000 f8cc 	bl	80033f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	691b      	ldr	r3, [r3, #16]
 8003268:	2208      	movs	r2, #8
 800326a:	4013      	ands	r3, r2
 800326c:	2b08      	cmp	r3, #8
 800326e:	d124      	bne.n	80032ba <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	2208      	movs	r2, #8
 8003278:	4013      	ands	r3, r2
 800327a:	2b08      	cmp	r3, #8
 800327c:	d11d      	bne.n	80032ba <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2209      	movs	r2, #9
 8003284:	4252      	negs	r2, r2
 8003286:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2204      	movs	r2, #4
 800328c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	69db      	ldr	r3, [r3, #28]
 8003294:	2203      	movs	r2, #3
 8003296:	4013      	ands	r3, r2
 8003298:	d004      	beq.n	80032a4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	0018      	movs	r0, r3
 800329e:	f000 f8a1 	bl	80033e4 <HAL_TIM_IC_CaptureCallback>
 80032a2:	e007      	b.n	80032b4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	0018      	movs	r0, r3
 80032a8:	f000 f894 	bl	80033d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	0018      	movs	r0, r3
 80032b0:	f000 f8a0 	bl	80033f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	2210      	movs	r2, #16
 80032c2:	4013      	ands	r3, r2
 80032c4:	2b10      	cmp	r3, #16
 80032c6:	d125      	bne.n	8003314 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	2210      	movs	r2, #16
 80032d0:	4013      	ands	r3, r2
 80032d2:	2b10      	cmp	r3, #16
 80032d4:	d11e      	bne.n	8003314 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	2211      	movs	r2, #17
 80032dc:	4252      	negs	r2, r2
 80032de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2208      	movs	r2, #8
 80032e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	69da      	ldr	r2, [r3, #28]
 80032ec:	23c0      	movs	r3, #192	; 0xc0
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	4013      	ands	r3, r2
 80032f2:	d004      	beq.n	80032fe <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	0018      	movs	r0, r3
 80032f8:	f000 f874 	bl	80033e4 <HAL_TIM_IC_CaptureCallback>
 80032fc:	e007      	b.n	800330e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	0018      	movs	r0, r3
 8003302:	f000 f867 	bl	80033d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	0018      	movs	r0, r3
 800330a:	f000 f873 	bl	80033f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	2201      	movs	r2, #1
 800331c:	4013      	ands	r3, r2
 800331e:	2b01      	cmp	r3, #1
 8003320:	d10f      	bne.n	8003342 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	2201      	movs	r2, #1
 800332a:	4013      	ands	r3, r2
 800332c:	2b01      	cmp	r3, #1
 800332e:	d108      	bne.n	8003342 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2202      	movs	r2, #2
 8003336:	4252      	negs	r2, r2
 8003338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	0018      	movs	r0, r3
 800333e:	f7fd f8e9 	bl	8000514 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	2280      	movs	r2, #128	; 0x80
 800334a:	4013      	ands	r3, r2
 800334c:	2b80      	cmp	r3, #128	; 0x80
 800334e:	d10f      	bne.n	8003370 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	2280      	movs	r2, #128	; 0x80
 8003358:	4013      	ands	r3, r2
 800335a:	2b80      	cmp	r3, #128	; 0x80
 800335c:	d108      	bne.n	8003370 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2281      	movs	r2, #129	; 0x81
 8003364:	4252      	negs	r2, r2
 8003366:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	0018      	movs	r0, r3
 800336c:	f000 f8d0 	bl	8003510 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	2240      	movs	r2, #64	; 0x40
 8003378:	4013      	ands	r3, r2
 800337a:	2b40      	cmp	r3, #64	; 0x40
 800337c:	d10f      	bne.n	800339e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	2240      	movs	r2, #64	; 0x40
 8003386:	4013      	ands	r3, r2
 8003388:	2b40      	cmp	r3, #64	; 0x40
 800338a:	d108      	bne.n	800339e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2241      	movs	r2, #65	; 0x41
 8003392:	4252      	negs	r2, r2
 8003394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	0018      	movs	r0, r3
 800339a:	f000 f833 	bl	8003404 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	2220      	movs	r2, #32
 80033a6:	4013      	ands	r3, r2
 80033a8:	2b20      	cmp	r3, #32
 80033aa:	d10f      	bne.n	80033cc <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	2220      	movs	r2, #32
 80033b4:	4013      	ands	r3, r2
 80033b6:	2b20      	cmp	r3, #32
 80033b8:	d108      	bne.n	80033cc <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2221      	movs	r2, #33	; 0x21
 80033c0:	4252      	negs	r2, r2
 80033c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	0018      	movs	r0, r3
 80033c8:	f000 f89a 	bl	8003500 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033cc:	46c0      	nop			; (mov r8, r8)
 80033ce:	46bd      	mov	sp, r7
 80033d0:	b002      	add	sp, #8
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033dc:	46c0      	nop			; (mov r8, r8)
 80033de:	46bd      	mov	sp, r7
 80033e0:	b002      	add	sp, #8
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033ec:	46c0      	nop			; (mov r8, r8)
 80033ee:	46bd      	mov	sp, r7
 80033f0:	b002      	add	sp, #8
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033fc:	46c0      	nop			; (mov r8, r8)
 80033fe:	46bd      	mov	sp, r7
 8003400:	b002      	add	sp, #8
 8003402:	bd80      	pop	{r7, pc}

08003404 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800340c:	46c0      	nop			; (mov r8, r8)
 800340e:	46bd      	mov	sp, r7
 8003410:	b002      	add	sp, #8
 8003412:	bd80      	pop	{r7, pc}

08003414 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a2f      	ldr	r2, [pc, #188]	; (80034e4 <TIM_Base_SetConfig+0xd0>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d003      	beq.n	8003434 <TIM_Base_SetConfig+0x20>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a2e      	ldr	r2, [pc, #184]	; (80034e8 <TIM_Base_SetConfig+0xd4>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d108      	bne.n	8003446 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2270      	movs	r2, #112	; 0x70
 8003438:	4393      	bics	r3, r2
 800343a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	4313      	orrs	r3, r2
 8003444:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a26      	ldr	r2, [pc, #152]	; (80034e4 <TIM_Base_SetConfig+0xd0>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d013      	beq.n	8003476 <TIM_Base_SetConfig+0x62>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a25      	ldr	r2, [pc, #148]	; (80034e8 <TIM_Base_SetConfig+0xd4>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d00f      	beq.n	8003476 <TIM_Base_SetConfig+0x62>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a24      	ldr	r2, [pc, #144]	; (80034ec <TIM_Base_SetConfig+0xd8>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d00b      	beq.n	8003476 <TIM_Base_SetConfig+0x62>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a23      	ldr	r2, [pc, #140]	; (80034f0 <TIM_Base_SetConfig+0xdc>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d007      	beq.n	8003476 <TIM_Base_SetConfig+0x62>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a22      	ldr	r2, [pc, #136]	; (80034f4 <TIM_Base_SetConfig+0xe0>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d003      	beq.n	8003476 <TIM_Base_SetConfig+0x62>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a21      	ldr	r2, [pc, #132]	; (80034f8 <TIM_Base_SetConfig+0xe4>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d108      	bne.n	8003488 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	4a20      	ldr	r2, [pc, #128]	; (80034fc <TIM_Base_SetConfig+0xe8>)
 800347a:	4013      	ands	r3, r2
 800347c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	4313      	orrs	r3, r2
 8003486:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2280      	movs	r2, #128	; 0x80
 800348c:	4393      	bics	r3, r2
 800348e:	001a      	movs	r2, r3
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	695b      	ldr	r3, [r3, #20]
 8003494:	4313      	orrs	r3, r2
 8003496:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a0c      	ldr	r2, [pc, #48]	; (80034e4 <TIM_Base_SetConfig+0xd0>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d00b      	beq.n	80034ce <TIM_Base_SetConfig+0xba>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a0d      	ldr	r2, [pc, #52]	; (80034f0 <TIM_Base_SetConfig+0xdc>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d007      	beq.n	80034ce <TIM_Base_SetConfig+0xba>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a0c      	ldr	r2, [pc, #48]	; (80034f4 <TIM_Base_SetConfig+0xe0>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d003      	beq.n	80034ce <TIM_Base_SetConfig+0xba>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a0b      	ldr	r2, [pc, #44]	; (80034f8 <TIM_Base_SetConfig+0xe4>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d103      	bne.n	80034d6 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	691a      	ldr	r2, [r3, #16]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2201      	movs	r2, #1
 80034da:	615a      	str	r2, [r3, #20]
}
 80034dc:	46c0      	nop			; (mov r8, r8)
 80034de:	46bd      	mov	sp, r7
 80034e0:	b004      	add	sp, #16
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40012c00 	.word	0x40012c00
 80034e8:	40000400 	.word	0x40000400
 80034ec:	40002000 	.word	0x40002000
 80034f0:	40014000 	.word	0x40014000
 80034f4:	40014400 	.word	0x40014400
 80034f8:	40014800 	.word	0x40014800
 80034fc:	fffffcff 	.word	0xfffffcff

08003500 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003508:	46c0      	nop			; (mov r8, r8)
 800350a:	46bd      	mov	sp, r7
 800350c:	b002      	add	sp, #8
 800350e:	bd80      	pop	{r7, pc}

08003510 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003518:	46c0      	nop			; (mov r8, r8)
 800351a:	46bd      	mov	sp, r7
 800351c:	b002      	add	sp, #8
 800351e:	bd80      	pop	{r7, pc}

08003520 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e044      	b.n	80035bc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003536:	2b00      	cmp	r3, #0
 8003538:	d107      	bne.n	800354a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2278      	movs	r2, #120	; 0x78
 800353e:	2100      	movs	r1, #0
 8003540:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	0018      	movs	r0, r3
 8003546:	f7fd fe35 	bl	80011b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2224      	movs	r2, #36	; 0x24
 800354e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2101      	movs	r1, #1
 800355c:	438a      	bics	r2, r1
 800355e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	0018      	movs	r0, r3
 8003564:	f000 fca6 	bl	8003eb4 <UART_SetConfig>
 8003568:	0003      	movs	r3, r0
 800356a:	2b01      	cmp	r3, #1
 800356c:	d101      	bne.n	8003572 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e024      	b.n	80035bc <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	0018      	movs	r0, r3
 800357e:	f000 fdd9 	bl	8004134 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	685a      	ldr	r2, [r3, #4]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	490d      	ldr	r1, [pc, #52]	; (80035c4 <HAL_UART_Init+0xa4>)
 800358e:	400a      	ands	r2, r1
 8003590:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689a      	ldr	r2, [r3, #8]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2108      	movs	r1, #8
 800359e:	438a      	bics	r2, r1
 80035a0:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2101      	movs	r1, #1
 80035ae:	430a      	orrs	r2, r1
 80035b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	0018      	movs	r0, r3
 80035b6:	f000 fe71 	bl	800429c <UART_CheckIdleState>
 80035ba:	0003      	movs	r3, r0
}
 80035bc:	0018      	movs	r0, r3
 80035be:	46bd      	mov	sp, r7
 80035c0:	b002      	add	sp, #8
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	fffff7ff 	.word	0xfffff7ff

080035c8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b088      	sub	sp, #32
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	60f8      	str	r0, [r7, #12]
 80035d0:	60b9      	str	r1, [r7, #8]
 80035d2:	1dbb      	adds	r3, r7, #6
 80035d4:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035da:	2b20      	cmp	r3, #32
 80035dc:	d15b      	bne.n	8003696 <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d003      	beq.n	80035ec <HAL_UART_Transmit_IT+0x24>
 80035e4:	1dbb      	adds	r3, r7, #6
 80035e6:	881b      	ldrh	r3, [r3, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e053      	b.n	8003698 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	2380      	movs	r3, #128	; 0x80
 80035f6:	015b      	lsls	r3, r3, #5
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d109      	bne.n	8003610 <HAL_UART_Transmit_IT+0x48>
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d105      	bne.n	8003610 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	2201      	movs	r2, #1
 8003608:	4013      	ands	r3, r2
 800360a:	d001      	beq.n	8003610 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e043      	b.n	8003698 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	1dba      	adds	r2, r7, #6
 800361a:	2150      	movs	r1, #80	; 0x50
 800361c:	8812      	ldrh	r2, [r2, #0]
 800361e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	1dba      	adds	r2, r7, #6
 8003624:	2152      	movs	r1, #82	; 0x52
 8003626:	8812      	ldrh	r2, [r2, #0]
 8003628:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2284      	movs	r2, #132	; 0x84
 8003634:	2100      	movs	r1, #0
 8003636:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2221      	movs	r2, #33	; 0x21
 800363c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	689a      	ldr	r2, [r3, #8]
 8003642:	2380      	movs	r3, #128	; 0x80
 8003644:	015b      	lsls	r3, r3, #5
 8003646:	429a      	cmp	r2, r3
 8003648:	d107      	bne.n	800365a <HAL_UART_Transmit_IT+0x92>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d103      	bne.n	800365a <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	4a12      	ldr	r2, [pc, #72]	; (80036a0 <HAL_UART_Transmit_IT+0xd8>)
 8003656:	66da      	str	r2, [r3, #108]	; 0x6c
 8003658:	e002      	b.n	8003660 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	4a11      	ldr	r2, [pc, #68]	; (80036a4 <HAL_UART_Transmit_IT+0xdc>)
 800365e:	66da      	str	r2, [r3, #108]	; 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003660:	f3ef 8310 	mrs	r3, PRIMASK
 8003664:	613b      	str	r3, [r7, #16]
  return(result);
 8003666:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003668:	61fb      	str	r3, [r7, #28]
 800366a:	2301      	movs	r3, #1
 800366c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	f383 8810 	msr	PRIMASK, r3
}
 8003674:	46c0      	nop			; (mov r8, r8)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2180      	movs	r1, #128	; 0x80
 8003682:	430a      	orrs	r2, r1
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	f383 8810 	msr	PRIMASK, r3
}
 8003690:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 8003692:	2300      	movs	r3, #0
 8003694:	e000      	b.n	8003698 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8003696:	2302      	movs	r3, #2
  }
}
 8003698:	0018      	movs	r0, r3
 800369a:	46bd      	mov	sp, r7
 800369c:	b008      	add	sp, #32
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	08004823 	.word	0x08004823
 80036a4:	0800476f 	.word	0x0800476f

080036a8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b088      	sub	sp, #32
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	1dbb      	adds	r3, r7, #6
 80036b4:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2280      	movs	r2, #128	; 0x80
 80036ba:	589b      	ldr	r3, [r3, r2]
 80036bc:	2b20      	cmp	r3, #32
 80036be:	d145      	bne.n	800374c <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d003      	beq.n	80036ce <HAL_UART_Receive_IT+0x26>
 80036c6:	1dbb      	adds	r3, r7, #6
 80036c8:	881b      	ldrh	r3, [r3, #0]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e03d      	b.n	800374e <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	689a      	ldr	r2, [r3, #8]
 80036d6:	2380      	movs	r3, #128	; 0x80
 80036d8:	015b      	lsls	r3, r3, #5
 80036da:	429a      	cmp	r2, r3
 80036dc:	d109      	bne.n	80036f2 <HAL_UART_Receive_IT+0x4a>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d105      	bne.n	80036f2 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	2201      	movs	r2, #1
 80036ea:	4013      	ands	r3, r2
 80036ec:	d001      	beq.n	80036f2 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e02d      	b.n	800374e <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	2380      	movs	r3, #128	; 0x80
 8003700:	041b      	lsls	r3, r3, #16
 8003702:	4013      	ands	r3, r2
 8003704:	d019      	beq.n	800373a <HAL_UART_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003706:	f3ef 8310 	mrs	r3, PRIMASK
 800370a:	613b      	str	r3, [r7, #16]
  return(result);
 800370c:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800370e:	61fb      	str	r3, [r7, #28]
 8003710:	2301      	movs	r3, #1
 8003712:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	f383 8810 	msr	PRIMASK, r3
}
 800371a:	46c0      	nop			; (mov r8, r8)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2180      	movs	r1, #128	; 0x80
 8003728:	04c9      	lsls	r1, r1, #19
 800372a:	430a      	orrs	r2, r1
 800372c:	601a      	str	r2, [r3, #0]
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	f383 8810 	msr	PRIMASK, r3
}
 8003738:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800373a:	1dbb      	adds	r3, r7, #6
 800373c:	881a      	ldrh	r2, [r3, #0]
 800373e:	68b9      	ldr	r1, [r7, #8]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	0018      	movs	r0, r3
 8003744:	f000 febc 	bl	80044c0 <UART_Start_Receive_IT>
 8003748:	0003      	movs	r3, r0
 800374a:	e000      	b.n	800374e <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800374c:	2302      	movs	r3, #2
  }
}
 800374e:	0018      	movs	r0, r3
 8003750:	46bd      	mov	sp, r7
 8003752:	b008      	add	sp, #32
 8003754:	bd80      	pop	{r7, pc}
	...

08003758 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b092      	sub	sp, #72	; 0x48
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003760:	f3ef 8310 	mrs	r3, PRIMASK
 8003764:	623b      	str	r3, [r7, #32]
  return(result);
 8003766:	6a3b      	ldr	r3, [r7, #32]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003768:	647b      	str	r3, [r7, #68]	; 0x44
 800376a:	2301      	movs	r3, #1
 800376c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800376e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003770:	f383 8810 	msr	PRIMASK, r3
}
 8003774:	46c0      	nop			; (mov r8, r8)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4957      	ldr	r1, [pc, #348]	; (80038e0 <HAL_UART_AbortReceive_IT+0x188>)
 8003782:	400a      	ands	r2, r1
 8003784:	601a      	str	r2, [r3, #0]
 8003786:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003788:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800378a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800378c:	f383 8810 	msr	PRIMASK, r3
}
 8003790:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003792:	f3ef 8310 	mrs	r3, PRIMASK
 8003796:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8003798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800379a:	643b      	str	r3, [r7, #64]	; 0x40
 800379c:	2301      	movs	r3, #1
 800379e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037a2:	f383 8810 	msr	PRIMASK, r3
}
 80037a6:	46c0      	nop			; (mov r8, r8)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	689a      	ldr	r2, [r3, #8]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2101      	movs	r1, #1
 80037b4:	438a      	bics	r2, r1
 80037b6:	609a      	str	r2, [r3, #8]
 80037b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037ba:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037be:	f383 8810 	msr	PRIMASK, r3
}
 80037c2:	46c0      	nop			; (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d118      	bne.n	80037fe <HAL_UART_AbortReceive_IT+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037cc:	f3ef 8310 	mrs	r3, PRIMASK
 80037d0:	617b      	str	r3, [r7, #20]
  return(result);
 80037d2:	697b      	ldr	r3, [r7, #20]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80037d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037d6:	2301      	movs	r3, #1
 80037d8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	f383 8810 	msr	PRIMASK, r3
}
 80037e0:	46c0      	nop			; (mov r8, r8)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2110      	movs	r1, #16
 80037ee:	438a      	bics	r2, r1
 80037f0:	601a      	str	r2, [r3, #0]
 80037f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	f383 8810 	msr	PRIMASK, r3
}
 80037fc:	46c0      	nop			; (mov r8, r8)
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	2240      	movs	r2, #64	; 0x40
 8003806:	4013      	ands	r3, r2
 8003808:	2b40      	cmp	r3, #64	; 0x40
 800380a:	d14e      	bne.n	80038aa <HAL_UART_AbortReceive_IT+0x152>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800380c:	f3ef 8310 	mrs	r3, PRIMASK
 8003810:	60bb      	str	r3, [r7, #8]
  return(result);
 8003812:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003814:	63bb      	str	r3, [r7, #56]	; 0x38
 8003816:	2301      	movs	r3, #1
 8003818:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f383 8810 	msr	PRIMASK, r3
}
 8003820:	46c0      	nop			; (mov r8, r8)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	689a      	ldr	r2, [r3, #8]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2140      	movs	r1, #64	; 0x40
 800382e:	438a      	bics	r2, r1
 8003830:	609a      	str	r2, [r3, #8]
 8003832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003834:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	f383 8810 	msr	PRIMASK, r3
}
 800383c:	46c0      	nop			; (mov r8, r8)

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003842:	2b00      	cmp	r3, #0
 8003844:	d012      	beq.n	800386c <HAL_UART_AbortReceive_IT+0x114>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800384a:	4a26      	ldr	r2, [pc, #152]	; (80038e4 <HAL_UART_AbortReceive_IT+0x18c>)
 800384c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003852:	0018      	movs	r0, r3
 8003854:	f7fd ffaa 	bl	80017ac <HAL_DMA_Abort_IT>
 8003858:	1e03      	subs	r3, r0, #0
 800385a:	d03c      	beq.n	80038d6 <HAL_UART_AbortReceive_IT+0x17e>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003860:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003866:	0018      	movs	r0, r3
 8003868:	4790      	blx	r2
 800386a:	e034      	b.n	80038d6 <HAL_UART_AbortReceive_IT+0x17e>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	225a      	movs	r2, #90	; 0x5a
 8003870:	2100      	movs	r1, #0
 8003872:	5299      	strh	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	220f      	movs	r2, #15
 8003880:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	699a      	ldr	r2, [r3, #24]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2108      	movs	r1, #8
 800388e:	430a      	orrs	r2, r1
 8003890:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2280      	movs	r2, #128	; 0x80
 8003896:	2120      	movs	r1, #32
 8003898:	5099      	str	r1, [r3, r2]
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	0018      	movs	r0, r3
 80038a4:	f000 fae8 	bl	8003e78 <HAL_UART_AbortReceiveCpltCallback>
 80038a8:	e015      	b.n	80038d6 <HAL_UART_AbortReceive_IT+0x17e>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	225a      	movs	r2, #90	; 0x5a
 80038ae:	2100      	movs	r1, #0
 80038b0:	5299      	strh	r1, [r3, r2]

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	220f      	movs	r2, #15
 80038be:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2280      	movs	r2, #128	; 0x80
 80038c4:	2120      	movs	r1, #32
 80038c6:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	0018      	movs	r0, r3
 80038d2:	f000 fad1 	bl	8003e78 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	0018      	movs	r0, r3
 80038da:	46bd      	mov	sp, r7
 80038dc:	b012      	add	sp, #72	; 0x48
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	fffffedf 	.word	0xfffffedf
 80038e4:	08004723 	.word	0x08004723

080038e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038e8:	b590      	push	{r4, r7, lr}
 80038ea:	b0ab      	sub	sp, #172	; 0xac
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	69db      	ldr	r3, [r3, #28]
 80038f6:	22a4      	movs	r2, #164	; 0xa4
 80038f8:	18b9      	adds	r1, r7, r2
 80038fa:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	20a0      	movs	r0, #160	; 0xa0
 8003904:	1839      	adds	r1, r7, r0
 8003906:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	219c      	movs	r1, #156	; 0x9c
 8003910:	1879      	adds	r1, r7, r1
 8003912:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003914:	0011      	movs	r1, r2
 8003916:	18bb      	adds	r3, r7, r2
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a99      	ldr	r2, [pc, #612]	; (8003b80 <HAL_UART_IRQHandler+0x298>)
 800391c:	4013      	ands	r3, r2
 800391e:	2298      	movs	r2, #152	; 0x98
 8003920:	18bc      	adds	r4, r7, r2
 8003922:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003924:	18bb      	adds	r3, r7, r2
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d114      	bne.n	8003956 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800392c:	187b      	adds	r3, r7, r1
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2220      	movs	r2, #32
 8003932:	4013      	ands	r3, r2
 8003934:	d00f      	beq.n	8003956 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003936:	183b      	adds	r3, r7, r0
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2220      	movs	r2, #32
 800393c:	4013      	ands	r3, r2
 800393e:	d00a      	beq.n	8003956 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003944:	2b00      	cmp	r3, #0
 8003946:	d100      	bne.n	800394a <HAL_UART_IRQHandler+0x62>
 8003948:	e286      	b.n	8003e58 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	0010      	movs	r0, r2
 8003952:	4798      	blx	r3
      }
      return;
 8003954:	e280      	b.n	8003e58 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003956:	2398      	movs	r3, #152	; 0x98
 8003958:	18fb      	adds	r3, r7, r3
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d100      	bne.n	8003962 <HAL_UART_IRQHandler+0x7a>
 8003960:	e114      	b.n	8003b8c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003962:	239c      	movs	r3, #156	; 0x9c
 8003964:	18fb      	adds	r3, r7, r3
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2201      	movs	r2, #1
 800396a:	4013      	ands	r3, r2
 800396c:	d106      	bne.n	800397c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800396e:	23a0      	movs	r3, #160	; 0xa0
 8003970:	18fb      	adds	r3, r7, r3
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a83      	ldr	r2, [pc, #524]	; (8003b84 <HAL_UART_IRQHandler+0x29c>)
 8003976:	4013      	ands	r3, r2
 8003978:	d100      	bne.n	800397c <HAL_UART_IRQHandler+0x94>
 800397a:	e107      	b.n	8003b8c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800397c:	23a4      	movs	r3, #164	; 0xa4
 800397e:	18fb      	adds	r3, r7, r3
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2201      	movs	r2, #1
 8003984:	4013      	ands	r3, r2
 8003986:	d012      	beq.n	80039ae <HAL_UART_IRQHandler+0xc6>
 8003988:	23a0      	movs	r3, #160	; 0xa0
 800398a:	18fb      	adds	r3, r7, r3
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	2380      	movs	r3, #128	; 0x80
 8003990:	005b      	lsls	r3, r3, #1
 8003992:	4013      	ands	r3, r2
 8003994:	d00b      	beq.n	80039ae <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2201      	movs	r2, #1
 800399c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2284      	movs	r2, #132	; 0x84
 80039a2:	589b      	ldr	r3, [r3, r2]
 80039a4:	2201      	movs	r2, #1
 80039a6:	431a      	orrs	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2184      	movs	r1, #132	; 0x84
 80039ac:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039ae:	23a4      	movs	r3, #164	; 0xa4
 80039b0:	18fb      	adds	r3, r7, r3
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	2202      	movs	r2, #2
 80039b6:	4013      	ands	r3, r2
 80039b8:	d011      	beq.n	80039de <HAL_UART_IRQHandler+0xf6>
 80039ba:	239c      	movs	r3, #156	; 0x9c
 80039bc:	18fb      	adds	r3, r7, r3
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2201      	movs	r2, #1
 80039c2:	4013      	ands	r3, r2
 80039c4:	d00b      	beq.n	80039de <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2202      	movs	r2, #2
 80039cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2284      	movs	r2, #132	; 0x84
 80039d2:	589b      	ldr	r3, [r3, r2]
 80039d4:	2204      	movs	r2, #4
 80039d6:	431a      	orrs	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2184      	movs	r1, #132	; 0x84
 80039dc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039de:	23a4      	movs	r3, #164	; 0xa4
 80039e0:	18fb      	adds	r3, r7, r3
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2204      	movs	r2, #4
 80039e6:	4013      	ands	r3, r2
 80039e8:	d011      	beq.n	8003a0e <HAL_UART_IRQHandler+0x126>
 80039ea:	239c      	movs	r3, #156	; 0x9c
 80039ec:	18fb      	adds	r3, r7, r3
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2201      	movs	r2, #1
 80039f2:	4013      	ands	r3, r2
 80039f4:	d00b      	beq.n	8003a0e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2204      	movs	r2, #4
 80039fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2284      	movs	r2, #132	; 0x84
 8003a02:	589b      	ldr	r3, [r3, r2]
 8003a04:	2202      	movs	r2, #2
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2184      	movs	r1, #132	; 0x84
 8003a0c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003a0e:	23a4      	movs	r3, #164	; 0xa4
 8003a10:	18fb      	adds	r3, r7, r3
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2208      	movs	r2, #8
 8003a16:	4013      	ands	r3, r2
 8003a18:	d017      	beq.n	8003a4a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a1a:	23a0      	movs	r3, #160	; 0xa0
 8003a1c:	18fb      	adds	r3, r7, r3
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2220      	movs	r2, #32
 8003a22:	4013      	ands	r3, r2
 8003a24:	d105      	bne.n	8003a32 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003a26:	239c      	movs	r3, #156	; 0x9c
 8003a28:	18fb      	adds	r3, r7, r3
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a30:	d00b      	beq.n	8003a4a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2208      	movs	r2, #8
 8003a38:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2284      	movs	r2, #132	; 0x84
 8003a3e:	589b      	ldr	r3, [r3, r2]
 8003a40:	2208      	movs	r2, #8
 8003a42:	431a      	orrs	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2184      	movs	r1, #132	; 0x84
 8003a48:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003a4a:	23a4      	movs	r3, #164	; 0xa4
 8003a4c:	18fb      	adds	r3, r7, r3
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	2380      	movs	r3, #128	; 0x80
 8003a52:	011b      	lsls	r3, r3, #4
 8003a54:	4013      	ands	r3, r2
 8003a56:	d013      	beq.n	8003a80 <HAL_UART_IRQHandler+0x198>
 8003a58:	23a0      	movs	r3, #160	; 0xa0
 8003a5a:	18fb      	adds	r3, r7, r3
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	2380      	movs	r3, #128	; 0x80
 8003a60:	04db      	lsls	r3, r3, #19
 8003a62:	4013      	ands	r3, r2
 8003a64:	d00c      	beq.n	8003a80 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2280      	movs	r2, #128	; 0x80
 8003a6c:	0112      	lsls	r2, r2, #4
 8003a6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2284      	movs	r2, #132	; 0x84
 8003a74:	589b      	ldr	r3, [r3, r2]
 8003a76:	2220      	movs	r2, #32
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2184      	movs	r1, #132	; 0x84
 8003a7e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2284      	movs	r2, #132	; 0x84
 8003a84:	589b      	ldr	r3, [r3, r2]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d100      	bne.n	8003a8c <HAL_UART_IRQHandler+0x1a4>
 8003a8a:	e1e7      	b.n	8003e5c <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a8c:	23a4      	movs	r3, #164	; 0xa4
 8003a8e:	18fb      	adds	r3, r7, r3
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2220      	movs	r2, #32
 8003a94:	4013      	ands	r3, r2
 8003a96:	d00e      	beq.n	8003ab6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a98:	23a0      	movs	r3, #160	; 0xa0
 8003a9a:	18fb      	adds	r3, r7, r3
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	d008      	beq.n	8003ab6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d004      	beq.n	8003ab6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	0010      	movs	r0, r2
 8003ab4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2284      	movs	r2, #132	; 0x84
 8003aba:	589b      	ldr	r3, [r3, r2]
 8003abc:	2194      	movs	r1, #148	; 0x94
 8003abe:	187a      	adds	r2, r7, r1
 8003ac0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	2240      	movs	r2, #64	; 0x40
 8003aca:	4013      	ands	r3, r2
 8003acc:	2b40      	cmp	r3, #64	; 0x40
 8003ace:	d004      	beq.n	8003ada <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003ad0:	187b      	adds	r3, r7, r1
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2228      	movs	r2, #40	; 0x28
 8003ad6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ad8:	d047      	beq.n	8003b6a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	0018      	movs	r0, r3
 8003ade:	f000 fda5 	bl	800462c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	2240      	movs	r2, #64	; 0x40
 8003aea:	4013      	ands	r3, r2
 8003aec:	2b40      	cmp	r3, #64	; 0x40
 8003aee:	d137      	bne.n	8003b60 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003af0:	f3ef 8310 	mrs	r3, PRIMASK
 8003af4:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003af6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003af8:	2090      	movs	r0, #144	; 0x90
 8003afa:	183a      	adds	r2, r7, r0
 8003afc:	6013      	str	r3, [r2, #0]
 8003afe:	2301      	movs	r3, #1
 8003b00:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b04:	f383 8810 	msr	PRIMASK, r3
}
 8003b08:	46c0      	nop			; (mov r8, r8)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	689a      	ldr	r2, [r3, #8]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2140      	movs	r1, #64	; 0x40
 8003b16:	438a      	bics	r2, r1
 8003b18:	609a      	str	r2, [r3, #8]
 8003b1a:	183b      	adds	r3, r7, r0
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b22:	f383 8810 	msr	PRIMASK, r3
}
 8003b26:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d012      	beq.n	8003b56 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b34:	4a14      	ldr	r2, [pc, #80]	; (8003b88 <HAL_UART_IRQHandler+0x2a0>)
 8003b36:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	f7fd fe35 	bl	80017ac <HAL_DMA_Abort_IT>
 8003b42:	1e03      	subs	r3, r0, #0
 8003b44:	d01a      	beq.n	8003b7c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b50:	0018      	movs	r0, r3
 8003b52:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b54:	e012      	b.n	8003b7c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	0018      	movs	r0, r3
 8003b5a:	f7fc fc7f 	bl	800045c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b5e:	e00d      	b.n	8003b7c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	0018      	movs	r0, r3
 8003b64:	f7fc fc7a 	bl	800045c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b68:	e008      	b.n	8003b7c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	0018      	movs	r0, r3
 8003b6e:	f7fc fc75 	bl	800045c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2284      	movs	r2, #132	; 0x84
 8003b76:	2100      	movs	r1, #0
 8003b78:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003b7a:	e16f      	b.n	8003e5c <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b7c:	46c0      	nop			; (mov r8, r8)
    return;
 8003b7e:	e16d      	b.n	8003e5c <HAL_UART_IRQHandler+0x574>
 8003b80:	0000080f 	.word	0x0000080f
 8003b84:	04000120 	.word	0x04000120
 8003b88:	080046f5 	.word	0x080046f5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d000      	beq.n	8003b96 <HAL_UART_IRQHandler+0x2ae>
 8003b94:	e139      	b.n	8003e0a <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003b96:	23a4      	movs	r3, #164	; 0xa4
 8003b98:	18fb      	adds	r3, r7, r3
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2210      	movs	r2, #16
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d100      	bne.n	8003ba4 <HAL_UART_IRQHandler+0x2bc>
 8003ba2:	e132      	b.n	8003e0a <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003ba4:	23a0      	movs	r3, #160	; 0xa0
 8003ba6:	18fb      	adds	r3, r7, r3
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2210      	movs	r2, #16
 8003bac:	4013      	ands	r3, r2
 8003bae:	d100      	bne.n	8003bb2 <HAL_UART_IRQHandler+0x2ca>
 8003bb0:	e12b      	b.n	8003e0a <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2210      	movs	r2, #16
 8003bb8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	2240      	movs	r2, #64	; 0x40
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	2b40      	cmp	r3, #64	; 0x40
 8003bc6:	d000      	beq.n	8003bca <HAL_UART_IRQHandler+0x2e2>
 8003bc8:	e09f      	b.n	8003d0a <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	217e      	movs	r1, #126	; 0x7e
 8003bd4:	187b      	adds	r3, r7, r1
 8003bd6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003bd8:	187b      	adds	r3, r7, r1
 8003bda:	881b      	ldrh	r3, [r3, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d100      	bne.n	8003be2 <HAL_UART_IRQHandler+0x2fa>
 8003be0:	e13e      	b.n	8003e60 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2258      	movs	r2, #88	; 0x58
 8003be6:	5a9b      	ldrh	r3, [r3, r2]
 8003be8:	187a      	adds	r2, r7, r1
 8003bea:	8812      	ldrh	r2, [r2, #0]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d300      	bcc.n	8003bf2 <HAL_UART_IRQHandler+0x30a>
 8003bf0:	e136      	b.n	8003e60 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	187a      	adds	r2, r7, r1
 8003bf6:	215a      	movs	r1, #90	; 0x5a
 8003bf8:	8812      	ldrh	r2, [r2, #0]
 8003bfa:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c00:	699b      	ldr	r3, [r3, #24]
 8003c02:	2b20      	cmp	r3, #32
 8003c04:	d06f      	beq.n	8003ce6 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c06:	f3ef 8310 	mrs	r3, PRIMASK
 8003c0a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c0e:	67bb      	str	r3, [r7, #120]	; 0x78
 8003c10:	2301      	movs	r3, #1
 8003c12:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c16:	f383 8810 	msr	PRIMASK, r3
}
 8003c1a:	46c0      	nop			; (mov r8, r8)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4992      	ldr	r1, [pc, #584]	; (8003e70 <HAL_UART_IRQHandler+0x588>)
 8003c28:	400a      	ands	r2, r1
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c2e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c32:	f383 8810 	msr	PRIMASK, r3
}
 8003c36:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c38:	f3ef 8310 	mrs	r3, PRIMASK
 8003c3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003c3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c40:	677b      	str	r3, [r7, #116]	; 0x74
 8003c42:	2301      	movs	r3, #1
 8003c44:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c48:	f383 8810 	msr	PRIMASK, r3
}
 8003c4c:	46c0      	nop			; (mov r8, r8)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2101      	movs	r1, #1
 8003c5a:	438a      	bics	r2, r1
 8003c5c:	609a      	str	r2, [r3, #8]
 8003c5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c60:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c64:	f383 8810 	msr	PRIMASK, r3
}
 8003c68:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c6a:	f3ef 8310 	mrs	r3, PRIMASK
 8003c6e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003c70:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c72:	673b      	str	r3, [r7, #112]	; 0x70
 8003c74:	2301      	movs	r3, #1
 8003c76:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c7a:	f383 8810 	msr	PRIMASK, r3
}
 8003c7e:	46c0      	nop			; (mov r8, r8)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	689a      	ldr	r2, [r3, #8]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2140      	movs	r1, #64	; 0x40
 8003c8c:	438a      	bics	r2, r1
 8003c8e:	609a      	str	r2, [r3, #8]
 8003c90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c92:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c96:	f383 8810 	msr	PRIMASK, r3
}
 8003c9a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2280      	movs	r2, #128	; 0x80
 8003ca0:	2120      	movs	r1, #32
 8003ca2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003caa:	f3ef 8310 	mrs	r3, PRIMASK
 8003cae:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003cb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cb2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cb8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003cba:	f383 8810 	msr	PRIMASK, r3
}
 8003cbe:	46c0      	nop			; (mov r8, r8)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2110      	movs	r1, #16
 8003ccc:	438a      	bics	r2, r1
 8003cce:	601a      	str	r2, [r3, #0]
 8003cd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cd2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cd4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cd6:	f383 8810 	msr	PRIMASK, r3
}
 8003cda:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	f7fd fd2b 	bl	800173c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2202      	movs	r2, #2
 8003cea:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2258      	movs	r2, #88	; 0x58
 8003cf0:	5a9a      	ldrh	r2, [r3, r2]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	215a      	movs	r1, #90	; 0x5a
 8003cf6:	5a5b      	ldrh	r3, [r3, r1]
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	0011      	movs	r1, r2
 8003d02:	0018      	movs	r0, r3
 8003d04:	f000 f8c0 	bl	8003e88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003d08:	e0aa      	b.n	8003e60 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2258      	movs	r2, #88	; 0x58
 8003d0e:	5a99      	ldrh	r1, [r3, r2]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	225a      	movs	r2, #90	; 0x5a
 8003d14:	5a9b      	ldrh	r3, [r3, r2]
 8003d16:	b29a      	uxth	r2, r3
 8003d18:	208e      	movs	r0, #142	; 0x8e
 8003d1a:	183b      	adds	r3, r7, r0
 8003d1c:	1a8a      	subs	r2, r1, r2
 8003d1e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	225a      	movs	r2, #90	; 0x5a
 8003d24:	5a9b      	ldrh	r3, [r3, r2]
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d100      	bne.n	8003d2e <HAL_UART_IRQHandler+0x446>
 8003d2c:	e09a      	b.n	8003e64 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8003d2e:	183b      	adds	r3, r7, r0
 8003d30:	881b      	ldrh	r3, [r3, #0]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d100      	bne.n	8003d38 <HAL_UART_IRQHandler+0x450>
 8003d36:	e095      	b.n	8003e64 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d38:	f3ef 8310 	mrs	r3, PRIMASK
 8003d3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d40:	2488      	movs	r4, #136	; 0x88
 8003d42:	193a      	adds	r2, r7, r4
 8003d44:	6013      	str	r3, [r2, #0]
 8003d46:	2301      	movs	r3, #1
 8003d48:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	f383 8810 	msr	PRIMASK, r3
}
 8003d50:	46c0      	nop			; (mov r8, r8)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4945      	ldr	r1, [pc, #276]	; (8003e74 <HAL_UART_IRQHandler+0x58c>)
 8003d5e:	400a      	ands	r2, r1
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	193b      	adds	r3, r7, r4
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	f383 8810 	msr	PRIMASK, r3
}
 8003d6e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d70:	f3ef 8310 	mrs	r3, PRIMASK
 8003d74:	61bb      	str	r3, [r7, #24]
  return(result);
 8003d76:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d78:	2484      	movs	r4, #132	; 0x84
 8003d7a:	193a      	adds	r2, r7, r4
 8003d7c:	6013      	str	r3, [r2, #0]
 8003d7e:	2301      	movs	r3, #1
 8003d80:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	f383 8810 	msr	PRIMASK, r3
}
 8003d88:	46c0      	nop			; (mov r8, r8)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2101      	movs	r1, #1
 8003d96:	438a      	bics	r2, r1
 8003d98:	609a      	str	r2, [r3, #8]
 8003d9a:	193b      	adds	r3, r7, r4
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003da0:	6a3b      	ldr	r3, [r7, #32]
 8003da2:	f383 8810 	msr	PRIMASK, r3
}
 8003da6:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2280      	movs	r2, #128	; 0x80
 8003dac:	2120      	movs	r1, #32
 8003dae:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dbc:	f3ef 8310 	mrs	r3, PRIMASK
 8003dc0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dc4:	2480      	movs	r4, #128	; 0x80
 8003dc6:	193a      	adds	r2, r7, r4
 8003dc8:	6013      	str	r3, [r2, #0]
 8003dca:	2301      	movs	r3, #1
 8003dcc:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd0:	f383 8810 	msr	PRIMASK, r3
}
 8003dd4:	46c0      	nop			; (mov r8, r8)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2110      	movs	r1, #16
 8003de2:	438a      	bics	r2, r1
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	193b      	adds	r3, r7, r4
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dee:	f383 8810 	msr	PRIMASK, r3
}
 8003df2:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2202      	movs	r2, #2
 8003df8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003dfa:	183b      	adds	r3, r7, r0
 8003dfc:	881a      	ldrh	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	0011      	movs	r1, r2
 8003e02:	0018      	movs	r0, r3
 8003e04:	f000 f840 	bl	8003e88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e08:	e02c      	b.n	8003e64 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003e0a:	23a4      	movs	r3, #164	; 0xa4
 8003e0c:	18fb      	adds	r3, r7, r3
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2280      	movs	r2, #128	; 0x80
 8003e12:	4013      	ands	r3, r2
 8003e14:	d00f      	beq.n	8003e36 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003e16:	23a0      	movs	r3, #160	; 0xa0
 8003e18:	18fb      	adds	r3, r7, r3
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2280      	movs	r2, #128	; 0x80
 8003e1e:	4013      	ands	r3, r2
 8003e20:	d009      	beq.n	8003e36 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d01e      	beq.n	8003e68 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	0010      	movs	r0, r2
 8003e32:	4798      	blx	r3
    }
    return;
 8003e34:	e018      	b.n	8003e68 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003e36:	23a4      	movs	r3, #164	; 0xa4
 8003e38:	18fb      	adds	r3, r7, r3
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2240      	movs	r2, #64	; 0x40
 8003e3e:	4013      	ands	r3, r2
 8003e40:	d013      	beq.n	8003e6a <HAL_UART_IRQHandler+0x582>
 8003e42:	23a0      	movs	r3, #160	; 0xa0
 8003e44:	18fb      	adds	r3, r7, r3
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2240      	movs	r2, #64	; 0x40
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	d00d      	beq.n	8003e6a <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	0018      	movs	r0, r3
 8003e52:	f000 fd44 	bl	80048de <UART_EndTransmit_IT>
    return;
 8003e56:	e008      	b.n	8003e6a <HAL_UART_IRQHandler+0x582>
      return;
 8003e58:	46c0      	nop			; (mov r8, r8)
 8003e5a:	e006      	b.n	8003e6a <HAL_UART_IRQHandler+0x582>
    return;
 8003e5c:	46c0      	nop			; (mov r8, r8)
 8003e5e:	e004      	b.n	8003e6a <HAL_UART_IRQHandler+0x582>
      return;
 8003e60:	46c0      	nop			; (mov r8, r8)
 8003e62:	e002      	b.n	8003e6a <HAL_UART_IRQHandler+0x582>
      return;
 8003e64:	46c0      	nop			; (mov r8, r8)
 8003e66:	e000      	b.n	8003e6a <HAL_UART_IRQHandler+0x582>
    return;
 8003e68:	46c0      	nop			; (mov r8, r8)
  }

}
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	b02b      	add	sp, #172	; 0xac
 8003e6e:	bd90      	pop	{r4, r7, pc}
 8003e70:	fffffeff 	.word	0xfffffeff
 8003e74:	fffffedf 	.word	0xfffffedf

08003e78 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8003e80:	46c0      	nop			; (mov r8, r8)
 8003e82:	46bd      	mov	sp, r7
 8003e84:	b002      	add	sp, #8
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	000a      	movs	r2, r1
 8003e92:	1cbb      	adds	r3, r7, #2
 8003e94:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e96:	46c0      	nop			; (mov r8, r8)
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	b002      	add	sp, #8
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b082      	sub	sp, #8
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2284      	movs	r2, #132	; 0x84
 8003eaa:	589b      	ldr	r3, [r3, r2]
}
 8003eac:	0018      	movs	r0, r3
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	b002      	add	sp, #8
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b088      	sub	sp, #32
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ebc:	231e      	movs	r3, #30
 8003ebe:	18fb      	adds	r3, r7, r3
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689a      	ldr	r2, [r3, #8]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	691b      	ldr	r3, [r3, #16]
 8003ecc:	431a      	orrs	r2, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	69db      	ldr	r3, [r3, #28]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a8d      	ldr	r2, [pc, #564]	; (8004118 <UART_SetConfig+0x264>)
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	0019      	movs	r1, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	697a      	ldr	r2, [r7, #20]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	4a88      	ldr	r2, [pc, #544]	; (800411c <UART_SetConfig+0x268>)
 8003efa:	4013      	ands	r3, r2
 8003efc:	0019      	movs	r1, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	68da      	ldr	r2, [r3, #12]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	430a      	orrs	r2, r1
 8003f08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6a1b      	ldr	r3, [r3, #32]
 8003f14:	697a      	ldr	r2, [r7, #20]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	4a7f      	ldr	r2, [pc, #508]	; (8004120 <UART_SetConfig+0x26c>)
 8003f22:	4013      	ands	r3, r2
 8003f24:	0019      	movs	r1, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a7b      	ldr	r2, [pc, #492]	; (8004124 <UART_SetConfig+0x270>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d127      	bne.n	8003f8a <UART_SetConfig+0xd6>
 8003f3a:	4b7b      	ldr	r3, [pc, #492]	; (8004128 <UART_SetConfig+0x274>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3e:	2203      	movs	r2, #3
 8003f40:	4013      	ands	r3, r2
 8003f42:	2b03      	cmp	r3, #3
 8003f44:	d00d      	beq.n	8003f62 <UART_SetConfig+0xae>
 8003f46:	d81b      	bhi.n	8003f80 <UART_SetConfig+0xcc>
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d014      	beq.n	8003f76 <UART_SetConfig+0xc2>
 8003f4c:	d818      	bhi.n	8003f80 <UART_SetConfig+0xcc>
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d002      	beq.n	8003f58 <UART_SetConfig+0xa4>
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d00a      	beq.n	8003f6c <UART_SetConfig+0xb8>
 8003f56:	e013      	b.n	8003f80 <UART_SetConfig+0xcc>
 8003f58:	231f      	movs	r3, #31
 8003f5a:	18fb      	adds	r3, r7, r3
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	701a      	strb	r2, [r3, #0]
 8003f60:	e021      	b.n	8003fa6 <UART_SetConfig+0xf2>
 8003f62:	231f      	movs	r3, #31
 8003f64:	18fb      	adds	r3, r7, r3
 8003f66:	2202      	movs	r2, #2
 8003f68:	701a      	strb	r2, [r3, #0]
 8003f6a:	e01c      	b.n	8003fa6 <UART_SetConfig+0xf2>
 8003f6c:	231f      	movs	r3, #31
 8003f6e:	18fb      	adds	r3, r7, r3
 8003f70:	2204      	movs	r2, #4
 8003f72:	701a      	strb	r2, [r3, #0]
 8003f74:	e017      	b.n	8003fa6 <UART_SetConfig+0xf2>
 8003f76:	231f      	movs	r3, #31
 8003f78:	18fb      	adds	r3, r7, r3
 8003f7a:	2208      	movs	r2, #8
 8003f7c:	701a      	strb	r2, [r3, #0]
 8003f7e:	e012      	b.n	8003fa6 <UART_SetConfig+0xf2>
 8003f80:	231f      	movs	r3, #31
 8003f82:	18fb      	adds	r3, r7, r3
 8003f84:	2210      	movs	r2, #16
 8003f86:	701a      	strb	r2, [r3, #0]
 8003f88:	e00d      	b.n	8003fa6 <UART_SetConfig+0xf2>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a67      	ldr	r2, [pc, #412]	; (800412c <UART_SetConfig+0x278>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d104      	bne.n	8003f9e <UART_SetConfig+0xea>
 8003f94:	231f      	movs	r3, #31
 8003f96:	18fb      	adds	r3, r7, r3
 8003f98:	2200      	movs	r2, #0
 8003f9a:	701a      	strb	r2, [r3, #0]
 8003f9c:	e003      	b.n	8003fa6 <UART_SetConfig+0xf2>
 8003f9e:	231f      	movs	r3, #31
 8003fa0:	18fb      	adds	r3, r7, r3
 8003fa2:	2210      	movs	r2, #16
 8003fa4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	69da      	ldr	r2, [r3, #28]
 8003faa:	2380      	movs	r3, #128	; 0x80
 8003fac:	021b      	lsls	r3, r3, #8
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d15c      	bne.n	800406c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8003fb2:	231f      	movs	r3, #31
 8003fb4:	18fb      	adds	r3, r7, r3
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d015      	beq.n	8003fe8 <UART_SetConfig+0x134>
 8003fbc:	dc18      	bgt.n	8003ff0 <UART_SetConfig+0x13c>
 8003fbe:	2b04      	cmp	r3, #4
 8003fc0:	d00d      	beq.n	8003fde <UART_SetConfig+0x12a>
 8003fc2:	dc15      	bgt.n	8003ff0 <UART_SetConfig+0x13c>
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d002      	beq.n	8003fce <UART_SetConfig+0x11a>
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d005      	beq.n	8003fd8 <UART_SetConfig+0x124>
 8003fcc:	e010      	b.n	8003ff0 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fce:	f7fe fac7 	bl	8002560 <HAL_RCC_GetPCLK1Freq>
 8003fd2:	0003      	movs	r3, r0
 8003fd4:	61bb      	str	r3, [r7, #24]
        break;
 8003fd6:	e012      	b.n	8003ffe <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fd8:	4b55      	ldr	r3, [pc, #340]	; (8004130 <UART_SetConfig+0x27c>)
 8003fda:	61bb      	str	r3, [r7, #24]
        break;
 8003fdc:	e00f      	b.n	8003ffe <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fde:	f7fe fa5f 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 8003fe2:	0003      	movs	r3, r0
 8003fe4:	61bb      	str	r3, [r7, #24]
        break;
 8003fe6:	e00a      	b.n	8003ffe <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fe8:	2380      	movs	r3, #128	; 0x80
 8003fea:	021b      	lsls	r3, r3, #8
 8003fec:	61bb      	str	r3, [r7, #24]
        break;
 8003fee:	e006      	b.n	8003ffe <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003ff4:	231e      	movs	r3, #30
 8003ff6:	18fb      	adds	r3, r7, r3
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	701a      	strb	r2, [r3, #0]
        break;
 8003ffc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d100      	bne.n	8004006 <UART_SetConfig+0x152>
 8004004:	e07a      	b.n	80040fc <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	005a      	lsls	r2, r3, #1
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	085b      	lsrs	r3, r3, #1
 8004010:	18d2      	adds	r2, r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	0019      	movs	r1, r3
 8004018:	0010      	movs	r0, r2
 800401a:	f7fc f875 	bl	8000108 <__udivsi3>
 800401e:	0003      	movs	r3, r0
 8004020:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	2b0f      	cmp	r3, #15
 8004026:	d91c      	bls.n	8004062 <UART_SetConfig+0x1ae>
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	2380      	movs	r3, #128	; 0x80
 800402c:	025b      	lsls	r3, r3, #9
 800402e:	429a      	cmp	r2, r3
 8004030:	d217      	bcs.n	8004062 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	b29a      	uxth	r2, r3
 8004036:	200e      	movs	r0, #14
 8004038:	183b      	adds	r3, r7, r0
 800403a:	210f      	movs	r1, #15
 800403c:	438a      	bics	r2, r1
 800403e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	085b      	lsrs	r3, r3, #1
 8004044:	b29b      	uxth	r3, r3
 8004046:	2207      	movs	r2, #7
 8004048:	4013      	ands	r3, r2
 800404a:	b299      	uxth	r1, r3
 800404c:	183b      	adds	r3, r7, r0
 800404e:	183a      	adds	r2, r7, r0
 8004050:	8812      	ldrh	r2, [r2, #0]
 8004052:	430a      	orrs	r2, r1
 8004054:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	183a      	adds	r2, r7, r0
 800405c:	8812      	ldrh	r2, [r2, #0]
 800405e:	60da      	str	r2, [r3, #12]
 8004060:	e04c      	b.n	80040fc <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004062:	231e      	movs	r3, #30
 8004064:	18fb      	adds	r3, r7, r3
 8004066:	2201      	movs	r2, #1
 8004068:	701a      	strb	r2, [r3, #0]
 800406a:	e047      	b.n	80040fc <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 800406c:	231f      	movs	r3, #31
 800406e:	18fb      	adds	r3, r7, r3
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	2b08      	cmp	r3, #8
 8004074:	d015      	beq.n	80040a2 <UART_SetConfig+0x1ee>
 8004076:	dc18      	bgt.n	80040aa <UART_SetConfig+0x1f6>
 8004078:	2b04      	cmp	r3, #4
 800407a:	d00d      	beq.n	8004098 <UART_SetConfig+0x1e4>
 800407c:	dc15      	bgt.n	80040aa <UART_SetConfig+0x1f6>
 800407e:	2b00      	cmp	r3, #0
 8004080:	d002      	beq.n	8004088 <UART_SetConfig+0x1d4>
 8004082:	2b02      	cmp	r3, #2
 8004084:	d005      	beq.n	8004092 <UART_SetConfig+0x1de>
 8004086:	e010      	b.n	80040aa <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004088:	f7fe fa6a 	bl	8002560 <HAL_RCC_GetPCLK1Freq>
 800408c:	0003      	movs	r3, r0
 800408e:	61bb      	str	r3, [r7, #24]
        break;
 8004090:	e012      	b.n	80040b8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004092:	4b27      	ldr	r3, [pc, #156]	; (8004130 <UART_SetConfig+0x27c>)
 8004094:	61bb      	str	r3, [r7, #24]
        break;
 8004096:	e00f      	b.n	80040b8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004098:	f7fe fa02 	bl	80024a0 <HAL_RCC_GetSysClockFreq>
 800409c:	0003      	movs	r3, r0
 800409e:	61bb      	str	r3, [r7, #24]
        break;
 80040a0:	e00a      	b.n	80040b8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040a2:	2380      	movs	r3, #128	; 0x80
 80040a4:	021b      	lsls	r3, r3, #8
 80040a6:	61bb      	str	r3, [r7, #24]
        break;
 80040a8:	e006      	b.n	80040b8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80040aa:	2300      	movs	r3, #0
 80040ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80040ae:	231e      	movs	r3, #30
 80040b0:	18fb      	adds	r3, r7, r3
 80040b2:	2201      	movs	r2, #1
 80040b4:	701a      	strb	r2, [r3, #0]
        break;
 80040b6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d01e      	beq.n	80040fc <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	085a      	lsrs	r2, r3, #1
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	18d2      	adds	r2, r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	0019      	movs	r1, r3
 80040ce:	0010      	movs	r0, r2
 80040d0:	f7fc f81a 	bl	8000108 <__udivsi3>
 80040d4:	0003      	movs	r3, r0
 80040d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	2b0f      	cmp	r3, #15
 80040dc:	d90a      	bls.n	80040f4 <UART_SetConfig+0x240>
 80040de:	693a      	ldr	r2, [r7, #16]
 80040e0:	2380      	movs	r3, #128	; 0x80
 80040e2:	025b      	lsls	r3, r3, #9
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d205      	bcs.n	80040f4 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	b29a      	uxth	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	60da      	str	r2, [r3, #12]
 80040f2:	e003      	b.n	80040fc <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80040f4:	231e      	movs	r3, #30
 80040f6:	18fb      	adds	r3, r7, r3
 80040f8:	2201      	movs	r2, #1
 80040fa:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004108:	231e      	movs	r3, #30
 800410a:	18fb      	adds	r3, r7, r3
 800410c:	781b      	ldrb	r3, [r3, #0]
}
 800410e:	0018      	movs	r0, r3
 8004110:	46bd      	mov	sp, r7
 8004112:	b008      	add	sp, #32
 8004114:	bd80      	pop	{r7, pc}
 8004116:	46c0      	nop			; (mov r8, r8)
 8004118:	ffff69f3 	.word	0xffff69f3
 800411c:	ffffcfff 	.word	0xffffcfff
 8004120:	fffff4ff 	.word	0xfffff4ff
 8004124:	40013800 	.word	0x40013800
 8004128:	40021000 	.word	0x40021000
 800412c:	40004400 	.word	0x40004400
 8004130:	007a1200 	.word	0x007a1200

08004134 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004140:	2201      	movs	r2, #1
 8004142:	4013      	ands	r3, r2
 8004144:	d00b      	beq.n	800415e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	4a4a      	ldr	r2, [pc, #296]	; (8004278 <UART_AdvFeatureConfig+0x144>)
 800414e:	4013      	ands	r3, r2
 8004150:	0019      	movs	r1, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	430a      	orrs	r2, r1
 800415c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004162:	2202      	movs	r2, #2
 8004164:	4013      	ands	r3, r2
 8004166:	d00b      	beq.n	8004180 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	4a43      	ldr	r2, [pc, #268]	; (800427c <UART_AdvFeatureConfig+0x148>)
 8004170:	4013      	ands	r3, r2
 8004172:	0019      	movs	r1, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004184:	2204      	movs	r2, #4
 8004186:	4013      	ands	r3, r2
 8004188:	d00b      	beq.n	80041a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	4a3b      	ldr	r2, [pc, #236]	; (8004280 <UART_AdvFeatureConfig+0x14c>)
 8004192:	4013      	ands	r3, r2
 8004194:	0019      	movs	r1, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	430a      	orrs	r2, r1
 80041a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a6:	2208      	movs	r2, #8
 80041a8:	4013      	ands	r3, r2
 80041aa:	d00b      	beq.n	80041c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	4a34      	ldr	r2, [pc, #208]	; (8004284 <UART_AdvFeatureConfig+0x150>)
 80041b4:	4013      	ands	r3, r2
 80041b6:	0019      	movs	r1, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	430a      	orrs	r2, r1
 80041c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c8:	2210      	movs	r2, #16
 80041ca:	4013      	ands	r3, r2
 80041cc:	d00b      	beq.n	80041e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	4a2c      	ldr	r2, [pc, #176]	; (8004288 <UART_AdvFeatureConfig+0x154>)
 80041d6:	4013      	ands	r3, r2
 80041d8:	0019      	movs	r1, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ea:	2220      	movs	r2, #32
 80041ec:	4013      	ands	r3, r2
 80041ee:	d00b      	beq.n	8004208 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	4a25      	ldr	r2, [pc, #148]	; (800428c <UART_AdvFeatureConfig+0x158>)
 80041f8:	4013      	ands	r3, r2
 80041fa:	0019      	movs	r1, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420c:	2240      	movs	r2, #64	; 0x40
 800420e:	4013      	ands	r3, r2
 8004210:	d01d      	beq.n	800424e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	4a1d      	ldr	r2, [pc, #116]	; (8004290 <UART_AdvFeatureConfig+0x15c>)
 800421a:	4013      	ands	r3, r2
 800421c:	0019      	movs	r1, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800422e:	2380      	movs	r3, #128	; 0x80
 8004230:	035b      	lsls	r3, r3, #13
 8004232:	429a      	cmp	r2, r3
 8004234:	d10b      	bne.n	800424e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	4a15      	ldr	r2, [pc, #84]	; (8004294 <UART_AdvFeatureConfig+0x160>)
 800423e:	4013      	ands	r3, r2
 8004240:	0019      	movs	r1, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	430a      	orrs	r2, r1
 800424c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004252:	2280      	movs	r2, #128	; 0x80
 8004254:	4013      	ands	r3, r2
 8004256:	d00b      	beq.n	8004270 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	4a0e      	ldr	r2, [pc, #56]	; (8004298 <UART_AdvFeatureConfig+0x164>)
 8004260:	4013      	ands	r3, r2
 8004262:	0019      	movs	r1, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	430a      	orrs	r2, r1
 800426e:	605a      	str	r2, [r3, #4]
  }
}
 8004270:	46c0      	nop			; (mov r8, r8)
 8004272:	46bd      	mov	sp, r7
 8004274:	b002      	add	sp, #8
 8004276:	bd80      	pop	{r7, pc}
 8004278:	fffdffff 	.word	0xfffdffff
 800427c:	fffeffff 	.word	0xfffeffff
 8004280:	fffbffff 	.word	0xfffbffff
 8004284:	ffff7fff 	.word	0xffff7fff
 8004288:	ffffefff 	.word	0xffffefff
 800428c:	ffffdfff 	.word	0xffffdfff
 8004290:	ffefffff 	.word	0xffefffff
 8004294:	ff9fffff 	.word	0xff9fffff
 8004298:	fff7ffff 	.word	0xfff7ffff

0800429c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b092      	sub	sp, #72	; 0x48
 80042a0:	af02      	add	r7, sp, #8
 80042a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2284      	movs	r2, #132	; 0x84
 80042a8:	2100      	movs	r1, #0
 80042aa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80042ac:	f7fd f916 	bl	80014dc <HAL_GetTick>
 80042b0:	0003      	movs	r3, r0
 80042b2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2208      	movs	r2, #8
 80042bc:	4013      	ands	r3, r2
 80042be:	2b08      	cmp	r3, #8
 80042c0:	d12c      	bne.n	800431c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042c4:	2280      	movs	r2, #128	; 0x80
 80042c6:	0391      	lsls	r1, r2, #14
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	4a46      	ldr	r2, [pc, #280]	; (80043e4 <UART_CheckIdleState+0x148>)
 80042cc:	9200      	str	r2, [sp, #0]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f000 f88c 	bl	80043ec <UART_WaitOnFlagUntilTimeout>
 80042d4:	1e03      	subs	r3, r0, #0
 80042d6:	d021      	beq.n	800431c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042d8:	f3ef 8310 	mrs	r3, PRIMASK
 80042dc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80042de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80042e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80042e2:	2301      	movs	r3, #1
 80042e4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e8:	f383 8810 	msr	PRIMASK, r3
}
 80042ec:	46c0      	nop			; (mov r8, r8)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2180      	movs	r1, #128	; 0x80
 80042fa:	438a      	bics	r2, r1
 80042fc:	601a      	str	r2, [r3, #0]
 80042fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004300:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004304:	f383 8810 	msr	PRIMASK, r3
}
 8004308:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2220      	movs	r2, #32
 800430e:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2278      	movs	r2, #120	; 0x78
 8004314:	2100      	movs	r1, #0
 8004316:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e05f      	b.n	80043dc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2204      	movs	r2, #4
 8004324:	4013      	ands	r3, r2
 8004326:	2b04      	cmp	r3, #4
 8004328:	d146      	bne.n	80043b8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800432a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800432c:	2280      	movs	r2, #128	; 0x80
 800432e:	03d1      	lsls	r1, r2, #15
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	4a2c      	ldr	r2, [pc, #176]	; (80043e4 <UART_CheckIdleState+0x148>)
 8004334:	9200      	str	r2, [sp, #0]
 8004336:	2200      	movs	r2, #0
 8004338:	f000 f858 	bl	80043ec <UART_WaitOnFlagUntilTimeout>
 800433c:	1e03      	subs	r3, r0, #0
 800433e:	d03b      	beq.n	80043b8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004340:	f3ef 8310 	mrs	r3, PRIMASK
 8004344:	60fb      	str	r3, [r7, #12]
  return(result);
 8004346:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004348:	637b      	str	r3, [r7, #52]	; 0x34
 800434a:	2301      	movs	r3, #1
 800434c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	f383 8810 	msr	PRIMASK, r3
}
 8004354:	46c0      	nop			; (mov r8, r8)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4921      	ldr	r1, [pc, #132]	; (80043e8 <UART_CheckIdleState+0x14c>)
 8004362:	400a      	ands	r2, r1
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004368:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	f383 8810 	msr	PRIMASK, r3
}
 8004370:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004372:	f3ef 8310 	mrs	r3, PRIMASK
 8004376:	61bb      	str	r3, [r7, #24]
  return(result);
 8004378:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800437a:	633b      	str	r3, [r7, #48]	; 0x30
 800437c:	2301      	movs	r3, #1
 800437e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	f383 8810 	msr	PRIMASK, r3
}
 8004386:	46c0      	nop			; (mov r8, r8)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689a      	ldr	r2, [r3, #8]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	2101      	movs	r1, #1
 8004394:	438a      	bics	r2, r1
 8004396:	609a      	str	r2, [r3, #8]
 8004398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800439a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800439c:	6a3b      	ldr	r3, [r7, #32]
 800439e:	f383 8810 	msr	PRIMASK, r3
}
 80043a2:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2280      	movs	r2, #128	; 0x80
 80043a8:	2120      	movs	r1, #32
 80043aa:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2278      	movs	r2, #120	; 0x78
 80043b0:	2100      	movs	r1, #0
 80043b2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e011      	b.n	80043dc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2220      	movs	r2, #32
 80043bc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2280      	movs	r2, #128	; 0x80
 80043c2:	2120      	movs	r1, #32
 80043c4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2278      	movs	r2, #120	; 0x78
 80043d6:	2100      	movs	r1, #0
 80043d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	0018      	movs	r0, r3
 80043de:	46bd      	mov	sp, r7
 80043e0:	b010      	add	sp, #64	; 0x40
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	01ffffff 	.word	0x01ffffff
 80043e8:	fffffedf 	.word	0xfffffedf

080043ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	603b      	str	r3, [r7, #0]
 80043f8:	1dfb      	adds	r3, r7, #7
 80043fa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043fc:	e04b      	b.n	8004496 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	3301      	adds	r3, #1
 8004402:	d048      	beq.n	8004496 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004404:	f7fd f86a 	bl	80014dc <HAL_GetTick>
 8004408:	0002      	movs	r2, r0
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	69ba      	ldr	r2, [r7, #24]
 8004410:	429a      	cmp	r2, r3
 8004412:	d302      	bcc.n	800441a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e04b      	b.n	80044b6 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2204      	movs	r2, #4
 8004426:	4013      	ands	r3, r2
 8004428:	d035      	beq.n	8004496 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	69db      	ldr	r3, [r3, #28]
 8004430:	2208      	movs	r2, #8
 8004432:	4013      	ands	r3, r2
 8004434:	2b08      	cmp	r3, #8
 8004436:	d111      	bne.n	800445c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2208      	movs	r2, #8
 800443e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	0018      	movs	r0, r3
 8004444:	f000 f8f2 	bl	800462c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2284      	movs	r2, #132	; 0x84
 800444c:	2108      	movs	r1, #8
 800444e:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2278      	movs	r2, #120	; 0x78
 8004454:	2100      	movs	r1, #0
 8004456:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e02c      	b.n	80044b6 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	69da      	ldr	r2, [r3, #28]
 8004462:	2380      	movs	r3, #128	; 0x80
 8004464:	011b      	lsls	r3, r3, #4
 8004466:	401a      	ands	r2, r3
 8004468:	2380      	movs	r3, #128	; 0x80
 800446a:	011b      	lsls	r3, r3, #4
 800446c:	429a      	cmp	r2, r3
 800446e:	d112      	bne.n	8004496 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2280      	movs	r2, #128	; 0x80
 8004476:	0112      	lsls	r2, r2, #4
 8004478:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	0018      	movs	r0, r3
 800447e:	f000 f8d5 	bl	800462c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2284      	movs	r2, #132	; 0x84
 8004486:	2120      	movs	r1, #32
 8004488:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2278      	movs	r2, #120	; 0x78
 800448e:	2100      	movs	r1, #0
 8004490:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e00f      	b.n	80044b6 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	69db      	ldr	r3, [r3, #28]
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	4013      	ands	r3, r2
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	425a      	negs	r2, r3
 80044a6:	4153      	adcs	r3, r2
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	001a      	movs	r2, r3
 80044ac:	1dfb      	adds	r3, r7, #7
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d0a4      	beq.n	80043fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	0018      	movs	r0, r3
 80044b8:	46bd      	mov	sp, r7
 80044ba:	b004      	add	sp, #16
 80044bc:	bd80      	pop	{r7, pc}
	...

080044c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b090      	sub	sp, #64	; 0x40
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	60b9      	str	r1, [r7, #8]
 80044ca:	1dbb      	adds	r3, r7, #6
 80044cc:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	68ba      	ldr	r2, [r7, #8]
 80044d2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	1dba      	adds	r2, r7, #6
 80044d8:	2158      	movs	r1, #88	; 0x58
 80044da:	8812      	ldrh	r2, [r2, #0]
 80044dc:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	1dba      	adds	r2, r7, #6
 80044e2:	215a      	movs	r1, #90	; 0x5a
 80044e4:	8812      	ldrh	r2, [r2, #0]
 80044e6:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	689a      	ldr	r2, [r3, #8]
 80044f2:	2380      	movs	r3, #128	; 0x80
 80044f4:	015b      	lsls	r3, r3, #5
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d10d      	bne.n	8004516 <UART_Start_Receive_IT+0x56>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	691b      	ldr	r3, [r3, #16]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d104      	bne.n	800450c <UART_Start_Receive_IT+0x4c>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	225c      	movs	r2, #92	; 0x5c
 8004506:	4946      	ldr	r1, [pc, #280]	; (8004620 <UART_Start_Receive_IT+0x160>)
 8004508:	5299      	strh	r1, [r3, r2]
 800450a:	e01a      	b.n	8004542 <UART_Start_Receive_IT+0x82>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	225c      	movs	r2, #92	; 0x5c
 8004510:	21ff      	movs	r1, #255	; 0xff
 8004512:	5299      	strh	r1, [r3, r2]
 8004514:	e015      	b.n	8004542 <UART_Start_Receive_IT+0x82>
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d10d      	bne.n	800453a <UART_Start_Receive_IT+0x7a>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d104      	bne.n	8004530 <UART_Start_Receive_IT+0x70>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	225c      	movs	r2, #92	; 0x5c
 800452a:	21ff      	movs	r1, #255	; 0xff
 800452c:	5299      	strh	r1, [r3, r2]
 800452e:	e008      	b.n	8004542 <UART_Start_Receive_IT+0x82>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	225c      	movs	r2, #92	; 0x5c
 8004534:	217f      	movs	r1, #127	; 0x7f
 8004536:	5299      	strh	r1, [r3, r2]
 8004538:	e003      	b.n	8004542 <UART_Start_Receive_IT+0x82>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	225c      	movs	r2, #92	; 0x5c
 800453e:	2100      	movs	r1, #0
 8004540:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2284      	movs	r2, #132	; 0x84
 8004546:	2100      	movs	r1, #0
 8004548:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2280      	movs	r2, #128	; 0x80
 800454e:	2122      	movs	r1, #34	; 0x22
 8004550:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004552:	f3ef 8310 	mrs	r3, PRIMASK
 8004556:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004558:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800455a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800455c:	2301      	movs	r3, #1
 800455e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004562:	f383 8810 	msr	PRIMASK, r3
}
 8004566:	46c0      	nop			; (mov r8, r8)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	689a      	ldr	r2, [r3, #8]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2101      	movs	r1, #1
 8004574:	430a      	orrs	r2, r1
 8004576:	609a      	str	r2, [r3, #8]
 8004578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800457a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800457c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800457e:	f383 8810 	msr	PRIMASK, r3
}
 8004582:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	689a      	ldr	r2, [r3, #8]
 8004588:	2380      	movs	r3, #128	; 0x80
 800458a:	015b      	lsls	r3, r3, #5
 800458c:	429a      	cmp	r2, r3
 800458e:	d107      	bne.n	80045a0 <UART_Start_Receive_IT+0xe0>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	691b      	ldr	r3, [r3, #16]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d103      	bne.n	80045a0 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	4a22      	ldr	r2, [pc, #136]	; (8004624 <UART_Start_Receive_IT+0x164>)
 800459c:	669a      	str	r2, [r3, #104]	; 0x68
 800459e:	e002      	b.n	80045a6 <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	4a21      	ldr	r2, [pc, #132]	; (8004628 <UART_Start_Receive_IT+0x168>)
 80045a4:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d019      	beq.n	80045e2 <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045ae:	f3ef 8310 	mrs	r3, PRIMASK
 80045b2:	61fb      	str	r3, [r7, #28]
  return(result);
 80045b4:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80045b6:	637b      	str	r3, [r7, #52]	; 0x34
 80045b8:	2301      	movs	r3, #1
 80045ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045bc:	6a3b      	ldr	r3, [r7, #32]
 80045be:	f383 8810 	msr	PRIMASK, r3
}
 80045c2:	46c0      	nop			; (mov r8, r8)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2190      	movs	r1, #144	; 0x90
 80045d0:	0049      	lsls	r1, r1, #1
 80045d2:	430a      	orrs	r2, r1
 80045d4:	601a      	str	r2, [r3, #0]
 80045d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045d8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045dc:	f383 8810 	msr	PRIMASK, r3
}
 80045e0:	e018      	b.n	8004614 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045e2:	f3ef 8310 	mrs	r3, PRIMASK
 80045e6:	613b      	str	r3, [r7, #16]
  return(result);
 80045e8:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80045ea:	63bb      	str	r3, [r7, #56]	; 0x38
 80045ec:	2301      	movs	r3, #1
 80045ee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	f383 8810 	msr	PRIMASK, r3
}
 80045f6:	46c0      	nop			; (mov r8, r8)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	2120      	movs	r1, #32
 8004604:	430a      	orrs	r2, r1
 8004606:	601a      	str	r2, [r3, #0]
 8004608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800460a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800460c:	69bb      	ldr	r3, [r7, #24]
 800460e:	f383 8810 	msr	PRIMASK, r3
}
 8004612:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	0018      	movs	r0, r3
 8004618:	46bd      	mov	sp, r7
 800461a:	b010      	add	sp, #64	; 0x40
 800461c:	bd80      	pop	{r7, pc}
 800461e:	46c0      	nop			; (mov r8, r8)
 8004620:	000001ff 	.word	0x000001ff
 8004624:	08004aed 	.word	0x08004aed
 8004628:	08004935 	.word	0x08004935

0800462c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b08e      	sub	sp, #56	; 0x38
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004634:	f3ef 8310 	mrs	r3, PRIMASK
 8004638:	617b      	str	r3, [r7, #20]
  return(result);
 800463a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800463c:	637b      	str	r3, [r7, #52]	; 0x34
 800463e:	2301      	movs	r3, #1
 8004640:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004642:	69bb      	ldr	r3, [r7, #24]
 8004644:	f383 8810 	msr	PRIMASK, r3
}
 8004648:	46c0      	nop			; (mov r8, r8)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4926      	ldr	r1, [pc, #152]	; (80046f0 <UART_EndRxTransfer+0xc4>)
 8004656:	400a      	ands	r2, r1
 8004658:	601a      	str	r2, [r3, #0]
 800465a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800465c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	f383 8810 	msr	PRIMASK, r3
}
 8004664:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004666:	f3ef 8310 	mrs	r3, PRIMASK
 800466a:	623b      	str	r3, [r7, #32]
  return(result);
 800466c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800466e:	633b      	str	r3, [r7, #48]	; 0x30
 8004670:	2301      	movs	r3, #1
 8004672:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004676:	f383 8810 	msr	PRIMASK, r3
}
 800467a:	46c0      	nop			; (mov r8, r8)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689a      	ldr	r2, [r3, #8]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2101      	movs	r1, #1
 8004688:	438a      	bics	r2, r1
 800468a:	609a      	str	r2, [r3, #8]
 800468c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800468e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004692:	f383 8810 	msr	PRIMASK, r3
}
 8004696:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800469c:	2b01      	cmp	r3, #1
 800469e:	d118      	bne.n	80046d2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046a0:	f3ef 8310 	mrs	r3, PRIMASK
 80046a4:	60bb      	str	r3, [r7, #8]
  return(result);
 80046a6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046aa:	2301      	movs	r3, #1
 80046ac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f383 8810 	msr	PRIMASK, r3
}
 80046b4:	46c0      	nop			; (mov r8, r8)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2110      	movs	r1, #16
 80046c2:	438a      	bics	r2, r1
 80046c4:	601a      	str	r2, [r3, #0]
 80046c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046c8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	f383 8810 	msr	PRIMASK, r3
}
 80046d0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2280      	movs	r2, #128	; 0x80
 80046d6:	2120      	movs	r1, #32
 80046d8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80046e6:	46c0      	nop			; (mov r8, r8)
 80046e8:	46bd      	mov	sp, r7
 80046ea:	b00e      	add	sp, #56	; 0x38
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	46c0      	nop			; (mov r8, r8)
 80046f0:	fffffedf 	.word	0xfffffedf

080046f4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004700:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	225a      	movs	r2, #90	; 0x5a
 8004706:	2100      	movs	r1, #0
 8004708:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2252      	movs	r2, #82	; 0x52
 800470e:	2100      	movs	r1, #0
 8004710:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	0018      	movs	r0, r3
 8004716:	f7fb fea1 	bl	800045c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800471a:	46c0      	nop			; (mov r8, r8)
 800471c:	46bd      	mov	sp, r7
 800471e:	b004      	add	sp, #16
 8004720:	bd80      	pop	{r7, pc}

08004722 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b084      	sub	sp, #16
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800472e:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	225a      	movs	r2, #90	; 0x5a
 8004734:	2100      	movs	r1, #0
 8004736:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	220f      	movs	r2, #15
 800473e:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	699a      	ldr	r2, [r3, #24]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	2108      	movs	r1, #8
 800474c:	430a      	orrs	r2, r1
 800474e:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2280      	movs	r2, #128	; 0x80
 8004754:	2120      	movs	r1, #32
 8004756:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2200      	movs	r2, #0
 800475c:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	0018      	movs	r0, r3
 8004762:	f7ff fb89 	bl	8003e78 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004766:	46c0      	nop			; (mov r8, r8)
 8004768:	46bd      	mov	sp, r7
 800476a:	b004      	add	sp, #16
 800476c:	bd80      	pop	{r7, pc}

0800476e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b08a      	sub	sp, #40	; 0x28
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800477a:	2b21      	cmp	r3, #33	; 0x21
 800477c:	d14d      	bne.n	800481a <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2252      	movs	r2, #82	; 0x52
 8004782:	5a9b      	ldrh	r3, [r3, r2]
 8004784:	b29b      	uxth	r3, r3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d132      	bne.n	80047f0 <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800478a:	f3ef 8310 	mrs	r3, PRIMASK
 800478e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004790:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004792:	627b      	str	r3, [r7, #36]	; 0x24
 8004794:	2301      	movs	r3, #1
 8004796:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f383 8810 	msr	PRIMASK, r3
}
 800479e:	46c0      	nop			; (mov r8, r8)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2180      	movs	r1, #128	; 0x80
 80047ac:	438a      	bics	r2, r1
 80047ae:	601a      	str	r2, [r3, #0]
 80047b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	f383 8810 	msr	PRIMASK, r3
}
 80047ba:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047bc:	f3ef 8310 	mrs	r3, PRIMASK
 80047c0:	617b      	str	r3, [r7, #20]
  return(result);
 80047c2:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80047c4:	623b      	str	r3, [r7, #32]
 80047c6:	2301      	movs	r3, #1
 80047c8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	f383 8810 	msr	PRIMASK, r3
}
 80047d0:	46c0      	nop			; (mov r8, r8)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2140      	movs	r1, #64	; 0x40
 80047de:	430a      	orrs	r2, r1
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	6a3b      	ldr	r3, [r7, #32]
 80047e4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	f383 8810 	msr	PRIMASK, r3
}
 80047ec:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80047ee:	e014      	b.n	800481a <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047f4:	781a      	ldrb	r2, [r3, #0]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	b292      	uxth	r2, r2
 80047fc:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004802:	1c5a      	adds	r2, r3, #1
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2252      	movs	r2, #82	; 0x52
 800480c:	5a9b      	ldrh	r3, [r3, r2]
 800480e:	b29b      	uxth	r3, r3
 8004810:	3b01      	subs	r3, #1
 8004812:	b299      	uxth	r1, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2252      	movs	r2, #82	; 0x52
 8004818:	5299      	strh	r1, [r3, r2]
}
 800481a:	46c0      	nop			; (mov r8, r8)
 800481c:	46bd      	mov	sp, r7
 800481e:	b00a      	add	sp, #40	; 0x28
 8004820:	bd80      	pop	{r7, pc}

08004822 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004822:	b580      	push	{r7, lr}
 8004824:	b08c      	sub	sp, #48	; 0x30
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800482e:	2b21      	cmp	r3, #33	; 0x21
 8004830:	d151      	bne.n	80048d6 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2252      	movs	r2, #82	; 0x52
 8004836:	5a9b      	ldrh	r3, [r3, r2]
 8004838:	b29b      	uxth	r3, r3
 800483a:	2b00      	cmp	r3, #0
 800483c:	d132      	bne.n	80048a4 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800483e:	f3ef 8310 	mrs	r3, PRIMASK
 8004842:	60fb      	str	r3, [r7, #12]
  return(result);
 8004844:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004846:	62bb      	str	r3, [r7, #40]	; 0x28
 8004848:	2301      	movs	r3, #1
 800484a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	f383 8810 	msr	PRIMASK, r3
}
 8004852:	46c0      	nop			; (mov r8, r8)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2180      	movs	r1, #128	; 0x80
 8004860:	438a      	bics	r2, r1
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004866:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	f383 8810 	msr	PRIMASK, r3
}
 800486e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004870:	f3ef 8310 	mrs	r3, PRIMASK
 8004874:	61bb      	str	r3, [r7, #24]
  return(result);
 8004876:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004878:	627b      	str	r3, [r7, #36]	; 0x24
 800487a:	2301      	movs	r3, #1
 800487c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	f383 8810 	msr	PRIMASK, r3
}
 8004884:	46c0      	nop			; (mov r8, r8)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2140      	movs	r1, #64	; 0x40
 8004892:	430a      	orrs	r2, r1
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004898:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800489a:	6a3b      	ldr	r3, [r7, #32]
 800489c:	f383 8810 	msr	PRIMASK, r3
}
 80048a0:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80048a2:	e018      	b.n	80048d6 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80048aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ac:	881a      	ldrh	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	05d2      	lsls	r2, r2, #23
 80048b4:	0dd2      	lsrs	r2, r2, #23
 80048b6:	b292      	uxth	r2, r2
 80048b8:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048be:	1c9a      	adds	r2, r3, #2
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2252      	movs	r2, #82	; 0x52
 80048c8:	5a9b      	ldrh	r3, [r3, r2]
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	3b01      	subs	r3, #1
 80048ce:	b299      	uxth	r1, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2252      	movs	r2, #82	; 0x52
 80048d4:	5299      	strh	r1, [r3, r2]
}
 80048d6:	46c0      	nop			; (mov r8, r8)
 80048d8:	46bd      	mov	sp, r7
 80048da:	b00c      	add	sp, #48	; 0x30
 80048dc:	bd80      	pop	{r7, pc}

080048de <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b086      	sub	sp, #24
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048e6:	f3ef 8310 	mrs	r3, PRIMASK
 80048ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80048ec:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80048ee:	617b      	str	r3, [r7, #20]
 80048f0:	2301      	movs	r3, #1
 80048f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f383 8810 	msr	PRIMASK, r3
}
 80048fa:	46c0      	nop			; (mov r8, r8)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2140      	movs	r1, #64	; 0x40
 8004908:	438a      	bics	r2, r1
 800490a:	601a      	str	r2, [r3, #0]
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	f383 8810 	msr	PRIMASK, r3
}
 8004916:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2220      	movs	r2, #32
 800491c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	0018      	movs	r0, r3
 8004928:	f7fb fdd8 	bl	80004dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800492c:	46c0      	nop			; (mov r8, r8)
 800492e:	46bd      	mov	sp, r7
 8004930:	b006      	add	sp, #24
 8004932:	bd80      	pop	{r7, pc}

08004934 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b094      	sub	sp, #80	; 0x50
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800493c:	204e      	movs	r0, #78	; 0x4e
 800493e:	183b      	adds	r3, r7, r0
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	215c      	movs	r1, #92	; 0x5c
 8004944:	5a52      	ldrh	r2, [r2, r1]
 8004946:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2280      	movs	r2, #128	; 0x80
 800494c:	589b      	ldr	r3, [r3, r2]
 800494e:	2b22      	cmp	r3, #34	; 0x22
 8004950:	d000      	beq.n	8004954 <UART_RxISR_8BIT+0x20>
 8004952:	e0ba      	b.n	8004aca <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	214c      	movs	r1, #76	; 0x4c
 800495a:	187b      	adds	r3, r7, r1
 800495c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800495e:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004960:	187b      	adds	r3, r7, r1
 8004962:	881b      	ldrh	r3, [r3, #0]
 8004964:	b2da      	uxtb	r2, r3
 8004966:	183b      	adds	r3, r7, r0
 8004968:	881b      	ldrh	r3, [r3, #0]
 800496a:	b2d9      	uxtb	r1, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004970:	400a      	ands	r2, r1
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800497a:	1c5a      	adds	r2, r3, #1
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	225a      	movs	r2, #90	; 0x5a
 8004984:	5a9b      	ldrh	r3, [r3, r2]
 8004986:	b29b      	uxth	r3, r3
 8004988:	3b01      	subs	r3, #1
 800498a:	b299      	uxth	r1, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	225a      	movs	r2, #90	; 0x5a
 8004990:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	225a      	movs	r2, #90	; 0x5a
 8004996:	5a9b      	ldrh	r3, [r3, r2]
 8004998:	b29b      	uxth	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d000      	beq.n	80049a0 <UART_RxISR_8BIT+0x6c>
 800499e:	e09c      	b.n	8004ada <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049a0:	f3ef 8310 	mrs	r3, PRIMASK
 80049a4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80049a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049a8:	64bb      	str	r3, [r7, #72]	; 0x48
 80049aa:	2301      	movs	r3, #1
 80049ac:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b0:	f383 8810 	msr	PRIMASK, r3
}
 80049b4:	46c0      	nop			; (mov r8, r8)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4948      	ldr	r1, [pc, #288]	; (8004ae4 <UART_RxISR_8BIT+0x1b0>)
 80049c2:	400a      	ands	r2, r1
 80049c4:	601a      	str	r2, [r3, #0]
 80049c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049cc:	f383 8810 	msr	PRIMASK, r3
}
 80049d0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049d2:	f3ef 8310 	mrs	r3, PRIMASK
 80049d6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80049d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049da:	647b      	str	r3, [r7, #68]	; 0x44
 80049dc:	2301      	movs	r3, #1
 80049de:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049e2:	f383 8810 	msr	PRIMASK, r3
}
 80049e6:	46c0      	nop			; (mov r8, r8)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	689a      	ldr	r2, [r3, #8]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2101      	movs	r1, #1
 80049f4:	438a      	bics	r2, r1
 80049f6:	609a      	str	r2, [r3, #8]
 80049f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049fa:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049fe:	f383 8810 	msr	PRIMASK, r3
}
 8004a02:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2280      	movs	r2, #128	; 0x80
 8004a08:	2120      	movs	r1, #32
 8004a0a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	2380      	movs	r3, #128	; 0x80
 8004a20:	041b      	lsls	r3, r3, #16
 8004a22:	4013      	ands	r3, r2
 8004a24:	d018      	beq.n	8004a58 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a26:	f3ef 8310 	mrs	r3, PRIMASK
 8004a2a:	61bb      	str	r3, [r7, #24]
  return(result);
 8004a2c:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a2e:	643b      	str	r3, [r7, #64]	; 0x40
 8004a30:	2301      	movs	r3, #1
 8004a32:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	f383 8810 	msr	PRIMASK, r3
}
 8004a3a:	46c0      	nop			; (mov r8, r8)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4928      	ldr	r1, [pc, #160]	; (8004ae8 <UART_RxISR_8BIT+0x1b4>)
 8004a48:	400a      	ands	r2, r1
 8004a4a:	601a      	str	r2, [r3, #0]
 8004a4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a4e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a50:	6a3b      	ldr	r3, [r7, #32]
 8004a52:	f383 8810 	msr	PRIMASK, r3
}
 8004a56:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d12f      	bne.n	8004ac0 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a66:	f3ef 8310 	mrs	r3, PRIMASK
 8004a6a:	60fb      	str	r3, [r7, #12]
  return(result);
 8004a6c:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a70:	2301      	movs	r3, #1
 8004a72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	f383 8810 	msr	PRIMASK, r3
}
 8004a7a:	46c0      	nop			; (mov r8, r8)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2110      	movs	r1, #16
 8004a88:	438a      	bics	r2, r1
 8004a8a:	601a      	str	r2, [r3, #0]
 8004a8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	f383 8810 	msr	PRIMASK, r3
}
 8004a96:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	69db      	ldr	r3, [r3, #28]
 8004a9e:	2210      	movs	r2, #16
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	2b10      	cmp	r3, #16
 8004aa4:	d103      	bne.n	8004aae <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2210      	movs	r2, #16
 8004aac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2258      	movs	r2, #88	; 0x58
 8004ab2:	5a9a      	ldrh	r2, [r3, r2]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	0011      	movs	r1, r2
 8004ab8:	0018      	movs	r0, r3
 8004aba:	f7ff f9e5 	bl	8003e88 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004abe:	e00c      	b.n	8004ada <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	0018      	movs	r0, r3
 8004ac4:	f7fb fcba 	bl	800043c <HAL_UART_RxCpltCallback>
}
 8004ac8:	e007      	b.n	8004ada <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	699a      	ldr	r2, [r3, #24]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2108      	movs	r1, #8
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	619a      	str	r2, [r3, #24]
}
 8004ada:	46c0      	nop			; (mov r8, r8)
 8004adc:	46bd      	mov	sp, r7
 8004ade:	b014      	add	sp, #80	; 0x50
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	46c0      	nop			; (mov r8, r8)
 8004ae4:	fffffedf 	.word	0xfffffedf
 8004ae8:	fbffffff 	.word	0xfbffffff

08004aec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b094      	sub	sp, #80	; 0x50
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004af4:	204e      	movs	r0, #78	; 0x4e
 8004af6:	183b      	adds	r3, r7, r0
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	215c      	movs	r1, #92	; 0x5c
 8004afc:	5a52      	ldrh	r2, [r2, r1]
 8004afe:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2280      	movs	r2, #128	; 0x80
 8004b04:	589b      	ldr	r3, [r3, r2]
 8004b06:	2b22      	cmp	r3, #34	; 0x22
 8004b08:	d000      	beq.n	8004b0c <UART_RxISR_16BIT+0x20>
 8004b0a:	e0ba      	b.n	8004c82 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	214c      	movs	r1, #76	; 0x4c
 8004b12:	187b      	adds	r3, r7, r1
 8004b14:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8004b16:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b1c:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8004b1e:	187b      	adds	r3, r7, r1
 8004b20:	183a      	adds	r2, r7, r0
 8004b22:	881b      	ldrh	r3, [r3, #0]
 8004b24:	8812      	ldrh	r2, [r2, #0]
 8004b26:	4013      	ands	r3, r2
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b2c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b32:	1c9a      	adds	r2, r3, #2
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	225a      	movs	r2, #90	; 0x5a
 8004b3c:	5a9b      	ldrh	r3, [r3, r2]
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	3b01      	subs	r3, #1
 8004b42:	b299      	uxth	r1, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	225a      	movs	r2, #90	; 0x5a
 8004b48:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	225a      	movs	r2, #90	; 0x5a
 8004b4e:	5a9b      	ldrh	r3, [r3, r2]
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d000      	beq.n	8004b58 <UART_RxISR_16BIT+0x6c>
 8004b56:	e09c      	b.n	8004c92 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b58:	f3ef 8310 	mrs	r3, PRIMASK
 8004b5c:	623b      	str	r3, [r7, #32]
  return(result);
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b60:	647b      	str	r3, [r7, #68]	; 0x44
 8004b62:	2301      	movs	r3, #1
 8004b64:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b68:	f383 8810 	msr	PRIMASK, r3
}
 8004b6c:	46c0      	nop			; (mov r8, r8)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4948      	ldr	r1, [pc, #288]	; (8004c9c <UART_RxISR_16BIT+0x1b0>)
 8004b7a:	400a      	ands	r2, r1
 8004b7c:	601a      	str	r2, [r3, #0]
 8004b7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b80:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b84:	f383 8810 	msr	PRIMASK, r3
}
 8004b88:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b8a:	f3ef 8310 	mrs	r3, PRIMASK
 8004b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8004b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b92:	643b      	str	r3, [r7, #64]	; 0x40
 8004b94:	2301      	movs	r3, #1
 8004b96:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b9a:	f383 8810 	msr	PRIMASK, r3
}
 8004b9e:	46c0      	nop			; (mov r8, r8)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	689a      	ldr	r2, [r3, #8]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2101      	movs	r1, #1
 8004bac:	438a      	bics	r2, r1
 8004bae:	609a      	str	r2, [r3, #8]
 8004bb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bb2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bb6:	f383 8810 	msr	PRIMASK, r3
}
 8004bba:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2280      	movs	r2, #128	; 0x80
 8004bc0:	2120      	movs	r1, #32
 8004bc2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	2380      	movs	r3, #128	; 0x80
 8004bd8:	041b      	lsls	r3, r3, #16
 8004bda:	4013      	ands	r3, r2
 8004bdc:	d018      	beq.n	8004c10 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bde:	f3ef 8310 	mrs	r3, PRIMASK
 8004be2:	617b      	str	r3, [r7, #20]
  return(result);
 8004be4:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004be6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004be8:	2301      	movs	r3, #1
 8004bea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	f383 8810 	msr	PRIMASK, r3
}
 8004bf2:	46c0      	nop			; (mov r8, r8)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4928      	ldr	r1, [pc, #160]	; (8004ca0 <UART_RxISR_16BIT+0x1b4>)
 8004c00:	400a      	ands	r2, r1
 8004c02:	601a      	str	r2, [r3, #0]
 8004c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c06:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	f383 8810 	msr	PRIMASK, r3
}
 8004c0e:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d12f      	bne.n	8004c78 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c1e:	f3ef 8310 	mrs	r3, PRIMASK
 8004c22:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c24:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c26:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c28:	2301      	movs	r3, #1
 8004c2a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f383 8810 	msr	PRIMASK, r3
}
 8004c32:	46c0      	nop			; (mov r8, r8)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2110      	movs	r1, #16
 8004c40:	438a      	bics	r2, r1
 8004c42:	601a      	str	r2, [r3, #0]
 8004c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	f383 8810 	msr	PRIMASK, r3
}
 8004c4e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	69db      	ldr	r3, [r3, #28]
 8004c56:	2210      	movs	r2, #16
 8004c58:	4013      	ands	r3, r2
 8004c5a:	2b10      	cmp	r3, #16
 8004c5c:	d103      	bne.n	8004c66 <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2210      	movs	r2, #16
 8004c64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2258      	movs	r2, #88	; 0x58
 8004c6a:	5a9a      	ldrh	r2, [r3, r2]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	0011      	movs	r1, r2
 8004c70:	0018      	movs	r0, r3
 8004c72:	f7ff f909 	bl	8003e88 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004c76:	e00c      	b.n	8004c92 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	0018      	movs	r0, r3
 8004c7c:	f7fb fbde 	bl	800043c <HAL_UART_RxCpltCallback>
}
 8004c80:	e007      	b.n	8004c92 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	699a      	ldr	r2, [r3, #24]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2108      	movs	r1, #8
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	619a      	str	r2, [r3, #24]
}
 8004c92:	46c0      	nop			; (mov r8, r8)
 8004c94:	46bd      	mov	sp, r7
 8004c96:	b014      	add	sp, #80	; 0x50
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	46c0      	nop			; (mov r8, r8)
 8004c9c:	fffffedf 	.word	0xfffffedf
 8004ca0:	fbffffff 	.word	0xfbffffff

08004ca4 <__libc_init_array>:
 8004ca4:	b570      	push	{r4, r5, r6, lr}
 8004ca6:	2600      	movs	r6, #0
 8004ca8:	4d0c      	ldr	r5, [pc, #48]	; (8004cdc <__libc_init_array+0x38>)
 8004caa:	4c0d      	ldr	r4, [pc, #52]	; (8004ce0 <__libc_init_array+0x3c>)
 8004cac:	1b64      	subs	r4, r4, r5
 8004cae:	10a4      	asrs	r4, r4, #2
 8004cb0:	42a6      	cmp	r6, r4
 8004cb2:	d109      	bne.n	8004cc8 <__libc_init_array+0x24>
 8004cb4:	2600      	movs	r6, #0
 8004cb6:	f000 f821 	bl	8004cfc <_init>
 8004cba:	4d0a      	ldr	r5, [pc, #40]	; (8004ce4 <__libc_init_array+0x40>)
 8004cbc:	4c0a      	ldr	r4, [pc, #40]	; (8004ce8 <__libc_init_array+0x44>)
 8004cbe:	1b64      	subs	r4, r4, r5
 8004cc0:	10a4      	asrs	r4, r4, #2
 8004cc2:	42a6      	cmp	r6, r4
 8004cc4:	d105      	bne.n	8004cd2 <__libc_init_array+0x2e>
 8004cc6:	bd70      	pop	{r4, r5, r6, pc}
 8004cc8:	00b3      	lsls	r3, r6, #2
 8004cca:	58eb      	ldr	r3, [r5, r3]
 8004ccc:	4798      	blx	r3
 8004cce:	3601      	adds	r6, #1
 8004cd0:	e7ee      	b.n	8004cb0 <__libc_init_array+0xc>
 8004cd2:	00b3      	lsls	r3, r6, #2
 8004cd4:	58eb      	ldr	r3, [r5, r3]
 8004cd6:	4798      	blx	r3
 8004cd8:	3601      	adds	r6, #1
 8004cda:	e7f2      	b.n	8004cc2 <__libc_init_array+0x1e>
 8004cdc:	08004d4c 	.word	0x08004d4c
 8004ce0:	08004d4c 	.word	0x08004d4c
 8004ce4:	08004d4c 	.word	0x08004d4c
 8004ce8:	08004d54 	.word	0x08004d54

08004cec <memset>:
 8004cec:	0003      	movs	r3, r0
 8004cee:	1882      	adds	r2, r0, r2
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d100      	bne.n	8004cf6 <memset+0xa>
 8004cf4:	4770      	bx	lr
 8004cf6:	7019      	strb	r1, [r3, #0]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	e7f9      	b.n	8004cf0 <memset+0x4>

08004cfc <_init>:
 8004cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cfe:	46c0      	nop			; (mov r8, r8)
 8004d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d02:	bc08      	pop	{r3}
 8004d04:	469e      	mov	lr, r3
 8004d06:	4770      	bx	lr

08004d08 <_fini>:
 8004d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d0a:	46c0      	nop			; (mov r8, r8)
 8004d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d0e:	bc08      	pop	{r3}
 8004d10:	469e      	mov	lr, r3
 8004d12:	4770      	bx	lr
