INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel\mmult_accel.hlsrun_cosim_summary, at 07/05/24 10:10:55
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel -config C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg -cmdlineconfig C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jul  5 10:10:58 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'kwokt' on host 'billy' (Windows NT_amd64 version 10.0) on Fri Jul 05 10:10:58 -0400 2024
INFO: [HLS 200-10] In directory 'C:/Users/kwokt/Desktop/project0303/hls_component'
INFO: [HLS 200-2005] Using work_dir C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/kwokt/Desktop/project0303/mm.cpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/kwokt/Desktop/project0303/mm.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/kwokt/Desktop/project0303/mm.hpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/kwokt/Desktop/project0303/mm.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/kwokt/Desktop/project0303/mmtb.cpp' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/kwokt/Desktop/project0303/mmtb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=mmult_accel' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xcvu9p-flga2104-2-i' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/kwokt/Desktop/project0303/hls_component/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling mm.cpp_pre.cpp.tb.cpp
   Compiling mmtb.cpp_pre.cpp.tb.cpp
   Compiling apatb_mmult_accel.cpp
   Compiling apatb_mmult_accel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Hardware and software results match!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\kwokt\Desktop\project0303\hls_component\mmult_accel\hls\sim\verilog>set PATH= 

C:\Users\kwokt\Desktop\project0303\hls_component\mmult_accel\hls\sim\verilog>call C:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_mmult_accel_top glbl -Oenable_linking_all_libraries  -prj mmult_accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -s mmult_accel  
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_mmult_accel_top glbl -Oenable_linking_all_libraries -prj mmult_accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s mmult_accel 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mmult_accel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_accel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_accel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module mmult_accel_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_mac_muladd_8ns_8ns_32ns_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_accel_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module mmult_accel_mac_muladd_8ns_8ns_32ns_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_mul_31ns_32ns_63_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_accel_mul_31ns_32ns_63_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_mul_32ns_32ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_accel_mul_32ns_32ns_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_accel_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.mmult_accel_control_s_axi
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_mem(MEM_...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_fifo(MEM...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_store(NU...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_mem(MEM_...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_fifo(MEM...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_reg_slic...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_load(NUM...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_reg_slic...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_burst_co...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_reg_slic...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_throttle...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_reg_slic...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_write(CO...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi_read(C_U...
Compiling module xil_defaultlib.mmult_accel_gmem0_m_axi(CONSERVA...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_mem(MEM_...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_fifo(MEM...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_store(NU...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_mem(MEM_...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_fifo(MEM...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_reg_slic...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_load(NUM...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_reg_slic...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_burst_co...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_reg_slic...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_throttle...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_reg_slic...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_write(CO...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi_read(C_U...
Compiling module xil_defaultlib.mmult_accel_gmem1_m_axi(CONSERVA...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_mem(MEM_...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_fifo(MEM...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_store(NU...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_mem(MEM_...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_fifo(MEM...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_load(NUM...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_reg_slic...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_burst_co...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_reg_slic...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_throttle...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_reg_slic...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_write(CO...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_reg_slic...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_srl(DATA...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_fifo(DAT...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi_read(C_U...
Compiling module xil_defaultlib.mmult_accel_gmem2_m_axi(CONSERVA...
Compiling module xil_defaultlib.mmult_accel_mul_31ns_32ns_63_1_1...
Compiling module xil_defaultlib.mmult_accel_mul_32ns_32ns_62_1_1...
Compiling module xil_defaultlib.mmult_accel_mul_32ns_32ns_64_1_1...
Compiling module xil_defaultlib.mmult_accel_mac_muladd_8ns_8ns_3...
Compiling module xil_defaultlib.mmult_accel_mac_muladd_8ns_8ns_3...
Compiling module xil_defaultlib.mmult_accel
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=32)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_mmult_accel_top
Compiling module work.glbl
Built simulation snapshot mmult_accel

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jul  5 10:11:27 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/mmult_accel/xsim_script.tcl
# xsim {mmult_accel} -autoloadwcfg -tclbatch {mmult_accel.tcl}
Time resolution is 1 ps
source mmult_accel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 0 / 1 [n/a] @ "100000145000"
// RTL Simulation : 0 / 1 [n/a] @ "200000155000"
// RTL Simulation : 0 / 1 [n/a] @ "300000165000"
// RTL Simulation : 0 / 1 [n/a] @ "400000175000"
// RTL Simulation : 0 / 1 [n/a] @ "500000185000"
// RTL Simulation : 0 / 1 [n/a] @ "600000195000"
// RTL Simulation : 0 / 1 [n/a] @ "700000205000"
// RTL Simulation : 0 / 1 [n/a] @ "800000215000"
// RTL Simulation : 0 / 1 [n/a] @ "900000225000"
