
Table \ref{tab:asAlu05} lists all base integer instructions of a RISC-V 32 bit architecture according the specification \cite{riscvisa03}. A 64 bit architecture has the same instructions with an adapted length of some numbers and registers.
\begin{longtable}{|m{3.5cm}<{\raggedright} |m{3cm}<{\raggedright} |m{5.5cm}<{\raggedright} |} %p, m, b
\caption{RV32I Base Integer Instruction Set \cite{riscvisa01}, \cite{riscvisa02}, \cite{riscvisa03}}\\
\hline
Instruction & Operation & Remarks    \\
\hline
\endfirsthead
Instruction  & Operation  & Remarks    \\
\hline
\endhead
\multicolumn{3}{r}{... next page}\\
\endfoot
\hline
\multicolumn{3}{r}{End of table.} \\
\endlastfoot
Load Upper Immediate & - & - \\
\hline
Add Upper Immediate to PC & - & - \\
\hline
Jump and Link & \textit{jal rd, offs} & $rd \leftarrow pc + len(instr)$, $pc \leftarrow pc + offs$  \\
\hline
Jump and Link Register & \textit{jalr rd, rs1, offs} & $rd \leftarrow pc + len(instr)$, \- $pc \leftarrow (rs1 + offs)\wedge{-2}$ \\
\hline
Branch Equal & \textit{beq rs1, rs2, offs} & $if \; rs1 = rs2 \; then \; pc \leftarrow pc + offs$ \\
\hline
Branch Not Equal & \textit{bne rs1, rs2, offs} & $if \; rs1 \neq rs2 \; then \; pc \leftarrow pc + offs$ \\
\hline
Branch Less Than & \textit{blt rs1, rs2, offs} & $if \; rs1 < rs2 \; then \; pc \leftarrow pc + offs$ \\
\hline
Branch Greater than Equal & \textit{bge rs1, rs2, offs} & $if \; rs1 \geq rs2 \; then \; pc \leftarrow pc + offs$ \\
\hline
Branch Less Than Unsigned & \textit{bltu rs1, rs2, offs} & $if \; rs1 < rs2 \; then \; pc \leftarrow pc + offs$ \\
\hline
Branch Greater than Equal Unsigned & \textit{bgeu rs1, rs2, offs} & $if \; rs1 \geq rs2 \; then \; pc \leftarrow pc + offs$ \\
\hline
Load Byte & \textit{lb rd, offs(rs1)} & $rd \leftarrow s8[rs1 + offs]$ \\
\hline
Load Half & \textit{lh rd, offs(rs1)} & $rd \leftarrow s16[rs1 + offs]$ \\
\hline
Load Word & \textit{lw rd, offs(rs1)} & $rd \leftarrow s32[rs1 + offs]$ \\
\hline
Load Byte Unsigned & \textit{lbu rd, offs(rs1)} & $rd \leftarrow s8[rs1 + offs]$ \\
\hline
Load Half Unsigned & \textit{lhu rd, offs(rs1)} & $rd \leftarrow s16[rs1 + offs]$ \\
\hline
Store Byte & \textit{sb rs2, offs(rs1)} & $u8[rs1 + offs] \leftarrow rs2$ \\
\hline
Store Half & \textit{sh rs2, offs(rs1)} & $u16[rs1 + offs] \leftarrow rs2$ \\
\hline
Store Word & \textit{sw rs2, offs(rs1)} & $u32[rs1 + offs] \leftarrow rs2$ \\
\hline
Add Immediate & \textit{addi rd, rs1, imm} & $rd \leftarrow rs1 + sx(imm)$ \\
\hline
Set Less Than Immediate & \textit{slti rd, rs1, imm} & $rd \leftarrow sx(rs1) < sx(imm)$ \\
\hline
Set Less Than Immediate Unsigned & \textit{sltiu rd, rs1, imm} & $rd \leftarrow ux(rs1) < ux(imm)$ \\
\hline
Xor Immediate & \textit{xori rd, rs1, imm} & $rd \leftarrow ux(rs1) \oplus ux(imm)$ \\
\hline
Or Immediate & \textit{ori rd, rs1, imm} & $rd \leftarrow ux(rs1) \vee ux(imm)$ \\
\hline
And Immediate & \textit{andi rd, rs1, imm} & $rd \leftarrow ux(rs1) \wedge ux(imm)$ \\
\hline
Shift Left Logical Immediate & \textit{slli rd, rs1, imm} & $rd \leftarrow ux(rs1) << ux(imm)$ \\
\hline
Shift Right Logical Immediate & \textit{srli rd, rs1, imm} & $rd \leftarrow ux(rs1) >> ux(imm)$ \\
\hline
Shift Right Arithmetic Immediate & \textit{srai rd, rs1, imm} & $rd \leftarrow sx(rs1) >> ux(imm)$ \\
\hline
Add & aluResult\_o = sum\_s = data01\_i + cinvb\_s + aluSel\_i[0] & aluSel\_i = 0; cinvb\_s = aluSel\_i[0] ? not data02\_i : data02\_i \\
\hline
Subtract & \textit{sub rd, rs1, rs2} & $rd \leftarrow sx(rs1) - sx(rs2)$ \\
\hline
Shift Left Logical & \textit{sll rd, rs1, rs2} & $rd \leftarrow ux(rs1) << rs2$ \\
\hline
Set Less Than & \textit{slt rd, rs1, rs2} & $rd \leftarrow sx(rs1) < sx(rs2)$ \\
\hline
Set Less Than Unsigned & \textit{sltu rd, rs1, rs2} & $rd \leftarrow ux(rs1) < ux(rs2)$ \\
\hline
Xor & \textit{xor rd, rs1, rs2} & $rd \leftarrow ux(rs1) \oplus ux(rs2)$ \\
\hline
Shift Right Logical & \textit{srl rd, rs1, rs2} & $rd \leftarrow ux(rs1) >> rs2$ \\
\hline
Shift Right Arithmetic & \textit{sra rd, rs1, rs2} & $rd \leftarrow sx(rs1) >> rs2$ \\
\hline
Or & \textit{or rd, rs1, rs2} & $rd \leftarrow ux(rs1) \vee ux(rs2)$ \\
\hline
And & \textit{and rd, rs1, rs2} & $rd \leftarrow ux(rs1) \wedge ux(rs2)$ \\
\hline
Fence & \textit{fence pred, succ} &  \\
\hline
Fence Instruction & \textit{fence.i } & 
\label{tab:asAlu05}
\end{longtable}
