Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jul 27 10:09:40 2020
| Host         : poky running 64-bit Ubuntu 20.04 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file ./post_route_timing.rpt
| Design       : fir_rsg
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

rst
x[0]
x[10]
x[11]
x[12]
x[13]
x[14]
x[15]
x[16]
x[17]
x[1]
x[2]
x[3]
x[4]
x[5]
x[6]
x[7]
x[8]
x[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 441 ports with no output delay specified. (HIGH)

y[100]
y[101]
y[102]
y[103]
y[104]
y[105]
y[106]
y[107]
y[108]
y[109]
y[10]
y[110]
y[111]
y[112]
y[113]
y[114]
y[115]
y[116]
y[117]
y[118]
y[119]
y[11]
y[120]
y[121]
y[122]
y[123]
y[124]
y[125]
y[126]
y[127]
y[128]
y[129]
y[12]
y[130]
y[131]
y[132]
y[133]
y[134]
y[135]
y[136]
y[137]
y[138]
y[139]
y[13]
y[140]
y[141]
y[142]
y[143]
y[144]
y[145]
y[146]
y[147]
y[148]
y[149]
y[14]
y[150]
y[151]
y[152]
y[153]
y[154]
y[155]
y[156]
y[157]
y[158]
y[159]
y[15]
y[160]
y[161]
y[162]
y[163]
y[164]
y[165]
y[166]
y[167]
y[168]
y[169]
y[16]
y[170]
y[171]
y[172]
y[173]
y[174]
y[175]
y[176]
y[177]
y[178]
y[179]
y[17]
y[180]
y[181]
y[182]
y[183]
y[184]
y[185]
y[186]
y[187]
y[188]
y[189]
y[18]
y[190]
y[191]
y[192]
y[193]
y[194]
y[195]
y[196]
y[197]
y[19]
y[201]
y[202]
y[203]
y[204]
y[205]
y[206]
y[207]
y[208]
y[209]
y[20]
y[210]
y[211]
y[212]
y[213]
y[214]
y[215]
y[217]
y[218]
y[219]
y[21]
y[220]
y[221]
y[222]
y[223]
y[224]
y[225]
y[226]
y[227]
y[228]
y[229]
y[22]
y[230]
y[231]
y[232]
y[233]
y[238]
y[239]
y[23]
y[240]
y[241]
y[242]
y[243]
y[244]
y[245]
y[246]
y[247]
y[248]
y[249]
y[24]
y[250]
y[251]
y[253]
y[254]
y[255]
y[256]
y[257]
y[258]
y[259]
y[25]
y[260]
y[261]
y[262]
y[263]
y[264]
y[265]
y[266]
y[267]
y[268]
y[269]
y[26]
y[270]
y[271]
y[272]
y[273]
y[274]
y[275]
y[276]
y[277]
y[278]
y[279]
y[27]
y[280]
y[281]
y[282]
y[283]
y[284]
y[285]
y[286]
y[287]
y[288]
y[289]
y[28]
y[290]
y[291]
y[292]
y[293]
y[294]
y[295]
y[296]
y[297]
y[298]
y[299]
y[29]
y[2]
y[300]
y[301]
y[302]
y[303]
y[304]
y[305]
y[306]
y[307]
y[308]
y[309]
y[30]
y[310]
y[311]
y[312]
y[313]
y[314]
y[315]
y[316]
y[317]
y[318]
y[319]
y[31]
y[320]
y[321]
y[322]
y[323]
y[324]
y[325]
y[326]
y[327]
y[328]
y[329]
y[32]
y[330]
y[331]
y[332]
y[333]
y[334]
y[335]
y[336]
y[337]
y[338]
y[339]
y[33]
y[340]
y[341]
y[342]
y[343]
y[344]
y[345]
y[346]
y[347]
y[348]
y[349]
y[34]
y[350]
y[351]
y[352]
y[353]
y[354]
y[355]
y[356]
y[357]
y[358]
y[359]
y[35]
y[362]
y[363]
y[364]
y[365]
y[366]
y[367]
y[368]
y[369]
y[36]
y[370]
y[371]
y[372]
y[373]
y[374]
y[375]
y[376]
y[377]
y[379]
y[37]
y[380]
y[381]
y[382]
y[383]
y[384]
y[385]
y[386]
y[387]
y[388]
y[389]
y[38]
y[390]
y[391]
y[392]
y[393]
y[394]
y[395]
y[399]
y[39]
y[3]
y[400]
y[401]
y[402]
y[403]
y[404]
y[405]
y[406]
y[407]
y[408]
y[409]
y[40]
y[410]
y[411]
y[412]
y[413]
y[416]
y[417]
y[418]
y[419]
y[41]
y[420]
y[421]
y[422]
y[423]
y[424]
y[425]
y[426]
y[427]
y[428]
y[429]
y[42]
y[430]
y[431]
y[434]
y[435]
y[436]
y[437]
y[438]
y[439]
y[43]
y[440]
y[441]
y[442]
y[443]
y[444]
y[445]
y[446]
y[447]
y[448]
y[449]
y[44]
y[452]
y[453]
y[454]
y[455]
y[456]
y[457]
y[458]
y[459]
y[45]
y[460]
y[461]
y[462]
y[463]
y[464]
y[465]
y[466]
y[467]
y[46]
y[47]
y[48]
y[49]
y[4]
y[50]
y[51]
y[52]
y[53]
y[58]
y[59]
y[5]
y[60]
y[61]
y[62]
y[63]
y[64]
y[65]
y[66]
y[67]
y[68]
y[69]
y[6]
y[70]
y[71]
y[72]
y[73]
y[74]
y[75]
y[76]
y[77]
y[78]
y[79]
y[7]
y[80]
y[81]
y[82]
y[83]
y[84]
y[85]
y[86]
y[87]
y[88]
y[89]
y[8]
y[90]
y[91]
y[92]
y[93]
y[94]
y[95]
y[96]
y[97]
y[98]
y[99]
y[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.868        0.000                      0                 1569        0.099        0.000                      0                 1569        1.896        0.000                       0                  1535  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.876}        5.753           173.822         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.868        0.000                      0                 1569        0.099        0.000                      0                 1569        1.896        0.000                       0                  1535  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 c$ns_app_arg_204_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_142_reg[16]_srl3_c$ns_app_arg_135_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.753ns  (clk rise@5.753ns - clk rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.864ns (52.145%)  route 1.711ns (47.855%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.677 - 5.753 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X46Y39         FDCE                                         r  c$ns_app_arg_204_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  c$ns_app_arg_204_reg[0]/Q
                         net (fo=11, routed)          1.043     2.494    c$ns_app_arg_1871[4]
    SLICE_X43Y36                                                      r  c$ns_app_arg_192[4]_i_4/I1
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.295     2.789 r  c$ns_app_arg_192[4]_i_4/O
                         net (fo=1, routed)           0.000     2.789    c$ns_app_arg_192[4]_i_4_n_0
    SLICE_X43Y36                                                      r  c$ns_app_arg_192_reg[4]_i_1/S[1]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.339 r  c$ns_app_arg_192_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.339    c$ns_app_arg_192_reg[4]_i_1_n_0
    SLICE_X43Y37                                                      r  c$ns_app_arg_192_reg[8]_i_1/CI
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.453 r  c$ns_app_arg_192_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.453    c$ns_app_arg_192_reg[8]_i_1_n_0
    SLICE_X43Y38                                                      r  c$ns_app_arg_192_reg[12]_i_1/CI
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.567 r  c$ns_app_arg_192_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.567    c$ns_app_arg_192_reg[12]_i_1_n_0
    SLICE_X43Y39                                                      r  c$ns_app_arg_192_reg[15]_i_1/CI
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.880 r  c$ns_app_arg_192_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.668     4.548    c$ns_app_arg_1920[16]
    SLICE_X46Y45         SRL16E                                       r  c$ns_app_arg_142_reg[16]_srl3_c$ns_app_arg_135_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.753     5.753 r  
                                                      0.000     5.753 r  clk (IN)
                         net (fo=1534, unset)         0.924     6.677    clk
    SLICE_X46Y45         SRL16E                                       r  c$ns_app_arg_142_reg[16]_srl3_c$ns_app_arg_135_reg_c/CLK
                         clock pessimism              0.000     6.677    
                         clock uncertainty           -0.035     6.642    
    SLICE_X46Y45         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.226     6.416    c$ns_app_arg_142_reg[16]_srl3_c$ns_app_arg_135_reg_c
  -------------------------------------------------------------------
                         required time                          6.416    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 c$ns_app_arg_204_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_135_reg[17]_srl3_c$ns_app_arg_135_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.753ns  (clk rise@5.753ns - clk rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 1.917ns (57.118%)  route 1.439ns (42.882%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.677 - 5.753 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X46Y39         FDCE                                         r  c$ns_app_arg_204_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.478     1.451 f  c$ns_app_arg_204_reg[0]/Q
                         net (fo=11, routed)          0.581     2.032    c$ns_app_arg_1871[4]
    SLICE_X43Y40                                                      f  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2/I0
    SLICE_X43Y40         LUT1 (Prop_lut1_I0_O)        0.295     2.327 r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2/O
                         net (fo=1, routed)           0.331     2.658    c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2_n_0
    SLICE_X43Y41                                                      r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1/CYINIT
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.238 r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.238    c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y42                                                      r  c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.352    c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y43                                                      r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.466 r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.466    c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y44                                                      r  c$ns_app_arg_135_reg[16]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.580 r  c$ns_app_arg_135_reg[16]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.580    c$ns_app_arg_135_reg[16]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y45                                                      r  c$ns_app_arg_135_reg[17]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.802 r  c$ns_app_arg_135_reg[17]_srl3_c$ns_app_arg_135_reg_c_i_1/O[0]
                         net (fo=1, routed)           0.527     4.329    c$ns_app_arg_18801_out[17]
    SLICE_X46Y45         SRL16E                                       r  c$ns_app_arg_135_reg[17]_srl3_c$ns_app_arg_135_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.753     5.753 r  
                                                      0.000     5.753 r  clk (IN)
                         net (fo=1534, unset)         0.924     6.677    clk
    SLICE_X46Y45         SRL16E                                       r  c$ns_app_arg_135_reg[17]_srl3_c$ns_app_arg_135_reg_c/CLK
                         clock pessimism              0.000     6.677    
                         clock uncertainty           -0.035     6.642    
    SLICE_X46Y45         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222     6.420    c$ns_app_arg_135_reg[17]_srl3_c$ns_app_arg_135_reg_c
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 c$ns_app_arg_192_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_147_reg[15]_srl2_c$ns_app_arg_166_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.753ns  (clk rise@5.753ns - clk rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.735ns (52.125%)  route 1.594ns (47.875%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.677 - 5.753 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X43Y36         FDCE                                         r  c$ns_app_arg_192_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  c$ns_app_arg_192_reg[1]/Q
                         net (fo=12, routed)          0.972     2.364    c$ns_app_arg_192[1]
    SLICE_X41Y38                                                      r  c$ns_app_arg_175[4]_i_7/I2
    SLICE_X41Y38         LUT4 (Prop_lut4_I2_O)        0.299     2.663 r  c$ns_app_arg_175[4]_i_7/O
                         net (fo=1, routed)           0.000     2.663    c$ns_app_arg_175[4]_i_7_n_0
    SLICE_X41Y38                                                      r  c$ns_app_arg_175_reg[4]_i_1/S[1]
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.213 r  c$ns_app_arg_175_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.213    c$ns_app_arg_175_reg[4]_i_1_n_0
    SLICE_X41Y39                                                      r  c$ns_app_arg_175_reg[8]_i_1/CI
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.327 r  c$ns_app_arg_175_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.327    c$ns_app_arg_175_reg[8]_i_1_n_0
    SLICE_X41Y40                                                      r  c$ns_app_arg_175_reg[12]_i_1/CI
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.441 r  c$ns_app_arg_175_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.441    c$ns_app_arg_175_reg[12]_i_1_n_0
    SLICE_X41Y41                                                      r  c$ns_app_arg_175_reg[14]_i_1/CI
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.680 r  c$ns_app_arg_175_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.622     4.302    c$ns_app_arg_17502_out[15]
    SLICE_X42Y45         SRL16E                                       r  c$ns_app_arg_147_reg[15]_srl2_c$ns_app_arg_166_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.753     5.753 r  
                                                      0.000     5.753 r  clk (IN)
                         net (fo=1534, unset)         0.924     6.677    clk
    SLICE_X42Y45         SRL16E                                       r  c$ns_app_arg_147_reg[15]_srl2_c$ns_app_arg_166_reg_c/CLK
                         clock pessimism              0.000     6.677    
                         clock uncertainty           -0.035     6.642    
    SLICE_X42Y45         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222     6.420    c$ns_app_arg_147_reg[15]_srl2_c$ns_app_arg_166_reg_c
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 c$ns_app_arg_204_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_137_reg[17]_srl3_c$ns_app_arg_135_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.753ns  (clk rise@5.753ns - clk rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.887ns (56.794%)  route 1.436ns (43.206%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.677 - 5.753 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X46Y39         FDCE                                         r  c$ns_app_arg_204_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  c$ns_app_arg_204_reg[0]/Q
                         net (fo=11, routed)          0.778     2.229    c$ns_app_arg_1871[4]
    SLICE_X48Y38                                                      r  c$ns_app_arg_189[4]_i_4/I0
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.295     2.524 r  c$ns_app_arg_189[4]_i_4/O
                         net (fo=1, routed)           0.000     2.524    c$ns_app_arg_189[4]_i_4_n_0
    SLICE_X48Y38                                                      r  c$ns_app_arg_189_reg[4]_i_1/S[1]
    SLICE_X48Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.074 r  c$ns_app_arg_189_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.074    c$ns_app_arg_189_reg[4]_i_1_n_0
    SLICE_X48Y39                                                      r  c$ns_app_arg_189_reg[8]_i_1/CI
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.188 r  c$ns_app_arg_189_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.188    c$ns_app_arg_189_reg[8]_i_1_n_0
    SLICE_X48Y40                                                      r  c$ns_app_arg_189_reg[12]_i_1/CI
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.302 r  c$ns_app_arg_189_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.302    c$ns_app_arg_189_reg[12]_i_1_n_0
    SLICE_X48Y41                                                      r  c$ns_app_arg_189_reg[15]_i_1/CI
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.416 r  c$ns_app_arg_189_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.416    c$ns_app_arg_189_reg[15]_i_1_n_0
    SLICE_X48Y42                                                      r  c$ns_app_arg_137_reg[17]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.638 r  c$ns_app_arg_137_reg[17]_srl3_c$ns_app_arg_135_reg_c_i_1/O[0]
                         net (fo=1, routed)           0.658     4.296    c$ns_app_arg_1890[17]
    SLICE_X42Y44         SRL16E                                       r  c$ns_app_arg_137_reg[17]_srl3_c$ns_app_arg_135_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.753     5.753 r  
                                                      0.000     5.753 r  clk (IN)
                         net (fo=1534, unset)         0.924     6.677    clk
    SLICE_X42Y44         SRL16E                                       r  c$ns_app_arg_137_reg[17]_srl3_c$ns_app_arg_135_reg_c/CLK
                         clock pessimism              0.000     6.677    
                         clock uncertainty           -0.035     6.642    
    SLICE_X42Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227     6.415    c$ns_app_arg_137_reg[17]_srl3_c$ns_app_arg_135_reg_c
  -------------------------------------------------------------------
                         required time                          6.415    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 c$ns_app_arg_204_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.753ns  (clk rise@5.753ns - clk rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 1.780ns (53.673%)  route 1.536ns (46.327%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.677 - 5.753 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X46Y39         FDCE                                         r  c$ns_app_arg_204_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.478     1.451 f  c$ns_app_arg_204_reg[0]/Q
                         net (fo=11, routed)          0.581     2.032    c$ns_app_arg_1871[4]
    SLICE_X43Y40                                                      f  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2/I0
    SLICE_X43Y40         LUT1 (Prop_lut1_I0_O)        0.295     2.327 r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2/O
                         net (fo=1, routed)           0.331     2.658    c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2_n_0
    SLICE_X43Y41                                                      r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1/CYINIT
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.238 r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.238    c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y42                                                      r  c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.352    c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y43                                                      r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.665 r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1/O[3]
                         net (fo=1, routed)           0.624     4.289    c$ns_app_arg_18801_out[12]
    SLICE_X46Y44         SRL16E                                       r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.753     5.753 r  
                                                      0.000     5.753 r  clk (IN)
                         net (fo=1534, unset)         0.924     6.677    clk
    SLICE_X46Y44         SRL16E                                       r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c/CLK
                         clock pessimism              0.000     6.677    
                         clock uncertainty           -0.035     6.642    
    SLICE_X46Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.221     6.421    c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 c$ns_app_arg_204_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_135_reg[14]_srl3_c$ns_app_arg_135_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.753ns  (clk rise@5.753ns - clk rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.915ns (57.737%)  route 1.402ns (42.263%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.677 - 5.753 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X46Y39         FDCE                                         r  c$ns_app_arg_204_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.478     1.451 f  c$ns_app_arg_204_reg[0]/Q
                         net (fo=11, routed)          0.581     2.032    c$ns_app_arg_1871[4]
    SLICE_X43Y40                                                      f  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2/I0
    SLICE_X43Y40         LUT1 (Prop_lut1_I0_O)        0.295     2.327 r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2/O
                         net (fo=1, routed)           0.331     2.658    c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2_n_0
    SLICE_X43Y41                                                      r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1/CYINIT
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.238 r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.238    c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y42                                                      r  c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.352    c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y43                                                      r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.466 r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.466    c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y44                                                      r  c$ns_app_arg_135_reg[16]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.800 r  c$ns_app_arg_135_reg[16]_srl3_c$ns_app_arg_135_reg_c_i_1/O[1]
                         net (fo=1, routed)           0.490     4.290    c$ns_app_arg_18801_out[14]
    SLICE_X46Y44         SRL16E                                       r  c$ns_app_arg_135_reg[14]_srl3_c$ns_app_arg_135_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.753     5.753 r  
                                                      0.000     5.753 r  clk (IN)
                         net (fo=1534, unset)         0.924     6.677    clk
    SLICE_X46Y44         SRL16E                                       r  c$ns_app_arg_135_reg[14]_srl3_c$ns_app_arg_135_reg_c/CLK
                         clock pessimism              0.000     6.677    
                         clock uncertainty           -0.035     6.642    
    SLICE_X46Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.209     6.433    c$ns_app_arg_135_reg[14]_srl3_c$ns_app_arg_135_reg_c
  -------------------------------------------------------------------
                         required time                          6.433    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 c$ns_app_arg_204_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_135_reg[11]_srl3_c$ns_app_arg_135_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.753ns  (clk rise@5.753ns - clk rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 1.706ns (52.535%)  route 1.541ns (47.465%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.677 - 5.753 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X46Y39         FDCE                                         r  c$ns_app_arg_204_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.478     1.451 f  c$ns_app_arg_204_reg[0]/Q
                         net (fo=11, routed)          0.581     2.032    c$ns_app_arg_1871[4]
    SLICE_X43Y40                                                      f  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2/I0
    SLICE_X43Y40         LUT1 (Prop_lut1_I0_O)        0.295     2.327 r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2/O
                         net (fo=1, routed)           0.331     2.658    c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2_n_0
    SLICE_X43Y41                                                      r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1/CYINIT
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.238 r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.238    c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y42                                                      r  c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.352    c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y43                                                      r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.591 r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1/O[2]
                         net (fo=1, routed)           0.629     4.220    c$ns_app_arg_18801_out[11]
    SLICE_X46Y44         SRL16E                                       r  c$ns_app_arg_135_reg[11]_srl3_c$ns_app_arg_135_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.753     5.753 r  
                                                      0.000     5.753 r  clk (IN)
                         net (fo=1534, unset)         0.924     6.677    clk
    SLICE_X46Y44         SRL16E                                       r  c$ns_app_arg_135_reg[11]_srl3_c$ns_app_arg_135_reg_c/CLK
                         clock pessimism              0.000     6.677    
                         clock uncertainty           -0.035     6.642    
    SLICE_X46Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.196     6.446    c$ns_app_arg_135_reg[11]_srl3_c$ns_app_arg_135_reg_c
  -------------------------------------------------------------------
                         required time                          6.446    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 c$ns_app_arg_204_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_137_reg[16]_srl3_c$ns_app_arg_135_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.753ns  (clk rise@5.753ns - clk rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.864ns (58.345%)  route 1.331ns (41.655%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.677 - 5.753 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X46Y39         FDCE                                         r  c$ns_app_arg_204_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  c$ns_app_arg_204_reg[0]/Q
                         net (fo=11, routed)          0.778     2.229    c$ns_app_arg_1871[4]
    SLICE_X48Y38                                                      r  c$ns_app_arg_189[4]_i_4/I0
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.295     2.524 r  c$ns_app_arg_189[4]_i_4/O
                         net (fo=1, routed)           0.000     2.524    c$ns_app_arg_189[4]_i_4_n_0
    SLICE_X48Y38                                                      r  c$ns_app_arg_189_reg[4]_i_1/S[1]
    SLICE_X48Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.074 r  c$ns_app_arg_189_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.074    c$ns_app_arg_189_reg[4]_i_1_n_0
    SLICE_X48Y39                                                      r  c$ns_app_arg_189_reg[8]_i_1/CI
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.188 r  c$ns_app_arg_189_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.188    c$ns_app_arg_189_reg[8]_i_1_n_0
    SLICE_X48Y40                                                      r  c$ns_app_arg_189_reg[12]_i_1/CI
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.302 r  c$ns_app_arg_189_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.302    c$ns_app_arg_189_reg[12]_i_1_n_0
    SLICE_X48Y41                                                      r  c$ns_app_arg_189_reg[15]_i_1/CI
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.615 r  c$ns_app_arg_189_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.553     4.168    c$ns_app_arg_1890[16]
    SLICE_X42Y44         SRL16E                                       r  c$ns_app_arg_137_reg[16]_srl3_c$ns_app_arg_135_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.753     5.753 r  
                                                      0.000     5.753 r  clk (IN)
                         net (fo=1534, unset)         0.924     6.677    clk
    SLICE_X42Y44         SRL16E                                       r  c$ns_app_arg_137_reg[16]_srl3_c$ns_app_arg_135_reg_c/CLK
                         clock pessimism              0.000     6.677    
                         clock uncertainty           -0.035     6.642    
    SLICE_X42Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.229     6.413    c$ns_app_arg_137_reg[16]_srl3_c$ns_app_arg_135_reg_c
  -------------------------------------------------------------------
                         required time                          6.413    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 c$ns_app_arg_204_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_135_reg[10]_srl3_c$ns_app_arg_135_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.753ns  (clk rise@5.753ns - clk rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 1.801ns (56.466%)  route 1.389ns (43.534%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.677 - 5.753 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X46Y39         FDCE                                         r  c$ns_app_arg_204_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.478     1.451 f  c$ns_app_arg_204_reg[0]/Q
                         net (fo=11, routed)          0.581     2.032    c$ns_app_arg_1871[4]
    SLICE_X43Y40                                                      f  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2/I0
    SLICE_X43Y40         LUT1 (Prop_lut1_I0_O)        0.295     2.327 r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2/O
                         net (fo=1, routed)           0.331     2.658    c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2_n_0
    SLICE_X43Y41                                                      r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1/CYINIT
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.238 r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.238    c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y42                                                      r  c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.352    c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y43                                                      r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.686 r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1/O[1]
                         net (fo=1, routed)           0.476     4.163    c$ns_app_arg_18801_out[10]
    SLICE_X46Y44         SRL16E                                       r  c$ns_app_arg_135_reg[10]_srl3_c$ns_app_arg_135_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.753     5.753 r  
                                                      0.000     5.753 r  clk (IN)
                         net (fo=1534, unset)         0.924     6.677    clk
    SLICE_X46Y44         SRL16E                                       r  c$ns_app_arg_135_reg[10]_srl3_c$ns_app_arg_135_reg_c/CLK
                         clock pessimism              0.000     6.677    
                         clock uncertainty           -0.035     6.642    
    SLICE_X46Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.231     6.411    c$ns_app_arg_135_reg[10]_srl3_c$ns_app_arg_135_reg_c
  -------------------------------------------------------------------
                         required time                          6.411    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 c$ns_app_arg_204_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_135_reg[13]_srl3_c$ns_app_arg_135_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.753ns  (clk rise@5.753ns - clk rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 1.803ns (56.547%)  route 1.385ns (43.453%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.677 - 5.753 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X46Y39         FDCE                                         r  c$ns_app_arg_204_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.478     1.451 f  c$ns_app_arg_204_reg[0]/Q
                         net (fo=11, routed)          0.581     2.032    c$ns_app_arg_1871[4]
    SLICE_X43Y40                                                      f  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2/I0
    SLICE_X43Y40         LUT1 (Prop_lut1_I0_O)        0.295     2.327 r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2/O
                         net (fo=1, routed)           0.331     2.658    c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_2_n_0
    SLICE_X43Y41                                                      r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1/CYINIT
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.238 r  c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.238    c$ns_app_arg_135_reg[4]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y42                                                      r  c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.352    c$ns_app_arg_135_reg[8]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y43                                                      r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.466 r  c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.466    c$ns_app_arg_135_reg[12]_srl3_c$ns_app_arg_135_reg_c_i_1_n_0
    SLICE_X43Y44                                                      r  c$ns_app_arg_135_reg[16]_srl3_c$ns_app_arg_135_reg_c_i_1/CI
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.688 r  c$ns_app_arg_135_reg[16]_srl3_c$ns_app_arg_135_reg_c_i_1/O[0]
                         net (fo=1, routed)           0.473     4.161    c$ns_app_arg_18801_out[13]
    SLICE_X46Y44         SRL16E                                       r  c$ns_app_arg_135_reg[13]_srl3_c$ns_app_arg_135_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.753     5.753 r  
                                                      0.000     5.753 r  clk (IN)
                         net (fo=1534, unset)         0.924     6.677    clk
    SLICE_X46Y44         SRL16E                                       r  c$ns_app_arg_135_reg[13]_srl3_c$ns_app_arg_135_reg_c/CLK
                         clock pessimism              0.000     6.677    
                         clock uncertainty           -0.035     6.642    
    SLICE_X46Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.219     6.423    c$ns_app_arg_135_reg[13]_srl3_c$ns_app_arg_135_reg_c
  -------------------------------------------------------------------
                         required time                          6.423    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  2.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 c$ns_app_arg_102_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_55_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X53Y40         FDCE                                         r  c$ns_app_arg_102_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  c$ns_app_arg_102_reg[9]/Q
                         net (fo=1, routed)           0.056     0.607    c$ns_app_arg_102[9]
    SLICE_X53Y40         FDCE                                         r  c$ns_app_arg_55_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X53Y40         FDCE                                         r  c$ns_app_arg_55_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y40         FDCE (Hold_fdce_C_D)         0.076     0.508    c$ns_app_arg_55_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 c$ns_app_arg_108_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_61_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X33Y40         FDCE                                         r  c$ns_app_arg_108_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  c$ns_app_arg_108_reg[1]/Q
                         net (fo=1, routed)           0.056     0.607    c$ns_app_arg_108[1]
    SLICE_X33Y40         FDCE                                         r  c$ns_app_arg_61_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X33Y40         FDCE                                         r  c$ns_app_arg_61_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y40         FDCE (Hold_fdce_C_D)         0.076     0.508    c$ns_app_arg_61_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 c$ns_app_arg_114_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_67_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X51Y43         FDCE                                         r  c$ns_app_arg_114_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  c$ns_app_arg_114_reg[12]/Q
                         net (fo=1, routed)           0.056     0.607    c$ns_app_arg_114[12]
    SLICE_X51Y43         FDCE                                         r  c$ns_app_arg_67_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X51Y43         FDCE                                         r  c$ns_app_arg_67_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y43         FDCE (Hold_fdce_C_D)         0.076     0.508    c$ns_app_arg_67_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 c$ns_app_arg_124_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_78_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X53Y39         FDCE                                         r  c$ns_app_arg_124_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  c$ns_app_arg_124_reg[8]/Q
                         net (fo=1, routed)           0.056     0.607    c$ns_app_arg_124[8]
    SLICE_X53Y39         FDCE                                         r  c$ns_app_arg_78_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X53Y39         FDCE                                         r  c$ns_app_arg_78_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y39         FDCE (Hold_fdce_C_D)         0.076     0.508    c$ns_app_arg_78_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 c$ns_app_arg_102_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_55_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X53Y40         FDCE                                         r  c$ns_app_arg_102_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  c$ns_app_arg_102_reg[10]/Q
                         net (fo=1, routed)           0.056     0.607    c$ns_app_arg_102[10]
    SLICE_X53Y40         FDCE                                         r  c$ns_app_arg_55_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X53Y40         FDCE                                         r  c$ns_app_arg_55_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y40         FDCE (Hold_fdce_C_D)         0.075     0.507    c$ns_app_arg_55_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 c$ns_app_arg_102_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_55_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X51Y43         FDCE                                         r  c$ns_app_arg_102_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  c$ns_app_arg_102_reg[14]/Q
                         net (fo=1, routed)           0.056     0.607    c$ns_app_arg_102[14]
    SLICE_X51Y43         FDCE                                         r  c$ns_app_arg_55_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X51Y43         FDCE                                         r  c$ns_app_arg_55_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y43         FDCE (Hold_fdce_C_D)         0.075     0.507    c$ns_app_arg_55_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 c$ns_app_arg_102_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_55_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X51Y37         FDCE                                         r  c$ns_app_arg_102_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  c$ns_app_arg_102_reg[1]/Q
                         net (fo=1, routed)           0.056     0.607    c$ns_app_arg_102[1]
    SLICE_X51Y37         FDCE                                         r  c$ns_app_arg_55_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X51Y37         FDCE                                         r  c$ns_app_arg_55_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y37         FDCE (Hold_fdce_C_D)         0.075     0.507    c$ns_app_arg_55_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 c$ns_app_arg_106_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_59_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X33Y40         FDCE                                         r  c$ns_app_arg_106_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  c$ns_app_arg_106_reg[6]/Q
                         net (fo=1, routed)           0.056     0.607    c$ns_app_arg_106[6]
    SLICE_X33Y40         FDCE                                         r  c$ns_app_arg_59_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X33Y40         FDCE                                         r  c$ns_app_arg_59_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y40         FDCE (Hold_fdce_C_D)         0.075     0.507    c$ns_app_arg_59_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 c$ns_app_arg_106_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_59_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X33Y42         FDCE                                         r  c$ns_app_arg_106_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  c$ns_app_arg_106_reg[7]/Q
                         net (fo=1, routed)           0.056     0.607    c$ns_app_arg_106[7]
    SLICE_X33Y42         FDCE                                         r  c$ns_app_arg_59_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X33Y42         FDCE                                         r  c$ns_app_arg_59_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y42         FDCE (Hold_fdce_C_D)         0.075     0.507    c$ns_app_arg_59_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 c$ns_app_arg_108_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            c$ns_app_arg_61_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X35Y44         FDCE                                         r  c$ns_app_arg_108_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  c$ns_app_arg_108_reg[14]/Q
                         net (fo=1, routed)           0.056     0.607    c$ns_app_arg_108[14]
    SLICE_X35Y44         FDCE                                         r  c$ns_app_arg_61_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X35Y44         FDCE                                         r  c$ns_app_arg_61_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.075     0.507    c$ns_app_arg_61_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.876 }
Period(ns):         5.753
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C      n/a            1.000         5.753       4.753      SLICE_X35Y43  c$ns_app_arg_100_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.753       4.753      SLICE_X34Y43  c$ns_app_arg_100_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.753       4.753      SLICE_X37Y44  c$ns_app_arg_100_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.753       4.753      SLICE_X36Y43  c$ns_app_arg_100_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.753       4.753      SLICE_X37Y40  c$ns_app_arg_100_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.753       4.753      SLICE_X37Y43  c$ns_app_arg_100_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.753       4.753      SLICE_X32Y40  c$ns_app_arg_100_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.753       4.753      SLICE_X33Y41  c$ns_app_arg_100_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.753       4.753      SLICE_X30Y41  c$ns_app_arg_100_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.753       4.753      SLICE_X34Y41  c$ns_app_arg_100_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y43  c$ns_app_arg_128_reg[15]_srl2_c$ns_app_arg_166_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y43  c$ns_app_arg_128_reg[15]_srl2_c$ns_app_arg_166_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y43  c$ns_app_arg_128_reg[16]_srl2_c$ns_app_arg_166_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y43  c$ns_app_arg_128_reg[16]_srl2_c$ns_app_arg_166_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y43  c$ns_app_arg_128_reg[17]_srl2_c$ns_app_arg_166_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y43  c$ns_app_arg_128_reg[17]_srl2_c$ns_app_arg_166_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y36  c$ns_app_arg_128_reg[3]_srl2_c$ns_app_arg_166_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y36  c$ns_app_arg_128_reg[3]_srl2_c$ns_app_arg_166_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y36  c$ns_app_arg_128_reg[4]_srl2_c$ns_app_arg_166_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y36  c$ns_app_arg_128_reg[4]_srl2_c$ns_app_arg_166_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y43  c$ns_app_arg_128_reg[15]_srl2_c$ns_app_arg_166_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y43  c$ns_app_arg_128_reg[15]_srl2_c$ns_app_arg_166_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y43  c$ns_app_arg_128_reg[16]_srl2_c$ns_app_arg_166_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y43  c$ns_app_arg_128_reg[16]_srl2_c$ns_app_arg_166_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y43  c$ns_app_arg_128_reg[17]_srl2_c$ns_app_arg_166_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y43  c$ns_app_arg_128_reg[17]_srl2_c$ns_app_arg_166_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y36  c$ns_app_arg_128_reg[3]_srl2_c$ns_app_arg_166_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y36  c$ns_app_arg_128_reg[3]_srl2_c$ns_app_arg_166_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y36  c$ns_app_arg_128_reg[4]_srl2_c$ns_app_arg_166_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.876       1.896      SLICE_X46Y36  c$ns_app_arg_128_reg[4]_srl2_c$ns_app_arg_166_reg_c/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           441 Endpoints
Min Delay           441 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c$ns_app_arg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[104]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X50Y43         FDCE                                         r  c$ns_app_arg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  c$ns_app_arg_30_reg[14]/Q
                         net (fo=0)                   0.973     2.464    y[104]
                                                                      r  y[104] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_30_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[107]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X50Y40         FDCE                                         r  c$ns_app_arg_30_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  c$ns_app_arg_30_reg[17]/Q
                         net (fo=0)                   0.973     2.464    y[107]
                                                                      r  y[107] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_53_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X32Y43         FDCE                                         r  c$ns_app_arg_53_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  c$ns_app_arg_53_reg[8]/Q
                         net (fo=0)                   0.973     2.464    y[10]
                                                                      r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_32_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[116]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X54Y39         FDCE                                         r  c$ns_app_arg_32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  c$ns_app_arg_32_reg[8]/Q
                         net (fo=0)                   0.973     2.464    y[116]
                                                                      r  y[116] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_32_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[119]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X54Y41         FDCE                                         r  c$ns_app_arg_32_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  c$ns_app_arg_32_reg[11]/Q
                         net (fo=0)                   0.973     2.464    y[119]
                                                                      r  y[119] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_32_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[121]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X50Y44         FDCE                                         r  c$ns_app_arg_32_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  c$ns_app_arg_32_reg[13]/Q
                         net (fo=0)                   0.973     2.464    y[121]
                                                                      r  y[121] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_32_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[124]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X54Y40         FDCE                                         r  c$ns_app_arg_32_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  c$ns_app_arg_32_reg[16]/Q
                         net (fo=0)                   0.973     2.464    y[124]
                                                                      r  y[124] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_34_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[128]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X32Y36         FDCE                                         r  c$ns_app_arg_34_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  c$ns_app_arg_34_reg[2]/Q
                         net (fo=0)                   0.973     2.464    y[128]
                                                                      r  y[128] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_34_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[129]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X32Y36         FDCE                                         r  c$ns_app_arg_34_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  c$ns_app_arg_34_reg[3]/Q
                         net (fo=0)                   0.973     2.464    y[129]
                                                                      r  y[129] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_34_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[130]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.973     0.973    clk
    SLICE_X32Y36         FDCE                                         r  c$ns_app_arg_34_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  c$ns_app_arg_34_reg[4]/Q
                         net (fo=0)                   0.973     2.464    y[130]
                                                                      r  y[130] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c$ns_app_arg_71_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[108]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X33Y36         FDCE                                         r  c$ns_app_arg_71_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  c$ns_app_arg_71_reg[0]/Q
                         net (fo=0)                   0.410     0.948    y[416]
                                                                      r  y[108] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_32_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[109]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X51Y38         FDCE                                         r  c$ns_app_arg_32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  c$ns_app_arg_32_reg[1]/Q
                         net (fo=0)                   0.410     0.948    y[109]
                                                                      r  y[109] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_32_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[111]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X52Y36         FDCE                                         r  c$ns_app_arg_32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  c$ns_app_arg_32_reg[3]/Q
                         net (fo=0)                   0.410     0.948    y[111]
                                                                      r  y[111] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_32_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[114]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X52Y38         FDCE                                         r  c$ns_app_arg_32_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  c$ns_app_arg_32_reg[6]/Q
                         net (fo=0)                   0.410     0.948    y[114]
                                                                      r  y[114] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_32_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[115]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X52Y38         FDCE                                         r  c$ns_app_arg_32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  c$ns_app_arg_32_reg[7]/Q
                         net (fo=0)                   0.410     0.948    y[115]
                                                                      r  y[115] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_53_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X35Y43         FDCE                                         r  c$ns_app_arg_53_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  c$ns_app_arg_53_reg[9]/Q
                         net (fo=0)                   0.410     0.948    y[11]
                                                                      r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_32_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[122]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X52Y42         FDCE                                         r  c$ns_app_arg_32_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  c$ns_app_arg_32_reg[14]/Q
                         net (fo=0)                   0.410     0.948    y[122]
                                                                      r  y[122] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_71_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[126]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X33Y36         FDCE                                         r  c$ns_app_arg_71_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  c$ns_app_arg_71_reg[0]/Q
                         net (fo=0)                   0.410     0.948    y[416]
                                                                      r  y[126] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_45_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[127]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X35Y34         FDCE                                         r  c$ns_app_arg_45_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  c$ns_app_arg_45_reg[1]/Q
                         net (fo=0)                   0.410     0.948    y[289]
                                                                      r  y[127] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c$ns_app_arg_53_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Destination:            y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.410     0.410    clk
    SLICE_X35Y43         FDCE                                         r  c$ns_app_arg_53_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  c$ns_app_arg_53_reg[10]/Q
                         net (fo=0)                   0.410     0.948    y[12]
                                                                      r  y[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1421 Endpoints
Min Delay          1421 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c$ns_app_arg_141_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 0.124ns (1.788%)  route 6.812ns (98.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.973     0.973    rst
    SLICE_X50Y33                                                      r  c$ns_app_arg_71[15]_i_1/I0
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  c$ns_app_arg_71[15]_i_1/O
                         net (fo=1377, routed)        5.839     6.936    c$ns_app_arg_71[15]_i_1_n_0
    SLICE_X51Y40         FDCE                                         f  c$ns_app_arg_141_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.924     0.924    clk
    SLICE_X51Y40         FDCE                                         r  c$ns_app_arg_141_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c$ns_app_arg_141_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 0.124ns (1.788%)  route 6.812ns (98.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.973     0.973    rst
    SLICE_X50Y33                                                      r  c$ns_app_arg_71[15]_i_1/I0
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  c$ns_app_arg_71[15]_i_1/O
                         net (fo=1377, routed)        5.839     6.936    c$ns_app_arg_71[15]_i_1_n_0
    SLICE_X51Y40         FDCE                                         f  c$ns_app_arg_141_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.924     0.924    clk
    SLICE_X51Y40         FDCE                                         r  c$ns_app_arg_141_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c$ns_app_arg_141_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 0.124ns (1.788%)  route 6.812ns (98.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.973     0.973    rst
    SLICE_X50Y33                                                      r  c$ns_app_arg_71[15]_i_1/I0
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  c$ns_app_arg_71[15]_i_1/O
                         net (fo=1377, routed)        5.839     6.936    c$ns_app_arg_71[15]_i_1_n_0
    SLICE_X51Y40         FDCE                                         f  c$ns_app_arg_141_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.924     0.924    clk
    SLICE_X51Y40         FDCE                                         r  c$ns_app_arg_141_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c$ns_app_arg_141_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 0.124ns (1.788%)  route 6.812ns (98.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.973     0.973    rst
    SLICE_X50Y33                                                      r  c$ns_app_arg_71[15]_i_1/I0
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  c$ns_app_arg_71[15]_i_1/O
                         net (fo=1377, routed)        5.839     6.936    c$ns_app_arg_71[15]_i_1_n_0
    SLICE_X51Y40         FDCE                                         f  c$ns_app_arg_141_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.924     0.924    clk
    SLICE_X51Y40         FDCE                                         r  c$ns_app_arg_141_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c$ns_app_arg_183_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 0.124ns (1.788%)  route 6.812ns (98.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.973     0.973    rst
    SLICE_X50Y33                                                      r  c$ns_app_arg_71[15]_i_1/I0
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  c$ns_app_arg_71[15]_i_1/O
                         net (fo=1377, routed)        5.839     6.936    c$ns_app_arg_71[15]_i_1_n_0
    SLICE_X50Y40         FDCE                                         f  c$ns_app_arg_183_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.924     0.924    clk
    SLICE_X50Y40         FDCE                                         r  c$ns_app_arg_183_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c$ns_app_arg_183_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 0.124ns (1.788%)  route 6.812ns (98.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.973     0.973    rst
    SLICE_X50Y33                                                      r  c$ns_app_arg_71[15]_i_1/I0
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  c$ns_app_arg_71[15]_i_1/O
                         net (fo=1377, routed)        5.839     6.936    c$ns_app_arg_71[15]_i_1_n_0
    SLICE_X50Y40         FDCE                                         f  c$ns_app_arg_183_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.924     0.924    clk
    SLICE_X50Y40         FDCE                                         r  c$ns_app_arg_183_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c$ns_app_arg_30_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 0.124ns (1.788%)  route 6.812ns (98.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.973     0.973    rst
    SLICE_X50Y33                                                      r  c$ns_app_arg_71[15]_i_1/I0
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  c$ns_app_arg_71[15]_i_1/O
                         net (fo=1377, routed)        5.839     6.936    c$ns_app_arg_71[15]_i_1_n_0
    SLICE_X50Y40         FDCE                                         f  c$ns_app_arg_30_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.924     0.924    clk
    SLICE_X50Y40         FDCE                                         r  c$ns_app_arg_30_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c$ns_app_arg_67_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 0.124ns (1.788%)  route 6.812ns (98.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.973     0.973    rst
    SLICE_X50Y33                                                      r  c$ns_app_arg_71[15]_i_1/I0
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  c$ns_app_arg_71[15]_i_1/O
                         net (fo=1377, routed)        5.839     6.936    c$ns_app_arg_71[15]_i_1_n_0
    SLICE_X50Y40         FDCE                                         f  c$ns_app_arg_67_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.924     0.924    clk
    SLICE_X50Y40         FDCE                                         r  c$ns_app_arg_67_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c$ns_app_arg_80_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 0.124ns (1.788%)  route 6.812ns (98.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.973     0.973    rst
    SLICE_X50Y33                                                      r  c$ns_app_arg_71[15]_i_1/I0
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  c$ns_app_arg_71[15]_i_1/O
                         net (fo=1377, routed)        5.839     6.936    c$ns_app_arg_71[15]_i_1_n_0
    SLICE_X51Y40         FDCE                                         f  c$ns_app_arg_80_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.924     0.924    clk
    SLICE_X51Y40         FDCE                                         r  c$ns_app_arg_80_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            c$ns_app_arg_132_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.795ns  (logic 0.124ns (1.825%)  route 6.671ns (98.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.973     0.973    rst
    SLICE_X50Y33                                                      r  c$ns_app_arg_71[15]_i_1/I0
    SLICE_X50Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  c$ns_app_arg_71[15]_i_1/O
                         net (fo=1377, routed)        5.698     6.795    c$ns_app_arg_71[15]_i_1_n_0
    SLICE_X50Y41         FDCE                                         f  c$ns_app_arg_132_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.924     0.924    clk
    SLICE_X50Y41         FDCE                                         r  c$ns_app_arg_132_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            c$ns_app_arg_213_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[0] (IN)
                         net (fo=5, unset)            0.410     0.410    x[0]
    SLICE_X46Y39         FDCE                                         r  c$ns_app_arg_213_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X46Y39         FDCE                                         r  c$ns_app_arg_213_reg[0]/C

Slack:                    inf
  Source:                 x[10]
                            (input port)
  Destination:            c$ns_app_arg_213_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[10] (IN)
                         net (fo=3, unset)            0.410     0.410    x[10]
    SLICE_X46Y40         FDCE                                         r  c$ns_app_arg_213_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X46Y40         FDCE                                         r  c$ns_app_arg_213_reg[10]/C

Slack:                    inf
  Source:                 x[11]
                            (input port)
  Destination:            c$ns_app_arg_213_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[11] (IN)
                         net (fo=2, unset)            0.410     0.410    x[11]
    SLICE_X46Y42         FDCE                                         r  c$ns_app_arg_213_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X46Y42         FDCE                                         r  c$ns_app_arg_213_reg[11]/C

Slack:                    inf
  Source:                 x[12]
                            (input port)
  Destination:            c$ns_app_arg_213_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[12] (IN)
                         net (fo=1, unset)            0.410     0.410    x[12]
    SLICE_X44Y40         FDCE                                         r  c$ns_app_arg_213_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X44Y40         FDCE                                         r  c$ns_app_arg_213_reg[12]/C

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            c$ns_app_arg_213_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[13] (IN)
                         net (fo=1, unset)            0.410     0.410    x[13]
    SLICE_X45Y40         FDCE                                         r  c$ns_app_arg_213_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X45Y40         FDCE                                         r  c$ns_app_arg_213_reg[13]/C

Slack:                    inf
  Source:                 x[14]
                            (input port)
  Destination:            c$ns_app_arg_213_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[14] (IN)
                         net (fo=1, unset)            0.410     0.410    x[14]
    SLICE_X47Y42         FDCE                                         r  c$ns_app_arg_213_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X47Y42         FDCE                                         r  c$ns_app_arg_213_reg[14]/C

Slack:                    inf
  Source:                 x[15]
                            (input port)
  Destination:            c$ns_app_arg_213_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[15] (IN)
                         net (fo=1, unset)            0.410     0.410    x[15]
    SLICE_X43Y43         FDCE                                         r  c$ns_app_arg_213_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X43Y43         FDCE                                         r  c$ns_app_arg_213_reg[15]/C

Slack:                    inf
  Source:                 x[16]
                            (input port)
  Destination:            c$ns_app_arg_213_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[16] (IN)
                         net (fo=1, unset)            0.410     0.410    x[16]
    SLICE_X43Y42         FDCE                                         r  c$ns_app_arg_213_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X43Y42         FDCE                                         r  c$ns_app_arg_213_reg[16]/C

Slack:                    inf
  Source:                 x[17]
                            (input port)
  Destination:            c$ns_app_arg_213_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[17] (IN)
                         net (fo=1, unset)            0.410     0.410    x[17]
    SLICE_X47Y43         FDCE                                         r  c$ns_app_arg_213_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X47Y43         FDCE                                         r  c$ns_app_arg_213_reg[17]/C

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            c$ns_app_arg_213_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.876ns period=5.753ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  x[1] (IN)
                         net (fo=6, unset)            0.410     0.410    x[1]
    SLICE_X46Y38         FDCE                                         r  c$ns_app_arg_213_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1534, unset)         0.432     0.432    clk
    SLICE_X46Y38         FDCE                                         r  c$ns_app_arg_213_reg[1]/C





