RCSTM8 COMPILER V2.44.12.199,  L99PM62DRV         11/13/12  11:08:07

QCW(0x009A3FE0)

RCSTM8 COMPILER V2.44.12.199, COMPILATION OF MODULE L99PM62DRV
OBJECT MODULE PLACED IN Debug\l99pm62drv.o
COMPILER INVOKED BY: OBJECT(Debug\l99pm62drv.o) PIN(C:\Raisonance\Ride\inc\STM8) PIN(C:\Raisonance\Ride\inc\ST7) PIN(C:\Raisonance\Ride\inc) WRV(0) STM8(SMALL) DEBUG DGC(data) AUTO OT(7,SIZE) PR(Debug\l99pm62drv.lst) CD CO SB INITSTATICVAR LAOB PIN(..\..\..\..\libraries\stm8s_stdperiph_driver\inc) PIN(..\..\inc) DEFINE(STM8AF52Ax) 

stmt level    source
   1          /**
   2            ******************************************************************************
   3            * @file    L99PM62drv.c
   4            * @author  Automotive Business Unit Europe / MCD Application Team
   5            * @version V1.0.0
   6            * @date    12-Sept-2012
   7            * @brief   STM8AF demo / L99PM62 driver (from rev 1.1.2.5 dated 2009/05/28)
   8            ******************************************************************************
   9            * @attention
  10            *
  11            * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  12            *
  13            * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  14            * You may not use this file except in compliance with the License.
  15            * You may obtain a copy of the License at:
  16            *
  17            *        http://www.st.com/software_license_agreement_liberty_v2
  18            *
  19            * Unless required by applicable law or agreed to in writing, software
  20            * distributed under the License is distributed on an "AS IS" BASIS,
  21            * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  22            * See the License for the specific language governing permissions and
  23            * limitations under the License.
  24            *
  25            ******************************************************************************
  26            */
  27          
  28          #define L99PM62DRV_C_MAJOR_VERSION  2
  29          #define L99PM62DRV_C_MINOR_VERSION  0
  30          #define L99PM62DRV_C_PATCH_VERSION  0
  31          
  32          #define GPIO_TOGGLE(a,b)  a->ODR^=b
  33          #define GPIO_LOW(a,b)  a->ODR&=~b
  34          #define GPIO_HIGH(a,b)   a->ODR|=b
  35          
  36          #include "L99PM62drv.h"
  37          #include "L99PM62drv_AL.h"
  38          
  39          #if L99PM62DRV_C_MAJOR_VERSION != L99PM62DRV_H_MAJOR_VERSION
              #error "Wrong version of L99PM62drv.H"
              #endif
  42          
  43          #if L99PM62DRV_C_MAJOR_VERSION != L99PM62DRV_AL_H_MAJOR_VERSION
              #error "Wrong version of L99PM62drv_AL.h"
              #endif
  46          
  47          /*******************************************************************************
  48          ******************* macros for generating debugging messages *******************
  49          *******************************************************************************/
  50          
  51          
  52          /*******************************************************************************
  53          ************************* Internal Constants and Variables *********************
  54          *******************************************************************************/
  55          
  56          
  57          /*******************************************************************************
  58          ********************************** Variables **********************************
  59          *******************************************************************************/
  60          
  61          static u8  CtrlReg1[2], CtrlReg1_old[2], /*!< Internal copy of L99PM62 control registers 1.
  62                   Bit order:  x[1]:15..8, x[0]:7..0 */
  63          CtrlReg2[2], CtrlReg2_old[2], /*!< Internal copy of L99PM62 control registers 2.
  64                   Bit order:  x[1]:15..8, x[0]:7..0 */
  65          CtrlReg3[2], CtrlReg3_old[2], /*!< Internal copy of L99PM62 control registers 3.
  66                   Bit order:  x[1]:15..8, x[0]:7..0 */
  67          CtrlReg4[2], CtrlReg4_old[2], /*!< Internal copy of L99PM62 control registers 4.
  68                   Bit order:  x[1]:15..8, x[0]:7..0 */
  69          CtrlReg5[2], CtrlReg5_old[2], /*!< Internal copy of L99PM62 control registers 5.
  70                   Bit order:  x[1]:15..8, x[0]:7..0 */
  71          CtrlReg6[2], CtrlReg6_old[2], /*!< Internal copy of L99PM62 control registers 6.
  72                   Bit order:  x[1]:15..8, x[0]:7..0 */
  73          StatReg1[2], /*!< Internal copy of L99PM62 status registers 1.
  74                   Bit order:  x[1]:15..8, x[0]:7..0 */
  75          StatReg2[2], /*!< Internal copy of L99PM62 status registers 2.
  76                   Bit order:  x[1]:15..8, x[0]:7..0 */
  77          StatReg3[2], /*!< Internal copy of L99PM62 status registers 3.
  78                   Bit order:  x[1]:15..8, x[0]:7..0 */
  79          ConfigReg[2], ConfigReg_old[2];
  80          
  81          static u8   GlobalStatusRegister;
  82          
  83          
  84          #ifdef  L99PM62DRV_DEV_ERROR_DETECT
  85          static u8    InitFlag = 0U;  /*!< Flag to notice if L99PM62drv_Init() was
  86                                          already called. 0..not called.*/
  87          #endif
  88          
  89          uint8_t count = 0;
  90          bool ErrorState;
  91          
  92          extern bool StartupCompleted;
  93          
  94          /*******************************************************************************
  95          ********************************** Functions ***********************************
  96          *******************************************************************************/
  97          
  98          
  99          #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 100          /******************************************************************************/
 101          /*! @fn         bool L99PM62drv_ReportError (u8 ServiceId, u8 ErrorId)
 102              @param[in]  ServiceId defines ID of failing function (service)
 103              @param[in]  ErrorId defines ID of Error
 104              @return         TRUE  .. to continue in interrupted function anyway
 105                                      like in run mode without L99PM62DRV_DEV_ERROR_DETECT,
 106                              FALSE .. to stop execution of interrupted function by return
 107                                       and to avoid any communication with L99PM62 device
 108              @brief
 109          Service for reporting of errors especially during development phase.
 110          This function is originally implemented as dummy function. It allows the user to
 111          implement his required functionality for instance error logging, settings of
 112          some user global error variables for detailed error localization etc.
 113          */
 114          /******************************************************************************/
 115          
 116          bool L99PM62drv_ReportError (u8 ServiceId, u8 ErrorId)
 117          {
 118   1        ServiceId = ServiceId;  /* to avoid error message parameter not used */
 119   1        ErrorId   = ErrorId;    /* to avoid error message parameter not used */
 120   1      
 121   1      #ifdef L99PM62DRV_DEV_ERROR_DETECT_EXEC_CONTINUE
       1        return TRUE;    /*  to continue in interrupted function anyway */
       1        /*    like in run mode without L99PM62DRV_DEV_ERROR_DETECT */
       1      #else
 125   1        return FALSE;   /*  to stop execution of interrupted function by return; */
 126   1        /*    and to avoid any communication with L99PM62 device */
 127   1      #endif
 128   1      }
 129          
 130          #endif
 131          /******************************************************************************/
 132          /*! @fn         void L99PM62drv_Init (void)
 133              @brief
 134          This module shall initialize the whole L99PM62 driver (internal data structure
 135          etc). It does not care about L99PM62 SPI adaptation layer nor SPI interface nor
 136          L99PM62 device itself. The SPI needs to be initialized earlier.
 137          Caveats: L99PM62drv can control just one L99PM62 device.
 138          This service should not be called during a running operation.
 139          */
 140          /******************************************************************************/
 141          
 142          void L99PM62drv_Init (void)
 143          {
 144   1        u8 i;
 145   1      
 146   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 147   1        InitFlag = 1U;  /* Flag to notice that L99PM62drv_Init()was already called*/
 148   1      #endif
 149   1      
 150   1        for (i = 0U; i < 2U; i++)
 151   1        {
 152   2          CtrlReg1[i] = 0U;
 153   2          CtrlReg2[i] = 0U;
 154   2          CtrlReg3[i] = 0U;
 155   2          CtrlReg4[i] = 0U;
 156   2          CtrlReg5[i] = 0U;
 157   2          CtrlReg6[i] = 0U;
 158   2          CtrlReg1_old[i] = 0U;
 159   2          CtrlReg2_old[i] = 0U;
 160   2          CtrlReg3_old[i] = 0U;
 161   2          CtrlReg4_old[i] = 0U;
 162   2          CtrlReg5[i] = 0U;
 163   2          CtrlReg5_old[i] = 0U;
 164   2          CtrlReg6[i] = 0U;
 165   2          CtrlReg6_old[i] = 0U;
 166   2          StatReg1[i] = 0U;
 167   2          StatReg2[i] = 0U;
 168   2          StatReg3[i] = 0U;
 169   2          ConfigReg[i] = 0U;
 170   2          ConfigReg_old[i] = 0U;
 171   2        }
 172   1        CtrlReg2[0] |= 0x03U; /* sets the default power on values*/
 173   1        CtrlReg3[0] |= 0x0CU;
 174   1        CtrlReg4[1] |= 0x14U;
 175   1        CtrlReg4[0] |= 0xF6U;
 176   1        CtrlReg5[1] |= 0x7fU;
 177   1        CtrlReg6[1] |= 0x7fU;
 178   1      }
 179          
 180          
 181          /******************************************************************************/
 182          /*! @fn             void L99PM62drv_WdgTrigger (void)
 183              @brief
 184          Function triggers the watchdog hardware. It has to be called cyclically by upper
 185          layer function (usually the watchdog manager) in order to prevent the watchdog
 186          hardware from expiring. Right timing is essential. For more detail see L99PM62
 187          datasheet. Affected register: CR1.0
 188          Note: Function writes internal copy of Control Register 1 to L99PM62 device via SPI.
 189          Function protects the user from taking care about special conditions related to
 190          WD handling after wake up from stand by modes.
 191          */
 192          /******************************************************************************/
 193          
 194          void L99PM62drv_WdgTrigger (void)
 195          {
 196   1      
 197   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 198   1        if (!InitFlag)
 199   1        {
 200   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_WdgTrigger, L99PM62DRV_EID_UNINIT))
 201   2          {
 202   3            return;
 203   3          }
 204   2        }
 205   1      #endif
 206   1        CtrlReg1[0] ^= 0x01U;           /* refresh WD */
 207   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR1,
 208   1                              CtrlReg1,
 209   1                              &GlobalStatusRegister,
 210   1                              CtrlReg1_old);
 211   1      }
 212          
 213          
 214          /******************************************************************************/
 215          /*! @fn         void L99PM62drv_SetStandbyMode(L99PM62drv_StandbyModeType mode)
 216              @param[in]  mode    defines type of stand by mode to be set
 217              @brief
 218          This function sets selected Stand by mode of the L99PM62 device.
 219          Affected register: CR0.20..21, CR2.20 (by L99PM62drv_SetVReg1CurrentMonitorOn)
 220          Function updates SW driver internal copy of Control Register 1 and the register is
 221          immediately sent to L99PM62 via SPI.
 222          Caveats: It is necessary to decrease power consumption from L99PM62 V1 voltage
 223          regulator after set Stand by mode V1. Most often it means to set immediately
 224          Halt mode of the MCU. It is necessary to take care also about Watchdog
 225          triggering. The best time for the function calling is just after the calling of
 226          L99PM62drv_WdgTrigger(); function in its regular watch dog time window. Function
 227          waits until both Control registers are transferred completely to L99PM62 via SPI.
 228          */
 229          /******************************************************************************/
 230          
 231          void L99PM62drv_SetStandbyMode (L99PM62drv_StandbyModeType mode)
 232          {
 233   1      
 234   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 235   1        if (!InitFlag)
 236   1        {
 237   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetStandbyMode, L99PM62DRV_EID_UNINIT))
 238   2          {
 239   3            return;
 240   3          }
 241   2        }
 242   1      #endif
 243   1        switch (mode)
 244   1        {
 245   2          case L99PM62DRV_STANDBYMODE_V1:
 246   2            CtrlReg1[0] |= 0x06U;
 247   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR1,
 248   2                                  CtrlReg1,
 249   2                                  &GlobalStatusRegister,
 250   2                                  CtrlReg1_old);
 251   2            CtrlReg1[0] &= (u8)~0x02U;
 252   2            break;
 253   2          case L99PM62DRV_STANDBYMODE_VBAT:
 254   2            CtrlReg1[0] &= ~0x04U;
 255   2            CtrlReg1[0] |= 0x02U;
 256   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR1,
 257   2                                  CtrlReg1,
 258   2                                  &GlobalStatusRegister,
 259   2                                  CtrlReg1_old);  /* should cause power off */
 260   2            CtrlReg1[0] &= (u8)~0x012;            /* line should not be reached */
 261   2            break;
 262   2          default:
 263   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 264   2            L99PM62drv_ReportError (SID_L99PM62drv_SetStandbyMode, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE);
 265   2      #endif
 266   2            return;
 267   2        }
 268   1      }
 269          
 270          /******************************************************************************/
 271          /*! @fn        void L99PM62drv_SetOut1Mode (L99PM6252drv_Out1ModeType mode)
 272            @param[in] mode defines  mode for HS output 1
 273              @brief
 274          Function controls HS output1 of L99PM62. Affected register: CR1.8
 275          Note: Function updates SW driver internal copy of Control Register 1 and the
 276          register is immediately sent to L99PM62 via SPI.
 277          */
 278          /******************************************************************************/
 279          
 280          void L99PM62drv_SetOut1Mode (L99PM62drv_Out1ModeType mode)
 281          {
 282   1      
 283   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 284   1        if (!InitFlag)
 285   1        {
 286   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetOut1Mode, L99PM62DRV_EID_UNINIT))
 287   2          {
 288   3            return;
 289   3          }
 290   2        }
 291   1        if ((mode != L99PM62DRV_OUT1_MODE_PWM1) && (mode != L99PM62DRV_OUT1_MODE_TIMER1))
 292   1        {
 293   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetOut1Mode, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
 294   2          {
 295   3            return;
 296   3          }
 297   2        }
 298   1      #endif
 299   1        CtrlReg1[1] &= (u8)~0x01U;
 300   1        CtrlReg1[1] |= (u8)mode & 0x01U;
 301   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR1,
 302   1                              CtrlReg1,
 303   1                              &GlobalStatusRegister,
 304   1                              CtrlReg1_old);
 305   1      }
 306          
 307          
 308          /******************************************************************************/
 309          /*! @fn        void L99PM62drv_SetOut2Mode (L99PM6252drv_Out2ModeType mode)
 310            @param[in] mode defines  mode for HS output 2
 311              @brief
 312          Function controls HS output2 of L99PM62. Affected register: CR1.9
 313          Note: Function updates SW driver internal copy of Control Register 1
 314          and the register is immediately sent to L99PM62 via SPI.
 315          */
 316          /******************************************************************************/
 317          void L99PM62drv_SetOut2Mode (L99PM62drv_Out2ModeType mode)
 318          {
 319   1      
 320   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 321   1        if (!InitFlag)
 322   1        {
 323   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetOut2Mode, L99PM62DRV_EID_UNINIT))
 324   2          {
 325   3            return;
 326   3          }
 327   2        }
 328   1      
 329   1        if ((mode != L99PM62DRV_OUT2_MODE_PWM2) && (mode != L99PM62DRV_OUT2_MODE_TIMER2))
 330   1        {
 331   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetOut2Mode, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
 332   2          {
 333   3            return;
 334   3          }
 335   2        }
 336   1      #endif
 337   1        CtrlReg1[1] &= (u8)~0x02U;
 338   1        CtrlReg1[1] |= ((u8)mode & 0x01U) << 1;
 339   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR1,
 340   1                              CtrlReg1,
 341   1                              &GlobalStatusRegister,
 342   1                              CtrlReg1_old);
 343   1      }
 344          
 345          /******************************************************************************/
 346          /*! @fn        void L99PM62drv_SetOut3Mode (L99PM6252drv_Out3ModeType mode)
 347            @param[in] mode defines  mode for HS output 3
 348              @brief
 349          Function controls HS output3 of L99PM62. Affected register: CR1.10
 350          Note: Function updates SW driver internal copy of Control Register 1
 351          and the register is immediately sent to L99PM62 via SPI.
 352          */
 353          /******************************************************************************/
 354          void L99PM62drv_SetOut3Mode (L99PM62drv_Out3ModeType mode)
 355          {
 356   1      
 357   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 358   1        if (!InitFlag)
 359   1        {
 360   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetOut3Mode, L99PM62DRV_EID_UNINIT))
 361   2          {
 362   3            return;
 363   3          }
 364   2        }
 365   1        if ((mode != L99PM62DRV_OUT3_MODE_FSO) && (mode != L99PM62DRV_OUT3_MODE_PWM3))
 366   1        {
 367   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetOut3Mode, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
 368   2          {
 369   3            return;
 370   3          }
 371   2        }
 372   1      #endif
 373   1        CtrlReg1[1] &= (u8)~0x04U;
 374   1        CtrlReg1[1] |= ((u8)mode & 0x01U) << 2;
 375   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR1,
 376   1                              CtrlReg1,
 377   1                              &GlobalStatusRegister,
 378   1                              CtrlReg1_old);
 379   1      }
 380          
 381          /******************************************************************************/
 382          /*! @fn        void L99PM62drv_SetOut4Mode (L99PM6252drv_Out4ModeType mode)
 383            @param[in] mode defines  mode for HS output 4
 384              @brief
 385          Function controls HS output4 of L99PM62. Affected register: CR1.12..13
 386          Note: Function updates SW driver internal copy of Control Register 1
 387          and the register is immediately sent to L99PM62 via SPI.
 388          */
 389          /******************************************************************************/
 390          void L99PM62drv_SetOut4Mode (L99PM62drv_Out4ModeType mode)
 391          {
 392   1      
 393   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 394   1        s8 tmp;
 395   1      
 396   1        if (!InitFlag)
 397   1        {
 398   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetOut4Mode, L99PM62DRV_EID_UNINIT))
 399   2          {
 400   3            return;
 401   3          }
 402   2        }
 403   1        tmp = (s8)mode;
 404   1        if ((tmp < (s8)L99PM62DRV_OUT4_MODE_OFF) || (tmp > (s8)L99PM62DRV_OUT4_MODE_TIMER2))
 405   1        {
 406   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetOut4Mode, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
 407   2          {
 408   3            return;
 409   3          }
 410   2        }
 411   1      #endif
 412   1        CtrlReg1[1] &= (u8)~0x30U;
 413   1        CtrlReg1[1] |= ((u8)mode & 0x03U) << 4;
 414   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR1,
 415   1                              CtrlReg1,
 416   1                              &GlobalStatusRegister,
 417   1                              CtrlReg1_old);
 418   1      }
 419          
 420          /******************************************************************************/
 421          /*! @fn        void L99PM62drv_SetOutHSMode (L99PM6252drv_OutHSModeType mode)
 422            @param[in] mode defines  mode for HS output HS
 423              @brief
 424          Function controls HS outputHS of L99PM62. Affected register: CR1.14..15,11
 425          Note: Function updates SW driver internal copy of Control Register 1
 426          and the register is immediately sent to L99PM62 via SPI.
 427          */
 428          /******************************************************************************/
 429          void L99PM62drv_SetOutHSMode (L99PM62drv_OutHSModeType mode)
 430          {
 431   1      
 432   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 433   1        s8 tmp;
 434   1      
 435   1        if (!InitFlag)
 436   1        {
 437   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetOutHSMode, L99PM62DRV_EID_UNINIT))
 438   2          {
 439   3            return;
 440   3          }
 441   2        }
 442   1        tmp = (s8)mode;
 443   1        if ((tmp < (s8)L99PM62DRV_OUTHS_MODE_OFF) || (tmp > (s8)L99PM62DRV_OUTHS_MODE_ON))
 444   1        {
 445   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetOutHSMode, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
 446   2          {
 447   3            return;
 448   3          }
 449   2        }
 450   1      #endif
 451   1        switch (mode)
 452   1        {
 453   2          case L99PM62DRV_OUTHS_MODE_OFF:
 454   2          case L99PM62DRV_OUTHS_MODE_TIMER1:
 455   2          case L99PM62DRV_OUTHS_MODE_PWM4:
 456   2          case L99PM62DRV_OUTHS_MODE_TIMER2:
 457   2            CtrlReg1[1] &= (u8)~0xC8U;
 458   2            CtrlReg1[1] |= ((u8)mode & 0x03U) << 6;
 459   2            break;
 460   2          case L99PM62DRV_OUTHS_MODE_PWM3:
 461   2            CtrlReg1[1] &= (u8)~0xC8U;
 462   2            CtrlReg1[1] |= 0x08;
 463   2            break;
 464   2          case L99PM62DRV_OUTHS_MODE_ON:
 465   2            CtrlReg1[1] &= (u8)~0xC8U;
 466   2            CtrlReg1[1] |= 0x48;
 467   2            break;
 468   2          default :
 469   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 470   2            L99PM62drv_ReportError (SID_L99PM62drv_SetOutHSAutorecovery, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE);
 471   2      #endif
 472   2            return;                 /* parameter value out of range */
 473   2      
 474   2        }
 475   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR1,
 476   1                              CtrlReg1,
 477   1                              &GlobalStatusRegister,
 478   1                              CtrlReg1_old);
 479   1      }
 480          
 481          
 482          /******************************************************************************/
 483          /*! @fn             void L99PM62drv_SetOutHSAutorecovery (L99PM62drv_EnableType autorecoveryMode)
 484              @param[in]      autorecoveryMode  sets autorecovery functionality for OUT HS output
 485              @brief
 486          Function enables/disables autorecovery functionality for OUT HS output of L99PM62.
 487          Affected register: CR4.13
 488          Note: Function updates SW driver internal copy of Control Register 4 and the
 489          register is immediately sent to L99PM62 via SPI.
 490          */
 491          /******************************************************************************/
 492          
 493          void L99PM62drv_SetOutHSAutorecovery (L99PM62drv_EnableType autorecoveryMode)
 494          {
 495   1      
 496   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 497   1        if (!InitFlag)
 498   1        {
 499   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetOutHSAutorecovery, L99PM62DRV_EID_UNINIT))
 500   2          {
 501   3            return;
 502   3          }
 503   2        }
 504   1      #endif
 505   1        switch (autorecoveryMode)
 506   1        {
 507   2          case L99PM62DRV_DISABLE:
 508   2            CtrlReg4[1] &= (u8)~0x20U;
 509   2            break;
 510   2          case L99PM62DRV_ENABLE:
 511   2            CtrlReg4[1] |= 0x20U;
 512   2            break;
 513   2          default:
 514   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 515   2            L99PM62drv_ReportError (SID_L99PM62drv_SetOutHSAutorecovery, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE);
 516   2      #endif
 517   2            return;                 /* parameter value out of range */
 518   2        }
 519   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR4,
 520   1                              CtrlReg4,
 521   1                              &GlobalStatusRegister,
 522   1                              CtrlReg4_old);
 523   1      }
 524          
 525          
 526          /******************************************************************************/
 527          /*! @fn             void L99PM62drv_SetRelayOutput (L99PM62drv_RelayOutputType value)
 528              @param[in]      value describes which relay will be set to which state
 529                              (or not changed)
 530              @brief
 531          Function controls LS relay outputs of L99PM62. Affected register: CR1.6..7
 532          Note: Function updates SW driver internal copy of Control Register 1
 533          and the register is immediately sent to L99PM62 via SPI.
 534          
 535          */
 536          /******************************************************************************/
 537          /*! @def REL1_ON
 538          For internal purpose of L99PM62drv_SetRelayOutput() only */
 539          /*! @def REL1_OFF
 540          For internal purpose of L99PM62drv_SetRelayOutput() only */
 541          /*! @def REL2_ON
 542          For internal purpose of L99PM62drv_SetRelayOutput() only */
 543          /*! @def REL2_OFF
 544          For internal purpose of L99PM62drv_SetRelayOutput() only */
 545          
 546          #define REL1_ON     (CtrlReg1[0] |= 0x40U)
 547          #define REL1_OFF    (CtrlReg1[0] &= (u8)~0x40U)
 548          #define REL2_ON     (CtrlReg1[0] |= 0x80U)
 549          #define REL2_OFF    (CtrlReg1[0] &= (u8)~0x80U)
 550          
 551          void L99PM62drv_SetRelayOutput (L99PM62drv_RelayOutputType value)
 552          {
 553   1      
 554   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 555   1        if (!InitFlag)
 556   1        {
 557   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetRelayOutput, L99PM62DRV_EID_UNINIT))
 558   2          {
 559   3            return;
 560   3          }
 561   2        }
 562   1      #endif
 563   1        switch (value)
 564   1        {
 565   2          case RELAYOUTPUT_OFF_OFF:   /* Switch both relays off. */
 566   2            REL1_OFF;
 567   2            REL2_OFF;
 568   2            break;
 569   2          case RELAYOUTPUT_ON_OFF:    /* Switch relay REL1 on and REL2 off.*/
 570   2            REL1_ON;
 571   2            REL2_OFF;
 572   2            break;
 573   2          case RELAYOUTPUT_OFF_ON:    /* Switch relay REL1 off and REL2 on.*/
 574   2            REL1_OFF;
 575   2            REL2_ON;
 576   2            break;
 577   2          case RELAYOUTPUT_ON_ON:     /* Switch both relays on.*/
 578   2            REL1_ON;
 579   2            REL2_ON;
 580   2            break;
 581   2          case RELAYOUTPUT_OFF_X:     /* Switch relay REL1 off and refresh
 582   2                                                    previous state of REL2 (don’t change).*/
 583   2            REL1_OFF;
 584   2            break;
 585   2          case RELAYOUTPUT_ON_X:      /* Switch relay REL1 on and refresh
 586   2                                                    previous stateof REL2 (don’t change).*/
 587   2            REL1_ON;
 588   2            break;
 589   2          case RELAYOUTPUT_X_OFF:     /* Switch relay REL2 off and refresh
 590   2                                                    previous state of REL1 (don’t change).*/
 591   2            REL2_OFF;
 592   2            break;
 593   2          case RELAYOUTPUT_X_ON:      /* Switch relay REL2 on and refresh
 594   2                                                    previous state of REL1 (don’t change).*/
 595   2            REL2_ON;
 596   2            break;
 597   2          default:
 598   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 599   2            L99PM62drv_ReportError (SID_L99PM62drv_SetRelayOutput, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE);
 600   2      #endif
 601   2            return;                 /* parameter value out of range */
 602   2        }
 603   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR1,
 604   1                              CtrlReg1,
 605   1                              &GlobalStatusRegister,
 606   1                              CtrlReg1_old);
 607   1      
 608   1      }
 609          
 610          
 611          /******************************************************************************/
 612          /*! @fn             void L99PM62drv_SetVoltageReg2Mode (L99PM62drv_VoltageReg2ModeType mode)
 613              @param[in]      mode defines mode of Voltage regulator 2 to be set
 614              @brief
 615          Function controls Voltage regulator 2 mode of L99PM62. Affected register: CR1.4..5
 616          Note: Function updates SW driver internal copy of Control Register 1
 617          and the register is immediately sent to L99PM62 via SPI.
 618          */
 619          /******************************************************************************/
 620          
 621          void L99PM62drv_SetVoltageReg2Mode (L99PM62drv_VoltageReg2ModeType mode)
 622          {
 623   1      
 624   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 625   1        s8 tmp;
 626   1      
 627   1        if (!InitFlag)
 628   1        {
 629   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetVoltageReg2Mode, L99PM62DRV_EID_UNINIT))
 630   2          {
 631   3            return;
 632   3          }
 633   2        }
 634   1        tmp = (s8)mode;
 635   1        if ((tmp < (s8)L99PM62DRV_VOLTAGE_REG2_OFF) || (tmp > (s8)L99PM62DRV_VOLTAGE_REG2_ON))
 636   1        {
 637   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetVoltageReg2Mode, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE))
 638   2          {
 639   3            return;
 640   3          }
 641   2        }
 642   1      #endif
 643   1      
 644   1        CtrlReg1[0] &= (u8)~0x30U;
 645   1        CtrlReg1[0] |= (u8)((mode & 0x03) << 4);
 646   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR1,
 647   1                              CtrlReg1,
 648   1                              &GlobalStatusRegister,
 649   1                              CtrlReg1_old);
 650   1      }
 651          
 652          
 653          /******************************************************************************/
 654          /*! @fn             void L99PM62drv_SetTimer1 ( L99PM62drv_Timer1PeriodType period,
 655                          L99PM62drv_Timer1ONTimeType ontime)
 656              @param[in]      period defines period of L99PM62 Timer 1
 657              @param[in]      ontime defines the part of period where the L99PM62 Timer 1
 658                              output is set to 1.
 659              @brief
 660          Function controls Timer1 of L99PM62. Affected register: CR3.12..14
 661          Note: Function updates SW driver internal copy of Control Register 3
 662          and the register is immediately sent to L99PM62 via SPI.
 663          */
 664          /******************************************************************************/
 665          
 666          void L99PM62drv_SetTimer1 (L99PM62drv_Timer1PeriodType period, L99PM62drv_Timer1ONTimeType ontime)
 667          {
 668   1      
 669   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 670   1        s8 tmp;
 671   1      
 672   1        if (!InitFlag)
 673   1        {
 674   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetTimer1, L99PM62DRV_EID_UNINIT))
 675   2          {
 676   3            return;
 677   3          }
 678   2        }
 679   1        tmp = (s8)period;
 680   1        if ((tmp < (s8)L99PM62DRV_TIMER1PERIOD_1) || (tmp > (s8)L99PM62DRV_TIMER1PERIOD_4))
 681   1        {
 682   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetTimer1, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE))
 683   2          {
 684   3            return;
 685   3          }
 686   2        }
 687   1        if ((ontime != L99PM62DRV_TIMER1ONTIME_10) && (ontime != L99PM62DRV_TIMER1ONTIME_20))
 688   1        {
 689   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetTimer1, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
 690   2          {
 691   3            return;
 692   3          }
 693   2        }
 694   1      #endif
 695   1      
 696   1        CtrlReg3[1] &= (u8)~0x70U;
 697   1        CtrlReg3[1] |= (u8)((u8)ontime << 6) & 0x40U;
 698   1        CtrlReg3[1] |= (u8)((u8)period << 4) & 0x30U;
 699   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR3,
 700   1                              CtrlReg3,
 701   1                              &GlobalStatusRegister,
 702   1                              CtrlReg3_old);
 703   1      }
 704          
 705          
 706          /******************************************************************************/
 707          /*! @fn             void L99PM62drv_SetTimer2 ( L99PM62drv_Timer2PeriodType period,
 708                          L99PM62drv_Timer2ONTimeType ontime)
 709              @param[in]      period defines period of L99PM62 Timer 2
 710              @param[in]      ontime defines the part of period where the L99PM62 Timer 2
 711                              output is set to 1.
 712              @brief
 713          Function controls timer2 of L99PM62. Affected register: CR3.8..10
 714          Note: Function updates SW driver internal copy of Control Register 3
 715          and the register is immediately sent to L99PM62 via SPI.
 716          */
 717          /******************************************************************************/
 718          
 719          void L99PM62drv_SetTimer2 (L99PM62drv_Timer2PeriodType period, L99PM62drv_Timer2ONTimeType ontime)
 720          {
 721   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 722   1        s8 tmp;
 723   1      
 724   1        if (!InitFlag)
 725   1        {
 726   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetTimer2, L99PM62DRV_EID_UNINIT))
 727   2          {
 728   3            return;
 729   3          }
 730   2        }
 731   1        tmp = (s8)period;
 732   1        if ((tmp < (s8)L99PM62DRV_TIMER2PERIOD_10) || (tmp > (s8)L99PM62DRV_TIMER2PERIOD_200))
 733   1        {
 734   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetTimer2, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE))
 735   2          {
 736   3            return;
 737   3          }
 738   2        }
 739   1        if ((ontime != L99PM62DRV_TIMER2ONTIME_01) && (ontime != L99PM62DRV_TIMER2ONTIME_1))
 740   1        {
 741   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetTimer2, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
 742   2          {
 743   3            return;
 744   3          }
 745   2        }
 746   1      #endif
 747   1        CtrlReg3[1] &= (u8)~0x07U;
 748   1        CtrlReg3[1] |= (u8)((u8)ontime << 2) & 0x04U;
 749   1        CtrlReg3[1] |= (u8)((u8)period ) & 0x03U;
 750   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR3,
 751   1                              CtrlReg3,
 752   1                              &GlobalStatusRegister,
 753   1                              CtrlReg3_old);
 754   1      }
 755          
 756          
 757          
 758          /******************************************************************************/
 759          /*! @fn             void L99PM62drv_SetWUInputMode (u8 mask, L99PM62drv_WUInputModeType mode)
 760              @param[in]      mask sets WU input mode to be changed.
 761                              Range: 0x00..0x0F
 762                                  Bit 0:  1 = Mask is active for WU1,
 763                                          0 = Mask is not active for WU1.
 764                                  Bit 1:  1 = Mask is active for WU2,
 765                                          0 = Mask is not active for WU2.
 766                                  Bit 2:  1 = Mask is active for WU3,
 767                                          0 = Mask is not active for WU3.
 768                              Following constants are defined in L99PM62drv.h file:
 769                              L99PM62DRV_MASK_WU1, L99PM62DRV_MASK_WU2, L99PM62DRV_MASK_WU3,
 770                              L99PM62DRV_MASK_WU4.
 771                              Example: L99PM62DRV_MASK_WU2 | L99PM62DRV_MASK_WU3
 772                              … mask is active for WU2 and WU3.
 773              @param[in]      mode describes mode (pull up/pull down) for dig. WU Inputs.
 774              @brief
 775          Function sets mode (current source / current sink) for digital wake up inputs
 776          WU1, WU2, and WU3 of L99PM62. Affected register: CR2.4..6
 777          Note: Function updates SW driver internal copy of Control Register 2
 778          and the register is immediately sent to L99PM62 via SPI.
 779          */
 780          /******************************************************************************/
 781          
 782          void L99PM62drv_SetWUInputMode (u8 mask, L99PM62drv_WUInputModeType mode)
 783          {
 784   1      
 785   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 786   1        if (!InitFlag)
 787   1        {
 788   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetWUInputMode, L99PM62DRV_EID_UNINIT))
 789   2          {
 790   3            return;
 791   3          }
 792   2        }
 793   1        if (mask & (u8)~0x0FU)
 794   1        {
 795   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetWUInputMode, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE))
 796   2          {
 797   3            return;
 798   3          }
 799   2        }
 800   1        if ((mode != L99PM62DRV_WU_INPUT_MODE_CUR_SINK) && (mode != L99PM62DRV_WU_INPUT_MODE_CUR_SOURCE))
 801   1        {
 802   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetWUInputMode, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
 803   2          {
 804   3            return;
 805   3          }
 806   2        }
 807   1      #endif
 808   1      
 809   1        if (mask & L99PM62DRV_MASK_WU1)
 810   1        {
 811   2          if (mode == L99PM62DRV_WU_INPUT_MODE_CUR_SINK)
 812   2          {
 813   3            CtrlReg2[0] &= (u8)~0x10U;
 814   3          }
 815   2          else
 816   2          {
 817   3            CtrlReg2[0] |= 0x10U;
 818   3          }
 819   2        }
 820   1        if (mask & L99PM62DRV_MASK_WU2)
 821   1        {
 822   2          if (mode == L99PM62DRV_WU_INPUT_MODE_CUR_SINK)
 823   2          {
 824   3            CtrlReg2[0] &= (u8)~0x20U;
 825   3          }
 826   2          else
 827   2          {
 828   3            CtrlReg2[0] |= 0x20U;
 829   3          }
 830   2        }
 831   1        if (mask & L99PM62DRV_MASK_WU3)
 832   1        {
 833   2          if (mode == L99PM62DRV_WU_INPUT_MODE_CUR_SINK)
 834   2          {
 835   3            CtrlReg2[0] &= (u8)~0x40U;
 836   3          }
 837   2          else
 838   2          {
 839   3            CtrlReg2[0] |= 0x40U;
 840   3          }
 841   2        }
 842   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR2,
 843   1                              CtrlReg2,
 844   1                              &GlobalStatusRegister,
 845   1                              CtrlReg2_old);
 846   1      }
 847          
 848          
 849          /******************************************************************************/
 850          /*! @fn             void L99PM62drv_EnableWakeupSource (u8 mask, u8 bitpattern)
 851             @param[in]      mask sets wakeup source to be changed.
 852               Range: 0x00..0xFF
 853               Bit 0: 1 = Mask is active for WU1,0 = Mask is not active for WU1.
 854               Bit 1: 1 = Mask is active for WU2,0 = Mask is not active for WU2.
 855               Bit 2: 1 = Mask is active for WU3,0 = Mask is not active for WU3.
 856               Following constants are defined in L99PM62drv.h file:
 857               L99PM62DRV_MASK_WU1, L99PM62DRV_MASK_WU2,L99PM62DRV_MASK_WU3
 858           @param[in]  Disables / enables wakeup functionality separately for each
 859           wake up source. Particular bits are related to relevant wakeup sources in
 860           the same order as are defined by masks (see above). Each bit = 1 (default)
 861           enables related wakeup source and each bit = 0 disables related wakeup source
 862              @brief
 863          Function enables / disables wakeup functionality separately for each wake up
 864          source defined by mask. Affected register: CR2.0..3
 865          Note: Function updates SW driver internal copy of Control Register 2
 866          and the register is immediately sent to L99PM62 via SPI.
 867          */
 868          /******************************************************************************/
 869          
 870          void L99PM62drv_EnableWakeupSource (u8 mask, u8 bitpattern)
 871          {
 872   1      
 873   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 874   1        if (!InitFlag)
 875   1        {
 876   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_EnableWakeupSource, L99PM62DRV_EID_UNINIT))
 877   2          {
 878   3            return;
 879   3          }
 880   2        }
 881   1      #endif
 882   1        CtrlReg2[0] &= (u8)~(mask & 0x07U);
 883   1        CtrlReg2[0] |= (bitpattern & mask) & 0x07U;
 884   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR2,
 885   1                              CtrlReg2,
 886   1                              &GlobalStatusRegister,
 887   1                              CtrlReg2_old);
 888   1      }
 889          
 890          
 891          /******************************************************************************/
 892          /*! @fn             void L99PM62drv_SetResetThresholdLevel (L99PM62drv_ResetThresholdLevelType level)
 893              @param[in]      level defines reset threshold level value
 894              @brief
 895          Function sets reset threshold level of L99PM62. Affected register: CR4.8..9
 896          Note: Function updates SW driver internal copy of Control Register 4
 897          and the register is immediately sent to L99PM62 via SPI.
 898          */
 899          /******************************************************************************/
 900          
 901          void L99PM62drv_SetResetThresholdLevel (L99PM62drv_ResetThresholdLevelType level)
 902          {
 903   1      
 904   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 905   1        if (!InitFlag)
 906   1        {
 907   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetResetThresholdLevel, L99PM62DRV_EID_UNINIT))
 908   2          {
 909   3            return;
 910   3          }
 911   2        }
 912   1      #endif
 913   1        switch (level)
 914   1        {
 915   2          case  L99PM62DRV_RESET_THRESHOLD_3800:
 916   2            CtrlReg4[1] |= (u8)0x03U;
 917   2            break;
 918   2          case  L99PM62DRV_RESET_THRESHOLD_4100:
 919   2            CtrlReg4[1] &= (u8)~0x03U;
 920   2            CtrlReg4[1] |= 0x02U;
 921   2            break;
 922   2          case  L99PM62DRV_RESET_THRESHOLD_4350:
 923   2            CtrlReg4[1] &= (u8)~0x03U;
 924   2            CtrlReg4[1] |= 0x01U;
 925   2            break;
 926   2          case  L99PM62DRV_RESET_THRESHOLD_4600:
 927   2            CtrlReg4[1] &= (u8)~0x03U;
 928   2            break;
 929   2          default:
 930   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 931   2            L99PM62drv_ReportError (SID_L99PM62drv_SetResetThresholdLevel, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE);
 932   2      #endif
 933   2            return;
 934   2        }
 935   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR4,
 936   1                              CtrlReg4,
 937   1                              &GlobalStatusRegister,
 938   1                              CtrlReg4_old);
 939   1      }
 940          
 941          
 942          /******************************************************************************/
 943          /*! @fn             void L99PM62drv_SetInputFilterMode (u8 mask, L99PM62drv_InputFilterModeType mode)
 944              @param[in]      mask sets which WU input filter settings will be changed.
 945                              Range: 0x00 .. 0x0F
 946                              Bit 0:  1 = Mask is active for WU1,
 947                                      0 = Mask is not active for WU1.
 948                              Bit 1:  1 = Mask is active for WU2,
 949                                      0 = Mask is not active for WU2.
 950                              Bit 2:  1 = Mask is active for WU3,
 951                                      0 = Mask is not active for WU3.
 952                              Following constants are defined in L99PM62drv.h file:
 953                              L99PM62DRV_MASK_WU1, L99PM62DRV_MASK_WU2, L99PM62DRV_MASK_WU3
 954                              Example: L99PM62DRV_MASK_WU1 | L99PM62DRV_MASK_WU3 …
 955                              mask is active for WU1 and WU3.
 956              @param[in]      mode sets filter timing for related WU inputs.
 957              @brief
 958          Function controls filter for digital wake up inputs WU1, WU2 and WU3 of L99PM62.
 959          Affected register: CR2.8..13
 960          Note: Function updates SW driver internal copy of Control Register 2
 961          and the register is immediately sent to L99PM62 via SPI.
 962          */
 963          /******************************************************************************/
 964          
 965          void L99PM62drv_SetInputFilterMode (u8 mask, L99PM62drv_InputFilterModeType mode)
 966          {
 967   1      
 968   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
 969   1        s8 tmp;
 970   1      
 971   1        if (!InitFlag)
 972   1        {
 973   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetInputFilterMode, L99PM62DRV_EID_UNINIT))
 974   2          {
 975   3            return;
 976   3          }
 977   2        }
 978   1        if (mask & (u8)~0x0FU)
 979   1        {
 980   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetInputFilterMode, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE))
 981   2          {
 982   3            return;
 983   3          }
 984   2        }
 985   1        tmp = (s8)mode;
 986   1        if ((tmp < (s8)L99PM62DRV_IN_FILTER_64) || (tmp > (s8)L99PM62DRV_IN_FILTER_800_TIMER1))
 987   1        {
 988   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetInputFilterMode, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
 989   2          {
 990   3            return;
 991   3          }
 992   2        }
 993   1      #endif
 994   1      
 995   1        if (mask & L99PM62DRV_MASK_WU1)
 996   1        {
 997   2          CtrlReg2[1] &= (u8)~0x03U;
 998   2          CtrlReg2[1] |= (u8)((u8)mode) & 0x03U;
 999   2        }
1000   1        if (mask & L99PM62DRV_MASK_WU2)
1001   1        {
1002   2          CtrlReg2[1] &= (u8)~0x0CU;
1003   2          CtrlReg2[1] |= (u8)((u8)mode << 2) & 0x0CU;
1004   2        }
1005   1        if (mask & L99PM62DRV_MASK_WU3)
1006   1        {
1007   2          CtrlReg2[1] &= (u8)~0x30U;
1008   2          CtrlReg2[1] |= (u8)((u8)mode << 4) & 0x30U;
1009   2        }
1010   1      
1011   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR2,
1012   1                              CtrlReg2,
1013   1                              &GlobalStatusRegister,
1014   1                              CtrlReg2_old);
1015   1      }
1016          
1017          
1018          
1019          /******************************************************************************/
1020          /*!@fn             void L99PM62drv_LinSetup (L99PM62drv_EnableType pullUpMode,
1021                          L99PM62drv_EnableType TxDToutMode) {
1022           @param[in]     pullUpMode enables pullup in the LIN bus
1023           @param[in]   TxDToutMode enables LIN dominant TxD timeout
1024             @brief
1025          Function sets LIN configuration. Affected register: CR4.5, 4.7
1026          Note: Function updates SW driver internal copy of Control Register 4
1027          and the register is immediately sent to L99PM62 via SPI.
1028          */
1029          /******************************************************************************/
1030          
1031          void L99PM62drv_LinSetup (L99PM62drv_EnableType pullUpMode, L99PM62drv_EnableType TxDToutMode)
1032          {
1033   1      
1034   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1035   1        if (!InitFlag)
1036   1        {
1037   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_LinSetup, L99PM62DRV_EID_UNINIT))
1038   2          {
1039   3            return;
1040   3          }
1041   2        }
1042   1        if (pullUpMode != L99PM62DRV_DISABLE && pullUpMode != L99PM62DRV_ENABLE )
1043   1        {
1044   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_LinSetup, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE))
1045   2          {
1046   3            return;
1047   3          }
1048   2        }
1049   1        if (TxDToutMode != L99PM62DRV_DISABLE && TxDToutMode != L99PM62DRV_ENABLE )
1050   1        {
1051   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_LinSetup, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
1052   2          {
1053   3            return;
1054   3          }
1055   2        }
1056   1      #endif
1057   1      
1058   1        if (pullUpMode == L99PM62DRV_DISABLE)
1059   1        {
1060   2          CtrlReg4[0] &= (u8)~0x80U;
1061   2        }
1062   1        else if (pullUpMode == L99PM62DRV_ENABLE)
1063   1        {
1064   2          CtrlReg4[0] |= 0x80U;
1065   2        }
1066   1      
1067   1        if (TxDToutMode == L99PM62DRV_DISABLE)
1068   1        {
1069   2          CtrlReg4[0] &= (u8)~0x20U;
1070   2        }
1071   1        else if (TxDToutMode == L99PM62DRV_ENABLE)
1072   1        {
1073   2          CtrlReg4[0] |= 0x20U;
1074   2        }
1075   1      
1076   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR4,
1077   1                              CtrlReg4,
1078   1                              &GlobalStatusRegister,
1079   1                              CtrlReg4_old);
1080   1      }
1081          
1082          /******************************************************************************/
1083          /*! @fn             void L99PM62drv_SetVsLockoutMode (L99PM62drv_VsLockoutModeType mode)
1084              @param[in]      mode selects L99PM62 behavior after Vs recovery
1085              @brief
1086          Function enables automatic recovery of outputs after Vs over/under-voltage recovery
1087          of L99PM62. If VsLockoutMode set to Enable, the outputs remains off after
1088          VS  Over-/Undervoltage recovery until the Vs Over-/Undervoltage Status Bits) are
1089          cleared. Affected register: CR4.12
1090          Note: Function updates SW driver internal copy of Control Register 4
1091          and the register is immediately sent to L99PM62 via SPI.
1092          */
1093          /******************************************************************************/
1094          void L99PM62drv_SetVsLockoutMode (L99PM62drv_EnableType VsLockoutMode)
1095          {
1096   1      
1097   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1098   1        if (!InitFlag)
1099   1        {
1100   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetVsLockoutMode, L99PM62DRV_EID_UNINIT))
1101   2          {
1102   3            return;
1103   3          }
1104   2        }
1105   1      #endif
1106   1        switch (VsLockoutMode)
1107   1        {
1108   2          case L99PM62DRV_DISABLE:
1109   2            CtrlReg4[1] &= (u8)~0x10U;
1110   2            break;
1111   2          case L99PM62DRV_ENABLE:
1112   2            CtrlReg4[1] |= 0x10U;
1113   2            break;
1114   2          default:
1115   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1116   2            L99PM62drv_ReportError (SID_L99PM62drv_SetVsLockoutMode, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE);
1117   2      #endif
1118   2            return;
1119   2        }
1120   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR4,
1121   1                              CtrlReg4,
1122   1                              &GlobalStatusRegister,
1123   1                              CtrlReg4_old);
1124   1      }
1125          
1126          
1127          /******************************************************************************/
1128          /*! @fn             void L99PM62drv_SetRelayShutdownMode(L99PM62drv_RelayShutdownModeType mode)
1129              @param[in]      mode selects L99PM62 behavior of relay output during
1130                              under/over-voltage
1131              @brief
1132          Function enables automatic shutdown of relay outputs during Vs over/under-voltage
1133          of L99PM62. i.e. REL1,2 turned Off in case of Vs Over-/Undervoltage.
1134          Affected register: CR4.10
1135          Note: Function updates SW driver internal copy of Control Register 4
1136          and the register is immediately sent to L99PM62 via SPI.
1137          */
1138          /******************************************************************************/
1139          
1140          void L99PM62drv_SetRelayShutdownMode (L99PM62drv_EnableType relayShutdownMode)
1141          {
1142   1      
1143   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1144   1        if (!InitFlag)
1145   1        {
1146   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetRelayShutdownMode, L99PM62DRV_EID_UNINIT))
1147   2          {
1148   3            return;
1149   3          }
1150   2        }
1151   1      #endif
1152   1      
1153   1        switch (relayShutdownMode)
1154   1        {
1155   2          case L99PM62DRV_DISABLE:
1156   2            CtrlReg4[1] &= (u8)~0x04U;
1157   2            break;
1158   2          case L99PM62DRV_ENABLE:
1159   2            CtrlReg4[1] |= 0x04U;
1160   2            break;
1161   2          default:
1162   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1163   2            L99PM62drv_ReportError (SID_L99PM62drv_SetRelayShutdownMode, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE);
1164   2      #endif
1165   2            return;
1166   2        }
1167   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR4,
1168   1                              CtrlReg4,
1169   1                              &GlobalStatusRegister,
1170   1                              CtrlReg4_old);
1171   1      }
1172          
1173          
1174          /******************************************************************************/
1175          /*! @fn           void L99PM62drv_SedVReg1CurrentMonitorMode (L99PM62drv_EnableType IcmpMode)
1176            @param[in]    IcmpMode    enables / disables Voltage regulator 1 current monitoring
1177              @brief
1178          Function enables / disables Voltage regulator 1 current monitoring mode
1179          of L99PM62 in V1 stand by mode. Affected register: CR4.14
1180          Note: Function updates SW driver internal copy of Control Register 4 and the
1181          register is immediately sent to L99PM62 via SPI.
1182          */
1183          /******************************************************************************/
1184          
1185          void L99PM62drv_SetVReg1CurrentMonitorMode (L99PM62drv_EnableType IcmpMode)
1186          {
1187   1      
1188   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1189   1        if (!InitFlag)
1190   1        {
1191   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetVReg1CurrentMonitorMode, L99PM62DRV_EID_UNINIT))
1192   2          {
1193   3            return;
1194   3          }
1195   2        }
1196   1      #endif
1197   1      
1198   1        switch (IcmpMode)
1199   1        {
1200   2          case L99PM62DRV_ENABLE:
1201   2            CtrlReg4[1] &= (u8)~0x40U;
1202   2            break;
1203   2          case L99PM62DRV_DISABLE:
1204   2            CtrlReg4[1] |= 0x40U;
1205   2            break;
1206   2          default:
1207   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1208   2            L99PM62drv_ReportError (SID_L99PM62drv_SetVReg1CurrentMonitorMode, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE);
1209   2      #endif
1210   2            return;
1211   2        }
1212   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR4,
1213   1                              CtrlReg4,
1214   1                              &GlobalStatusRegister,
1215   1                              CtrlReg4_old);
1216   1      }
1217          
1218          
1219          /******************************************************************************/
1220          /*! @fn             void L99PM62drv_SetPWMFrequ (L99PM62drv_PWMFrequType value )
1221              @param[in]      value  modified PWM frequency for all PWM channels
1222              @brief
1223          Function sets PWM frequency for all channels. Affected register: CR5.7
1224          Note: Function updates SW driver internal copy of Control Register 5
1225          and the register is immediately sent to L99PM62 via SPI.
1226          */
1227          /******************************************************************************/
1228          
1229          void L99PM62drv_SetPWMFrequ (L99PM62drv_PWMFrequType value )
1230          {
1231   1      
1232   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1233   1        if (!InitFlag)
1234   1        {
1235   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetPWMFrequ, L99PM62DRV_EID_UNINIT))
1236   2          {
1237   3            return;
1238   3          }
1239   2        }
1240   1      #endif
1241   1        switch (value)
1242   1        {
1243   2          case L99PM62DRV_PWMFREQU_100HZ:
1244   2            CtrlReg5[0] &= (u8)~0x80U;
1245   2            break;
1246   2          case L99PM62DRV_PWMFREQU_200HZ:
1247   2            CtrlReg5[0] |= 0x80U;
1248   2            break;
1249   2          default:
1250   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1251   2            L99PM62drv_ReportError (SID_L99PM62drv_SetPWMFrequ, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE);
1252   2      #endif
1253   2            return;
1254   2        }
1255   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR5,
1256   1                              CtrlReg5,
1257   1                              &GlobalStatusRegister,
1258   1                              CtrlReg5_old);
1259   1      }
1260          
1261          
1262          /******************************************************************************/
1263          /*! @fn           void L99PM62drv_SetPWMDutyCycle (u8 mask, u8 dutyCycle)
1264              @param[in]    Mask: mask sets PWMChannel to be changed.
1265                 Range: 0x00 .. 0x0F
1266           Bit 0: 1 = Mask is active for PWM1, 0 = Mask is not active for PWM1
1267           Bit 1: 1 = Mask is active for PWM2, 0 = Mask is not active for PWM2
1268           Bit 2: 1 = Mask is active for PWM3, 0 = Mask is not active for PWM3
1269             Bit 3: 1 = Mask is active for PWM4, 0 = Mask is not active for PWM4
1270           Following constants are defined in L99PM62drv.h file:
1271            #define L99PM62DRV_MASK_PWM1   0x01
1272            #define L99PM62DRV_MASK_PWM2   0x02
1273            #define L99PM62DRV_MASK_PWM3   0x04
1274                #define L99PM62DRV_MASK_PWM4   0x08
1275              @param[in]      dutyCycle for selected PWM channel by mask range 0..7F
1276              @brief
1277          Function sets PWM frequency for all channels
1278          Affected register: CR5.0..6, 8..14, and/or CR6.0..6, 8..14
1279          Note: Function updates SW driver internal copy of Control Register 5 and/or 6
1280          and the register is immediately sent to L99PM62 via SPI. Function sets CR5 in
1281          case of setting PWM 1 or PWM2 duty cycle. In case of PWM3 or PWM4 duty cycle
1282          settings the content  of CR6 is modified. In case of the mask contains any
1283          combination of PWM channels controlled by different registers, both control
1284          register are send via SPI.
1285          caveats:
1286          Function waits until the data are transferred completely to L99PM62 via SPI.
1287          First is transferred CR5 and than CR6 in case two register transfer.
1288          Global status register value in this case is get from CR6 transfer and the C
1289          ommunication error flag reflect directly the CR5 transmission.
1290          */
1291          /******************************************************************************/
1292          
1293          void L99PM62drv_SetPWMDutyCycle (u8 mask, u8 dutyCycle)
1294          {
1295   1        bool  send5, send6;
1296   1      
1297   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1298   1        if (!InitFlag)
1299   1        {
1300   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetPWMDutyCycle, L99PM62DRV_EID_UNINIT))
1301   2          {
1302   3            return;
1303   3          }
1304   2        }
1305   1        if (mask & (u8)~0x0FU)
1306   1        {
1307   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetPWMDutyCycle, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE))
1308   2          {
1309   3            return;
1310   3          }
1311   2        }
1312   1        if (dutyCycle & (u8)0x80)
1313   1        {
1314   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetPWMDutyCycle, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
1315   2          {
1316   3            return;
1317   3          }
1318   2        }
1319   1      #endif
1320   1        send5 = FALSE;
1321   1        send6 = FALSE;
1322   1        if (mask & L99PM62DRV_MASK_PWM1)
1323   1        {
1324   2          CtrlReg5[0] &= 0x80U;
1325   2          CtrlReg5[0] |= dutyCycle & 0x7FU;
1326   2          send5 = TRUE;
1327   2        }
1328   1        if (mask & L99PM62DRV_MASK_PWM2)
1329   1        {
1330   2          CtrlReg5[1] = ((u8)~dutyCycle) & 0x7FU;
1331   2          send5 = TRUE;
1332   2        }
1333   1        if (mask & L99PM62DRV_MASK_PWM3)
1334   1        {
1335   2          CtrlReg6[0] = dutyCycle & 0x7fU;
1336   2          send6 = TRUE;
1337   2        }
1338   1        if (mask & L99PM62DRV_MASK_PWM4)
1339   1        {
1340   2          CtrlReg6[1] = ((u8)~dutyCycle) & 0x7FU;
1341   2          send6 = TRUE;
1342   2        }
1343   1        if (send5)
1344   1        {
1345   2          L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR5,
1346   2                                CtrlReg5,
1347   2                                &GlobalStatusRegister,
1348   2                                CtrlReg5_old);
1349   2        }
1350   1        if (send6)
1351   1        {
1352   2          L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR6,
1353   2                                CtrlReg6,
1354   2                                &GlobalStatusRegister,
1355   2                                CtrlReg6_old);
1356   2        }
1357   1      }
1358          
1359          
1360          /******************************************************************************/
1361          /*! @fn             void L99PM62drv_SetWDTiming (L99PM62drv_WDTimingType value )
1362              @param[in]      value defines WD Trigger Timing
1363            @param[in]      oldValue  pointer to olda value of WD Trigger Timing
1364              @brief
1365          Function sets WD Trigger Timing interval
1366          Affected register: CR3.4..5
1367          Note: Function updates SW driver internal copy of Control Register 3
1368          and the register is immediately sent to L99PM62 via SPI.*/
1369          /******************************************************************************/
1370          
1371          void L99PM62drv_SetWDTiming (L99PM62drv_WDTimingType value, L99PM62drv_WDTimingType* oldValue  )
1372          {
1373   1      
1374   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1375   1        if (!InitFlag)
1376   1        {
1377   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetWDTiming, L99PM62DRV_EID_UNINIT))
1378   2          {
1379   3            return;
1380   3          }
1381   2        }
1382   1      #endif
1383   1      
1384   1        switch (value)
1385   1        {
1386   2          case L99PM62DRV_WDC_TRIG_10:
1387   2            CtrlReg3[0] &= (u8)~0x30U;
1388   2            break;
1389   2          case L99PM62DRV_WDC_TRIG_50:
1390   2            CtrlReg3[0] &= (u8)~0x20U;
1391   2            CtrlReg3[0] |= 0x10U;
1392   2            break;
1393   2          case L99PM62DRV_WDC_TRIG_100:
1394   2            CtrlReg3[0] &= (u8)~0x10U;
1395   2            CtrlReg3[0] |= 0x20U;
1396   2            break;
1397   2          case L99PM62DRV_WDC_TRIG_200:
1398   2            CtrlReg3[0] |= 0x30U;
1399   2            break;
1400   2          default:
1401   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1402   2            L99PM62drv_ReportError (SID_L99PM62drv_SetWDTiming, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE);
1403   2      #endif
1404   2            return;
1405   2        }
1406   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR3,
1407   1                              CtrlReg3,
1408   1                              &GlobalStatusRegister,
1409   1                              CtrlReg3_old);
1410   1        trap();
1411   1        switch ((u8)CtrlReg3_old[0] & 0x30U)
1412   1        {
1413   2          case 0x00U:
1414   2            *oldValue = L99PM62DRV_WDC_TRIG_10;
1415   2            break;
1416   2          case 0x10U:
1417   2            *oldValue = L99PM62DRV_WDC_TRIG_50;
1418   2            break;
1419   2          case 0x20U:
1420   2            *oldValue = L99PM62DRV_WDC_TRIG_100;
1421   2            break;
1422   2          case 0x30U:
1423   2            *oldValue = L99PM62DRV_WDC_TRIG_200;
1424   2            break;
1425   2        }
1426   1      }
1427          
1428          /******************************************************************************/
1429          /*! @fn             void L99PM62drv_SetCyclicWakeUp ( L99PM62drv_EnableType cyclicWakeMode,
1430                          L99PM62drv_CyclicWakeUpTimerType Timer)
1431              @param[in]      cyclicWakeMode enables cyclic wake-up mode by selected timer
1432                  (Timer interrupt mode). If enabled, on the LIN RxD is looped
1433                  the periodical signal by selected timer as well the signal
1434                  in case of wakeup and start of watchdog. If Disabled  only the
1435                  signal in case of wakeup and start of watchdog is looped to LIN RxD.
1436              @param[in]      Timer selects timer used for cyclic wake-up
1437              @brief
1438          Function configures cyclic wake up by timer. It Timer interrupt mode enable, the
1439          impulse on LIN RxD pin is generated in case of wake-up from standby, start of
1440          watchdog and periodical impulse by selected timer for uC cyclic wakeup.
1441          Affected register: CR3.0..1
1442          Note: Function updates SW driver internal copy of Control Register 3
1443          and the register is immediately sent to L99PM62 via SPI.
1444          */
1445          /******************************************************************************/
1446          
1447          void L99PM62drv_SetCyclicWakeUp (L99PM62drv_EnableType cyclicWakeMode, L99PM62drv_CyclicWakeUpTimerType timer)
1448          {
1449   1      
1450   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1451   1        if (!InitFlag)
1452   1        {
1453   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetTimer1, L99PM62DRV_EID_UNINIT))
1454   2          {
1455   3            return;
1456   3          }
1457   2        }
1458   1        if ((cyclicWakeMode !=  L99PM62DRV_ENABLE) && (cyclicWakeMode !=  L99PM62DRV_DISABLE) )
1459   1        {
1460   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetCyclicWakeUp, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE))
1461   2          {
1462   3            return;
1463   3          }
1464   2        }
1465   1        if ((timer != L99PM62DRV_CYCLIC_WAKEUP_TIMER1) && (timer != L99PM62DRV_CYCLIC_WAKEUP_TIMER2))
1466   1        {
1467   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetCyclicWakeUp, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
1468   2          {
1469   3            return;
1470   3          }
1471   2        }
1472   1      #endif
1473   1      
1474   1      
1475   1        if (cyclicWakeMode ==  L99PM62DRV_ENABLE)
1476   1        {
1477   2          CtrlReg3[0] |= 0x02U;
1478   2        }
1479   1        else if (cyclicWakeMode == L99PM62DRV_DISABLE)
1480   1        {
1481   2          CtrlReg3[0] &= (u8)~0x02U;
1482   2        }
1483   1        else return;
1484   1      
1485   1        if (timer == L99PM62DRV_CYCLIC_WAKEUP_TIMER1)
1486   1        {
1487   2          CtrlReg3[0] |= 0x01U;
1488   2        }
1489   1        else if (timer == L99PM62DRV_CYCLIC_WAKEUP_TIMER2)
1490   1        {
1491   2          CtrlReg3[0] &= (u8)~0x01U;
1492   2        }
1493   1        else return;
1494   1      
1495   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR3,
1496   1                              CtrlReg3,
1497   1                              &GlobalStatusRegister,
1498   1                              CtrlReg3_old);
1499   1      }
1500          
1501          
1502          /******************************************************************************/
1503          /*! @fn             void L99PM62drv_EnableBusWakeUp ( L99PM62drv_EnableType LINWakeUp,
1504                          L99PM62drv_EnableType  CANWakeUp)
1505              @param[in]      LINWakeUp enables / disables wake up by LIN
1506              @param[in]      CANWakeUp enables / disables wake up by CAN
1507              @brief
1508          Function enables / disables wake up by LIN and/or CAN
1509          Affected register: CR3.2..3
1510          Note: Function updates SW driver internal copy of Control Register 3
1511          and the register is immediately sent to L99PM62 via SPI.
1512          */
1513          /******************************************************************************/
1514          
1515          void L99PM62drv_EnableBusWakeUp (L99PM62drv_EnableType LINWakeUp, L99PM62drv_EnableType CANWakeUp)
1516          {
1517   1      
1518   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1519   1      
1520   1        if (!InitFlag)
1521   1        {
1522   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_EnableBusWakeUp, L99PM62DRV_EID_UNINIT))
1523   2          {
1524   3            return;
1525   3          }
1526   2        }
1527   1        if ((LINWakeUp !=  L99PM62DRV_ENABLE) && (LINWakeUp !=  L99PM62DRV_DISABLE) )
1528   1        {
1529   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_EnableBusWakeUp, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE))
1530   2          {
1531   3            return;
1532   3          }
1533   2        }
1534   1        if ((CANWakeUp !=  L99PM62DRV_ENABLE) && (CANWakeUp !=  L99PM62DRV_DISABLE) )
1535   1        {
1536   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_EnableBusWakeUp, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE))
1537   2          {
1538   3            return;
1539   3          }
1540   2        }
1541   1      
1542   1      #endif
1543   1      
1544   1      
1545   1        if (LINWakeUp ==  L99PM62DRV_DISABLE)
1546   1        {
1547   2          CtrlReg3[0] &= (u8)~0x08U;
1548   2        }
1549   1        else
1550   1        {
1551   2          CtrlReg3[0] |= 0x08U;
1552   2        }
1553   1        if (CANWakeUp ==  L99PM62DRV_DISABLE)
1554   1        {
1555   2          CtrlReg3[0] &= (u8)~0x04U;
1556   2        }
1557   1        else
1558   1        {
1559   2          CtrlReg3[0] |= 0x04U;
1560   2        }
1561   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR3,
1562   1                              CtrlReg3,
1563   1                              &GlobalStatusRegister,
1564   1                              CtrlReg3_old);
1565   1      }
1566          
1567          /******************************************************************************/
1568          /*! @fn             void L99PM62drv_SetCanStandbyMode (L99PM62drv_EnableType CanSleep)
1569              @param[in]      Enables/disables the CAN cell
1570              @brief
1571          Function enables the CAN peripherial. If CanSleep == FALSE the CAN is swithed to
1572          sleep mode.
1573          Affected register: CR4..4
1574          Note: Function updates SW driver internal copy of Control Register 4
1575          and the register is immediately sent to L99PM62 via SPI.
1576          */
1577          /******************************************************************************/
1578          
1579          void L99PM62drv_SetCanStandbyMode (L99PM62drv_EnableType CanSleep)
1580          {
1581   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1582   1      
1583   1        if (!InitFlag)
1584   1        {
1585   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetCanStandbyMode, L99PM62DRV_EID_UNINIT))
1586   2          {
1587   3            return;
1588   3          }
1589   2        }
1590   1        if ((CanSleep !=  L99PM62DRV_ENABLE) && (CanSleep !=  L99PM62DRV_DISABLE) )
1591   1        {
1592   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_SetCanStandbyMode, L99PM62DRV_EID_PARAMETER1_OUT_OF_RANGE))
1593   2          {
1594   3            return;
1595   3          }
1596   2        }
1597   1      
1598   1      #endif
1599   1      
1600   1      
1601   1        if (CanSleep ==  L99PM62DRV_DISABLE)
1602   1        {
1603   2          CtrlReg4[0] &= (u8)~0x10U;
1604   2        }
1605   1        else
1606   1        {
1607   2          CtrlReg4[0] |= 0x10U;
1608   2        }
1609   1      
1610   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR4,
1611   1                              CtrlReg4,
1612   1                              &GlobalStatusRegister,
1613   1                              CtrlReg4_old);
1614   1      
1615   1      }
1616          
1617          /******************************************************************************/
1618          /*! @fn             bool L99PM62drv_GetGlobaStatusRegister (void)
1619              @return         global Status Register value
1620              @brief
1621          Function gets value of the global status register i.e. first read byte of the SPI frame.
1622          Function don’t send any data via spi, just return last stored global status
1623          register value from internal mirror.
1624          Caveats: Value of the global status register is extracted from data received by
1625          the last SPI  operation, but  some  bits (e.g. communication error) correspond
1626          to previous SPI operation before the SPI communication when this global status
1627          byte was read.out.
1628          */
1629          /******************************************************************************/
1630          
1631          u8 L99PM62drv_GetGlobalStatusRegister (void)
1632          {
1633   1      
1634   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1635   1        if (!InitFlag)
1636   1        {
1637   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_GetGlobalStatusRegister, L99PM62DRV_EID_UNINIT))
1638   2          {
1639   3            return (TRUE);          /* return Global error to upper function */
1640   3          }
1641   2        }
1642   1      #endif
1643   1        return (GlobalStatusRegister);
1644   1      }
1645          
1646          
1647          /******************************************************************************/
1648          /*! @fn             void L99PM62drv_ReadStatus (L99PM62drv_RegIDType regID,L99PM62drv_RegType *DataPtr)
1649              @param[out]     *dataPtr points to variable which will be filled with StatusRegister data
1650            @param[in]      regID select the status register for this SPI operation
1651              @brief
1652          Function reads selected status register from L99PM62 via SPI and than files data
1653          structure with received data.
1654          Caveats: Function waits until the data are transferred completely to L99PM62
1655          via SPI.
1656          */
1657          /******************************************************************************/
1658          
1659          void L99PM62drv_ReadStatus (L99PM62drv_RegIDType regID, L99PM62drv_RegType *DataPtr)
1660          {
1661   1      
1662   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1663   1        if (!InitFlag)
1664   1        {
1665   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_ReadStatus, L99PM62DRV_EID_UNINIT))
1666   2          {
1667   3            return;
1668   3          }
1669   2        }
1670   1      #endif
1671   1      
1672   1        switch (regID)
1673   1        {
1674   2          case L99PM62DRV_SR1:
1675   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ | L99PM62DRV_SR1,
1676   2                                  StatReg1,
1677   2                                  &GlobalStatusRegister,
1678   2                                  StatReg1);
1679   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)StatReg1[1] << 8 ) + (L99PM62drv_RegType)StatReg1[0] ;
1680   2            break;
1681   2          case L99PM62DRV_SR2:
1682   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ | L99PM62DRV_SR2,
1683   2                                  StatReg2,
1684   2                                  &GlobalStatusRegister,
1685   2                                  StatReg2);
1686   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)StatReg2[1] << 8) + (L99PM62drv_RegType)StatReg2[0] ;
1687   2            break;
1688   2          case L99PM62DRV_SR3:
1689   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ | L99PM62DRV_SR3,
1690   2                                  StatReg3,
1691   2                                  &GlobalStatusRegister,
1692   2                                  StatReg3);
1693   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)StatReg3[1] << 8) + (L99PM62drv_RegType)StatReg3[0] ;
1694   2            break;
1695   2          default:
1696   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1697   2            L99PM62drv_ReportError (SID_L99PM62drv_ReadStatus, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE);
1698   2      #endif
1699   2            return;
1700   2        }
1701   1      }
1702          
1703          
1704          /******************************************************************************/
1705          /*! @fn             void L99PM62drv_ReadClearStatus (L99PM62drv_RegIDType regID,L99PM62drv_RegType *DataPtr)
1706              @param[out]     *dataPtr points to variable which will be filled with StatusRegister data
1707            @param[in]      regID select the status register for this SPI operation
1708              @brief
1709          Function reads selected status register from L99PM62 via SPI and than files data
1710          structure with received data. Read register is cleared in the L99PM62 memory at
1711          the end of SPI communication
1712          Caveats: Function waits until the data are transferred completely to L99PM62
1713          via SPI.
1714          */
1715          /******************************************************************************/
1716          
1717          void L99PM62drv_ReadClearStatus (L99PM62drv_RegIDType regID, L99PM62drv_RegType *DataPtr)
1718          {
1719   1      
1720   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1721   1        if (!InitFlag)
1722   1        {
1723   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_ReadClearStatus, L99PM62DRV_EID_UNINIT))
1724   2          {
1725   3            return;
1726   3          }
1727   2        }
1728   1      #endif
1729   1      
1730   1        switch (regID)
1731   1        {
1732   2          case L99PM62DRV_SR1:
1733   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ_CLEAR | L99PM62DRV_SR1,
1734   2                                  StatReg1,
1735   2                                  &GlobalStatusRegister,
1736   2                                  StatReg1);
1737   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)StatReg1[1] << 8) + (L99PM62drv_RegType)StatReg1[0] ;
1738   2            break;
1739   2          case L99PM62DRV_SR2:
1740   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ_CLEAR | L99PM62DRV_SR2,
1741   2                                  StatReg2,
1742   2                                  &GlobalStatusRegister,
1743   2                                  StatReg2);
1744   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)StatReg2[1] << 8) + (L99PM62drv_RegType)StatReg2[0] ;
1745   2            break;
1746   2          case L99PM62DRV_SR3:
1747   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ_CLEAR | L99PM62DRV_SR3,
1748   2                                  StatReg3,
1749   2                                  &GlobalStatusRegister,
1750   2                                  StatReg3);
1751   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)StatReg3[1] << 8) + (L99PM62drv_RegType)StatReg3[0] ;
1752   2            break;
1753   2          default:
1754   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1755   2            L99PM62drv_ReportError (SID_L99PM62drv_ReadClearStatus, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE);
1756   2      #endif
1757   2            return;
1758   2        }
1759   1      }
1760          
1761          /******************************************************************************/
1762          /*! @fn             void L99PM62drv_ReadControl (L99PM62drv_RegIDType regID,L99PM62drv_RegType *DataPtr)
1763              @param[out]     *dataPtr points to variable which will be filled with StatusRegister data
1764            @param[in]      regID select the status register for this SPI operation
1765              @brief
1766          Function reads selected control register from L99PM62 via SPI and than files
1767          data structure with received data. This function has no sense to use if driver
1768          should protect user to access directly to control register
1769          Caveats: Function waits until the data are transferred completely to L99PM62
1770          via SPI.
1771          */
1772          /******************************************************************************/
1773          void L99PM62drv_ReadControl (L99PM62drv_RegIDType regID, L99PM62drv_RegType *DataPtr)
1774          {
1775   1      
1776   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1777   1        if (!InitFlag)
1778   1        {
1779   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_ReadControl, L99PM62DRV_EID_UNINIT))
1780   2          {
1781   3            return;
1782   3          }
1783   2        }
1784   1      #endif
1785   1      
1786   1        switch (regID)
1787   1        {
1788   2          case L99PM62DRV_CR1:
1789   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ | L99PM62DRV_CR1,
1790   2                                  CtrlReg1,
1791   2                                  &GlobalStatusRegister,
1792   2                                  CtrlReg1);
1793   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)CtrlReg1[1] << 8 ) + (L99PM62drv_RegType)CtrlReg1[0] ;
1794   2            break;
1795   2          case L99PM62DRV_CR2:
1796   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ | L99PM62DRV_CR2,
1797   2                                  CtrlReg2,
1798   2                                  &GlobalStatusRegister,
1799   2                                  CtrlReg2);
1800   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)CtrlReg2[1] << 8 ) + (L99PM62drv_RegType)CtrlReg2[0] ;
1801   2            break;
1802   2          case L99PM62DRV_CR3:
1803   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ | L99PM62DRV_CR3,
1804   2                                  CtrlReg3,
1805   2                                  &GlobalStatusRegister,
1806   2                                  CtrlReg3);
1807   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)CtrlReg3[1] << 8) + (L99PM62drv_RegType)CtrlReg3[0] ;
1808   2            break;
1809   2          case L99PM62DRV_CR4:
1810   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ | L99PM62DRV_CR4,
1811   2                                  CtrlReg4,
1812   2                                  &GlobalStatusRegister,
1813   2                                  CtrlReg4);
1814   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)CtrlReg4[1] << 8) + (L99PM62drv_RegType)CtrlReg4[0] ;
1815   2            break;
1816   2          case L99PM62DRV_CR5:
1817   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ | L99PM62DRV_CR5,
1818   2                                  CtrlReg5,
1819   2                                  &GlobalStatusRegister,
1820   2                                  CtrlReg5);
1821   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)CtrlReg5[1] << 8) + (L99PM62drv_RegType)CtrlReg5[0] ;
1822   2            break;
1823   2          case L99PM62DRV_CR6:
1824   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ | L99PM62DRV_CR6,
1825   2                                  CtrlReg6,
1826   2                                  &GlobalStatusRegister,
1827   2                                  CtrlReg6);
1828   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)CtrlReg6[1] << 8) + (L99PM62drv_RegType)CtrlReg6[0] ;
1829   2            break;
1830   2          case L99PM62DRV_CFR:
1831   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ | L99PM62DRV_CFR,
1832   2                                  ConfigReg,
1833   2                                  &GlobalStatusRegister,
1834   2                                  ConfigReg);
1835   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)ConfigReg[1] << 8) + (L99PM62drv_RegType)ConfigReg[0] ;
1836   2            break;
1837   2          default:
1838   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1839   2            L99PM62drv_ReportError (SID_L99PM62drv_ReadControl, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE);
1840   2      #endif
1841   2            return;
1842   2        }
1843   1      }
1844          
1845          
1846          /******************************************************************************/
1847          /*! @fn             void L99PM62drv_GetControl (L99PM62drv_RegIDType regID,L99PM62drv_RegType *DataPtr)
1848              @param[out]     *dataPtr points to variable which will be filled with StatusRegister data
1849            @param[in]      regID select the status register for this SPI operation
1850              @brief
1851          Function returns the las CR value readed bach during CR write operation. This
1852          function don't access directly to silicon vias SPI.
1853          Caveats: returned value is related to last I/O operation with selected Control
1854          register
1855          */
1856          /******************************************************************************/
1857          void L99PM62drv_GetControl (L99PM62drv_RegIDType regID, L99PM62drv_RegType *DataPtr )
1858          {
1859   1      
1860   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1861   1        if (!InitFlag)
1862   1        {
1863   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_GetControl, L99PM62DRV_EID_UNINIT))
1864   2          {
1865   3            return;
1866   3          }
1867   2        }
1868   1      #endif
1869   1      
1870   1        switch (regID)
1871   1        {
1872   2          case L99PM62DRV_CR1:
1873   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)CtrlReg1_old[1] << 8) + (L99PM62drv_RegType)CtrlReg1_old[0] ;
1874   2            break;
1875   2          case L99PM62DRV_CR2:
1876   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)CtrlReg2_old[1] << 8) + (L99PM62drv_RegType)CtrlReg2_old[0] ;
1877   2            break;
1878   2          case L99PM62DRV_CR3:
1879   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)CtrlReg3_old[1] << 8) + (L99PM62drv_RegType)CtrlReg3_old[0] ;
1880   2            break;
1881   2          case L99PM62DRV_CR4:
1882   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)CtrlReg4_old[1] << 8) + (L99PM62drv_RegType)CtrlReg4_old[0] ;
1883   2            break;
1884   2          case L99PM62DRV_CR5:
1885   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)CtrlReg5_old[1] << 8) + (L99PM62drv_RegType)CtrlReg5_old[0] ;
1886   2            break;
1887   2          case L99PM62DRV_CR6:
1888   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)CtrlReg6_old[1] << 8) + (L99PM62drv_RegType)CtrlReg6_old[0] ;
1889   2            break;
1890   2          case L99PM62DRV_CFR:
1891   2            *DataPtr = (L99PM62drv_RegType)((L99PM62drv_RegType)ConfigReg_old[1] << 8) + (L99PM62drv_RegType)ConfigReg_old[0] ;
1892   2            break;
1893   2          default:
1894   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1895   2            L99PM62drv_ReportError (SID_L99PM62drv_GetControl, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE);
1896   2      #endif
1897   2            return;
1898   2        }
1899   1      }
1900          
1901          /******************************************************************************/
1902          /*! @fn             void L99PM62drv_WriteControl (L99PM62drv_RegIDType regID,L99PM62drv_RegType *DataPtr)
1903              @param[in]     *dataPtr points to variable which will is filled with StatusRegister data
1904            @param[in]      regID select the status register for this SPI operation
1905              @brief
1906          Function reads selected control register from L99PM62 via SPI and than files
1907          data structure with received data. This function has no sense to use if driver
1908          should protect user to access directly to control register
1909          Caveats: Function waits until the data are transferred completely to L99PM62
1910          via SPI.
1911          */
1912          /******************************************************************************/
1913          void L99PM62drv_WriteControl (L99PM62drv_RegIDType regID, L99PM62drv_RegType *DataPtr)
1914          {
1915   1      
1916   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1917   1        if (!InitFlag)
1918   1        {
1919   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_WriteControl, L99PM62DRV_EID_UNINIT))
1920   2          {
1921   3            return;
1922   3          }
1923   2        }
1924   1      #endif
1925   1      
1926   1        switch (regID)
1927   1        {
1928   2          case L99PM62DRV_CR1:
1929   2            CtrlReg1[1] = (u8)(*DataPtr >> 8);
1930   2            CtrlReg1[0] = (CtrlReg1[0] & 0x01U) | ((u8)(*DataPtr) & ~0x01U);
1931   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR1,
1932   2                                  CtrlReg1,
1933   2                                  &GlobalStatusRegister,
1934   2                                  CtrlReg1_old);
1935   2            break;
1936   2          case L99PM62DRV_CR2:
1937   2            CtrlReg2[1] = (u8)(*DataPtr >> 8);
1938   2            CtrlReg2[0] = (u8)(*DataPtr);
1939   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR2,
1940   2                                  CtrlReg2,
1941   2                                  &GlobalStatusRegister,
1942   2                                  CtrlReg2_old);
1943   2            break;
1944   2          case L99PM62DRV_CR3:
1945   2            CtrlReg3[1] = (u8)(*DataPtr >> 8);
1946   2            CtrlReg3[0] = (u8)(*DataPtr);
1947   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR3,
1948   2                                  CtrlReg3,
1949   2                                  &GlobalStatusRegister,
1950   2                                  CtrlReg3_old);
1951   2            break;
1952   2          case L99PM62DRV_CR4:
1953   2            CtrlReg4[1] = (u8)(*DataPtr >> 8);
1954   2            CtrlReg4[0] = (u8)(*DataPtr);
1955   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR4,
1956   2                                  CtrlReg4,
1957   2                                  &GlobalStatusRegister,
1958   2                                  CtrlReg4_old);
1959   2            break;
1960   2          case L99PM62DRV_CR5:
1961   2            CtrlReg5[1] = (u8)(*DataPtr >> 8);
1962   2            CtrlReg5[0] = (u8)(*DataPtr);
1963   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR5,
1964   2                                  CtrlReg5,
1965   2                                  &GlobalStatusRegister,
1966   2                                  CtrlReg5_old);
1967   2            break;
1968   2          case L99PM62DRV_CR6:
1969   2            CtrlReg6[1] = (u8)(*DataPtr >> 8);
1970   2            CtrlReg6[0] = (u8)(*DataPtr);
1971   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR6,
1972   2                                  CtrlReg6,
1973   2                                  &GlobalStatusRegister,
1974   2                                  CtrlReg6_old);
1975   2            break;
1976   2          case L99PM62DRV_CFR:
1977   2            ConfigReg[1] = (u8)(*DataPtr >> 8);
1978   2            ConfigReg[0] = (u8)(*DataPtr);
1979   2            L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CFR,
1980   2                                  ConfigReg,
1981   2                                  &GlobalStatusRegister,
1982   2                                  ConfigReg_old);
1983   2            break;
1984   2          default:
1985   2      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
1986   2            L99PM62drv_ReportError (SID_L99PM62drv_WriteControl, L99PM62DRV_EID_PARAMETER2_OUT_OF_RANGE);
1987   2      #endif
1988   2            return;
1989   2        }
1990   1      }
1991          
1992          
1993          
1994          /******************************************************************************/
1995          /*! @fn             void L99PM62drv_ClearStatusRegisters (void)
1996              @brief
1997          Function clears content of all status registers and GSR directly in L99PM62.
1998          Function processes Read and Clear command on the Configuration Register
1999          at ST-SPI RAM address 0x3F(for details see ST SPI Spec 3.0)
2000          */
2001          /******************************************************************************/
2002          
2003          void L99PM62drv_ClearStatusRegisters (void)
2004          {
2005   1      
2006   1      #ifdef  L99PM62DRV_DEV_ERROR_DETECT
2007   1        if (!InitFlag)
2008   1        {
2009   2          if (FALSE == L99PM62drv_ReportError (SID_L99PM62drv_ClearStatusRegisters, L99PM62DRV_EID_UNINIT))
2010   2          {
2011   3            return;
2012   3          }
2013   2        }
2014   1      #endif
2015   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_READ_CLEAR | L99PM62DRV_CFR,
2016   1                              ConfigReg,
2017   1                              &GlobalStatusRegister,
2018   1                              ConfigReg_old);
2019   1      }
2020          
2021          
2022          
2023          /******************************************************************************/
2024          /*! @fn             bool L99PM62DRV_AL_SPI_WR( u8  commandByte,  u8*  dataIn,
2025                u8*  globalStatus,  u8*  dataOut)
2026              @brief
2027          Function sends and receives data from L99PM62. Send and receive 3 bytes.
2028          Manage CSN pin of L99PM62 which is connected to STM8AF PE5 port as a chip select.
2029          
2030          */
2031          /******************************************************************************/
2032          void L99PM62DRV_AL_SPI_WR( u8  commandByte,  u8*  dataIn,
2033                                     u8*  globalStatus,  u8*  dataOut)
2034          {
2035   1        u8 temp;
2036   1      
2037   1        //Set CSN pin (PE5) low from L99PM62 (enable SPI transmission)
2038   1        temp = GPIOE->ODR;
2039   1        temp &= 0xDF;
2040   1        GPIOE->ODR = temp;
2041   1      
2042   1        SPI_SendData(commandByte);
2043   1        while (!SPI_GetFlagStatus(SPI_FLAG_TXE));
2044   1      
2045   1        while (!SPI_GetFlagStatus(SPI_FLAG_RXNE));
2046   1        globalStatus[0] = SPI_ReceiveData();
2047   1      
2048   1        /* Read Global Status register and warn if an error is detected */
2049   1        if (globalStatus[0] != L99PM62_NoError)
2050   1        {
2051   2          ErrorState = TRUE;
2052   2          if (StartupCompleted == TRUE) /* To allow leds display at startup */
2053   2          {
2054   3            count ++;
2055   3            if (count > 20)
2056   3            {
2057   4              GPIO_TOGGLE(GPIOA, GPIO_PIN_3);
2058   4              count = 0;
2059   4            }
2060   3            switch (globalStatus[0])
2061   3            {
2062   4              case (L99PM62_CommError):
2063   4                    case (L99PM62_WD_SPI_Error):
2064   4                        /* LD4 ON Invalid clock count*/
2065   4                        GPIO_HIGH(GPIOD, GPIO_PIN_3);
2066   4                GPIO_LOW(GPIOD, GPIO_PIN_0);
2067   4                GPIO_LOW(GPIOE, GPIO_PIN_3);
2068   4                GPIO_LOW(GPIOC, GPIO_PIN_3);
2069   4                break;
2070   4      
2071   4              case (L99PM62_VsOverVUnderV):
2072   4                    case (L99PM62_VsOverVUnderVFS):
2073   4                        /* LD5 ON Vs out of range */
2074   4                        GPIO_LOW(GPIOD, GPIO_PIN_3);
2075   4                GPIO_HIGH(GPIOD, GPIO_PIN_0);
2076   4                GPIO_LOW(GPIOE, GPIO_PIN_3);
2077   4                GPIO_LOW(GPIOC, GPIO_PIN_3);
2078   4                break;
2079   4      
2080   4              case (L99PM62_TSD1):
2081   4                    case (L99PM62_TSD2):
2082   4                        /* LD7 ON Thermal shutdown */
2083   4                        GPIO_LOW(GPIOD, GPIO_PIN_3);
2084   4                GPIO_LOW(GPIOD, GPIO_PIN_0);
2085   4                GPIO_HIGH(GPIOE, GPIO_PIN_3);
2086   4                GPIO_LOW(GPIOC, GPIO_PIN_3);
2087   4                break;
2088   4      
2089   4              default:
2090   4                GPIO_LOW(GPIOD, GPIO_PIN_3);
2091   4                GPIO_LOW(GPIOD, GPIO_PIN_0);
2092   4                GPIO_LOW(GPIOE, GPIO_PIN_3);
2093   4                GPIO_HIGH(GPIOC, GPIO_PIN_3);
2094   4                break;
2095   4            }
2096   3          }
2097   2        }
2098   1        else
2099   1      {
2100   2          ErrorState = FALSE;
2101   2        }
2102   1      
2103   1        SPI_SendData(dataIn[1]);
2104   1        while (!SPI_GetFlagStatus(SPI_FLAG_TXE));
2105   1      
2106   1        while (!SPI_GetFlagStatus(SPI_FLAG_RXNE));
2107   1        dataOut[1] = SPI_ReceiveData();
2108   1      
2109   1        SPI_SendData(dataIn[0]);
2110   1        while (!SPI_GetFlagStatus(SPI_FLAG_TXE));
2111   1      
2112   1        while (!SPI_GetFlagStatus(SPI_FLAG_RXNE));
2113   1        dataOut[0] = SPI_ReceiveData();
2114   1      
2115   1        //Set CSN pin (PE5) high from L99PM62 (disable SPI transmission)
2116   1        temp = GPIOE->ODR;
2117   1        temp |= 0x20;
2118   1        GPIOE->ODR = (uint8_t)temp;
2119   1      }
2120          
2121          /******************************************************************************/
2122          /*! @fn             void L99PM62drv_SetCanLoopBackMode (L99PM62drv_EnableType CanLoop)
2123              @param[in]      Enable CAN cell in Loop Back Mode
2124              @brief
2125          Function enables the CAN peripheral in Loop Back Mode
2126          Affected register: CR4..4
2127          Note: Function updates SW driver internal copy of Control Register 4
2128          and the register is immediately sent to L99PM62 via SPI.
2129          */
2130          /******************************************************************************/
2131          
2132          void L99PM62drv_SetCanLoopBackMode (L99PM62drv_EnableType CanLoop)
2133          {
2134   1      
2135   1        if (CanLoop ==  L99PM62DRV_DISABLE)
2136   1        {
2137   2          CtrlReg4[0] &= (u8)~0x08U;
2138   2        }
2139   1        else
2140   1        {
2141   2          CtrlReg4[0] |= 0x08U;
2142   2        }
2143   1      
2144   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR4,
2145   1                              CtrlReg4,
2146   1                              &GlobalStatusRegister,
2147   1                              CtrlReg4_old);
2148   1      
2149   1      }
2150          
2151          /******************************************************************************/
2152          /*! @fn             void L99PM62drv_SetCanPatternWakeUp (L99PM62drv_EnableType CanPattern)
2153              @param[in]      Enable CAN cell in Loop Back Mode
2154              @brief
2155          Function enables or disables the CAN peripheral Pattern WakeUp
2156          Note: Function updates SW driver internal copy of Control Register 4
2157          and the register is immediately sent to L99PM62 via SPI.
2158          */
2159          /******************************************************************************/
2160          
2161          void L99PM62drv_SetCanPatternWakeUp (L99PM62drv_EnableType CanPattern)
2162          {
2163   1      
2164   1        if (CanPattern ==  L99PM62DRV_DISABLE)
2165   1        {
2166   2          CtrlReg4[0] &= (u8)~0x04U;
2167   2        }
2168   1        else
2169   1        {
2170   2          CtrlReg4[0] |= 0x04U;
2171   2        }
2172   1      
2173   1        L99PM62DRV_AL_SPI_WR( L99PM62DRV_ST_SPI_WRITE | L99PM62DRV_CR4,
2174   1                              CtrlReg4,
2175   1                              &GlobalStatusRegister,
2176   1                              CtrlReg4_old);
2177   1      
2178   1      }
2179          
2180          /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
2181          
RCSTM8 COMPILER V2.44.12.199
ASSEMBLY LISTING OF GENERATED OBJECT CODE

              ; FUNCTION ?L99PM62drv_ReportError (BEGIN)
              ; Register A is assigned to parameter ServiceId
              ; SOURCE LINE # 125 
0000 5F                                CLRW   X
              ; SOURCE LINE # 128 
0001 81                                RET    
              ; ServiceId    unsigned char  (size=1). Register parameter(A) in PAGE0
              ; ErrorId      unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_ReportError (END)

              ; FUNCTION ?L99PM62drv_Init (BEGIN)
              ; SOURCE LINE # 142 
0000 88                                PUSH   A
              ; SOURCE LINE # 147 
0001 35010000   F                      MOV    InitFlag,#001H
              ; SOURCE LINE # 150 
0005 0F01       F                      CLR    (001H,SP)   ; [ i ]
0007         ?FOR_0001:
0007 7B01       F                      LD     A,(001H,SP)   ; [ i ]
0009 A102                              CP     A,#002H
000B 2464                              JRUGE  ?NXT_0002
              ; SOURCE LINE # 152 
000D 5F                                CLRW   X
000E 97                                LD     XL,A
000F 724F0000   F                      CLR    (CtrlReg1 + 00H,X)
              ; SOURCE LINE # 153 
0013 97                                LD     XL,A
0014 724F0004   F                      CLR    (CtrlReg2 + 00H,X)
              ; SOURCE LINE # 154 
0018 97                                LD     XL,A
0019 724F0008   F                      CLR    (CtrlReg3 + 00H,X)
              ; SOURCE LINE # 155 
001D 97                                LD     XL,A
001E 724F000C   F                      CLR    (CtrlReg4 + 00H,X)
              ; SOURCE LINE # 156 
0022 97                                LD     XL,A
0023 724F0010   F                      CLR    (CtrlReg5 + 00H,X)
              ; SOURCE LINE # 157 
0027 97                                LD     XL,A
0028 724F0014   F                      CLR    (CtrlReg6 + 00H,X)
              ; SOURCE LINE # 158 
002C 97                                LD     XL,A
002D 724F0002   F                      CLR    (CtrlReg1_old + 00H,X)
              ; SOURCE LINE # 159 
0031 97                                LD     XL,A
0032 724F0006   F                      CLR    (CtrlReg2_old + 00H,X)
              ; SOURCE LINE # 160 
0036 97                                LD     XL,A
0037 724F000A   F                      CLR    (CtrlReg3_old + 00H,X)
              ; SOURCE LINE # 161 
003B 97                                LD     XL,A
003C 724F000E   F                      CLR    (CtrlReg4_old + 00H,X)
              ; SOURCE LINE # 162 
0040 97                                LD     XL,A
0041 724F0010   F                      CLR    (CtrlReg5 + 00H,X)
              ; SOURCE LINE # 163 
0045 97                                LD     XL,A
0046 724F0012   F                      CLR    (CtrlReg5_old + 00H,X)
              ; SOURCE LINE # 164 
004A 97                                LD     XL,A
004B 724F0014   F                      CLR    (CtrlReg6 + 00H,X)
              ; SOURCE LINE # 165 
004F 97                                LD     XL,A
0050 724F0016   F                      CLR    (CtrlReg6_old + 00H,X)
              ; SOURCE LINE # 166 
0054 97                                LD     XL,A
0055 724F0018   F                      CLR    (StatReg1 + 00H,X)
              ; SOURCE LINE # 167 
0059 97                                LD     XL,A
005A 724F001A   F                      CLR    (StatReg2 + 00H,X)
              ; SOURCE LINE # 168 
005E 97                                LD     XL,A
005F 724F001C   F                      CLR    (StatReg3 + 00H,X)
              ; SOURCE LINE # 169 
0063 97                                LD     XL,A
0064 724F001E   F                      CLR    (ConfigReg + 00H,X)
              ; SOURCE LINE # 170 
0068 97                                LD     XL,A
0069 724F0020   F                      CLR    (ConfigReg_old + 00H,X)
              ; SOURCE LINE # 150 
006D 0C01       F                      INC    (001H,SP)   ; [ i ]
006F 2096                              JRA    ?FOR_0001
0071         ?NXT_0002:
              ; SOURCE LINE # 172 
0071 A603                              LD     A,#003H
0073 CA0000     F                      OR     A,CtrlReg2
0076 C70000     F                      LD     CtrlReg2,A
              ; SOURCE LINE # 173 
0079 A60C                              LD     A,#00CH
007B CA0000     F                      OR     A,CtrlReg3
007E C70000     F                      LD     CtrlReg3,A
              ; SOURCE LINE # 174 
0081 A614                              LD     A,#014H
0083 CA0000     F                      OR     A,CtrlReg4 + 01H
0086 C70000     F                      LD     CtrlReg4 + 01H,A
              ; SOURCE LINE # 175 
0089 A6F6                              LD     A,#0F6H
008B CA0000     F                      OR     A,CtrlReg4
008E C70000     F                      LD     CtrlReg4,A
              ; SOURCE LINE # 176 
0091 A67F                              LD     A,#07FH
0093 CA0000     F                      OR     A,CtrlReg5 + 01H
0096 C70000     F                      LD     CtrlReg5 + 01H,A
              ; SOURCE LINE # 177 
0099 A67F                              LD     A,#07FH
009B CA0000     F                      OR     A,CtrlReg6 + 01H
009E C70000     F                      LD     CtrlReg6 + 01H,A
              ; SOURCE LINE # 178 
00A1 84                                POP    A
00A2 81                                RET    
              ; i            unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?L99PM62drv_Init (END)

              ; FUNCTION ?L99PM62drv_WdgTrigger (BEGIN)
              ; SOURCE LINE # 198 
0000 725D0000   F                      TNZ    InitFlag
0004 260C                              JRNE   ?NXT_0006
              ; SOURCE LINE # 200 
0006 4B14                              PUSH   #014H
0008 A601                              LD     A,#001H
000A CD0000     F                      CALL   ?L99PM62drv_ReportError
000D 84                                POP    A
000E 5D                                TNZW   X
000F 2601                              JRNE   ?NXT_0006
              ; SOURCE LINE # 202 
0011 81                                RET    
0012         ?NXT_0006:
              ; SOURCE LINE # 206 
0012 90100000   F                      BCPL   CtrlReg1,#000H
              ; SOURCE LINE # 210 
0016 AE0000     F                      LDW    X,#CtrlReg1_old
0019 89                                PUSHW  X
001A AE0000     F                      LDW    X,#GlobalStatusRegister
001D 89                                PUSHW  X
001E AE0000     F                      LDW    X,#CtrlReg1
0021 A601                              LD     A,#001H
0023 CD0000     F                      CALL   ?ST_SPI_Send_16
0026 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 211 
0028 81                                RET    

              ; FUNCTION ?L99PM62drv_WdgTrigger (END)

              ; FUNCTION ?L99PM62drv_SetStandbyMode (BEGIN)
              ; Register-parameter mode (XW) is relocated (AUTO)
              ; SOURCE LINE # 231 
0000 89                                PUSHW  X
              ; SOURCE LINE # 235 
0001 725D0000   F                      TNZ    InitFlag
0005 260B                              JRNE   ?NXT_0011
              ; SOURCE LINE # 237 
0007 4B14                              PUSH   #014H
0009 A602                              LD     A,#002H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 239 
0010 2755                              JREQ   ?EPILOG_0003
0012         ?NXT_0011:
              ; SOURCE LINE # 243 
0012 1E01       F                      LDW    X,(001H,SP)   ; [ mode ]
0014 2705                              JREQ   ?CASE_0002
0016 5A                                DECW   X
0017 2722                              JREQ   ?CASE_0003
0019 2044                              JRA    ?DEFAULT_0001
001B         ?CASE_0002:
              ; SOURCE LINE # 246 
001B A606                              LD     A,#006H
001D CA0000     F                      OR     A,CtrlReg1
0020 C70000     F                      LD     CtrlReg1,A
              ; SOURCE LINE # 250 
0023 AE0000     F                      LDW    X,#CtrlReg1_old
0026 89                                PUSHW  X
0027 AE0000     F                      LDW    X,#GlobalStatusRegister
002A 89                                PUSHW  X
002B AE0000     F                      LDW    X,#CtrlReg1
002E A601                              LD     A,#001H
0030 CD0000     F                      CALL   ?ST_SPI_Send_16
0033 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 251 
0035 72130000   F                      BRES   CtrlReg1,#001H
              ; SOURCE LINE # 252 
0039 202C                              JRA    ?EPILOG_0003
003B         ?CASE_0003:
              ; SOURCE LINE # 254 
003B 72150000   F                      BRES   CtrlReg1,#002H
              ; SOURCE LINE # 255 
003F 72120000   F                      BSET   CtrlReg1,#001H
              ; SOURCE LINE # 259 
0043 AE0000     F                      LDW    X,#CtrlReg1_old
0046 89                                PUSHW  X
0047 AE0000     F                      LDW    X,#GlobalStatusRegister
004A 89                                PUSHW  X
004B AE0000     F                      LDW    X,#CtrlReg1
004E A601                              LD     A,#001H
0050 CD0000     F                      CALL   ?ST_SPI_Send_16
0053 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 260 
0055 A6ED                              LD     A,#0EDH
0057 C40000     F                      AND    A,CtrlReg1
005A C70000     F                      LD     CtrlReg1,A
              ; SOURCE LINE # 261 
005D 2008                              JRA    ?EPILOG_0003
005F         ?DEFAULT_0001:
              ; SOURCE LINE # 264 
005F 4B0B                              PUSH   #00BH
0061 A602                              LD     A,#002H
0063 CD0000     F                      CALL   ?L99PM62drv_ReportError
0066 84                                POP    A
0067         ?EPILOG_0003:
              ; SOURCE LINE # 268 
0067 85                                POPW   X
0068 81                                RET    
              ; mode         (size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_SetStandbyMode (END)

              ; FUNCTION ?L99PM62drv_SetOut1Mode (BEGIN)
              ; Register YW is assigned to parameter mode
              ; SOURCE LINE # 280 
0000 51                                EXGW   X,Y
              ; SOURCE LINE # 284 
0001 725D0000   F                      TNZ    InitFlag
0005 260C                              JRNE   ?NXT_0018
              ; SOURCE LINE # 286 
0007 4B14                              PUSH   #014H
0009 A603                              LD     A,#003H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
0010 2601                              JRNE   ?NXT_0018
              ; SOURCE LINE # 288 
0012 81                                RET    
0013         ?NXT_0018:
              ; SOURCE LINE # 291 
0013 905D                              TNZW   Y
0015 2712                              JREQ   ?NXT_0020
0017 90A30001                          CPW    Y,#00001H
001B 270C                              JREQ   ?NXT_0020
              ; SOURCE LINE # 293 
001D 4B0C                              PUSH   #00CH
001F A603                              LD     A,#003H
0021 CD0000     F                      CALL   ?L99PM62drv_ReportError
0024 84                                POP    A
0025 5D                                TNZW   X
0026 2601                              JRNE   ?NXT_0020
              ; SOURCE LINE # 295 
0028 81                                RET    
0029         ?NXT_0020:
              ; SOURCE LINE # 299 
0029 72110000   F                      BRES   CtrlReg1 + 01H,#000H
              ; SOURCE LINE # 300 
002D 909F                              LD     A,YL
002F A401                              AND    A,#001H
0031 CA0000     F                      OR     A,CtrlReg1 + 01H
0034 C70000     F                      LD     CtrlReg1 + 01H,A
              ; SOURCE LINE # 304 
0037 AE0000     F                      LDW    X,#CtrlReg1_old
003A 89                                PUSHW  X
003B AE0000     F                      LDW    X,#GlobalStatusRegister
003E 89                                PUSHW  X
003F AE0000     F                      LDW    X,#CtrlReg1
0042 A601                              LD     A,#001H
0044 CD0000     F                      CALL   ?ST_SPI_Send_16
0047 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 305 
0049 81                                RET    
              ; mode         (size=2). Register parameter(XW) in PAGE0

              ; FUNCTION ?L99PM62drv_SetOut1Mode (END)

              ; FUNCTION ?L99PM62drv_SetOut2Mode (BEGIN)
              ; Register YW is assigned to parameter mode
              ; SOURCE LINE # 317 
0000 51                                EXGW   X,Y
              ; SOURCE LINE # 321 
0001 725D0000   F                      TNZ    InitFlag
0005 260C                              JRNE   ?NXT_0026
              ; SOURCE LINE # 323 
0007 4B14                              PUSH   #014H
0009 A604                              LD     A,#004H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
0010 2601                              JRNE   ?NXT_0026
              ; SOURCE LINE # 325 
0012 81                                RET    
0013         ?NXT_0026:
              ; SOURCE LINE # 329 
0013 905D                              TNZW   Y
0015 2712                              JREQ   ?NXT_0028
0017 90A30001                          CPW    Y,#00001H
001B 270C                              JREQ   ?NXT_0028
              ; SOURCE LINE # 331 
001D 4B0C                              PUSH   #00CH
001F A604                              LD     A,#004H
0021 CD0000     F                      CALL   ?L99PM62drv_ReportError
0024 84                                POP    A
0025 5D                                TNZW   X
0026 2601                              JRNE   ?NXT_0028
              ; SOURCE LINE # 333 
0028 81                                RET    
0029         ?NXT_0028:
              ; SOURCE LINE # 337 
0029 72130000   F                      BRES   CtrlReg1 + 01H,#001H
              ; SOURCE LINE # 338 
002D 909F                              LD     A,YL
002F A401                              AND    A,#001H
0031 48                                SLL    A
0032 CA0000     F                      OR     A,CtrlReg1 + 01H
0035 C70000     F                      LD     CtrlReg1 + 01H,A
              ; SOURCE LINE # 342 
0038 AE0000     F                      LDW    X,#CtrlReg1_old
003B 89                                PUSHW  X
003C AE0000     F                      LDW    X,#GlobalStatusRegister
003F 89                                PUSHW  X
0040 AE0000     F                      LDW    X,#CtrlReg1
0043 A601                              LD     A,#001H
0045 CD0000     F                      CALL   ?ST_SPI_Send_16
0048 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 343 
004A 81                                RET    
              ; mode         (size=2). Register parameter(XW) in PAGE0

              ; FUNCTION ?L99PM62drv_SetOut2Mode (END)

              ; FUNCTION ?L99PM62drv_SetOut3Mode (BEGIN)
              ; Register YW is assigned to parameter mode
              ; SOURCE LINE # 354 
0000 51                                EXGW   X,Y
              ; SOURCE LINE # 358 
0001 725D0000   F                      TNZ    InitFlag
0005 260C                              JRNE   ?NXT_0034
              ; SOURCE LINE # 360 
0007 4B14                              PUSH   #014H
0009 A605                              LD     A,#005H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
0010 2601                              JRNE   ?NXT_0034
              ; SOURCE LINE # 362 
0012 81                                RET    
0013         ?NXT_0034:
              ; SOURCE LINE # 365 
0013 905D                              TNZW   Y
0015 2712                              JREQ   ?NXT_0036
0017 90A30001                          CPW    Y,#00001H
001B 270C                              JREQ   ?NXT_0036
              ; SOURCE LINE # 367 
001D 4B0C                              PUSH   #00CH
001F A605                              LD     A,#005H
0021 CD0000     F                      CALL   ?L99PM62drv_ReportError
0024 84                                POP    A
0025 5D                                TNZW   X
0026 2601                              JRNE   ?NXT_0036
              ; SOURCE LINE # 369 
0028 81                                RET    
0029         ?NXT_0036:
              ; SOURCE LINE # 373 
0029 72150000   F                      BRES   CtrlReg1 + 01H,#002H
              ; SOURCE LINE # 374 
002D 909F                              LD     A,YL
002F A401                              AND    A,#001H
0031 48                                SLL    A
0032 48                                SLL    A
0033 CA0000     F                      OR     A,CtrlReg1 + 01H
0036 C70000     F                      LD     CtrlReg1 + 01H,A
              ; SOURCE LINE # 378 
0039 AE0000     F                      LDW    X,#CtrlReg1_old
003C 89                                PUSHW  X
003D AE0000     F                      LDW    X,#GlobalStatusRegister
0040 89                                PUSHW  X
0041 AE0000     F                      LDW    X,#CtrlReg1
0044 A601                              LD     A,#001H
0046 CD0000     F                      CALL   ?ST_SPI_Send_16
0049 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 379 
004B 81                                RET    
              ; mode         (size=2). Register parameter(XW) in PAGE0

              ; FUNCTION ?L99PM62drv_SetOut3Mode (END)

              ; FUNCTION ?L99PM62drv_SetOut4Mode (BEGIN)
              ; Register-parameter mode (XW) is relocated (AUTO)
              ; SOURCE LINE # 390 
0000 89                                PUSHW  X
0001 88                                PUSH   A
              ; SOURCE LINE # 396 
0002 725D0000   F                      TNZ    InitFlag
0006 260B                              JRNE   ?NXT_0042
              ; SOURCE LINE # 398 
0008 4B14                              PUSH   #014H
000A A606                              LD     A,#006H
000C CD0000     F                      CALL   ?L99PM62drv_ReportError
000F 84                                POP    A
0010 5D                                TNZW   X
              ; SOURCE LINE # 400 
0011 2747                              JREQ   ?EPILOG_0007
0013         ?NXT_0042:
              ; SOURCE LINE # 403 
0013 7B03       F                      LD     A,(003H,SP)   ; [ mode + 01H ]
0015 6B01       F                      LD     (001H,SP),A   ; [ tmp ]
              ; SOURCE LINE # 404 
0017 CD0000     F                      CALL   ?C?chartoint
001A 9E                                LD     A,XH
001B 4D                                TNZ    A
001C 2B0A                              JRMI   ?LAB_0009
001E 7B01       F                      LD     A,(001H,SP)   ; [ tmp ]
0020 CD0000     F                      CALL   ?C?chartoint
0023 A30003                            CPW    X,#00003H
0026 2D0B                              JRSLE  ?NXT_0044
0028         ?LAB_0009:
              ; SOURCE LINE # 406 
0028 4B0C                              PUSH   #00CH
002A A606                              LD     A,#006H
002C CD0000     F                      CALL   ?L99PM62drv_ReportError
002F 84                                POP    A
0030 5D                                TNZW   X
              ; SOURCE LINE # 408 
0031 2727                              JREQ   ?EPILOG_0007
0033         ?NXT_0044:
              ; SOURCE LINE # 412 
0033 A6CF                              LD     A,#0CFH
0035 C40000     F                      AND    A,CtrlReg1 + 01H
0038 C70000     F                      LD     CtrlReg1 + 01H,A
              ; SOURCE LINE # 413 
003B A603                              LD     A,#003H
003D 1403       F                      AND    A,(003H,SP)   ; [ mode + 01H ]
003F 4E                                SWAP   A
0040 A4F0                              AND    A,#0F0H
0042 CA0000     F                      OR     A,CtrlReg1 + 01H
0045 C70000     F                      LD     CtrlReg1 + 01H,A
              ; SOURCE LINE # 417 
0048 AE0000     F                      LDW    X,#CtrlReg1_old
004B 89                                PUSHW  X
004C AE0000     F                      LDW    X,#GlobalStatusRegister
004F 89                                PUSHW  X
0050 AE0000     F                      LDW    X,#CtrlReg1
0053 A601                              LD     A,#001H
0055 CD0000     F                      CALL   ?ST_SPI_Send_16
0058 5B04                              ADD    SP,#004H
005A         ?EPILOG_0007:
              ; SOURCE LINE # 418 
005A 5B03                              ADD    SP,#003H
005C 81                                RET    
              ; mode         (size=2).  parameter in AUTO
              ; tmp          signed char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?L99PM62drv_SetOut4Mode (END)

              ; FUNCTION ?L99PM62drv_SetOutHSMode (BEGIN)
              ; Register-parameter mode (XW) is relocated (AUTO)
              ; SOURCE LINE # 429 
0000 89                                PUSHW  X
0001 88                                PUSH   A
              ; SOURCE LINE # 435 
0002 725D0000   F                      TNZ    InitFlag
0006 260E                              JRNE   ?NXT_0051
              ; SOURCE LINE # 437 
0008 4B14                              PUSH   #014H
000A A607                              LD     A,#007H
000C CD0000     F                      CALL   ?L99PM62drv_ReportError
000F 84                                POP    A
0010 5D                                TNZW   X
              ; SOURCE LINE # 439 
0011 2603                              JRNE   ?LAB_0014
0013 CC0000     F                      JP     ?EPILOG_0008
0016         ?LAB_0014:

0016         ?NXT_0051:
              ; SOURCE LINE # 442 
0016 7B03       F                      LD     A,(003H,SP)   ; [ mode + 01H ]
0018 6B01       F                      LD     (001H,SP),A   ; [ tmp ]
              ; SOURCE LINE # 443 
001A CD0000     F                      CALL   ?C?chartoint
001D 9E                                LD     A,XH
001E 4D                                TNZ    A
001F 2B0A                              JRMI   ?LAB_0012
0021 7B01       F                      LD     A,(001H,SP)   ; [ tmp ]
0023 CD0000     F                      CALL   ?C?chartoint
0026 A30005                            CPW    X,#00005H
0029 2D0B                              JRSLE  ?NXT_0053
002B         ?LAB_0012:
              ; SOURCE LINE # 445 
002B 4B0C                              PUSH   #00CH
002D A607                              LD     A,#007H
002F CD0000     F                      CALL   ?L99PM62drv_ReportError
0032 84                                POP    A
0033 5D                                TNZW   X
              ; SOURCE LINE # 447 
0034 2767                              JREQ   ?EPILOG_0008
0036         ?NXT_0053:
              ; SOURCE LINE # 451 
0036 1E02       F                      LDW    X,(002H,SP)   ; [ mode ]
0038 2711                              JREQ   ?CASE_0013
003A 5A                                DECW   X
003B 270E                              JREQ   ?CASE_0013
003D 5A                                DECW   X
003E 270B                              JREQ   ?CASE_0013
0040 5A                                DECW   X
0041 2708                              JREQ   ?CASE_0013
0043 5A                                DECW   X
0044 2721                              JREQ   ?CASE_0014
0046 5A                                DECW   X
0047 272C                              JREQ   ?CASE_0015
0049 2036                              JRA    ?DEFAULT_0003
004B         ?CASE_0013:
              ; SOURCE LINE # 457 
004B A637                              LD     A,#037H
004D C40000     F                      AND    A,CtrlReg1 + 01H
0050 C70000     F                      LD     CtrlReg1 + 01H,A
              ; SOURCE LINE # 458 
0053 A603                              LD     A,#003H
0055 1403       F                      AND    A,(003H,SP)   ; [ mode + 01H ]
0057 5F                                CLRW   X
0058 97                                LD     XL,A
0059 A606                              LD     A,#006H
005B CD0000     F                      CALL   ?C?sll168
005E 9F                                LD     A,XL
005F         ?OPTI_0000:
005F CA0000     F                      OR     A,CtrlReg1 + 01H
0062 C70000     F                      LD     CtrlReg1 + 01H,A
              ; SOURCE LINE # 459 
0065 2024                              JRA    ?NXT_0055
0067         ?CASE_0014:
              ; SOURCE LINE # 461 
0067 A637                              LD     A,#037H
0069 C40000     F                      AND    A,CtrlReg1 + 01H
006C C70000     F                      LD     CtrlReg1 + 01H,A
              ; SOURCE LINE # 462 
006F 72160000   F                      BSET   CtrlReg1 + 01H,#003H
              ; SOURCE LINE # 463 
0073 2016                              JRA    ?NXT_0055
0075         ?CASE_0015:
              ; SOURCE LINE # 465 
0075 A637                              LD     A,#037H
0077 C40000     F                      AND    A,CtrlReg1 + 01H
007A C70000     F                      LD     CtrlReg1 + 01H,A
              ; SOURCE LINE # 466 
007D A648                              LD     A,#048H
              ; SOURCE LINE # 467 
007F 20DE                              JRA    ?OPTI_0000
0081         ?DEFAULT_0003:
              ; SOURCE LINE # 470 
0081 4B0B                              PUSH   #00BH
0083 A608                              LD     A,#008H
0085 CD0000     F                      CALL   ?L99PM62drv_ReportError
0088 84                                POP    A
              ; SOURCE LINE # 472 
0089 2012                              JRA    ?EPILOG_0008
008B         ?NXT_0055:
              ; SOURCE LINE # 478 
008B AE0000     F                      LDW    X,#CtrlReg1_old
008E 89                                PUSHW  X
008F AE0000     F                      LDW    X,#GlobalStatusRegister
0092 89                                PUSHW  X
0093 AE0000     F                      LDW    X,#CtrlReg1
0096 A601                              LD     A,#001H
0098 CD0000     F                      CALL   ?ST_SPI_Send_16
009B 5B04                              ADD    SP,#004H
009D         ?EPILOG_0008:
              ; SOURCE LINE # 479 
009D 5B03                              ADD    SP,#003H
009F 81                                RET    
              ; mode         (size=2).  parameter in AUTO
              ; tmp          signed char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?L99PM62drv_SetOutHSMode (END)

              ; FUNCTION ?L99PM62drv_SetOutHSAutorecovery (BEGIN)
              ; Register-parameter autorecoveryMode (XW) is relocated (AUTO)
              ; SOURCE LINE # 493 
0000 89                                PUSHW  X
              ; SOURCE LINE # 497 
0001 725D0000   F                      TNZ    InitFlag
0005 260B                              JRNE   ?NXT_0059
              ; SOURCE LINE # 499 
0007 4B14                              PUSH   #014H
0009 A608                              LD     A,#008H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 501 
0010 2731                              JREQ   ?EPILOG_0009
0012         ?NXT_0059:
              ; SOURCE LINE # 505 
0012 1E01       F                      LDW    X,(001H,SP)   ; [ autorecoveryMode ]
0014 2705                              JREQ   ?CASE_0018
0016 5A                                DECW   X
0017 2708                              JREQ   ?CASE_0019
0019 200C                              JRA    ?DEFAULT_0005
001B         ?CASE_0018:
              ; SOURCE LINE # 508 
001B 721B0000   F                      BRES   CtrlReg4 + 01H,#005H
              ; SOURCE LINE # 509 
001F 2010                              JRA    ?NXT_0061
0021         ?CASE_0019:
              ; SOURCE LINE # 511 
0021 721A0000   F                      BSET   CtrlReg4 + 01H,#005H
              ; SOURCE LINE # 512 
0025 200A                              JRA    ?NXT_0061
0027         ?DEFAULT_0005:
              ; SOURCE LINE # 515 
0027 4B0B                              PUSH   #00BH
0029 A608                              LD     A,#008H
002B CD0000     F                      CALL   ?L99PM62drv_ReportError
002E 84                                POP    A
              ; SOURCE LINE # 517 
002F 2012                              JRA    ?EPILOG_0009
0031         ?NXT_0061:
              ; SOURCE LINE # 522 
0031 AE0000     F                      LDW    X,#CtrlReg4_old
0034 89                                PUSHW  X
0035 AE0000     F                      LDW    X,#GlobalStatusRegister
0038 89                                PUSHW  X
0039 AE0000     F                      LDW    X,#CtrlReg4
003C A604                              LD     A,#004H
003E CD0000     F                      CALL   ?ST_SPI_Send_16
0041 5B04                              ADD    SP,#004H
0043         ?EPILOG_0009:
              ; SOURCE LINE # 523 
0043 85                                POPW   X
0044 81                                RET    
              ; autorecoveryMode (size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_SetOutHSAutorecovery (END)

              ; FUNCTION ?L99PM62drv_SetRelayOutput (BEGIN)
              ; Register-parameter value (XW) is relocated (AUTO)
              ; SOURCE LINE # 551 
0000 89                                PUSHW  X
              ; SOURCE LINE # 555 
0001 725D0000   F                      TNZ    InitFlag
0005 260B                              JRNE   ?NXT_0065
              ; SOURCE LINE # 557 
0007 4B14                              PUSH   #014H
0009 A609                              LD     A,#009H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 559 
0010 2763                              JREQ   ?EPILOG_0010
0012         ?NXT_0065:
              ; SOURCE LINE # 563 
0012 1E01       F                      LDW    X,(001H,SP)   ; [ value ]
0014 2717                              JREQ   ?CASE_0028
0016 5A                                DECW   X
0017 271E                              JREQ   ?CASE_0029
0019 5A                                DECW   X
001A 2721                              JREQ   ?CASE_0030
001C 5A                                DECW   X
001D 2728                              JREQ   ?CASE_0031
001F 5A                                DECW   X
0020 272B                              JREQ   ?CASE_0032
0022 5A                                DECW   X
0023 272E                              JREQ   ?CASE_0033
0025 5A                                DECW   X
0026 2709                              JREQ   ?OPTI_0004
0028 5A                                DECW   X
0029 2716                              JREQ   ?OPTI_0003
002B 202C                              JRA    ?DEFAULT_0007
002D         ?CASE_0028:
              ; SOURCE LINE # 566 
002D 721D0000   F                      BRES   CtrlReg1,#006H
0031         ?OPTI_0004:
              ; SOURCE LINE # 567 
0031 721F0000   F                      BRES   CtrlReg1,#007H
              ; SOURCE LINE # 568 
0035 202C                              JRA    ?NXT_0067
0037         ?CASE_0029:
              ; SOURCE LINE # 570 
0037 721C0000   F                      BSET   CtrlReg1,#006H
              ; SOURCE LINE # 572 
003B 20F4                              JRA    ?OPTI_0004
003D         ?CASE_0030:
              ; SOURCE LINE # 574 
003D 721D0000   F                      BRES   CtrlReg1,#006H
0041         ?OPTI_0003:
              ; SOURCE LINE # 575 
0041 721E0000   F                      BSET   CtrlReg1,#007H
              ; SOURCE LINE # 576 
0045 201C                              JRA    ?NXT_0067
0047         ?CASE_0031:
              ; SOURCE LINE # 578 
0047 721C0000   F                      BSET   CtrlReg1,#006H
              ; SOURCE LINE # 580 
004B 20F4                              JRA    ?OPTI_0003
004D         ?CASE_0032:
              ; SOURCE LINE # 583 
004D 721D0000   F                      BRES   CtrlReg1,#006H
              ; SOURCE LINE # 584 
0051 2010                              JRA    ?NXT_0067
0053         ?CASE_0033:
              ; SOURCE LINE # 587 
0053 721C0000   F                      BSET   CtrlReg1,#006H
              ; SOURCE LINE # 588 
0057 200A                              JRA    ?NXT_0067
0059         ?DEFAULT_0007:
              ; SOURCE LINE # 599 
0059 4B0B                              PUSH   #00BH
005B A609                              LD     A,#009H
005D CD0000     F                      CALL   ?L99PM62drv_ReportError
0060 84                                POP    A
              ; SOURCE LINE # 601 
0061 2012                              JRA    ?EPILOG_0010
0063         ?NXT_0067:
              ; SOURCE LINE # 606 
0063 AE0000     F                      LDW    X,#CtrlReg1_old
0066 89                                PUSHW  X
0067 AE0000     F                      LDW    X,#GlobalStatusRegister
006A 89                                PUSHW  X
006B AE0000     F                      LDW    X,#CtrlReg1
006E A601                              LD     A,#001H
0070 CD0000     F                      CALL   ?ST_SPI_Send_16
0073 5B04                              ADD    SP,#004H
0075         ?EPILOG_0010:
              ; SOURCE LINE # 608 
0075 85                                POPW   X
0076 81                                RET    
              ; value        (size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_SetRelayOutput (END)

              ; FUNCTION ?L99PM62drv_SetVoltageReg2Mode (BEGIN)
              ; Register-parameter mode (XW) is relocated (AUTO)
              ; SOURCE LINE # 621 
0000 89                                PUSHW  X
0001 88                                PUSH   A
              ; SOURCE LINE # 627 
0002 725D0000   F                      TNZ    InitFlag
0006 260B                              JRNE   ?NXT_0072
              ; SOURCE LINE # 629 
0008 4B14                              PUSH   #014H
000A A60A                              LD     A,#00AH
000C CD0000     F                      CALL   ?L99PM62drv_ReportError
000F 84                                POP    A
0010 5D                                TNZW   X
              ; SOURCE LINE # 631 
0011 274D                              JREQ   ?EPILOG_0011
0013         ?NXT_0072:
              ; SOURCE LINE # 634 
0013 7B03       F                      LD     A,(003H,SP)   ; [ mode + 01H ]
0015 6B01       F                      LD     (001H,SP),A   ; [ tmp ]
              ; SOURCE LINE # 635 
0017 CD0000     F                      CALL   ?C?chartoint
001A 9E                                LD     A,XH
001B 4D                                TNZ    A
001C 2B0A                              JRMI   ?LAB_0020
001E 7B01       F                      LD     A,(001H,SP)   ; [ tmp ]
0020 CD0000     F                      CALL   ?C?chartoint
0023 A30003                            CPW    X,#00003H
0026 2D0B                              JRSLE  ?NXT_0074
0028         ?LAB_0020:
              ; SOURCE LINE # 637 
0028 4B0B                              PUSH   #00BH
002A A60A                              LD     A,#00AH
002C CD0000     F                      CALL   ?L99PM62drv_ReportError
002F 84                                POP    A
0030 5D                                TNZW   X
              ; SOURCE LINE # 639 
0031 272D                              JREQ   ?EPILOG_0011
0033         ?NXT_0074:
              ; SOURCE LINE # 644 
0033 A6CF                              LD     A,#0CFH
0035 C40000     F                      AND    A,CtrlReg1
0038 C70000     F                      LD     CtrlReg1,A
              ; SOURCE LINE # 645 
003B AE0003                            LDW    X,#00003H
003E A603                              LD     A,#003H
0040 1403       F                      AND    A,(003H,SP)   ; [ mode + 01H ]
0042 97                                LD     XL,A
0043 58                                SLAW   X
0044 58                                SLAW   X
0045 58                                SLAW   X
0046 58                                SLAW   X
0047 9F                                LD     A,XL
0048 CA0000     F                      OR     A,CtrlReg1
004B C70000     F                      LD     CtrlReg1,A
              ; SOURCE LINE # 649 
004E AE0000     F                      LDW    X,#CtrlReg1_old
0051 89                                PUSHW  X
0052 AE0000     F                      LDW    X,#GlobalStatusRegister
0055 89                                PUSHW  X
0056 AE0000     F                      LDW    X,#CtrlReg1
0059 A601                              LD     A,#001H
005B CD0000     F                      CALL   ?ST_SPI_Send_16
005E 5B04                              ADD    SP,#004H
0060         ?EPILOG_0011:
              ; SOURCE LINE # 650 
0060 5B03                              ADD    SP,#003H
0062 81                                RET    
              ; mode         (size=2).  parameter in AUTO
              ; tmp          signed char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?L99PM62drv_SetVoltageReg2Mode (END)

              ; FUNCTION ?L99PM62drv_SetTimer1 (BEGIN)
              ; Register-parameter period (XW) is relocated (AUTO)
              ; SOURCE LINE # 666 
0000 89                                PUSHW  X
0001 88                                PUSH   A
              ; SOURCE LINE # 672 
0002 725D0000   F                      TNZ    InitFlag
0006 260B                              JRNE   ?NXT_0082
              ; SOURCE LINE # 674 
0008 4B14                              PUSH   #014H
000A A60B                              LD     A,#00BH
000C CD0000     F                      CALL   ?L99PM62drv_ReportError
000F 84                                POP    A
0010 5D                                TNZW   X
              ; SOURCE LINE # 676 
0011 276B                              JREQ   ?EPILOG_0012
0013         ?NXT_0082:
              ; SOURCE LINE # 679 
0013 7B03       F                      LD     A,(003H,SP)   ; [ period + 01H ]
0015 6B01       F                      LD     (001H,SP),A   ; [ tmp ]
              ; SOURCE LINE # 680 
0017 CD0000     F                      CALL   ?C?chartoint
001A 9E                                LD     A,XH
001B 4D                                TNZ    A
001C 2B0A                              JRMI   ?LAB_0023
001E 7B01       F                      LD     A,(001H,SP)   ; [ tmp ]
0020 CD0000     F                      CALL   ?C?chartoint
0023 A30003                            CPW    X,#00003H
0026 2D0A                              JRSLE  ?NXT_0084
0028         ?LAB_0023:
              ; SOURCE LINE # 682 
0028 A60B                              LD     A,#00BH
002A 88                                PUSH   A
002B CD0000     F                      CALL   ?L99PM62drv_ReportError
002E 84                                POP    A
002F 5D                                TNZW   X
              ; SOURCE LINE # 684 
0030 274C                              JREQ   ?EPILOG_0012
0032         ?NXT_0084:
              ; SOURCE LINE # 687 
0032 1E06       F                      LDW    X,(006H,SP)   ; [ ontime ]
0034 270E                              JREQ   ?NXT_0086
0036 5A                                DECW   X
0037 270B                              JREQ   ?NXT_0086
              ; SOURCE LINE # 689 
0039 4B0C                              PUSH   #00CH
003B A60B                              LD     A,#00BH
003D CD0000     F                      CALL   ?L99PM62drv_ReportError
0040 84                                POP    A
0041 5D                                TNZW   X
              ; SOURCE LINE # 691 
0042 273A                              JREQ   ?EPILOG_0012
0044         ?NXT_0086:
              ; SOURCE LINE # 696 
0044 A68F                              LD     A,#08FH
0046 C40000     F                      AND    A,CtrlReg3 + 01H
0049 C70000     F                      LD     CtrlReg3 + 01H,A
              ; SOURCE LINE # 697 
004C 7B07       F                      LD     A,(007H,SP)   ; [ ontime + 01H ]
004E 5F                                CLRW   X
004F 97                                LD     XL,A
0050 A640                              LD     A,#040H
0052 42                                MUL    X,A
0053 9F                                LD     A,XL
0054 A440                              AND    A,#040H
0056 CA0000     F                      OR     A,CtrlReg3 + 01H
0059 C70000     F                      LD     CtrlReg3 + 01H,A
              ; SOURCE LINE # 698 
005C 7B03       F                      LD     A,(003H,SP)   ; [ period + 01H ]
005E 5F                                CLRW   X
005F 97                                LD     XL,A
0060 A610                              LD     A,#010H
0062 42                                MUL    X,A
0063 9F                                LD     A,XL
0064 A430                              AND    A,#030H
0066 CA0000     F                      OR     A,CtrlReg3 + 01H
0069 C70000     F                      LD     CtrlReg3 + 01H,A
              ; SOURCE LINE # 702 
006C AE0000     F                      LDW    X,#CtrlReg3_old
006F 89                                PUSHW  X
0070 AE0000     F                      LDW    X,#GlobalStatusRegister
0073 89                                PUSHW  X
0074 AE0000     F                      LDW    X,#CtrlReg3
0077 A603                              LD     A,#003H
0079 CD0000     F                      CALL   ?ST_SPI_Send_16
007C 5B04                              ADD    SP,#004H
007E         ?EPILOG_0012:
              ; SOURCE LINE # 703 
007E 5B03                              ADD    SP,#003H
0080 81                                RET    
              ; period       (size=2).  parameter in AUTO
              ; ontime       (size=2).  parameter in AUTO
              ; tmp          signed char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?L99PM62drv_SetTimer1 (END)

              ; FUNCTION ?L99PM62drv_SetTimer2 (BEGIN)
              ; Register-parameter period (XW) is relocated (AUTO)
              ; SOURCE LINE # 719 
0000 89                                PUSHW  X
0001 88                                PUSH   A
              ; SOURCE LINE # 724 
0002 725D0000   F                      TNZ    InitFlag
0006 260B                              JRNE   ?NXT_0094
              ; SOURCE LINE # 726 
0008 4B14                              PUSH   #014H
000A A60C                              LD     A,#00CH
000C CD0000     F                      CALL   ?L99PM62drv_ReportError
000F 84                                POP    A
0010 5D                                TNZW   X
              ; SOURCE LINE # 728 
0011 2764                              JREQ   ?EPILOG_0013
0013         ?NXT_0094:
              ; SOURCE LINE # 731 
0013 7B03       F                      LD     A,(003H,SP)   ; [ period + 01H ]
0015 6B01       F                      LD     (001H,SP),A   ; [ tmp ]
              ; SOURCE LINE # 732 
0017 CD0000     F                      CALL   ?C?chartoint
001A 9E                                LD     A,XH
001B 4D                                TNZ    A
001C 2B0A                              JRMI   ?LAB_0027
001E 7B01       F                      LD     A,(001H,SP)   ; [ tmp ]
0020 CD0000     F                      CALL   ?C?chartoint
0023 A30003                            CPW    X,#00003H
0026 2D0B                              JRSLE  ?NXT_0096
0028         ?LAB_0027:
              ; SOURCE LINE # 734 
0028 4B0B                              PUSH   #00BH
002A A60C                              LD     A,#00CH
002C CD0000     F                      CALL   ?L99PM62drv_ReportError
002F 84                                POP    A
0030 5D                                TNZW   X
              ; SOURCE LINE # 736 
0031 2744                              JREQ   ?EPILOG_0013
0033         ?NXT_0096:
              ; SOURCE LINE # 739 
0033 1E06       F                      LDW    X,(006H,SP)   ; [ ontime ]
0035 270D                              JREQ   ?NXT_0098
0037 5A                                DECW   X
0038 270A                              JREQ   ?NXT_0098
              ; SOURCE LINE # 741 
003A A60C                              LD     A,#00CH
003C 88                                PUSH   A
003D CD0000     F                      CALL   ?L99PM62drv_ReportError
0040 84                                POP    A
0041 5D                                TNZW   X
              ; SOURCE LINE # 743 
0042 2733                              JREQ   ?EPILOG_0013
0044         ?NXT_0098:
              ; SOURCE LINE # 747 
0044 A6F8                              LD     A,#0F8H
0046 C40000     F                      AND    A,CtrlReg3 + 01H
0049 C70000     F                      LD     CtrlReg3 + 01H,A
              ; SOURCE LINE # 748 
004C 7B07       F                      LD     A,(007H,SP)   ; [ ontime + 01H ]
004E 5F                                CLRW   X
004F 97                                LD     XL,A
0050 58                                SLAW   X
0051 58                                SLAW   X
0052 9F                                LD     A,XL
0053 A404                              AND    A,#004H
0055 CA0000     F                      OR     A,CtrlReg3 + 01H
0058 C70000     F                      LD     CtrlReg3 + 01H,A
              ; SOURCE LINE # 749 
005B A603                              LD     A,#003H
005D 1403       F                      AND    A,(003H,SP)   ; [ period + 01H ]
005F CA0000     F                      OR     A,CtrlReg3 + 01H
0062 C70000     F                      LD     CtrlReg3 + 01H,A
              ; SOURCE LINE # 753 
0065 AE0000     F                      LDW    X,#CtrlReg3_old
0068 89                                PUSHW  X
0069 AE0000     F                      LDW    X,#GlobalStatusRegister
006C 89                                PUSHW  X
006D AE0000     F                      LDW    X,#CtrlReg3
0070 A603                              LD     A,#003H
0072 CD0000     F                      CALL   ?ST_SPI_Send_16
0075 5B04                              ADD    SP,#004H
0077         ?EPILOG_0013:
              ; SOURCE LINE # 754 
0077 5B03                              ADD    SP,#003H
0079 81                                RET    
              ; period       (size=2).  parameter in AUTO
              ; ontime       (size=2).  parameter in AUTO
              ; tmp          signed char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?L99PM62drv_SetTimer2 (END)

              ; FUNCTION ?L99PM62drv_SetWUInputMode (BEGIN)
              ; Register-parameter mask (A) is relocated (AUTO)
              ; SOURCE LINE # 782 
0000 88                                PUSH   A
              ; Register YW is assigned to parameter mode
0001 51                                EXGW   X,Y
              ; SOURCE LINE # 786 
0002 725D0000   F                      TNZ    InitFlag
0006 260B                              JRNE   ?NXT_0113
              ; SOURCE LINE # 788 
0008 4B14                              PUSH   #014H
000A A60D                              LD     A,#00DH
000C CD0000     F                      CALL   ?L99PM62drv_ReportError
000F 84                                POP    A
0010 5D                                TNZW   X
              ; SOURCE LINE # 790 
0011 2774                              JREQ   ?EPILOG_0014
0013         ?NXT_0113:
              ; SOURCE LINE # 793 
0013 7B01       F                      LD     A,(001H,SP)   ; [ mask ]
0015 A5F0                              BCP    A,#0F0H
0017 270B                              JREQ   ?NXT_0115
              ; SOURCE LINE # 795 
0019 4B0B                              PUSH   #00BH
001B A60D                              LD     A,#00DH
001D CD0000     F                      CALL   ?L99PM62drv_ReportError
0020 84                                POP    A
0021 5D                                TNZW   X
              ; SOURCE LINE # 797 
0022 2763                              JREQ   ?EPILOG_0014
0024         ?NXT_0115:
              ; SOURCE LINE # 800 
0024 905D                              TNZW   Y
0026 2711                              JREQ   ?NXT_0118
0028 90A30001                          CPW    Y,#00001H
002C 270B                              JREQ   ?NXT_0118
              ; SOURCE LINE # 802 
002E 4B0C                              PUSH   #00CH
0030 A60D                              LD     A,#00DH
0032 CD0000     F                      CALL   ?L99PM62drv_ReportError
0035 84                                POP    A
0036 5D                                TNZW   X
              ; SOURCE LINE # 804 
0037 274E                              JREQ   ?EPILOG_0014
0039         ?NXT_0118:
              ; SOURCE LINE # 809 
0039 7B01       F                      LD     A,(001H,SP)   ; [ mask ]
003B A501                              BCP    A,#001H
003D 270E                              JREQ   ?NXT_0120
              ; SOURCE LINE # 811 
003F 905D                              TNZW   Y
0041 2606                              JRNE   ?ELSE_0107
              ; SOURCE LINE # 813 
0043 72190000   F                      BRES   CtrlReg2,#004H
0047 2004                              JRA    ?NXT_0120
0049         ?ELSE_0107:
              ; SOURCE LINE # 817 
0049 72180000   F                      BSET   CtrlReg2,#004H
004D         ?NXT_0120:
              ; SOURCE LINE # 820 
004D 7B01       F                      LD     A,(001H,SP)   ; [ mask ]
004F A502                              BCP    A,#002H
0051 270E                              JREQ   ?NXT_0122
              ; SOURCE LINE # 822 
0053 905D                              TNZW   Y
0055 2606                              JRNE   ?ELSE_0109
              ; SOURCE LINE # 824 
0057 721B0000   F                      BRES   CtrlReg2,#005H
005B 2004                              JRA    ?NXT_0122
005D         ?ELSE_0109:
              ; SOURCE LINE # 828 
005D 721A0000   F                      BSET   CtrlReg2,#005H
0061         ?NXT_0122:
              ; SOURCE LINE # 831 
0061 7B01       F                      LD     A,(001H,SP)   ; [ mask ]
0063 A504                              BCP    A,#004H
0065 270E                              JREQ   ?NXT_0124
              ; SOURCE LINE # 833 
0067 905D                              TNZW   Y
0069 2606                              JRNE   ?ELSE_0111
              ; SOURCE LINE # 835 
006B 721D0000   F                      BRES   CtrlReg2,#006H
006F 2004                              JRA    ?NXT_0124
0071         ?ELSE_0111:
              ; SOURCE LINE # 839 
0071 721C0000   F                      BSET   CtrlReg2,#006H
0075         ?NXT_0124:
              ; SOURCE LINE # 845 
0075 AE0000     F                      LDW    X,#CtrlReg2_old
0078 89                                PUSHW  X
0079 AE0000     F                      LDW    X,#GlobalStatusRegister
007C 89                                PUSHW  X
007D AE0000     F                      LDW    X,#CtrlReg2
0080 A602                              LD     A,#002H
0082 CD0000     F                      CALL   ?ST_SPI_Send_16
0085 5B04                              ADD    SP,#004H
0087         ?EPILOG_0014:
              ; SOURCE LINE # 846 
0087 84                                POP    A
0088 81                                RET    
              ; mask         unsigned char  (size=1).  parameter in AUTO
              ; mode         (size=2). Register parameter(XW) in PAGE0

              ; FUNCTION ?L99PM62drv_SetWUInputMode (END)

              ; FUNCTION ?L99PM62drv_EnableWakeupSource (BEGIN)
              ; Register-parameter mask (A) is relocated (AUTO)
              ; SOURCE LINE # 870 
0000 88                                PUSH   A
              ; SOURCE LINE # 874 
0001 725D0000   F                      TNZ    InitFlag
0005 260B                              JRNE   ?NXT_0128
              ; SOURCE LINE # 876 
0007 4B14                              PUSH   #014H
0009 A60E                              LD     A,#00EH
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 878 
0010 2729                              JREQ   ?EPILOG_0015
0012         ?NXT_0128:
              ; SOURCE LINE # 882 
0012 7B01       F                      LD     A,(001H,SP)   ; [ mask ]
0014 A407                              AND    A,#007H
0016 43                                CPL    A
0017 C40000     F                      AND    A,CtrlReg2
001A C70000     F                      LD     CtrlReg2,A
              ; SOURCE LINE # 883 
001D 7B01       F                      LD     A,(001H,SP)   ; [ mask ]
001F 1404       F                      AND    A,(004H,SP)   ; [ bitpattern ]
0021 A407                              AND    A,#007H
0023 CA0000     F                      OR     A,CtrlReg2
0026 C70000     F                      LD     CtrlReg2,A
              ; SOURCE LINE # 887 
0029 AE0000     F                      LDW    X,#CtrlReg2_old
002C 89                                PUSHW  X
002D AE0000     F                      LDW    X,#GlobalStatusRegister
0030 89                                PUSHW  X
0031 AE0000     F                      LDW    X,#CtrlReg2
0034 A602                              LD     A,#002H
0036 CD0000     F                      CALL   ?ST_SPI_Send_16
0039 5B04                              ADD    SP,#004H
003B         ?EPILOG_0015:
              ; SOURCE LINE # 888 
003B 84                                POP    A
003C 81                                RET    
              ; mask         unsigned char  (size=1).  parameter in AUTO
              ; bitpattern   unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_EnableWakeupSource (END)

              ; FUNCTION ?L99PM62drv_SetResetThresholdLevel (BEGIN)
              ; Register-parameter level (XW) is relocated (AUTO)
              ; SOURCE LINE # 901 
0000 89                                PUSHW  X
              ; SOURCE LINE # 905 
0001 725D0000   F                      TNZ    InitFlag
0005 260B                              JRNE   ?NXT_0133
              ; SOURCE LINE # 907 
0007 4B14                              PUSH   #014H
0009 A60F                              LD     A,#00FH
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 909 
0010 2756                              JREQ   ?EPILOG_0016
0012         ?NXT_0133:
              ; SOURCE LINE # 913 
0012 1E01       F                      LDW    X,(001H,SP)   ; [ level ]
0014 272F                              JREQ   ?CASE_0040
0016 5A                                DECW   X
0017 271E                              JREQ   ?CASE_0041
0019 5A                                DECW   X
001A 270D                              JREQ   ?CASE_0042
001C 5A                                DECW   X
001D 262D                              JRNE   ?DEFAULT_0009
              ; SOURCE LINE # 916 
001F A603                              LD     A,#003H
0021 CA0000     F                      OR     A,CtrlReg4 + 01H
0024         ?OPTI_0005:
0024 C70000     F                      LD     CtrlReg4 + 01H,A
              ; SOURCE LINE # 917 
0027 202D                              JRA    ?NXT_0135
0029         ?CASE_0042:
              ; SOURCE LINE # 919 
0029 A6FC                              LD     A,#0FCH
002B C40000     F                      AND    A,CtrlReg4 + 01H
002E C70000     F                      LD     CtrlReg4 + 01H,A
              ; SOURCE LINE # 920 
0031 72120000   F                      BSET   CtrlReg4 + 01H,#001H
              ; SOURCE LINE # 921 
0035 201F                              JRA    ?NXT_0135
0037         ?CASE_0041:
              ; SOURCE LINE # 923 
0037 A6FC                              LD     A,#0FCH
0039 C40000     F                      AND    A,CtrlReg4 + 01H
003C C70000     F                      LD     CtrlReg4 + 01H,A
              ; SOURCE LINE # 924 
003F 72100000   F                      BSET   CtrlReg4 + 01H,#000H
              ; SOURCE LINE # 925 
0043 2011                              JRA    ?NXT_0135
0045         ?CASE_0040:
              ; SOURCE LINE # 927 
0045 A6FC                              LD     A,#0FCH
0047 C40000     F                      AND    A,CtrlReg4 + 01H
              ; SOURCE LINE # 928 
004A 20D8                              JRA    ?OPTI_0005
004C         ?DEFAULT_0009:
              ; SOURCE LINE # 931 
004C 4B0B                              PUSH   #00BH
004E A60F                              LD     A,#00FH
0050 CD0000     F                      CALL   ?L99PM62drv_ReportError
0053 84                                POP    A
              ; SOURCE LINE # 933 
0054 2012                              JRA    ?EPILOG_0016
0056         ?NXT_0135:
              ; SOURCE LINE # 938 
0056 AE0000     F                      LDW    X,#CtrlReg4_old
0059 89                                PUSHW  X
005A AE0000     F                      LDW    X,#GlobalStatusRegister
005D 89                                PUSHW  X
005E AE0000     F                      LDW    X,#CtrlReg4
0061 A604                              LD     A,#004H
0063 CD0000     F                      CALL   ?ST_SPI_Send_16
0066 5B04                              ADD    SP,#004H
0068         ?EPILOG_0016:
              ; SOURCE LINE # 939 
0068 85                                POPW   X
0069 81                                RET    
              ; level        (size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_SetResetThresholdLevel (END)

              ; FUNCTION ?L99PM62drv_SetInputFilterMode (BEGIN)
              ; Register-parameter mask (A) is relocated (AUTO)
              ; Register-parameter mode (XW) is relocated (AUTO)
              ; SOURCE LINE # 965 
0000 88                                PUSH   A
0001 89                                PUSHW  X
0002 88                                PUSH   A
              ; SOURCE LINE # 971 
0003 725D0000   F                      TNZ    InitFlag
0007 260E                              JRNE   ?NXT_0146
              ; SOURCE LINE # 973 
0009 4B14                              PUSH   #014H
000B A610                              LD     A,#010H
000D CD0000     F                      CALL   ?L99PM62drv_ReportError
0010 84                                POP    A
0011 5D                                TNZW   X
              ; SOURCE LINE # 975 
0012 2603                              JRNE   ?LAB_0035
0014 CC0000     F                      JP     ?EPILOG_0017
0017         ?LAB_0035:

0017         ?NXT_0146:
              ; SOURCE LINE # 978 
0017 7B04       F                      LD     A,(004H,SP)   ; [ mask ]
0019 A5F0                              BCP    A,#0F0H
001B 270E                              JREQ   ?NXT_0148
              ; SOURCE LINE # 980 
001D 4B0B                              PUSH   #00BH
001F A610                              LD     A,#010H
0021 CD0000     F                      CALL   ?L99PM62drv_ReportError
0024 84                                POP    A
0025 5D                                TNZW   X
              ; SOURCE LINE # 982 
0026 2603                              JRNE   ?LAB_0036
0028 CC0000     F                      JP     ?EPILOG_0017
002B         ?LAB_0036:

002B         ?NXT_0148:
              ; SOURCE LINE # 985 
002B 7B03       F                      LD     A,(003H,SP)   ; [ mode + 01H ]
002D 6B01       F                      LD     (001H,SP),A   ; [ tmp ]
              ; SOURCE LINE # 986 
002F CD0000     F                      CALL   ?C?chartoint
0032 9E                                LD     A,XH
0033 4D                                TNZ    A
0034 2B0A                              JRMI   ?LAB_0034
0036 7B01       F                      LD     A,(001H,SP)   ; [ tmp ]
0038 CD0000     F                      CALL   ?C?chartoint
003B A30003                            CPW    X,#00003H
003E 2D0B                              JRSLE  ?NXT_0151
0040         ?LAB_0034:
              ; SOURCE LINE # 988 
0040 4B0C                              PUSH   #00CH
0042 A610                              LD     A,#010H
0044 CD0000     F                      CALL   ?L99PM62drv_ReportError
0047 84                                POP    A
0048 5D                                TNZW   X
              ; SOURCE LINE # 990 
0049 2765                              JREQ   ?EPILOG_0017
004B         ?NXT_0151:
              ; SOURCE LINE # 995 
004B 7B04       F                      LD     A,(004H,SP)   ; [ mask ]
004D A501                              BCP    A,#001H
004F 2712                              JREQ   ?NXT_0153
              ; SOURCE LINE # 997 
0051 A6FC                              LD     A,#0FCH
0053 C40000     F                      AND    A,CtrlReg2 + 01H
0056 C70000     F                      LD     CtrlReg2 + 01H,A
              ; SOURCE LINE # 998 
0059 A603                              LD     A,#003H
005B 1403       F                      AND    A,(003H,SP)   ; [ mode + 01H ]
005D CA0000     F                      OR     A,CtrlReg2 + 01H
0060 C70000     F                      LD     CtrlReg2 + 01H,A
0063         ?NXT_0153:
              ; SOURCE LINE # 1000 
0063 7B04       F                      LD     A,(004H,SP)   ; [ mask ]
0065 A502                              BCP    A,#002H
0067 2717                              JREQ   ?NXT_0154
              ; SOURCE LINE # 1002 
0069 A6F3                              LD     A,#0F3H
006B C40000     F                      AND    A,CtrlReg2 + 01H
006E C70000     F                      LD     CtrlReg2 + 01H,A
              ; SOURCE LINE # 1003 
0071 7B03       F                      LD     A,(003H,SP)   ; [ mode + 01H ]
0073 5F                                CLRW   X
0074 97                                LD     XL,A
0075 58                                SLAW   X
0076 58                                SLAW   X
0077 9F                                LD     A,XL
0078 A40C                              AND    A,#00CH
007A CA0000     F                      OR     A,CtrlReg2 + 01H
007D C70000     F                      LD     CtrlReg2 + 01H,A
0080         ?NXT_0154:
              ; SOURCE LINE # 1005 
0080 7B04       F                      LD     A,(004H,SP)   ; [ mask ]
0082 A504                              BCP    A,#004H
0084 2718                              JREQ   ?NXT_0155
              ; SOURCE LINE # 1007 
0086 A6CF                              LD     A,#0CFH
0088 C40000     F                      AND    A,CtrlReg2 + 01H
008B C70000     F                      LD     CtrlReg2 + 01H,A
              ; SOURCE LINE # 1008 
008E 7B03       F                      LD     A,(003H,SP)   ; [ mode + 01H ]
0090 5F                                CLRW   X
0091 97                                LD     XL,A
0092 A610                              LD     A,#010H
0094 42                                MUL    X,A
0095 9F                                LD     A,XL
0096 A430                              AND    A,#030H
0098 CA0000     F                      OR     A,CtrlReg2 + 01H
009B C70000     F                      LD     CtrlReg2 + 01H,A
009E         ?NXT_0155:
              ; SOURCE LINE # 1014 
009E AE0000     F                      LDW    X,#CtrlReg2_old
00A1 89                                PUSHW  X
00A2 AE0000     F                      LDW    X,#GlobalStatusRegister
00A5 89                                PUSHW  X
00A6 AE0000     F                      LDW    X,#CtrlReg2
00A9 A602                              LD     A,#002H
00AB CD0000     F                      CALL   ?ST_SPI_Send_16
00AE 5B04                              ADD    SP,#004H
00B0         ?EPILOG_0017:
              ; SOURCE LINE # 1015 
00B0 5B04                              ADD    SP,#004H
00B2 81                                RET    
              ; mask         unsigned char  (size=1).  parameter in AUTO
              ; mode         (size=2).  parameter in AUTO
              ; tmp          signed char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?L99PM62drv_SetInputFilterMode (END)

              ; FUNCTION ?L99PM62drv_LinSetup (BEGIN)
              ; Register YW is assigned to parameter pullUpMode
              ; SOURCE LINE # 1031 
0000 51                                EXGW   X,Y
              ; SOURCE LINE # 1035 
0001 725D0000   F                      TNZ    InitFlag
0005 260C                              JRNE   ?NXT_0166
              ; SOURCE LINE # 1037 
0007 4B14                              PUSH   #014H
0009 A611                              LD     A,#011H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
0010 2601                              JRNE   ?NXT_0166
              ; SOURCE LINE # 1039 
0012 81                                RET    
0013         ?NXT_0166:
              ; SOURCE LINE # 1042 
0013 905D                              TNZW   Y
0015 2712                              JREQ   ?NXT_0168
0017 90A30001                          CPW    Y,#00001H
001B 270C                              JREQ   ?NXT_0168
              ; SOURCE LINE # 1044 
001D 4B0B                              PUSH   #00BH
001F A611                              LD     A,#011H
0021 CD0000     F                      CALL   ?L99PM62drv_ReportError
0024 84                                POP    A
0025 5D                                TNZW   X
0026 2601                              JRNE   ?NXT_0168
              ; SOURCE LINE # 1046 
0028 81                                RET    
0029         ?NXT_0168:
              ; SOURCE LINE # 1049 
0029 1E03       F                      LDW    X,(003H,SP)   ; [ TxDToutMode ]
002B 270F                              JREQ   ?NXT_0170
002D 5A                                DECW   X
002E 270C                              JREQ   ?NXT_0170
              ; SOURCE LINE # 1051 
0030 4B0C                              PUSH   #00CH
0032 A611                              LD     A,#011H
0034 CD0000     F                      CALL   ?L99PM62drv_ReportError
0037 84                                POP    A
0038 5D                                TNZW   X
0039 2601                              JRNE   ?NXT_0170
              ; SOURCE LINE # 1053 
003B 81                                RET    
003C         ?NXT_0170:
              ; SOURCE LINE # 1058 
003C 905D                              TNZW   Y
003E 2606                              JRNE   ?ELSE_0154
              ; SOURCE LINE # 1060 
0040 721F0000   F                      BRES   CtrlReg4,#007H
0044 2008                              JRA    ?NXT_0172
0046         ?ELSE_0154:
              ; SOURCE LINE # 1062 
0046 905A                              DECW   Y
0048 2604                              JRNE   ?NXT_0172
              ; SOURCE LINE # 1064 
004A 721E0000   F                      BSET   CtrlReg4,#007H
004E         ?NXT_0172:
              ; SOURCE LINE # 1067 
004E 1E03       F                      LDW    X,(003H,SP)   ; [ TxDToutMode ]
0050 2606                              JRNE   ?ELSE_0156
              ; SOURCE LINE # 1069 
0052 721B0000   F                      BRES   CtrlReg4,#005H
0056 200A                              JRA    ?NXT_0174
0058         ?ELSE_0156:
              ; SOURCE LINE # 1071 
0058 5F                                CLRW   X
0059 5C                                INCW   X
005A 1303       F                      CPW    X,(003H,SP)   ; [ TxDToutMode ]
005C 2604                              JRNE   ?NXT_0174
              ; SOURCE LINE # 1073 
005E 721A0000   F                      BSET   CtrlReg4,#005H
0062         ?NXT_0174:
              ; SOURCE LINE # 1079 
0062 AE0000     F                      LDW    X,#CtrlReg4_old
0065 89                                PUSHW  X
0066 AE0000     F                      LDW    X,#GlobalStatusRegister
0069 89                                PUSHW  X
006A AE0000     F                      LDW    X,#CtrlReg4
006D A604                              LD     A,#004H
006F CD0000     F                      CALL   ?ST_SPI_Send_16
0072 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1080 
0074 81                                RET    
              ; pullUpMode   (size=2). Register parameter(XW) in PAGE0
              ; TxDToutMode  (size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_LinSetup (END)

              ; FUNCTION ?L99PM62drv_SetVsLockoutMode (BEGIN)
              ; Register-parameter VsLockoutMode (XW) is relocated (AUTO)
              ; SOURCE LINE # 1094 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1098 
0001 725D0000   F                      TNZ    InitFlag
0005 260B                              JRNE   ?NXT_0179
              ; SOURCE LINE # 1100 
0007 4B14                              PUSH   #014H
0009 A612                              LD     A,#012H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 1102 
0010 2731                              JREQ   ?EPILOG_0019
0012         ?NXT_0179:
              ; SOURCE LINE # 1106 
0012 1E01       F                      LDW    X,(001H,SP)   ; [ VsLockoutMode ]
0014 2705                              JREQ   ?CASE_0046
0016 5A                                DECW   X
0017 2708                              JREQ   ?CASE_0047
0019 200C                              JRA    ?DEFAULT_0011
001B         ?CASE_0046:
              ; SOURCE LINE # 1109 
001B 72190000   F                      BRES   CtrlReg4 + 01H,#004H
              ; SOURCE LINE # 1110 
001F 2010                              JRA    ?NXT_0181
0021         ?CASE_0047:
              ; SOURCE LINE # 1112 
0021 72180000   F                      BSET   CtrlReg4 + 01H,#004H
              ; SOURCE LINE # 1113 
0025 200A                              JRA    ?NXT_0181
0027         ?DEFAULT_0011:
              ; SOURCE LINE # 1116 
0027 4B0B                              PUSH   #00BH
0029 A612                              LD     A,#012H
002B CD0000     F                      CALL   ?L99PM62drv_ReportError
002E 84                                POP    A
              ; SOURCE LINE # 1118 
002F 2012                              JRA    ?EPILOG_0019
0031         ?NXT_0181:
              ; SOURCE LINE # 1123 
0031 AE0000     F                      LDW    X,#CtrlReg4_old
0034 89                                PUSHW  X
0035 AE0000     F                      LDW    X,#GlobalStatusRegister
0038 89                                PUSHW  X
0039 AE0000     F                      LDW    X,#CtrlReg4
003C A604                              LD     A,#004H
003E CD0000     F                      CALL   ?ST_SPI_Send_16
0041 5B04                              ADD    SP,#004H
0043         ?EPILOG_0019:
              ; SOURCE LINE # 1124 
0043 85                                POPW   X
0044 81                                RET    
              ; VsLockoutMode (size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_SetVsLockoutMode (END)

              ; FUNCTION ?L99PM62drv_SetRelayShutdownMode (BEGIN)
              ; Register-parameter relayShutdownMode (XW) is relocated (AUTO)
              ; SOURCE LINE # 1140 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1144 
0001 725D0000   F                      TNZ    InitFlag
0005 260B                              JRNE   ?NXT_0185
              ; SOURCE LINE # 1146 
0007 4B14                              PUSH   #014H
0009 A613                              LD     A,#013H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 1148 
0010 2731                              JREQ   ?EPILOG_0020
0012         ?NXT_0185:
              ; SOURCE LINE # 1153 
0012 1E01       F                      LDW    X,(001H,SP)   ; [ relayShutdownMode ]
0014 2705                              JREQ   ?CASE_0050
0016 5A                                DECW   X
0017 2708                              JREQ   ?CASE_0051
0019 200C                              JRA    ?DEFAULT_0013
001B         ?CASE_0050:
              ; SOURCE LINE # 1156 
001B 72150000   F                      BRES   CtrlReg4 + 01H,#002H
              ; SOURCE LINE # 1157 
001F 2010                              JRA    ?NXT_0187
0021         ?CASE_0051:
              ; SOURCE LINE # 1159 
0021 72140000   F                      BSET   CtrlReg4 + 01H,#002H
              ; SOURCE LINE # 1160 
0025 200A                              JRA    ?NXT_0187
0027         ?DEFAULT_0013:
              ; SOURCE LINE # 1163 
0027 4B0B                              PUSH   #00BH
0029 A613                              LD     A,#013H
002B CD0000     F                      CALL   ?L99PM62drv_ReportError
002E 84                                POP    A
              ; SOURCE LINE # 1165 
002F 2012                              JRA    ?EPILOG_0020
0031         ?NXT_0187:
              ; SOURCE LINE # 1170 
0031 AE0000     F                      LDW    X,#CtrlReg4_old
0034 89                                PUSHW  X
0035 AE0000     F                      LDW    X,#GlobalStatusRegister
0038 89                                PUSHW  X
0039 AE0000     F                      LDW    X,#CtrlReg4
003C A604                              LD     A,#004H
003E CD0000     F                      CALL   ?ST_SPI_Send_16
0041 5B04                              ADD    SP,#004H
0043         ?EPILOG_0020:
              ; SOURCE LINE # 1171 
0043 85                                POPW   X
0044 81                                RET    
              ; relayShutdownMode (size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_SetRelayShutdownMode (END)

              ; FUNCTION ?L99PM62drv_SetVReg1CurrentMonitorMode (BEGIN)
              ; Register-parameter IcmpMode (XW) is relocated (AUTO)
              ; SOURCE LINE # 1185 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1189 
0001 725D0000   F                      TNZ    InitFlag
0005 260A                              JRNE   ?NXT_0191
              ; SOURCE LINE # 1191 
0007 A614                              LD     A,#014H
0009 88                                PUSH   A
000A CD0000     F                      CALL   ?L99PM62drv_ReportError
000D 84                                POP    A
000E 5D                                TNZW   X
              ; SOURCE LINE # 1193 
000F 272F                              JREQ   ?EPILOG_0021
0011         ?NXT_0191:
              ; SOURCE LINE # 1198 
0011 1E01       F                      LDW    X,(001H,SP)   ; [ IcmpMode ]
0013 2709                              JREQ   ?CASE_0054
0015 5A                                DECW   X
0016 260C                              JRNE   ?DEFAULT_0015
              ; SOURCE LINE # 1201 
0018 721D0000   F                      BRES   CtrlReg4 + 01H,#006H
              ; SOURCE LINE # 1202 
001C 2010                              JRA    ?NXT_0193
001E         ?CASE_0054:
              ; SOURCE LINE # 1204 
001E 721C0000   F                      BSET   CtrlReg4 + 01H,#006H
              ; SOURCE LINE # 1205 
0022 200A                              JRA    ?NXT_0193
0024         ?DEFAULT_0015:
              ; SOURCE LINE # 1208 
0024 4B0B                              PUSH   #00BH
0026 A614                              LD     A,#014H
0028 CD0000     F                      CALL   ?L99PM62drv_ReportError
002B 84                                POP    A
              ; SOURCE LINE # 1210 
002C 2012                              JRA    ?EPILOG_0021
002E         ?NXT_0193:
              ; SOURCE LINE # 1215 
002E AE0000     F                      LDW    X,#CtrlReg4_old
0031 89                                PUSHW  X
0032 AE0000     F                      LDW    X,#GlobalStatusRegister
0035 89                                PUSHW  X
0036 AE0000     F                      LDW    X,#CtrlReg4
0039 A604                              LD     A,#004H
003B CD0000     F                      CALL   ?ST_SPI_Send_16
003E 5B04                              ADD    SP,#004H
0040         ?EPILOG_0021:
              ; SOURCE LINE # 1216 
0040 85                                POPW   X
0041 81                                RET    
              ; IcmpMode     (size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_SetVReg1CurrentMonitorMode (END)

              ; FUNCTION ?L99PM62drv_SetPWMFrequ (BEGIN)
              ; Register-parameter value (XW) is relocated (AUTO)
              ; SOURCE LINE # 1229 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1233 
0001 725D0000   F                      TNZ    InitFlag
0005 260B                              JRNE   ?NXT_0197
              ; SOURCE LINE # 1235 
0007 4B14                              PUSH   #014H
0009 A615                              LD     A,#015H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 1237 
0010 2731                              JREQ   ?EPILOG_0022
0012         ?NXT_0197:
              ; SOURCE LINE # 1241 
0012 1E01       F                      LDW    X,(001H,SP)   ; [ value ]
0014 2705                              JREQ   ?CASE_0058
0016 5A                                DECW   X
0017 2708                              JREQ   ?CASE_0059
0019 200C                              JRA    ?DEFAULT_0017
001B         ?CASE_0058:
              ; SOURCE LINE # 1244 
001B 721F0000   F                      BRES   CtrlReg5,#007H
              ; SOURCE LINE # 1245 
001F 2010                              JRA    ?NXT_0199
0021         ?CASE_0059:
              ; SOURCE LINE # 1247 
0021 721E0000   F                      BSET   CtrlReg5,#007H
              ; SOURCE LINE # 1248 
0025 200A                              JRA    ?NXT_0199
0027         ?DEFAULT_0017:
              ; SOURCE LINE # 1251 
0027 4B0B                              PUSH   #00BH
0029 A615                              LD     A,#015H
002B CD0000     F                      CALL   ?L99PM62drv_ReportError
002E 84                                POP    A
              ; SOURCE LINE # 1253 
002F 2012                              JRA    ?EPILOG_0022
0031         ?NXT_0199:
              ; SOURCE LINE # 1258 
0031 AE0000     F                      LDW    X,#CtrlReg5_old
0034 89                                PUSHW  X
0035 AE0000     F                      LDW    X,#GlobalStatusRegister
0038 89                                PUSHW  X
0039 AE0000     F                      LDW    X,#CtrlReg5
003C A605                              LD     A,#005H
003E CD0000     F                      CALL   ?ST_SPI_Send_16
0041 5B04                              ADD    SP,#004H
0043         ?EPILOG_0022:
              ; SOURCE LINE # 1259 
0043 85                                POPW   X
0044 81                                RET    
              ; value        (size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_SetPWMFrequ (END)

              ; FUNCTION ?L99PM62drv_SetPWMDutyCycle (BEGIN)
              ; Register-parameter mask (A) is relocated (AUTO)
              ; SOURCE LINE # 1293 
0000 88                                PUSH   A
0001 5204                              SUB    SP,#004H
              ; SOURCE LINE # 1298 
0003 725D0000   F                      TNZ    InitFlag
0007 260E                              JRNE   ?NXT_0213
              ; SOURCE LINE # 1300 
0009 4B14                              PUSH   #014H
000B A616                              LD     A,#016H
000D CD0000     F                      CALL   ?L99PM62drv_ReportError
0010 84                                POP    A
0011 5D                                TNZW   X
              ; SOURCE LINE # 1302 
0012 2603                              JRNE   ?LAB_0049
0014 CC0000     F                      JP     ?EPILOG_0023
0017         ?LAB_0049:

0017         ?NXT_0213:
              ; SOURCE LINE # 1305 
0017 7B05       F                      LD     A,(005H,SP)   ; [ mask ]
0019 A5F0                              BCP    A,#0F0H
001B 270E                              JREQ   ?NXT_0215
              ; SOURCE LINE # 1307 
001D 4B0B                              PUSH   #00BH
001F A616                              LD     A,#016H
0021 CD0000     F                      CALL   ?L99PM62drv_ReportError
0024 84                                POP    A
0025 5D                                TNZW   X
              ; SOURCE LINE # 1309 
0026 2603                              JRNE   ?LAB_0050
0028 CC0000     F                      JP     ?EPILOG_0023
002B         ?LAB_0050:

002B         ?NXT_0215:
              ; SOURCE LINE # 1312 
002B 7B08       F                      LD     A,(008H,SP)   ; [ dutyCycle ]
002D A580                              BCP    A,#080H
002F 270E                              JREQ   ?NXT_0218
              ; SOURCE LINE # 1314 
0031 4B0C                              PUSH   #00CH
0033 A616                              LD     A,#016H
0035 CD0000     F                      CALL   ?L99PM62drv_ReportError
0038 84                                POP    A
0039 5D                                TNZW   X
              ; SOURCE LINE # 1316 
003A 2603                              JRNE   ?LAB_0051
003C CC0000     F                      JP     ?EPILOG_0023
003F         ?LAB_0051:

003F         ?NXT_0218:
              ; SOURCE LINE # 1320 
003F 5F                                CLRW   X
0040 1F01       F                      LDW    (001H,SP),X   ; [ send5 ]
              ; SOURCE LINE # 1321 
0042 1F03       F                      LDW    (003H,SP),X   ; [ send6 ]
              ; SOURCE LINE # 1322 
0044 7B05       F                      LD     A,(005H,SP)   ; [ mask ]
0046 A501                              BCP    A,#001H
0048 2715                              JREQ   ?NXT_0220
              ; SOURCE LINE # 1324 
004A A680                              LD     A,#080H
004C C40000     F                      AND    A,CtrlReg5
004F C70000     F                      LD     CtrlReg5,A
              ; SOURCE LINE # 1325 
0052 A67F                              LD     A,#07FH
0054 1408       F                      AND    A,(008H,SP)   ; [ dutyCycle ]
0056 CA0000     F                      OR     A,CtrlReg5
0059 C70000     F                      LD     CtrlReg5,A
              ; SOURCE LINE # 1326 
005C 5C                                INCW   X
005D 1F01       F                      LDW    (001H,SP),X   ; [ send5 ]
005F         ?NXT_0220:
              ; SOURCE LINE # 1328 
005F 7B05       F                      LD     A,(005H,SP)   ; [ mask ]
0061 A502                              BCP    A,#002H
0063 270C                              JREQ   ?NXT_0221
              ; SOURCE LINE # 1330 
0065 7B08       F                      LD     A,(008H,SP)   ; [ dutyCycle ]
0067 43                                CPL    A
0068 A47F                              AND    A,#07FH
006A C70000     F                      LD     CtrlReg5 + 01H,A
              ; SOURCE LINE # 1331 
006D 5F                                CLRW   X
006E 5C                                INCW   X
006F 1F01       F                      LDW    (001H,SP),X   ; [ send5 ]
0071         ?NXT_0221:
              ; SOURCE LINE # 1333 
0071 7B05       F                      LD     A,(005H,SP)   ; [ mask ]
0073 A504                              BCP    A,#004H
0075 270B                              JREQ   ?NXT_0222
              ; SOURCE LINE # 1335 
0077 A67F                              LD     A,#07FH
0079 1408       F                      AND    A,(008H,SP)   ; [ dutyCycle ]
007B C70000     F                      LD     CtrlReg6,A
              ; SOURCE LINE # 1336 
007E 5F                                CLRW   X
007F 5C                                INCW   X
0080 1F03       F                      LDW    (003H,SP),X   ; [ send6 ]
0082         ?NXT_0222:
              ; SOURCE LINE # 1338 
0082 7B05       F                      LD     A,(005H,SP)   ; [ mask ]
0084 A508                              BCP    A,#008H
0086 270C                              JREQ   ?NXT_0223
              ; SOURCE LINE # 1340 
0088 7B08       F                      LD     A,(008H,SP)   ; [ dutyCycle ]
008A 43                                CPL    A
008B A47F                              AND    A,#07FH
008D C70000     F                      LD     CtrlReg6 + 01H,A
              ; SOURCE LINE # 1341 
0090 5F                                CLRW   X
0091 5C                                INCW   X
0092 1F03       F                      LDW    (003H,SP),X   ; [ send6 ]
0094         ?NXT_0223:
              ; SOURCE LINE # 1343 
0094 1E01       F                      LDW    X,(001H,SP)   ; [ send5 ]
0096 2712                              JREQ   ?NXT_0224
              ; SOURCE LINE # 1348 
0098 AE0000     F                      LDW    X,#CtrlReg5_old
009B 89                                PUSHW  X
009C AE0000     F                      LDW    X,#GlobalStatusRegister
009F 89                                PUSHW  X
00A0 AE0000     F                      LDW    X,#CtrlReg5
00A3 A605                              LD     A,#005H
00A5 CD0000     F                      CALL   ?ST_SPI_Send_16
00A8 5B04                              ADD    SP,#004H
00AA         ?NXT_0224:
              ; SOURCE LINE # 1350 
00AA 1E03       F                      LDW    X,(003H,SP)   ; [ send6 ]
00AC 2712                              JREQ   ?EPILOG_0023
              ; SOURCE LINE # 1355 
00AE AE0000     F                      LDW    X,#CtrlReg6_old
00B1 89                                PUSHW  X
00B2 AE0000     F                      LDW    X,#GlobalStatusRegister
00B5 89                                PUSHW  X
00B6 AE0000     F                      LDW    X,#CtrlReg6
00B9 A606                              LD     A,#006H
00BB CD0000     F                      CALL   ?ST_SPI_Send_16
00BE 5B04                              ADD    SP,#004H
00C0         ?EPILOG_0023:
              ; SOURCE LINE # 1357 
00C0 5B05                              ADD    SP,#005H
00C2 81                                RET    
              ; mask         unsigned char  (size=1).  parameter in AUTO
              ; dutyCycle    unsigned char  (size=1).  parameter in AUTO
              ; send5        (size=2). Automatic variable  in AUTO
              ; send6        (size=2). Automatic variable  in AUTO

              ; FUNCTION ?L99PM62drv_SetPWMDutyCycle (END)

              ; FUNCTION ?L99PM62drv_SetWDTiming (BEGIN)
              ; Register-parameter value (XW) is relocated (AUTO)
              ; SOURCE LINE # 1371 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1375 
0001 725D0000   F                      TNZ    InitFlag
0005 260E                              JRNE   ?NXT_0230
              ; SOURCE LINE # 1377 
0007 4B14                              PUSH   #014H
0009 A617                              LD     A,#017H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 1379 
0010 2603                              JRNE   ?LAB_0062
0012 CC0000     F                      JP     ?EPILOG_0024
0015         ?LAB_0062:

0015         ?NXT_0230:
              ; SOURCE LINE # 1384 
0015 1E01       F                      LDW    X,(001H,SP)   ; [ value ]
0017 270B                              JREQ   ?CASE_0068
0019 5A                                DECW   X
001A 2712                              JREQ   ?CASE_0069
001C 5A                                DECW   X
001D 2719                              JREQ   ?CASE_0070
001F 5A                                DECW   X
0020 2720                              JREQ   ?CASE_0071
0022 2025                              JRA    ?DEFAULT_0019
0024         ?CASE_0068:
              ; SOURCE LINE # 1387 
0024 A6CF                              LD     A,#0CFH
0026 C40000     F                      AND    A,CtrlReg3
0029         ?OPTI_0006:
0029 C70000     F                      LD     CtrlReg3,A
              ; SOURCE LINE # 1388 
002C 2025                              JRA    ?NXT_0232
002E         ?CASE_0069:
              ; SOURCE LINE # 1390 
002E 721B0000   F                      BRES   CtrlReg3,#005H
              ; SOURCE LINE # 1391 
0032 72180000   F                      BSET   CtrlReg3,#004H
              ; SOURCE LINE # 1392 
0036 201B                              JRA    ?NXT_0232
0038         ?CASE_0070:
              ; SOURCE LINE # 1394 
0038 72190000   F                      BRES   CtrlReg3,#004H
              ; SOURCE LINE # 1395 
003C 721A0000   F                      BSET   CtrlReg3,#005H
              ; SOURCE LINE # 1396 
0040 2011                              JRA    ?NXT_0232
0042         ?CASE_0071:
              ; SOURCE LINE # 1398 
0042 A630                              LD     A,#030H
0044 CA0000     F                      OR     A,CtrlReg3
              ; SOURCE LINE # 1399 
0047 20E0                              JRA    ?OPTI_0006
0049         ?DEFAULT_0019:
              ; SOURCE LINE # 1402 
0049 4B0B                              PUSH   #00BH
004B A617                              LD     A,#017H
004D CD0000     F                      CALL   ?L99PM62drv_ReportError
0050 84                                POP    A
              ; SOURCE LINE # 1404 
0051 2046                              JRA    ?EPILOG_0024
0053         ?NXT_0232:
              ; SOURCE LINE # 1409 
0053 AE0000     F                      LDW    X,#CtrlReg3_old
0056 89                                PUSHW  X
0057 AE0000     F                      LDW    X,#GlobalStatusRegister
005A 89                                PUSHW  X
005B AE0000     F                      LDW    X,#CtrlReg3
005E A603                              LD     A,#003H
0060 CD0000     F                      CALL   ?ST_SPI_Send_16
0063 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1410 
0065 83                                TRAP   
              ; SOURCE LINE # 1411 
0066 A630                              LD     A,#030H
0068 C40000     F                      AND    A,CtrlReg3_old
006B 2715                              JREQ   ?CASE_0072
006D A110                              CP     A,#010H
006F 2718                              JREQ   ?CASE_0073
0071 A120                              CP     A,#020H
0073 271C                              JREQ   ?CASE_0074
0075 A130                              CP     A,#030H
0077 2620                              JRNE   ?EPILOG_0024
0079 1E05       F                      LDW    X,(005H,SP)   ; [ oldValue ]
007B 90AE0003                          LDW    Y,#00003H
007F FF                                LDW    (X),Y
0080 2017                              JRA    ?CASE_0075
0082         ?CASE_0072:
              ; SOURCE LINE # 1414 
0082 1E05       F                      LDW    X,(005H,SP)   ; [ oldValue ]
0084 905F                              CLRW   Y
0086         ?OPTI_0008:
0086 FF                                LDW    (X),Y
              ; SOURCE LINE # 1415 
0087 2010                              JRA    ?EPILOG_0024
0089         ?CASE_0073:
              ; SOURCE LINE # 1417 
0089 1E05       F                      LDW    X,(005H,SP)   ; [ oldValue ]
008B 905F                              CLRW   Y
008D 905C                              INCW   Y
              ; SOURCE LINE # 1418 
008F 20F5                              JRA    ?OPTI_0008
0091         ?CASE_0074:
              ; SOURCE LINE # 1420 
0091 1E05       F                      LDW    X,(005H,SP)   ; [ oldValue ]
0093 90AE0002                          LDW    Y,#00002H
              ; SOURCE LINE # 1421 
0097 20ED                              JRA    ?OPTI_0008
0099         ?CASE_0075:

0099         ?EPILOG_0024:
              ; SOURCE LINE # 1426 
0099 85                                POPW   X
009A 81                                RET    
              ; value        (size=2).  parameter in AUTO
              ; oldValue     pointer to ( in )(size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_SetWDTiming (END)

              ; FUNCTION ?L99PM62drv_SetCyclicWakeUp (BEGIN)
              ; Register YW is assigned to parameter cyclicWakeMode
              ; SOURCE LINE # 1447 
0000 51                                EXGW   X,Y
              ; SOURCE LINE # 1451 
0001 725D0000   F                      TNZ    InitFlag
0005 260C                              JRNE   ?NXT_0244
              ; SOURCE LINE # 1453 
0007 4B14                              PUSH   #014H
0009 A60B                              LD     A,#00BH
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
0010 2601                              JRNE   ?NXT_0244
              ; SOURCE LINE # 1455 
0012 81                                RET    
0013         ?NXT_0244:
              ; SOURCE LINE # 1458 
0013 90A30001                          CPW    Y,#00001H
0017 2710                              JREQ   ?NXT_0246
0019 905D                              TNZW   Y
001B 270C                              JREQ   ?NXT_0246
              ; SOURCE LINE # 1460 
001D 4B0B                              PUSH   #00BH
001F A618                              LD     A,#018H
0021 CD0000     F                      CALL   ?L99PM62drv_ReportError
0024 84                                POP    A
0025 5D                                TNZW   X
0026 2601                              JRNE   ?NXT_0246
              ; SOURCE LINE # 1462 
0028 81                                RET    
0029         ?NXT_0246:
              ; SOURCE LINE # 1465 
0029 5F                                CLRW   X
002A 5C                                INCW   X
002B 1303       F                      CPW    X,(003H,SP)   ; [ timer ]
002D 2710                              JREQ   ?NXT_0248
002F 1E03       F                      LDW    X,(003H,SP)   ; [ timer ]
0031 270C                              JREQ   ?NXT_0248
              ; SOURCE LINE # 1467 
0033 4B0C                              PUSH   #00CH
0035 A618                              LD     A,#018H
0037 CD0000     F                      CALL   ?L99PM62drv_ReportError
003A 84                                POP    A
003B 5D                                TNZW   X
003C 2601                              JRNE   ?NXT_0248
              ; SOURCE LINE # 1469 
003E 81                                RET    
003F         ?NXT_0248:
              ; SOURCE LINE # 1475 
003F 90A30001                          CPW    Y,#00001H
0043 2606                              JRNE   ?ELSE_0218
              ; SOURCE LINE # 1477 
0045 72120000   F                      BSET   CtrlReg3,#001H
0049 2008                              JRA    ?NXT_0250
004B         ?ELSE_0218:
              ; SOURCE LINE # 1479 
004B 905D                              TNZW   Y
004D 262A                              JRNE   ?EPILOG_0025
              ; SOURCE LINE # 1481 
004F 72130000   F                      BRES   CtrlReg3,#001H
0053         ?NXT_0250:
              ; SOURCE LINE # 1485 
0053 5F                                CLRW   X
0054 5C                                INCW   X
0055 1303       F                      CPW    X,(003H,SP)   ; [ timer ]
0057 2606                              JRNE   ?ELSE_0220
              ; SOURCE LINE # 1487 
0059 72100000   F                      BSET   CtrlReg3,#000H
005D 2008                              JRA    ?NXT_0252
005F         ?ELSE_0220:
              ; SOURCE LINE # 1489 
005F 1E03       F                      LDW    X,(003H,SP)   ; [ timer ]
0061 2616                              JRNE   ?EPILOG_0025
              ; SOURCE LINE # 1491 
0063 72110000   F                      BRES   CtrlReg3,#000H
0067         ?NXT_0252:
              ; SOURCE LINE # 1498 
0067 AE0000     F                      LDW    X,#CtrlReg3_old
006A 89                                PUSHW  X
006B AE0000     F                      LDW    X,#GlobalStatusRegister
006E 89                                PUSHW  X
006F AE0000     F                      LDW    X,#CtrlReg3
0072 A603                              LD     A,#003H
0074 CD0000     F                      CALL   ?ST_SPI_Send_16
0077 5B04                              ADD    SP,#004H
0079         ?EPILOG_0025:
              ; SOURCE LINE # 1499 
0079 81                                RET    
              ; cyclicWakeMode (size=2). Register parameter(XW) in PAGE0
              ; timer        (size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_SetCyclicWakeUp (END)

              ; FUNCTION ?L99PM62drv_EnableBusWakeUp (BEGIN)
              ; Register YW is assigned to parameter LINWakeUp
              ; SOURCE LINE # 1515 
0000 51                                EXGW   X,Y
              ; SOURCE LINE # 1520 
0001 725D0000   F                      TNZ    InitFlag
0005 260C                              JRNE   ?NXT_0262
              ; SOURCE LINE # 1522 
0007 4B14                              PUSH   #014H
0009 A619                              LD     A,#019H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
0010 2601                              JRNE   ?NXT_0262
              ; SOURCE LINE # 1524 
0012 81                                RET    
0013         ?NXT_0262:
              ; SOURCE LINE # 1527 
0013 90A30001                          CPW    Y,#00001H
0017 2710                              JREQ   ?NXT_0264
0019 905D                              TNZW   Y
001B 270C                              JREQ   ?NXT_0264
              ; SOURCE LINE # 1529 
001D 4B0B                              PUSH   #00BH
001F A619                              LD     A,#019H
0021 CD0000     F                      CALL   ?L99PM62drv_ReportError
0024 84                                POP    A
0025 5D                                TNZW   X
0026 2601                              JRNE   ?NXT_0264
              ; SOURCE LINE # 1531 
0028 81                                RET    
0029         ?NXT_0264:
              ; SOURCE LINE # 1534 
0029 5F                                CLRW   X
002A 5C                                INCW   X
002B 1303       F                      CPW    X,(003H,SP)   ; [ CANWakeUp ]
002D 2710                              JREQ   ?NXT_0266
002F 1E03       F                      LDW    X,(003H,SP)   ; [ CANWakeUp ]
0031 270C                              JREQ   ?NXT_0266
              ; SOURCE LINE # 1536 
0033 4B0C                              PUSH   #00CH
0035 A619                              LD     A,#019H
0037 CD0000     F                      CALL   ?L99PM62drv_ReportError
003A 84                                POP    A
003B 5D                                TNZW   X
003C 2601                              JRNE   ?NXT_0266
              ; SOURCE LINE # 1538 
003E 81                                RET    
003F         ?NXT_0266:
              ; SOURCE LINE # 1545 
003F 905D                              TNZW   Y
0041 2606                              JRNE   ?ELSE_0236
              ; SOURCE LINE # 1547 
0043 72170000   F                      BRES   CtrlReg3,#003H
0047 2004                              JRA    ?NXT_0268
0049         ?ELSE_0236:
              ; SOURCE LINE # 1551 
0049 72160000   F                      BSET   CtrlReg3,#003H
004D         ?NXT_0268:
              ; SOURCE LINE # 1553 
004D 1E03       F                      LDW    X,(003H,SP)   ; [ CANWakeUp ]
004F 2606                              JRNE   ?ELSE_0237
              ; SOURCE LINE # 1555 
0051 72150000   F                      BRES   CtrlReg3,#002H
0055 2004                              JRA    ?NXT_0269
0057         ?ELSE_0237:
              ; SOURCE LINE # 1559 
0057 72140000   F                      BSET   CtrlReg3,#002H
005B         ?NXT_0269:
              ; SOURCE LINE # 1564 
005B AE0000     F                      LDW    X,#CtrlReg3_old
005E 89                                PUSHW  X
005F AE0000     F                      LDW    X,#GlobalStatusRegister
0062 89                                PUSHW  X
0063 AE0000     F                      LDW    X,#CtrlReg3
0066 A603                              LD     A,#003H
0068 CD0000     F                      CALL   ?ST_SPI_Send_16
006B 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1565 
006D 81                                RET    
              ; LINWakeUp    (size=2). Register parameter(XW) in PAGE0
              ; CANWakeUp    (size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_EnableBusWakeUp (END)

              ; FUNCTION ?L99PM62drv_SetCanStandbyMode (BEGIN)
              ; Register YW is assigned to parameter CanSleep
              ; SOURCE LINE # 1579 
0000 51                                EXGW   X,Y
              ; SOURCE LINE # 1583 
0001 725D0000   F                      TNZ    InitFlag
0005 260C                              JRNE   ?NXT_0275
              ; SOURCE LINE # 1585 
0007 4B14                              PUSH   #014H
0009 A620                              LD     A,#020H
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
0010 2601                              JRNE   ?NXT_0275
              ; SOURCE LINE # 1587 
0012 81                                RET    
0013         ?NXT_0275:
              ; SOURCE LINE # 1590 
0013 90A30001                          CPW    Y,#00001H
0017 2710                              JREQ   ?NXT_0277
0019 905D                              TNZW   Y
001B 270C                              JREQ   ?NXT_0277
              ; SOURCE LINE # 1592 
001D 4B0B                              PUSH   #00BH
001F A620                              LD     A,#020H
0021 CD0000     F                      CALL   ?L99PM62drv_ReportError
0024 84                                POP    A
0025 5D                                TNZW   X
0026 2601                              JRNE   ?NXT_0277
              ; SOURCE LINE # 1594 
0028 81                                RET    
0029         ?NXT_0277:
              ; SOURCE LINE # 1601 
0029 905D                              TNZW   Y
002B 2606                              JRNE   ?ELSE_0247
              ; SOURCE LINE # 1603 
002D 72190000   F                      BRES   CtrlReg4,#004H
0031 2004                              JRA    ?NXT_0279
0033         ?ELSE_0247:
              ; SOURCE LINE # 1607 
0033 72180000   F                      BSET   CtrlReg4,#004H
0037         ?NXT_0279:
              ; SOURCE LINE # 1613 
0037 AE0000     F                      LDW    X,#CtrlReg4_old
003A 89                                PUSHW  X
003B AE0000     F                      LDW    X,#GlobalStatusRegister
003E 89                                PUSHW  X
003F AE0000     F                      LDW    X,#CtrlReg4
0042 A604                              LD     A,#004H
0044 CD0000     F                      CALL   ?ST_SPI_Send_16
0047 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1615 
0049 81                                RET    
              ; CanSleep     (size=2). Register parameter(XW) in PAGE0

              ; FUNCTION ?L99PM62drv_SetCanStandbyMode (END)

              ; FUNCTION ?L99PM62drv_GetGlobalStatusRegister (BEGIN)
              ; SOURCE LINE # 1635 
0000 725D0000   F                      TNZ    InitFlag
0004 260E                              JRNE   ?NXT_0282
              ; SOURCE LINE # 1637 
0006 4B14                              PUSH   #014H
0008 A61A                              LD     A,#01AH
000A CD0000     F                      CALL   ?L99PM62drv_ReportError
000D 84                                POP    A
000E 5D                                TNZW   X
000F 2603                              JRNE   ?NXT_0282
              ; SOURCE LINE # 1639 
0011 A601                              LD     A,#001H
0013 81                                RET    
0014         ?NXT_0282:
              ; SOURCE LINE # 1643 
0014 C60000     F                      LD     A,GlobalStatusRegister
              ; SOURCE LINE # 1644 
0017 81                                RET    

              ; FUNCTION ?L99PM62drv_GetGlobalStatusRegister (END)

              ; FUNCTION ?L99PM62drv_ReadStatus (BEGIN)
              ; Register-parameter regID (XW) is relocated (AUTO)
              ; SOURCE LINE # 1659 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1663 
0001 725D0000   F                      TNZ    InitFlag
0005 260B                              JRNE   ?NXT_0287
              ; SOURCE LINE # 1665 
0007 4B14                              PUSH   #014H
0009 A61B                              LD     A,#01BH
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 1667 
0010 277B                              JREQ   ?EPILOG_0029
0012         ?NXT_0287:
              ; SOURCE LINE # 1672 
0012 1E01       F                      LDW    X,(001H,SP)   ; [ regID ]
0014 1D0011                            SUBW   X,#00011H
0017 2708                              JREQ   ?CASE_0079
0019 5A                                DECW   X
001A 272D                              JREQ   ?CASE_0080
001C 5A                                DECW   X
001D 2748                              JREQ   ?CASE_0081
001F 2064                              JRA    ?DEFAULT_0021
0021         ?CASE_0079:
              ; SOURCE LINE # 1678 
0021 AE0000     F                      LDW    X,#StatReg1
0024 89                                PUSHW  X
0025 AE0000     F                      LDW    X,#GlobalStatusRegister
0028 89                                PUSHW  X
0029 AE0000     F                      LDW    X,#StatReg1
002C A651                              LD     A,#051H
002E CD0000     F                      CALL   ?ST_SPI_Send_16
0031 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1679 
0033 C60000     F                      LD     A,StatReg1 + 01H
0036 5F                                CLRW   X
0037 95                                LD     XH,A
0038 BF02       F                      LDW    ?BH.w,X
003A C60000     F                      LD     A,StatReg1
003D         ?OPTI_0010:
003D 5F                                CLRW   X
003E 97                                LD     XL,A
003F 72BB0002   F                      ADDW   X,?BH.w
0043 1605       F                      LDW    Y,(005H,SP)   ; [ DataPtr ]
0045 90FF                              LDW    (Y),X
              ; SOURCE LINE # 1680 
0047 2044                              JRA    ?EPILOG_0029
0049         ?CASE_0080:
              ; SOURCE LINE # 1685 
0049 AE0000     F                      LDW    X,#StatReg2
004C 89                                PUSHW  X
004D AE0000     F                      LDW    X,#GlobalStatusRegister
0050 89                                PUSHW  X
0051 AE0000     F                      LDW    X,#StatReg2
0054 A652                              LD     A,#052H
0056 CD0000     F                      CALL   ?ST_SPI_Send_16
0059 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1686 
005B C60000     F                      LD     A,StatReg2 + 01H
005E 5F                                CLRW   X
005F 95                                LD     XH,A
0060 BF02       F                      LDW    ?BH.w,X
0062 C60000     F                      LD     A,StatReg2
              ; SOURCE LINE # 1687 
0065 20D6                              JRA    ?OPTI_0010
0067         ?CASE_0081:
              ; SOURCE LINE # 1692 
0067 AE0000     F                      LDW    X,#StatReg3
006A 89                                PUSHW  X
006B AE0000     F                      LDW    X,#GlobalStatusRegister
006E 89                                PUSHW  X
006F AE0000     F                      LDW    X,#StatReg3
0072 A653                              LD     A,#053H
0074 CD0000     F                      CALL   ?ST_SPI_Send_16
0077 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1693 
0079 C60000     F                      LD     A,StatReg3 + 01H
007C 5F                                CLRW   X
007D 95                                LD     XH,A
007E BF02       F                      LDW    ?BH.w,X
0080 C60000     F                      LD     A,StatReg3
              ; SOURCE LINE # 1694 
0083 20B8                              JRA    ?OPTI_0010
0085         ?DEFAULT_0021:
              ; SOURCE LINE # 1697 
0085 4B0C                              PUSH   #00CH
0087 A61B                              LD     A,#01BH
0089 CD0000     F                      CALL   ?L99PM62drv_ReportError
008C 84                                POP    A
008D         ?EPILOG_0029:
              ; SOURCE LINE # 1701 
008D 85                                POPW   X
008E 81                                RET    
              ; regID        (size=2).  parameter in AUTO
              ; DataPtr      pointer to (unsigned short   in )(size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_ReadStatus (END)

              ; FUNCTION ?L99PM62drv_ReadClearStatus (BEGIN)
              ; Register-parameter regID (XW) is relocated (AUTO)
              ; SOURCE LINE # 1717 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1721 
0001 725D0000   F                      TNZ    InitFlag
0005 260B                              JRNE   ?NXT_0293
              ; SOURCE LINE # 1723 
0007 4B14                              PUSH   #014H
0009 A61C                              LD     A,#01CH
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 1725 
0010 277B                              JREQ   ?EPILOG_0030
0012         ?NXT_0293:
              ; SOURCE LINE # 1730 
0012 1E01       F                      LDW    X,(001H,SP)   ; [ regID ]
0014 1D0011                            SUBW   X,#00011H
0017 2708                              JREQ   ?CASE_0085
0019 5A                                DECW   X
001A 272D                              JREQ   ?CASE_0086
001C 5A                                DECW   X
001D 2748                              JREQ   ?CASE_0087
001F 2064                              JRA    ?DEFAULT_0023
0021         ?CASE_0085:
              ; SOURCE LINE # 1736 
0021 AE0000     F                      LDW    X,#StatReg1
0024 89                                PUSHW  X
0025 AE0000     F                      LDW    X,#GlobalStatusRegister
0028 89                                PUSHW  X
0029 AE0000     F                      LDW    X,#StatReg1
002C A691                              LD     A,#091H
002E CD0000     F                      CALL   ?ST_SPI_Send_16
0031 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1737 
0033 C60000     F                      LD     A,StatReg1 + 01H
0036 5F                                CLRW   X
0037 95                                LD     XH,A
0038 BF02       F                      LDW    ?BH.w,X
003A C60000     F                      LD     A,StatReg1
003D         ?OPTI_0012:
003D 5F                                CLRW   X
003E 97                                LD     XL,A
003F 72BB0002   F                      ADDW   X,?BH.w
0043 1605       F                      LDW    Y,(005H,SP)   ; [ DataPtr ]
0045 90FF                              LDW    (Y),X
              ; SOURCE LINE # 1738 
0047 2044                              JRA    ?EPILOG_0030
0049         ?CASE_0086:
              ; SOURCE LINE # 1743 
0049 AE0000     F                      LDW    X,#StatReg2
004C 89                                PUSHW  X
004D AE0000     F                      LDW    X,#GlobalStatusRegister
0050 89                                PUSHW  X
0051 AE0000     F                      LDW    X,#StatReg2
0054 A692                              LD     A,#092H
0056 CD0000     F                      CALL   ?ST_SPI_Send_16
0059 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1744 
005B C60000     F                      LD     A,StatReg2 + 01H
005E 5F                                CLRW   X
005F 95                                LD     XH,A
0060 BF02       F                      LDW    ?BH.w,X
0062 C60000     F                      LD     A,StatReg2
              ; SOURCE LINE # 1745 
0065 20D6                              JRA    ?OPTI_0012
0067         ?CASE_0087:
              ; SOURCE LINE # 1750 
0067 AE0000     F                      LDW    X,#StatReg3
006A 89                                PUSHW  X
006B AE0000     F                      LDW    X,#GlobalStatusRegister
006E 89                                PUSHW  X
006F AE0000     F                      LDW    X,#StatReg3
0072 A693                              LD     A,#093H
0074 CD0000     F                      CALL   ?ST_SPI_Send_16
0077 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1751 
0079 C60000     F                      LD     A,StatReg3 + 01H
007C 5F                                CLRW   X
007D 95                                LD     XH,A
007E BF02       F                      LDW    ?BH.w,X
0080 C60000     F                      LD     A,StatReg3
              ; SOURCE LINE # 1752 
0083 20B8                              JRA    ?OPTI_0012
0085         ?DEFAULT_0023:
              ; SOURCE LINE # 1755 
0085 4B0C                              PUSH   #00CH
0087 A61C                              LD     A,#01CH
0089 CD0000     F                      CALL   ?L99PM62drv_ReportError
008C 84                                POP    A
008D         ?EPILOG_0030:
              ; SOURCE LINE # 1759 
008D 85                                POPW   X
008E 81                                RET    
              ; regID        (size=2).  parameter in AUTO
              ; DataPtr      pointer to (unsigned short   in )(size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_ReadClearStatus (END)

              ; FUNCTION ?L99PM62drv_ReadControl (BEGIN)
              ; Register-parameter regID (XW) is relocated (AUTO)
              ; SOURCE LINE # 1773 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1777 
0001 725D0000   F                      TNZ    InitFlag
0005 260E                              JRNE   ?NXT_0299
              ; SOURCE LINE # 1779 
0007 4B14                              PUSH   #014H
0009 A61D                              LD     A,#01DH
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 1781 
0010 2603                              JRNE   ?LAB_0091
0012 CC0000     F                      JP     ?EPILOG_0031
0015         ?LAB_0091:

0015         ?NXT_0299:
              ; SOURCE LINE # 1786 
0015 1E01       F                      LDW    X,(001H,SP)   ; [ regID ]
0017 A30001                            CPW    X,#00001H
001A 2730                              JREQ   ?CASE_0095
001C A30002                            CPW    X,#00002H
001F 2754                              JREQ   ?CASE_0096
0021 A30003                            CPW    X,#00003H
0024 276D                              JREQ   ?CASE_0097
0026 A30004                            CPW    X,#00004H
0029 2603                              JRNE   ?LAB_0095
002B CC0000     F                      JP     ?CASE_0098
002E         ?LAB_0095:
002E A30005                            CPW    X,#00005H
0031 2603                              JRNE   ?LAB_0092
0033 CC0000     F                      JP     ?CASE_0099
0036         ?LAB_0092:
0036 A30006                            CPW    X,#00006H
0039 2603                              JRNE   ?LAB_0093
003B CC0000     F                      JP     ?CASE_0100
003E         ?LAB_0093:
003E A3003F                            CPW    X,#0003FH
0041 2703                              JREQ   ?LAB_0094
0043 CC0000     F                      JP     ?DEFAULT_0025
0046         ?LAB_0094:
0046 AE0000     F                      LDW    X,#ConfigReg
0049 CC0000     F                      JP     ?CASE_0101
004C         ?CASE_0095:
              ; SOURCE LINE # 1792 
004C AE0000     F                      LDW    X,#CtrlReg1
004F 89                                PUSHW  X
0050 AE0000     F                      LDW    X,#GlobalStatusRegister
0053 89                                PUSHW  X
0054 AE0000     F                      LDW    X,#CtrlReg1
0057 A641                              LD     A,#041H
0059 CD0000     F                      CALL   ?ST_SPI_Send_16
005C 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1793 
005E C60000     F                      LD     A,CtrlReg1 + 01H
0061 5F                                CLRW   X
0062 95                                LD     XH,A
0063 BF02       F                      LDW    ?BH.w,X
0065 C60000     F                      LD     A,CtrlReg1
0068         ?OPTI_0018:
0068 5F                                CLRW   X
0069 97                                LD     XL,A
006A 72BB0002   F                      ADDW   X,?BH.w
006E 1605       F                      LDW    Y,(005H,SP)   ; [ DataPtr ]
0070 90FF                              LDW    (Y),X
              ; SOURCE LINE # 1794 
0072 CC0000     F                      JP     ?EPILOG_0031
0075         ?CASE_0096:
              ; SOURCE LINE # 1799 
0075 AE0000     F                      LDW    X,#CtrlReg2
0078 89                                PUSHW  X
0079 AE0000     F                      LDW    X,#GlobalStatusRegister
007C 89                                PUSHW  X
007D AE0000     F                      LDW    X,#CtrlReg2
0080 A642                              LD     A,#042H
0082 CD0000     F                      CALL   ?ST_SPI_Send_16
0085 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1800 
0087 C60000     F                      LD     A,CtrlReg2 + 01H
008A 5F                                CLRW   X
008B 95                                LD     XH,A
008C BF02       F                      LDW    ?BH.w,X
008E C60000     F                      LD     A,CtrlReg2
              ; SOURCE LINE # 1801 
0091 20D5                              JRA    ?OPTI_0018
0093         ?CASE_0097:
              ; SOURCE LINE # 1806 
0093 AE0000     F                      LDW    X,#CtrlReg3
0096 89                                PUSHW  X
0097 AE0000     F                      LDW    X,#GlobalStatusRegister
009A 89                                PUSHW  X
009B AE0000     F                      LDW    X,#CtrlReg3
009E A643                              LD     A,#043H
00A0 CD0000     F                      CALL   ?ST_SPI_Send_16
00A3 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1807 
00A5 C60000     F                      LD     A,CtrlReg3 + 01H
00A8 5F                                CLRW   X
00A9 95                                LD     XH,A
00AA BF02       F                      LDW    ?BH.w,X
00AC C60000     F                      LD     A,CtrlReg3
              ; SOURCE LINE # 1808 
00AF 20B7                              JRA    ?OPTI_0018
00B1         ?CASE_0098:
              ; SOURCE LINE # 1813 
00B1 AE0000     F                      LDW    X,#CtrlReg4
00B4 89                                PUSHW  X
00B5 AE0000     F                      LDW    X,#GlobalStatusRegister
00B8 89                                PUSHW  X
00B9 AE0000     F                      LDW    X,#CtrlReg4
00BC A644                              LD     A,#044H
00BE CD0000     F                      CALL   ?ST_SPI_Send_16
00C1 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1814 
00C3 C60000     F                      LD     A,CtrlReg4 + 01H
00C6 5F                                CLRW   X
00C7 95                                LD     XH,A
00C8 BF02       F                      LDW    ?BH.w,X
00CA C60000     F                      LD     A,CtrlReg4
              ; SOURCE LINE # 1815 
00CD 2099                              JRA    ?OPTI_0018
00CF         ?CASE_0099:
              ; SOURCE LINE # 1820 
00CF AE0000     F                      LDW    X,#CtrlReg5
00D2 89                                PUSHW  X
00D3 AE0000     F                      LDW    X,#GlobalStatusRegister
00D6 89                                PUSHW  X
00D7 AE0000     F                      LDW    X,#CtrlReg5
00DA A645                              LD     A,#045H
00DC CD0000     F                      CALL   ?ST_SPI_Send_16
00DF 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1821 
00E1 C60000     F                      LD     A,CtrlReg5 + 01H
00E4 5F                                CLRW   X
00E5 95                                LD     XH,A
00E6 BF02       F                      LDW    ?BH.w,X
00E8 C60000     F                      LD     A,CtrlReg5
              ; SOURCE LINE # 1822 
00EB CC0000     F                      JP     ?OPTI_0018
00EE         ?CASE_0100:
              ; SOURCE LINE # 1827 
00EE AE0000     F                      LDW    X,#CtrlReg6
00F1 89                                PUSHW  X
00F2 AE0000     F                      LDW    X,#GlobalStatusRegister
00F5 89                                PUSHW  X
00F6 AE0000     F                      LDW    X,#CtrlReg6
00F9 A646                              LD     A,#046H
00FB CD0000     F                      CALL   ?ST_SPI_Send_16
00FE 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1828 
0100 C60000     F                      LD     A,CtrlReg6 + 01H
0103 5F                                CLRW   X
0104 95                                LD     XH,A
0105 BF02       F                      LDW    ?BH.w,X
0107 C60000     F                      LD     A,CtrlReg6
              ; SOURCE LINE # 1829 
010A CC0000     F                      JP     ?OPTI_0018
010D         ?CASE_0101:
              ; SOURCE LINE # 1834 
010D 89                                PUSHW  X
010E AE0000     F                      LDW    X,#GlobalStatusRegister
0111 89                                PUSHW  X
0112 AE0000     F                      LDW    X,#ConfigReg
0115 A67F                              LD     A,#07FH
0117 CD0000     F                      CALL   ?ST_SPI_Send_16
011A 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1835 
011C C60000     F                      LD     A,ConfigReg + 01H
011F 5F                                CLRW   X
0120 95                                LD     XH,A
0121 BF02       F                      LDW    ?BH.w,X
0123 C60000     F                      LD     A,ConfigReg
              ; SOURCE LINE # 1836 
0126 CC0000     F                      JP     ?OPTI_0018
0129         ?DEFAULT_0025:
              ; SOURCE LINE # 1839 
0129 4B0C                              PUSH   #00CH
012B A61D                              LD     A,#01DH
012D CD0000     F                      CALL   ?L99PM62drv_ReportError
0130 84                                POP    A
0131         ?EPILOG_0031:
              ; SOURCE LINE # 1843 
0131 85                                POPW   X
0132 81                                RET    
              ; regID        (size=2).  parameter in AUTO
              ; DataPtr      pointer to (unsigned short   in )(size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_ReadControl (END)

              ; FUNCTION ?L99PM62drv_GetControl (BEGIN)
              ; Register-parameter regID (XW) is relocated (AUTO)
              ; SOURCE LINE # 1857 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1861 
0001 725D0000   F                      TNZ    InitFlag
0005 260E                              JRNE   ?NXT_0305
              ; SOURCE LINE # 1863 
0007 4B14                              PUSH   #014H
0009 A61F                              LD     A,#01FH
000B CD0000     F                      CALL   ?L99PM62drv_ReportError
000E 84                                POP    A
000F 5D                                TNZW   X
              ; SOURCE LINE # 1865 
0010 2603                              JRNE   ?LAB_0110
0012 CC0000     F                      JP     ?EPILOG_0032
0015         ?LAB_0110:

0015         ?NXT_0305:
              ; SOURCE LINE # 1870 
0015 1E01       F                      LDW    X,(001H,SP)   ; [ regID ]
0017 A30001                            CPW    X,#00001H
001A 272A                              JREQ   ?CASE_0109
001C A30002                            CPW    X,#00002H
001F 273B                              JREQ   ?CASE_0110
0021 A30003                            CPW    X,#00003H
0024 2742                              JREQ   ?CASE_0111
0026 A30004                            CPW    X,#00004H
0029 2749                              JREQ   ?CASE_0112
002B A30005                            CPW    X,#00005H
002E 2750                              JREQ   ?CASE_0113
0030 A30006                            CPW    X,#00006H
0033 2757                              JREQ   ?CASE_0114
0035 A3003F                            CPW    X,#0003FH
0038 265E                              JRNE   ?DEFAULT_0027
003A C60000     F                      LD     A,ConfigReg_old + 01H
003D 5F                                CLRW   X
003E 95                                LD     XH,A
003F BF02       F                      LDW    ?BH.w,X
0041 C60000     F                      LD     A,ConfigReg_old
0044 200A                              JRA    ?OPTI_0024
0046         ?CASE_0109:
              ; SOURCE LINE # 1873 
0046 C60000     F                      LD     A,CtrlReg1_old + 01H
0049 5F                                CLRW   X
004A 95                                LD     XH,A
004B BF02       F                      LDW    ?BH.w,X
004D C60000     F                      LD     A,CtrlReg1_old
0050         ?OPTI_0024:
0050 5F                                CLRW   X
0051 97                                LD     XL,A
0052 72BB0002   F                      ADDW   X,?BH.w
0056 1605       F                      LDW    Y,(005H,SP)   ; [ DataPtr ]
0058 90FF                              LDW    (Y),X
              ; SOURCE LINE # 1874 
005A 2044                              JRA    ?EPILOG_0032
005C         ?CASE_0110:
              ; SOURCE LINE # 1876 
005C C60000     F                      LD     A,CtrlReg2_old + 01H
005F 5F                                CLRW   X
0060 95                                LD     XH,A
0061 BF02       F                      LDW    ?BH.w,X
0063 C60000     F                      LD     A,CtrlReg2_old
              ; SOURCE LINE # 1877 
0066 20E8                              JRA    ?OPTI_0024
0068         ?CASE_0111:
              ; SOURCE LINE # 1879 
0068 C60000     F                      LD     A,CtrlReg3_old + 01H
006B 5F                                CLRW   X
006C 95                                LD     XH,A
006D BF02       F                      LDW    ?BH.w,X
006F C60000     F                      LD     A,CtrlReg3_old
              ; SOURCE LINE # 1880 
0072 20DC                              JRA    ?OPTI_0024
0074         ?CASE_0112:
              ; SOURCE LINE # 1882 
0074 C60000     F                      LD     A,CtrlReg4_old + 01H
0077 5F                                CLRW   X
0078 95                                LD     XH,A
0079 BF02       F                      LDW    ?BH.w,X
007B C60000     F                      LD     A,CtrlReg4_old
              ; SOURCE LINE # 1883 
007E 20D0                              JRA    ?OPTI_0024
0080         ?CASE_0113:
              ; SOURCE LINE # 1885 
0080 C60000     F                      LD     A,CtrlReg5_old + 01H
0083 5F                                CLRW   X
0084 95                                LD     XH,A
0085 BF02       F                      LDW    ?BH.w,X
0087 C60000     F                      LD     A,CtrlReg5_old
              ; SOURCE LINE # 1886 
008A 20C4                              JRA    ?OPTI_0024
008C         ?CASE_0114:
              ; SOURCE LINE # 1888 
008C C60000     F                      LD     A,CtrlReg6_old + 01H
008F 5F                                CLRW   X
0090 95                                LD     XH,A
0091 BF02       F                      LDW    ?BH.w,X
0093 C60000     F                      LD     A,CtrlReg6_old
              ; SOURCE LINE # 1889 
0096 20B8                              JRA    ?OPTI_0024
0098         ?DEFAULT_0027:
              ; SOURCE LINE # 1895 
0098 4B0C                              PUSH   #00CH
009A A61F                              LD     A,#01FH
009C CD0000     F                      CALL   ?L99PM62drv_ReportError
009F 84                                POP    A
00A0         ?EPILOG_0032:
              ; SOURCE LINE # 1899 
00A0 85                                POPW   X
00A1 81                                RET    
              ; regID        (size=2).  parameter in AUTO
              ; DataPtr      pointer to (unsigned short   in )(size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_GetControl (END)

              ; FUNCTION ?L99PM62drv_WriteControl (BEGIN)
              ; Register-parameter regID (XW) is relocated (AUTO)
              ; SOURCE LINE # 1913 
0000 89                                PUSHW  X
0001 88                                PUSH   A
              ; SOURCE LINE # 1917 
0002 725D0000   F                      TNZ    InitFlag
0006 260E                              JRNE   ?NXT_0311
              ; SOURCE LINE # 1919 
0008 4B14                              PUSH   #014H
000A A640                              LD     A,#040H
000C CD0000     F                      CALL   ?L99PM62drv_ReportError
000F 84                                POP    A
0010 5D                                TNZW   X
              ; SOURCE LINE # 1921 
0011 2603                              JRNE   ?LAB_0125
0013 CC0000     F                      JP     ?EPILOG_0033
0016         ?LAB_0125:

0016         ?NXT_0311:
              ; SOURCE LINE # 1926 
0016 1E02       F                      LDW    X,(002H,SP)   ; [ regID ]
0018 A30001                            CPW    X,#00001H
001B 273B                              JREQ   ?CASE_0123
001D A30002                            CPW    X,#00002H
0020 2761                              JREQ   ?CASE_0124
0022 A30003                            CPW    X,#00003H
0025 277C                              JREQ   ?CASE_0125
0027 A30004                            CPW    X,#00004H
002A 2603                              JRNE   ?LAB_0126
002C CC0000     F                      JP     ?CASE_0126
002F         ?LAB_0126:
002F A30005                            CPW    X,#00005H
0032 2603                              JRNE   ?LAB_0127
0034 CC0000     F                      JP     ?CASE_0127
0037         ?LAB_0127:
0037 A30006                            CPW    X,#00006H
003A 2603                              JRNE   ?LAB_0128
003C CC0000     F                      JP     ?CASE_0128
003F         ?LAB_0128:
003F A3003F                            CPW    X,#0003FH
0042 2703                              JREQ   ?LAB_0129
0044 CC0000     F                      JP     ?DEFAULT_0029
0047         ?LAB_0129:
0047 1E06       F                      LDW    X,(006H,SP)   ; [ DataPtr ]
0049 F6                                LD     A,(X)
004A C70000     F                      LD     ConfigReg + 01H,A
004D E601                              LD     A,(001H,X)
004F C70000     F                      LD     ConfigReg,A
0052 AE0000     F                      LDW    X,#ConfigReg_old
0055 CC0000     F                      JP     ?CASE_0129
0058         ?CASE_0123:
              ; SOURCE LINE # 1929 
0058 1E06       F                      LDW    X,(006H,SP)   ; [ DataPtr ]
005A F6                                LD     A,(X)
005B C70000     F                      LD     CtrlReg1 + 01H,A
              ; SOURCE LINE # 1930 
005E 5C                                INCW   X
005F A6FE                              LD     A,#0FEH
0061 F4                                AND    A,(X)
0062 B703       F                      LD     ?BH,A
0064 A601                              LD     A,#001H
0066 C40000     F                      AND    A,CtrlReg1
0069 BA03       F                      OR     A,?BH
006B C70000     F                      LD     CtrlReg1,A
              ; SOURCE LINE # 1934 
006E AE0000     F                      LDW    X,#CtrlReg1_old
0071 89                                PUSHW  X
0072 AE0000     F                      LDW    X,#GlobalStatusRegister
0075 89                                PUSHW  X
0076 AE0000     F                      LDW    X,#CtrlReg1
0079 A601                              LD     A,#001H
007B CD0000     F                      CALL   ?ST_SPI_Send_16
007E 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1935 
0080 CC0000     F                      JP     ?EPILOG_0033
0083         ?CASE_0124:
              ; SOURCE LINE # 1937 
0083 1E06       F                      LDW    X,(006H,SP)   ; [ DataPtr ]
0085 F6                                LD     A,(X)
0086 C70000     F                      LD     CtrlReg2 + 01H,A
              ; SOURCE LINE # 1938 
0089 E601                              LD     A,(001H,X)
008B C70000     F                      LD     CtrlReg2,A
              ; SOURCE LINE # 1942 
008E AE0000     F                      LDW    X,#CtrlReg2_old
0091 89                                PUSHW  X
0092 AE0000     F                      LDW    X,#GlobalStatusRegister
0095 89                                PUSHW  X
0096 AE0000     F                      LDW    X,#CtrlReg2
0099 A602                              LD     A,#002H
009B CD0000     F                      CALL   ?ST_SPI_Send_16
009E 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1943 
00A0 CC0000     F                      JP     ?EPILOG_0033
00A3         ?CASE_0125:
              ; SOURCE LINE # 1945 
00A3 1E06       F                      LDW    X,(006H,SP)   ; [ DataPtr ]
00A5 F6                                LD     A,(X)
00A6 C70000     F                      LD     CtrlReg3 + 01H,A
              ; SOURCE LINE # 1946 
00A9 E601                              LD     A,(001H,X)
00AB C70000     F                      LD     CtrlReg3,A
              ; SOURCE LINE # 1950 
00AE AE0000     F                      LDW    X,#CtrlReg3_old
00B1 89                                PUSHW  X
00B2 AE0000     F                      LDW    X,#GlobalStatusRegister
00B5 89                                PUSHW  X
00B6 AE0000     F                      LDW    X,#CtrlReg3
00B9 A603                              LD     A,#003H
00BB CD0000     F                      CALL   ?ST_SPI_Send_16
00BE 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1951 
00C0 2076                              JRA    ?EPILOG_0033
00C2         ?CASE_0126:
              ; SOURCE LINE # 1953 
00C2 1E06       F                      LDW    X,(006H,SP)   ; [ DataPtr ]
00C4 F6                                LD     A,(X)
00C5 C70000     F                      LD     CtrlReg4 + 01H,A
              ; SOURCE LINE # 1954 
00C8 E601                              LD     A,(001H,X)
00CA C70000     F                      LD     CtrlReg4,A
              ; SOURCE LINE # 1958 
00CD AE0000     F                      LDW    X,#CtrlReg4_old
00D0 89                                PUSHW  X
00D1 AE0000     F                      LDW    X,#GlobalStatusRegister
00D4 89                                PUSHW  X
00D5 AE0000     F                      LDW    X,#CtrlReg4
00D8 A604                              LD     A,#004H
00DA CD0000     F                      CALL   ?ST_SPI_Send_16
00DD 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1959 
00DF 2057                              JRA    ?EPILOG_0033
00E1         ?CASE_0127:
              ; SOURCE LINE # 1961 
00E1 1E06       F                      LDW    X,(006H,SP)   ; [ DataPtr ]
00E3 F6                                LD     A,(X)
00E4 C70000     F                      LD     CtrlReg5 + 01H,A
              ; SOURCE LINE # 1962 
00E7 E601                              LD     A,(001H,X)
00E9 C70000     F                      LD     CtrlReg5,A
              ; SOURCE LINE # 1966 
00EC AE0000     F                      LDW    X,#CtrlReg5_old
00EF 89                                PUSHW  X
00F0 AE0000     F                      LDW    X,#GlobalStatusRegister
00F3 89                                PUSHW  X
00F4 AE0000     F                      LDW    X,#CtrlReg5
00F7 A605                              LD     A,#005H
00F9 CD0000     F                      CALL   ?ST_SPI_Send_16
00FC 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1967 
00FE 2038                              JRA    ?EPILOG_0033
0100         ?CASE_0128:
              ; SOURCE LINE # 1969 
0100 1E06       F                      LDW    X,(006H,SP)   ; [ DataPtr ]
0102 F6                                LD     A,(X)
0103 C70000     F                      LD     CtrlReg6 + 01H,A
              ; SOURCE LINE # 1970 
0106 E601                              LD     A,(001H,X)
0108 C70000     F                      LD     CtrlReg6,A
              ; SOURCE LINE # 1974 
010B AE0000     F                      LDW    X,#CtrlReg6_old
010E 89                                PUSHW  X
010F AE0000     F                      LDW    X,#GlobalStatusRegister
0112 89                                PUSHW  X
0113 AE0000     F                      LDW    X,#CtrlReg6
0116 A606                              LD     A,#006H
0118 CD0000     F                      CALL   ?ST_SPI_Send_16
011B 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1975 
011D 2019                              JRA    ?EPILOG_0033
011F         ?CASE_0129:
              ; SOURCE LINE # 1982 
011F 89                                PUSHW  X
0120 AE0000     F                      LDW    X,#GlobalStatusRegister
0123 89                                PUSHW  X
0124 AE0000     F                      LDW    X,#ConfigReg
0127 A63F                              LD     A,#03FH
0129 CD0000     F                      CALL   ?ST_SPI_Send_16
012C 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 1983 
012E 2008                              JRA    ?EPILOG_0033
0130         ?DEFAULT_0029:
              ; SOURCE LINE # 1986 
0130 4B0C                              PUSH   #00CH
0132 A640                              LD     A,#040H
0134 CD0000     F                      CALL   ?L99PM62drv_ReportError
0137 84                                POP    A
0138         ?EPILOG_0033:
              ; SOURCE LINE # 1990 
0138 5B03                              ADD    SP,#003H
013A 81                                RET    
              ; regID        (size=2).  parameter in AUTO
              ; DataPtr      pointer to (unsigned short   in )(size=2).  parameter in AUTO

              ; FUNCTION ?L99PM62drv_WriteControl (END)

              ; FUNCTION ?L99PM62drv_ClearStatusRegisters (BEGIN)
              ; SOURCE LINE # 2007 
0000 725D0000   F                      TNZ    InitFlag
0004 260C                              JRNE   ?NXT_0316
              ; SOURCE LINE # 2009 
0006 4B14                              PUSH   #014H
0008 A61E                              LD     A,#01EH
000A CD0000     F                      CALL   ?L99PM62drv_ReportError
000D 84                                POP    A
000E 5D                                TNZW   X
000F 2601                              JRNE   ?NXT_0316
              ; SOURCE LINE # 2011 
0011 81                                RET    
0012         ?NXT_0316:
              ; SOURCE LINE # 2018 
0012 AE0000     F                      LDW    X,#ConfigReg_old
0015 89                                PUSHW  X
0016 AE0000     F                      LDW    X,#GlobalStatusRegister
0019 89                                PUSHW  X
001A AE0000     F                      LDW    X,#ConfigReg
001D A6BF                              LD     A,#0BFH
001F CD0000     F                      CALL   ?ST_SPI_Send_16
0022 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 2019 
0024 81                                RET    

              ; FUNCTION ?L99PM62drv_ClearStatusRegisters (END)

              ; FUNCTION ?ST_SPI_Send_16 (BEGIN)
              ; Register-parameter commandByte (A) is relocated (AUTO)
              ; Register-parameter dataIn (XW) is relocated (AUTO)
              ; SOURCE LINE # 2032 
0000 88                                PUSH   A
0001 89                                PUSHW  X
              ; SOURCE LINE # 2038 
0002 3B5014                            PUSH   05014H
              ; SOURCE LINE # 2039 
0005 A6DF                              LD     A,#0DFH
0007 1401       F                      AND    A,(001H,SP)   ; [ temp ]
              ; SOURCE LINE # 2040 
0009 C75014                            LD     05014H,A
              ; SOURCE LINE # 2042 
000C 7B04       F                      LD     A,(004H,SP)   ; [ commandByte ]
000E CD0000     F                      CALL   ?SPI_SendData
0011         ?WHILE_0006:
              ; SOURCE LINE # 2043 
0011 AE0002                            LDW    X,#00002H
0014 CD0000     F                      CALL   ?SPI_GetFlagStatus
0017 5D                                TNZW   X
0018 27F7                              JREQ   ?WHILE_0006
001A         ?WHILE_0007:
              ; SOURCE LINE # 2045 
001A 5F                                CLRW   X
001B 5C                                INCW   X
001C CD0000     F                      CALL   ?SPI_GetFlagStatus
001F 5D                                TNZW   X
0020 27F8                              JREQ   ?WHILE_0007
              ; SOURCE LINE # 2046 
0022 CD0000     F                      CALL   ?SPI_ReceiveData
0025 1E07       F                      LDW    X,(007H,SP)   ; [ globalStatus ]
0027 F7                                LD     (X),A
              ; SOURCE LINE # 2049 
0028 A620                              LD     A,#020H
002A F1                                CP     A,(X)
002B 2603                              JRNE   ?LAB_0142
002D CC0000     F                      JP     ?ELSE_0279
0030         ?LAB_0142:
              ; SOURCE LINE # 2051 
0030 5F                                CLRW   X
0031 5C                                INCW   X
0032 CF0000     F                      LDW    ErrorState,X
              ; SOURCE LINE # 2052 
0035 C30000     F                      CPW    X,StartupCompleted
0038 267A                              JRNE   ?NXT_0322
              ; SOURCE LINE # 2054 
003A 725C0000   F                      INC    count
              ; SOURCE LINE # 2055 
003E A614                              LD     A,#014H
0040 C10000     F                      CP     A,count
0043 2408                              JRUGE  ?NXT_0324
              ; SOURCE LINE # 2057 
0045 90165000                          BCPL   05000H,#003H
              ; SOURCE LINE # 2058 
0049 725F0000   F                      CLR    count
004D         ?NXT_0324:
              ; SOURCE LINE # 2060 
004D 1E07       F                      LDW    X,(007H,SP)   ; [ globalStatus ]
004F F6                                LD     A,(X)
0050 A1A1                              CP     A,#0A1H
0052 2714                              JREQ   ?CASE_0136
0054 A1A2                              CP     A,#0A2H
0056 2722                              JREQ   ?CASE_0138
0058 A1A3                              CP     A,#0A3H
005A 271E                              JREQ   ?CASE_0138
005C A1A8                              CP     A,#0A8H
005E 272C                              JREQ   ?CASE_0140
0060 A1B9                              CP     A,#0B9H
0062 2728                              JREQ   ?CASE_0140
0064 A1C0                              CP     A,#0C0H
0066 2636                              JRNE   ?DEFAULT_0031
0068         ?CASE_0136:
              ; SOURCE LINE # 2065 
0068 7216500F                          BSET   0500FH,#003H
              ; SOURCE LINE # 2066 
006C 7211500F                          BRES   0500FH,#000H
              ; SOURCE LINE # 2067 
0070 72175014                          BRES   05014H,#003H
              ; SOURCE LINE # 2068 
0074 7217500A                          BRES   0500AH,#003H
              ; SOURCE LINE # 2069 
0078 203A                              JRA    ?NXT_0322
007A         ?CASE_0138:
              ; SOURCE LINE # 2074 
007A 7217500F                          BRES   0500FH,#003H
              ; SOURCE LINE # 2075 
007E 7210500F                          BSET   0500FH,#000H
              ; SOURCE LINE # 2076 
0082 72175014                          BRES   05014H,#003H
              ; SOURCE LINE # 2077 
0086 7217500A                          BRES   0500AH,#003H
              ; SOURCE LINE # 2078 
008A 2028                              JRA    ?NXT_0322
008C         ?CASE_0140:
              ; SOURCE LINE # 2083 
008C 7217500F                          BRES   0500FH,#003H
              ; SOURCE LINE # 2084 
0090 7211500F                          BRES   0500FH,#000H
              ; SOURCE LINE # 2085 
0094 72165014                          BSET   05014H,#003H
              ; SOURCE LINE # 2086 
0098 7217500A                          BRES   0500AH,#003H
              ; SOURCE LINE # 2087 
009C 2016                              JRA    ?NXT_0322
009E         ?DEFAULT_0031:
              ; SOURCE LINE # 2090 
009E 7217500F                          BRES   0500FH,#003H
              ; SOURCE LINE # 2091 
00A2 7211500F                          BRES   0500FH,#000H
              ; SOURCE LINE # 2092 
00A6 72175014                          BRES   05014H,#003H
              ; SOURCE LINE # 2093 
00AA 7216500A                          BSET   0500AH,#003H
              ; SOURCE LINE # 2094 
00AE 2004                              JRA    ?NXT_0322
00B0         ?ELSE_0279:
              ; SOURCE LINE # 2100 
00B0 5F                                CLRW   X
00B1 CF0000     F                      LDW    ErrorState,X
00B4         ?NXT_0322:
              ; SOURCE LINE # 2103 
00B4 1E02       F                      LDW    X,(002H,SP)   ; [ dataIn ]
00B6 E601                              LD     A,(001H,X)
00B8 CD0000     F                      CALL   ?SPI_SendData
00BB         ?WHILE_0008:
              ; SOURCE LINE # 2104 
00BB AE0002                            LDW    X,#00002H
00BE CD0000     F                      CALL   ?SPI_GetFlagStatus
00C1 5D                                TNZW   X
00C2 27F7                              JREQ   ?WHILE_0008
00C4         ?WHILE_0009:
              ; SOURCE LINE # 2106 
00C4 5F                                CLRW   X
00C5 5C                                INCW   X
00C6 CD0000     F                      CALL   ?SPI_GetFlagStatus
00C9 5D                                TNZW   X
00CA 27F8                              JREQ   ?WHILE_0009
              ; SOURCE LINE # 2107 
00CC CD0000     F                      CALL   ?SPI_ReceiveData
00CF 1E09       F                      LDW    X,(009H,SP)   ; [ dataOut ]
00D1 E701                              LD     (001H,X),A
              ; SOURCE LINE # 2109 
00D3 1E02       F                      LDW    X,(002H,SP)   ; [ dataIn ]
00D5 F6                                LD     A,(X)
00D6 CD0000     F                      CALL   ?SPI_SendData
00D9         ?WHILE_0010:
              ; SOURCE LINE # 2110 
00D9 AE0002                            LDW    X,#00002H
00DC CD0000     F                      CALL   ?SPI_GetFlagStatus
00DF 5D                                TNZW   X
00E0 27F7                              JREQ   ?WHILE_0010
00E2         ?WHILE_0011:
              ; SOURCE LINE # 2112 
00E2 5F                                CLRW   X
00E3 5C                                INCW   X
00E4 CD0000     F                      CALL   ?SPI_GetFlagStatus
00E7 5D                                TNZW   X
00E8 27F8                              JREQ   ?WHILE_0011
              ; SOURCE LINE # 2113 
00EA CD0000     F                      CALL   ?SPI_ReceiveData
00ED 1E09       F                      LDW    X,(009H,SP)   ; [ dataOut ]
00EF F7                                LD     (X),A
              ; SOURCE LINE # 2116 
00F0 C65014                            LD     A,05014H
00F3 6B01       F                      LD     (001H,SP),A   ; [ temp ]
              ; SOURCE LINE # 2117 
00F5 A620                              LD     A,#020H
00F7 1A01       F                      OR     A,(001H,SP)   ; [ temp ]
              ; SOURCE LINE # 2118 
00F9 C75014                            LD     05014H,A
              ; SOURCE LINE # 2119 
00FC 5B04                              ADD    SP,#004H
00FE 81                                RET    
              ; commandByte  unsigned char  (size=1).  parameter in AUTO
              ; dataIn       pointer to (unsigned char   in )(size=2).  parameter in AUTO
              ; globalStatus pointer to (unsigned char   in )(size=2).  parameter in AUTO
              ; dataOut      pointer to (unsigned char   in )(size=2).  parameter in AUTO
              ; temp         unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?ST_SPI_Send_16 (END)

              ; FUNCTION ?L99PM62drv_SetCanLoopBackMode (BEGIN)
              ; Register XW is assigned to parameter CanLoop
              ; SOURCE LINE # 2135 
0000 5D                                TNZW   X
0001 2606                              JRNE   ?ELSE_0283
              ; SOURCE LINE # 2137 
0003 72170000   F                      BRES   CtrlReg4,#003H
0007 2004                              JRA    ?NXT_0327
0009         ?ELSE_0283:
              ; SOURCE LINE # 2141 
0009 72160000   F                      BSET   CtrlReg4,#003H
000D         ?NXT_0327:
              ; SOURCE LINE # 2147 
000D AE0000     F                      LDW    X,#CtrlReg4_old
0010 89                                PUSHW  X
0011 AE0000     F                      LDW    X,#GlobalStatusRegister
0014 89                                PUSHW  X
0015 AE0000     F                      LDW    X,#CtrlReg4
0018 A604                              LD     A,#004H
001A CD0000     F                      CALL   ?ST_SPI_Send_16
001D 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 2149 
001F 81                                RET    
              ; CanLoop      (size=2). Register parameter(XW) in PAGE0

              ; FUNCTION ?L99PM62drv_SetCanLoopBackMode (END)

              ; FUNCTION ?L99PM62drv_SetCanPatternWakeUp (BEGIN)
              ; Register XW is assigned to parameter CanPattern
              ; SOURCE LINE # 2164 
0000 5D                                TNZW   X
0001 2606                              JRNE   ?ELSE_0285
              ; SOURCE LINE # 2166 
0003 72150000   F                      BRES   CtrlReg4,#002H
0007 2004                              JRA    ?NXT_0329
0009         ?ELSE_0285:
              ; SOURCE LINE # 2170 
0009 72140000   F                      BSET   CtrlReg4,#002H
000D         ?NXT_0329:
              ; SOURCE LINE # 2176 
000D AE0000     F                      LDW    X,#CtrlReg4_old
0010 89                                PUSHW  X
0011 AE0000     F                      LDW    X,#GlobalStatusRegister
0014 89                                PUSHW  X
0015 AE0000     F                      LDW    X,#CtrlReg4
0018 A604                              LD     A,#004H
001A CD0000     F                      CALL   ?ST_SPI_Send_16
001D 5B04                              ADD    SP,#004H
              ; SOURCE LINE # 2178 
001F 81                                RET    
              ; CanPattern   (size=2). Register parameter(XW) in PAGE0

              ; FUNCTION ?L99PM62drv_SetCanPatternWakeUp (END)

RCSTM8 COMPILER V2.44.12.199
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====

int8_t . . . . . . . . . . . . . . . .  TYPEDEF ------- ????? -------      1
int16_t. . . . . . . . . . . . . . . .  TYPEDEF ------- INT      -------     2
int32_t. . . . . . . . . . . . . . . .  TYPEDEF ------- LONG     -------     4
uint8_t. . . . . . . . . . . . . . . .  TYPEDEF ------- U_CHAR  -------     1
uint16_t . . . . . . . . . . . . . . .  TYPEDEF ------- U_CHAR  -------     2
uint32_t . . . . . . . . . . . . . . .  TYPEDEF ------- ????? -------      4
s32. . . . . . . . . . . . . . . . . .  TYPEDEF ------- LONG     -------     4
s16. . . . . . . . . . . . . . . . . .  TYPEDEF ------- INT      -------     2
s8 . . . . . . . . . . . . . . . . . .  TYPEDEF ------- ????? -------      1
u32. . . . . . . . . . . . . . . . . .  TYPEDEF ------- ????? -------      4
u16. . . . . . . . . . . . . . . . . .  TYPEDEF ------- U_CHAR  -------     2
u8 . . . . . . . . . . . . . . . . . .  TYPEDEF ------- U_CHAR  -------     1
FALSE. . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TRUE . . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
bool . . . . . . . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
RESET. . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SET. . . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
FlagStatus . . . . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
ITStatus . . . . . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
BitStatus. . . . . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
BitAction. . . . . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
DISABLE. . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
ENABLE . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
FunctionalState. . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
ERROR. . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SUCCESS. . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
ErrorStatus. . . . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
GPIO_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     5
  ODR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IDR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  DDR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
GPIO_TypeDef . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     5
  ODR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IDR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  DDR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
ADC2_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     8
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  DRH. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  DRL. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  TDRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  TDRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
ADC2_TypeDef . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     8
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  DRH. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  DRL. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  TDRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  TDRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
AWU_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     3
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  APR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  TBR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
AWU_TypeDef. . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     3
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  APR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  TBR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
BEEP_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     1
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
BEEP_TypeDef . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     1
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
CLK_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    14
  ICKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  ECKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  CMSR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SWR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SWCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CKDIVR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  PCKENR1. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CSSR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCOR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PCKENR2. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  HSITRIMR . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  SWIMCCR. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
CLK_TypeDef. . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------    14
  ICKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  ECKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  CMSR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SWR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SWCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CKDIVR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  PCKENR1. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CSSR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCOR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PCKENR2. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  HSITRIMR . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  SWIMCCR. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
TIM1_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    32
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  ETR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCMR4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  PSCRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  PSCRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  RCR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000015H     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000016H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000017H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000018H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000019H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001AH     1
  CCR4H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001BH     1
  CCR4L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001CH     1
  BKR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001DH     1
  DTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001EH     1
  OISR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001FH     1
TIM1_TypeDef . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------    32
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  ETR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCMR4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  PSCRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  PSCRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  RCR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000015H     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000016H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000017H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000018H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000019H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001AH     1
  CCR4H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001BH     1
  CCR4L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001CH     1
  BKR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001DH     1
  DTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001EH     1
  OISR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001FH     1
TIM2_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    21
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
TIM2_TypeDef . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------    21
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
TIM3_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    17
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
TIM3_TypeDef . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------    17
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
TIM4_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     7
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CNTR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  ARR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
TIM4_TypeDef . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     7
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CNTR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  ARR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
TIM5_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    23
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000015H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000016H     1
TIM5_TypeDef . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------    23
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000015H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000016H     1
TIM6_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     9
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CNTR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  ARR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
TIM6_TypeDef . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     9
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CNTR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  ARR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
I2C_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    15
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  FREQR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  OARL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  OARH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  SR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  ITR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CCRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  TRISER . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
I2C_TypeDef. . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------    15
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  FREQR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  OARL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  OARH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  SR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  ITR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CCRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  TRISER . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
ITC_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     8
  ISPR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  ISPR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  ISPR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  ISPR4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  ISPR5. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  ISPR6. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  ISPR7. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  ISPR8. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
ITC_TypeDef. . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     8
  ISPR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  ISPR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  ISPR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  ISPR4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  ISPR5. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  ISPR6. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  ISPR7. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  ISPR8. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
EXTI_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     2
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
EXTI_TypeDef . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     2
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
FLASH_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    11
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  NCR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  FPR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  NFPR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  IAPSR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  PUKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  RESERVED3. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  DUKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
FLASH_TypeDef. . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------    11
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  NCR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  FPR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  NFPR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  IAPSR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  PUKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  RESERVED3. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  DUKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
OPT_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    15
  OPT0 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  OPT1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  NOPT1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  OPT2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  NOPT2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  OPT3 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  NOPT3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  OPT4 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  NOPT4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  OPT5 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  NOPT5. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  OPT7 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  NOPT7. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
OPT_TypeDef. . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------    15
  OPT0 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  OPT1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  NOPT1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  OPT2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  NOPT2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  OPT3 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  NOPT3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  OPT4 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  NOPT4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  OPT5 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  NOPT5. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  OPT7 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  NOPT7. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
IWDG_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     3
  KR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  PR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  RLR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
IWDG_TypeDef . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     3
  KR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  PR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  RLR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
WWDG_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     2
  CR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  WR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
WWDG_TypeDef . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     2
  CR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  WR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
RST_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     1
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
RST_TypeDef. . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     1
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
SPI_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     8
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  ICR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CRCPR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  RXCRCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  TXCRCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
SPI_TypeDef. . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     8
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  ICR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CRCPR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  RXCRCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  TXCRCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
UART1_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    11
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CR5. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  GTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
UART1_TypeDef. . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------    11
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CR5. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  GTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
UART2_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    12
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CR5. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CR6. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  GTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
UART2_TypeDef. . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------    12
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CR5. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CR6. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  GTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
UART3_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    10
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CR6. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
UART3_TypeDef. . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------    10
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CR6. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
CAN_TypeDef. . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------    24
  MCR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  MSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  TSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  TPR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  RFR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  DGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  PSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  Page . . . . . . . . . . . . . . . .  MEMBER  -----   UNION   000008H    16
CFG_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     1
  GCR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
CFG_TypeDef. . . . . . . . . . . . . .  TYPEDEF ------- STRUCT   -------     1
  GCR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
CLK_SWITCHMODE_MANUAL. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWITCHMODE_AUTO. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SwitchMode_TypeDef . . . . . . . .  TYPEDEF ------- INT   -------     2
CLK_CURRENTCLOCKSTATE_DISABLE. . . . . E_CONST  ----- INT      -------  2
CLK_CURRENTCLOCKSTATE_ENABLE . . . . . E_CONST  ----- INT      -------  2
CLK_CurrentClockState_TypeDef. . . . .  TYPEDEF ------- INT   -------     2
CLK_CSSCONFIG_ENABLEWITHIT . . . . . . E_CONST  ----- INT      -------  2
CLK_CSSCONFIG_ENABLE . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CSSCONFIG_DISABLE. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CSSConfig_TypeDef. . . . . . . . .  TYPEDEF ------- INT   -------     2
CLK_SOURCE_HSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SOURCE_LSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SOURCE_HSE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_Source_TypeDef . . . . . . . . . .  TYPEDEF ------- INT   -------     2
CLK_HSITRIMVALUE_0 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_1 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_2 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_3 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_4 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_5 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_6 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_7 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITrimValue_TypeDef . . . . . . .  TYPEDEF ------- INT   -------     2
CLK_OUTPUT_HSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_LSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_HSE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPU . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV2 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV4 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV8 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV16. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV32. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV64. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_HSIRC . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_MASTER. . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_OTHERS. . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_Output_TypeDef . . . . . . . . . .  TYPEDEF ------- INT   -------     2
CLK_PERIPHERAL_I2C . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_SPI . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_UART1 . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_UART2 . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_UART3 . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER6. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER4. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER5. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER2. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER3. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER1. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_AWU . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_ADC . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_CAN . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_Peripheral_TypeDef . . . . . . . .  TYPEDEF ------- INT   -------     2
CLK_FLAG_LSIRDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_HSIRDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_HSERDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_SWIF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_SWBSY . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_CSSD. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_AUX . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_CCOBSY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_CCORDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_Flag_TypeDef . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
CLK_IT_CSSD. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_IT_SWIF. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_IT_TypeDef . . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
CLK_PRESCALER_HSIDIV1. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV2. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV4. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV8. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV1. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV2. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV4. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV8. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV16 . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV32 . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV64 . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV128. . . . . . . . E_CONST  ----- INT      -------  2
CLK_Prescaler_TypeDef. . . . . . . . .  TYPEDEF ------- INT   -------     2
CLK_SWIMDIVIDER_2. . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWIMDIVIDER_OTHER. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWIMDivider_TypeDef. . . . . . . .  TYPEDEF ------- INT   -------     2
CLK_DeInit . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_HSECmd . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_HSICmd . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_LSICmd . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_CCOCmd . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_ClockSwitchCmd . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_FastHaltWakeUpCmd. . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_SlowActiveHaltWakeUpCmd. . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_PeripheralClockConfig. . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_ClockSwitchConfig. . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_HSIPrescalerConfig . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_CCOConfig. . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_ITConfig . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_SYSCLKConfig . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_SWIMConfig . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_ClockSecuritySystemEnable. . . . .  EXTERN  CODE    PROC    ------- -----
CLK_SYSCLKEmergencyClear . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_AdjustHSICalibrationValue. . . . .  EXTERN  CODE    PROC    ------- -----
CLK_GetClockFreq . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_GetSYSCLKSource. . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_GetFlagStatus. . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_GetITStatus. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
CLK_ClearITPendingBit. . . . . . . . .  EXTERN  CODE    PROC    ------- -----
EXTI_SENSITIVITY_FALL_LOW. . . . . . . E_CONST  ----- INT      -------  2
EXTI_SENSITIVITY_RISE_ONLY . . . . . . E_CONST  ----- INT      -------  2
EXTI_SENSITIVITY_FALL_ONLY . . . . . . E_CONST  ----- INT      -------  2
EXTI_SENSITIVITY_RISE_FALL . . . . . . E_CONST  ----- INT      -------  2
EXTI_Sensitivity_TypeDef . . . . . . .  TYPEDEF ------- INT   -------     2
EXTI_TLISENSITIVITY_FALL_ONLY. . . . . E_CONST  ----- INT      -------  2
EXTI_TLISENSITIVITY_RISE_ONLY. . . . . E_CONST  ----- INT      -------  2
EXTI_TLISensitivity_TypeDef. . . . . .  TYPEDEF ------- INT   -------     2
EXTI_PORT_GPIOA. . . . . . . . . . . . E_CONST  ----- INT      -------  2
EXTI_PORT_GPIOB. . . . . . . . . . . . E_CONST  ----- INT      -------  2
EXTI_PORT_GPIOC. . . . . . . . . . . . E_CONST  ----- INT      -------  2
EXTI_PORT_GPIOD. . . . . . . . . . . . E_CONST  ----- INT      -------  2
EXTI_PORT_GPIOE. . . . . . . . . . . . E_CONST  ----- INT      -------  2
EXTI_Port_TypeDef. . . . . . . . . . .  TYPEDEF ------- INT   -------     2
EXTI_DeInit. . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
EXTI_SetExtIntSensitivity. . . . . . .  EXTERN  CODE    PROC    ------- -----
EXTI_SetTLISensitivity . . . . . . . .  EXTERN  CODE    PROC    ------- -----
EXTI_GetExtIntSensitivity. . . . . . .  EXTERN  CODE    PROC    ------- -----
EXTI_GetTLISensitivity . . . . . . . .  EXTERN  CODE    PROC    ------- -----
GPIO_MODE_IN_FL_NO_IT. . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_PU_NO_IT. . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_FL_IT . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_PU_IT . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_LOW_FAST. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_LOW_FAST. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_LOW_SLOW. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_LOW_SLOW. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_HIZ_FAST. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_HIGH_FAST . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_HIZ_SLOW. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_HIGH_SLOW . . . . . . E_CONST  ----- INT      -------  2
GPIO_Mode_TypeDef. . . . . . . . . . .  TYPEDEF ------- INT   -------     2
GPIO_PIN_0 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_1 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_2 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_3 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_4 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_5 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_6 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_7 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_LNIB. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_HNIB. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_ALL . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_Pin_TypeDef . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
GPIO_DeInit. . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
GPIO_Init. . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
GPIO_Write . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
GPIO_WriteHigh . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
GPIO_WriteLow. . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
GPIO_WriteReverse. . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
GPIO_ReadInputData . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
GPIO_ReadOutputData. . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
GPIO_ReadInputPin. . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
GPIO_ExternalPullUpConfig. . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_DATADIRECTION_2LINES_FULLDUPLEX. . E_CONST  ----- INT      -------  2
SPI_DATADIRECTION_2LINES_RXONLY. . . . E_CONST  ----- INT      -------  2
SPI_DATADIRECTION_1LINE_RX . . . . . . E_CONST  ----- INT      -------  2
SPI_DATADIRECTION_1LINE_TX . . . . . . E_CONST  ----- INT      -------  2
SPI_DataDirection_TypeDef. . . . . . .  TYPEDEF ------- INT   -------     2
SPI_NSS_SOFT . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_NSS_HARD . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_NSS_TypeDef. . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
SPI_DIRECTION_RX . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_DIRECTION_TX . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_Direction_TypeDef. . . . . . . . .  TYPEDEF ------- INT   -------     2
SPI_MODE_MASTER. . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_MODE_SLAVE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_Mode_TypeDef . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
SPI_BAUDRATEPRESCALER_2. . . . . . . . E_CONST  ----- INT      -------  2
SPI_BAUDRATEPRESCALER_4. . . . . . . . E_CONST  ----- INT      -------  2
SPI_BAUDRATEPRESCALER_8. . . . . . . . E_CONST  ----- INT      -------  2
SPI_BAUDRATEPRESCALER_16 . . . . . . . E_CONST  ----- INT      -------  2
SPI_BAUDRATEPRESCALER_32 . . . . . . . E_CONST  ----- INT      -------  2
SPI_BAUDRATEPRESCALER_64 . . . . . . . E_CONST  ----- INT      -------  2
SPI_BAUDRATEPRESCALER_128. . . . . . . E_CONST  ----- INT      -------  2
SPI_BAUDRATEPRESCALER_256. . . . . . . E_CONST  ----- INT      -------  2
SPI_BaudRatePrescaler_TypeDef. . . . .  TYPEDEF ------- INT   -------     2
SPI_CLOCKPOLARITY_LOW. . . . . . . . . E_CONST  ----- INT      -------  2
SPI_CLOCKPOLARITY_HIGH . . . . . . . . E_CONST  ----- INT      -------  2
SPI_ClockPolarity_TypeDef. . . . . . .  TYPEDEF ------- INT   -------     2
SPI_CLOCKPHASE_1EDGE . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_CLOCKPHASE_2EDGE . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_ClockPhase_TypeDef . . . . . . . .  TYPEDEF ------- INT   -------     2
SPI_FIRSTBIT_MSB . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_FIRSTBIT_LSB . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_FirstBit_TypeDef . . . . . . . . .  TYPEDEF ------- INT   -------     2
SPI_CRC_RX . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_CRC_TX . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_CRC_TypeDef. . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
SPI_FLAG_BSY . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_FLAG_OVR . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_FLAG_MODF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_FLAG_CRCERR. . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_FLAG_WKUP. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_FLAG_TXE . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_FLAG_RXNE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_Flag_TypeDef . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
SPI_IT_WKUP. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_IT_OVR . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_IT_MODF. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_IT_CRCERR. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_IT_TXE . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_IT_RXNE. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_IT_ERR . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_IT_TypeDef . . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
SPI_DeInit . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_Init . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_Cmd. . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_ITConfig . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_SendData . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_ReceiveData. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_NSSInternalSoftwareCmd . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_TransmitCRC. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_CalculateCRCCmd. . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_GetCRC . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_ResetCRC . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_GetCRCPolynomial . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_BiDirectionalLineConfig. . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_GetFlagStatus. . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_ClearFlag. . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_GetITStatus. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_ClearITPendingBit. . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_PRESCALER_1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM4_PRESCALER_2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM4_PRESCALER_4 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM4_PRESCALER_8 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM4_PRESCALER_16. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM4_PRESCALER_32. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM4_PRESCALER_64. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM4_PRESCALER_128 . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM4_Prescaler_TypeDef . . . . . . . .  TYPEDEF ------- INT   -------     2
TIM4_OPMODE_SINGLE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM4_OPMODE_REPETITIVE . . . . . . . . E_CONST  ----- INT      -------  2
TIM4_OPMode_TypeDef. . . . . . . . . .  TYPEDEF ------- INT   -------     2
TIM4_PSCRELOADMODE_UPDATE. . . . . . . E_CONST  ----- INT      -------  2
TIM4_PSCRELOADMODE_IMMEDIATE . . . . . E_CONST  ----- INT      -------  2
TIM4_PSCReloadMode_TypeDef . . . . . .  TYPEDEF ------- INT   -------     2
TIM4_UPDATESOURCE_GLOBAL . . . . . . . E_CONST  ----- INT      -------  2
TIM4_UPDATESOURCE_REGULAR. . . . . . . E_CONST  ----- INT      -------  2
TIM4_UpdateSource_TypeDef. . . . . . .  TYPEDEF ------- INT   -------     2
TIM4_EVENTSOURCE_UPDATE. . . . . . . . E_CONST  ----- INT      -------  2
TIM4_EventSource_TypeDef . . . . . . .  TYPEDEF ------- INT   -------     2
TIM4_FLAG_UPDATE . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM4_FLAG_TypeDef. . . . . . . . . . .  TYPEDEF ------- INT   -------     2
TIM4_IT_UPDATE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM4_IT_TypeDef. . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
TIM4_DeInit. . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_TimeBaseInit. . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_Cmd . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_ITConfig. . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_UpdateDisableConfig . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_UpdateRequestConfig . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_SelectOnePulseMode. . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_PrescalerConfig . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_ARRPreloadConfig. . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_GenerateEvent . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_SetCounter. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_SetAutoreload . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_GetCounter. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_GetPrescaler. . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_GetFlagStatus . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_ClearFlag . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_GetITStatus . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
TIM4_ClearITPendingBit . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_WAKEUP_IDLELINE. . . . . . . . . E_CONST  ----- INT      -------  2
UART3_WAKEUP_ADDRESSMARK . . . . . . . E_CONST  ----- INT      -------  2
UART3_WakeUp_TypeDef . . . . . . . . .  TYPEDEF ------- INT   -------     2
UART3_LINBREAKDETECTIONLENGTH_10BITS . E_CONST  ----- INT      -------  2
UART3_LINBREAKDETECTIONLENGTH_11BITS . E_CONST  ----- INT      -------  2
UART3_LINBreakDetectionLength_TypeDef.  TYPEDEF ------- INT   -------     2
UART3_STOPBITS_1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_STOPBITS_2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_StopBits_TypeDef . . . . . . . .  TYPEDEF ------- INT   -------     2
UART3_PARITY_NO. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_PARITY_EVEN. . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_PARITY_ODD . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_Parity_TypeDef . . . . . . . . .  TYPEDEF ------- INT   -------     2
UART3_WORDLENGTH_8D. . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_WORDLENGTH_9D. . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_WordLength_TypeDef . . . . . . .  TYPEDEF ------- INT   -------     2
UART3_MODE_RX_ENABLE . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_MODE_TX_ENABLE . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_MODE_TX_DISABLE. . . . . . . . . E_CONST  ----- INT      -------  2
UART3_MODE_RX_DISABLE. . . . . . . . . E_CONST  ----- INT      -------  2
UART3_MODE_TXRX_ENABLE . . . . . . . . E_CONST  ----- INT      -------  2
UART3_Mode_TypeDef . . . . . . . . . .  TYPEDEF ------- INT   -------     2
UART3_LIN_MODE_MASTER. . . . . . . . . E_CONST  ----- INT      -------  2
UART3_LIN_MODE_SLAVE . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_LinMode_TypeDef. . . . . . . . .  TYPEDEF ------- INT   -------     2
UART3_LIN_AUTOSYNC_DISABLE . . . . . . E_CONST  ----- INT      -------  2
UART3_LIN_AUTOSYNC_ENABLE. . . . . . . E_CONST  ----- INT      -------  2
UART3_LinAutosync_TypeDef. . . . . . .  TYPEDEF ------- INT   -------     2
UART3_LIN_DIVUP_LBRR1. . . . . . . . . E_CONST  ----- INT      -------  2
UART3_LIN_DIVUP_NEXTRXNE . . . . . . . E_CONST  ----- INT      -------  2
UART3_LinDivUp_TypeDef . . . . . . . .  TYPEDEF ------- INT   -------     2
UART3_FLAG_TXE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_FLAG_TC. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_FLAG_RXNE. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_FLAG_IDLE. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_FLAG_OR_LHE. . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_FLAG_NF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_FLAG_FE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_FLAG_PE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_FLAG_SBK . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_FLAG_LBDF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_FLAG_LHDF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_FLAG_LSF . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_Flag_TypeDef . . . . . . . . . .  TYPEDEF ------- INT   -------     2
UART3_IT_TXE . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_IT_TC. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_IT_RXNE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_IT_IDLE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_IT_OR. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_IT_PE. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_IT_LBDF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_IT_LHDF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_IT_RXNE_OR . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART3_IT_TypeDef . . . . . . . . . . .  TYPEDEF ------- INT   -------     2
UART3_DeInit . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_Init . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_Cmd. . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_ITConfig . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_LINBreakDetectionConfig. . . . .  EXTERN  CODE    PROC    ------- -----
UART3_LINConfig. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_LINCmd . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_ReceiverWakeUpCmd. . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_WakeUpConfig . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_ReceiveData8 . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_ReceiveData9 . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_SendData8. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_SendData9. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_SendBreak. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_SetAddress . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_GetFlagStatus. . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_ClearFlag. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_GetITStatus. . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
UART3_ClearITPendingBit. . . . . . . .  EXTERN  CODE    PROC    ------- -----
assert_failed. . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_fctptr_t. . . . . . . . . . . . . . .  TYPEDEF ------- PTR     -------     2
_halt_ . . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_jmp_. . . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_nop_. . . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_rim_. . . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_sim_. . . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_trap_ . . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_wfe_. . . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_wfi_. . . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_getCC_. . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_setCC_. . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_getSP_. . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_setSP_. . . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_swapbyte_ . . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
_swapnibble_ . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62DRV_STANDBYMODE_V1. . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_STANDBYMODE_VBAT. . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_StandbyModeType . . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_OUT1_MODE_PWM1. . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_OUT1_MODE_TIMER1. . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_Out1ModeType. . . . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_OUT2_MODE_PWM2. . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_OUT2_MODE_TIMER2. . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_Out2ModeType. . . . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_OUT3_MODE_FSO . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_OUT3_MODE_PWM3. . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_Out3ModeType. . . . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_OUT4_MODE_OFF . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_OUT4_MODE_ON. . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_OUT4_MODE_PWM4. . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_OUT4_MODE_TIMER2. . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_Out4ModeType. . . . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_OUTHS_MODE_OFF. . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_OUTHS_MODE_TIMER1 . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_OUTHS_MODE_PWM4 . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_OUTHS_MODE_TIMER2 . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_OUTHS_MODE_PWM3 . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_OUTHS_MODE_ON . . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_OutHSModeType . . . . . . .  TYPEDEF ------- INT   -------     2
RELAYOUTPUT_OFF_OFF. . . . . . . . . . E_CONST  ----- INT      -------  2
RELAYOUTPUT_ON_OFF . . . . . . . . . . E_CONST  ----- INT      -------  2
RELAYOUTPUT_OFF_ON . . . . . . . . . . E_CONST  ----- INT      -------  2
RELAYOUTPUT_ON_ON. . . . . . . . . . . E_CONST  ----- INT      -------  2
RELAYOUTPUT_OFF_X. . . . . . . . . . . E_CONST  ----- INT      -------  2
RELAYOUTPUT_ON_X . . . . . . . . . . . E_CONST  ----- INT      -------  2
RELAYOUTPUT_X_OFF. . . . . . . . . . . E_CONST  ----- INT      -------  2
RELAYOUTPUT_X_ON . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_RelayOutputType . . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_VOLTAGE_REG2_OFF. . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_VOLTAGE_REG2_ON_ACTIVE. . . E_CONST  ----- INT      -------  2
L99PM62DRV_VOLTAGE_REG2_ON_V1. . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_VOLTAGE_REG2_ON . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_VoltageReg2ModeType . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_TIMER1PERIOD_1. . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_TIMER1PERIOD_2. . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_TIMER1PERIOD_3. . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_TIMER1PERIOD_4. . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_Timer1PeriodType. . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_TIMER1ONTIME_10 . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_TIMER1ONTIME_20 . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_Timer1ONTimeType. . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_TIMER2PERIOD_10 . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_TIMER2PERIOD_20 . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_TIMER2PERIOD_50 . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_TIMER2PERIOD_200. . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_Timer2PeriodType. . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_TIMER2ONTIME_01 . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_TIMER2ONTIME_1. . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_Timer2ONTimeType. . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_WU_INPUT_MODE_CUR_SINK. . . E_CONST  ----- INT      -------  2
L99PM62DRV_WU_INPUT_MODE_CUR_SOURCE. . E_CONST  ----- INT      -------  2
L99PM62drv_WUInputModeType . . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_IN_FILTER_64. . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_IN_FILTER_80_TIMER2 . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_IN_FILTER_800_TIMER2. . . . E_CONST  ----- INT      -------  2
L99PM62DRV_IN_FILTER_800_TIMER1. . . . E_CONST  ----- INT      -------  2
L99PM62drv_InputFilterModeType . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_RESET_THRESHOLD_4600. . . . E_CONST  ----- INT      -------  2
L99PM62DRV_RESET_THRESHOLD_4350. . . . E_CONST  ----- INT      -------  2
L99PM62DRV_RESET_THRESHOLD_4100. . . . E_CONST  ----- INT      -------  2
L99PM62DRV_RESET_THRESHOLD_3800. . . . E_CONST  ----- INT      -------  2
L99PM62drv_ResetThresholdLevelType . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_DISABLE . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_ENABLE. . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_EnableType. . . . . . . . .  TYPEDEF ------- INT   -------     2
L99PM62drv_RegType . . . . . . . . . .  TYPEDEF ------- U_CHAR  -------     2
L99PM62DRV_CR1 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_CR2 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_CR3 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_CR4 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_CR5 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_CR6 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_SR1 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_SR2 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_SR3 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_CFR . . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_RegIDType . . . . . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_PWMFREQU_100HZ. . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_PWMFREQU_200HZ. . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_PWMFrequType. . . . . . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_CYCLIC_WAKEUP_TIMER2. . . . E_CONST  ----- INT      -------  2
L99PM62DRV_CYCLIC_WAKEUP_TIMER1. . . . E_CONST  ----- INT      -------  2
L99PM62drv_CyclicWakeUpTimerType . . .  TYPEDEF ------- INT   -------     2
L99PM62DRV_WDC_TRIG_10 . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_WDC_TRIG_50 . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_WDC_TRIG_100. . . . . . . . E_CONST  ----- INT      -------  2
L99PM62DRV_WDC_TRIG_200. . . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_WDTimingType. . . . . . . .  TYPEDEF ------- INT   -------     2
L99PM62drv_ReportError . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_Init. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_WdgTrigger. . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetStandbyMode. . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetOut1Mode . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetOut2Mode . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetOut3Mode . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetOut4Mode . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetOutHSMode. . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetOutHSAutorecovery. . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetRelayOutput. . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetVoltageReg2Mode. . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetTimer1 . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetTimer2 . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetWUInputMode. . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_EnableWakeupSource. . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetResetThresholdLevel. . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetInputFilterMode. . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_LinSetup. . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetVsLockoutMode. . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetRelayShutdownMode. . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetVReg1CurrentMonitorMode.  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetPWMFrequ . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetPWMDutyCycle . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetWDTiming . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetCyclicWakeUp . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_EnableBusWakeUp . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetCanStandbyMode . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_GetGlobalStatusRegister . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_ReadStatus. . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_ReadClearStatus . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_ReadControl . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_GetControl. . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_WriteControl. . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_ClearStatusRegisters. . . .  EXTERN  CODE    PROC    ------- -----
ST_SPI_Send_16 . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetCanLoopBackMode. . . . .  EXTERN  CODE    PROC    ------- -----
L99PM62drv_SetCanPatternWakeUp . . . .  EXTERN  CODE    PROC    ------- -----
CtrlReg1 . . . . . . . . . . . . . . .  STATIC  DATA    ARRAY   000000H     2
CtrlReg1_old . . . . . . . . . . . . .  STATIC  DATA    ARRAY   000002H     2
CtrlReg2 . . . . . . . . . . . . . . .  STATIC  DATA    ARRAY   000004H     2
CtrlReg2_old . . . . . . . . . . . . .  STATIC  DATA    ARRAY   000006H     2
CtrlReg3 . . . . . . . . . . . . . . .  STATIC  DATA    ARRAY   000008H     2
CtrlReg3_old . . . . . . . . . . . . .  STATIC  DATA    ARRAY   00000AH     2
CtrlReg4 . . . . . . . . . . . . . . .  STATIC  DATA    ARRAY   00000CH     2
CtrlReg4_old . . . . . . . . . . . . .  STATIC  DATA    ARRAY   00000EH     2
CtrlReg5 . . . . . . . . . . . . . . .  STATIC  DATA    ARRAY   000010H     2
CtrlReg5_old . . . . . . . . . . . . .  STATIC  DATA    ARRAY   000012H     2
CtrlReg6 . . . . . . . . . . . . . . .  STATIC  DATA    ARRAY   000014H     2
CtrlReg6_old . . . . . . . . . . . . .  STATIC  DATA    ARRAY   000016H     2
StatReg1 . . . . . . . . . . . . . . .  STATIC  DATA    ARRAY   000018H     2
StatReg2 . . . . . . . . . . . . . . .  STATIC  DATA    ARRAY   00001AH     2
StatReg3 . . . . . . . . . . . . . . .  STATIC  DATA    ARRAY   00001CH     2
ConfigReg. . . . . . . . . . . . . . .  STATIC  DATA    ARRAY   00001EH     2
ConfigReg_old. . . . . . . . . . . . .  STATIC  DATA    ARRAY   000020H     2
GlobalStatusRegister . . . . . . . . .  STATIC  DATA    U_CHAR  000022H     1
InitFlag . . . . . . . . . . . . . . .  STATIC  DATA    U_CHAR  000023H     1
count. . . . . . . . . . . . . . . . .  PUBLIC  DATA    U_CHAR  000024H     1
ErrorState . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
StartupCompleted . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_ReportError . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 ServiceId?272 . . . . . . . . . . . .  PARAM   PAGE0   U_CHAR  000000H     1
 ErrorId?273 . . . . . . . . . . . . .  PARAM   AUTO    U_CHAR  000002H     1
  i?276. . . . . . . . . . . . . . . .  PUBLIC  AUTO    U_CHAR  000000H     1
L99PM62drv_Init. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
  i?276. . . . . . . . . . . . . . . .  PUBLIC  AUTO    U_CHAR  000000H     1
L99PM62drv_WdgTrigger. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
L99PM62drv_SetStandbyMode. . . . . . .  PUBLIC  CODE    PROC    ------- -----
 mode?279. . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
L99PM62drv_SetOut1Mode . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 mode?280. . . . . . . . . . . . . . .  PARAM   PAGE0   ENUM    000000H     2
L99PM62drv_SetOut2Mode . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 mode?281. . . . . . . . . . . . . . .  PARAM   PAGE0   ENUM    000000H     2
L99PM62drv_SetOut3Mode . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 mode?282. . . . . . . . . . . . . . .  PARAM   PAGE0   ENUM    000000H     2
  tmp?284. . . . . . . . . . . . . . .  PUBLIC  AUTO    BASE    000000H     1
L99PM62drv_SetOut4Mode . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 mode?283. . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000001H     2
  tmp?284. . . . . . . . . . . . . . .  PUBLIC  AUTO    BASE    000000H     1
  tmp?286. . . . . . . . . . . . . . .  PUBLIC  AUTO    BASE    000000H     1
L99PM62drv_SetOutHSMode. . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 mode?285. . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000001H     2
  tmp?286. . . . . . . . . . . . . . .  PUBLIC  AUTO    BASE    000000H     1
L99PM62drv_SetOutHSAutorecovery. . . .  PUBLIC  CODE    PROC    ------- -----
 autorecoveryMode?287. . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
L99PM62drv_SetRelayOutput. . . . . . .  PUBLIC  CODE    PROC    ------- -----
 value?288 . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
  tmp?290. . . . . . . . . . . . . . .  PUBLIC  AUTO    BASE    000000H     1
L99PM62drv_SetVoltageReg2Mode. . . . .  PUBLIC  CODE    PROC    ------- -----
 mode?289. . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000001H     2
  tmp?290. . . . . . . . . . . . . . .  PUBLIC  AUTO    BASE    000000H     1
  tmp?293. . . . . . . . . . . . . . .  PUBLIC  AUTO    BASE    000000H     1
L99PM62drv_SetTimer1 . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 period?291. . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000001H     2
 ontime?292. . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000005H     2
  tmp?293. . . . . . . . . . . . . . .  PUBLIC  AUTO    BASE    000000H     1
  tmp?296. . . . . . . . . . . . . . .  PUBLIC  AUTO    BASE    000000H     1
L99PM62drv_SetTimer2 . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 period?294. . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000001H     2
 ontime?295. . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000005H     2
  tmp?296. . . . . . . . . . . . . . .  PUBLIC  AUTO    BASE    000000H     1
L99PM62drv_SetWUInputMode. . . . . . .  PUBLIC  CODE    PROC    ------- -----
 mask?297. . . . . . . . . . . . . . .  PARAM   AUTO    U_CHAR  000000H     1
 mode?298. . . . . . . . . . . . . . .  PARAM   PAGE0   ENUM    000001H     2
L99PM62drv_EnableWakeupSource. . . . .  PUBLIC  CODE    PROC    ------- -----
 mask?299. . . . . . . . . . . . . . .  PARAM   AUTO    U_CHAR  000000H     1
 bitpattern?300. . . . . . . . . . . .  PARAM   AUTO    U_CHAR  000003H     1
L99PM62drv_SetResetThresholdLevel. . .  PUBLIC  CODE    PROC    ------- -----
 level?301 . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
  tmp?304. . . . . . . . . . . . . . .  PUBLIC  AUTO    BASE    000000H     1
L99PM62drv_SetInputFilterMode. . . . .  PUBLIC  CODE    PROC    ------- -----
 mask?302. . . . . . . . . . . . . . .  PARAM   AUTO    U_CHAR  000003H     1
 mode?303. . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000001H     2
  tmp?304. . . . . . . . . . . . . . .  PUBLIC  AUTO    BASE    000000H     1
L99PM62drv_LinSetup. . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 pullUpMode?305. . . . . . . . . . . .  PARAM   PAGE0   ENUM    000000H     2
 TxDToutMode?306 . . . . . . . . . . .  PARAM   AUTO    ENUM    000002H     2
L99PM62drv_SetVsLockoutMode. . . . . .  PUBLIC  CODE    PROC    ------- -----
 VsLockoutMode?307 . . . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
L99PM62drv_SetRelayShutdownMode. . . .  PUBLIC  CODE    PROC    ------- -----
 relayShutdownMode?308 . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
L99PM62drv_SetVReg1CurrentMonitorMode.  PUBLIC  CODE    PROC    ------- -----
 IcmpMode?309. . . . . . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
L99PM62drv_SetPWMFrequ . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 value?310 . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
  send5?313. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
  send6?314. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_SetPWMDutyCycle . . . . . .  PUBLIC  CODE    PROC    ------- -----
 mask?311. . . . . . . . . . . . . . .  PARAM   AUTO    U_CHAR  000004H     1
 dutyCycle?312 . . . . . . . . . . . .  PARAM   AUTO    U_CHAR  000007H     1
  send5?313. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
  send6?314. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
L99PM62drv_SetWDTiming . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 value?315 . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
 oldValue?316. . . . . . . . . . . . .  PARAM   AUTO    PTR     000004H     2
L99PM62drv_SetCyclicWakeUp . . . . . .  PUBLIC  CODE    PROC    ------- -----
 cyclicWakeMode?317. . . . . . . . . .  PARAM   PAGE0   ENUM    000000H     2
 timer?318 . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000002H     2
L99PM62drv_EnableBusWakeUp . . . . . .  PUBLIC  CODE    PROC    ------- -----
 LINWakeUp?319 . . . . . . . . . . . .  PARAM   PAGE0   ENUM    000000H     2
 CANWakeUp?320 . . . . . . . . . . . .  PARAM   AUTO    ENUM    000002H     2
L99PM62drv_SetCanStandbyMode . . . . .  PUBLIC  CODE    PROC    ------- -----
 CanSleep?321. . . . . . . . . . . . .  PARAM   PAGE0   ENUM    000000H     2
L99PM62drv_GetGlobalStatusRegister . .  PUBLIC  CODE    PROC    ------- -----
L99PM62drv_ReadStatus. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 regID?324 . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
 DataPtr?325 . . . . . . . . . . . . .  PARAM   AUTO    PTR     000004H     2
L99PM62drv_ReadClearStatus . . . . . .  PUBLIC  CODE    PROC    ------- -----
 regID?326 . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
 DataPtr?327 . . . . . . . . . . . . .  PARAM   AUTO    PTR     000004H     2
L99PM62drv_ReadControl . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 regID?328 . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
 DataPtr?329 . . . . . . . . . . . . .  PARAM   AUTO    PTR     000004H     2
L99PM62drv_GetControl. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 regID?330 . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000000H     2
 DataPtr?331 . . . . . . . . . . . . .  PARAM   AUTO    PTR     000004H     2
L99PM62drv_WriteControl. . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 regID?332 . . . . . . . . . . . . . .  PARAM   AUTO    ENUM    000001H     2
 DataPtr?333 . . . . . . . . . . . . .  PARAM   AUTO    PTR     000005H     2
L99PM62drv_ClearStatusRegisters. . . .  PUBLIC  CODE    PROC    ------- -----
  temp?340 . . . . . . . . . . . . . .  PUBLIC  AUTO    U_CHAR  000000H     1
ST_SPI_Send_16 . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 commandByte?336 . . . . . . . . . . .  PARAM   AUTO    U_CHAR  000003H     1
 dataIn?337. . . . . . . . . . . . . .  PARAM   AUTO    PTR     000001H     2
 globalStatus?338. . . . . . . . . . .  PARAM   AUTO    PTR     000006H     2
 dataOut?339 . . . . . . . . . . . . .  PARAM   AUTO    PTR     000008H     2
  temp?340 . . . . . . . . . . . . . .  PUBLIC  AUTO    U_CHAR  000000H     1
L99PM62drv_SetCanLoopBackMode. . . . .  PUBLIC  CODE    PROC    ------- -----
 CanLoop?341 . . . . . . . . . . . . .  PARAM   PAGE0   ENUM    000000H     2
L99PM62drv_SetCanPatternWakeUp . . . .  PUBLIC  CODE    PROC    ------- -----
 CanPattern?342. . . . . . . . . . . .  PARAM   PAGE0   ENUM    000000H     2
?BH. . . . . . . . . . . . . . . . . .  EXTERN  PAGE0   U_CHAR  ------- -----
?BL. . . . . . . . . . . . . . . . . .  EXTERN  PAGE0   U_CHAR  ------- -----
StartupCompleted . . . . . . . . . . . E_CONST  ----- INT      -------  2
SPI_SendData . . . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_GetFlagStatus. . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
SPI_ReceiveData. . . . . . . . . . . .  EXTERN  CODE    PROC    ------- -----
RCSTM8 COMPILER V2.44.12.199


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   4306    ----
   CONSTANT SIZE    =   ----    ----
   DATA SIZE        =     39    ----
   PAGE0 SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.

RCSTM8 COMPILATION COMPLETE.  0 WARNING,  0 ERROR
