INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_tx_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sim_1/new/uart_tx_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_v2_tb
