Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: TrafficLightController.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TrafficLightController.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TrafficLightController"
Output Format                      : NGC
Target Device                      : xc3s1500-4-fg676

---- Source Options
Top Module Name                    : TrafficLightController
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/PC/Desktop/Predmeti/II godina/AR2/semafor/clock_divider.vhd" in Library work.
Entity <Clock_Divider> compiled.
Entity <Clock_Divider> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/PC/Desktop/Predmeti/II godina/AR2/semafor/semafor.vhd" in Library work.
Entity <trafficlightcontroller> compiled.
Entity <trafficlightcontroller> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TrafficLightController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Clock_Divider> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TrafficLightController> in library <work> (Architecture <behavioral>).
Entity <TrafficLightController> analyzed. Unit <TrafficLightController> generated.

Analyzing Entity <Clock_Divider> in library <work> (Architecture <Behavioral>).
Entity <Clock_Divider> analyzed. Unit <Clock_Divider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Clock_Divider>.
    Related source file is "C:/Users/PC/Desktop/Predmeti/II godina/AR2/semafor/clock_divider.vhd".
    Found 32-bit up counter for signal <counter>.
    Found 1-bit register for signal <slow_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Clock_Divider> synthesized.


Synthesizing Unit <TrafficLightController>.
    Related source file is "C:/Users/PC/Desktop/Predmeti/II godina/AR2/semafor/semafor.vhd".
WARNING:Xst:646 - Signal <slow_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | maintenance               (negative)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <maintenance>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <Ga>.
    Found 1-bit register for signal <Ya>.
    Found 1-bit register for signal <Gb>.
    Found 1-bit register for signal <Yb>.
    Found 1-bit register for signal <Gw>.
    Found 1-bit register for signal <Ra_int>.
    Found 1-bit register for signal <Rb_int>.
    Found 1-bit register for signal <Rw_int>.
    Found 32-bit register for signal <timer>.
    Found 32-bit 4-to-1 multiplexer for signal <timer$mux0004>.
    Found 32-bit adder for signal <timer$share0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <TrafficLightController> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 10
 1-bit register                                        : 9
 32-bit register                                       : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 011
 s3    | 010
 s4    | 110
 s5    | 111
-------------------
WARNING:Xst:1290 - Hierarchical block <clock_divider_inst> is unconnected in block <TrafficLightController>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block maintenance.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 41
 Flip-Flops                                            : 41
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch maintenance hinder the constant cleaning in the block TrafficLightController.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <clock_divider_inst/slow_clk> of sequential type is unconnected in block <TrafficLightController>.

Optimizing unit <TrafficLightController> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TrafficLightController, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TrafficLightController.ngr
Top Level Output File Name         : TrafficLightController
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 179
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 31
#      LUT2                        : 38
#      LUT2_L                      : 1
#      LUT3                        : 3
#      LUT3_L                      : 1
#      LUT4                        : 21
#      LUT4_D                      : 3
#      MUXCY                       : 39
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 44
#      FDC                         : 32
#      FDCE                        : 3
#      FDE                         : 8
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg676-4 

 Number of Slices:                       54  out of  13312     0%  
 Number of Slice Flip Flops:             44  out of  26624     0%  
 Number of 4 input LUTs:                102  out of  26624     0%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    487     2%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 43    |
rst                                | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.193ns (Maximum Frequency: 98.107MHz)
   Minimum input arrival time before clock: 5.121ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.193ns (frequency: 98.107MHz)
  Total number of paths / destination ports: 5428 / 43
-------------------------------------------------------------------------
Delay:               10.193ns (Levels of Logic = 12)
  Source:            timer_22 (FF)
  Destination:       timer_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timer_22 to timer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  timer_22 (timer_22)
     LUT4:I0->O            1   0.551   0.000  state_cmp_eq00001_wg_lut<1> (state_cmp_eq00001_wg_lut<1>)
     MUXCY:S->O            1   0.500   0.000  state_cmp_eq00001_wg_cy<1> (state_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq00001_wg_cy<2> (state_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq00001_wg_cy<3> (state_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq00001_wg_cy<4> (state_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq00001_wg_cy<5> (state_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq00001_wg_cy<6> (state_cmp_eq00001_wg_cy<6>)
     MUXCY:CI->O           5   0.303   0.947  state_cmp_eq00001_wg_cy<7> (N11)
     LUT4:I3->O            4   0.551   0.943  state_cmp_eq00031 (state_cmp_eq0003)
     LUT4:I3->O            2   0.551   0.903  Mmux_timer_mux000411015 (Mmux_timer_mux000411015)
     LUT4_D:I3->O         15   0.551   1.383  Mmux_timer_mux000411068 (N02)
     LUT2:I1->O            1   0.551   0.000  Mmux_timer_mux0004221 (timer_mux0004<29>)
     FDC:D                     0.203          timer_2
    ----------------------------------------
    Total                     10.193ns (4.801ns logic, 5.392ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.121ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Ga (FF)
  Destination Clock: clk rising

  Data Path: rst to Ga
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   0.821   2.226  rst_IBUF (rst_IBUF1)
     LUT2:I0->O            5   0.551   0.921  Ga_and00001 (Ga_not0001_inv)
     FDE:CE                    0.602          Ga
    ----------------------------------------
    Total                      5.121ns (1.974ns logic, 3.147ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            Rw_int (FF)
  Destination:       Rw (PAD)
  Source Clock:      clk rising

  Data Path: Rw_int to Rw
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.720   0.907  Rw_int (Rw_int)
     OBUF:I->O                 5.644          Rw_OBUF (Rw)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.32 secs
 
--> 

Total memory usage is 4514380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

