# TCL File Generated by Component Editor 24.1
# Mon Sep 02 18:56:19 IST 2024
# DO NOT MODIFY


# 
# avst_axist_bridge "avst_axist_bridge" v1.4
#  2024.09.02.18:56:19
# 
# 

# 
# request TCL package from ACDS 24.1
# 
package require -exact qsys 24.1


# 
# module avst_axist_bridge
# 
set_module_property DESCRIPTION ""
set_module_property NAME avst_axist_bridge
set_module_property VERSION 1.4
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME avst_axist_bridge
set_module_property DATASHEET_URL false
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL ftile_ghrd_avst_axist_bridge
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file ftile_ghrd_avst_axist_bridge.sv SYSTEM_VERILOG PATH ftile_ghrd_avst_axist_bridge.sv TOP_LEVEL_FILE
add_fileset_file avst_to_axist_rx_mac_seg_if_v2.sv SYSTEM_VERILOG PATH avst_to_axist_rx_mac_seg_if_v2.sv
add_fileset_file axist_to_avst_bridge_v2.sv SYSTEM_VERILOG PATH axist_to_avst_bridge_v2.sv
add_fileset_file axist_to_avst_tx_mac_seg_if_v2.sv SYSTEM_VERILOG PATH axist_to_avst_tx_mac_seg_if_v2.sv
add_fileset_file keep2empty_v2.sv SYSTEM_VERILOG PATH keep2empty_v2.sv
add_fileset_file hssi_ss_delay_reg_v2.v VERILOG PATH hssi_ss_delay_reg_v2.v

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL ftile_ghrd_avst_axist_bridge
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file ftile_ghrd_avst_axist_bridge.sv SYSTEM_VERILOG PATH ftile_ghrd_avst_axist_bridge.sv
add_fileset_file avst_to_axist_rx_mac_seg_if_v2.sv SYSTEM_VERILOG PATH avst_to_axist_rx_mac_seg_if_v2.sv
add_fileset_file axist_to_avst_bridge_v2.sv SYSTEM_VERILOG PATH axist_to_avst_bridge_v2.sv
add_fileset_file axist_to_avst_tx_mac_seg_if_v2.sv SYSTEM_VERILOG PATH axist_to_avst_tx_mac_seg_if_v2.sv
add_fileset_file keep2empty_v2.sv SYSTEM_VERILOG PATH keep2empty_v2.sv
add_fileset_file hssi_ss_delay_reg_v2.v VERILOG PATH hssi_ss_delay_reg_v2.v


# 
# documentation links
# 
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/hssi_1588_pp/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_v4/IN-PhippsPeak_FPGA/src/ip/custom/axist_to_avst_bridge/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_v1/IN-PhippsPeak_FPGA/src/ip/custom/axist_to_avst_bridge/false


# 
# parameters
# 
add_parameter DATA_WIDTH INTEGER 64
set_parameter_property DATA_WIDTH DEFAULT_VALUE 64
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH AFFECTS_GENERATION false
set_parameter_property DATA_WIDTH HDL_PARAMETER true
set_parameter_property DATA_WIDTH EXPORT true
add_parameter NUM_CHANNELS INTEGER 1
set_parameter_property NUM_CHANNELS DEFAULT_VALUE 1
set_parameter_property NUM_CHANNELS DISPLAY_NAME NUM_CHANNELS
set_parameter_property NUM_CHANNELS UNITS None
set_parameter_property NUM_CHANNELS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_CHANNELS AFFECTS_GENERATION false
set_parameter_property NUM_CHANNELS HDL_PARAMETER true
set_parameter_property NUM_CHANNELS EXPORT true
add_parameter NO_OF_BYTES INTEGER 8
set_parameter_property NO_OF_BYTES DEFAULT_VALUE 8
set_parameter_property NO_OF_BYTES DISPLAY_NAME NO_OF_BYTES
set_parameter_property NO_OF_BYTES UNITS None
set_parameter_property NO_OF_BYTES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NO_OF_BYTES AFFECTS_GENERATION false
set_parameter_property NO_OF_BYTES HDL_PARAMETER true
set_parameter_property NO_OF_BYTES EXPORT true
add_parameter EMPTY_BITS INTEGER 3
set_parameter_property EMPTY_BITS DEFAULT_VALUE 3
set_parameter_property EMPTY_BITS DISPLAY_NAME EMPTY_BITS
set_parameter_property EMPTY_BITS UNITS None
set_parameter_property EMPTY_BITS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property EMPTY_BITS AFFECTS_GENERATION false
set_parameter_property EMPTY_BITS HDL_PARAMETER true
set_parameter_property EMPTY_BITS EXPORT true
add_parameter Tiles STRING F ""
set_parameter_property Tiles DEFAULT_VALUE F
set_parameter_property Tiles DISPLAY_NAME Tiles
set_parameter_property Tiles UNITS None
set_parameter_property Tiles DESCRIPTION ""
set_parameter_property Tiles AFFECTS_GENERATION false
set_parameter_property Tiles HDL_PARAMETER true
set_parameter_property Tiles EXPORT true
add_parameter SIM_EMULATE INTEGER 1
set_parameter_property SIM_EMULATE DEFAULT_VALUE 1
set_parameter_property SIM_EMULATE DISPLAY_NAME SIM_EMULATE
set_parameter_property SIM_EMULATE UNITS None
set_parameter_property SIM_EMULATE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property SIM_EMULATE AFFECTS_GENERATION false
set_parameter_property SIM_EMULATE HDL_PARAMETER true
set_parameter_property SIM_EMULATE EXPORT true


# 
# display items
# 


# 
# connection point i_tx_clk
# 
add_interface i_tx_clk clock end
set_interface_property i_tx_clk ENABLED true
set_interface_property i_tx_clk EXPORT_OF ""
set_interface_property i_tx_clk PORT_NAME_MAP ""
set_interface_property i_tx_clk CMSIS_SVD_VARIABLES ""
set_interface_property i_tx_clk SVD_ADDRESS_GROUP ""
set_interface_property i_tx_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_tx_clk SV_INTERFACE_TYPE ""
set_interface_property i_tx_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_tx_clk i_tx_clk clk Input 1


# 
# connection point i_rx_clk
# 
add_interface i_rx_clk clock end
set_interface_property i_rx_clk ENABLED true
set_interface_property i_rx_clk EXPORT_OF ""
set_interface_property i_rx_clk PORT_NAME_MAP ""
set_interface_property i_rx_clk CMSIS_SVD_VARIABLES ""
set_interface_property i_rx_clk SVD_ADDRESS_GROUP ""
set_interface_property i_rx_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_rx_clk SV_INTERFACE_TYPE ""
set_interface_property i_rx_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_rx_clk i_rx_clk clk Input 1


# 
# connection point i_tx_rst_n
# 
add_interface i_tx_rst_n reset end
set_interface_property i_tx_rst_n associatedClock i_tx_clk
set_interface_property i_tx_rst_n synchronousEdges DEASSERT
set_interface_property i_tx_rst_n ENABLED true
set_interface_property i_tx_rst_n EXPORT_OF ""
set_interface_property i_tx_rst_n PORT_NAME_MAP ""
set_interface_property i_tx_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property i_tx_rst_n SVD_ADDRESS_GROUP ""
set_interface_property i_tx_rst_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_tx_rst_n SV_INTERFACE_TYPE ""
set_interface_property i_tx_rst_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_tx_rst_n i_tx_rst_n reset_n Input 1


# 
# connection point i_rx_rst_n
# 
add_interface i_rx_rst_n reset end
set_interface_property i_rx_rst_n associatedClock i_rx_clk
set_interface_property i_rx_rst_n synchronousEdges DEASSERT
set_interface_property i_rx_rst_n ENABLED true
set_interface_property i_rx_rst_n EXPORT_OF ""
set_interface_property i_rx_rst_n PORT_NAME_MAP ""
set_interface_property i_rx_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property i_rx_rst_n SVD_ADDRESS_GROUP ""
set_interface_property i_rx_rst_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_rx_rst_n SV_INTERFACE_TYPE ""
set_interface_property i_rx_rst_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_rx_rst_n i_rx_rst_n reset_n Input 1


# 
# connection point avst_tx_if
# 
add_interface avst_tx_if avalon_streaming end
set_interface_property avst_tx_if associatedClock i_tx_clk
set_interface_property avst_tx_if associatedReset i_tx_rst_n
set_interface_property avst_tx_if dataBitsPerSymbol 8
set_interface_property avst_tx_if errorDescriptor ""
set_interface_property avst_tx_if firstSymbolInHighOrderBits true
set_interface_property avst_tx_if maxChannel 0
set_interface_property avst_tx_if readyAllowance 0
set_interface_property avst_tx_if readyLatency 0
set_interface_property avst_tx_if ENABLED true
set_interface_property avst_tx_if EXPORT_OF ""
set_interface_property avst_tx_if PORT_NAME_MAP ""
set_interface_property avst_tx_if CMSIS_SVD_VARIABLES ""
set_interface_property avst_tx_if SVD_ADDRESS_GROUP ""
set_interface_property avst_tx_if IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_tx_if SV_INTERFACE_TYPE ""
set_interface_property avst_tx_if SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_tx_if o_av_st_tx_ready ready Output 1
add_interface_port avst_tx_if i_av_st_tx_valid valid Input 1
add_interface_port avst_tx_if i_av_st_tx_data data Input "((DATA_WIDTH - 1)) - (0) + 1"
add_interface_port avst_tx_if i_av_st_tx_startofpacket startofpacket Input 1
add_interface_port avst_tx_if i_av_st_tx_endofpacket endofpacket Input 1
add_interface_port avst_tx_if i_av_st_tx_empty empty Input "((EMPTY_BITS - 1)) - (0) + 1"
add_interface_port avst_tx_if i_av_st_tx_error error Input 1


# 
# connection point avst_tx_ptp
# 
add_interface avst_tx_ptp conduit end
set_interface_property avst_tx_ptp associatedClock i_tx_clk
set_interface_property avst_tx_ptp associatedReset i_tx_rst_n
set_interface_property avst_tx_ptp ENABLED true
set_interface_property avst_tx_ptp EXPORT_OF ""
set_interface_property avst_tx_ptp PORT_NAME_MAP ""
set_interface_property avst_tx_ptp CMSIS_SVD_VARIABLES ""
set_interface_property avst_tx_ptp SVD_ADDRESS_GROUP ""
set_interface_property avst_tx_ptp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_tx_ptp SV_INTERFACE_TYPE ""
set_interface_property avst_tx_ptp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_tx_ptp i_av_st_tx_skip_crc i_av_st_tx_skip_crc Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_valid i_av_st_tx_ptp_ts_valid Input 2
add_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_req i_av_st_tx_ptp_ts_req Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_ins_ets i_av_st_tx_ptp_ins_ets Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_fp i_av_st_tx_ptp_fp Input 32
add_interface_port avst_tx_ptp i_av_st_tx_ptp_ins_cf i_av_st_tx_ptp_ins_cf Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_tx_its i_av_st_tx_ptp_tx_its Input 96
add_interface_port avst_tx_ptp i_av_st_tx_ptp_asym_p2p_idx i_av_st_tx_ptp_asym_p2p_idx Input 7
add_interface_port avst_tx_ptp i_av_st_tx_ptp_asym_sign i_av_st_tx_ptp_asym_sign Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_asym i_av_st_tx_ptp_asym Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_p2p i_av_st_tx_ptp_p2p Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_format i_av_st_tx_ptp_ts_format Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_update_eb i_av_st_tx_ptp_update_eb Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_zero_csum i_av_st_tx_ptp_zero_csum Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_eb_offset i_av_st_tx_ptp_eb_offset Input 16
add_interface_port avst_tx_ptp i_av_st_tx_ptp_csum_offset i_av_st_tx_ptp_csum_offset Input 16
add_interface_port avst_tx_ptp i_av_st_tx_ptp_cf_offset i_av_st_tx_ptp_cf_offset Input 16
add_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_offset i_av_st_tx_ptp_ts_offset Input 16


# 
# connection point axit_tx_if
# 
add_interface axit_tx_if axi4stream start
set_interface_property axit_tx_if associatedClock i_tx_clk
set_interface_property axit_tx_if associatedReset i_tx_rst_n
set_interface_property axit_tx_if ENABLED true
set_interface_property axit_tx_if EXPORT_OF ""
set_interface_property axit_tx_if PORT_NAME_MAP ""
set_interface_property axit_tx_if CMSIS_SVD_VARIABLES ""
set_interface_property axit_tx_if SVD_ADDRESS_GROUP ""
set_interface_property axit_tx_if IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property axit_tx_if SV_INTERFACE_TYPE ""
set_interface_property axit_tx_if SV_INTERFACE_MODPORT_TYPE ""

add_interface_port axit_tx_if i_axi_st_tx_tready tready Input 1
add_interface_port axit_tx_if o_axi_st_tx_tvalid tvalid Output 1
add_interface_port axit_tx_if o_axi_st_tx_tdata tdata Output "((DATA_WIDTH - 1)) - (0) + 1"
add_interface_port axit_tx_if o_axi_st_tx_tlast tlast Output 1
add_interface_port axit_tx_if o_axi_st_tx_tkeep tkeep Output "((NO_OF_BYTES - 1)) - (0) + 1"
add_interface_port axit_tx_if o_axi_st_tx_tuser_client tuser Output 2


# 
# connection point axist_tx_user
# 
add_interface axist_tx_user conduit end
set_interface_property axist_tx_user associatedClock i_tx_clk
set_interface_property axist_tx_user associatedReset i_tx_rst_n
set_interface_property axist_tx_user ENABLED true
set_interface_property axist_tx_user EXPORT_OF ""
set_interface_property axist_tx_user PORT_NAME_MAP ""
set_interface_property axist_tx_user CMSIS_SVD_VARIABLES ""
set_interface_property axist_tx_user SVD_ADDRESS_GROUP ""
set_interface_property axist_tx_user IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property axist_tx_user SV_INTERFACE_TYPE ""
set_interface_property axist_tx_user SV_INTERFACE_MODPORT_TYPE ""

add_interface_port axist_tx_user o_axi_st_tx_tuser_ptp o_axi_st_tx_tuser_ptp Output 94
add_interface_port axist_tx_user o_axi_st_tx_tuser_ptp_extended o_axi_st_tx_tuser_ptp_extended Output 328


# 
# connection point avst_rx_if
# 
add_interface avst_rx_if avalon_streaming start
set_interface_property avst_rx_if associatedClock i_rx_clk
set_interface_property avst_rx_if associatedReset i_rx_rst_n
set_interface_property avst_rx_if dataBitsPerSymbol 8
set_interface_property avst_rx_if errorDescriptor ""
set_interface_property avst_rx_if firstSymbolInHighOrderBits true
set_interface_property avst_rx_if maxChannel 0
set_interface_property avst_rx_if readyAllowance 0
set_interface_property avst_rx_if readyLatency 0
set_interface_property avst_rx_if ENABLED true
set_interface_property avst_rx_if EXPORT_OF ""
set_interface_property avst_rx_if PORT_NAME_MAP ""
set_interface_property avst_rx_if CMSIS_SVD_VARIABLES ""
set_interface_property avst_rx_if SVD_ADDRESS_GROUP ""
set_interface_property avst_rx_if IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_rx_if SV_INTERFACE_TYPE ""
set_interface_property avst_rx_if SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_rx_if o_av_st_rx_valid valid Output 1
add_interface_port avst_rx_if o_av_st_rx_data data Output "((DATA_WIDTH - 1)) - (0) + 1"
add_interface_port avst_rx_if o_av_st_rx_startofpacket startofpacket Output 1
add_interface_port avst_rx_if o_av_st_rx_endofpacket endofpacket Output 1
add_interface_port avst_rx_if o_av_st_rx_empty empty Output "((EMPTY_BITS - 1)) - (0) + 1"
add_interface_port avst_rx_if o_av_st_rx_error error Output 6


# 
# connection point avst_rx_ptp
# 
add_interface avst_rx_ptp conduit end
set_interface_property avst_rx_ptp associatedClock i_rx_clk
set_interface_property avst_rx_ptp associatedReset i_rx_rst_n
set_interface_property avst_rx_ptp ENABLED true
set_interface_property avst_rx_ptp EXPORT_OF ""
set_interface_property avst_rx_ptp PORT_NAME_MAP ""
set_interface_property avst_rx_ptp CMSIS_SVD_VARIABLES ""
set_interface_property avst_rx_ptp SVD_ADDRESS_GROUP ""
set_interface_property avst_rx_ptp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_rx_ptp SV_INTERFACE_TYPE ""
set_interface_property avst_rx_ptp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_rx_ptp o_av_st_rxstatus_data o_av_st_rxstatus_data Output 40
add_interface_port avst_rx_ptp o_av_st_rxstatus_valid o_av_st_rxstatus_valid Output 1
add_interface_port avst_rx_ptp o_av_st_ptp_rx_its o_av_st_ptp_rx_its Output 96


# 
# connection point axist_rx_if
# 
add_interface axist_rx_if axi4stream end
set_interface_property axist_rx_if associatedClock i_rx_clk
set_interface_property axist_rx_if associatedReset i_rx_rst_n
set_interface_property axist_rx_if ENABLED true
set_interface_property axist_rx_if EXPORT_OF ""
set_interface_property axist_rx_if PORT_NAME_MAP ""
set_interface_property axist_rx_if CMSIS_SVD_VARIABLES ""
set_interface_property axist_rx_if SVD_ADDRESS_GROUP ""
set_interface_property axist_rx_if IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property axist_rx_if SV_INTERFACE_TYPE ""
set_interface_property axist_rx_if SV_INTERFACE_MODPORT_TYPE ""

add_interface_port axist_rx_if i_axi_st_rx_tvalid tvalid Input 1
add_interface_port axist_rx_if i_axi_st_rx_tdata tdata Input "((DATA_WIDTH - 1)) - (0) + 1"
add_interface_port axist_rx_if i_axi_st_rx_tlast tlast Input 1
add_interface_port axist_rx_if i_axi_st_rx_tkeep tkeep Input "((NO_OF_BYTES - 1)) - (0) + 1"
add_interface_port axist_rx_if i_axi_st_rx_tuser_client tuser Input 7


# 
# connection point axist_rx_user
# 
add_interface axist_rx_user conduit end
set_interface_property axist_rx_user associatedClock i_rx_clk
set_interface_property axist_rx_user associatedReset i_rx_rst_n
set_interface_property axist_rx_user ENABLED true
set_interface_property axist_rx_user EXPORT_OF ""
set_interface_property axist_rx_user PORT_NAME_MAP ""
set_interface_property axist_rx_user CMSIS_SVD_VARIABLES ""
set_interface_property axist_rx_user SVD_ADDRESS_GROUP ""
set_interface_property axist_rx_user IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property axist_rx_user SV_INTERFACE_TYPE ""
set_interface_property axist_rx_user SV_INTERFACE_MODPORT_TYPE ""

add_interface_port axist_rx_user i_axi_st_rx_tuser_sts i_axi_st_rx_tuser_sts Input 5
add_interface_port axist_rx_user i_axi_st_rx_tuser_sts_extended i_axi_st_rx_tuser_sts_extended Input 32
add_interface_port axist_rx_user i_axi_st_rx_ingrts0_tdata i_axi_st_rx_ingrts0_tdata Input 96
add_interface_port axist_rx_user i_axi_st_rx_ingrts0_tvalid i_axi_st_rx_ingrts0_tvalid Input 1

