INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Documents/LNP/Logica_networks_project.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Documents/LNP/Logica_networks_project.srcs/sim_1/new/tb_temp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
