"""Phase 6b: emit_bank smoke. Build a synthetic 2-entry bank cfg,
emit the bank source, and assert structural properties."""
from _helpers import make_lorom_bank0  # noqa: E402

from v2.emit_bank import emit_bank, BankEntry  # noqa: E402


def test_two_entry_bank_emits_both_functions():
    """Bank cfg with two entries: a 'init' (LDA, STA, RTS) and a 'tick'
    (NOP, RTS). Emitted bank source must contain both as separate
    void function definitions."""
    rom = make_lorom_bank0({
        0x8000: bytes([0xA9, 0x05, 0x85, 0x00, 0x60]),  # init
        0x8010: bytes([0xEA, 0x60]),                    # tick
    })
    src = emit_bank(rom, bank=0, entries=[
        BankEntry(name="init",  start=0x8000, end=0x8005),
        BankEntry(name="tick",  start=0x8010, end=0x8012),
    ])

    assert "void init(CpuState *cpu)" in src
    assert "void tick(CpuState *cpu)" in src
    # Header was emitted.
    assert "#include \"cpu_state.h\"" in src
    assert "#include \"funcs.h\"" in src


def test_default_func_name_when_none_specified():
    """BankEntry.name = None → emit_function uses bank_BB_AAAA naming.

    Post-RecompReturn ABI (2026-05-02) the primary function signature is
    `RecompReturn ...(CpuState *cpu)` with a variant suffix
    (`_M{m}X{x}`). The plain `void`-typed shim is only emitted for cfg-
    named entries (so external callers can invoke without picking a
    variant); auto-named entries skip the shim.
    """
    rom = make_lorom_bank0({
        0x8000: bytes([0x60]),  # RTS
    })
    src = emit_bank(rom, bank=0x01, entries=[
        BankEntry(name=None, start=0x8000),
    ])
    assert "RecompReturn bank_01_8000_M1X1(CpuState *cpu)" in src


def test_emitted_bank_is_brace_balanced():
    rom = make_lorom_bank0({
        0x8000: bytes([0xA9, 0x05, 0x85, 0x00, 0x60]),
        0x8010: bytes([0xEA, 0x60]),
    })
    src = emit_bank(rom, bank=0, entries=[
        BankEntry(name="a", start=0x8000),
        BankEntry(name="b", start=0x8010),
    ])
    assert src.count("{") == src.count("}"), (
        f"unbalanced braces: {{ x{src.count('{')} vs }} x{src.count('}')}"
    )


def test_entry_order_is_preserved():
    """Entries appear in the same order as supplied."""
    rom = make_lorom_bank0({
        0x8000: bytes([0x60]),
        0x8010: bytes([0x60]),
        0x8020: bytes([0x60]),
    })
    src = emit_bank(rom, bank=0, entries=[
        BankEntry(name="first",  start=0x8000),
        BankEntry(name="second", start=0x8010),
        BankEntry(name="third",  start=0x8020),
    ])
    pos_first = src.find("void first")
    pos_second = src.find("void second")
    pos_third = src.find("void third")
    assert -1 < pos_first < pos_second < pos_third


def test_overlapping_entry_inside_range_remains_local_branch():
    """A named entry inside another entry's explicit range is a shared body.

    The outer entry's branch to that shared entry must decode as a local
    label/goto. Treating it as a sibling tail-call splits one guest stack
    frame across generated functions.
    """
    rom = make_lorom_bank0({
        0x8000: bytes([0x80, 0x03]),  # BRA $8005
        0x8005: bytes([0xEA, 0x60]),  # shared body: NOP; RTS
    })
    src = emit_bank(rom, bank=0, entries=[
        BankEntry(name="wrapper", start=0x8000, end=0x8007),
        BankEntry(name="shared", start=0x8005, end=0x8007),
    ])

    assert "RecompReturn wrapper_M1X1(CpuState *cpu)" in src
    assert "L_8005_M1X1:" in src
    assert "goto L_8005_M1X1;" in src
    assert "cpu_trace_unresolved_goto_trap" not in src


def test_arbitrary_typed_aot_boundaries_use_declared_logical_pc():
    rom = make_lorom_bank0({
        0xA234: bytes([0xEA, 0x60]),
        0xB567: bytes([0xEA, 0x60]),
    })
    src = emit_bank(rom, bank=0x01, entries=[
        BankEntry(name="PauseTask", start=0xA234, end=0xA236,
                  aot_boundary="yield", aot_boundary_pc=0x81A234),
        BankEntry(name="FinishTask", start=0xB567, end=0xB569,
                  aot_boundary="terminate", aot_boundary_pc=0x91B567),
    ])
    assert "cpu, 0x81A234u, INTERP_AOT_GUEST_YIELD" in src
    assert "cpu, 0x91B567u, INTERP_AOT_GUEST_TERMINATE" in src
    assert src.count("if (interp_bridge_explicit_aot_active())") == 2
    assert 'cpu_trace_func_entry(cpu, 0x01A234, "PauseTask_M1X1")' in src
    assert 'cpu_trace_func_entry(cpu, 0x01B567, "FinishTask_M1X1")' in src


def test_aot_boundary_without_logical_pc_keeps_physical_default():
    rom = make_lorom_bank0({0xA234: bytes([0xEA, 0x60])})
    src = emit_bank(rom, bank=0x12, entries=[
        BankEntry(name="LegacyPause", start=0xA234, end=0xA236,
                  aot_boundary="yield"),
    ])
    assert "cpu, 0x12A234u, INTERP_AOT_GUEST_YIELD" in src


if __name__ == '__main__':
    import sys, traceback
    failed = 0
    for name in [n for n in dir() if n.startswith('test_')]:
        try:
            globals()[name]()
            print(f"  PASS  {name}")
        except Exception:
            failed += 1
            print(f"  FAIL  {name}")
            traceback.print_exc()
    sys.exit(0 if failed == 0 else 1)
