{
  "module_name": "core.h",
  "hash_id": "5a6dce625ae88269b980ed20734811898e540d1ce9fad7a266a60fa9f754b795",
  "original_prompt": "Ingested from linux-6.6.14/drivers/platform/x86/intel/pmc/core.h",
  "human_readable_source": " \n \n\n#ifndef PMC_CORE_H\n#define PMC_CORE_H\n\n#include <linux/acpi.h>\n#include <linux/bits.h>\n#include <linux/platform_device.h>\n\n#define SLP_S0_RES_COUNTER_MASK\t\t\tGENMASK(31, 0)\n\n#define PMC_BASE_ADDR_DEFAULT\t\t\t0xFE000000\n#define MAX_NUM_PMC\t\t\t3\n\n \n#define SPT_PMC_PCI_DEVICE_ID\t\t\t0x9d21\n#define SPT_PMC_BASE_ADDR_OFFSET\t\t0x48\n#define SPT_PMC_SLP_S0_RES_COUNTER_OFFSET\t0x13c\n#define SPT_PMC_PM_CFG_OFFSET\t\t\t0x18\n#define SPT_PMC_PM_STS_OFFSET\t\t\t0x1c\n#define SPT_PMC_MTPMC_OFFSET\t\t\t0x20\n#define SPT_PMC_MFPMC_OFFSET\t\t\t0x38\n#define SPT_PMC_LTR_IGNORE_OFFSET\t\t0x30C\n#define SPT_PMC_VRIC1_OFFSET\t\t\t0x31c\n#define SPT_PMC_MPHY_CORE_STS_0\t\t\t0x1143\n#define SPT_PMC_MPHY_CORE_STS_1\t\t\t0x1142\n#define SPT_PMC_MPHY_COM_STS_0\t\t\t0x1155\n#define SPT_PMC_MMIO_REG_LEN\t\t\t0x1000\n#define SPT_PMC_SLP_S0_RES_COUNTER_STEP\t\t0x68\n#define PMC_BASE_ADDR_MASK\t\t\t~(SPT_PMC_MMIO_REG_LEN - 1)\n#define MTPMC_MASK\t\t\t\t0xffff0000\n#define PPFEAR_MAX_NUM_ENTRIES\t\t\t12\n#define SPT_PPFEAR_NUM_ENTRIES\t\t\t5\n#define SPT_PMC_READ_DISABLE_BIT\t\t0x16\n#define SPT_PMC_MSG_FULL_STS_BIT\t\t0x18\n#define NUM_RETRIES\t\t\t\t100\n#define SPT_NUM_IP_IGN_ALLOWED\t\t\t17\n\n#define SPT_PMC_LTR_CUR_PLT\t\t\t0x350\n#define SPT_PMC_LTR_CUR_ASLT\t\t\t0x354\n#define SPT_PMC_LTR_SPA\t\t\t\t0x360\n#define SPT_PMC_LTR_SPB\t\t\t\t0x364\n#define SPT_PMC_LTR_SATA\t\t\t0x368\n#define SPT_PMC_LTR_GBE\t\t\t\t0x36C\n#define SPT_PMC_LTR_XHCI\t\t\t0x370\n#define SPT_PMC_LTR_RESERVED\t\t\t0x374\n#define SPT_PMC_LTR_ME\t\t\t\t0x378\n#define SPT_PMC_LTR_EVA\t\t\t\t0x37C\n#define SPT_PMC_LTR_SPC\t\t\t\t0x380\n#define SPT_PMC_LTR_AZ\t\t\t\t0x384\n#define SPT_PMC_LTR_LPSS\t\t\t0x38C\n#define SPT_PMC_LTR_CAM\t\t\t\t0x390\n#define SPT_PMC_LTR_SPD\t\t\t\t0x394\n#define SPT_PMC_LTR_SPE\t\t\t\t0x398\n#define SPT_PMC_LTR_ESPI\t\t\t0x39C\n#define SPT_PMC_LTR_SCC\t\t\t\t0x3A0\n#define SPT_PMC_LTR_ISH\t\t\t\t0x3A4\n\n \nenum ppfear_regs {\n\tSPT_PMC_XRAM_PPFEAR0A = 0x590,\n\tSPT_PMC_XRAM_PPFEAR0B,\n\tSPT_PMC_XRAM_PPFEAR0C,\n\tSPT_PMC_XRAM_PPFEAR0D,\n\tSPT_PMC_XRAM_PPFEAR1A,\n};\n\n#define SPT_PMC_BIT_PMC\t\t\t\tBIT(0)\n#define SPT_PMC_BIT_OPI\t\t\t\tBIT(1)\n#define SPT_PMC_BIT_SPI\t\t\t\tBIT(2)\n#define SPT_PMC_BIT_XHCI\t\t\tBIT(3)\n#define SPT_PMC_BIT_SPA\t\t\t\tBIT(4)\n#define SPT_PMC_BIT_SPB\t\t\t\tBIT(5)\n#define SPT_PMC_BIT_SPC\t\t\t\tBIT(6)\n#define SPT_PMC_BIT_GBE\t\t\t\tBIT(7)\n\n#define SPT_PMC_BIT_SATA\t\t\tBIT(0)\n#define SPT_PMC_BIT_HDA_PGD0\t\t\tBIT(1)\n#define SPT_PMC_BIT_HDA_PGD1\t\t\tBIT(2)\n#define SPT_PMC_BIT_HDA_PGD2\t\t\tBIT(3)\n#define SPT_PMC_BIT_HDA_PGD3\t\t\tBIT(4)\n#define SPT_PMC_BIT_RSVD_0B\t\t\tBIT(5)\n#define SPT_PMC_BIT_LPSS\t\t\tBIT(6)\n#define SPT_PMC_BIT_LPC\t\t\t\tBIT(7)\n\n#define SPT_PMC_BIT_SMB\t\t\t\tBIT(0)\n#define SPT_PMC_BIT_ISH\t\t\t\tBIT(1)\n#define SPT_PMC_BIT_P2SB\t\t\tBIT(2)\n#define SPT_PMC_BIT_DFX\t\t\t\tBIT(3)\n#define SPT_PMC_BIT_SCC\t\t\t\tBIT(4)\n#define SPT_PMC_BIT_RSVD_0C\t\t\tBIT(5)\n#define SPT_PMC_BIT_FUSE\t\t\tBIT(6)\n#define SPT_PMC_BIT_CAMREA\t\t\tBIT(7)\n\n#define SPT_PMC_BIT_RSVD_0D\t\t\tBIT(0)\n#define SPT_PMC_BIT_USB3_OTG\t\t\tBIT(1)\n#define SPT_PMC_BIT_EXI\t\t\t\tBIT(2)\n#define SPT_PMC_BIT_CSE\t\t\t\tBIT(3)\n#define SPT_PMC_BIT_CSME_KVM\t\t\tBIT(4)\n#define SPT_PMC_BIT_CSME_PMT\t\t\tBIT(5)\n#define SPT_PMC_BIT_CSME_CLINK\t\t\tBIT(6)\n#define SPT_PMC_BIT_CSME_PTIO\t\t\tBIT(7)\n\n#define SPT_PMC_BIT_CSME_USBR\t\t\tBIT(0)\n#define SPT_PMC_BIT_CSME_SUSRAM\t\t\tBIT(1)\n#define SPT_PMC_BIT_CSME_SMT\t\t\tBIT(2)\n#define SPT_PMC_BIT_RSVD_1A\t\t\tBIT(3)\n#define SPT_PMC_BIT_CSME_SMS2\t\t\tBIT(4)\n#define SPT_PMC_BIT_CSME_SMS1\t\t\tBIT(5)\n#define SPT_PMC_BIT_CSME_RTC\t\t\tBIT(6)\n#define SPT_PMC_BIT_CSME_PSF\t\t\tBIT(7)\n\n#define SPT_PMC_BIT_MPHY_LANE0\t\t\tBIT(0)\n#define SPT_PMC_BIT_MPHY_LANE1\t\t\tBIT(1)\n#define SPT_PMC_BIT_MPHY_LANE2\t\t\tBIT(2)\n#define SPT_PMC_BIT_MPHY_LANE3\t\t\tBIT(3)\n#define SPT_PMC_BIT_MPHY_LANE4\t\t\tBIT(4)\n#define SPT_PMC_BIT_MPHY_LANE5\t\t\tBIT(5)\n#define SPT_PMC_BIT_MPHY_LANE6\t\t\tBIT(6)\n#define SPT_PMC_BIT_MPHY_LANE7\t\t\tBIT(7)\n\n#define SPT_PMC_BIT_MPHY_LANE8\t\t\tBIT(0)\n#define SPT_PMC_BIT_MPHY_LANE9\t\t\tBIT(1)\n#define SPT_PMC_BIT_MPHY_LANE10\t\t\tBIT(2)\n#define SPT_PMC_BIT_MPHY_LANE11\t\t\tBIT(3)\n#define SPT_PMC_BIT_MPHY_LANE12\t\t\tBIT(4)\n#define SPT_PMC_BIT_MPHY_LANE13\t\t\tBIT(5)\n#define SPT_PMC_BIT_MPHY_LANE14\t\t\tBIT(6)\n#define SPT_PMC_BIT_MPHY_LANE15\t\t\tBIT(7)\n\n#define SPT_PMC_BIT_MPHY_CMN_LANE0\t\tBIT(0)\n#define SPT_PMC_BIT_MPHY_CMN_LANE1\t\tBIT(1)\n#define SPT_PMC_BIT_MPHY_CMN_LANE2\t\tBIT(2)\n#define SPT_PMC_BIT_MPHY_CMN_LANE3\t\tBIT(3)\n\n#define SPT_PMC_VRIC1_SLPS0LVEN\t\t\tBIT(13)\n#define SPT_PMC_VRIC1_XTALSDQDIS\t\tBIT(22)\n\n \n#define CNP_PMC_SLPS0_DBG_OFFSET\t\t0x10B4\n#define CNP_PMC_PM_CFG_OFFSET\t\t\t0x1818\n#define CNP_PMC_SLP_S0_RES_COUNTER_OFFSET\t0x193C\n#define CNP_PMC_LTR_IGNORE_OFFSET\t\t0x1B0C\n \n#define CNP_PMC_HOST_PPFEAR0A\t\t\t0x1D90\n\n#define CNP_PMC_LATCH_SLPS0_EVENTS\t\tBIT(31)\n\n#define CNP_PMC_MMIO_REG_LEN\t\t\t0x2000\n#define CNP_PPFEAR_NUM_ENTRIES\t\t\t8\n#define CNP_PMC_READ_DISABLE_BIT\t\t22\n#define CNP_NUM_IP_IGN_ALLOWED\t\t\t19\n#define CNP_PMC_LTR_CUR_PLT\t\t\t0x1B50\n#define CNP_PMC_LTR_CUR_ASLT\t\t\t0x1B54\n#define CNP_PMC_LTR_SPA\t\t\t\t0x1B60\n#define CNP_PMC_LTR_SPB\t\t\t\t0x1B64\n#define CNP_PMC_LTR_SATA\t\t\t0x1B68\n#define CNP_PMC_LTR_GBE\t\t\t\t0x1B6C\n#define CNP_PMC_LTR_XHCI\t\t\t0x1B70\n#define CNP_PMC_LTR_RESERVED\t\t\t0x1B74\n#define CNP_PMC_LTR_ME\t\t\t\t0x1B78\n#define CNP_PMC_LTR_EVA\t\t\t\t0x1B7C\n#define CNP_PMC_LTR_SPC\t\t\t\t0x1B80\n#define CNP_PMC_LTR_AZ\t\t\t\t0x1B84\n#define CNP_PMC_LTR_LPSS\t\t\t0x1B8C\n#define CNP_PMC_LTR_CAM\t\t\t\t0x1B90\n#define CNP_PMC_LTR_SPD\t\t\t\t0x1B94\n#define CNP_PMC_LTR_SPE\t\t\t\t0x1B98\n#define CNP_PMC_LTR_ESPI\t\t\t0x1B9C\n#define CNP_PMC_LTR_SCC\t\t\t\t0x1BA0\n#define CNP_PMC_LTR_ISH\t\t\t\t0x1BA4\n#define CNP_PMC_LTR_CNV\t\t\t\t0x1BF0\n#define CNP_PMC_LTR_EMMC\t\t\t0x1BF4\n#define CNP_PMC_LTR_UFSX2\t\t\t0x1BF8\n\n#define LTR_DECODED_VAL\t\t\t\tGENMASK(9, 0)\n#define LTR_DECODED_SCALE\t\t\tGENMASK(12, 10)\n#define LTR_REQ_SNOOP\t\t\t\tBIT(15)\n#define LTR_REQ_NONSNOOP\t\t\tBIT(31)\n\n#define ICL_PPFEAR_NUM_ENTRIES\t\t\t9\n#define ICL_NUM_IP_IGN_ALLOWED\t\t\t20\n#define ICL_PMC_LTR_WIGIG\t\t\t0x1BFC\n#define ICL_PMC_SLP_S0_RES_COUNTER_STEP\t\t0x64\n\n#define LPM_MAX_NUM_MODES\t\t\t8\n#define LPM_DEFAULT_PRI\t\t\t\t{ 7, 6, 2, 5, 4, 1, 3, 0 }\n\n#define GET_X2_COUNTER(v)\t\t\t((v) >> 1)\n#define LPM_STS_LATCH_MODE\t\t\tBIT(31)\n\n#define TGL_PMC_SLP_S0_RES_COUNTER_STEP\t\t0x7A\n#define TGL_PMC_LTR_THC0\t\t\t0x1C04\n#define TGL_PMC_LTR_THC1\t\t\t0x1C08\n#define TGL_NUM_IP_IGN_ALLOWED\t\t\t23\n#define TGL_PMC_LPM_RES_COUNTER_STEP_X2\t\t61\t \n\n#define ADL_PMC_LTR_SPF\t\t\t\t0x1C00\n#define ADL_NUM_IP_IGN_ALLOWED\t\t\t23\n#define ADL_PMC_SLP_S0_RES_COUNTER_OFFSET\t0x1098\n\n \n#define TGL_LPM_STS_LATCH_EN_OFFSET\t\t0x1C34\n#define TGL_LPM_EN_OFFSET\t\t\t0x1C78\n#define TGL_LPM_RESIDENCY_OFFSET\t\t0x1C80\n\n \n#define TGL_LPM_STATUS_OFFSET\t\t\t0x1C3C\n#define TGL_LPM_LIVE_STATUS_OFFSET\t\t0x1C5C\n#define TGL_LPM_PRI_OFFSET\t\t\t0x1C7C\n#define TGL_LPM_NUM_MAPS\t\t\t6\n\n \n#define ETR3_OFFSET\t\t\t\t0x1048\n#define ETR3_CF9GR\t\t\t\tBIT(20)\n#define ETR3_CF9LOCK\t\t\t\tBIT(31)\n\n \n#define ETR3_CLEAR_LPM_EVENTS\t\t\tBIT(28)\n\n \n#define ADL_LPM_EN_OFFSET\t\t\t0x179C\n#define ADL_LPM_RESIDENCY_OFFSET\t\t0x17A4\n#define ADL_LPM_NUM_MODES\t\t\t2\n#define ADL_LPM_NUM_MAPS\t\t\t14\n\n \n#define ADL_LPM_STATUS_OFFSET\t\t\t0x170C\n#define ADL_LPM_PRI_OFFSET\t\t\t0x17A0\n#define ADL_LPM_STATUS_LATCH_EN_OFFSET\t\t0x1704\n#define ADL_LPM_LIVE_STATUS_OFFSET\t\t0x1764\n\n \n#define MTL_LPM_EN_OFFSET\t\t\t0x1798\n#define MTL_LPM_RESIDENCY_OFFSET\t\t0x17A0\n\n \n#define MTL_LPM_PRI_OFFSET\t\t\t0x179C\n#define MTL_LPM_STATUS_LATCH_EN_OFFSET\t\t0x16F8\n#define MTL_LPM_STATUS_OFFSET\t\t\t0x1700\n#define MTL_LPM_LIVE_STATUS_OFFSET\t\t0x175C\n#define MTL_PMC_LTR_IOE_PMC\t\t\t0x1C0C\n#define MTL_PMC_LTR_ESE\t\t\t\t0x1BAC\n#define MTL_PMC_LTR_RESERVED\t\t\t0x1BA4\n#define MTL_IOE_PMC_MMIO_REG_LEN\t\t0x23A4\n#define MTL_SOCM_NUM_IP_IGN_ALLOWED\t\t25\n#define MTL_SOC_PMC_MMIO_REG_LEN\t\t0x2708\n#define MTL_PMC_LTR_SPG\t\t\t\t0x1B74\n\n \n#define MTL_SOCM_PPFEAR_NUM_ENTRIES\t\t8\n#define MTL_IOE_PPFEAR_NUM_ENTRIES\t\t10\n\nextern const char *pmc_lpm_modes[];\n\nstruct pmc_bit_map {\n\tconst char *name;\n\tu32 bit_mask;\n};\n\n \nstruct pmc_reg_map {\n\tconst struct pmc_bit_map **pfear_sts;\n\tconst struct pmc_bit_map *mphy_sts;\n\tconst struct pmc_bit_map *pll_sts;\n\tconst struct pmc_bit_map **slps0_dbg_maps;\n\tconst struct pmc_bit_map *ltr_show_sts;\n\tconst struct pmc_bit_map *msr_sts;\n\tconst struct pmc_bit_map **lpm_sts;\n\tconst u32 slp_s0_offset;\n\tconst int slp_s0_res_counter_step;\n\tconst u32 ltr_ignore_offset;\n\tconst int regmap_length;\n\tconst u32 ppfear0_offset;\n\tconst int ppfear_buckets;\n\tconst u32 pm_cfg_offset;\n\tconst int pm_read_disable_bit;\n\tconst u32 slps0_dbg_offset;\n\tconst u32 ltr_ignore_max;\n\tconst u32 pm_vric1_offset;\n\t \n\tconst int lpm_num_maps;\n\tconst int lpm_num_modes;\n\tconst int lpm_res_counter_step_x2;\n\tconst u32 lpm_sts_latch_en_offset;\n\tconst u32 lpm_en_offset;\n\tconst u32 lpm_priority_offset;\n\tconst u32 lpm_residency_offset;\n\tconst u32 lpm_status_offset;\n\tconst u32 lpm_live_status_offset;\n\tconst u32 etr3_offset;\n};\n\n \nstruct pmc_info {\n\tu16 devid;\n\tconst struct pmc_reg_map *map;\n};\n\n \nstruct pmc {\n\tu64 base_addr;\n\tvoid __iomem *regbase;\n\tconst struct pmc_reg_map *map;\n\tu32 *lpm_req_regs;\n};\n\n \nstruct pmc_dev {\n\tstruct pmc *pmcs[MAX_NUM_PMC];\n\tstruct dentry *dbgfs_dir;\n\tstruct platform_device *pdev;\n\tstruct pci_dev *ssram_pcidev;\n\tint pmc_xram_read_bit;\n\tstruct mutex lock;  \n\n\tu64 pc10_counter;\n\tu64 s0ix_counter;\n\tint num_lpm_modes;\n\tint lpm_en_modes[LPM_MAX_NUM_MODES];\n\tvoid (*suspend)(struct pmc_dev *pmcdev);\n\tint (*resume)(struct pmc_dev *pmcdev);\n\n\tbool has_die_c6;\n\tu32 die_c6_offset;\n\tstruct telem_endpoint *punit_ep;\n\tstruct pmc_info *regmap_list;\n};\n\nenum pmc_index {\n\tPMC_IDX_MAIN,\n\tPMC_IDX_SOC = PMC_IDX_MAIN,\n\tPMC_IDX_IOE,\n\tPMC_IDX_PCH,\n\tPMC_IDX_MAX\n};\n\nextern const struct pmc_bit_map msr_map[];\nextern const struct pmc_bit_map spt_pll_map[];\nextern const struct pmc_bit_map spt_mphy_map[];\nextern const struct pmc_bit_map spt_pfear_map[];\nextern const struct pmc_bit_map *ext_spt_pfear_map[];\nextern const struct pmc_bit_map spt_ltr_show_map[];\nextern const struct pmc_reg_map spt_reg_map;\nextern const struct pmc_bit_map cnp_pfear_map[];\nextern const struct pmc_bit_map *ext_cnp_pfear_map[];\nextern const struct pmc_bit_map cnp_slps0_dbg0_map[];\nextern const struct pmc_bit_map cnp_slps0_dbg1_map[];\nextern const struct pmc_bit_map cnp_slps0_dbg2_map[];\nextern const struct pmc_bit_map *cnp_slps0_dbg_maps[];\nextern const struct pmc_bit_map cnp_ltr_show_map[];\nextern const struct pmc_reg_map cnp_reg_map;\nextern const struct pmc_bit_map icl_pfear_map[];\nextern const struct pmc_bit_map *ext_icl_pfear_map[];\nextern const struct pmc_reg_map icl_reg_map;\nextern const struct pmc_bit_map tgl_pfear_map[];\nextern const struct pmc_bit_map *ext_tgl_pfear_map[];\nextern const struct pmc_bit_map tgl_clocksource_status_map[];\nextern const struct pmc_bit_map tgl_power_gating_status_map[];\nextern const struct pmc_bit_map tgl_d3_status_map[];\nextern const struct pmc_bit_map tgl_vnn_req_status_map[];\nextern const struct pmc_bit_map tgl_vnn_misc_status_map[];\nextern const struct pmc_bit_map tgl_signal_status_map[];\nextern const struct pmc_bit_map *tgl_lpm_maps[];\nextern const struct pmc_reg_map tgl_reg_map;\nextern const struct pmc_bit_map adl_pfear_map[];\nextern const struct pmc_bit_map *ext_adl_pfear_map[];\nextern const struct pmc_bit_map adl_ltr_show_map[];\nextern const struct pmc_bit_map adl_clocksource_status_map[];\nextern const struct pmc_bit_map adl_power_gating_status_0_map[];\nextern const struct pmc_bit_map adl_power_gating_status_1_map[];\nextern const struct pmc_bit_map adl_power_gating_status_2_map[];\nextern const struct pmc_bit_map adl_d3_status_0_map[];\nextern const struct pmc_bit_map adl_d3_status_1_map[];\nextern const struct pmc_bit_map adl_d3_status_2_map[];\nextern const struct pmc_bit_map adl_d3_status_3_map[];\nextern const struct pmc_bit_map adl_vnn_req_status_0_map[];\nextern const struct pmc_bit_map adl_vnn_req_status_1_map[];\nextern const struct pmc_bit_map adl_vnn_req_status_2_map[];\nextern const struct pmc_bit_map adl_vnn_req_status_3_map[];\nextern const struct pmc_bit_map adl_vnn_misc_status_map[];\nextern const struct pmc_bit_map *adl_lpm_maps[];\nextern const struct pmc_reg_map adl_reg_map;\nextern const struct pmc_bit_map mtl_socm_pfear_map[];\nextern const struct pmc_bit_map *ext_mtl_socm_pfear_map[];\nextern const struct pmc_bit_map mtl_socm_ltr_show_map[];\nextern const struct pmc_bit_map mtl_socm_clocksource_status_map[];\nextern const struct pmc_bit_map mtl_socm_power_gating_status_0_map[];\nextern const struct pmc_bit_map mtl_socm_power_gating_status_1_map[];\nextern const struct pmc_bit_map mtl_socm_power_gating_status_2_map[];\nextern const struct pmc_bit_map mtl_socm_d3_status_0_map[];\nextern const struct pmc_bit_map mtl_socm_d3_status_1_map[];\nextern const struct pmc_bit_map mtl_socm_d3_status_2_map[];\nextern const struct pmc_bit_map mtl_socm_d3_status_3_map[];\nextern const struct pmc_bit_map mtl_socm_vnn_req_status_0_map[];\nextern const struct pmc_bit_map mtl_socm_vnn_req_status_1_map[];\nextern const struct pmc_bit_map mtl_socm_vnn_req_status_2_map[];\nextern const struct pmc_bit_map mtl_socm_vnn_req_status_3_map[];\nextern const struct pmc_bit_map mtl_socm_vnn_misc_status_map[];\nextern const struct pmc_bit_map mtl_socm_signal_status_map[];\nextern const struct pmc_bit_map *mtl_socm_lpm_maps[];\nextern const struct pmc_reg_map mtl_socm_reg_map;\nextern const struct pmc_bit_map mtl_ioep_pfear_map[];\nextern const struct pmc_bit_map *ext_mtl_ioep_pfear_map[];\nextern const struct pmc_bit_map mtl_ioep_ltr_show_map[];\nextern const struct pmc_bit_map mtl_ioep_clocksource_status_map[];\nextern const struct pmc_bit_map mtl_ioep_power_gating_status_0_map[];\nextern const struct pmc_bit_map mtl_ioep_power_gating_status_1_map[];\nextern const struct pmc_bit_map mtl_ioep_power_gating_status_2_map[];\nextern const struct pmc_bit_map mtl_ioep_d3_status_0_map[];\nextern const struct pmc_bit_map mtl_ioep_d3_status_1_map[];\nextern const struct pmc_bit_map mtl_ioep_d3_status_2_map[];\nextern const struct pmc_bit_map mtl_ioep_d3_status_3_map[];\nextern const struct pmc_bit_map mtl_ioep_vnn_req_status_0_map[];\nextern const struct pmc_bit_map mtl_ioep_vnn_req_status_1_map[];\nextern const struct pmc_bit_map mtl_ioep_vnn_req_status_2_map[];\nextern const struct pmc_bit_map mtl_ioep_vnn_req_status_3_map[];\nextern const struct pmc_bit_map mtl_ioep_vnn_misc_status_map[];\nextern const struct pmc_bit_map *mtl_ioep_lpm_maps[];\nextern const struct pmc_reg_map mtl_ioep_reg_map;\nextern const struct pmc_bit_map mtl_ioem_pfear_map[];\nextern const struct pmc_bit_map *ext_mtl_ioem_pfear_map[];\nextern const struct pmc_bit_map mtl_ioem_power_gating_status_1_map[];\nextern const struct pmc_bit_map mtl_ioem_vnn_req_status_1_map[];\nextern const struct pmc_bit_map *mtl_ioem_lpm_maps[];\nextern const struct pmc_reg_map mtl_ioem_reg_map;\n\nextern void pmc_core_get_tgl_lpm_reqs(struct platform_device *pdev);\nint pmc_core_send_ltr_ignore(struct pmc_dev *pmcdev, u32 value, int ignore);\n\nint pmc_core_resume_common(struct pmc_dev *pmcdev);\nint get_primary_reg_base(struct pmc *pmc);\n\nextern void pmc_core_ssram_init(struct pmc_dev *pmcdev);\n\nint spt_core_init(struct pmc_dev *pmcdev);\nint cnp_core_init(struct pmc_dev *pmcdev);\nint icl_core_init(struct pmc_dev *pmcdev);\nint tgl_core_init(struct pmc_dev *pmcdev);\nint adl_core_init(struct pmc_dev *pmcdev);\nint mtl_core_init(struct pmc_dev *pmcdev);\n\nvoid cnl_suspend(struct pmc_dev *pmcdev);\nint cnl_resume(struct pmc_dev *pmcdev);\n\n#define pmc_for_each_mode(i, mode, pmcdev)\t\t\\\n\tfor (i = 0, mode = pmcdev->lpm_en_modes[i];\t\\\n\t     i < pmcdev->num_lpm_modes;\t\t\t\\\n\t     i++, mode = pmcdev->lpm_en_modes[i])\n\n#define DEFINE_PMC_CORE_ATTR_WRITE(__name)\t\t\t\t\\\nstatic int __name ## _open(struct inode *inode, struct file *file)\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\treturn single_open(file, __name ## _show, inode->i_private);\t\\\n}\t\t\t\t\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\nstatic const struct file_operations __name ## _fops = {\t\t\t\\\n\t.owner\t\t= THIS_MODULE,\t\t\t\t\t\\\n\t.open\t\t= __name ## _open,\t\t\t\t\\\n\t.read\t\t= seq_read,\t\t\t\t\t\\\n\t.write\t\t= __name ## _write,\t\t\t\t\\\n\t.release\t= single_release,\t\t\t\t\\\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}