# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do hw1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {hw1.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:55 on Mar 21,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." hw1.vo 
# -- Compiling module hw1
# -- Compiling module hard_block
# 
# Top level modules:
# 	hw1
# End time: 23:26:55 on Mar 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Normal/Homework\ 1 {D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:55 on Mar 21,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/Normal/Homework 1" D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v 
# -- Compiling module hw1_tb
# 
# Top level modules:
# 	hw1_tb
# End time: 23:26:55 on Mar 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  hw1_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" hw1_tb 
# Start time: 23:26:55 on Mar 21,2022
# Loading work.hw1_tb
# Loading work.hw1
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_ibuf
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from hw1_v.sdo
# ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'clk_50M' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
# ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'reset_n' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
# ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'write' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
# ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'write_value' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
# ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'uart_txd' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
# ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'read_complete' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
# ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'read_error' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
# ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'read_value' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
# ** Error: (vsim-3389) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Port 'uart_rxd' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
# ** Fatal: (vsim-3365) D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v(25): Too many port connections. Expected 2, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /hw1_tb/u1 File: hw1.vo
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./hw1_run_msim_gate_verilog.do PAUSED at line 12
# End time: 23:27:42 on Mar 21,2022, Elapsed time: 0:00:47
# Errors: 10, Warnings: 0
