// Seed: 1553788095
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_8;
  wire id_9;
  initial begin : LABEL_0
    id_3 = id_7 - id_5 & 1;
    @(negedge id_7 or posedge id_6);
  end
  wire id_10;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri1  id_1,
    input  wor   id_2
    , id_8, id_9,
    output uwire id_3,
    input  wand  id_4,
    input  wire  id_5,
    input  wire  id_6
);
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8
  );
  wire id_10;
  wire id_11;
endmodule
