#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 15 08:26:25 2020
# Process ID: 9244
# Current directory: /home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware
# Command line: vivado -mode batch -source nexys4ddr.tcl
# Log file: /home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/vivado.log
# Journal file: /home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/vivado.jou
#-----------------------------------------------------------
source nexys4ddr.tcl
# create_project -force -name nexys4ddr -part xc7a100t-CSG324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/bloquePWM.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/MaquinaEstadosPWM.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/PWM.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/DivFreqPWM.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/contador.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisor.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisorfrec.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisorfrecd.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisorfrecgen.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisorfrecme.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/genpulsos.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/maquinadeestados.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/meultrasonido.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/ultrasonido.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/bloqueultrasonido.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/imageProcess.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/clk24_25_nexys4.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/module/verilog/clk24_25_nexys4_clk_wiz.v}
# read_verilog {/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v}
# read_verilog {/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v}
# read_xdc nexys4ddr.xdc
# set_property PROCESSING_ORDER EARLY [get_files nexys4ddr.xdc]
# synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Command: synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9297
WARNING: [Synth 8-992] clk25M is already implicitly declared earlier [/home/maicol/Escritorio/Project/Proyecto/module/verilog/imageProcess.v:61]
WARNING: [Synth 8-1935] empty port in module declaration [/home/maicol/Escritorio/Project/Proyecto/module/verilog/imageProcess.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.148 ; gain = 0.000 ; free physical = 8190 ; free virtual = 13630
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexys4ddr' [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:4]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3889]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3909]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3929]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3094]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3150]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3181]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3189]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3211]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3280]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3288]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3356]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3424]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3461]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3584]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3629]
INFO: [Synth 8-155] case statement is not full and has no default [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:3641]
INFO: [Synth 8-6157] synthesizing module 'bloquePWM' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/bloquePWM.v:22]
INFO: [Synth 8-6157] synthesizing module 'MaquinaEstadosPWM' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/MaquinaEstadosPWM.v:22]
INFO: [Synth 8-226] default block is never used [/home/maicol/Escritorio/Project/Proyecto/module/verilog/MaquinaEstadosPWM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MaquinaEstadosPWM' (1#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/MaquinaEstadosPWM.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'grados' does not match port width (2) of module 'MaquinaEstadosPWM' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/bloquePWM.v:36]
INFO: [Synth 8-6157] synthesizing module 'DivFreqPWM' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/DivFreqPWM.v:2]
	Parameter top bound to: 12'b100111000100 
INFO: [Synth 8-6155] done synthesizing module 'DivFreqPWM' (2#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/DivFreqPWM.v:2]
INFO: [Synth 8-6157] synthesizing module 'PWM' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/PWM.v:23]
	Parameter top bound to: 400 - type: integer 
WARNING: [Synth 8-6090] variable 'contador' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/maicol/Escritorio/Project/Proyecto/module/verilog/PWM.v:47]
WARNING: [Synth 8-6090] variable 'contador' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/maicol/Escritorio/Project/Proyecto/module/verilog/PWM.v:68]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (3#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/PWM.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'grados' does not match port width (2) of module 'PWM' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/bloquePWM.v:47]
INFO: [Synth 8-6155] done synthesizing module 'bloquePWM' (4#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/bloquePWM.v:22]
INFO: [Synth 8-6157] synthesizing module 'bloqueultrasonido' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/bloqueultrasonido.v:1]
INFO: [Synth 8-6157] synthesizing module 'maquinadeestados' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/maquinadeestados.v:1]
INFO: [Synth 8-6157] synthesizing module 'meultrasonido' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/meultrasonido.v:1]
INFO: [Synth 8-226] default block is never used [/home/maicol/Escritorio/Project/Proyecto/module/verilog/meultrasonido.v:9]
INFO: [Synth 8-6155] done synthesizing module 'meultrasonido' (5#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/meultrasonido.v:1]
INFO: [Synth 8-6157] synthesizing module 'divisorfrecme' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisorfrecme.v:1]
	Parameter top bound to: 12'b101110111000 
INFO: [Synth 8-6155] done synthesizing module 'divisorfrecme' (6#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisorfrecme.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maquinadeestados' (7#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/maquinadeestados.v:1]
INFO: [Synth 8-6157] synthesizing module 'ultrasonido' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/ultrasonido.v:1]
INFO: [Synth 8-6157] synthesizing module 'divisorfrec' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisorfrec.v:1]
	Parameter top bound to: 12'b101101101100 
INFO: [Synth 8-6155] done synthesizing module 'divisorfrec' (8#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisorfrec.v:1]
INFO: [Synth 8-6157] synthesizing module 'divisorfrecgen' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisorfrecgen.v:1]
	Parameter top bound to: 10'b1111101000 
INFO: [Synth 8-6155] done synthesizing module 'divisorfrecgen' (9#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisorfrecgen.v:1]
INFO: [Synth 8-6157] synthesizing module 'divisorfrecd' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisorfrecd.v:1]
	Parameter top bound to: 11'b10110110110 
INFO: [Synth 8-6155] done synthesizing module 'divisorfrecd' (10#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisorfrecd.v:1]
INFO: [Synth 8-6157] synthesizing module 'genpulsos' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/genpulsos.v:1]
INFO: [Synth 8-6155] done synthesizing module 'genpulsos' (11#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/genpulsos.v:1]
INFO: [Synth 8-6157] synthesizing module 'contador' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/contador.v:1]
INFO: [Synth 8-6155] done synthesizing module 'contador' (12#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/contador.v:1]
INFO: [Synth 8-6157] synthesizing module 'divisor' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'divisor' (13#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ultrasonido' (14#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/ultrasonido.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bloqueultrasonido' (15#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/bloqueultrasonido.v:1]
INFO: [Synth 8-6157] synthesizing module 'imageProcess' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/imageProcess.v:5]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 12 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter BYTE1 bound to: 1 - type: integer 
	Parameter BYTE2 bound to: 2 - type: integer 
	Parameter NOTHING bound to: 3 - type: integer 
	Parameter imaSiz bound to: 19199 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk24_25_nexys4' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/clk24_25_nexys4.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk24_25_nexys4_clk_wiz' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/clk24_25_nexys4_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (16#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.625000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 39 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (17#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39994]
INFO: [Synth 8-6155] done synthesizing module 'clk24_25_nexys4_clk_wiz' (18#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/clk24_25_nexys4_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk24_25_nexys4' (19#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/clk24_25_nexys4.v:71]
WARNING: [Synth 8-7071] port 'locked' of module 'clk24_25_nexys4' is unconnected for instance 'clk25_24' [/home/maicol/Escritorio/Project/Proyecto/module/verilog/imageProcess.v:48]
WARNING: [Synth 8-7023] instance 'clk25_24' of module 'clk24_25_nexys4' has 5 connections declared, but only 4 given [/home/maicol/Escritorio/Project/Proyecto/module/verilog/imageProcess.v:48]
WARNING: [Synth 8-308] ignoring empty port [/home/maicol/Escritorio/Project/Proyecto/module/verilog/imageProcess.v:27]
INFO: [Synth 8-6155] done synthesizing module 'imageProcess' (20#1) [/home/maicol/Escritorio/Project/Proyecto/module/verilog/imageProcess.v:5]
WARNING: [Synth 8-7023] instance 'imageProcess' of module 'imageProcess' has 18 connections declared, but only 17 given [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:4065]
INFO: [Synth 8-6157] synthesizing module 'picorv32' [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:62]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b0 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b1 
	Parameter ENABLE_FAST_MUL bound to: 1'b0 
	Parameter ENABLE_DIV bound to: 1'b1 
	Parameter ENABLE_IRQ bound to: 1'b1 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 36 - type: integer 
	Parameter regindex_bits bound to: 6 - type: integer 
	Parameter WITH_PCPI bound to: 1'b1 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_mul' [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2192]
	Parameter STEPS_AT_ONCE bound to: 1 - type: integer 
	Parameter CARRY_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2223]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_mul' (21#1) [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2192]
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_div' [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2415]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2440]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_div' (22#1) [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2415]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:332]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1264]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1310]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1493]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (23#1) [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:62]
WARNING: [Synth 8-7071] port 'trace_valid' of module 'picorv32' is unconnected for instance 'picorv32' [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:4109]
WARNING: [Synth 8-7071] port 'trace_data' of module 'picorv32' is unconnected for instance 'picorv32' [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:4109]
WARNING: [Synth 8-7023] instance 'picorv32' of module 'picorv32' has 27 connections declared, but only 25 given [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:4109]
INFO: [Synth 8-6155] done synthesizing module 'nexys4ddr' (24#1) [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.266 ; gain = 42.117 ; free physical = 8145 ; free virtual = 13605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.266 ; gain = 42.117 ; free physical = 8150 ; free virtual = 13607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.266 ; gain = 42.117 ; free physical = 8150 ; free virtual = 13607
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2133.266 ; gain = 0.000 ; free physical = 8140 ; free virtual = 13596
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc:336]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc:336]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc:338]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc:338]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc:338]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc:338]
Finished Parsing XDC File [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2283.109 ; gain = 0.000 ; free physical = 8032 ; free virtual = 13498
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.109 ; gain = 0.000 ; free physical = 8032 ; free virtual = 13498
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2283.109 ; gain = 191.961 ; free physical = 8127 ; free virtual = 13586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2283.109 ; gain = 191.961 ; free physical = 8127 ; free virtual = 13586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2283.109 ; gain = 191.961 ; free physical = 8127 ; free virtual = 13586
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'imageProcess'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
                   BYTE1 |                               01 |                               01
                   BYTE2 |                               10 |                               10
                 NOTHING |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'imageProcess'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2283.109 ; gain = 191.961 ; free physical = 8108 ; free virtual = 13573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   63 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 9     
	   2 Input   32 Bit       Adders := 17    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   20 Bit       Adders := 4     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 25    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 57    
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 33    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 208   
+---RAMs : 
	            3600K Bit	(307200 X 12 bit)          RAMs := 1     
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	               1K Bit	(36 X 32 bit)          RAMs := 1     
	              160 Bit	(16 X 10 bit)          RAMs := 6     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 53    
	   5 Input   32 Bit        Muxes := 5     
	  12 Input   32 Bit        Muxes := 4     
	   9 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 7     
	   6 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	   4 Input   20 Bit        Muxes := 4     
	   4 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 11    
	   4 Input   12 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 18    
	   4 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   3 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  12 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 14    
	   9 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 163   
	   4 Input    1 Bit        Muxes := 41    
	   9 Input    1 Bit        Muxes := 34    
	   5 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP basesoc_p_r_adr_reg, operation Mode is: C'+A2*(B:0x280).
DSP Report: register basesoc_v_count_reg is absorbed into DSP basesoc_p_r_adr_reg.
DSP Report: register basesoc_h_count_reg is absorbed into DSP basesoc_p_r_adr_reg.
DSP Report: register basesoc_p_r_adr_reg is absorbed into DSP basesoc_p_r_adr_reg.
DSP Report: operator basesoc_p_r_adr0 is absorbed into DSP basesoc_p_r_adr_reg.
DSP Report: operator basesoc_p_r_adr1 is absorbed into DSP basesoc_p_r_adr_reg.
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2283.109 ; gain = 191.961 ; free physical = 8040 ; free virtual = 13522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|nexys4ddr   | memdat_reg | 8192x32       | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|nexys4ddr   | mem_3_reg  | 300 K x 12(WRITE_FIRST) |   | R | 300 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 120    | 
|nexys4ddr   | mem_1_reg  | 2 K x 32(WRITE_FIRST)   | W | R |                         |   |   | Port A           | 0      | 2      | 
|nexys4ddr   | mem_2_reg  | 4 K x 32(WRITE_FIRST)   | W | R |                         |   |   | Port A           | 0      | 4      | 
+------------+------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|picorv32    | cpuregs_reg   | Implied   | 64 x 32              | RAM64M x 22	 | 
|nexys4ddr   | storage_reg   | Implied   | 16 x 8               | RAM32M x 2	  | 
|nexys4ddr   | storage_2_reg | Implied   | 16 x 8               | RAM32M x 2	  | 
|nexys4ddr   | storage_4_reg | Implied   | 16 x 8               | RAM32M x 2	  | 
|nexys4ddr   | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2	  | 
|nexys4ddr   | storage_3_reg | Implied   | 16 x 8               | RAM32M x 2	  | 
|nexys4ddr   | storage_5_reg | Implied   | 16 x 8               | RAM32M x 2	  | 
+------------+---------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|nexys4ddr   | C'+A2*(B:0x280) | 10     | 10     | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2283.109 ; gain = 191.961 ; free physical = 7895 ; free virtual = 13378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2283.109 ; gain = 191.961 ; free physical = 7891 ; free virtual = 13374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|nexys4ddr   | mem_3_reg  | 300 K x 12(WRITE_FIRST) |   | R | 300 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 120    | 
|nexys4ddr   | mem_1_reg  | 2 K x 32(WRITE_FIRST)   | W | R |                         |   |   | Port A           | 0      | 2      | 
|nexys4ddr   | mem_2_reg  | 4 K x 32(WRITE_FIRST)   | W | R |                         |   |   | Port A           | 0      | 4      | 
+------------+------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|picorv32    | cpuregs_reg   | Implied   | 64 x 32              | RAM64M x 22	 | 
|nexys4ddr   | storage_reg   | Implied   | 16 x 8               | RAM32M x 2	  | 
|nexys4ddr   | storage_2_reg | Implied   | 16 x 8               | RAM32M x 2	  | 
|nexys4ddr   | storage_4_reg | Implied   | 16 x 8               | RAM32M x 2	  | 
|nexys4ddr   | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2	  | 
|nexys4ddr   | storage_3_reg | Implied   | 16 x 8               | RAM32M x 2	  | 
|nexys4ddr   | storage_5_reg | Implied   | 16 x 8               | RAM32M x 2	  | 
+------------+---------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_5_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_7_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_3_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2318.125 ; gain = 226.977 ; free physical = 7885 ; free virtual = 13367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \imageProcess/clk25_24/inst/clkin1_bufg :O [/home/maicol/Escritorio/Project/Proyecto/module/verilog/clk24_25_nexys4_clk_wiz.v:84]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2318.125 ; gain = 226.977 ; free physical = 7883 ; free virtual = 13370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2318.125 ; gain = 226.977 ; free physical = 7883 ; free virtual = 13370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2318.125 ; gain = 226.977 ; free physical = 7883 ; free virtual = 13370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2318.125 ; gain = 226.977 ; free physical = 7883 ; free virtual = 13370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2318.125 ; gain = 226.977 ; free physical = 7884 ; free virtual = 13370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2318.125 ; gain = 226.977 ; free physical = 7884 ; free virtual = 13370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     6|
|2     |CARRY4     |   464|
|3     |DSP48E1    |     1|
|4     |LUT1       |   483|
|5     |LUT2       |   610|
|6     |LUT3       |   446|
|7     |LUT4       |  1208|
|8     |LUT5       |   557|
|9     |LUT6       |  1283|
|10    |MMCME2_ADV |     1|
|11    |RAM32M     |    12|
|12    |RAM64M     |    22|
|13    |RAMB36E1   |   134|
|25    |FDRE       |  3226|
|26    |FDSE       |   148|
|27    |IBUF       |    25|
|28    |OBUF       |    53|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2318.125 ; gain = 226.977 ; free physical = 7884 ; free virtual = 13370
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2318.125 ; gain = 77.133 ; free physical = 7942 ; free virtual = 13428
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2318.133 ; gain = 226.977 ; free physical = 7942 ; free virtual = 13428
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2318.133 ; gain = 0.000 ; free physical = 8010 ; free virtual = 13498
INFO: [Netlist 29-17] Analyzing 634 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc:336]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc:336]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc:338]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc:338]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc:338]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc:338]
Finished Parsing XDC File [/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2350.141 ; gain = 0.000 ; free physical = 7959 ; free virtual = 13445
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
191 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2350.141 ; gain = 259.062 ; free physical = 8111 ; free virtual = 13597
# report_timing_summary -file nexys4ddr_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_synth.rpt
# report_utilization -file nexys4ddr_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2707.457 ; gain = 125.469 ; free physical = 7756 ; free virtual = 13271

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1eb834748

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2707.457 ; gain = 0.000 ; free physical = 7756 ; free virtual = 13271

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2c0b7d66b

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2757.441 ; gain = 0.000 ; free physical = 7633 ; free virtual = 13139
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 19 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22a062ced

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2757.441 ; gain = 0.000 ; free physical = 7632 ; free virtual = 13139
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2b16d1312

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2757.441 ; gain = 0.000 ; free physical = 7630 ; free virtual = 13137
INFO: [Opt 31-389] Phase Sweep created 10 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2b16d1312

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2757.441 ; gain = 0.000 ; free physical = 7631 ; free virtual = 13137
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2b16d1312

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2757.441 ; gain = 0.000 ; free physical = 7631 ; free virtual = 13137
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2b16d1312

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2757.441 ; gain = 0.000 ; free physical = 7631 ; free virtual = 13137
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                             19  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              10  |               1  |                                             76  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2757.441 ; gain = 0.000 ; free physical = 7639 ; free virtual = 13145
Ending Logic Optimization Task | Checksum: 12cf85a0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2757.441 ; gain = 0.000 ; free physical = 7639 ; free virtual = 13145

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 134 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 120 newly gated: 1 Total Ports: 268
Number of Flops added for Enable Generation: 11

Ending PowerOpt Patch Enables Task | Checksum: 1e0999bb1

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7590 ; free virtual = 13099
Ending Power Optimization Task | Checksum: 1e0999bb1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3167.402 ; gain = 409.961 ; free physical = 7614 ; free virtual = 13123

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 267c60345

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7615 ; free virtual = 13132
Ending Final Cleanup Task | Checksum: 267c60345

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7615 ; free virtual = 13132

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7615 ; free virtual = 13132
Ending Netlist Obfuscation Task | Checksum: 267c60345

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7615 ; free virtual = 13132
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3167.402 ; gain = 585.414 ; free physical = 7615 ; free virtual = 13132
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7613 ; free virtual = 13129
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c4a72f99

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7613 ; free virtual = 13129
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7613 ; free virtual = 13129

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	CAM_pclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y121
	CAM_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c41c0646

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7608 ; free virtual = 13127

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d5b8ff85

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7620 ; free virtual = 13134

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d5b8ff85

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7620 ; free virtual = 13134
Phase 1 Placer Initialization | Checksum: d5b8ff85

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7620 ; free virtual = 13134

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d5b8ff85

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7619 ; free virtual = 13133

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 1a604c317

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7590 ; free virtual = 13105
Phase 2 Global Placement | Checksum: 1a604c317

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7590 ; free virtual = 13105

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a604c317

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7590 ; free virtual = 13105

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 159294c2c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7589 ; free virtual = 13104

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ac90dd06

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7589 ; free virtual = 13104

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ac90dd06

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7589 ; free virtual = 13104

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1164ce7a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7633 ; free virtual = 13148

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fa0abc9d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7633 ; free virtual = 13148

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fa0abc9d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7633 ; free virtual = 13148
Phase 3 Detail Placement | Checksum: fa0abc9d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7632 ; free virtual = 13147

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: fa0abc9d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7626 ; free virtual = 13142

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fa0abc9d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7625 ; free virtual = 13140

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fa0abc9d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7624 ; free virtual = 13139

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7624 ; free virtual = 13139
Phase 4.4 Final Placement Cleanup | Checksum: 154fa40fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7624 ; free virtual = 13139
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 154fa40fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7623 ; free virtual = 13139
Ending Placer Task | Checksum: c873f943

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7623 ; free virtual = 13139
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7639 ; free virtual = 13155
# report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_place.rpt
# report_utilization -file nexys4ddr_utilization_place.rpt
# report_io -file nexys4ddr_io.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7632 ; free virtual = 13147
# report_control_sets -verbose -file nexys4ddr_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7637 ; free virtual = 13153
# report_clock_utilization -file nexys4ddr_clock_utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	CAM_pclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y121
	CAM_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 65644130 ConstDB: 0 ShapeSum: 630fb813 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c10e4833

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7492 ; free virtual = 13008
Post Restoration Checksum: NetGraph: a62da268 NumContArr: 1ae0a5cb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c10e4833

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7462 ; free virtual = 12979

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c10e4833

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7427 ; free virtual = 12944

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c10e4833

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7427 ; free virtual = 12944
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 121eb5334

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7407 ; free virtual = 12925
Phase 2 Router Initialization | Checksum: 141514fde

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7406 ; free virtual = 12924

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6823
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6823
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21412e553

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7407 ; free virtual = 12924

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 21412e553

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7407 ; free virtual = 12924
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1cefc700f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7408 ; free virtual = 12925

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 538
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 1b81fb81c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7420 ; free virtual = 12937
Phase 4 Rip-up And Reroute | Checksum: 1b81fb81c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7420 ; free virtual = 12937

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b81fb81c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7420 ; free virtual = 12937

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b81fb81c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7420 ; free virtual = 12937
Phase 5 Delay and Skew Optimization | Checksum: 1b81fb81c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7420 ; free virtual = 12937

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b81fb81c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7420 ; free virtual = 12937
Phase 6.1 Hold Fix Iter | Checksum: 1b81fb81c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7420 ; free virtual = 12937
Phase 6 Post Hold Fix | Checksum: 1b81fb81c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7420 ; free virtual = 12937

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.63302 %
  Global Horizontal Routing Utilization  = 2.19871 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b81fb81c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7420 ; free virtual = 12937

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b81fb81c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7417 ; free virtual = 12935

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d63ce78b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7416 ; free virtual = 12933

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1d63ce78b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7416 ; free virtual = 12933
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7459 ; free virtual = 12976

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7459 ; free virtual = 12976
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force nexys4ddr_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3167.402 ; gain = 0.000 ; free physical = 7437 ; free virtual = 12970
INFO: [Common 17-1381] The checkpoint '/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3834)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13692)
5. checking no_input_delay (23)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3834)
---------------------------
 There are 175 register/latch pins with no clock driven by root clock pin: CAM_pclk (HIGH)

 There are 3613 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: bloquePWM/DivisorF/clkout_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bloqueultrasonido/maquinadeestados0/divisorfrecme0/CLKOUT2_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: bloqueultrasonido/ultrasonido0/divisorfrec0/CLKOUT_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: bloqueultrasonido/ultrasonido0/divisorfrecd0/CLKOUTD_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bloqueultrasonido/ultrasonido0/divisorfrecgen0/CLKOUT1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13692)
----------------------------------------------------
 There are 13692 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# report_route_status -file nexys4ddr_route_status.rpt
# report_drc -file nexys4ddr_drc.rpt
Command: report_drc -file nexys4ddr_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/nexys4ddr_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file nexys4ddr_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file nexys4ddr_power.rpt
Command: report_power -file nexys4ddr_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force nexys4ddr.bit 
Command: write_bitstream -force nexys4ddr.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP basesoc_p_r_adr_reg multiplier stage basesoc_p_r_adr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nexys4ddr.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/maicol/Escritorio/Project/Proyecto/build/nexys4ddr/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Dec 15 08:28:32 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3372.812 ; gain = 205.410 ; free physical = 7354 ; free virtual = 12885
# quit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 15 08:28:32 2020...
