<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p95" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_95{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_95{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_95{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_95{left:82px;bottom:959px;letter-spacing:-0.16px;}
#t5_95{left:139px;bottom:959px;letter-spacing:-0.16px;}
#t6_95{left:190px;bottom:959px;letter-spacing:-0.14px;}
#t7_95{left:513px;bottom:959px;letter-spacing:-0.12px;}
#t8_95{left:695px;bottom:959px;}
#t9_95{left:699px;bottom:959px;letter-spacing:-0.13px;}
#ta_95{left:82px;bottom:935px;letter-spacing:-0.16px;}
#tb_95{left:139px;bottom:935px;letter-spacing:-0.16px;}
#tc_95{left:190px;bottom:935px;letter-spacing:-0.14px;}
#td_95{left:513px;bottom:935px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#te_95{left:82px;bottom:910px;letter-spacing:-0.17px;}
#tf_95{left:139px;bottom:910px;letter-spacing:-0.16px;}
#tg_95{left:190px;bottom:910px;letter-spacing:-0.14px;}
#th_95{left:420px;bottom:910px;letter-spacing:-0.15px;}
#ti_95{left:513px;bottom:910px;letter-spacing:-0.12px;}
#tj_95{left:513px;bottom:889px;letter-spacing:-0.12px;}
#tk_95{left:513px;bottom:872px;letter-spacing:-0.11px;}
#tl_95{left:513px;bottom:855px;letter-spacing:-0.12px;}
#tm_95{left:513px;bottom:834px;letter-spacing:-0.12px;}
#tn_95{left:513px;bottom:817px;letter-spacing:-0.11px;}
#to_95{left:513px;bottom:800px;letter-spacing:-0.12px;}
#tp_95{left:82px;bottom:776px;letter-spacing:-0.16px;}
#tq_95{left:139px;bottom:776px;letter-spacing:-0.16px;}
#tr_95{left:190px;bottom:776px;letter-spacing:-0.14px;}
#ts_95{left:420px;bottom:776px;letter-spacing:-0.15px;}
#tt_95{left:513px;bottom:776px;letter-spacing:-0.11px;}
#tu_95{left:513px;bottom:759px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#tv_95{left:513px;bottom:742px;letter-spacing:-0.11px;}
#tw_95{left:82px;bottom:718px;letter-spacing:-0.16px;}
#tx_95{left:139px;bottom:718px;letter-spacing:-0.16px;}
#ty_95{left:190px;bottom:718px;letter-spacing:-0.14px;}
#tz_95{left:420px;bottom:718px;letter-spacing:-0.15px;}
#t10_95{left:513px;bottom:718px;letter-spacing:-0.11px;}
#t11_95{left:513px;bottom:701px;letter-spacing:-0.11px;}
#t12_95{left:513px;bottom:684px;letter-spacing:-0.12px;}
#t13_95{left:82px;bottom:660px;letter-spacing:-0.16px;}
#t14_95{left:139px;bottom:660px;letter-spacing:-0.16px;}
#t15_95{left:190px;bottom:660px;letter-spacing:-0.14px;}
#t16_95{left:420px;bottom:660px;letter-spacing:-0.15px;}
#t17_95{left:513px;bottom:660px;letter-spacing:-0.11px;}
#t18_95{left:513px;bottom:643px;letter-spacing:-0.11px;}
#t19_95{left:513px;bottom:626px;letter-spacing:-0.1px;}
#t1a_95{left:513px;bottom:609px;letter-spacing:-0.12px;word-spacing:-0.14px;}
#t1b_95{left:513px;bottom:593px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t1c_95{left:82px;bottom:568px;letter-spacing:-0.17px;}
#t1d_95{left:139px;bottom:568px;letter-spacing:-0.16px;}
#t1e_95{left:190px;bottom:568px;letter-spacing:-0.14px;}
#t1f_95{left:420px;bottom:568px;letter-spacing:-0.15px;}
#t1g_95{left:513px;bottom:568px;letter-spacing:-0.11px;}
#t1h_95{left:513px;bottom:551px;letter-spacing:-0.11px;}
#t1i_95{left:513px;bottom:535px;letter-spacing:-0.11px;}
#t1j_95{left:513px;bottom:518px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_95{left:82px;bottom:493px;letter-spacing:-0.16px;}
#t1l_95{left:139px;bottom:493px;letter-spacing:-0.16px;}
#t1m_95{left:190px;bottom:493px;letter-spacing:-0.14px;}
#t1n_95{left:420px;bottom:493px;letter-spacing:-0.15px;}
#t1o_95{left:513px;bottom:493px;letter-spacing:-0.11px;}
#t1p_95{left:513px;bottom:477px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t1q_95{left:513px;bottom:460px;letter-spacing:-0.11px;}
#t1r_95{left:82px;bottom:435px;letter-spacing:-0.17px;}
#t1s_95{left:139px;bottom:435px;letter-spacing:-0.16px;}
#t1t_95{left:190px;bottom:435px;letter-spacing:-0.14px;}
#t1u_95{left:420px;bottom:435px;letter-spacing:-0.15px;}
#t1v_95{left:513px;bottom:435px;letter-spacing:-0.11px;}
#t1w_95{left:513px;bottom:419px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1x_95{left:513px;bottom:402px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1y_95{left:82px;bottom:377px;letter-spacing:-0.16px;}
#t1z_95{left:139px;bottom:377px;letter-spacing:-0.15px;}
#t20_95{left:190px;bottom:377px;letter-spacing:-0.14px;}
#t21_95{left:420px;bottom:377px;letter-spacing:-0.15px;}
#t22_95{left:513px;bottom:377px;letter-spacing:-0.11px;}
#t23_95{left:513px;bottom:356px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t24_95{left:513px;bottom:334px;letter-spacing:-0.12px;}
#t25_95{left:82px;bottom:310px;letter-spacing:-0.16px;}
#t26_95{left:139px;bottom:310px;letter-spacing:-0.16px;}
#t27_95{left:190px;bottom:310px;letter-spacing:-0.14px;}
#t28_95{left:420px;bottom:310px;letter-spacing:-0.15px;}
#t29_95{left:513px;bottom:310px;letter-spacing:-0.11px;}
#t2a_95{left:513px;bottom:293px;letter-spacing:-0.11px;}
#t2b_95{left:513px;bottom:272px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2c_95{left:513px;bottom:250px;letter-spacing:-0.12px;}
#t2d_95{left:82px;bottom:226px;letter-spacing:-0.16px;}
#t2e_95{left:139px;bottom:226px;letter-spacing:-0.16px;}
#t2f_95{left:190px;bottom:226px;letter-spacing:-0.14px;}
#t2g_95{left:420px;bottom:226px;letter-spacing:-0.15px;}
#t2h_95{left:513px;bottom:226px;letter-spacing:-0.11px;word-spacing:-0.68px;}
#t2i_95{left:513px;bottom:209px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2j_95{left:513px;bottom:188px;letter-spacing:-0.12px;}
#t2k_95{left:82px;bottom:163px;letter-spacing:-0.17px;}
#t2l_95{left:139px;bottom:163px;letter-spacing:-0.17px;}
#t2m_95{left:190px;bottom:163px;letter-spacing:-0.14px;}
#t2n_95{left:420px;bottom:163px;letter-spacing:-0.15px;}
#t2o_95{left:513px;bottom:163px;letter-spacing:-0.11px;}
#t2p_95{left:513px;bottom:142px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2q_95{left:513px;bottom:121px;letter-spacing:-0.12px;}
#t2r_95{left:191px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t2s_95{left:268px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2t_95{left:101px;bottom:1025px;letter-spacing:-0.12px;}
#t2u_95{left:102px;bottom:1008px;letter-spacing:-0.14px;}
#t2v_95{left:218px;bottom:1008px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2w_95{left:436px;bottom:1025px;letter-spacing:-0.15px;}
#t2x_95{left:438px;bottom:1008px;letter-spacing:-0.14px;}
#t2y_95{left:634px;bottom:1008px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2z_95{left:88px;bottom:984px;letter-spacing:-0.17px;}
#t30_95{left:144px;bottom:984px;letter-spacing:-0.16px;}

.s1_95{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_95{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_95{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_95{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_95{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_95{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts95" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg95Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg95" style="-webkit-user-select: none;"><object width="935" height="1210" data="95/95.svg" type="image/svg+xml" id="pdf95" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_95" class="t s1_95">Vol. 4 </span><span id="t2_95" class="t s1_95">2-79 </span>
<span id="t3_95" class="t s2_95">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_95" class="t s3_95">410H </span><span id="t5_95" class="t s3_95">1040 </span><span id="t6_95" class="t s3_95">IA32_MC3_CTL </span><span id="t7_95" class="t s3_95">See Section 16.3.2.1, “IA32_MC</span><span id="t8_95" class="t s4_95">i</span><span id="t9_95" class="t s3_95">_CTL MSRs.” </span>
<span id="ta_95" class="t s3_95">411H </span><span id="tb_95" class="t s3_95">1041 </span><span id="tc_95" class="t s3_95">IA32_MC3_STATUS </span><span id="td_95" class="t s3_95">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="te_95" class="t s3_95">412H </span><span id="tf_95" class="t s3_95">1042 </span><span id="tg_95" class="t s3_95">IA32_MC3_ADDR </span><span id="th_95" class="t s3_95">Unique </span><span id="ti_95" class="t s3_95">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tj_95" class="t s3_95">The MSR_MC3_ADDR register is either not implemented </span>
<span id="tk_95" class="t s3_95">or contains no address if the ADDRV flag in the </span>
<span id="tl_95" class="t s3_95">MSR_MC3_STATUS register is clear. </span>
<span id="tm_95" class="t s3_95">When not implemented in the processor, all reads and </span>
<span id="tn_95" class="t s3_95">writes to this MSR will cause a general-protection </span>
<span id="to_95" class="t s3_95">exception. </span>
<span id="tp_95" class="t s3_95">413H </span><span id="tq_95" class="t s3_95">1043 </span><span id="tr_95" class="t s3_95">IA32_MC3_MISC </span><span id="ts_95" class="t s3_95">Unique </span><span id="tt_95" class="t s3_95">Machine Check Error Reporting Register: Contains </span>
<span id="tu_95" class="t s3_95">additional information describing the machine-check error </span>
<span id="tv_95" class="t s3_95">if the MISCV flag in the IA32_MCi_STATUS register is set. </span>
<span id="tw_95" class="t s3_95">414H </span><span id="tx_95" class="t s3_95">1044 </span><span id="ty_95" class="t s3_95">IA32_MC5_CTL </span><span id="tz_95" class="t s3_95">Unique </span><span id="t10_95" class="t s3_95">Machine Check Error Reporting Register: Controls </span>
<span id="t11_95" class="t s3_95">signaling of #MC for errors produced by a particular </span>
<span id="t12_95" class="t s3_95">hardware unit (or group of hardware units). </span>
<span id="t13_95" class="t s3_95">415H </span><span id="t14_95" class="t s3_95">1045 </span><span id="t15_95" class="t s3_95">IA32_MC5_STATUS </span><span id="t16_95" class="t s3_95">Unique </span><span id="t17_95" class="t s3_95">Machine Check Error Reporting Register: Contains </span>
<span id="t18_95" class="t s3_95">information related to a machine-check error if its VAL </span>
<span id="t19_95" class="t s3_95">(valid) flag is set. Software is responsible for clearing </span>
<span id="t1a_95" class="t s3_95">IA32_MCi_STATUS MSRs by explicitly writing 0s to them; </span>
<span id="t1b_95" class="t s3_95">writing 1s to them causes a general-protection exception. </span>
<span id="t1c_95" class="t s3_95">416H </span><span id="t1d_95" class="t s3_95">1046 </span><span id="t1e_95" class="t s3_95">IA32_MC5_ADDR </span><span id="t1f_95" class="t s3_95">Unique </span><span id="t1g_95" class="t s3_95">Machine Check Error Reporting Register: Contains the </span>
<span id="t1h_95" class="t s3_95">address of the code or data memory location that </span>
<span id="t1i_95" class="t s3_95">produced the machine-check error if the ADDRV flag in </span>
<span id="t1j_95" class="t s3_95">the IA32_MCi_STATUS register is set. </span>
<span id="t1k_95" class="t s3_95">417H </span><span id="t1l_95" class="t s3_95">1047 </span><span id="t1m_95" class="t s3_95">IA32_MC5_MISC </span><span id="t1n_95" class="t s3_95">Unique </span><span id="t1o_95" class="t s3_95">Machine Check Error Reporting Register: Contains </span>
<span id="t1p_95" class="t s3_95">additional information describing the machine-check error </span>
<span id="t1q_95" class="t s3_95">if the MISCV flag in the IA32_MCi_STATUS register is set. </span>
<span id="t1r_95" class="t s3_95">419H </span><span id="t1s_95" class="t s3_95">1045 </span><span id="t1t_95" class="t s3_95">IA32_MC6_STATUS </span><span id="t1u_95" class="t s3_95">Unique </span><span id="t1v_95" class="t s3_95">Applies to Intel Xeon processor 7400 series (processor </span>
<span id="t1w_95" class="t s3_95">signature 06_1D) only. See Section 16.3.2.2, </span>
<span id="t1x_95" class="t s3_95">“IA32_MCi_STATUS MSRS,” and Chapter 24. </span>
<span id="t1y_95" class="t s3_95">480H </span><span id="t1z_95" class="t s3_95">1152 </span><span id="t20_95" class="t s3_95">IA32_VMX_BASIC </span><span id="t21_95" class="t s3_95">Unique </span><span id="t22_95" class="t s3_95">Reporting Register of Basic VMX Capabilities (R/O) </span>
<span id="t23_95" class="t s3_95">See Table 2-2. </span>
<span id="t24_95" class="t s3_95">See Appendix A.1, “Basic VMX Information.” </span>
<span id="t25_95" class="t s3_95">481H </span><span id="t26_95" class="t s3_95">1153 </span><span id="t27_95" class="t s3_95">IA32_VMX_PINBASED_CTLS </span><span id="t28_95" class="t s3_95">Unique </span><span id="t29_95" class="t s3_95">Capability Reporting Register of Pin-Based VM-Execution </span>
<span id="t2a_95" class="t s3_95">Controls (R/O) </span>
<span id="t2b_95" class="t s3_95">See Table 2-2. </span>
<span id="t2c_95" class="t s3_95">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t2d_95" class="t s3_95">482H </span><span id="t2e_95" class="t s3_95">1154 </span><span id="t2f_95" class="t s3_95">IA32_VMX_PROCBASED_CTLS </span><span id="t2g_95" class="t s3_95">Unique </span><span id="t2h_95" class="t s3_95">Capability Reporting Register of Primary Processor-Based </span>
<span id="t2i_95" class="t s3_95">VM-Execution Controls (R/O) </span>
<span id="t2j_95" class="t s3_95">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t2k_95" class="t s3_95">483H </span><span id="t2l_95" class="t s3_95">1155 </span><span id="t2m_95" class="t s3_95">IA32_VMX_EXIT_CTLS </span><span id="t2n_95" class="t s3_95">Unique </span><span id="t2o_95" class="t s3_95">Capability Reporting Register of VM-Exit Controls (R/O) </span>
<span id="t2p_95" class="t s3_95">See Table 2-2. </span>
<span id="t2q_95" class="t s3_95">See Appendix A.4, “VM-Exit Controls.” </span>
<span id="t2r_95" class="t s5_95">Table 2-3. </span><span id="t2s_95" class="t s5_95">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t2t_95" class="t s6_95">Register </span>
<span id="t2u_95" class="t s6_95">Address </span><span id="t2v_95" class="t s6_95">Register Name / Bit Fields </span>
<span id="t2w_95" class="t s6_95">Shared/ </span>
<span id="t2x_95" class="t s6_95">Unique </span><span id="t2y_95" class="t s6_95">Bit Description </span>
<span id="t2z_95" class="t s6_95">Hex </span><span id="t30_95" class="t s6_95">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
