Next Generation Design For Testability, Debug and Reliability Using Formal Techniques.	Sebastian Huhn 0001,Rolf Drechsler	10.1109/ITC50671.2022.00086
RCANet: Root Cause Analysis via Latent Variable Interaction Modeling for Yield Improvement.	Xiaopeng Zhang 0009,Shoubo Hu,Zhitang Chen,Shengyu Zhu 0001,Evangeline F. Y. Young,Pengyun Li,Cheng Chen,Yu Huang,Jianye Hao	10.1109/ITC50671.2022.00017
Comprehensive Power-Aware ATPG Methodology for Complex Low-Power Designs.	Khader S. Abdel-Hafez,Michael Dsouza,Likith Kumar Manchukonda,Elddie Tsai,Karthikeyan Natarajan,Ting-Pu Tai,Wenhao Hsueh,Smith Lai	10.1109/ITC50671.2022.00041
Compact Functional Test Generation for Memristive Deep Learning Implementations using Approximate Gradient Ranking.	Soyed Tuhin Ahmed,Mehdi B. Tahoori	10.1109/ITC50671.2022.00032
An innovative Strategy to Quickly Grade Functional Test Programs.	Francesco Angione,Paolo Bernardi,A. Calabrese,Lorenzo Cardone,A. Niccoletti,Davide Piumatti,Stefano Quer,Davide Appello,Vincenzo Tancorre,Roberto Ugioli	10.1109/ITC50671.2022.00044
A Novel Protection Technique for Embedded Memories with Optimized PPA.	Costas Argyrides,Vilas Sridharan,Hayk Danoyan,Gurgen Harutyunyan,Yervant Zorian	10.1109/ITC50671.2022.00089
Unsupervised Learning-based Early Anomaly Detection in AMS Circuits of Automotive SoCs.	Ayush Arunachalam,Athulya Kizhakkayil,Shamik Kundu,Arnab Raha,Suvadeep Banerjee,Robert Jin,Fei Su,Kanad Basu	10.1109/ITC50671.2022.00031
Low Cost High Accuracy Stimulus Generator for On-chip Spectral Testing.	Kushagra Bhatheja,Shravan K. Chaganti,Degang Chen 0001,Xiankun Robert Jin,Chris C. Dao,Juxiang Ren,Abhishek Kumar,Daniel Correa,Mark Lehmann,Thomas Rodriguez,Eric Kingham,Joel R. Knight,Allan Dobbin,Scott W. Herrin,Doug Garrity	10.1109/ITC50671.2022.00063
Application of Sampling in Industrial Analog Defect Simulation.	Mayukh Bhattacharya,Beatrice Solignac,Michael Dürr	10.1109/ITC50671.2022.00051
New R&amp;R Methodology in Semiconductor Manufacturing Electrical Testing.	Lorella Bordogna,Fabio Brembilla,Alberto Pagani,Marco Spinetta	10.1109/ITC50671.2022.00048
Zero Trust Approach to IC Manufacturing and Testing.	Brian Buras,Constantinos Xanthopoulos,Ken Butler,Jason Kim 0008	10.1109/ITC50671.2022.00077
AI-Driven Assurance of Hardware IP against Reverse Engineering Attacks.	Prabuddha Chakraborty,Swarup Bhunia	10.1109/ITC50671.2022.00081
Scan-Based Test Chip Design with XOR-based C-testable Functional Blocks.	Yan-Fu Chen,Duo-Yao Kang,Kuen-Jong Lee	10.1109/ITC50671.2022.00015
Wafer Defect Pattern Classification with Explainable-Decision Tree Technique.	Ken Chau-Cheung Cheng,Katherine Shu-Min Li,Sying-Jyan Wang,Andrew Yi-Ann Huang,Chen-Shiun Lee,Leon Li-Yang Chen,Peter Yi-Yu Liao,Nova Cheng-Yen Tsai	10.1109/ITC50671.2022.00070
Improving Test Quality of Memory Chips by a Decision Tree-Based Screening Method.	Ya-Chi Cheng,Pai-Yu Tan,Cheng-Wen Wu,Ming-Der Shieh,Chien-Hui Chuang,Gordon Liao	10.1109/ITC50671.2022.00080
TAMED: Transitional Approaches for LFI Resilient State Machine Encoding.	Muhtadi Choudhury,Minyan Gao,Shahin Tajik,Domenic Forte	10.1109/ITC50671.2022.00011
A Multi-level Approach to Evaluate the Impact of GPU Permanent Faults on CNN&apos;s Reliability.	Josie E. Rodriguez Condia,Juan-David Guerrero-Balaguera,Fernando F. Dos Santos,Matteo Sonza Reorda,Paolo Rech	10.1109/ITC50671.2022.00036
A Comprehensive Learning-Based Flow for Cell-Aware Model Generation.	P. D&apos;Hondt,Aymen Ladhar,Patrick Girard 0001,Arnaud Virazel	10.1109/ITC50671.2022.00057
ADWIL: A Zero-Overhead Analog Device Watermarking Using Inherent IP Features.	Upoma Das,Md Rafid Muttaki,Mark M. Tehranipoor,Farimah Farahmandi	10.1109/ITC50671.2022.00023
GreyConE: Greybox Fuzzing + Concolic Execution Guided Test Generation for High Level Designs.	Mukta Debnath,Animesh Basak Chowdhury,Debasri Saha,Susmita Sur-Kolay	10.1109/ITC50671.2022.00059
Accurate Failure Rate Prediction Based on Gaussian Process Using WAT Data.	Makoto Eiki,Tomoki Nakamura,Masuo Kajiyama,Michiko Inoue,Michihiro Shintani	10.1109/ITC50671.2022.00075
Optimal Order Polynomial Transformation for Calibrating Systematic Errors in Multisite Testing.	Praise O. Farayola,Isaac Bruce,Shravan K. Chaganti,Abalhassan Sheikh,Srivaths Ravi 0001,Degang Chen 0001	10.1109/ITC50671.2022.00062
In-field Data Collection System through Logic BIST for large Automotive Systems-on-Chip.	Gabriele Filipponi,Giusy Iaria,Matteo Sonza Reorda,Davide Appello,Giuseppe Garozzo,Vincenzo Tancorre	10.1109/ITC50671.2022.00090
PPA Optimization of Test Points in Automotive Designs.	Brian Foutz,Sarthak Singhal,Prateek Kumar Rai,Krishna Chakravadhanula,Vivek Chickermane,Bharath Nandakumar,Sameer Chillarige,Christos Papameletis,Satish Ravichandran	10.1109/ITC50671.2022.00028
Challenges for High Volume Testing of Embedded IO Interfaces in Disaggregated Microprocessor Products.	Esteban Garita-Rodríguez,Renato Rimolo-Donadio,Rafael Zamora-Salazar	10.1109/ITC50671.2022.00053
Defect-Directed Stress Testing Based on Inline Inspection Results.	Chen He,Paul Grosch,Onder Anilturk,Joyce Witowski,Carl Ford,Rahul Kalyan,John C. Robinson,David W. Price,Jay Rathert,Barry Saville,Dave Lee	10.1109/ITC50671.2022.00050
Fault Modeling and Testing of Memristor-Based Spiking Neural Networks.	Kuan-Wei Hou,Hsueh-Hung Cheng,Chi Tung,Cheng-Wen Wu,Juin-Ming Lu	10.1109/ITC50671.2022.00016
Existence of Single-Event Double-Node Upsets (SEDU) in Radiation-Hardened Latches for Sub-65nm CMOS Technologies.	Sam M.-H. Hsiao,Lowry P.-T. Wang,Aaron C.-W. Liang,Charles H.-P. Wen	10.1109/ITC50671.2022.00020
Neural Fault Analysis for SAT-based ATPG.	Junhua Huang,Hui-Ling Zhen,Naixing Wang,Hui Mao,Mingxuan Yuan,Yu Huang	10.1109/ITC50671.2022.00010
Runtime Fault Diagnostics for GPU Tensor Cores.	Saurabh Hukerikar,Nirmal R. Saxena	10.1109/ITC50671.2022.00065
Fault Diagnosis for Resistive Random-Access Memory and Monolithic Inter-tier Vias in Monolithic 3D Integration.	Shao-Chun Hung,Arjun Chaudhuri,Sanmitra Banerjee,Krishnendu Chakrabarty	10.1109/ITC50671.2022.00019
Test Generation for an Iterative Design Flow with RTL Changes.	Jerin Joe,Nilanjan Mukherjee 0001,Irith Pomeranz,Janusz Rajski	10.1109/ITC50671.2022.00039
RTL-FSMx: Fast and Accurate Finite State Machine Extraction at the RTL for Security Applications.	Rasheed Kibria,M. Sazadur Rahman,Farimah Farahmandi,Mark M. Tehranipoor	10.1109/ITC50671.2022.00024
A Path Selection Flow for Functional Path Ring Oscillators using Physical Design Data.	Tobias Kilian,Markus Hanel,Daniel Tille,Martin Huch,Ulf Schlichtmann	10.1109/ITC50671.2022.00034
Using Custom Fault Models to Improve Understanding of Silicon Failures.	Subhadip Kundu,Gaurav Bhargava,Lesly Endrinal,Lavakumar Ranganathan	10.1109/ITC50671.2022.00043
RIBoNN: Designing Robust In-Memory Binary Neural Network Accelerators.	Shamik Kundu,Akul Malhotra,Arnab Raha,Sumeet Kumar Gupta,Kanad Basu	10.1109/ITC50671.2022.00061
Diagnosing Double Faulty Chains through Failing Bit Separation.	Cheng-Sian Kuo,Bing-Han Hsieh,James Chien-Mo Li,Chris Nigh,Gaurav Bhargava,Mason Chern	10.1109/ITC50671.2022.00025
IEEE P1687.1: Extending the Network Boundaries for Test.	Michael Laisne,Alfred L. Crouch,Michele Portolan,Martin Keim,Hans Martin von Staudt,Bradford G. Van Treuren,Jeff Rearick,Songlin Zuo	10.1109/ITC50671.2022.00084
4.5 Gsps MIPI D-PHY Receiver Circuit for Automatic Test Equipment.	Seongkwan Lee,Cheolmin Park,Minho Kang,Jun Yeon Won,HyungSun Ryu,Jaemoo Choi,Byunghyun Yim	10.1109/ITC50671.2022.00073
ML-Assisted Bug Emulation Experiments for Post-Silicon Multi-Debug of AMS Circuits.	Jun-Yang Lei,Abhijit Chatterjee	10.1109/ITC50671.2022.00035
Optimization of Tests for Managing Silicon Defects in Data Centers.	David P. Lerner,Benson Inkley,Shubhada H. Sahasrabudhe,Ethan Hansen,Luis D. Rojas Munoz,Arjan van de Ven	10.1109/ITC50671.2022.00076
PEPR: Pseudo-Exhaustive Physically-Aware Region Testing.	Wei Li,Chris Nigh,Danielle Duvalsaint,Subhasish Mitra,Ronald D. Blanton	10.1109/ITC50671.2022.00083
Wafer Map Defect Classification Based on the Fusion of Pattern and Pixel Information.	Yiwen Liao,Raphaël Latty,Paul R. Genssler,Hussam Amrouch,Bin Yang 0009	10.1109/ITC50671.2022.00006
Efficient and Robust Resistive Open Defect Detection Based on Unsupervised Deep Learning.	Yiwen Liao,Zahra Paria Najafi-Haghi,Hans-Joachim Wunderlich,Bin Yang	10.1109/ITC50671.2022.00026
ML-Assisted VminBinning with Multiple Guard Bands for Low Power Consumption.	Wei-Chen Lin,Chun Chen,Chao-Ho Hsieh,James Chien-Mo Li,Eric Jia-Wei Fang,Sung S.-Y. Hsueh	10.1109/ITC50671.2022.00029
A Practical Online Error Detection Method for Functional Safety Using Three-Site Implications.	Kazuya Loki,Yasuyuki Kai,Kohei Miyase,Seiji Kajihara	10.1109/ITC50671.2022.00013
Fine-Grained Built-In Self-Repair Techniques for NAND Flash Memories.	Shyue-Kung Lu,Shi-Chun Tseng,Kohei Miyase	10.1109/ITC50671.2022.00047
Fault Resilience Techniques for Flash Memory of DNN Accelerators.	Shyue-Kung Lu,Yu-Sheng Wu,Jin-Hua Hong,Kohei Miyase	10.1109/ITC50671.2022.00079
Efficient Low Cost Alternative Testing of Analog Crossbar Arrays for Deep Neural Networks.	Kwondo Ma,Anurup Saha,Chandramouli N. Amarnath,Abhijit Chatterjee	10.1109/ITC50671.2022.00060
In search of Vmin for dynamic power managmenet and reliable operation in mission mode.	Firooz Massoudi	10.1109/ITC50671.2022.00093
An Efficient Test Strategy for Detection of Electromigration Impact in Advanced FinFET Memories.	Mahta Mayahinia,Mehdi B. Tahoori,Gurgen Harutyunyan,Grigor Tshagharyan,Karen Amirkhanyan	10.1109/ITC50671.2022.00091
Analyzing the Electromigration Challenges of Computation in Resistive Memories.	Mahta Mayahinia,Mehdi B. Tahoori,Manu Perumkunnil,Kristof Croes,Francky Catthoor	10.1109/ITC50671.2022.00067
Industry Evaluation of Reversible Scan Chain Diagnosis.	Soumya Mittal,Szczepan Urban,Kun Young Chung,Jakub Janicki,Wu-Tung Cheng,Martin Parley,Manish Sharma,Shaun Nicholson	10.1109/ITC50671.2022.00049
DIST: Deterministic In-System Test with X-masking.	Grzegorz Mrugalski,Janusz Rajski,Jerzy Tyszer,Bartosz Wlodarczak	10.1109/ITC50671.2022.00008
Scaling physically aware logic diagnosis to complex high volume 7nm server processors.	Bharath Nandakumar,Madhur Maheshwari,Sameer Chillarige,Robert Redburn,Jeff Zimmerman,Nicholai L&apos;Esperance,Edward Dziarcak	10.1109/ITC50671.2022.00042
DEFCON: Defect Acceleration through Content Optimization.	Suriyaprakash Natarajan,Abhijit Sathaye,Chaitali Oak,Nipun Chaplot,Suvadeep Banerjee	10.1109/ITC50671.2022.00038
Improving structural coverage of functional tests with checkpoint signature computation.	Benjamin Niewenhuis,Devanathan Varadarajan	10.1109/ITC50671.2022.00078
Virtual Prototyping: Closing the digital gap between product requirements and post-Si verification.	Thomas Nirmaier,Manuel Harrant,Marc Huppmann,Wendy You,Georg Pelz	10.1109/ITC50671.2022.00072
DFT-Enhanced Test Scheme for Spin-Transfer-Torque (STT) MRAMs.	Ze-Wei Pan,Jin-Fu Li	10.1109/ITC50671.2022.00058
High Speed IO Access for Test forms the foundation for Silicon Lifecycle Management.	Amit Pandey,Brendan Tully,Karthikeyan Natarajan	10.1109/ITC50671.2022.00092
The Impact of On-chip Training to Adversarial Attacks in Memristive Crossbar Arrays.	Bijay Raj Paudel,Spyros Tragoudas	10.1109/ITC50671.2022.00064
Transforming an $n$-Detection Test Set into a Test Set for a Variety of Fault Models.	Irith Pomeranz	10.1109/ITC50671.2022.00055
Circuit-to-Circuit Attacks in SoCs via Trojan-Infected IEEE 1687 Test Infrastructure.	Michele Portolan,Antonios Pavlidis,Giorgio Di Natale,Eric Faehn,Haralampos-G. Stratigopoulos	10.1109/ITC50671.2022.00068
Hardware Root of Trust for SSN-basedDFT Ecosystems.	Janusz Rajski,Maciej Trawka,Jerzy Tyszer,Bartosz Wlodarczak	10.1109/ITC50671.2022.00056
Error Model (EM) - A New Way of Doing Fault Simulation.	Nirmal R. Saxena,Atieh Lotfi	10.1109/ITC50671.2022.00040
DeepTPI: Test Point Insertion with Deep Reinforcement Learning.	Zhengyuan Shi,Min Li 0019,Sadaf Khan,Liuzheng Wang,Naixing Wang,Yu Huang,Qiang Xu 0001	10.1109/ITC50671.2022.00027
Understanding Vmin Failures for Improved Testing of Timing Marginalities.	Adit D. Singh	10.1109/ITC50671.2022.00046
Accelerating RRAM Testing with a Low-cost Computation-in-Memory based DFT.	Abhairaj Singh,Moritz Fieback,Rajendra Bishnoi,Filip Bradaric,Anteneh Gebregiorgis,Rajiv V. Joshi,Said Hamdioui	10.1109/ITC50671.2022.00085
Multi-die Parallel Test Fabric for Scalability and Pattern Reusability.	Arani Sinha,Yonsang Cho,Jon Easter,Meizel V. Leiva Rojas	10.1109/ITC50671.2022.00033
Yield-Enhanced Probe Head Cleaning with AI-Driven Image and Signal Integrity Pattern Recognition for Wafer Test.	Nadun Sinhabahu,Katherine Shu-Min Li,Jian-De Li,J. R. Wang,Sying-Jyan Wang	10.1109/ITC50671.2022.00071
Enhanced Data Pattern to Detect Defects in Flash Memory Address Decoder.	Weng Joe Soh,Chen He	10.1109/ITC50671.2022.00069
Testing of Analog Circuits using Statistical and Machine Learning Techniques.	Supriyo Srimani,Hafizur Rahaman 0001	10.1109/ITC50671.2022.00087
Low Capture Power At-Speed Test with Local Hot Spot Analysis to Reduce Over-Test.	Ankush Srivastava,Jais Abraham	10.1109/ITC50671.2022.00052
Probeless DfT Scheme for Testing 20k I/Os of an Automotive Micro-LED Headlamp Driver IC.	Hans Martin von Staudt,Luai Tarek Elnawawy,Sarah Wang,Larry Ping,Jung Woo Choi	10.1109/ITC50671.2022.00045
High-Coverage DfT and Reliability Enhancements for Automotive Floating Gate OTP Beyond AEC-Q100.	Hans Martin von Staudt,Franz Schuler,Rohitaswa Bhattacharya,Justin Wei-Lin Cheng,Cheng-Da Huang,Parker Chih-Chun Chen	10.1109/ITC50671.2022.00088
Reliability Study of 14 nm Scan Chains and Its Application to Hardware Security.	Franco Stellari,Peilin Song	10.1109/ITC50671.2022.00009
Automatic Structural Test Generation for Analog Circuits using Neural Twins.	Jonti Talukdar,Arjun Chaudhuri,Mayukh Bhattacharya,Krishnendu Chakrabarty	10.1109/ITC50671.2022.00022
Improvements in Automated IC Socket Pin Defect Detection.	Vijayakumar Thangamariappan,Nidhi Agrawal,Jason Kim 0008,Constantinos Xanthopoulos,Ken Butler,Ira Leventhal,Joe Xiao	10.1109/ITC50671.2022.00074
Just-Enough Stress Test for Infant-Mortality Screening Using Speed Binning.	Chen-Lin Tsai,Shi-Yu Huang	10.1109/ITC50671.2022.00021
Achieving Automotive Safety Requirements through Functional In-Field Self-Test for Deep Learning Accelerators.	Takumi Uezono,Yi He 0010,Yanjing Li	10.1109/ITC50671.2022.00054
Compression-Aware ATPG.	Xing Wang,Zezhong Wang 0006,Naixing Wang,Weiwei Zhang,Yu Huang	10.1109/ITC50671.2022.00018
Modeling Challenge Covariances and Design Dependency for Efficient Attacks on Strong PUFs.	Hongfei Wang,Wei Liu 0004,Hai Jin 0001,Yu Chen,Wenjie Cai	10.1109/ITC50671.2022.00007
Transient Fault Pruning for Effective Candidate Reduction in Functional Debugging.	Dun-An Yang,Jing-Jia Liou,Harry H. Chen	10.1109/ITC50671.2022.00014
Language Driven Analytics for Failure Pattern Feedforward and Feedback.	Min Jian Yang,Yueling Zeng,Li-C. Wang	10.1109/ITC50671.2022.00037
Fault-coverage Maximizing March Tests for Memory Testing.	Feng Yun,Yunkun Lin,Lou Yunfei,Lei Gao,Vaibhav Gera,Boxuan Li,Vennela Chowdary Nekkanti,Aditya Rajendra Pharande,Kunal Sheth,Meghana Thommondru,Guizhong Ye,Sandeep Gupta	10.1109/ITC50671.2022.00066
Reusing IEEE 1687-Compatible Instruments and Sub-Networks over a System Bus.	Farrokh Ghani Zadegan,Zilin Zhang,Kim Petersén,Erik Larsson	10.1109/ITC50671.2022.00030
Configurable BISR Chain For Fast Repair Data Loading.	Wei Zou,Benoit Nadeau-Dostie	10.1109/ITC50671.2022.00012
IEEE International Test Conference, ITC 2022, Anaheim, CA, USA, September 23-30, 2022		10.1109/ITC50671.2022
