0.7
2020.2
Apr 18 2022
15:53:03
/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sim_1/imports/lab3_v2/add_sub_sim.sv,1665806960,systemVerilog,,,,add_sub_display_sim,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/add_sub_display.sv,1665811580,systemVerilog,,/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/adder_4bit.sv,,add_sub_struct,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/adder_4bit.sv,1665800694,systemVerilog,,/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/full_adder.sv,,Adder_4bit,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/full_adder.sv,1665800694,systemVerilog,,/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/new/half_adder.sv,,Full_Adder,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/limit_val.sv,1665800694,systemVerilog,,/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/new/negSeg.sv,,limit_val,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/seg7.sv,1665805167,systemVerilog,,/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sim_1/imports/lab3_v2/add_sub_sim.sv,,seg7,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/new/4bit2selMux.sv,1665800694,systemVerilog,,/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/add_sub_display.sv,,Mux4bit2sel,,uvm,,,,,,
,,,,/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/limit_val.sv,,half_adder,,,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/new/negSeg.sv,1665805577,systemVerilog,,/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/new/num_2_display.sv,,negSeg,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/new/num_2_display.sv,1665800694,systemVerilog,,/home/brianm/Documents/Repos/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/seg7.sv,,num_2_display,,uvm,,,,,,
