<html>

<head>
    <meta charset="utf-8" />
<meta name="description" content="" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>
    学习笔记 | 1/2顶点
</title>
<link rel="shortcut icon" href="https://halftop.github.io/favicon.ico?v=1563354732707">
<!-- <link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.7.2/css/all.css" integrity="sha384-fnmOCqbTlWIlj8LyTjo7mOUStjsKC4pOpQbqyi7RrhN7udi9RwhKkMHpvLbHG9Sr" crossorigin="anonymous"> -->
<link href="https://cdn.bootcss.com/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/katex.min.css">
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">
<!-- js -->
<script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script>
<script src="https://halftop.github.io/media/js/jquery.sticky-sidebar.min.js"></script>
<script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>
<script src="https://cdn.bootcss.com/moment.js/2.23.0/moment.min.js"></script>


</head>

<body>
    <div class="main">
        <div class="header">
    <div class="nav">
        <div class="logo">
            <a href="https://halftop.github.io">
                <img class="avatar" src="https://halftop.github.io/images/avatar.png?v=1563354732707" alt="">
            </a>
            <div class="site-title">
                <h1>
                    1/2顶点
                </h1>
            </div>
        </div>
        <span class="menu-btn fa fa-align-justify"></span>
        <div class="menu-container">
            <ul>
                
                    
                            <li>
                                <a href="/" class="menu">
                                    首页
                                </a>
                            </li>
                            
                                
                    
                            <li>
                                <a href="/archives" class="menu">
                                    归档
                                </a>
                            </li>
                            
                                
                    
                            <li>
                                <a href="/tags" class="menu">
                                    标签
                                </a>
                            </li>
                            
                                
                    
                            <li>
                                <a href="/post/about" class="menu">
                                    关于
                                </a>
                            </li>
                            
                                
            </ul>
        </div>
    </div>
</div>

<script>
    $(document).ready(function() {
        $(".menu-btn").click(function() {
            $(".menu-container").slideToggle();
        });
        $(window).resize(function() {

            if (window.matchMedia('(min-width: 960px)').matches) {
                $(".menu-container").css('display', 'block')
            } else {
                $(".menu-container").css('display', 'none')
            }

        });
    });
</script>

            <div id="main-content" class="post-container main-container">
                <div id="content" class="main-container-left">
                    
    <div class="i-card">
        <b>标签：#
        学习笔记</b>
    </div>
    
        
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/STA_junior">
                        数字电路时序初步及最小时钟周期计算
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-07-12</time>
                    
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-success">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-other_1">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-error">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="几个时间概念">几个时间概念</h2>
<p><span class="katex"><span class="katex-mathml"><math><semantics><mrow><msub><mi>T</mi><mrow><mi>c</mi><mi>l</mi><mi>k</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{clk}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.83333em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.13889em;">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.33610799999999996em;"><span style="top:-2.5500000000000003em;margin-left:-0.13889em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">c</span><span class="mord mathdefault mtight" style="margin-right:0.01968em;">l</span><span class="mord mathdefault mtight" style="margin-right:0.03148em;">k</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span>:时钟周期。两个时钟上升沿之间的时间。</p>
<p><span class="katex"><span class="katex-mathml"><math><semantics><mrow><msub><mi>T</mi><mrow><mi>c</mi><mi>o</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{co}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.83333em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.13889em;">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.151392em;"><span style="top:-2.5500000000000003em;margin-left:-0.13889em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">c</span><span class="mord mathdefault mtight">o</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span> / <span class="katex"><span class="katex-mathml"><math><semantics><mrow><msub><mi>T</mi><mrow><mi>c</mi><mi>t</mi><mi>o</mi><mi>q</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{ctoq}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.969438em;vertical-align:-0.286108em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.13889em;">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.28055599999999997em;"><span style="top:-2.5500000000000003em;margin-left:-0.13889em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">c</span><span class="mord mathdefault mtight">t</span><span class="mord mathdefault mtight">o</span><span class="mord mathdefault mtight" style="margin-right:0.03588em;">q</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.286108em;"><span></span></span></span></span></span></span></span></span></span>:寄存器更新延迟。clock output delay，时钟触发到数据输出的最大延迟时间。</p>
<p><span class="katex"><span class="katex-mathml"><math><semantics><mrow><msub><mi>T</mi><mrow><mi>g</mi><mi>a</mi><mi>t</mi><mi>e</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{gate}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.969438em;vertical-align:-0.286108em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.13889em;">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.28055599999999997em;"><span style="top:-2.5500000000000003em;margin-left:-0.13889em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight" style="margin-right:0.03588em;">g</span><span class="mord mathdefault mtight">a</span><span class="mord mathdefault mtight">t</span><span class="mord mathdefault mtight">e</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.286108em;"><span></span></span></span></span></span></span></span></span></span> / <span class="katex"><span class="katex-mathml"><math><semantics><mrow><msub><mi>T</mi><mrow><mi>d</mi><mi>a</mi><mi>t</mi><mi>a</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{data}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.83333em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.13889em;">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.33610799999999996em;"><span style="top:-2.5500000000000003em;margin-left:-0.13889em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">d</span><span class="mord mathdefault mtight">a</span><span class="mord mathdefault mtight">t</span><span class="mord mathdefault mtight">a</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span>:逻辑门的延迟。一般包括传播延迟。</p>
<p><span class="katex"><span class="katex-mathml"><math><semantics><mrow><msub><mi>T</mi><mrow><mi>s</mi><mi>e</mi><mi>t</mi><mi>u</mi><mi>p</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{setup}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.969438em;vertical-align:-0.286108em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.13889em;">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.28055599999999997em;"><span style="top:-2.5500000000000003em;margin-left:-0.13889em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">s</span><span class="mord mathdefault mtight">e</span><span class="mord mathdefault mtight">t</span><span class="mord mathdefault mtight">u</span><span class="mord mathdefault mtight">p</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.286108em;"><span></span></span></span></span></span></span></span></span></span>:触发器的建立时间。</p>
<p><span class="katex"><span class="katex-mathml"><math><semantics><mrow><msub><mi>T</mi><mrow><mi>h</mi><mi>o</mi><mi>l</mi><mi>d</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{hold}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.83333em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.13889em;">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.33610799999999996em;"><span style="top:-2.5500000000000003em;margin-left:-0.13889em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">h</span><span class="mord mathdefault mtight">o</span><span class="mord mathdefault mtight" style="margin-right:0.01968em;">l</span><span class="mord mathdefault mtight">d</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span>:触发器的保持时间。</p>
<p><span class="katex"><span class="katex-mathml"><math><semantics><mrow><msub><mi>T</mi><mrow><mi>s</mi><mi>k</mi><mi>e</mi><mi>w</mi></mrow></msub></mrow><annotation encoding="application/x-tex">T_{skew}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.83333em;vertical-align:-0.15em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.13889em;">T</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.33610799999999996em;"><span style="top:-2.5500000000000003em;margin-left:-0.13889em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathdefault mtight">s</span><span class="mord mathdefault mtight" style="margin-right:0.03148em;">k</span><span class="mord mathdefault mtight">e</span><span class="mord mathdefault mtight" style="margin-right:0.02691em;">w</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span></span></span></span>:时钟偏移。同一时钟到达不同的触发器的时钟引脚经历的路径可能存在差异，造成他们的时钟上升沿不是同时出现的，这种偏差称为时钟偏移。通过使用时钟树综合工具可以有效地减少时钟偏移，但是不能消除时钟偏移。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/STA_junior">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/Verilog_SPI">
                        SPI协议及其Verilog实现
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-06-16</time>
                    
                        <a href="https://halftop.github.io/tag/xaWEXZu1_" class="post-tag i-tag
                            i-tag-">
            #接口协议
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-banana">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-primary">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/Verilog_SPI" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/06/16/5d06357720f8c50405.png) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="简介">简介</h2>
<p>SPI(Serial Peripheral Interface)是一个串行的同步传输协议，不同于Uart和IIC，没有起始位和结束位而是以时钟沿来同步和传输；不同于采用数据包的形式，数据可以连续不中断地传输。是一种一对多的传输协议。4线SPI是全双工的接口，而3线SPI是半双工接口，本篇采用更通用的4线SPI来介绍。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/Verilog_SPI">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/Verilog-Uart">
                        Uart的Verilog实现
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-06-06</time>
                    
                        <a href="https://halftop.github.io/tag/xaWEXZu1_" class="post-tag i-tag
                            i-tag-">
            #接口协议
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-primary">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-other_3">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="概述">概述</h2>
<p>Uart是个缩写，全称是通用异步收发传输器（Universal Asynchronous Receiver/Transmitter）。单向传输只需要单线。异步传输的意思是没有同步时钟来同步发送端和接受端的数据，所以在数据之前添加起始位，之后添加结束位，以此来判断传输过程的开始和结束。当接收端检测到开始位，即开始以特定的频率来接收输入的bit位，这个特定的频率称为波特率。发送端和接收端要在大致相同的波特率下工作，才可以保证传输的正确性（最多相差10%）。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/Verilog-Uart">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99_FIFO">
                        Verilog99题-FIFO设计
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-06-03</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-error">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-primary">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_4">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-primary">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99_FIFO" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/06/03/5cf535d3d954861774.png) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的58-61题是关于FIFO设计，包括同步FIFO，异步FIFO和FIFO最小深度计算等问题。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99_FIFO">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99-57">
                        Verilog99题-57题
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-27</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-error">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_2">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-error">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99-57" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/27/5cebe50d632f975369.png) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<p>在clk a时钟域的一个单周期脉冲信号，如何正确的传递到clk b时钟域? 要考虑clk a和b的各种不同频率/相位的场景。</p>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99-57">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/amba-apb">
                        AMBA-APB总线协议学习
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-22</time>
                    
                        <a href="https://halftop.github.io/tag/xaWEXZu1_" class="post-tag i-tag
                            i-tag-other_2">
            #接口协议
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-error">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-info">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/amba-apb" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/22/5ce568005748469253.png) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="简介">简介</h2>
<blockquote>
<p>The Advanced Peripheral Bus(APB)is part of the Advanced Microcontroller Bus architecture (AMBA)protocol family. It defines a low-cost interface that is optimized for minimal consumption and reduced interface complexity.</p>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/amba-apb">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99-50to52">
                        Verilog99题-50-52题
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-20</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-other_1">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-other_1">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_4">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-warning">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99-50to52" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/20/5ce26782355c738671.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的50-52题是关于亚稳态和复位亚稳态消除问题。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99-50to52">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day13">
                        Verilog没有葵花宝典——day13（存储器）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-16</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-other_3">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_3">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-primary">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>存储名词解释</li>
<li>用verilog实现一个深度为16，位宽8bit的单端口SRAM。搭建一个仿真环境，完成初始化，读取，写入的操作。</li>
<li>接第2题，如果同时对一个地址进行读和写操作，会怎样?实际中应该如何处理?</li>
<li>使用单端口SRAM构造一个双端口同步FIFO。</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day13">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99-47to49">
                        Verilog99题-47-49题（时钟相关）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-14</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-other_3">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-info">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-other_2">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的47-49题是关于时钟。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99-47to49">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99-45to46">
                        Verilog99题——45.46题（奇、偶分频）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-10</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-banana">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-info">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-other_4">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99-45to46" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/11/5cd67ec3e184c.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol start="45">
<li>用verilog实现二分频。</li>
<li>用verilog实现三分频电路，要求输出50%占空比。</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99-45to46">Read More ~</a>
                            </div>
                </div>
            </article>
            
                <!-- 翻页 -->
                
    <div class="pagination-container">
        
                
                    <a href="https://halftop.github.io/tag/bwS6E4Jqc//page/2/" class="page-btn btn">下一页</a>
                    
    </div>
    
                </div>
                <!--  -->
                <div class="main-container-middle"></div>
                <!--  -->
                <div id="sidebar" class="main-container-right">

                    <!-- 个人信息 -->
                    
    <div class="id_card i-card">
        <div class="id_card-avatar" style="background-image: url(https://halftop.github.io/images/avatar.png?v=1563354732707)">
        </div>
        <h1 class="id_card-title">
            1/2顶点
        </h1>
        <h2 class="id_card-description">
                有输入有输出，才是正确的学习方式    
        </h2>
        <!--  -->
        <div class="id_card-sns">
            <!-- github -->
            
                <a href="https://github.com/halftop" target="_blank" rel="noopener noreferrer"><i
                class="fa fa-github"></i></a>
                
                    <!-- twitter -->
                    
                            <!-- weibo -->
                            
                                    <!-- facebook -->
                                    

        </div>
    </div>
    

                        <!-- 公告栏 -->
                        

                </div>
            </div>



            <div class="site-footer">
  <center>
 <img src="https://i.loli.net/2019/05/11/5cd67babc54e9.gif" alt="fighting and confidence" title="fighting and confidence" width="300"> 
</center> | 
  <a class="rss" href="https://halftop.github.io/atom.xml" target="_blank">RSS</a>
</div>

<script>
  hljs.initHighlightingOnLoad()
</script>

    </div>
    <script>
        $('#sidebar').stickySidebar({
            topSpacing: 80,
            // bottomSpacing: 60
        });
    </script>
</body>

</html>