<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Fri Aug  9 11:27:21 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-2000HC,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY PORT 'FT601_CLK' 100.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "FT601_CLK" 100.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.340ns
         The internal maximum frequency of the following component is 150.150 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            <A href="#@comp:FT601_CLK">FT601_CLK</A>

   Delay:               6.660ns -- based on Minimum Pulse Width
<font color=#000000> 

Passed: The following path meets requirements by 4.588ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_6_1">cdc_fifo_inst/async_fifo_6_1</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               5.225ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      5.225ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_6_1 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.187ns CE_SET requirement (totaling 9.813ns) by 4.588ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 1.162,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 1.634,EBR_R8C5.EF,R9C13B.C1,fifo_emp:CTOF_DEL, 0.408,R9C13B.C1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 2.021,R9C13B.F1,EBR_R8C21.RE,tx_active_N_326">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     1.162  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     1.634<A href="#@net:fifo_emp:EBR_R8C5.EF:R9C13B.C1:1.634">    EBR_R8C5.EF to R9C13B.C1     </A> <A href="#@net:fifo_emp">fifo_emp</A>
CTOF_DEL    ---     0.408      R9C13B.C1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     2.021<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C21.RE:2.021">      R9C13B.F1 to EBR_R8C21.RE  </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    5.225   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:1.969">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C21.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C21.CLKR:1.969">       63.PADDI to EBR_R8C21.CLKR</A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.588ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_4_3">cdc_fifo_inst/async_fifo_4_3</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               5.225ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      5.225ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_4_3 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.187ns CE_SET requirement (totaling 9.813ns) by 4.588ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 1.162,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 1.634,EBR_R8C5.EF,R9C13B.C1,fifo_emp:CTOF_DEL, 0.408,R9C13B.C1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 2.021,R9C13B.F1,EBR_R8C24.RE,tx_active_N_326">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     1.162  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     1.634<A href="#@net:fifo_emp:EBR_R8C5.EF:R9C13B.C1:1.634">    EBR_R8C5.EF to R9C13B.C1     </A> <A href="#@net:fifo_emp">fifo_emp</A>
CTOF_DEL    ---     0.408      R9C13B.C1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     2.021<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C24.RE:2.021">      R9C13B.F1 to EBR_R8C24.RE  </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    5.225   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:1.969">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C24.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C24.CLKR:1.969">       63.PADDI to EBR_R8C24.CLKR</A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.588ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_2_5">cdc_fifo_inst/async_fifo_2_5</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               5.225ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      5.225ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_2_5 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.187ns CE_SET requirement (totaling 9.813ns) by 4.588ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 1.162,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 1.634,EBR_R8C5.EF,R9C13B.C1,fifo_emp:CTOF_DEL, 0.408,R9C13B.C1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 2.021,R9C13B.F1,EBR_R8C11.RE,tx_active_N_326">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     1.162  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     1.634<A href="#@net:fifo_emp:EBR_R8C5.EF:R9C13B.C1:1.634">    EBR_R8C5.EF to R9C13B.C1     </A> <A href="#@net:fifo_emp">fifo_emp</A>
CTOF_DEL    ---     0.408      R9C13B.C1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     2.021<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C11.RE:2.021">      R9C13B.F1 to EBR_R8C11.RE  </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    5.225   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:1.969">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C11.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C11.CLKR:1.969">       63.PADDI to EBR_R8C11.CLKR</A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.588ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               5.225ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      5.225ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_0_7 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.187ns CE_SET requirement (totaling 9.813ns) by 4.588ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 1.162,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 1.634,EBR_R8C5.EF,R9C13B.C1,fifo_emp:CTOF_DEL, 0.408,R9C13B.C1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 2.021,R9C13B.F1,EBR_R8C5.RE,tx_active_N_326">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     1.162  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     1.634<A href="#@net:fifo_emp:EBR_R8C5.EF:R9C13B.C1:1.634">    EBR_R8C5.EF to R9C13B.C1     </A> <A href="#@net:fifo_emp">fifo_emp</A>
CTOF_DEL    ---     0.408      R9C13B.C1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     2.021<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C5.RE:2.021">      R9C13B.F1 to EBR_R8C5.RE   </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    5.225   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:1.969">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:1.969">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.588ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_5_2">cdc_fifo_inst/async_fifo_5_2</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               5.225ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      5.225ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_5_2 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.187ns CE_SET requirement (totaling 9.813ns) by 4.588ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 1.162,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 1.634,EBR_R8C5.EF,R9C13B.C1,fifo_emp:CTOF_DEL, 0.408,R9C13B.C1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 2.021,R9C13B.F1,EBR_R8C15.RE,tx_active_N_326">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     1.162  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     1.634<A href="#@net:fifo_emp:EBR_R8C5.EF:R9C13B.C1:1.634">    EBR_R8C5.EF to R9C13B.C1     </A> <A href="#@net:fifo_emp">fifo_emp</A>
CTOF_DEL    ---     0.408      R9C13B.C1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     2.021<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C15.RE:2.021">      R9C13B.F1 to EBR_R8C15.RE  </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    5.225   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:1.969">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C15.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C15.CLKR:1.969">       63.PADDI to EBR_R8C15.CLKR</A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.588ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_7_0">cdc_fifo_inst/async_fifo_7_0</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               5.225ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      5.225ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_7_0 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.187ns CE_SET requirement (totaling 9.813ns) by 4.588ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 1.162,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 1.634,EBR_R8C5.EF,R9C13B.C1,fifo_emp:CTOF_DEL, 0.408,R9C13B.C1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 2.021,R9C13B.F1,EBR_R8C18.RE,tx_active_N_326">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     1.162  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     1.634<A href="#@net:fifo_emp:EBR_R8C5.EF:R9C13B.C1:1.634">    EBR_R8C5.EF to R9C13B.C1     </A> <A href="#@net:fifo_emp">fifo_emp</A>
CTOF_DEL    ---     0.408      R9C13B.C1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     2.021<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C18.RE:2.021">      R9C13B.F1 to EBR_R8C18.RE  </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    5.225   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:1.969">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C18.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_7_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C18.CLKR:1.969">       63.PADDI to EBR_R8C18.CLKR</A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.588ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_1_6">cdc_fifo_inst/async_fifo_1_6</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               5.225ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      5.225ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_1_6 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.187ns CE_SET requirement (totaling 9.813ns) by 4.588ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 1.162,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 1.634,EBR_R8C5.EF,R9C13B.C1,fifo_emp:CTOF_DEL, 0.408,R9C13B.C1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 2.021,R9C13B.F1,EBR_R8C2.RE,tx_active_N_326">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     1.162  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     1.634<A href="#@net:fifo_emp:EBR_R8C5.EF:R9C13B.C1:1.634">    EBR_R8C5.EF to R9C13B.C1     </A> <A href="#@net:fifo_emp">fifo_emp</A>
CTOF_DEL    ---     0.408      R9C13B.C1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     2.021<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C2.RE:2.021">      R9C13B.F1 to EBR_R8C2.RE   </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    5.225   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:1.969">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C2.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C2.CLKR:1.969">       63.PADDI to EBR_R8C2.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.588ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_3_4">cdc_fifo_inst/async_fifo_3_4</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               5.225ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      5.225ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_3_4 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.187ns CE_SET requirement (totaling 9.813ns) by 4.588ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 1.162,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 1.634,EBR_R8C5.EF,R9C13B.C1,fifo_emp:CTOF_DEL, 0.408,R9C13B.C1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 2.021,R9C13B.F1,EBR_R8C8.RE,tx_active_N_326">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     1.162  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     1.634<A href="#@net:fifo_emp:EBR_R8C5.EF:R9C13B.C1:1.634">    EBR_R8C5.EF to R9C13B.C1     </A> <A href="#@net:fifo_emp">fifo_emp</A>
CTOF_DEL    ---     0.408      R9C13B.C1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     2.021<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C8.RE:2.021">      R9C13B.F1 to EBR_R8C8.RE   </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    5.225   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:1.969">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C8.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C8.CLKR:1.969">       63.PADDI to EBR_R8C8.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.865ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_1_6">cdc_fifo_inst/async_fifo_1_6</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               5.225ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      5.225ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_1_6 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.090ns CE_SET requirement (totaling 10.090ns) by 4.865ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 1.162,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 1.634,EBR_R8C5.EF,R9C13B.C1,fifo_emp:CTOF_DEL, 0.408,R9C13B.C1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 2.021,R9C13B.F1,EBR_R8C2.ORE,tx_active_N_326">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     1.162  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     1.634<A href="#@net:fifo_emp:EBR_R8C5.EF:R9C13B.C1:1.634">    EBR_R8C5.EF to R9C13B.C1     </A> <A href="#@net:fifo_emp">fifo_emp</A>
CTOF_DEL    ---     0.408      R9C13B.C1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     2.021<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C2.ORE:2.021">      R9C13B.F1 to EBR_R8C2.ORE  </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    5.225   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:1.969">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C2.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C2.CLKR:1.969">       63.PADDI to EBR_R8C2.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.865ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_2_5">cdc_fifo_inst/async_fifo_2_5</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               5.225ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      5.225ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_2_5 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.090ns CE_SET requirement (totaling 10.090ns) by 4.865ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 1.162,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 1.634,EBR_R8C5.EF,R9C13B.C1,fifo_emp:CTOF_DEL, 0.408,R9C13B.C1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 2.021,R9C13B.F1,EBR_R8C11.ORE,tx_active_N_326">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     1.162  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     1.634<A href="#@net:fifo_emp:EBR_R8C5.EF:R9C13B.C1:1.634">    EBR_R8C5.EF to R9C13B.C1     </A> <A href="#@net:fifo_emp">fifo_emp</A>
CTOF_DEL    ---     0.408      R9C13B.C1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     2.021<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C11.ORE:2.021">      R9C13B.F1 to EBR_R8C11.ORE </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    5.225   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:1.969">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 1.969,63.PADDI,EBR_R8C11.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.969<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C11.CLKR:1.969">       63.PADDI to EBR_R8C11.CLKR</A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    1.969   (0.0% logic, 100.0% route), 0 logic levels.

Report:  150.150MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'sclk' 75.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "sclk" 75.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.180ns (weighted slack = 0.360ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_66">deser_inst/q__i0</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:decoder_inst/SLICE_5">decoder_inst/do_231</A>  (to <A href="#@net:sclk">sclk</A> -)

   Delay:               6.354ns  (40.9% logic, 59.1% route), 6 logic levels.

 Constraint Details:

      6.354ns physical path delay SLICE_66 to decoder_inst/SLICE_5 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.534ns) by 0.180ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.367,R7C12D.CLK,R7C12D.Q0,SLICE_66:ROUTE, 1.518,R7C12D.Q0,R6C12C.A1,enc_data_0:CTOF_DEL, 0.408,R6C12C.A1,R6C12C.F1,decoder_inst/SLICE_59:ROUTE, 0.514,R6C12C.F1,R6C12D.D0,decoder_inst/n2175:CTOOFX_DEL, 0.601,R6C12D.D0,R6C12D.OFX0,decoder_inst/i1562/SLICE_57:ROUTE, 0.522,R6C12D.OFX0,R7C12C.D0,decoder_inst/n995:CTOF_DEL, 0.408,R7C12C.D0,R7C12C.F0,SLICE_63:ROUTE, 0.351,R7C12C.F0,R7C12C.C1,decoder_inst/n4:CTOF_DEL, 0.408,R7C12C.C1,R7C12C.F1,SLICE_63:ROUTE, 0.849,R7C12C.F1,R6C13B.D0,decoder_inst/n1945:CTOF_DEL, 0.408,R6C13B.D0,R6C13B.F0,decoder_inst/SLICE_5:ROUTE, 0.000,R6C13B.F0,R6C13B.DI0,decoder_inst/do_N_312">Data path</A> SLICE_66 to decoder_inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C12D.CLK to      R7C12D.Q0 <A href="#@comp:SLICE_66">SLICE_66</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE        14     1.518<A href="#@net:enc_data_0:R7C12D.Q0:R6C12C.A1:1.518">      R7C12D.Q0 to R6C12C.A1     </A> <A href="#@net:enc_data_0">enc_data_0</A>
CTOF_DEL    ---     0.408      R6C12C.A1 to      R6C12C.F1 <A href="#@comp:decoder_inst/SLICE_59">decoder_inst/SLICE_59</A>
ROUTE         4     0.514<A href="#@net:decoder_inst/n2175:R6C12C.F1:R6C12D.D0:0.514">      R6C12C.F1 to R6C12D.D0     </A> <A href="#@net:decoder_inst/n2175">decoder_inst/n2175</A>
CTOOFX_DEL  ---     0.601      R6C12D.D0 to    R6C12D.OFX0 <A href="#@comp:decoder_inst/i1562/SLICE_57">decoder_inst/i1562/SLICE_57</A>
ROUTE         2     0.522<A href="#@net:decoder_inst/n995:R6C12D.OFX0:R7C12C.D0:0.522">    R6C12D.OFX0 to R7C12C.D0     </A> <A href="#@net:decoder_inst/n995">decoder_inst/n995</A>
CTOF_DEL    ---     0.408      R7C12C.D0 to      R7C12C.F0 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.351<A href="#@net:decoder_inst/n4:R7C12C.F0:R7C12C.C1:0.351">      R7C12C.F0 to R7C12C.C1     </A> <A href="#@net:decoder_inst/n4">decoder_inst/n4</A>
CTOF_DEL    ---     0.408      R7C12C.C1 to      R7C12C.F1 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         2     0.849<A href="#@net:decoder_inst/n1945:R7C12C.F1:R6C13B.D0:0.849">      R7C12C.F1 to R6C13B.D0     </A> <A href="#@net:decoder_inst/n1945">decoder_inst/n1945</A>
CTOF_DEL    ---     0.408      R6C13B.D0 to      R6C13B.F0 <A href="#@comp:decoder_inst/SLICE_5">decoder_inst/SLICE_5</A>
ROUTE         1     0.000<A href="#@net:decoder_inst/do_N_312:R6C13B.F0:R6C13B.DI0:0.000">      R6C13B.F0 to R6C13B.DI0    </A> <A href="#@net:decoder_inst/do_N_312">decoder_inst/do_N_312</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    6.354   (40.9% logic, 59.1% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C12D.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C12D.CLK:1.403"> BCLKDIV0.CDIVX to R7C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R6C13B.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to decoder_inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R6C13B.CLK:1.403"> BCLKDIV0.CDIVX to R6C13B.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.180ns (weighted slack = 0.360ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_66">deser_inst/q__i0</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:decoder_inst/SLICE_5">decoder_inst/do_231</A>  (to <A href="#@net:sclk">sclk</A> -)

   Delay:               6.354ns  (40.9% logic, 59.1% route), 6 logic levels.

 Constraint Details:

      6.354ns physical path delay SLICE_66 to decoder_inst/SLICE_5 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.534ns) by 0.180ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.367,R7C12D.CLK,R7C12D.Q0,SLICE_66:ROUTE, 1.518,R7C12D.Q0,R6C12C.A1,enc_data_0:CTOF_DEL, 0.408,R6C12C.A1,R6C12C.F1,decoder_inst/SLICE_59:ROUTE, 0.514,R6C12C.F1,R6C12D.D1,decoder_inst/n2175:CTOOFX_DEL, 0.601,R6C12D.D1,R6C12D.OFX0,decoder_inst/i1562/SLICE_57:ROUTE, 0.522,R6C12D.OFX0,R7C12C.D0,decoder_inst/n995:CTOF_DEL, 0.408,R7C12C.D0,R7C12C.F0,SLICE_63:ROUTE, 0.351,R7C12C.F0,R7C12C.C1,decoder_inst/n4:CTOF_DEL, 0.408,R7C12C.C1,R7C12C.F1,SLICE_63:ROUTE, 0.849,R7C12C.F1,R6C13B.D0,decoder_inst/n1945:CTOF_DEL, 0.408,R6C13B.D0,R6C13B.F0,decoder_inst/SLICE_5:ROUTE, 0.000,R6C13B.F0,R6C13B.DI0,decoder_inst/do_N_312">Data path</A> SLICE_66 to decoder_inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C12D.CLK to      R7C12D.Q0 <A href="#@comp:SLICE_66">SLICE_66</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE        14     1.518<A href="#@net:enc_data_0:R7C12D.Q0:R6C12C.A1:1.518">      R7C12D.Q0 to R6C12C.A1     </A> <A href="#@net:enc_data_0">enc_data_0</A>
CTOF_DEL    ---     0.408      R6C12C.A1 to      R6C12C.F1 <A href="#@comp:decoder_inst/SLICE_59">decoder_inst/SLICE_59</A>
ROUTE         4     0.514<A href="#@net:decoder_inst/n2175:R6C12C.F1:R6C12D.D1:0.514">      R6C12C.F1 to R6C12D.D1     </A> <A href="#@net:decoder_inst/n2175">decoder_inst/n2175</A>
CTOOFX_DEL  ---     0.601      R6C12D.D1 to    R6C12D.OFX0 <A href="#@comp:decoder_inst/i1562/SLICE_57">decoder_inst/i1562/SLICE_57</A>
ROUTE         2     0.522<A href="#@net:decoder_inst/n995:R6C12D.OFX0:R7C12C.D0:0.522">    R6C12D.OFX0 to R7C12C.D0     </A> <A href="#@net:decoder_inst/n995">decoder_inst/n995</A>
CTOF_DEL    ---     0.408      R7C12C.D0 to      R7C12C.F0 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.351<A href="#@net:decoder_inst/n4:R7C12C.F0:R7C12C.C1:0.351">      R7C12C.F0 to R7C12C.C1     </A> <A href="#@net:decoder_inst/n4">decoder_inst/n4</A>
CTOF_DEL    ---     0.408      R7C12C.C1 to      R7C12C.F1 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         2     0.849<A href="#@net:decoder_inst/n1945:R7C12C.F1:R6C13B.D0:0.849">      R7C12C.F1 to R6C13B.D0     </A> <A href="#@net:decoder_inst/n1945">decoder_inst/n1945</A>
CTOF_DEL    ---     0.408      R6C13B.D0 to      R6C13B.F0 <A href="#@comp:decoder_inst/SLICE_5">decoder_inst/SLICE_5</A>
ROUTE         1     0.000<A href="#@net:decoder_inst/do_N_312:R6C13B.F0:R6C13B.DI0:0.000">      R6C13B.F0 to R6C13B.DI0    </A> <A href="#@net:decoder_inst/do_N_312">decoder_inst/do_N_312</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    6.354   (40.9% logic, 59.1% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C12D.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C12D.CLK:1.403"> BCLKDIV0.CDIVX to R7C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R6C13B.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to decoder_inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R6C13B.CLK:1.403"> BCLKDIV0.CDIVX to R6C13B.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.242ns (weighted slack = 0.484ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_66">deser_inst/q__i0</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:decoder_inst/SLICE_2">decoder_inst/ao_228</A>  (to <A href="#@net:sclk">sclk</A> -)

   Delay:               6.292ns  (41.3% logic, 58.7% route), 6 logic levels.

 Constraint Details:

      6.292ns physical path delay SLICE_66 to decoder_inst/SLICE_2 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.534ns) by 0.242ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.367,R7C12D.CLK,R7C12D.Q0,SLICE_66:ROUTE, 1.518,R7C12D.Q0,R6C12C.A1,enc_data_0:CTOF_DEL, 0.408,R6C12C.A1,R6C12C.F1,decoder_inst/SLICE_59:ROUTE, 0.514,R6C12C.F1,R6C12D.D1,decoder_inst/n2175:CTOOFX_DEL, 0.601,R6C12D.D1,R6C12D.OFX0,decoder_inst/i1562/SLICE_57:ROUTE, 0.522,R6C12D.OFX0,R7C12C.D0,decoder_inst/n995:CTOF_DEL, 0.408,R7C12C.D0,R7C12C.F0,SLICE_63:ROUTE, 0.351,R7C12C.F0,R7C12C.C1,decoder_inst/n4:CTOF_DEL, 0.408,R7C12C.C1,R7C12C.F1,SLICE_63:ROUTE, 0.787,R7C12C.F1,R7C13B.A0,decoder_inst/n1945:CTOF_DEL, 0.408,R7C13B.A0,R7C13B.F0,decoder_inst/SLICE_2:ROUTE, 0.000,R7C13B.F0,R7C13B.DI0,decoder_inst/ao_N_315">Data path</A> SLICE_66 to decoder_inst/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C12D.CLK to      R7C12D.Q0 <A href="#@comp:SLICE_66">SLICE_66</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE        14     1.518<A href="#@net:enc_data_0:R7C12D.Q0:R6C12C.A1:1.518">      R7C12D.Q0 to R6C12C.A1     </A> <A href="#@net:enc_data_0">enc_data_0</A>
CTOF_DEL    ---     0.408      R6C12C.A1 to      R6C12C.F1 <A href="#@comp:decoder_inst/SLICE_59">decoder_inst/SLICE_59</A>
ROUTE         4     0.514<A href="#@net:decoder_inst/n2175:R6C12C.F1:R6C12D.D1:0.514">      R6C12C.F1 to R6C12D.D1     </A> <A href="#@net:decoder_inst/n2175">decoder_inst/n2175</A>
CTOOFX_DEL  ---     0.601      R6C12D.D1 to    R6C12D.OFX0 <A href="#@comp:decoder_inst/i1562/SLICE_57">decoder_inst/i1562/SLICE_57</A>
ROUTE         2     0.522<A href="#@net:decoder_inst/n995:R6C12D.OFX0:R7C12C.D0:0.522">    R6C12D.OFX0 to R7C12C.D0     </A> <A href="#@net:decoder_inst/n995">decoder_inst/n995</A>
CTOF_DEL    ---     0.408      R7C12C.D0 to      R7C12C.F0 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.351<A href="#@net:decoder_inst/n4:R7C12C.F0:R7C12C.C1:0.351">      R7C12C.F0 to R7C12C.C1     </A> <A href="#@net:decoder_inst/n4">decoder_inst/n4</A>
CTOF_DEL    ---     0.408      R7C12C.C1 to      R7C12C.F1 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         2     0.787<A href="#@net:decoder_inst/n1945:R7C12C.F1:R7C13B.A0:0.787">      R7C12C.F1 to R7C13B.A0     </A> <A href="#@net:decoder_inst/n1945">decoder_inst/n1945</A>
CTOF_DEL    ---     0.408      R7C13B.A0 to      R7C13B.F0 <A href="#@comp:decoder_inst/SLICE_2">decoder_inst/SLICE_2</A>
ROUTE         1     0.000<A href="#@net:decoder_inst/ao_N_315:R7C13B.F0:R7C13B.DI0:0.000">      R7C13B.F0 to R7C13B.DI0    </A> <A href="#@net:decoder_inst/ao_N_315">decoder_inst/ao_N_315</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    6.292   (41.3% logic, 58.7% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C12D.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C12D.CLK:1.403"> BCLKDIV0.CDIVX to R7C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C13B.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to decoder_inst/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C13B.CLK:1.403"> BCLKDIV0.CDIVX to R7C13B.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.242ns (weighted slack = 0.484ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_66">deser_inst/q__i0</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:decoder_inst/SLICE_2">decoder_inst/ao_228</A>  (to <A href="#@net:sclk">sclk</A> -)

   Delay:               6.292ns  (41.3% logic, 58.7% route), 6 logic levels.

 Constraint Details:

      6.292ns physical path delay SLICE_66 to decoder_inst/SLICE_2 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.534ns) by 0.242ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.367,R7C12D.CLK,R7C12D.Q0,SLICE_66:ROUTE, 1.518,R7C12D.Q0,R6C12C.A1,enc_data_0:CTOF_DEL, 0.408,R6C12C.A1,R6C12C.F1,decoder_inst/SLICE_59:ROUTE, 0.514,R6C12C.F1,R6C12D.D0,decoder_inst/n2175:CTOOFX_DEL, 0.601,R6C12D.D0,R6C12D.OFX0,decoder_inst/i1562/SLICE_57:ROUTE, 0.522,R6C12D.OFX0,R7C12C.D0,decoder_inst/n995:CTOF_DEL, 0.408,R7C12C.D0,R7C12C.F0,SLICE_63:ROUTE, 0.351,R7C12C.F0,R7C12C.C1,decoder_inst/n4:CTOF_DEL, 0.408,R7C12C.C1,R7C12C.F1,SLICE_63:ROUTE, 0.787,R7C12C.F1,R7C13B.A0,decoder_inst/n1945:CTOF_DEL, 0.408,R7C13B.A0,R7C13B.F0,decoder_inst/SLICE_2:ROUTE, 0.000,R7C13B.F0,R7C13B.DI0,decoder_inst/ao_N_315">Data path</A> SLICE_66 to decoder_inst/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C12D.CLK to      R7C12D.Q0 <A href="#@comp:SLICE_66">SLICE_66</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE        14     1.518<A href="#@net:enc_data_0:R7C12D.Q0:R6C12C.A1:1.518">      R7C12D.Q0 to R6C12C.A1     </A> <A href="#@net:enc_data_0">enc_data_0</A>
CTOF_DEL    ---     0.408      R6C12C.A1 to      R6C12C.F1 <A href="#@comp:decoder_inst/SLICE_59">decoder_inst/SLICE_59</A>
ROUTE         4     0.514<A href="#@net:decoder_inst/n2175:R6C12C.F1:R6C12D.D0:0.514">      R6C12C.F1 to R6C12D.D0     </A> <A href="#@net:decoder_inst/n2175">decoder_inst/n2175</A>
CTOOFX_DEL  ---     0.601      R6C12D.D0 to    R6C12D.OFX0 <A href="#@comp:decoder_inst/i1562/SLICE_57">decoder_inst/i1562/SLICE_57</A>
ROUTE         2     0.522<A href="#@net:decoder_inst/n995:R6C12D.OFX0:R7C12C.D0:0.522">    R6C12D.OFX0 to R7C12C.D0     </A> <A href="#@net:decoder_inst/n995">decoder_inst/n995</A>
CTOF_DEL    ---     0.408      R7C12C.D0 to      R7C12C.F0 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.351<A href="#@net:decoder_inst/n4:R7C12C.F0:R7C12C.C1:0.351">      R7C12C.F0 to R7C12C.C1     </A> <A href="#@net:decoder_inst/n4">decoder_inst/n4</A>
CTOF_DEL    ---     0.408      R7C12C.C1 to      R7C12C.F1 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         2     0.787<A href="#@net:decoder_inst/n1945:R7C12C.F1:R7C13B.A0:0.787">      R7C12C.F1 to R7C13B.A0     </A> <A href="#@net:decoder_inst/n1945">decoder_inst/n1945</A>
CTOF_DEL    ---     0.408      R7C13B.A0 to      R7C13B.F0 <A href="#@comp:decoder_inst/SLICE_2">decoder_inst/SLICE_2</A>
ROUTE         1     0.000<A href="#@net:decoder_inst/ao_N_315:R7C13B.F0:R7C13B.DI0:0.000">      R7C13B.F0 to R7C13B.DI0    </A> <A href="#@net:decoder_inst/ao_N_315">decoder_inst/ao_N_315</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    6.292   (41.3% logic, 58.7% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C12D.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C12D.CLK:1.403"> BCLKDIV0.CDIVX to R7C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C13B.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to decoder_inst/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C13B.CLK:1.403"> BCLKDIV0.CDIVX to R7C13B.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.653ns (weighted slack = 1.306ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_82">deser_inst/q__i8</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:decoder_inst/SLICE_9">decoder_inst/ho_235</A>  (to <A href="#@net:sclk">sclk</A> -)

   Delay:               5.881ns  (40.9% logic, 59.1% route), 6 logic levels.

 Constraint Details:

      5.881ns physical path delay SLICE_82 to decoder_inst/SLICE_9 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.534ns) by 0.653ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.367,R7C13C.CLK,R7C13C.Q0,SLICE_82:ROUTE, 0.763,R7C13C.Q0,R6C12A.D1,enc_data_8:CTOF_DEL, 0.408,R6C12A.D1,R6C12A.F1,SLICE_65:ROUTE, 0.819,R6C12A.F1,R7C12B.B1,decoder_inst/n2191:CTOF_DEL, 0.408,R7C12B.B1,R7C12B.F1,SLICE_67:ROUTE, 0.741,R7C12B.F1,R7C10D.D1,decoder_inst/ior134:CTOF_DEL, 0.408,R7C10D.D1,R7C10D.F1,decoder_inst/SLICE_8:ROUTE, 0.800,R7C10D.F1,R7C10C.B1,decoder_inst/n986:CTOF_DEL, 0.408,R7C10C.B1,R7C10C.F1,decoder_inst/SLICE_9:ROUTE, 0.351,R7C10C.F1,R7C10C.C0,decoder_inst/n2170:CTOF_DEL, 0.408,R7C10C.C0,R7C10C.F0,decoder_inst/SLICE_9:ROUTE, 0.000,R7C10C.F0,R7C10C.DI0,decoder_inst/ho_N_308">Data path</A> SLICE_82 to decoder_inst/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C13C.CLK to      R7C13C.Q0 <A href="#@comp:SLICE_82">SLICE_82</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         9     0.763<A href="#@net:enc_data_8:R7C13C.Q0:R6C12A.D1:0.763">      R7C13C.Q0 to R6C12A.D1     </A> <A href="#@net:enc_data_8">enc_data_8</A>
CTOF_DEL    ---     0.408      R6C12A.D1 to      R6C12A.F1 <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         3     0.819<A href="#@net:decoder_inst/n2191:R6C12A.F1:R7C12B.B1:0.819">      R6C12A.F1 to R7C12B.B1     </A> <A href="#@net:decoder_inst/n2191">decoder_inst/n2191</A>
CTOF_DEL    ---     0.408      R7C12B.B1 to      R7C12B.F1 <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.741<A href="#@net:decoder_inst/ior134:R7C12B.F1:R7C10D.D1:0.741">      R7C12B.F1 to R7C10D.D1     </A> <A href="#@net:decoder_inst/ior134">decoder_inst/ior134</A>
CTOF_DEL    ---     0.408      R7C10D.D1 to      R7C10D.F1 <A href="#@comp:decoder_inst/SLICE_8">decoder_inst/SLICE_8</A>
ROUTE         3     0.800<A href="#@net:decoder_inst/n986:R7C10D.F1:R7C10C.B1:0.800">      R7C10D.F1 to R7C10C.B1     </A> <A href="#@net:decoder_inst/n986">decoder_inst/n986</A>
CTOF_DEL    ---     0.408      R7C10C.B1 to      R7C10C.F1 <A href="#@comp:decoder_inst/SLICE_9">decoder_inst/SLICE_9</A>
ROUTE         1     0.351<A href="#@net:decoder_inst/n2170:R7C10C.F1:R7C10C.C0:0.351">      R7C10C.F1 to R7C10C.C0     </A> <A href="#@net:decoder_inst/n2170">decoder_inst/n2170</A>
CTOF_DEL    ---     0.408      R7C10C.C0 to      R7C10C.F0 <A href="#@comp:decoder_inst/SLICE_9">decoder_inst/SLICE_9</A>
ROUTE         1     0.000<A href="#@net:decoder_inst/ho_N_308:R7C10C.F0:R7C10C.DI0:0.000">      R7C10C.F0 to R7C10C.DI0    </A> <A href="#@net:decoder_inst/ho_N_308">decoder_inst/ho_N_308</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    5.881   (40.9% logic, 59.1% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C13C.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C13C.CLK:1.403"> BCLKDIV0.CDIVX to R7C13C.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C10C.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to decoder_inst/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C10C.CLK:1.403"> BCLKDIV0.CDIVX to R7C10C.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.670ns (weighted slack = 1.340ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_66">deser_inst/q__i1</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:decoder_inst/SLICE_5">decoder_inst/do_231</A>  (to <A href="#@net:sclk">sclk</A> -)

   Delay:               5.864ns  (41.0% logic, 59.0% route), 6 logic levels.

 Constraint Details:

      5.864ns physical path delay SLICE_66 to decoder_inst/SLICE_5 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.534ns) by 0.670ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.367,R7C12D.CLK,R7C12D.Q1,SLICE_66:ROUTE, 0.956,R7C12D.Q1,R7C13D.C0,enc_data_1:CTOF_DEL, 0.408,R7C13D.C0,R7C13D.F0,SLICE_68:ROUTE, 0.546,R7C13D.F0,R7C13B.B1,decoder_inst/p22_N_223:CTOF_DEL, 0.408,R7C13B.B1,R7C13B.F1,decoder_inst/SLICE_2:ROUTE, 0.617,R7C13B.F1,R7C12A.C0,decoder_inst/n955:CTOF_DEL, 0.408,R7C12A.C0,R7C12A.F0,SLICE_64:ROUTE, 0.489,R7C12A.F0,R7C12C.D1,decoder_inst/n1922:CTOF_DEL, 0.408,R7C12C.D1,R7C12C.F1,SLICE_63:ROUTE, 0.849,R7C12C.F1,R6C13B.D0,decoder_inst/n1945:CTOF_DEL, 0.408,R6C13B.D0,R6C13B.F0,decoder_inst/SLICE_5:ROUTE, 0.000,R6C13B.F0,R6C13B.DI0,decoder_inst/do_N_312">Data path</A> SLICE_66 to decoder_inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C12D.CLK to      R7C12D.Q1 <A href="#@comp:SLICE_66">SLICE_66</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE        13     0.956<A href="#@net:enc_data_1:R7C12D.Q1:R7C13D.C0:0.956">      R7C12D.Q1 to R7C13D.C0     </A> <A href="#@net:enc_data_1">enc_data_1</A>
CTOF_DEL    ---     0.408      R7C13D.C0 to      R7C13D.F0 <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.546<A href="#@net:decoder_inst/p22_N_223:R7C13D.F0:R7C13B.B1:0.546">      R7C13D.F0 to R7C13B.B1     </A> <A href="#@net:decoder_inst/p22_N_223">decoder_inst/p22_N_223</A>
CTOF_DEL    ---     0.408      R7C13B.B1 to      R7C13B.F1 <A href="#@comp:decoder_inst/SLICE_2">decoder_inst/SLICE_2</A>
ROUTE         5     0.617<A href="#@net:decoder_inst/n955:R7C13B.F1:R7C12A.C0:0.617">      R7C13B.F1 to R7C12A.C0     </A> <A href="#@net:decoder_inst/n955">decoder_inst/n955</A>
CTOF_DEL    ---     0.408      R7C12A.C0 to      R7C12A.F0 <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         2     0.489<A href="#@net:decoder_inst/n1922:R7C12A.F0:R7C12C.D1:0.489">      R7C12A.F0 to R7C12C.D1     </A> <A href="#@net:decoder_inst/n1922">decoder_inst/n1922</A>
CTOF_DEL    ---     0.408      R7C12C.D1 to      R7C12C.F1 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         2     0.849<A href="#@net:decoder_inst/n1945:R7C12C.F1:R6C13B.D0:0.849">      R7C12C.F1 to R6C13B.D0     </A> <A href="#@net:decoder_inst/n1945">decoder_inst/n1945</A>
CTOF_DEL    ---     0.408      R6C13B.D0 to      R6C13B.F0 <A href="#@comp:decoder_inst/SLICE_5">decoder_inst/SLICE_5</A>
ROUTE         1     0.000<A href="#@net:decoder_inst/do_N_312:R6C13B.F0:R6C13B.DI0:0.000">      R6C13B.F0 to R6C13B.DI0    </A> <A href="#@net:decoder_inst/do_N_312">decoder_inst/do_N_312</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    5.864   (41.0% logic, 59.0% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C12D.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C12D.CLK:1.403"> BCLKDIV0.CDIVX to R7C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R6C13B.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to decoder_inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R6C13B.CLK:1.403"> BCLKDIV0.CDIVX to R6C13B.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.732ns (weighted slack = 1.464ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_66">deser_inst/q__i1</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:decoder_inst/SLICE_2">decoder_inst/ao_228</A>  (to <A href="#@net:sclk">sclk</A> -)

   Delay:               5.802ns  (41.5% logic, 58.5% route), 6 logic levels.

 Constraint Details:

      5.802ns physical path delay SLICE_66 to decoder_inst/SLICE_2 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.534ns) by 0.732ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.367,R7C12D.CLK,R7C12D.Q1,SLICE_66:ROUTE, 0.956,R7C12D.Q1,R7C13D.C0,enc_data_1:CTOF_DEL, 0.408,R7C13D.C0,R7C13D.F0,SLICE_68:ROUTE, 0.546,R7C13D.F0,R7C13B.B1,decoder_inst/p22_N_223:CTOF_DEL, 0.408,R7C13B.B1,R7C13B.F1,decoder_inst/SLICE_2:ROUTE, 0.617,R7C13B.F1,R7C12A.C0,decoder_inst/n955:CTOF_DEL, 0.408,R7C12A.C0,R7C12A.F0,SLICE_64:ROUTE, 0.489,R7C12A.F0,R7C12C.D1,decoder_inst/n1922:CTOF_DEL, 0.408,R7C12C.D1,R7C12C.F1,SLICE_63:ROUTE, 0.787,R7C12C.F1,R7C13B.A0,decoder_inst/n1945:CTOF_DEL, 0.408,R7C13B.A0,R7C13B.F0,decoder_inst/SLICE_2:ROUTE, 0.000,R7C13B.F0,R7C13B.DI0,decoder_inst/ao_N_315">Data path</A> SLICE_66 to decoder_inst/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C12D.CLK to      R7C12D.Q1 <A href="#@comp:SLICE_66">SLICE_66</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE        13     0.956<A href="#@net:enc_data_1:R7C12D.Q1:R7C13D.C0:0.956">      R7C12D.Q1 to R7C13D.C0     </A> <A href="#@net:enc_data_1">enc_data_1</A>
CTOF_DEL    ---     0.408      R7C13D.C0 to      R7C13D.F0 <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.546<A href="#@net:decoder_inst/p22_N_223:R7C13D.F0:R7C13B.B1:0.546">      R7C13D.F0 to R7C13B.B1     </A> <A href="#@net:decoder_inst/p22_N_223">decoder_inst/p22_N_223</A>
CTOF_DEL    ---     0.408      R7C13B.B1 to      R7C13B.F1 <A href="#@comp:decoder_inst/SLICE_2">decoder_inst/SLICE_2</A>
ROUTE         5     0.617<A href="#@net:decoder_inst/n955:R7C13B.F1:R7C12A.C0:0.617">      R7C13B.F1 to R7C12A.C0     </A> <A href="#@net:decoder_inst/n955">decoder_inst/n955</A>
CTOF_DEL    ---     0.408      R7C12A.C0 to      R7C12A.F0 <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         2     0.489<A href="#@net:decoder_inst/n1922:R7C12A.F0:R7C12C.D1:0.489">      R7C12A.F0 to R7C12C.D1     </A> <A href="#@net:decoder_inst/n1922">decoder_inst/n1922</A>
CTOF_DEL    ---     0.408      R7C12C.D1 to      R7C12C.F1 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         2     0.787<A href="#@net:decoder_inst/n1945:R7C12C.F1:R7C13B.A0:0.787">      R7C12C.F1 to R7C13B.A0     </A> <A href="#@net:decoder_inst/n1945">decoder_inst/n1945</A>
CTOF_DEL    ---     0.408      R7C13B.A0 to      R7C13B.F0 <A href="#@comp:decoder_inst/SLICE_2">decoder_inst/SLICE_2</A>
ROUTE         1     0.000<A href="#@net:decoder_inst/ao_N_315:R7C13B.F0:R7C13B.DI0:0.000">      R7C13B.F0 to R7C13B.DI0    </A> <A href="#@net:decoder_inst/ao_N_315">decoder_inst/ao_N_315</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    5.802   (41.5% logic, 58.5% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C12D.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C12D.CLK:1.403"> BCLKDIV0.CDIVX to R7C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C13B.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to decoder_inst/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C13B.CLK:1.403"> BCLKDIV0.CDIVX to R7C13B.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.735ns (weighted slack = 1.470ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_66">deser_inst/q__i1</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:decoder_inst/SLICE_5">decoder_inst/do_231</A>  (to <A href="#@net:sclk">sclk</A> -)

   Delay:               5.799ns  (41.5% logic, 58.5% route), 6 logic levels.

 Constraint Details:

      5.799ns physical path delay SLICE_66 to decoder_inst/SLICE_5 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.534ns) by 0.735ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.367,R7C12D.CLK,R7C12D.Q1,SLICE_66:ROUTE, 0.956,R7C12D.Q1,R7C13D.C1,enc_data_1:CTOF_DEL, 0.408,R7C13D.C1,R7C13D.F1,SLICE_68:ROUTE, 0.481,R7C13D.F1,R7C13B.D1,decoder_inst/n2158:CTOF_DEL, 0.408,R7C13B.D1,R7C13B.F1,decoder_inst/SLICE_2:ROUTE, 0.617,R7C13B.F1,R7C12A.C0,decoder_inst/n955:CTOF_DEL, 0.408,R7C12A.C0,R7C12A.F0,SLICE_64:ROUTE, 0.489,R7C12A.F0,R7C12C.D1,decoder_inst/n1922:CTOF_DEL, 0.408,R7C12C.D1,R7C12C.F1,SLICE_63:ROUTE, 0.849,R7C12C.F1,R6C13B.D0,decoder_inst/n1945:CTOF_DEL, 0.408,R6C13B.D0,R6C13B.F0,decoder_inst/SLICE_5:ROUTE, 0.000,R6C13B.F0,R6C13B.DI0,decoder_inst/do_N_312">Data path</A> SLICE_66 to decoder_inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C12D.CLK to      R7C12D.Q1 <A href="#@comp:SLICE_66">SLICE_66</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE        13     0.956<A href="#@net:enc_data_1:R7C12D.Q1:R7C13D.C1:0.956">      R7C12D.Q1 to R7C13D.C1     </A> <A href="#@net:enc_data_1">enc_data_1</A>
CTOF_DEL    ---     0.408      R7C13D.C1 to      R7C13D.F1 <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.481<A href="#@net:decoder_inst/n2158:R7C13D.F1:R7C13B.D1:0.481">      R7C13D.F1 to R7C13B.D1     </A> <A href="#@net:decoder_inst/n2158">decoder_inst/n2158</A>
CTOF_DEL    ---     0.408      R7C13B.D1 to      R7C13B.F1 <A href="#@comp:decoder_inst/SLICE_2">decoder_inst/SLICE_2</A>
ROUTE         5     0.617<A href="#@net:decoder_inst/n955:R7C13B.F1:R7C12A.C0:0.617">      R7C13B.F1 to R7C12A.C0     </A> <A href="#@net:decoder_inst/n955">decoder_inst/n955</A>
CTOF_DEL    ---     0.408      R7C12A.C0 to      R7C12A.F0 <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         2     0.489<A href="#@net:decoder_inst/n1922:R7C12A.F0:R7C12C.D1:0.489">      R7C12A.F0 to R7C12C.D1     </A> <A href="#@net:decoder_inst/n1922">decoder_inst/n1922</A>
CTOF_DEL    ---     0.408      R7C12C.D1 to      R7C12C.F1 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         2     0.849<A href="#@net:decoder_inst/n1945:R7C12C.F1:R6C13B.D0:0.849">      R7C12C.F1 to R6C13B.D0     </A> <A href="#@net:decoder_inst/n1945">decoder_inst/n1945</A>
CTOF_DEL    ---     0.408      R6C13B.D0 to      R6C13B.F0 <A href="#@comp:decoder_inst/SLICE_5">decoder_inst/SLICE_5</A>
ROUTE         1     0.000<A href="#@net:decoder_inst/do_N_312:R6C13B.F0:R6C13B.DI0:0.000">      R6C13B.F0 to R6C13B.DI0    </A> <A href="#@net:decoder_inst/do_N_312">decoder_inst/do_N_312</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    5.799   (41.5% logic, 58.5% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C12D.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C12D.CLK:1.403"> BCLKDIV0.CDIVX to R7C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R6C13B.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to decoder_inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R6C13B.CLK:1.403"> BCLKDIV0.CDIVX to R6C13B.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.737ns (weighted slack = 1.474ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_67">deser_inst/q__i3</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:decoder_inst/SLICE_5">decoder_inst/do_231</A>  (to <A href="#@net:sclk">sclk</A> -)

   Delay:               5.797ns  (44.9% logic, 55.1% route), 6 logic levels.

 Constraint Details:

      5.797ns physical path delay SLICE_67 to decoder_inst/SLICE_5 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.534ns) by 0.737ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.367,R7C12B.CLK,R7C12B.Q1,SLICE_67:ROUTE, 0.961,R7C12B.Q1,R6C12C.C1,enc_data_3:CTOF_DEL, 0.408,R6C12C.C1,R6C12C.F1,decoder_inst/SLICE_59:ROUTE, 0.514,R6C12C.F1,R6C12D.D0,decoder_inst/n2175:CTOOFX_DEL, 0.601,R6C12D.D0,R6C12D.OFX0,decoder_inst/i1562/SLICE_57:ROUTE, 0.522,R6C12D.OFX0,R7C12C.D0,decoder_inst/n995:CTOF_DEL, 0.408,R7C12C.D0,R7C12C.F0,SLICE_63:ROUTE, 0.351,R7C12C.F0,R7C12C.C1,decoder_inst/n4:CTOF_DEL, 0.408,R7C12C.C1,R7C12C.F1,SLICE_63:ROUTE, 0.849,R7C12C.F1,R6C13B.D0,decoder_inst/n1945:CTOF_DEL, 0.408,R6C13B.D0,R6C13B.F0,decoder_inst/SLICE_5:ROUTE, 0.000,R6C13B.F0,R6C13B.DI0,decoder_inst/do_N_312">Data path</A> SLICE_67 to decoder_inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C12B.CLK to      R7C12B.Q1 <A href="#@comp:SLICE_67">SLICE_67</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE        13     0.961<A href="#@net:enc_data_3:R7C12B.Q1:R6C12C.C1:0.961">      R7C12B.Q1 to R6C12C.C1     </A> <A href="#@net:enc_data_3">enc_data_3</A>
CTOF_DEL    ---     0.408      R6C12C.C1 to      R6C12C.F1 <A href="#@comp:decoder_inst/SLICE_59">decoder_inst/SLICE_59</A>
ROUTE         4     0.514<A href="#@net:decoder_inst/n2175:R6C12C.F1:R6C12D.D0:0.514">      R6C12C.F1 to R6C12D.D0     </A> <A href="#@net:decoder_inst/n2175">decoder_inst/n2175</A>
CTOOFX_DEL  ---     0.601      R6C12D.D0 to    R6C12D.OFX0 <A href="#@comp:decoder_inst/i1562/SLICE_57">decoder_inst/i1562/SLICE_57</A>
ROUTE         2     0.522<A href="#@net:decoder_inst/n995:R6C12D.OFX0:R7C12C.D0:0.522">    R6C12D.OFX0 to R7C12C.D0     </A> <A href="#@net:decoder_inst/n995">decoder_inst/n995</A>
CTOF_DEL    ---     0.408      R7C12C.D0 to      R7C12C.F0 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.351<A href="#@net:decoder_inst/n4:R7C12C.F0:R7C12C.C1:0.351">      R7C12C.F0 to R7C12C.C1     </A> <A href="#@net:decoder_inst/n4">decoder_inst/n4</A>
CTOF_DEL    ---     0.408      R7C12C.C1 to      R7C12C.F1 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         2     0.849<A href="#@net:decoder_inst/n1945:R7C12C.F1:R6C13B.D0:0.849">      R7C12C.F1 to R6C13B.D0     </A> <A href="#@net:decoder_inst/n1945">decoder_inst/n1945</A>
CTOF_DEL    ---     0.408      R6C13B.D0 to      R6C13B.F0 <A href="#@comp:decoder_inst/SLICE_5">decoder_inst/SLICE_5</A>
ROUTE         1     0.000<A href="#@net:decoder_inst/do_N_312:R6C13B.F0:R6C13B.DI0:0.000">      R6C13B.F0 to R6C13B.DI0    </A> <A href="#@net:decoder_inst/do_N_312">decoder_inst/do_N_312</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    5.797   (44.9% logic, 55.1% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C12B.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C12B.CLK:1.403"> BCLKDIV0.CDIVX to R7C12B.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R6C13B.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to decoder_inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R6C13B.CLK:1.403"> BCLKDIV0.CDIVX to R6C13B.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.737ns (weighted slack = 1.474ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_67">deser_inst/q__i3</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:decoder_inst/SLICE_5">decoder_inst/do_231</A>  (to <A href="#@net:sclk">sclk</A> -)

   Delay:               5.797ns  (44.9% logic, 55.1% route), 6 logic levels.

 Constraint Details:

      5.797ns physical path delay SLICE_67 to decoder_inst/SLICE_5 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.534ns) by 0.737ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.367,R7C12B.CLK,R7C12B.Q1,SLICE_67:ROUTE, 0.961,R7C12B.Q1,R6C12C.C1,enc_data_3:CTOF_DEL, 0.408,R6C12C.C1,R6C12C.F1,decoder_inst/SLICE_59:ROUTE, 0.514,R6C12C.F1,R6C12D.D1,decoder_inst/n2175:CTOOFX_DEL, 0.601,R6C12D.D1,R6C12D.OFX0,decoder_inst/i1562/SLICE_57:ROUTE, 0.522,R6C12D.OFX0,R7C12C.D0,decoder_inst/n995:CTOF_DEL, 0.408,R7C12C.D0,R7C12C.F0,SLICE_63:ROUTE, 0.351,R7C12C.F0,R7C12C.C1,decoder_inst/n4:CTOF_DEL, 0.408,R7C12C.C1,R7C12C.F1,SLICE_63:ROUTE, 0.849,R7C12C.F1,R6C13B.D0,decoder_inst/n1945:CTOF_DEL, 0.408,R6C13B.D0,R6C13B.F0,decoder_inst/SLICE_5:ROUTE, 0.000,R6C13B.F0,R6C13B.DI0,decoder_inst/do_N_312">Data path</A> SLICE_67 to decoder_inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C12B.CLK to      R7C12B.Q1 <A href="#@comp:SLICE_67">SLICE_67</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE        13     0.961<A href="#@net:enc_data_3:R7C12B.Q1:R6C12C.C1:0.961">      R7C12B.Q1 to R6C12C.C1     </A> <A href="#@net:enc_data_3">enc_data_3</A>
CTOF_DEL    ---     0.408      R6C12C.C1 to      R6C12C.F1 <A href="#@comp:decoder_inst/SLICE_59">decoder_inst/SLICE_59</A>
ROUTE         4     0.514<A href="#@net:decoder_inst/n2175:R6C12C.F1:R6C12D.D1:0.514">      R6C12C.F1 to R6C12D.D1     </A> <A href="#@net:decoder_inst/n2175">decoder_inst/n2175</A>
CTOOFX_DEL  ---     0.601      R6C12D.D1 to    R6C12D.OFX0 <A href="#@comp:decoder_inst/i1562/SLICE_57">decoder_inst/i1562/SLICE_57</A>
ROUTE         2     0.522<A href="#@net:decoder_inst/n995:R6C12D.OFX0:R7C12C.D0:0.522">    R6C12D.OFX0 to R7C12C.D0     </A> <A href="#@net:decoder_inst/n995">decoder_inst/n995</A>
CTOF_DEL    ---     0.408      R7C12C.D0 to      R7C12C.F0 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.351<A href="#@net:decoder_inst/n4:R7C12C.F0:R7C12C.C1:0.351">      R7C12C.F0 to R7C12C.C1     </A> <A href="#@net:decoder_inst/n4">decoder_inst/n4</A>
CTOF_DEL    ---     0.408      R7C12C.C1 to      R7C12C.F1 <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         2     0.849<A href="#@net:decoder_inst/n1945:R7C12C.F1:R6C13B.D0:0.849">      R7C12C.F1 to R6C13B.D0     </A> <A href="#@net:decoder_inst/n1945">decoder_inst/n1945</A>
CTOF_DEL    ---     0.408      R6C13B.D0 to      R6C13B.F0 <A href="#@comp:decoder_inst/SLICE_5">decoder_inst/SLICE_5</A>
ROUTE         1     0.000<A href="#@net:decoder_inst/do_N_312:R6C13B.F0:R6C13B.DI0:0.000">      R6C13B.F0 to R6C13B.DI0    </A> <A href="#@net:decoder_inst/do_N_312">decoder_inst/do_N_312</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    5.797   (44.9% logic, 55.1% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C12B.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C12B.CLK:1.403"> BCLKDIV0.CDIVX to R7C12B.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 1.403,BCLKDIV0.CDIVX,R6C13B.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to decoder_inst/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R6C13B.CLK:1.403"> BCLKDIV0.CDIVX to R6C13B.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    1.403   (0.0% logic, 100.0% route), 0 logic levels.

Report:   77.089MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'clk_int' 133.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk_int" 133.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 3.183ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20">deser_inst/ddrx4_inst/Inst5_rx_sync/STATE1_REG_Z108</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               4.203ns  (37.9% logic, 62.1% route), 4 logic levels.

 Constraint Details:

      4.203ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20 meets
      7.519ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 7.386ns) by 3.183ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.367,R9C10A.CLK,R9C10A.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:ROUTE, 1.456,R9C10A.Q0,R10C11C.A1,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0:CTOF_DEL, 0.408,R10C11C.A1,R10C11C.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.373,R10C11C.F1,R10C11C.C0,deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:CTOF_DEL, 0.408,R10C11C.C0,R10C11C.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.783,R10C11C.F0,R9C11D.B1,deser_inst/ddrx4_inst/Inst5_rx_sync/n1716:CTOF_DEL, 0.408,R9C11D.B1,R9C11D.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20:ROUTE, 0.000,R9C11D.F1,R9C11D.DI1,deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_1">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C10A.CLK to      R9C10A.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE        10     1.456<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0:R9C10A.Q0:R10C11C.A1:1.456">      R9C10A.Q0 to R10C11C.A1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0</A>
CTOF_DEL    ---     0.408     R10C11C.A1 to     R10C11C.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         5     0.373<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:R10C11C.F1:R10C11C.C0:0.373">     R10C11C.F1 to R10C11C.C0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176">deser_inst/ddrx4_inst/Inst5_rx_sync/n2176</A>
CTOF_DEL    ---     0.408     R10C11C.C0 to     R10C11C.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         1     0.783<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1716:R10C11C.F0:R9C11D.B1:0.783">     R10C11C.F0 to R9C11D.B1     </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1716">deser_inst/ddrx4_inst/Inst5_rx_sync/n1716</A>
CTOF_DEL    ---     0.408      R9C11D.B1 to      R9C11D.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_1:R9C11D.F1:R9C11D.DI1:0.000">      R9C11D.F1 to R9C11D.DI1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_1">deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_1</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    4.203   (37.9% logic, 62.1% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C10A.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C10A.CLK:3.160">        OSC.OSC to R9C10A.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C11D.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C11D.CLK:3.160">        OSC.OSC to R9C11D.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 3.477ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22">deser_inst/ddrx4_inst/Inst5_rx_sync/STAT4_REG_Z114</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               3.909ns  (40.7% logic, 59.3% route), 4 logic levels.

 Constraint Details:

      3.909ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22 meets
      7.519ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 7.386ns) by 3.477ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.367,R9C10A.CLK,R9C10A.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:ROUTE, 1.456,R9C10A.Q0,R10C11C.A1,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0:CTOF_DEL, 0.408,R10C11C.A1,R10C11C.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.264,R10C11C.F1,R10C11B.D1,deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:CTOF_DEL, 0.408,R10C11B.D1,R10C11B.F1,deser_inst/SLICE_71:ROUTE, 0.598,R10C11B.F1,R10C11D.C0,deser_inst/ddrx4_inst/Inst5_rx_sync/n1396:CTOF_DEL, 0.408,R10C11D.C0,R10C11D.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:ROUTE, 0.000,R10C11D.F0,R10C11D.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C10A.CLK to      R9C10A.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE        10     1.456<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0:R9C10A.Q0:R10C11C.A1:1.456">      R9C10A.Q0 to R10C11C.A1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0</A>
CTOF_DEL    ---     0.408     R10C11C.A1 to     R10C11C.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         5     0.264<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:R10C11C.F1:R10C11B.D1:0.264">     R10C11C.F1 to R10C11B.D1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176">deser_inst/ddrx4_inst/Inst5_rx_sync/n2176</A>
CTOF_DEL    ---     0.408     R10C11B.D1 to     R10C11B.F1 <A href="#@comp:deser_inst/SLICE_71">deser_inst/SLICE_71</A>
ROUTE         3     0.598<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1396:R10C11B.F1:R10C11D.C0:0.598">     R10C11B.F1 to R10C11D.C0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1396">deser_inst/ddrx4_inst/Inst5_rx_sync/n1396</A>
CTOF_DEL    ---     0.408     R10C11D.C0 to     R10C11D.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I:R10C11D.F0:R10C11D.DI0:0.000">     R10C11D.F0 to R10C11D.DI0   </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I">deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    3.909   (40.7% logic, 59.3% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C10A.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C10A.CLK:3.160">        OSC.OSC to R9C10A.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R10C11D.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R10C11D.CLK:3.160">        OSC.OSC to R10C11D.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 3.574ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21">deser_inst/ddrx4_inst/Inst5_rx_sync/STAT3_REG_Z112</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               3.812ns  (41.7% logic, 58.3% route), 4 logic levels.

 Constraint Details:

      3.812ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21 meets
      7.519ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 7.386ns) by 3.574ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.367,R9C10A.CLK,R9C10A.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:ROUTE, 1.456,R9C10A.Q0,R10C11C.A1,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0:CTOF_DEL, 0.408,R10C11C.A1,R10C11C.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.264,R10C11C.F1,R10C11B.D1,deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:CTOF_DEL, 0.408,R10C11B.D1,R10C11B.F1,deser_inst/SLICE_71:ROUTE, 0.501,R10C11B.F1,R10C10D.D1,deser_inst/ddrx4_inst/Inst5_rx_sync/n1396:CTOF_DEL, 0.408,R10C10D.D1,R10C10D.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:ROUTE, 0.000,R10C10D.F1,R10C10D.DI1,deser_inst/ddrx4_inst/Inst5_rx_sync/N_171_I">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C10A.CLK to      R9C10A.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE        10     1.456<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0:R9C10A.Q0:R10C11C.A1:1.456">      R9C10A.Q0 to R10C11C.A1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0</A>
CTOF_DEL    ---     0.408     R10C11C.A1 to     R10C11C.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         5     0.264<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:R10C11C.F1:R10C11B.D1:0.264">     R10C11C.F1 to R10C11B.D1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176">deser_inst/ddrx4_inst/Inst5_rx_sync/n2176</A>
CTOF_DEL    ---     0.408     R10C11B.D1 to     R10C11B.F1 <A href="#@comp:deser_inst/SLICE_71">deser_inst/SLICE_71</A>
ROUTE         3     0.501<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1396:R10C11B.F1:R10C10D.D1:0.501">     R10C11B.F1 to R10C10D.D1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1396">deser_inst/ddrx4_inst/Inst5_rx_sync/n1396</A>
CTOF_DEL    ---     0.408     R10C10D.D1 to     R10C10D.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_171_I:R10C10D.F1:R10C10D.DI1:0.000">     R10C10D.F1 to R10C10D.DI1   </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_171_I">deser_inst/ddrx4_inst/Inst5_rx_sync/N_171_I</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    3.812   (41.7% logic, 58.3% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C10A.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C10A.CLK:3.160">        OSC.OSC to R9C10A.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R10C10D.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R10C10D.CLK:3.160">        OSC.OSC to R10C10D.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 3.574ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21">deser_inst/ddrx4_inst/Inst5_rx_sync/STAT2_REG_Z110</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               3.812ns  (41.7% logic, 58.3% route), 4 logic levels.

 Constraint Details:

      3.812ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21 meets
      7.519ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 7.386ns) by 3.574ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.367,R9C10A.CLK,R9C10A.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:ROUTE, 1.456,R9C10A.Q0,R10C11C.A1,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0:CTOF_DEL, 0.408,R10C11C.A1,R10C11C.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.264,R10C11C.F1,R10C11B.D1,deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:CTOF_DEL, 0.408,R10C11B.D1,R10C11B.F1,deser_inst/SLICE_71:ROUTE, 0.501,R10C11B.F1,R10C10D.D0,deser_inst/ddrx4_inst/Inst5_rx_sync/n1396:CTOF_DEL, 0.408,R10C10D.D0,R10C10D.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:ROUTE, 0.000,R10C10D.F0,R10C10D.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/N_172_I">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C10A.CLK to      R9C10A.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE        10     1.456<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0:R9C10A.Q0:R10C11C.A1:1.456">      R9C10A.Q0 to R10C11C.A1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0</A>
CTOF_DEL    ---     0.408     R10C11C.A1 to     R10C11C.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         5     0.264<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:R10C11C.F1:R10C11B.D1:0.264">     R10C11C.F1 to R10C11B.D1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176">deser_inst/ddrx4_inst/Inst5_rx_sync/n2176</A>
CTOF_DEL    ---     0.408     R10C11B.D1 to     R10C11B.F1 <A href="#@comp:deser_inst/SLICE_71">deser_inst/SLICE_71</A>
ROUTE         3     0.501<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1396:R10C11B.F1:R10C10D.D0:0.501">     R10C11B.F1 to R10C10D.D0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1396">deser_inst/ddrx4_inst/Inst5_rx_sync/n1396</A>
CTOF_DEL    ---     0.408     R10C10D.D0 to     R10C10D.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_172_I:R10C10D.F0:R10C10D.DI0:0.000">     R10C10D.F0 to R10C10D.DI0   </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_172_I">deser_inst/ddrx4_inst/Inst5_rx_sync/N_172_I</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    3.812   (41.7% logic, 58.3% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C10A.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C10A.CLK:3.160">        OSC.OSC to R9C10A.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R10C10D.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R10C10D.CLK:3.160">        OSC.OSC to R10C10D.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 3.758ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT1_REG_Z136</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20">deser_inst/ddrx4_inst/Inst5_rx_sync/STATE1_REG_Z108</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               3.628ns  (43.9% logic, 56.1% route), 4 logic levels.

 Constraint Details:

      3.628ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20 meets
      7.519ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 7.386ns) by 3.758ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.367,R9C10C.CLK,R9C10C.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15:ROUTE, 0.881,R9C10C.Q0,R10C11C.C1,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_1:CTOF_DEL, 0.408,R10C11C.C1,R10C11C.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.373,R10C11C.F1,R10C11C.C0,deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:CTOF_DEL, 0.408,R10C11C.C0,R10C11C.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.783,R10C11C.F0,R9C11D.B1,deser_inst/ddrx4_inst/Inst5_rx_sync/n1716:CTOF_DEL, 0.408,R9C11D.B1,R9C11D.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20:ROUTE, 0.000,R9C11D.F1,R9C11D.DI1,deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_1">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C10C.CLK to      R9C10C.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE        10     0.881<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_1:R9C10C.Q0:R10C11C.C1:0.881">      R9C10C.Q0 to R10C11C.C1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_1">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_1</A>
CTOF_DEL    ---     0.408     R10C11C.C1 to     R10C11C.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         5     0.373<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:R10C11C.F1:R10C11C.C0:0.373">     R10C11C.F1 to R10C11C.C0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176">deser_inst/ddrx4_inst/Inst5_rx_sync/n2176</A>
CTOF_DEL    ---     0.408     R10C11C.C0 to     R10C11C.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         1     0.783<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1716:R10C11C.F0:R9C11D.B1:0.783">     R10C11C.F0 to R9C11D.B1     </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1716">deser_inst/ddrx4_inst/Inst5_rx_sync/n1716</A>
CTOF_DEL    ---     0.408      R9C11D.B1 to      R9C11D.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_1:R9C11D.F1:R9C11D.DI1:0.000">      R9C11D.F1 to R9C11D.DI1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_1">deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_1</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    3.628   (43.9% logic, 56.1% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C10C.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C10C.CLK:3.160">        OSC.OSC to R9C10C.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C11D.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C11D.CLK:3.160">        OSC.OSC to R9C11D.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 3.790ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_FAST2_REG_Z138</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20">deser_inst/ddrx4_inst/Inst5_rx_sync/STATE1_REG_Z108</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               3.596ns  (44.2% logic, 55.8% route), 4 logic levels.

 Constraint Details:

      3.596ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20 meets
      7.519ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 7.386ns) by 3.790ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.367,R9C10D.CLK,R9C10D.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17:ROUTE, 0.849,R9C10D.Q0,R10C11C.D1,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_FAST_2:CTOF_DEL, 0.408,R10C11C.D1,R10C11C.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.373,R10C11C.F1,R10C11C.C0,deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:CTOF_DEL, 0.408,R10C11C.C0,R10C11C.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.783,R10C11C.F0,R9C11D.B1,deser_inst/ddrx4_inst/Inst5_rx_sync/n1716:CTOF_DEL, 0.408,R9C11D.B1,R9C11D.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20:ROUTE, 0.000,R9C11D.F1,R9C11D.DI1,deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_1">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C10D.CLK to      R9C10D.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE         4     0.849<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_FAST_2:R9C10D.Q0:R10C11C.D1:0.849">      R9C10D.Q0 to R10C11C.D1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_FAST_2">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_FAST_2</A>
CTOF_DEL    ---     0.408     R10C11C.D1 to     R10C11C.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         5     0.373<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:R10C11C.F1:R10C11C.C0:0.373">     R10C11C.F1 to R10C11C.C0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176">deser_inst/ddrx4_inst/Inst5_rx_sync/n2176</A>
CTOF_DEL    ---     0.408     R10C11C.C0 to     R10C11C.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         1     0.783<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1716:R10C11C.F0:R9C11D.B1:0.783">     R10C11C.F0 to R9C11D.B1     </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1716">deser_inst/ddrx4_inst/Inst5_rx_sync/n1716</A>
CTOF_DEL    ---     0.408      R9C11D.B1 to      R9C11D.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_1:R9C11D.F1:R9C11D.DI1:0.000">      R9C11D.F1 to R9C11D.DI1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_1">deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_1</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    3.596   (44.2% logic, 55.8% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C10D.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C10D.CLK:3.160">        OSC.OSC to R9C10D.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C11D.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C11D.CLK:3.160">        OSC.OSC to R9C11D.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 3.952ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21">deser_inst/ddrx4_inst/Inst5_rx_sync/STAT3_REG_Z112</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               3.434ns  (34.4% logic, 65.6% route), 3 logic levels.

 Constraint Details:

      3.434ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21 meets
      7.519ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 7.386ns) by 3.952ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.367,R9C10A.CLK,R9C10A.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:ROUTE, 1.456,R9C10A.Q0,R10C11C.A1,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0:CTOF_DEL, 0.408,R10C11C.A1,R10C11C.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.795,R10C11C.F1,R10C10D.A1,deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:CTOF_DEL, 0.408,R10C10D.A1,R10C10D.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:ROUTE, 0.000,R10C10D.F1,R10C10D.DI1,deser_inst/ddrx4_inst/Inst5_rx_sync/N_171_I">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C10A.CLK to      R9C10A.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE        10     1.456<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0:R9C10A.Q0:R10C11C.A1:1.456">      R9C10A.Q0 to R10C11C.A1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0</A>
CTOF_DEL    ---     0.408     R10C11C.A1 to     R10C11C.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         5     0.795<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:R10C11C.F1:R10C10D.A1:0.795">     R10C11C.F1 to R10C10D.A1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176">deser_inst/ddrx4_inst/Inst5_rx_sync/n2176</A>
CTOF_DEL    ---     0.408     R10C10D.A1 to     R10C10D.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_171_I:R10C10D.F1:R10C10D.DI1:0.000">     R10C10D.F1 to R10C10D.DI1   </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_171_I">deser_inst/ddrx4_inst/Inst5_rx_sync/N_171_I</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    3.434   (34.4% logic, 65.6% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C10A.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C10A.CLK:3.160">        OSC.OSC to R9C10A.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R10C10D.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R10C10D.CLK:3.160">        OSC.OSC to R10C10D.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 3.952ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21">deser_inst/ddrx4_inst/Inst5_rx_sync/STAT2_REG_Z110</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               3.434ns  (34.4% logic, 65.6% route), 3 logic levels.

 Constraint Details:

      3.434ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21 meets
      7.519ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 7.386ns) by 3.952ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.367,R9C10A.CLK,R9C10A.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:ROUTE, 1.456,R9C10A.Q0,R10C11C.A1,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0:CTOF_DEL, 0.408,R10C11C.A1,R10C11C.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.795,R10C11C.F1,R10C10D.A0,deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:CTOF_DEL, 0.408,R10C10D.A0,R10C10D.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:ROUTE, 0.000,R10C10D.F0,R10C10D.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/N_172_I">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C10A.CLK to      R9C10A.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE        10     1.456<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0:R9C10A.Q0:R10C11C.A1:1.456">      R9C10A.Q0 to R10C11C.A1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_0</A>
CTOF_DEL    ---     0.408     R10C11C.A1 to     R10C11C.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         5     0.795<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:R10C11C.F1:R10C10D.A0:0.795">     R10C11C.F1 to R10C10D.A0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176">deser_inst/ddrx4_inst/Inst5_rx_sync/n2176</A>
CTOF_DEL    ---     0.408     R10C10D.A0 to     R10C10D.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_172_I:R10C10D.F0:R10C10D.DI0:0.000">     R10C10D.F0 to R10C10D.DI0   </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_172_I">deser_inst/ddrx4_inst/Inst5_rx_sync/N_172_I</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    3.434   (34.4% logic, 65.6% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C10A.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C10A.CLK:3.160">        OSC.OSC to R9C10A.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R10C10D.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R10C10D.CLK:3.160">        OSC.OSC to R10C10D.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.052ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT1_REG_Z136</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22">deser_inst/ddrx4_inst/Inst5_rx_sync/STAT4_REG_Z114</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               3.334ns  (47.7% logic, 52.3% route), 4 logic levels.

 Constraint Details:

      3.334ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22 meets
      7.519ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 7.386ns) by 4.052ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.367,R9C10C.CLK,R9C10C.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15:ROUTE, 0.881,R9C10C.Q0,R10C11C.C1,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_1:CTOF_DEL, 0.408,R10C11C.C1,R10C11C.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.264,R10C11C.F1,R10C11B.D1,deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:CTOF_DEL, 0.408,R10C11B.D1,R10C11B.F1,deser_inst/SLICE_71:ROUTE, 0.598,R10C11B.F1,R10C11D.C0,deser_inst/ddrx4_inst/Inst5_rx_sync/n1396:CTOF_DEL, 0.408,R10C11D.C0,R10C11D.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:ROUTE, 0.000,R10C11D.F0,R10C11D.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C10C.CLK to      R9C10C.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE        10     0.881<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_1:R9C10C.Q0:R10C11C.C1:0.881">      R9C10C.Q0 to R10C11C.C1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_1">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_1</A>
CTOF_DEL    ---     0.408     R10C11C.C1 to     R10C11C.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         5     0.264<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:R10C11C.F1:R10C11B.D1:0.264">     R10C11C.F1 to R10C11B.D1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176">deser_inst/ddrx4_inst/Inst5_rx_sync/n2176</A>
CTOF_DEL    ---     0.408     R10C11B.D1 to     R10C11B.F1 <A href="#@comp:deser_inst/SLICE_71">deser_inst/SLICE_71</A>
ROUTE         3     0.598<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1396:R10C11B.F1:R10C11D.C0:0.598">     R10C11B.F1 to R10C11D.C0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1396">deser_inst/ddrx4_inst/Inst5_rx_sync/n1396</A>
CTOF_DEL    ---     0.408     R10C11D.C0 to     R10C11D.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I:R10C11D.F0:R10C11D.DI0:0.000">     R10C11D.F0 to R10C11D.DI0   </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I">deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    3.334   (47.7% logic, 52.3% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C10C.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C10C.CLK:3.160">        OSC.OSC to R9C10C.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R10C11D.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R10C11D.CLK:3.160">        OSC.OSC to R10C11D.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 4.084ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_FAST2_REG_Z138</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22">deser_inst/ddrx4_inst/Inst5_rx_sync/STAT4_REG_Z114</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               3.302ns  (48.2% logic, 51.8% route), 4 logic levels.

 Constraint Details:

      3.302ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22 meets
      7.519ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 7.386ns) by 4.084ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.367,R9C10D.CLK,R9C10D.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17:ROUTE, 0.849,R9C10D.Q0,R10C11C.D1,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_FAST_2:CTOF_DEL, 0.408,R10C11C.D1,R10C11C.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62:ROUTE, 0.264,R10C11C.F1,R10C11B.D1,deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:CTOF_DEL, 0.408,R10C11B.D1,R10C11B.F1,deser_inst/SLICE_71:ROUTE, 0.598,R10C11B.F1,R10C11D.C0,deser_inst/ddrx4_inst/Inst5_rx_sync/n1396:CTOF_DEL, 0.408,R10C11D.C0,R10C11D.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:ROUTE, 0.000,R10C11D.F0,R10C11D.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C10D.CLK to      R9C10D.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE         4     0.849<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_FAST_2:R9C10D.Q0:R10C11C.D1:0.849">      R9C10D.Q0 to R10C11C.D1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_FAST_2">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_FAST_2</A>
CTOF_DEL    ---     0.408     R10C11C.D1 to     R10C11C.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_62</A>
ROUTE         5     0.264<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176:R10C11C.F1:R10C11B.D1:0.264">     R10C11C.F1 to R10C11B.D1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n2176">deser_inst/ddrx4_inst/Inst5_rx_sync/n2176</A>
CTOF_DEL    ---     0.408     R10C11B.D1 to     R10C11B.F1 <A href="#@comp:deser_inst/SLICE_71">deser_inst/SLICE_71</A>
ROUTE         3     0.598<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1396:R10C11B.F1:R10C11D.C0:0.598">     R10C11B.F1 to R10C11D.C0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/n1396">deser_inst/ddrx4_inst/Inst5_rx_sync/n1396</A>
CTOF_DEL    ---     0.408     R10C11D.C0 to     R10C11D.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I:R10C11D.F0:R10C11D.DI0:0.000">     R10C11D.F0 to R10C11D.DI0   </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I">deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    3.302   (48.2% logic, 51.8% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R9C10D.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R9C10D.CLK:3.160">        OSC.OSC to R9C10D.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 3.160,OSC.OSC,R10C11D.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.160<A href="#@net:clk_int:OSC.OSC:R10C11D.CLK:3.160">        OSC.OSC to R10C11D.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    3.160   (0.0% logic, 100.0% route), 0 logic levels.

Report:  230.627MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY PORT 'CLK_LANE' 300.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "CLK_LANE" 300.000000 MHz ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.833ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            <A href="#@comp:CLK_LANE">CLK_LANE</A>

   Delay:               2.500ns -- based on Minimum Pulse Width
<font color=#000000> 

Passed: The following path meets requirements by 1.276ns (weighted slack = 2.552ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_78">deser_inst/lnk_trnd_buf_i0_i3</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">ce_10</A>  (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A> -)

   Delay:               1.720ns  (45.1% logic, 54.9% route), 2 logic levels.

 Constraint Details:

      1.720ns physical path delay deser_inst/SLICE_78 to SLICE_0 meets
      1.665ns delay constraint less
     -1.464ns skew and
      0.133ns DIN_SET requirement (totaling 2.996ns) by 1.276ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:REG_DEL, 0.367,R9C13C.CLK,R9C13C.Q1,deser_inst/SLICE_78:ROUTE, 0.916,R9C13C.Q1,R9C12B.C0,deser_inst/lnk_trnd_buf_3:CTOF_DEL, 0.408,R9C12B.C0,R9C12B.F0,SLICE_0:ROUTE, 0.029,R9C12B.F0,R9C12B.DI0,LED_c">Data path</A> deser_inst/SLICE_78 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C13C.CLK to      R9C13C.Q1 <A href="#@comp:deser_inst/SLICE_78">deser_inst/SLICE_78</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         1     0.916<A href="#@net:deser_inst/lnk_trnd_buf_3:R9C13C.Q1:R9C12B.C0:0.916">      R9C13C.Q1 to R9C12B.C0     </A> <A href="#@net:deser_inst/lnk_trnd_buf_3">deser_inst/lnk_trnd_buf_3</A>
CTOF_DEL    ---     0.408      R9C12B.C0 to      R9C12B.F0 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE        11     0.029<A href="#@net:LED_c:R9C12B.F0:R9C12B.DI0:0.029">      R9C12B.F0 to R9C12B.DI0    </A> <A href="#@net:LED_c">LED_c</A> (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>)
                  --------
                    1.720   (45.1% logic, 54.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 1.123,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.452,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.417,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.856,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.324,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 1.403,BCLKDIV0.CDIVX,R9C13C.CLK,sclk">Source Clock Path</A> CLK_LANE to deser_inst/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.123         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.452<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.452">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.417  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.856<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.856">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.324  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C13C.CLK:1.403"> BCLKDIV0.CDIVX to R9C13C.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    4.575   (40.7% logic, 59.3% route), 4 logic levels.

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 1.123,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.452,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.417,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.856,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.324,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C11A.CLK,sclk:REG_DEL, 0.367,R7C11A.CLK,R7C11A.Q0,decoder_inst/SLICE_10:ROUTE, 1.097,R7C11A.Q0,R9C12B.CLK,decoder_inst/mode">Destination Clock Path</A> CLK_LANE to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.123         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.452<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.452">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.417  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.856<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.856">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.324  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C11A.CLK:1.403"> BCLKDIV0.CDIVX to R7C11A.CLK    </A> <A href="#@net:sclk">sclk</A>
REG_DEL     ---     0.367     R7C11A.CLK to      R7C11A.Q0 <A href="#@comp:decoder_inst/SLICE_10">decoder_inst/SLICE_10</A>
ROUTE         1     1.097<A href="#@net:decoder_inst/mode:R7C11A.Q0:R9C12B.CLK:1.097">      R7C11A.Q0 to R9C12B.CLK    </A> <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>
                  --------
                    6.039   (36.9% logic, 63.1% route), 5 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.401ns (weighted slack = 2.802ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_29">deser_inst/lnk_trnd_buf_i0_i1</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">ce_10</A>  (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A> -)

   Delay:               1.595ns  (48.6% logic, 51.4% route), 2 logic levels.

 Constraint Details:

      1.595ns physical path delay deser_inst/SLICE_29 to SLICE_0 meets
      1.665ns delay constraint less
     -1.464ns skew and
      0.133ns DIN_SET requirement (totaling 2.996ns) by 1.401ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:REG_DEL, 0.367,R9C12D.CLK,R9C12D.Q1,deser_inst/SLICE_29:ROUTE, 0.791,R9C12D.Q1,R9C12B.B0,deser_inst/lnk_trnd_buf_1:CTOF_DEL, 0.408,R9C12B.B0,R9C12B.F0,SLICE_0:ROUTE, 0.029,R9C12B.F0,R9C12B.DI0,LED_c">Data path</A> deser_inst/SLICE_29 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C12D.CLK to      R9C12D.Q1 <A href="#@comp:deser_inst/SLICE_29">deser_inst/SLICE_29</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         2     0.791<A href="#@net:deser_inst/lnk_trnd_buf_1:R9C12D.Q1:R9C12B.B0:0.791">      R9C12D.Q1 to R9C12B.B0     </A> <A href="#@net:deser_inst/lnk_trnd_buf_1">deser_inst/lnk_trnd_buf_1</A>
CTOF_DEL    ---     0.408      R9C12B.B0 to      R9C12B.F0 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE        11     0.029<A href="#@net:LED_c:R9C12B.F0:R9C12B.DI0:0.029">      R9C12B.F0 to R9C12B.DI0    </A> <A href="#@net:LED_c">LED_c</A> (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>)
                  --------
                    1.595   (48.6% logic, 51.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 1.123,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.452,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.417,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.856,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.324,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 1.403,BCLKDIV0.CDIVX,R9C12D.CLK,sclk">Source Clock Path</A> CLK_LANE to deser_inst/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.123         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.452<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.452">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.417  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.856<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.856">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.324  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C12D.CLK:1.403"> BCLKDIV0.CDIVX to R9C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    4.575   (40.7% logic, 59.3% route), 4 logic levels.

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 1.123,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.452,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.417,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.856,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.324,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C11A.CLK,sclk:REG_DEL, 0.367,R7C11A.CLK,R7C11A.Q0,decoder_inst/SLICE_10:ROUTE, 1.097,R7C11A.Q0,R9C12B.CLK,decoder_inst/mode">Destination Clock Path</A> CLK_LANE to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.123         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.452<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.452">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.417  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.856<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.856">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.324  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C11A.CLK:1.403"> BCLKDIV0.CDIVX to R7C11A.CLK    </A> <A href="#@net:sclk">sclk</A>
REG_DEL     ---     0.367     R7C11A.CLK to      R7C11A.Q0 <A href="#@comp:decoder_inst/SLICE_10">decoder_inst/SLICE_10</A>
ROUTE         1     1.097<A href="#@net:decoder_inst/mode:R7C11A.Q0:R9C12B.CLK:1.097">      R7C11A.Q0 to R9C12B.CLK    </A> <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>
                  --------
                    6.039   (36.9% logic, 63.1% route), 5 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.425ns (weighted slack = 2.850ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_29">deser_inst/lnk_trnd_buf_i0_i0</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">ce_10</A>  (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A> -)

   Delay:               1.571ns  (49.3% logic, 50.7% route), 2 logic levels.

 Constraint Details:

      1.571ns physical path delay deser_inst/SLICE_29 to SLICE_0 meets
      1.665ns delay constraint less
     -1.464ns skew and
      0.133ns DIN_SET requirement (totaling 2.996ns) by 1.425ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:REG_DEL, 0.367,R9C12D.CLK,R9C12D.Q0,deser_inst/SLICE_29:ROUTE, 0.767,R9C12D.Q0,R9C12B.A0,deser_inst/lnk_trnd_buf_0:CTOF_DEL, 0.408,R9C12B.A0,R9C12B.F0,SLICE_0:ROUTE, 0.029,R9C12B.F0,R9C12B.DI0,LED_c">Data path</A> deser_inst/SLICE_29 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C12D.CLK to      R9C12D.Q0 <A href="#@comp:deser_inst/SLICE_29">deser_inst/SLICE_29</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         2     0.767<A href="#@net:deser_inst/lnk_trnd_buf_0:R9C12D.Q0:R9C12B.A0:0.767">      R9C12D.Q0 to R9C12B.A0     </A> <A href="#@net:deser_inst/lnk_trnd_buf_0">deser_inst/lnk_trnd_buf_0</A>
CTOF_DEL    ---     0.408      R9C12B.A0 to      R9C12B.F0 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE        11     0.029<A href="#@net:LED_c:R9C12B.F0:R9C12B.DI0:0.029">      R9C12B.F0 to R9C12B.DI0    </A> <A href="#@net:LED_c">LED_c</A> (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>)
                  --------
                    1.571   (49.3% logic, 50.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 1.123,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.452,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.417,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.856,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.324,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 1.403,BCLKDIV0.CDIVX,R9C12D.CLK,sclk">Source Clock Path</A> CLK_LANE to deser_inst/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.123         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.452<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.452">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.417  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.856<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.856">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.324  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C12D.CLK:1.403"> BCLKDIV0.CDIVX to R9C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    4.575   (40.7% logic, 59.3% route), 4 logic levels.

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 1.123,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.452,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.417,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.856,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.324,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C11A.CLK,sclk:REG_DEL, 0.367,R7C11A.CLK,R7C11A.Q0,decoder_inst/SLICE_10:ROUTE, 1.097,R7C11A.Q0,R9C12B.CLK,decoder_inst/mode">Destination Clock Path</A> CLK_LANE to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.123         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.452<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.452">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.417  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.856<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.856">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.324  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C11A.CLK:1.403"> BCLKDIV0.CDIVX to R7C11A.CLK    </A> <A href="#@net:sclk">sclk</A>
REG_DEL     ---     0.367     R7C11A.CLK to      R7C11A.Q0 <A href="#@comp:decoder_inst/SLICE_10">decoder_inst/SLICE_10</A>
ROUTE         1     1.097<A href="#@net:decoder_inst/mode:R7C11A.Q0:R9C12B.CLK:1.097">      R7C11A.Q0 to R9C12B.CLK    </A> <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>
                  --------
                    6.039   (36.9% logic, 63.1% route), 5 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.707ns (weighted slack = 3.414ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_78">deser_inst/lnk_trnd_buf_i0_i2</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">ce_10</A>  (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A> -)

   Delay:               1.289ns  (60.1% logic, 39.9% route), 2 logic levels.

 Constraint Details:

      1.289ns physical path delay deser_inst/SLICE_78 to SLICE_0 meets
      1.665ns delay constraint less
     -1.464ns skew and
      0.133ns DIN_SET requirement (totaling 2.996ns) by 1.707ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:REG_DEL, 0.367,R9C13C.CLK,R9C13C.Q0,deser_inst/SLICE_78:ROUTE, 0.485,R9C13C.Q0,R9C12B.D0,deser_inst/lnk_trnd_buf_2:CTOF_DEL, 0.408,R9C12B.D0,R9C12B.F0,SLICE_0:ROUTE, 0.029,R9C12B.F0,R9C12B.DI0,LED_c">Data path</A> deser_inst/SLICE_78 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R9C13C.CLK to      R9C13C.Q0 <A href="#@comp:deser_inst/SLICE_78">deser_inst/SLICE_78</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         2     0.485<A href="#@net:deser_inst/lnk_trnd_buf_2:R9C13C.Q0:R9C12B.D0:0.485">      R9C13C.Q0 to R9C12B.D0     </A> <A href="#@net:deser_inst/lnk_trnd_buf_2">deser_inst/lnk_trnd_buf_2</A>
CTOF_DEL    ---     0.408      R9C12B.D0 to      R9C12B.F0 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE        11     0.029<A href="#@net:LED_c:R9C12B.F0:R9C12B.DI0:0.029">      R9C12B.F0 to R9C12B.DI0    </A> <A href="#@net:LED_c">LED_c</A> (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>)
                  --------
                    1.289   (60.1% logic, 39.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 1.123,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.452,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.417,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.856,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.324,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 1.403,BCLKDIV0.CDIVX,R9C13C.CLK,sclk">Source Clock Path</A> CLK_LANE to deser_inst/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.123         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.452<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.452">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.417  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.856<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.856">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.324  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C13C.CLK:1.403"> BCLKDIV0.CDIVX to R9C13C.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    4.575   (40.7% logic, 59.3% route), 4 logic levels.

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 1.123,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.452,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.417,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.856,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.324,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 1.403,BCLKDIV0.CDIVX,R7C11A.CLK,sclk:REG_DEL, 0.367,R7C11A.CLK,R7C11A.Q0,decoder_inst/SLICE_10:ROUTE, 1.097,R7C11A.Q0,R9C12B.CLK,decoder_inst/mode">Destination Clock Path</A> CLK_LANE to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.123         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.452<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.452">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.417  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.856<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.856">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.324  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     1.403<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C11A.CLK:1.403"> BCLKDIV0.CDIVX to R7C11A.CLK    </A> <A href="#@net:sclk">sclk</A>
REG_DEL     ---     0.367     R7C11A.CLK to      R7C11A.Q0 <A href="#@comp:decoder_inst/SLICE_10">decoder_inst/SLICE_10</A>
ROUTE         1     1.097<A href="#@net:decoder_inst/mode:R7C11A.Q0:R9C12B.CLK:1.097">      R7C11A.Q0 to R9C12B.CLK    </A> <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>
                  --------
                    6.039   (36.9% logic, 63.1% route), 5 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "FT601_CLK" 100.000000   |             |             |
MHz ;                                   |  100.000 MHz|  150.150 MHz|   0  
                                        |             |             |
FREQUENCY NET "sclk" 75.000000 MHz ;    |   75.000 MHz|   77.089 MHz|   6  
                                        |             |             |
FREQUENCY NET "clk_int" 133.000000 MHz  |             |             |
;                                       |  133.000 MHz|  230.627 MHz|   4  
                                        |             |             |
FREQUENCY PORT "CLK_LANE" 300.000000    |             |             |
MHz ;                                   |  300.000 MHz|  400.000 MHz|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 7 clocks:

Clock Domain: <A href="#@net:sclk">sclk</A>   Source: deser_inst/ddrx4_inst/Inst7_CLKDIVC.CDIVX   Loads: 48
   Covered under: FREQUENCY NET "sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk_int">clk_int</A>   Source: oscinst0.OSC
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>   Source: decoder_inst/SLICE_10.Q0
      Covered under: FREQUENCY NET "sclk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>   Source: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>   Source: FT601_CLK.PAD   Loads: 9
   Covered under: FREQUENCY PORT "FT601_CLK" 100.000000 MHz ;

Clock Domain: <A href="#@net:clk_int">clk_int</A>   Source: oscinst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "clk_int" 133.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>   Source: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA.ECLKO
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>   Source: decoder_inst/SLICE_10.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:sclk">sclk</A>   Source: deser_inst/ddrx4_inst/Inst7_CLKDIVC.CDIVX
      Covered under: FREQUENCY PORT "CLK_LANE" 300.000000 MHz ;   Transfers: 4

Clock Domain: <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>   Source: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>   Source: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>   Source: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:clk_int">clk_int</A>   Source: oscinst0.OSC
      Not reported because source and destination domains are unrelated.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 755 paths, 7 nets, and 669 connections (93.70% coverage)

