// Seed: 979860578
module module_0;
  logic [-1 : 1] id_1;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7 (1'b0),
        .id_8 (id_9[1] <-> id_10 - id_11 ? -1 : ""),
        .id_12(1'b0),
        .id_13(1)
    ),
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout logic [7:0] id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_20 :
  assert property (@(posedge -1 or posedge -1'b0) id_13)
  else;
  parameter id_21 = 1;
endmodule
