
71_Sensor_Gaz_T.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08004774  08004774  00014774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080048c4  080048c4  000148c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080048cc  080048cc  000148cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080048d0  080048d0  000148d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  080048d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001bc  20000074  08004948  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000230  08004948  00020230  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   00019991  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002bdb  00000000  00000000  00039a35  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000e3ef  00000000  00000000  0003c610  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000f88  00000000  00000000  0004aa00  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001660  00000000  00000000  0004b988  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00008eee  00000000  00000000  0004cfe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000066b6  00000000  00000000  00055ed6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005c58c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000377c  00000000  00000000  0005c608  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000084  00000000  00000000  0005fd84  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000117  00000000  00000000  0005fe08  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800475c 	.word	0x0800475c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800475c 	.word	0x0800475c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000580:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000582:	4b0a      	ldr	r3, [pc, #40]	; (80005ac <HAL_InitTick+0x2c>)
{
 8000584:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000586:	6818      	ldr	r0, [r3, #0]
 8000588:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800058c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000590:	f000 fdfc 	bl	800118c <HAL_SYSTICK_Config>
 8000594:	4604      	mov	r4, r0
 8000596:	b938      	cbnz	r0, 80005a8 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000598:	4602      	mov	r2, r0
 800059a:	4629      	mov	r1, r5
 800059c:	f04f 30ff 	mov.w	r0, #4294967295
 80005a0:	f000 fdb4 	bl	800110c <HAL_NVIC_SetPriority>
 80005a4:	4620      	mov	r0, r4
 80005a6:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 80005a8:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80005aa:	bd38      	pop	{r3, r4, r5, pc}
 80005ac:	2000000c 	.word	0x2000000c

080005b0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b0:	4a09      	ldr	r2, [pc, #36]	; (80005d8 <HAL_Init+0x28>)
 80005b2:	6813      	ldr	r3, [r2, #0]
 80005b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 80005b8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ba:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005bc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005be:	f000 fd93 	bl	80010e8 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005c2:	2000      	movs	r0, #0
 80005c4:	f7ff ffdc 	bl	8000580 <HAL_InitTick>
 80005c8:	4604      	mov	r4, r0
 80005ca:	b918      	cbnz	r0, 80005d4 <HAL_Init+0x24>
    HAL_MspInit();
 80005cc:	f002 ffce 	bl	800356c <HAL_MspInit>
}
 80005d0:	4620      	mov	r0, r4
 80005d2:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005d4:	2401      	movs	r4, #1
 80005d6:	e7fb      	b.n	80005d0 <HAL_Init+0x20>
 80005d8:	40022000 	.word	0x40022000

080005dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005dc:	4a02      	ldr	r2, [pc, #8]	; (80005e8 <HAL_IncTick+0xc>)
 80005de:	6813      	ldr	r3, [r2, #0]
 80005e0:	3301      	adds	r3, #1
 80005e2:	6013      	str	r3, [r2, #0]
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	200000bc 	.word	0x200000bc

080005ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005ec:	4b01      	ldr	r3, [pc, #4]	; (80005f4 <HAL_GetTick+0x8>)
 80005ee:	6818      	ldr	r0, [r3, #0]
}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	200000bc 	.word	0x200000bc

080005f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005f8:	b538      	push	{r3, r4, r5, lr}
 80005fa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005fc:	f7ff fff6 	bl	80005ec <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000600:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000602:	4605      	mov	r5, r0
  {
    wait++;
 8000604:	bf18      	it	ne
 8000606:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000608:	f7ff fff0 	bl	80005ec <HAL_GetTick>
 800060c:	1b40      	subs	r0, r0, r5
 800060e:	4284      	cmp	r4, r0
 8000610:	d8fa      	bhi.n	8000608 <HAL_Delay+0x10>
  {
  }
}
 8000612:	bd38      	pop	{r3, r4, r5, pc}

08000614 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000614:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000616:	0dcc      	lsrs	r4, r1, #23
 8000618:	f004 0404 	and.w	r4, r4, #4
 800061c:	3014      	adds	r0, #20
  
  MODIFY_REG(*preg,
 800061e:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8000622:	2307      	movs	r3, #7
 8000624:	fa03 f501 	lsl.w	r5, r3, r1
 8000628:	5823      	ldr	r3, [r4, r0]
 800062a:	fa02 f101 	lsl.w	r1, r2, r1
 800062e:	ea23 0305 	bic.w	r3, r3, r5
 8000632:	4319      	orrs	r1, r3
 8000634:	5021      	str	r1, [r4, r0]
 8000636:	bd30      	pop	{r4, r5, pc}

08000638 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000638:	6880      	ldr	r0, [r0, #8]
}
 800063a:	f000 0001 	and.w	r0, r0, #1
 800063e:	4770      	bx	lr

08000640 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000640:	6880      	ldr	r0, [r0, #8]
}
 8000642:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000646:	4770      	bx	lr

08000648 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000648:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0;
 800064a:	2300      	movs	r3, #0
 800064c:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800064e:	4604      	mov	r4, r0
 8000650:	2800      	cmp	r0, #0
 8000652:	f000 8085 	beq.w	8000760 <HAL_ADC_Init+0x118>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000656:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8000658:	b925      	cbnz	r5, 8000664 <HAL_ADC_Init+0x1c>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800065a:	f002 ff9f 	bl	800359c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800065e:	65a5      	str	r5, [r4, #88]	; 0x58
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000660:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }
  
  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if(LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000664:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000666:	6883      	ldr	r3, [r0, #8]
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	d47b      	bmi.n	8000764 <HAL_ADC_Init+0x11c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800066c:	6883      	ldr	r3, [r0, #8]
 800066e:	00dd      	lsls	r5, r3, #3
 8000670:	d57f      	bpl.n	8000772 <HAL_ADC_Init+0x12a>
 8000672:	6883      	ldr	r3, [r0, #8]
 8000674:	00d9      	lsls	r1, r3, #3
 8000676:	f140 808a 	bpl.w	800078e <HAL_ADC_Init+0x146>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800067a:	2100      	movs	r1, #0
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800067c:	f7ff ffe0 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000680:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000682:	f013 0f10 	tst.w	r3, #16
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000686:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000688:	d167      	bne.n	800075a <HAL_ADC_Init+0x112>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800068a:	2800      	cmp	r0, #0
 800068c:	d165      	bne.n	800075a <HAL_ADC_Init+0x112>
    ADC_STATE_CLR_SET(hadc->State,
 800068e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000692:	f043 0302 	orr.w	r3, r3, #2
 8000696:	6563      	str	r3, [r4, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000698:	6820      	ldr	r0, [r4, #0]
 800069a:	f7ff ffcd 	bl	8000638 <LL_ADC_IsEnabled>
 800069e:	b998      	cbnz	r0, 80006c8 <HAL_ADC_Init+0x80>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80006a0:	4852      	ldr	r0, [pc, #328]	; (80007ec <HAL_ADC_Init+0x1a4>)
 80006a2:	f7ff ffc9 	bl	8000638 <LL_ADC_IsEnabled>
 80006a6:	4603      	mov	r3, r0
 80006a8:	4851      	ldr	r0, [pc, #324]	; (80007f0 <HAL_ADC_Init+0x1a8>)
 80006aa:	f7ff ffc5 	bl	8000638 <LL_ADC_IsEnabled>
 80006ae:	4303      	orrs	r3, r0
 80006b0:	4850      	ldr	r0, [pc, #320]	; (80007f4 <HAL_ADC_Init+0x1ac>)
 80006b2:	f7ff ffc1 	bl	8000638 <LL_ADC_IsEnabled>
 80006b6:	4303      	orrs	r3, r0
 80006b8:	d106      	bne.n	80006c8 <HAL_ADC_Init+0x80>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80006ba:	4a4f      	ldr	r2, [pc, #316]	; (80007f8 <HAL_ADC_Init+0x1b0>)
 80006bc:	6860      	ldr	r0, [r4, #4]
 80006be:	6893      	ldr	r3, [r2, #8]
 80006c0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80006c4:	4303      	orrs	r3, r0
 80006c6:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80006c8:	68e0      	ldr	r0, [r4, #12]
 80006ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode)  );
 80006cc:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 80006d0:	4303      	orrs	r3, r0
 80006d2:	68a0      	ldr	r0, [r4, #8]
 80006d4:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006d6:	7e60      	ldrb	r0, [r4, #25]
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80006d8:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 80006da:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80006e2:	bf02      	ittt	eq
 80006e4:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 80006e6:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80006ea:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80006ee:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80006f0:	b122      	cbz	r2, 80006fc <HAL_ADC_Init+0xb4>
    {
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80006f2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80006f4:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80006f8:	4302      	orrs	r2, r0
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80006fa:	4313      	orrs	r3, r2
                 );
    }
    
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); 
 80006fc:	6820      	ldr	r0, [r4, #0]
 80006fe:	4a3f      	ldr	r2, [pc, #252]	; (80007fc <HAL_ADC_Init+0x1b4>)
 8000700:	68c5      	ldr	r5, [r0, #12]
 8000702:	402a      	ands	r2, r5
 8000704:	4313      	orrs	r3, r2
 8000706:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000708:	f7ff ff9a 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800070c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800070e:	689a      	ldr	r2, [r3, #8]
 8000710:	0712      	lsls	r2, r2, #28
 8000712:	d546      	bpl.n	80007a2 <HAL_ADC_Init+0x15a>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000714:	6922      	ldr	r2, [r4, #16]
 8000716:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000718:	bf05      	ittet	eq
 800071a:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 800071c:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800071e:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000720:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8000724:	bf06      	itte	eq
 8000726:	f020 000f 	biceq.w	r0, r0, #15
 800072a:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800072c:	f022 020f 	bicne.w	r2, r2, #15
 8000730:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000732:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000734:	f023 0303 	bic.w	r3, r3, #3
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 800073e:	4608      	mov	r0, r1
 8000740:	b003      	add	sp, #12
 8000742:	bd30      	pop	{r4, r5, pc}
      wait_loop_index--;
 8000744:	9b01      	ldr	r3, [sp, #4]
 8000746:	3b01      	subs	r3, #1
 8000748:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 800074a:	9b01      	ldr	r3, [sp, #4]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d1f9      	bne.n	8000744 <HAL_ADC_Init+0xfc>
 8000750:	e78f      	b.n	8000672 <HAL_ADC_Init+0x2a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000752:	691a      	ldr	r2, [r3, #16]
 8000754:	f022 0201 	bic.w	r2, r2, #1
 8000758:	e045      	b.n	80007e6 <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800075a:	f043 0310 	orr.w	r3, r3, #16
 800075e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000760:	2101      	movs	r1, #1
 8000762:	e7ec      	b.n	800073e <HAL_ADC_Init+0xf6>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000764:	6883      	ldr	r3, [r0, #8]
 8000766:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800076a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800076e:	6083      	str	r3, [r0, #8]
 8000770:	e77c      	b.n	800066c <HAL_ADC_Init+0x24>
  MODIFY_REG(ADCx->CR,
 8000772:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000774:	4a22      	ldr	r2, [pc, #136]	; (8000800 <HAL_ADC_Init+0x1b8>)
 8000776:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800077a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800077e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000782:	6083      	str	r3, [r0, #8]
 8000784:	4b1f      	ldr	r3, [pc, #124]	; (8000804 <HAL_ADC_Init+0x1bc>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	fbb3 f3f2 	udiv	r3, r3, r2
 800078c:	e7dc      	b.n	8000748 <HAL_ADC_Init+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800078e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000790:	f043 0310 	orr.w	r3, r3, #16
 8000794:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000796:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 800079e:	2101      	movs	r1, #1
 80007a0:	e76c      	b.n	800067c <HAL_ADC_Init+0x34>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 80007a2:	2800      	cmp	r0, #0
 80007a4:	d1b6      	bne.n	8000714 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007a6:	68d8      	ldr	r0, [r3, #12]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007a8:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80007ac:	7e25      	ldrb	r5, [r4, #24]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007ae:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007b0:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                            |
 80007b4:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007b8:	f020 0002 	bic.w	r0, r0, #2
 80007bc:	4302      	orrs	r2, r0
 80007be:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80007c0:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80007c4:	2a01      	cmp	r2, #1
 80007c6:	d1c4      	bne.n	8000752 <HAL_ADC_Init+0x10a>
        MODIFY_REG(hadc->Instance->CFGR2,
 80007c8:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80007ca:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80007cc:	6918      	ldr	r0, [r3, #16]
 80007ce:	432a      	orrs	r2, r5
 80007d0:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80007d2:	f042 0201 	orr.w	r2, r2, #1
 80007d6:	432a      	orrs	r2, r5
 80007d8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80007da:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80007de:	432a      	orrs	r2, r5
 80007e0:	f020 0004 	bic.w	r0, r0, #4
 80007e4:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80007e6:	611a      	str	r2, [r3, #16]
 80007e8:	e794      	b.n	8000714 <HAL_ADC_Init+0xcc>
 80007ea:	bf00      	nop
 80007ec:	50040000 	.word	0x50040000
 80007f0:	50040100 	.word	0x50040100
 80007f4:	50040200 	.word	0x50040200
 80007f8:	50040300 	.word	0x50040300
 80007fc:	fff0c007 	.word	0xfff0c007
 8000800:	00030d40 	.word	0x00030d40
 8000804:	2000000c 	.word	0x2000000c

08000808 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000808:	6803      	ldr	r3, [r0, #0]
 800080a:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 800080c:	4770      	bx	lr

0800080e <HAL_ADC_LevelOutOfWindowCallback>:
 800080e:	4770      	bx	lr

08000810 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000810:	4770      	bx	lr
	...

08000814 <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 8000814:	6803      	ldr	r3, [r0, #0]
{
 8000816:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 800081a:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 800081c:	685e      	ldr	r6, [r3, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800081e:	4b8b      	ldr	r3, [pc, #556]	; (8000a4c <HAL_ADC_IRQHandler+0x238>)
 8000820:	689f      	ldr	r7, [r3, #8]
  if(((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8000822:	f015 0f02 	tst.w	r5, #2
{
 8000826:	4604      	mov	r4, r0
 8000828:	f007 071f 	and.w	r7, r7, #31
 800082c:	4698      	mov	r8, r3
  if(((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800082e:	d00e      	beq.n	800084e <HAL_ADC_IRQHandler+0x3a>
 8000830:	07b0      	lsls	r0, r6, #30
 8000832:	d50c      	bpl.n	800084e <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000834:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000836:	06d9      	lsls	r1, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8000838:	bf5e      	ittt	pl
 800083a:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 800083c:	f443 6300 	orrpl.w	r3, r3, #2048	; 0x800
 8000840:	6563      	strpl	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8000842:	4620      	mov	r0, r4
 8000844:	f000 fbd6 	bl	8000ff4 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP );
 8000848:	6823      	ldr	r3, [r4, #0]
 800084a:	2202      	movs	r2, #2
 800084c:	601a      	str	r2, [r3, #0]
  if((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800084e:	076a      	lsls	r2, r5, #29
 8000850:	d501      	bpl.n	8000856 <HAL_ADC_IRQHandler+0x42>
 8000852:	0773      	lsls	r3, r6, #29
 8000854:	d403      	bmi.n	800085e <HAL_ADC_IRQHandler+0x4a>
 8000856:	0728      	lsls	r0, r5, #28
 8000858:	d539      	bpl.n	80008ce <HAL_ADC_IRQHandler+0xba>
     (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))  )
 800085a:	0731      	lsls	r1, r6, #28
 800085c:	d537      	bpl.n	80008ce <HAL_ADC_IRQHandler+0xba>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800085e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if(LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8000860:	6820      	ldr	r0, [r4, #0]
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000862:	06da      	lsls	r2, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000864:	bf5e      	ittt	pl
 8000866:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8000868:	f443 7300 	orrpl.w	r3, r3, #512	; 0x200
 800086c:	6563      	strpl	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800086e:	68c3      	ldr	r3, [r0, #12]
 8000870:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8000874:	d125      	bne.n	80008c2 <HAL_ADC_IRQHandler+0xae>
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000876:	4b76      	ldr	r3, [pc, #472]	; (8000a50 <HAL_ADC_IRQHandler+0x23c>)
 8000878:	4298      	cmp	r0, r3
 800087a:	d108      	bne.n	800088e <HAL_ADC_IRQHandler+0x7a>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800087c:	2f09      	cmp	r7, #9
 800087e:	bf9d      	ittte	ls
 8000880:	f240 2321 	movwls	r3, #545	; 0x221
 8000884:	40fb      	lsrls	r3, r7
 8000886:	43db      	mvnls	r3, r3
 8000888:	2301      	movhi	r3, #1
 800088a:	07da      	lsls	r2, r3, #31
 800088c:	d455      	bmi.n	800093a <HAL_ADC_IRQHandler+0x126>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800088e:	68c3      	ldr	r3, [r0, #12]
      if (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8000890:	049b      	lsls	r3, r3, #18
 8000892:	d416      	bmi.n	80008c2 <HAL_ADC_IRQHandler+0xae>
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000894:	6803      	ldr	r3, [r0, #0]
 8000896:	0719      	lsls	r1, r3, #28
 8000898:	d513      	bpl.n	80008c2 <HAL_ADC_IRQHandler+0xae>
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800089a:	f7ff fed1 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
 800089e:	2800      	cmp	r0, #0
 80008a0:	d14e      	bne.n	8000940 <HAL_ADC_IRQHandler+0x12c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80008a2:	6822      	ldr	r2, [r4, #0]
 80008a4:	6853      	ldr	r3, [r2, #4]
 80008a6:	f023 030c 	bic.w	r3, r3, #12
 80008aa:	6053      	str	r3, [r2, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80008ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008b2:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80008b4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008b6:	04da      	lsls	r2, r3, #19
 80008b8:	d403      	bmi.n	80008c2 <HAL_ADC_IRQHandler+0xae>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80008ba:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008bc:	f043 0301 	orr.w	r3, r3, #1
 80008c0:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80008c2:	4620      	mov	r0, r4
 80008c4:	f002 fbba 	bl	800303c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80008c8:	6823      	ldr	r3, [r4, #0]
 80008ca:	220c      	movs	r2, #12
 80008cc:	601a      	str	r2, [r3, #0]
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80008ce:	06ab      	lsls	r3, r5, #26
 80008d0:	d501      	bpl.n	80008d6 <HAL_ADC_IRQHandler+0xc2>
 80008d2:	06b0      	lsls	r0, r6, #26
 80008d4:	d403      	bmi.n	80008de <HAL_ADC_IRQHandler+0xca>
 80008d6:	0669      	lsls	r1, r5, #25
 80008d8:	d558      	bpl.n	800098c <HAL_ADC_IRQHandler+0x178>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))  )      
 80008da:	0672      	lsls	r2, r6, #25
 80008dc:	d556      	bpl.n	800098c <HAL_ADC_IRQHandler+0x178>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80008de:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80008e0:	4a5b      	ldr	r2, [pc, #364]	; (8000a50 <HAL_ADC_IRQHandler+0x23c>)
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80008e2:	06db      	lsls	r3, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80008e4:	bf5e      	ittt	pl
 80008e6:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 80008e8:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 80008ec:	6563      	strpl	r3, [r4, #84]	; 0x54
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80008ee:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80008f0:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80008f2:	68d9      	ldr	r1, [r3, #12]
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80008f4:	4293      	cmp	r3, r2
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80008f6:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80008fa:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
 80008fe:	d103      	bne.n	8000908 <HAL_ADC_IRQHandler+0xf4>
         || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000900:	b117      	cbz	r7, 8000908 <HAL_ADC_IRQHandler+0xf4>
         || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8000902:	1fba      	subs	r2, r7, #6
 8000904:	2a01      	cmp	r2, #1
 8000906:	d824      	bhi.n	8000952 <HAL_ADC_IRQHandler+0x13e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8000908:	68da      	ldr	r2, [r3, #12]
    if((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 800090a:	b128      	cbz	r0, 8000918 <HAL_ADC_IRQHandler+0x104>
 800090c:	0190      	lsls	r0, r2, #6
 800090e:	d437      	bmi.n	8000980 <HAL_ADC_IRQHandler+0x16c>
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8000910:	2900      	cmp	r1, #0
 8000912:	d135      	bne.n	8000980 <HAL_ADC_IRQHandler+0x16c>
        ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8000914:	0491      	lsls	r1, r2, #18
 8000916:	d433      	bmi.n	8000980 <HAL_ADC_IRQHandler+0x16c>
      if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8000918:	6819      	ldr	r1, [r3, #0]
 800091a:	0648      	lsls	r0, r1, #25
 800091c:	d530      	bpl.n	8000980 <HAL_ADC_IRQHandler+0x16c>
        if(READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800091e:	0291      	lsls	r1, r2, #10
 8000920:	d42e      	bmi.n	8000980 <HAL_ADC_IRQHandler+0x16c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000922:	689a      	ldr	r2, [r3, #8]
 8000924:	0712      	lsls	r2, r2, #28
 8000926:	d51c      	bpl.n	8000962 <HAL_ADC_IRQHandler+0x14e>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000928:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800092a:	f043 0310 	orr.w	r3, r3, #16
 800092e:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000930:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000932:	f043 0301 	orr.w	r3, r3, #1
 8000936:	65a3      	str	r3, [r4, #88]	; 0x58
 8000938:	e022      	b.n	8000980 <HAL_ADC_IRQHandler+0x16c>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800093a:	4b46      	ldr	r3, [pc, #280]	; (8000a54 <HAL_ADC_IRQHandler+0x240>)
 800093c:	68db      	ldr	r3, [r3, #12]
 800093e:	e7a7      	b.n	8000890 <HAL_ADC_IRQHandler+0x7c>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000940:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000942:	f043 0310 	orr.w	r3, r3, #16
 8000946:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000948:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800094a:	f043 0301 	orr.w	r3, r3, #1
 800094e:	65a3      	str	r3, [r4, #88]	; 0x58
 8000950:	e7b7      	b.n	80008c2 <HAL_ADC_IRQHandler+0xae>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8000952:	4a40      	ldr	r2, [pc, #256]	; (8000a54 <HAL_ADC_IRQHandler+0x240>)
 8000954:	68d2      	ldr	r2, [r2, #12]
 8000956:	e7d8      	b.n	800090a <HAL_ADC_IRQHandler+0xf6>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8000958:	6823      	ldr	r3, [r4, #0]
 800095a:	68db      	ldr	r3, [r3, #12]
 800095c:	f013 0f01 	tst.w	r3, #1
 8000960:	e04c      	b.n	80009fc <HAL_ADC_IRQHandler+0x1e8>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8000962:	685a      	ldr	r2, [r3, #4]
 8000964:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8000968:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800096a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800096c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000970:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8000972:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000974:	05db      	lsls	r3, r3, #23
 8000976:	d403      	bmi.n	8000980 <HAL_ADC_IRQHandler+0x16c>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000978:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800097a:	f043 0301 	orr.w	r3, r3, #1
 800097e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000980:	4620      	mov	r0, r4
 8000982:	f000 fb33 	bl	8000fec <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8000986:	6823      	ldr	r3, [r4, #0]
 8000988:	2260      	movs	r2, #96	; 0x60
 800098a:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))      
 800098c:	0628      	lsls	r0, r5, #24
 800098e:	d50b      	bpl.n	80009a8 <HAL_ADC_IRQHandler+0x194>
 8000990:	0631      	lsls	r1, r6, #24
 8000992:	d509      	bpl.n	80009a8 <HAL_ADC_IRQHandler+0x194>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000994:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000996:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800099a:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800099c:	4620      	mov	r0, r4
 800099e:	f7ff ff36 	bl	800080e <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80009a2:	6823      	ldr	r3, [r4, #0]
 80009a4:	2280      	movs	r2, #128	; 0x80
 80009a6:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))      
 80009a8:	05ea      	lsls	r2, r5, #23
 80009aa:	d50c      	bpl.n	80009c6 <HAL_ADC_IRQHandler+0x1b2>
 80009ac:	05f3      	lsls	r3, r6, #23
 80009ae:	d50a      	bpl.n	80009c6 <HAL_ADC_IRQHandler+0x1b2>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80009b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80009b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009b6:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80009b8:	4620      	mov	r0, r4
 80009ba:	f000 fb19 	bl	8000ff0 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80009be:	6823      	ldr	r3, [r4, #0]
 80009c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009c4:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))      
 80009c6:	05a8      	lsls	r0, r5, #22
 80009c8:	d50c      	bpl.n	80009e4 <HAL_ADC_IRQHandler+0x1d0>
 80009ca:	05b1      	lsls	r1, r6, #22
 80009cc:	d50a      	bpl.n	80009e4 <HAL_ADC_IRQHandler+0x1d0>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80009ce:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80009d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009d4:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80009d6:	4620      	mov	r0, r4
 80009d8:	f000 fb0b 	bl	8000ff2 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80009dc:	6823      	ldr	r3, [r4, #0]
 80009de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009e2:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR)) 
 80009e4:	06ea      	lsls	r2, r5, #27
 80009e6:	d50d      	bpl.n	8000a04 <HAL_ADC_IRQHandler+0x1f0>
 80009e8:	06f3      	lsls	r3, r6, #27
 80009ea:	d50b      	bpl.n	8000a04 <HAL_ADC_IRQHandler+0x1f0>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80009ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80009ee:	b1f3      	cbz	r3, 8000a2e <HAL_ADC_IRQHandler+0x21a>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80009f0:	2f00      	cmp	r7, #0
 80009f2:	d0b1      	beq.n	8000958 <HAL_ADC_IRQHandler+0x144>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80009f4:	f8d8 3008 	ldr.w	r3, [r8, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80009f8:	f413 4f60 	tst.w	r3, #57344	; 0xe000
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80009fc:	d117      	bne.n	8000a2e <HAL_ADC_IRQHandler+0x21a>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80009fe:	6823      	ldr	r3, [r4, #0]
 8000a00:	2210      	movs	r2, #16
 8000a02:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF)) 
 8000a04:	0568      	lsls	r0, r5, #21
 8000a06:	d51e      	bpl.n	8000a46 <HAL_ADC_IRQHandler+0x232>
 8000a08:	0571      	lsls	r1, r6, #21
 8000a0a:	d51c      	bpl.n	8000a46 <HAL_ADC_IRQHandler+0x232>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8000a0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a12:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8000a14:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000a16:	f043 0308 	orr.w	r3, r3, #8
 8000a1a:	65a3      	str	r3, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8000a1c:	6823      	ldr	r3, [r4, #0]
 8000a1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8000a22:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8000a24:	601a      	str	r2, [r3, #0]
}
 8000a26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8000a2a:	f000 bae0 	b.w	8000fee <HAL_ADCEx_InjectedQueueOverflowCallback>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8000a2e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a30:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a34:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000a36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000a38:	f043 0302 	orr.w	r3, r3, #2
 8000a3c:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8000a3e:	4620      	mov	r0, r4
 8000a40:	f7ff fee6 	bl	8000810 <HAL_ADC_ErrorCallback>
 8000a44:	e7db      	b.n	80009fe <HAL_ADC_IRQHandler+0x1ea>
 8000a46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a4a:	bf00      	nop
 8000a4c:	50040300 	.word	0x50040300
 8000a50:	50040100 	.word	0x50040100
 8000a54:	50040000 	.word	0x50040000

08000a58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000a58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000a5e:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000a62:	2b01      	cmp	r3, #1
{
 8000a64:	4605      	mov	r5, r0
 8000a66:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8000a68:	f000 8187 	beq.w	8000d7a <HAL_ADC_ConfigChannel+0x322>
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000a72:	6800      	ldr	r0, [r0, #0]
 8000a74:	f7ff fde4 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
 8000a78:	2800      	cmp	r0, #0
 8000a7a:	f040 8178 	bne.w	8000d6e <HAL_ADC_ConfigChannel+0x316>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8000a7e:	684b      	ldr	r3, [r1, #4]
 8000a80:	2b05      	cmp	r3, #5
 8000a82:	d808      	bhi.n	8000a96 <HAL_ADC_ConfigChannel+0x3e>
    {
      switch (sConfig->Rank)
 8000a84:	3b02      	subs	r3, #2
 8000a86:	2b03      	cmp	r3, #3
 8000a88:	d865      	bhi.n	8000b56 <HAL_ADC_ConfigChannel+0xfe>
 8000a8a:	e8df f003 	tbb	[pc, r3]
 8000a8e:	5d02      	.short	0x5d02
 8000a90:	615f      	.short	0x615f
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8000a92:	230c      	movs	r3, #12
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8000a94:	6063      	str	r3, [r4, #4]
      }
    }
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8000a96:	6861      	ldr	r1, [r4, #4]
 8000a98:	6828      	ldr	r0, [r5, #0]
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000a9a:	098e      	lsrs	r6, r1, #6
 8000a9c:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8000aa0:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 8000aa4:	f001 011f 	and.w	r1, r1, #31
 8000aa8:	231f      	movs	r3, #31
 8000aaa:	fa03 f201 	lsl.w	r2, r3, r1
 8000aae:	59f3      	ldr	r3, [r6, r7]
 8000ab0:	ea23 0302 	bic.w	r3, r3, r2
 8000ab4:	6822      	ldr	r2, [r4, #0]
 8000ab6:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000aba:	408a      	lsls	r2, r1
 8000abc:	4313      	orrs	r3, r2
 8000abe:	51f3      	str	r3, [r6, r7]
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000ac0:	f7ff fdbe 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000ac4:	682b      	ldr	r3, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000ac6:	689a      	ldr	r2, [r3, #8]
 8000ac8:	0711      	lsls	r1, r2, #28
 8000aca:	f140 8158 	bpl.w	8000d7e <HAL_ADC_ConfigChannel+0x326>
    }
    
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000ace:	6828      	ldr	r0, [r5, #0]
 8000ad0:	f7ff fdb2 	bl	8000638 <LL_ADC_IsEnabled>
 8000ad4:	2800      	cmp	r0, #0
 8000ad6:	f040 80d7 	bne.w	8000c88 <HAL_ADC_ConfigChannel+0x230>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8000ada:	68e6      	ldr	r6, [r4, #12]
 8000adc:	6828      	ldr	r0, [r5, #0]
 8000ade:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8000ae0:	4ac3      	ldr	r2, [pc, #780]	; (8000df0 <HAL_ADC_ConfigChannel+0x398>)
 8000ae2:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 8000ae6:	f006 0e18 	and.w	lr, r6, #24
 8000aea:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8000aee:	fa22 f20e 	lsr.w	r2, r2, lr
 8000af2:	401a      	ands	r2, r3
 8000af4:	ea21 0107 	bic.w	r1, r1, r7
 8000af8:	430a      	orrs	r2, r1
 8000afa:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      
      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000afe:	4abd      	ldr	r2, [pc, #756]	; (8000df4 <HAL_ADC_ConfigChannel+0x39c>)
 8000b00:	4296      	cmp	r6, r2
 8000b02:	f040 80c1 	bne.w	8000c88 <HAL_ADC_ConfigChannel+0x230>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000b06:	2f00      	cmp	r7, #0
 8000b08:	f040 8093 	bne.w	8000c32 <HAL_ADC_ConfigChannel+0x1da>
 8000b0c:	0e9e      	lsrs	r6, r3, #26
 8000b0e:	3601      	adds	r6, #1
 8000b10:	f006 021f 	and.w	r2, r6, #31
 8000b14:	2a09      	cmp	r2, #9
 8000b16:	f04f 0101 	mov.w	r1, #1
 8000b1a:	ea4f 6686 	mov.w	r6, r6, lsl #26
 8000b1e:	f240 80a2 	bls.w	8000c66 <HAL_ADC_ConfigChannel+0x20e>
 8000b22:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000b26:	4091      	lsls	r1, r2
 8000b28:	ea41 0206 	orr.w	r2, r1, r6
 8000b2c:	2f00      	cmp	r7, #0
 8000b2e:	f040 80cb 	bne.w	8000cc8 <HAL_ADC_ConfigChannel+0x270>
 8000b32:	0e9b      	lsrs	r3, r3, #26
 8000b34:	3301      	adds	r3, #1
 8000b36:	f003 031f 	and.w	r3, r3, #31
 8000b3a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8000b3e:	391e      	subs	r1, #30
 8000b40:	0509      	lsls	r1, r1, #20
 8000b42:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8000b46:	e09b      	b.n	8000c80 <HAL_ADC_ConfigChannel+0x228>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8000b48:	2312      	movs	r3, #18
 8000b4a:	e7a3      	b.n	8000a94 <HAL_ADC_ConfigChannel+0x3c>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8000b4c:	2318      	movs	r3, #24
 8000b4e:	e7a1      	b.n	8000a94 <HAL_ADC_ConfigChannel+0x3c>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8000b50:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b54:	e79e      	b.n	8000a94 <HAL_ADC_ConfigChannel+0x3c>
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8000b56:	2306      	movs	r3, #6
 8000b58:	e79c      	b.n	8000a94 <HAL_ADC_ConfigChannel+0x3c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000b5a:	f8de 1060 	ldr.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000b5e:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000b62:	f3c1 6784 	ubfx	r7, r1, #26, #5
 8000b66:	f10e 0664 	add.w	r6, lr, #100	; 0x64
 8000b6a:	2800      	cmp	r0, #0
 8000b6c:	d13a      	bne.n	8000be4 <HAL_ADC_ConfigChannel+0x18c>
 8000b6e:	f3c3 6084 	ubfx	r0, r3, #26, #5
 8000b72:	4287      	cmp	r7, r0
 8000b74:	f040 8128 	bne.w	8000dc8 <HAL_ADC_ConfigChannel+0x370>
  MODIFY_REG(*preg,
 8000b78:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000b7c:	f8ce 1060 	str.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000b80:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000b82:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 8000b86:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8000b8a:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000b8e:	bb9f      	cbnz	r7, 8000bf8 <HAL_ADC_ConfigChannel+0x1a0>
 8000b90:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000b94:	4283      	cmp	r3, r0
 8000b96:	f040 811c 	bne.w	8000dd2 <HAL_ADC_ConfigChannel+0x37a>
  MODIFY_REG(*preg,
 8000b9a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000b9e:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000ba0:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000ba2:	6891      	ldr	r1, [r2, #8]
 8000ba4:	f3c3 0712 	ubfx	r7, r3, #0, #19
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ba8:	f102 0608 	add.w	r6, r2, #8
 8000bac:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000bb0:	bb77      	cbnz	r7, 8000c10 <HAL_ADC_ConfigChannel+0x1b8>
 8000bb2:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000bb6:	4283      	cmp	r3, r0
 8000bb8:	f040 8112 	bne.w	8000de0 <HAL_ADC_ConfigChannel+0x388>
  MODIFY_REG(*preg,
 8000bbc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000bc0:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000bc2:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000bc4:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000bc8:	68d2      	ldr	r2, [r2, #12]
 8000bca:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8000bce:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000bd2:	bb4e      	cbnz	r6, 8000c28 <HAL_ADC_ConfigChannel+0x1d0>
 8000bd4:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000bd8:	428b      	cmp	r3, r1
  MODIFY_REG(*preg,
 8000bda:	bf04      	itt	eq
 8000bdc:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000be0:	6002      	streq	r2, [r0, #0]
 8000be2:	e774      	b.n	8000ace <HAL_ADC_ConfigChannel+0x76>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000be4:	fa93 f0a3 	rbit	r0, r3
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000be8:	fab0 f080 	clz	r0, r0
 8000bec:	4287      	cmp	r7, r0
 8000bee:	d0c3      	beq.n	8000b78 <HAL_ADC_ConfigChannel+0x120>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000bf0:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000bf4:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000bf8:	fa93 f3a3 	rbit	r3, r3
 8000bfc:	fab3 f383 	clz	r3, r3
 8000c00:	4283      	cmp	r3, r0
 8000c02:	d0ca      	beq.n	8000b9a <HAL_ADC_ConfigChannel+0x142>
 8000c04:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c06:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c08:	f102 0608 	add.w	r6, r2, #8
 8000c0c:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000c10:	fa93 f3a3 	rbit	r3, r3
 8000c14:	fab3 f383 	clz	r3, r3
 8000c18:	4283      	cmp	r3, r0
 8000c1a:	d0cf      	beq.n	8000bbc <HAL_ADC_ConfigChannel+0x164>
 8000c1c:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c20:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c22:	6823      	ldr	r3, [r4, #0]
 8000c24:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000c28:	fa93 f3a3 	rbit	r3, r3
 8000c2c:	fab3 f383 	clz	r3, r3
 8000c30:	e7d2      	b.n	8000bd8 <HAL_ADC_ConfigChannel+0x180>
 8000c32:	fa93 f2a3 	rbit	r2, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000c36:	fab2 f282 	clz	r2, r2
 8000c3a:	3201      	adds	r2, #1
 8000c3c:	f002 021f 	and.w	r2, r2, #31
 8000c40:	2a09      	cmp	r2, #9
 8000c42:	d830      	bhi.n	8000ca6 <HAL_ADC_ConfigChannel+0x24e>
 8000c44:	fa93 f6a3 	rbit	r6, r3
 8000c48:	fab6 f686 	clz	r6, r6
 8000c4c:	3601      	adds	r6, #1
 8000c4e:	06b6      	lsls	r6, r6, #26
 8000c50:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000c54:	fa93 f1a3 	rbit	r1, r3
 8000c58:	fab1 f181 	clz	r1, r1
 8000c5c:	3101      	adds	r1, #1
 8000c5e:	f001 021f 	and.w	r2, r1, #31
 8000c62:	2101      	movs	r1, #1
 8000c64:	e001      	b.n	8000c6a <HAL_ADC_ConfigChannel+0x212>
 8000c66:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000c6a:	4091      	lsls	r1, r2
 8000c6c:	ea41 0206 	orr.w	r2, r1, r6
 8000c70:	b9a7      	cbnz	r7, 8000c9c <HAL_ADC_ConfigChannel+0x244>
 8000c72:	0e99      	lsrs	r1, r3, #26
 8000c74:	3101      	adds	r1, #1
 8000c76:	f001 011f 	and.w	r1, r1, #31
 8000c7a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000c7e:	0509      	lsls	r1, r1, #20
 8000c80:	4311      	orrs	r1, r2
 8000c82:	68a2      	ldr	r2, [r4, #8]
 8000c84:	f7ff fcc6 	bl	8000614 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */
    
    if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000c88:	6822      	ldr	r2, [r4, #0]
 8000c8a:	4b5b      	ldr	r3, [pc, #364]	; (8000df8 <HAL_ADC_ConfigChannel+0x3a0>)
 8000c8c:	421a      	tst	r2, r3
 8000c8e:	d120      	bne.n	8000cd2 <HAL_ADC_ConfigChannel+0x27a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c90:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c92:	2300      	movs	r3, #0
 8000c94:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
  
  /* Return function status */
  return tmp_hal_status;
}
 8000c98:	b003      	add	sp, #12
 8000c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c9c:	fa93 f1a3 	rbit	r1, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000ca0:	fab1 f181 	clz	r1, r1
 8000ca4:	e7e6      	b.n	8000c74 <HAL_ADC_ConfigChannel+0x21c>
 8000ca6:	fa93 f2a3 	rbit	r2, r3
 8000caa:	fab2 f282 	clz	r2, r2
 8000cae:	3201      	adds	r2, #1
 8000cb0:	0692      	lsls	r2, r2, #26
 8000cb2:	f002 46f8 	and.w	r6, r2, #2080374784	; 0x7c000000
 8000cb6:	fa93 f1a3 	rbit	r1, r3
 8000cba:	fab1 f181 	clz	r1, r1
 8000cbe:	3101      	adds	r1, #1
 8000cc0:	f001 021f 	and.w	r2, r1, #31
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	e72e      	b.n	8000b26 <HAL_ADC_ConfigChannel+0xce>
 8000cc8:	fa93 f3a3 	rbit	r3, r3
 8000ccc:	fab3 f383 	clz	r3, r3
 8000cd0:	e730      	b.n	8000b34 <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000cd2:	494a      	ldr	r1, [pc, #296]	; (8000dfc <HAL_ADC_ConfigChannel+0x3a4>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000cd4:	4b4a      	ldr	r3, [pc, #296]	; (8000e00 <HAL_ADC_ConfigChannel+0x3a8>)
 8000cd6:	6888      	ldr	r0, [r1, #8]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8000cde:	460c      	mov	r4, r1
 8000ce0:	d11e      	bne.n	8000d20 <HAL_ADC_ConfigChannel+0x2c8>
 8000ce2:	0202      	lsls	r2, r0, #8
 8000ce4:	d4d4      	bmi.n	8000c90 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) 
 8000ce6:	682b      	ldr	r3, [r5, #0]
 8000ce8:	4a46      	ldr	r2, [pc, #280]	; (8000e04 <HAL_ADC_ConfigChannel+0x3ac>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d003      	beq.n	8000cf6 <HAL_ADC_ConfigChannel+0x29e>
 8000cee:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d1cc      	bne.n	8000c90 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000cf6:	68a3      	ldr	r3, [r4, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000cf8:	4a43      	ldr	r2, [pc, #268]	; (8000e08 <HAL_ADC_ConfigChannel+0x3b0>)
 8000cfa:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000cfe:	4333      	orrs	r3, r6
 8000d00:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000d04:	60a3      	str	r3, [r4, #8]
 8000d06:	4b41      	ldr	r3, [pc, #260]	; (8000e0c <HAL_ADC_ConfigChannel+0x3b4>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	fbb3 f2f2 	udiv	r2, r3, r2
 8000d0e:	230c      	movs	r3, #12
 8000d10:	4353      	muls	r3, r2
            wait_loop_index--;
 8000d12:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0UL)
 8000d14:	9b01      	ldr	r3, [sp, #4]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d0ba      	beq.n	8000c90 <HAL_ADC_ConfigChannel+0x238>
            wait_loop_index--;
 8000d1a:	9b01      	ldr	r3, [sp, #4]
 8000d1c:	3b01      	subs	r3, #1
 8000d1e:	e7f8      	b.n	8000d12 <HAL_ADC_ConfigChannel+0x2ba>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000d20:	4b3b      	ldr	r3, [pc, #236]	; (8000e10 <HAL_ADC_ConfigChannel+0x3b8>)
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d111      	bne.n	8000d4a <HAL_ADC_ConfigChannel+0x2f2>
 8000d26:	01c3      	lsls	r3, r0, #7
 8000d28:	d4b2      	bmi.n	8000c90 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8000d2a:	682b      	ldr	r3, [r5, #0]
 8000d2c:	4a35      	ldr	r2, [pc, #212]	; (8000e04 <HAL_ADC_ConfigChannel+0x3ac>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d003      	beq.n	8000d3a <HAL_ADC_ConfigChannel+0x2e2>
 8000d32:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d1aa      	bne.n	8000c90 <HAL_ADC_ConfigChannel+0x238>
 8000d3a:	68a3      	ldr	r3, [r4, #8]
 8000d3c:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000d40:	4333      	orrs	r3, r6
 8000d42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d46:	60a3      	str	r3, [r4, #8]
 8000d48:	e7a2      	b.n	8000c90 <HAL_ADC_ConfigChannel+0x238>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000d4a:	4b32      	ldr	r3, [pc, #200]	; (8000e14 <HAL_ADC_ConfigChannel+0x3bc>)
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d19f      	bne.n	8000c90 <HAL_ADC_ConfigChannel+0x238>
 8000d50:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8000d54:	d19c      	bne.n	8000c90 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_VREFINT_INSTANCE(hadc))
 8000d56:	682a      	ldr	r2, [r5, #0]
 8000d58:	4b2a      	ldr	r3, [pc, #168]	; (8000e04 <HAL_ADC_ConfigChannel+0x3ac>)
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d198      	bne.n	8000c90 <HAL_ADC_ConfigChannel+0x238>
 8000d5e:	688b      	ldr	r3, [r1, #8]
 8000d60:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000d64:	4333      	orrs	r3, r6
 8000d66:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d6a:	608b      	str	r3, [r1, #8]
 8000d6c:	e791      	b.n	8000c92 <HAL_ADC_ConfigChannel+0x23a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d6e:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8000d70:	f042 0220 	orr.w	r2, r2, #32
 8000d74:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000d76:	4618      	mov	r0, r3
 8000d78:	e78b      	b.n	8000c92 <HAL_ADC_ConfigChannel+0x23a>
  __HAL_LOCK(hadc);
 8000d7a:	2002      	movs	r0, #2
 8000d7c:	e78c      	b.n	8000c98 <HAL_ADC_ConfigChannel+0x240>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000d7e:	2800      	cmp	r0, #0
 8000d80:	f47f aea5 	bne.w	8000ace <HAL_ADC_ConfigChannel+0x76>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000d84:	68a2      	ldr	r2, [r4, #8]
 8000d86:	6821      	ldr	r1, [r4, #0]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff fc43 	bl	8000614 <LL_ADC_SetChannelSamplingTime>
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000d8e:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000d90:	f8d5 e000 	ldr.w	lr, [r5]
 8000d94:	6823      	ldr	r3, [r4, #0]
 8000d96:	f8de 100c 	ldr.w	r1, [lr, #12]
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000d9a:	2e04      	cmp	r6, #4
 8000d9c:	f10e 0260 	add.w	r2, lr, #96	; 0x60
 8000da0:	f43f aedb 	beq.w	8000b5a <HAL_ADC_ConfigChannel+0x102>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000da4:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8000da8:	0048      	lsls	r0, r1, #1
 8000daa:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8000dac:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
 8000db0:	4081      	lsls	r1, r0
 8000db2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000db6:	4319      	orrs	r1, r3
 8000db8:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 8000dbc:	4b16      	ldr	r3, [pc, #88]	; (8000e18 <HAL_ADC_ConfigChannel+0x3c0>)
 8000dbe:	4003      	ands	r3, r0
 8000dc0:	4319      	orrs	r1, r3
 8000dc2:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
 8000dc6:	e682      	b.n	8000ace <HAL_ADC_ConfigChannel+0x76>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000dc8:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000dcc:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000dd0:	e6de      	b.n	8000b90 <HAL_ADC_ConfigChannel+0x138>
 8000dd2:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000dd4:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000dd6:	f102 0608 	add.w	r6, r2, #8
 8000dda:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000dde:	e6e8      	b.n	8000bb2 <HAL_ADC_ConfigChannel+0x15a>
 8000de0:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000de4:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000de6:	6823      	ldr	r3, [r4, #0]
 8000de8:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000dec:	e6f2      	b.n	8000bd4 <HAL_ADC_ConfigChannel+0x17c>
 8000dee:	bf00      	nop
 8000df0:	0007ffff 	.word	0x0007ffff
 8000df4:	407f0000 	.word	0x407f0000
 8000df8:	80080000 	.word	0x80080000
 8000dfc:	50040300 	.word	0x50040300
 8000e00:	c7520000 	.word	0xc7520000
 8000e04:	50040000 	.word	0x50040000
 8000e08:	00030d40 	.word	0x00030d40
 8000e0c:	2000000c 	.word	0x2000000c
 8000e10:	cb840000 	.word	0xcb840000
 8000e14:	80000001 	.word	0x80000001
 8000e18:	03fff000 	.word	0x03fff000

08000e1c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000e1c:	b570      	push	{r4, r5, r6, lr}
 8000e1e:	4604      	mov	r4, r0
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000e20:	6800      	ldr	r0, [r0, #0]
 8000e22:	f7ff fc09 	bl	8000638 <LL_ADC_IsEnabled>
 8000e26:	b108      	cbz	r0, 8000e2c <ADC_Enable+0x10>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000e28:	2000      	movs	r0, #0
 8000e2a:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000e2c:	6822      	ldr	r2, [r4, #0]
 8000e2e:	4b15      	ldr	r3, [pc, #84]	; (8000e84 <ADC_Enable+0x68>)
 8000e30:	6891      	ldr	r1, [r2, #8]
 8000e32:	4219      	tst	r1, r3
 8000e34:	d009      	beq.n	8000e4a <ADC_Enable+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e36:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000e38:	f043 0310 	orr.w	r3, r3, #16
 8000e3c:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e3e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000e40:	f043 0301 	orr.w	r3, r3, #1
 8000e44:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8000e46:	2001      	movs	r0, #1
 8000e48:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8000e4a:	6893      	ldr	r3, [r2, #8]
 8000e4c:	4d0e      	ldr	r5, [pc, #56]	; (8000e88 <ADC_Enable+0x6c>)
 8000e4e:	402b      	ands	r3, r5
 8000e50:	f043 0301 	orr.w	r3, r3, #1
 8000e54:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8000e56:	f7ff fbc9 	bl	80005ec <HAL_GetTick>
 8000e5a:	4606      	mov	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000e5c:	6820      	ldr	r0, [r4, #0]
 8000e5e:	6803      	ldr	r3, [r0, #0]
 8000e60:	07db      	lsls	r3, r3, #31
 8000e62:	d4e1      	bmi.n	8000e28 <ADC_Enable+0xc>
      if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000e64:	f7ff fbe8 	bl	8000638 <LL_ADC_IsEnabled>
 8000e68:	b928      	cbnz	r0, 8000e76 <ADC_Enable+0x5a>
        LL_ADC_Enable(hadc->Instance);
 8000e6a:	6822      	ldr	r2, [r4, #0]
 8000e6c:	6893      	ldr	r3, [r2, #8]
 8000e6e:	402b      	ands	r3, r5
 8000e70:	f043 0301 	orr.w	r3, r3, #1
 8000e74:	6093      	str	r3, [r2, #8]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000e76:	f7ff fbb9 	bl	80005ec <HAL_GetTick>
 8000e7a:	1b80      	subs	r0, r0, r6
 8000e7c:	2802      	cmp	r0, #2
 8000e7e:	d9ed      	bls.n	8000e5c <ADC_Enable+0x40>
 8000e80:	e7d9      	b.n	8000e36 <ADC_Enable+0x1a>
 8000e82:	bf00      	nop
 8000e84:	8000003f 	.word	0x8000003f
 8000e88:	7fffffc0 	.word	0x7fffffc0

08000e8c <HAL_ADC_Start_IT>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000e8c:	4b50      	ldr	r3, [pc, #320]	; (8000fd0 <HAL_ADC_Start_IT+0x144>)
{
 8000e8e:	b570      	push	{r4, r5, r6, lr}
 8000e90:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000e92:	6800      	ldr	r0, [r0, #0]
 8000e94:	689e      	ldr	r6, [r3, #8]
 8000e96:	f7ff fbd3 	bl	8000640 <LL_ADC_REG_IsConversionOngoing>
 8000e9a:	4605      	mov	r5, r0
 8000e9c:	2800      	cmp	r0, #0
 8000e9e:	f040 8090 	bne.w	8000fc2 <HAL_ADC_Start_IT+0x136>
    __HAL_LOCK(hadc);
 8000ea2:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8000ea6:	2b01      	cmp	r3, #1
 8000ea8:	f000 808b 	beq.w	8000fc2 <HAL_ADC_Start_IT+0x136>
 8000eac:	2301      	movs	r3, #1
 8000eae:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8000eb2:	4620      	mov	r0, r4
 8000eb4:	f7ff ffb2 	bl	8000e1c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000eb8:	2800      	cmp	r0, #0
 8000eba:	d17f      	bne.n	8000fbc <HAL_ADC_Start_IT+0x130>
      ADC_STATE_CLR_SET(hadc->State,
 8000ebc:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000ebe:	4a45      	ldr	r2, [pc, #276]	; (8000fd4 <HAL_ADC_Start_IT+0x148>)
      ADC_STATE_CLR_SET(hadc->State,
 8000ec0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000ec4:	f023 0301 	bic.w	r3, r3, #1
 8000ec8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ecc:	6563      	str	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000ece:	6823      	ldr	r3, [r4, #0]
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	f006 011f 	and.w	r1, r6, #31
 8000ed6:	d076      	beq.n	8000fc6 <HAL_ADC_Start_IT+0x13a>
 8000ed8:	461e      	mov	r6, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000eda:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000edc:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000ee0:	6562      	str	r2, [r4, #84]	; 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000ee2:	6d62      	ldr	r2, [r4, #84]	; 0x54
      switch(hadc->Init.EOCSelection)
 8000ee4:	6965      	ldr	r5, [r4, #20]
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000ee6:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR|HAL_ADC_ERROR_DMA));         
 8000eea:	bf1c      	itt	ne
 8000eec:	6da2      	ldrne	r2, [r4, #88]	; 0x58
 8000eee:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc); 
 8000ef2:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000ef4:	221c      	movs	r2, #28
 8000ef6:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8000efe:	685a      	ldr	r2, [r3, #4]
 8000f00:	f022 021c 	bic.w	r2, r2, #28
 8000f04:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8000f06:	685a      	ldr	r2, [r3, #4]
      switch(hadc->Init.EOCSelection)
 8000f08:	2d08      	cmp	r5, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8000f0a:	bf0c      	ite	eq
 8000f0c:	f042 0208 	orreq.w	r2, r2, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8000f10:	f042 0204 	orrne.w	r2, r2, #4
 8000f14:	605a      	str	r2, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8000f16:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000f18:	b91a      	cbnz	r2, 8000f22 <HAL_ADC_Start_IT+0x96>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);  
 8000f1a:	685a      	ldr	r2, [r3, #4]
 8000f1c:	f042 0210 	orr.w	r2, r2, #16
 8000f20:	605a      	str	r2, [r3, #4]
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000f22:	42b3      	cmp	r3, r6
 8000f24:	d008      	beq.n	8000f38 <HAL_ADC_Start_IT+0xac>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000f26:	2909      	cmp	r1, #9
 8000f28:	bf9d      	ittte	ls
 8000f2a:	f240 2221 	movwls	r2, #545	; 0x221
 8000f2e:	40ca      	lsrls	r2, r1
 8000f30:	43d2      	mvnls	r2, r2
 8000f32:	2201      	movhi	r2, #1
 8000f34:	07d2      	lsls	r2, r2, #31
 8000f36:	d422      	bmi.n	8000f7e <HAL_ADC_Start_IT+0xf2>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000f38:	68da      	ldr	r2, [r3, #12]
 8000f3a:	0191      	lsls	r1, r2, #6
 8000f3c:	d516      	bpl.n	8000f6c <HAL_ADC_Start_IT+0xe0>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f3e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000f40:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000f44:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000f48:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000f4a:	685a      	ldr	r2, [r3, #4]
          switch(hadc->Init.EOCSelection)
 8000f4c:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000f4e:	bf0b      	itete	eq
 8000f50:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);      
 8000f54:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000f58:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);      
 8000f5a:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8000f5c:	bf0b      	itete	eq
 8000f5e:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000f60:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8000f62:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000f66:	f042 0220 	orrne.w	r2, r2, #32
 8000f6a:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 8000f6c:	689a      	ldr	r2, [r3, #8]
 8000f6e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000f72:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8000f76:	f042 0204 	orr.w	r2, r2, #4
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f7e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000f80:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000f84:	6562      	str	r2, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000f86:	68f2      	ldr	r2, [r6, #12]
 8000f88:	0192      	lsls	r2, r2, #6
 8000f8a:	d520      	bpl.n	8000fce <HAL_ADC_Start_IT+0x142>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f8c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000f8e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000f92:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000f96:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000f98:	685a      	ldr	r2, [r3, #4]
          switch(hadc->Init.EOCSelection)
 8000f9a:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000f9c:	bf0b      	itete	eq
 8000f9e:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8000fa2:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000fa6:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8000fa8:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8000faa:	bf0b      	itete	eq
 8000fac:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000fae:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8000fb0:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8000fb4:	f042 0220 	orrne.w	r2, r2, #32
 8000fb8:	605a      	str	r2, [r3, #4]
            break;
 8000fba:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8000fbc:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8000fc0:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8000fc2:	2002      	movs	r0, #2
 8000fc4:	bd70      	pop	{r4, r5, r6, pc}
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000fc6:	4e04      	ldr	r6, [pc, #16]	; (8000fd8 <HAL_ADC_Start_IT+0x14c>)
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000fc8:	2900      	cmp	r1, #0
 8000fca:	d086      	beq.n	8000eda <HAL_ADC_Start_IT+0x4e>
 8000fcc:	e789      	b.n	8000ee2 <HAL_ADC_Start_IT+0x56>
}
 8000fce:	bd70      	pop	{r4, r5, r6, pc}
 8000fd0:	50040300 	.word	0x50040300
 8000fd4:	50040100 	.word	0x50040100
 8000fd8:	50040000 	.word	0x50040000

08000fdc <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000fdc:	6880      	ldr	r0, [r0, #8]
}
 8000fde:	f000 0001 	and.w	r0, r0, #1
 8000fe2:	4770      	bx	lr

08000fe4 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000fe4:	6880      	ldr	r0, [r0, #8]
}
 8000fe6:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000fea:	4770      	bx	lr

08000fec <HAL_ADCEx_InjectedConvCpltCallback>:
 8000fec:	4770      	bx	lr

08000fee <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8000fee:	4770      	bx	lr

08000ff0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8000ff0:	4770      	bx	lr

08000ff2 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8000ff2:	4770      	bx	lr

08000ff4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef* hadc)
{
 8000ff4:	4770      	bx	lr
	...

08000ff8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8000ff8:	b530      	push	{r4, r5, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ffa:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000ffe:	2b01      	cmp	r3, #1
{
 8001000:	b09b      	sub	sp, #108	; 0x6c
 8001002:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8001004:	d066      	beq.n	80010d4 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 8001006:	2301      	movs	r3, #1
 8001008:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800100c:	4b32      	ldr	r3, [pc, #200]	; (80010d8 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 800100e:	6800      	ldr	r0, [r0, #0]
 8001010:	4298      	cmp	r0, r3
 8001012:	bf0c      	ite	eq
 8001014:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8001018:	2300      	movne	r3, #0
 800101a:	9301      	str	r3, [sp, #4]
  
  if (tmphadcSlave.Instance == NULL)
 800101c:	9801      	ldr	r0, [sp, #4]
 800101e:	b940      	cbnz	r0, 8001032 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001020:	6d53      	ldr	r3, [r2, #84]	; 0x54
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001022:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001026:	f043 0320 	orr.w	r3, r3, #32
 800102a:	6553      	str	r3, [r2, #84]	; 0x54
    
    return HAL_ERROR;
 800102c:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
} 
 800102e:	b01b      	add	sp, #108	; 0x6c
 8001030:	bd30      	pop	{r4, r5, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8001032:	f7ff ffd7 	bl	8000fe4 <LL_ADC_REG_IsConversionOngoing>
 8001036:	4603      	mov	r3, r0
  if ( (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) 
 8001038:	6810      	ldr	r0, [r2, #0]
 800103a:	f7ff ffd3 	bl	8000fe4 <LL_ADC_REG_IsConversionOngoing>
 800103e:	2800      	cmp	r0, #0
 8001040:	d142      	bne.n	80010c8 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    && (tmphadcSlave_conversion_on_going == 0UL) )
 8001042:	2b00      	cmp	r3, #0
 8001044:	d140      	bne.n	80010c8 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001046:	680b      	ldr	r3, [r1, #0]
 8001048:	4c24      	ldr	r4, [pc, #144]	; (80010dc <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 800104a:	b333      	cbz	r3, 800109a <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, 
 800104c:	68a3      	ldr	r3, [r4, #8]
 800104e:	6848      	ldr	r0, [r1, #4]
 8001050:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001054:	4303      	orrs	r3, r0
 8001056:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 800105a:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 800105e:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001060:	481d      	ldr	r0, [pc, #116]	; (80010d8 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8001062:	f7ff ffbb 	bl	8000fdc <LL_ADC_IsEnabled>
 8001066:	4603      	mov	r3, r0
 8001068:	481d      	ldr	r0, [pc, #116]	; (80010e0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 800106a:	f7ff ffb7 	bl	8000fdc <LL_ADC_IsEnabled>
 800106e:	4303      	orrs	r3, r0
 8001070:	481c      	ldr	r0, [pc, #112]	; (80010e4 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8001072:	f7ff ffb3 	bl	8000fdc <LL_ADC_IsEnabled>
 8001076:	4318      	orrs	r0, r3
 8001078:	d004      	beq.n	8001084 <HAL_ADCEx_MultiModeConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800107a:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 800107c:	2300      	movs	r3, #0
 800107e:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 8001082:	e7d4      	b.n	800102e <HAL_ADCEx_MultiModeConfigChannel+0x36>
          MODIFY_REG(tmpADC_Common->CCR,
 8001084:	680b      	ldr	r3, [r1, #0]
 8001086:	68a5      	ldr	r5, [r4, #8]
 8001088:	6889      	ldr	r1, [r1, #8]
 800108a:	430b      	orrs	r3, r1
 800108c:	f425 6171 	bic.w	r1, r5, #3856	; 0xf10
 8001090:	f021 010f 	bic.w	r1, r1, #15
 8001094:	430b      	orrs	r3, r1
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8001096:	60a3      	str	r3, [r4, #8]
 8001098:	e7f0      	b.n	800107c <HAL_ADCEx_MultiModeConfigChannel+0x84>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800109a:	68a3      	ldr	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800109c:	480e      	ldr	r0, [pc, #56]	; (80010d8 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800109e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80010a2:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80010a4:	f7ff ff9a 	bl	8000fdc <LL_ADC_IsEnabled>
 80010a8:	4603      	mov	r3, r0
 80010aa:	480d      	ldr	r0, [pc, #52]	; (80010e0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 80010ac:	f7ff ff96 	bl	8000fdc <LL_ADC_IsEnabled>
 80010b0:	4303      	orrs	r3, r0
 80010b2:	480c      	ldr	r0, [pc, #48]	; (80010e4 <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 80010b4:	f7ff ff92 	bl	8000fdc <LL_ADC_IsEnabled>
 80010b8:	4318      	orrs	r0, r3
 80010ba:	d1de      	bne.n	800107a <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80010bc:	68a3      	ldr	r3, [r4, #8]
 80010be:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80010c2:	f023 030f 	bic.w	r3, r3, #15
 80010c6:	e7e6      	b.n	8001096 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010c8:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80010ca:	f043 0320 	orr.w	r3, r3, #32
 80010ce:	6553      	str	r3, [r2, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80010d0:	2001      	movs	r0, #1
 80010d2:	e7d3      	b.n	800107c <HAL_ADCEx_MultiModeConfigChannel+0x84>
  __HAL_LOCK(hadc);
 80010d4:	2002      	movs	r0, #2
 80010d6:	e7aa      	b.n	800102e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80010d8:	50040000 	.word	0x50040000
 80010dc:	50040300 	.word	0x50040300
 80010e0:	50040100 	.word	0x50040100
 80010e4:	50040200 	.word	0x50040200

080010e8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010e8:	4a07      	ldr	r2, [pc, #28]	; (8001108 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80010ea:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80010f0:	041b      	lsls	r3, r3, #16
 80010f2:	0c1b      	lsrs	r3, r3, #16
 80010f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80010f8:	0200      	lsls	r0, r0, #8
 80010fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010fe:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001102:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001104:	60d3      	str	r3, [r2, #12]
 8001106:	4770      	bx	lr
 8001108:	e000ed00 	.word	0xe000ed00

0800110c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800110c:	4b17      	ldr	r3, [pc, #92]	; (800116c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800110e:	b530      	push	{r4, r5, lr}
 8001110:	68dc      	ldr	r4, [r3, #12]
 8001112:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001116:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800111a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800111c:	2b04      	cmp	r3, #4
 800111e:	bf28      	it	cs
 8001120:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001122:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001124:	f04f 0501 	mov.w	r5, #1
 8001128:	fa05 f303 	lsl.w	r3, r5, r3
 800112c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001130:	bf8c      	ite	hi
 8001132:	3c03      	subhi	r4, #3
 8001134:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001136:	4019      	ands	r1, r3
 8001138:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800113a:	fa05 f404 	lsl.w	r4, r5, r4
 800113e:	3c01      	subs	r4, #1
 8001140:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001142:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001144:	ea42 0201 	orr.w	r2, r2, r1
 8001148:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800114c:	bfaf      	iteee	ge
 800114e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001152:	f000 000f 	andlt.w	r0, r0, #15
 8001156:	4b06      	ldrlt	r3, [pc, #24]	; (8001170 <HAL_NVIC_SetPriority+0x64>)
 8001158:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800115a:	bfa5      	ittet	ge
 800115c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001160:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001162:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001164:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001168:	bd30      	pop	{r4, r5, pc}
 800116a:	bf00      	nop
 800116c:	e000ed00 	.word	0xe000ed00
 8001170:	e000ed14 	.word	0xe000ed14

08001174 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001174:	0942      	lsrs	r2, r0, #5
 8001176:	2301      	movs	r3, #1
 8001178:	f000 001f 	and.w	r0, r0, #31
 800117c:	fa03 f000 	lsl.w	r0, r3, r0
 8001180:	4b01      	ldr	r3, [pc, #4]	; (8001188 <HAL_NVIC_EnableIRQ+0x14>)
 8001182:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001186:	4770      	bx	lr
 8001188:	e000e100 	.word	0xe000e100

0800118c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800118c:	3801      	subs	r0, #1
 800118e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001192:	d20a      	bcs.n	80011aa <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001194:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001196:	4a07      	ldr	r2, [pc, #28]	; (80011b4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001198:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800119a:	21f0      	movs	r1, #240	; 0xf0
 800119c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011a0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011a2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011a4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80011aa:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	e000e010 	.word	0xe000e010
 80011b4:	e000ed00 	.word	0xe000ed00

080011b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011bc:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011be:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c0:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800136c <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80011c4:	4c67      	ldr	r4, [pc, #412]	; (8001364 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011c6:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 80011c8:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011ca:	9a01      	ldr	r2, [sp, #4]
 80011cc:	40da      	lsrs	r2, r3
 80011ce:	d102      	bne.n	80011d6 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 80011d0:	b005      	add	sp, #20
 80011d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011d6:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 80011d8:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011da:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 80011dc:	ea12 0e06 	ands.w	lr, r2, r6
 80011e0:	f000 80b1 	beq.w	8001346 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011e4:	684a      	ldr	r2, [r1, #4]
 80011e6:	f022 0710 	bic.w	r7, r2, #16
 80011ea:	2f02      	cmp	r7, #2
 80011ec:	d116      	bne.n	800121c <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 80011ee:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80011f2:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011f6:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80011fa:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011fe:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001202:	f04f 0c0f 	mov.w	ip, #15
 8001206:	fa0c fc0a 	lsl.w	ip, ip, sl
 800120a:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800120e:	690d      	ldr	r5, [r1, #16]
 8001210:	fa05 f50a 	lsl.w	r5, r5, sl
 8001214:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8001218:	f8c9 5020 	str.w	r5, [r9, #32]
 800121c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001220:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001222:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001226:	fa05 f50c 	lsl.w	r5, r5, ip
 800122a:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800122c:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001230:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001234:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001238:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800123a:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800123e:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001240:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001244:	d811      	bhi.n	800126a <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001246:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001248:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 800124c:	68cf      	ldr	r7, [r1, #12]
 800124e:	fa07 f70c 	lsl.w	r7, r7, ip
 8001252:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8001256:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001258:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800125a:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800125e:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001262:	409f      	lsls	r7, r3
 8001264:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001268:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800126a:	f1ba 0f03 	cmp.w	sl, #3
 800126e:	d107      	bne.n	8001280 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001270:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001272:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001276:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 800127a:	409f      	lsls	r7, r3
 800127c:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 800127e:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001280:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001282:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001284:	688e      	ldr	r6, [r1, #8]
 8001286:	fa06 f60c 	lsl.w	r6, r6, ip
 800128a:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 800128c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800128e:	00d5      	lsls	r5, r2, #3
 8001290:	d559      	bpl.n	8001346 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001292:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001296:	f045 0501 	orr.w	r5, r5, #1
 800129a:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 800129e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80012a2:	f023 0603 	bic.w	r6, r3, #3
 80012a6:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80012aa:	f005 0501 	and.w	r5, r5, #1
 80012ae:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 80012b2:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012b4:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b8:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 80012ba:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012bc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80012c0:	270f      	movs	r7, #15
 80012c2:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012c6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012ca:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012ce:	d03c      	beq.n	800134a <HAL_GPIO_Init+0x192>
 80012d0:	4d25      	ldr	r5, [pc, #148]	; (8001368 <HAL_GPIO_Init+0x1b0>)
 80012d2:	42a8      	cmp	r0, r5
 80012d4:	d03b      	beq.n	800134e <HAL_GPIO_Init+0x196>
 80012d6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012da:	42a8      	cmp	r0, r5
 80012dc:	d039      	beq.n	8001352 <HAL_GPIO_Init+0x19a>
 80012de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012e2:	42a8      	cmp	r0, r5
 80012e4:	d037      	beq.n	8001356 <HAL_GPIO_Init+0x19e>
 80012e6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012ea:	42a8      	cmp	r0, r5
 80012ec:	d035      	beq.n	800135a <HAL_GPIO_Init+0x1a2>
 80012ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012f2:	42a8      	cmp	r0, r5
 80012f4:	d033      	beq.n	800135e <HAL_GPIO_Init+0x1a6>
 80012f6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012fa:	42a8      	cmp	r0, r5
 80012fc:	bf14      	ite	ne
 80012fe:	2507      	movne	r5, #7
 8001300:	2506      	moveq	r5, #6
 8001302:	fa05 f50c 	lsl.w	r5, r5, ip
 8001306:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001308:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 800130a:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 800130c:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001310:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 8001312:	bf54      	ite	pl
 8001314:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001316:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 800131a:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 800131c:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800131e:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8001320:	bf54      	ite	pl
 8001322:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001324:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8001328:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 800132a:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800132c:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 800132e:	bf54      	ite	pl
 8001330:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001332:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8001336:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001338:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800133a:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 800133c:	bf54      	ite	pl
 800133e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001340:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001344:	60e5      	str	r5, [r4, #12]
    position++;
 8001346:	3301      	adds	r3, #1
 8001348:	e73f      	b.n	80011ca <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800134a:	2500      	movs	r5, #0
 800134c:	e7d9      	b.n	8001302 <HAL_GPIO_Init+0x14a>
 800134e:	2501      	movs	r5, #1
 8001350:	e7d7      	b.n	8001302 <HAL_GPIO_Init+0x14a>
 8001352:	2502      	movs	r5, #2
 8001354:	e7d5      	b.n	8001302 <HAL_GPIO_Init+0x14a>
 8001356:	2503      	movs	r5, #3
 8001358:	e7d3      	b.n	8001302 <HAL_GPIO_Init+0x14a>
 800135a:	2504      	movs	r5, #4
 800135c:	e7d1      	b.n	8001302 <HAL_GPIO_Init+0x14a>
 800135e:	2505      	movs	r5, #5
 8001360:	e7cf      	b.n	8001302 <HAL_GPIO_Init+0x14a>
 8001362:	bf00      	nop
 8001364:	40010400 	.word	0x40010400
 8001368:	48000400 	.word	0x48000400
 800136c:	40021000 	.word	0x40021000

08001370 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001370:	6803      	ldr	r3, [r0, #0]
 8001372:	699a      	ldr	r2, [r3, #24]
 8001374:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001376:	bf44      	itt	mi
 8001378:	2200      	movmi	r2, #0
 800137a:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800137c:	699a      	ldr	r2, [r3, #24]
 800137e:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001380:	bf5e      	ittt	pl
 8001382:	699a      	ldrpl	r2, [r3, #24]
 8001384:	f042 0201 	orrpl.w	r2, r2, #1
 8001388:	619a      	strpl	r2, [r3, #24]
 800138a:	4770      	bx	lr

0800138c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800138c:	b530      	push	{r4, r5, lr}
 800138e:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001390:	6805      	ldr	r5, [r0, #0]
 8001392:	4323      	orrs	r3, r4
 8001394:	0d64      	lsrs	r4, r4, #21
 8001396:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 800139a:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 800139e:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 80013a2:	6868      	ldr	r0, [r5, #4]
 80013a4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80013a8:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 80013ac:	4319      	orrs	r1, r3
 80013ae:	f044 0403 	orr.w	r4, r4, #3
 80013b2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80013b6:	ea20 0404 	bic.w	r4, r0, r4
 80013ba:	4321      	orrs	r1, r4
 80013bc:	6069      	str	r1, [r5, #4]
 80013be:	bd30      	pop	{r4, r5, pc}

080013c0 <I2C_WaitOnFlagUntilTimeout>:
{
 80013c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013c4:	9f06      	ldr	r7, [sp, #24]
 80013c6:	4604      	mov	r4, r0
 80013c8:	4688      	mov	r8, r1
 80013ca:	4616      	mov	r6, r2
 80013cc:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80013ce:	6822      	ldr	r2, [r4, #0]
 80013d0:	6993      	ldr	r3, [r2, #24]
 80013d2:	ea38 0303 	bics.w	r3, r8, r3
 80013d6:	bf0c      	ite	eq
 80013d8:	2301      	moveq	r3, #1
 80013da:	2300      	movne	r3, #0
 80013dc:	42b3      	cmp	r3, r6
 80013de:	d002      	beq.n	80013e6 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80013e0:	2000      	movs	r0, #0
}
 80013e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 80013e6:	1c6b      	adds	r3, r5, #1
 80013e8:	d0f2      	beq.n	80013d0 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80013ea:	f7ff f8ff 	bl	80005ec <HAL_GetTick>
 80013ee:	1bc0      	subs	r0, r0, r7
 80013f0:	4285      	cmp	r5, r0
 80013f2:	d301      	bcc.n	80013f8 <I2C_WaitOnFlagUntilTimeout+0x38>
 80013f4:	2d00      	cmp	r5, #0
 80013f6:	d1ea      	bne.n	80013ce <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80013f8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80013fa:	f043 0320 	orr.w	r3, r3, #32
 80013fe:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001400:	2320      	movs	r3, #32
 8001402:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001406:	2300      	movs	r3, #0
 8001408:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800140c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001410:	2001      	movs	r0, #1
 8001412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001416 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001416:	6803      	ldr	r3, [r0, #0]
{
 8001418:	b570      	push	{r4, r5, r6, lr}
 800141a:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800141c:	6998      	ldr	r0, [r3, #24]
 800141e:	f010 0010 	ands.w	r0, r0, #16
{
 8001422:	460d      	mov	r5, r1
 8001424:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001426:	d116      	bne.n	8001456 <I2C_IsAcknowledgeFailed+0x40>
 8001428:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 800142a:	1c69      	adds	r1, r5, #1
 800142c:	d014      	beq.n	8001458 <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800142e:	f7ff f8dd 	bl	80005ec <HAL_GetTick>
 8001432:	1b80      	subs	r0, r0, r6
 8001434:	4285      	cmp	r5, r0
 8001436:	d300      	bcc.n	800143a <I2C_IsAcknowledgeFailed+0x24>
 8001438:	b96d      	cbnz	r5, 8001456 <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800143a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800143c:	f043 0320 	orr.w	r3, r3, #32
 8001440:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001442:	2320      	movs	r3, #32
 8001444:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001448:	2300      	movs	r3, #0
 800144a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 800144e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8001452:	2001      	movs	r0, #1
}
 8001454:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001456:	6823      	ldr	r3, [r4, #0]
 8001458:	6999      	ldr	r1, [r3, #24]
 800145a:	068a      	lsls	r2, r1, #26
 800145c:	d5e5      	bpl.n	800142a <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800145e:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001460:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001462:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001464:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001466:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001468:	f7ff ff82 	bl	8001370 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800146c:	6822      	ldr	r2, [r4, #0]
 800146e:	6853      	ldr	r3, [r2, #4]
 8001470:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001474:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8001478:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800147c:	f023 0301 	bic.w	r3, r3, #1
 8001480:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001482:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001484:	f043 0304 	orr.w	r3, r3, #4
 8001488:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800148a:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 800148e:	e7db      	b.n	8001448 <I2C_IsAcknowledgeFailed+0x32>

08001490 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001490:	b570      	push	{r4, r5, r6, lr}
 8001492:	4604      	mov	r4, r0
 8001494:	460d      	mov	r5, r1
 8001496:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001498:	6823      	ldr	r3, [r4, #0]
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	079b      	lsls	r3, r3, #30
 800149e:	d501      	bpl.n	80014a4 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 80014a0:	2000      	movs	r0, #0
 80014a2:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80014a4:	4632      	mov	r2, r6
 80014a6:	4629      	mov	r1, r5
 80014a8:	4620      	mov	r0, r4
 80014aa:	f7ff ffb4 	bl	8001416 <I2C_IsAcknowledgeFailed>
 80014ae:	b9a0      	cbnz	r0, 80014da <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 80014b0:	1c6a      	adds	r2, r5, #1
 80014b2:	d0f1      	beq.n	8001498 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014b4:	f7ff f89a 	bl	80005ec <HAL_GetTick>
 80014b8:	1b80      	subs	r0, r0, r6
 80014ba:	4285      	cmp	r5, r0
 80014bc:	d301      	bcc.n	80014c2 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 80014be:	2d00      	cmp	r5, #0
 80014c0:	d1ea      	bne.n	8001498 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80014c2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80014c4:	f043 0320 	orr.w	r3, r3, #32
 80014c8:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80014ca:	2320      	movs	r3, #32
 80014cc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80014d0:	2300      	movs	r3, #0
 80014d2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80014d6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80014da:	2001      	movs	r0, #1
}
 80014dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080014e0 <I2C_RequestMemoryRead>:
{
 80014e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80014e2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80014e4:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80014e6:	4b16      	ldr	r3, [pc, #88]	; (8001540 <I2C_RequestMemoryRead+0x60>)
 80014e8:	9300      	str	r3, [sp, #0]
{
 80014ea:	4605      	mov	r5, r0
 80014ec:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80014ee:	2300      	movs	r3, #0
 80014f0:	b2fa      	uxtb	r2, r7
 80014f2:	f7ff ff4b 	bl	800138c <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80014f6:	4632      	mov	r2, r6
 80014f8:	9908      	ldr	r1, [sp, #32]
 80014fa:	4628      	mov	r0, r5
 80014fc:	f7ff ffc8 	bl	8001490 <I2C_WaitOnTXISFlagUntilTimeout>
 8001500:	b110      	cbz	r0, 8001508 <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 8001502:	2001      	movs	r0, #1
}
 8001504:	b003      	add	sp, #12
 8001506:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001508:	2f01      	cmp	r7, #1
 800150a:	682b      	ldr	r3, [r5, #0]
 800150c:	d10c      	bne.n	8001528 <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800150e:	b2e4      	uxtb	r4, r4
 8001510:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001512:	9b08      	ldr	r3, [sp, #32]
 8001514:	9600      	str	r6, [sp, #0]
 8001516:	2200      	movs	r2, #0
 8001518:	2140      	movs	r1, #64	; 0x40
 800151a:	4628      	mov	r0, r5
 800151c:	f7ff ff50 	bl	80013c0 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001520:	3000      	adds	r0, #0
 8001522:	bf18      	it	ne
 8001524:	2001      	movne	r0, #1
 8001526:	e7ed      	b.n	8001504 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001528:	0a22      	lsrs	r2, r4, #8
 800152a:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800152c:	9908      	ldr	r1, [sp, #32]
 800152e:	4632      	mov	r2, r6
 8001530:	4628      	mov	r0, r5
 8001532:	f7ff ffad 	bl	8001490 <I2C_WaitOnTXISFlagUntilTimeout>
 8001536:	2800      	cmp	r0, #0
 8001538:	d1e3      	bne.n	8001502 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800153a:	682b      	ldr	r3, [r5, #0]
 800153c:	e7e7      	b.n	800150e <I2C_RequestMemoryRead+0x2e>
 800153e:	bf00      	nop
 8001540:	80002000 	.word	0x80002000

08001544 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001544:	b570      	push	{r4, r5, r6, lr}
 8001546:	4604      	mov	r4, r0
 8001548:	460d      	mov	r5, r1
 800154a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800154c:	6823      	ldr	r3, [r4, #0]
 800154e:	699b      	ldr	r3, [r3, #24]
 8001550:	069b      	lsls	r3, r3, #26
 8001552:	d501      	bpl.n	8001558 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8001554:	2000      	movs	r0, #0
 8001556:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001558:	4632      	mov	r2, r6
 800155a:	4629      	mov	r1, r5
 800155c:	4620      	mov	r0, r4
 800155e:	f7ff ff5a 	bl	8001416 <I2C_IsAcknowledgeFailed>
 8001562:	b990      	cbnz	r0, 800158a <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001564:	f7ff f842 	bl	80005ec <HAL_GetTick>
 8001568:	1b80      	subs	r0, r0, r6
 800156a:	4285      	cmp	r5, r0
 800156c:	d301      	bcc.n	8001572 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 800156e:	2d00      	cmp	r5, #0
 8001570:	d1ec      	bne.n	800154c <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001572:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001574:	f043 0320 	orr.w	r3, r3, #32
 8001578:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800157a:	2320      	movs	r3, #32
 800157c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001580:	2300      	movs	r3, #0
 8001582:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001586:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800158a:	2001      	movs	r0, #1
}
 800158c:	bd70      	pop	{r4, r5, r6, pc}

0800158e <HAL_I2C_Init>:
{
 800158e:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8001590:	4604      	mov	r4, r0
 8001592:	2800      	cmp	r0, #0
 8001594:	d04a      	beq.n	800162c <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001596:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800159a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800159e:	b91b      	cbnz	r3, 80015a8 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 80015a0:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80015a4:	f002 f832 	bl	800360c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80015a8:	2324      	movs	r3, #36	; 0x24
 80015aa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80015ae:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015b0:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	f022 0201 	bic.w	r2, r2, #1
 80015b8:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80015ba:	6862      	ldr	r2, [r4, #4]
 80015bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80015c0:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80015c2:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015c4:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80015c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015ce:	d124      	bne.n	800161a <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80015d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015d4:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80015d6:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80015d8:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80015da:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80015de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015e2:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80015e4:	68da      	ldr	r2, [r3, #12]
 80015e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80015ea:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80015ec:	6922      	ldr	r2, [r4, #16]
 80015ee:	430a      	orrs	r2, r1
 80015f0:	69a1      	ldr	r1, [r4, #24]
 80015f2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80015f6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80015f8:	6a21      	ldr	r1, [r4, #32]
 80015fa:	69e2      	ldr	r2, [r4, #28]
 80015fc:	430a      	orrs	r2, r1
 80015fe:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	f042 0201 	orr.w	r2, r2, #1
 8001606:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001608:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800160a:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800160c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800160e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001612:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001614:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001618:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800161a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800161e:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001620:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001622:	bf04      	itt	eq
 8001624:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8001628:	605a      	streq	r2, [r3, #4]
 800162a:	e7d4      	b.n	80015d6 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 800162c:	2001      	movs	r0, #1
}
 800162e:	bd10      	pop	{r4, pc}

08001630 <HAL_I2C_Mem_Read>:
{
 8001630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001634:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001636:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800163a:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 800163c:	2b20      	cmp	r3, #32
{
 800163e:	4604      	mov	r4, r0
 8001640:	460f      	mov	r7, r1
 8001642:	9203      	str	r2, [sp, #12]
 8001644:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001648:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 800164c:	f040 80a9 	bne.w	80017a2 <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8001650:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001652:	b113      	cbz	r3, 800165a <HAL_I2C_Mem_Read+0x2a>
 8001654:	f1ba 0f00 	cmp.w	sl, #0
 8001658:	d106      	bne.n	8001668 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800165a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800165e:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8001660:	2001      	movs	r0, #1
}
 8001662:	b005      	add	sp, #20
 8001664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8001668:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800166c:	2b01      	cmp	r3, #1
 800166e:	f000 8098 	beq.w	80017a2 <HAL_I2C_Mem_Read+0x172>
 8001672:	2501      	movs	r5, #1
 8001674:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001678:	f7fe ffb8 	bl	80005ec <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800167c:	2319      	movs	r3, #25
 800167e:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001680:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001682:	462a      	mov	r2, r5
 8001684:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001688:	4620      	mov	r0, r4
 800168a:	f7ff fe99 	bl	80013c0 <I2C_WaitOnFlagUntilTimeout>
 800168e:	4681      	mov	r9, r0
 8001690:	2800      	cmp	r0, #0
 8001692:	d1e5      	bne.n	8001660 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001694:	2322      	movs	r3, #34	; 0x22
 8001696:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800169a:	2340      	movs	r3, #64	; 0x40
 800169c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 80016a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016a2:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80016a4:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 80016a6:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80016a8:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80016ac:	9601      	str	r6, [sp, #4]
 80016ae:	f8cd 8000 	str.w	r8, [sp]
 80016b2:	465b      	mov	r3, fp
 80016b4:	9a03      	ldr	r2, [sp, #12]
 80016b6:	4639      	mov	r1, r7
 80016b8:	4620      	mov	r0, r4
 80016ba:	f7ff ff11 	bl	80014e0 <I2C_RequestMemoryRead>
 80016be:	b110      	cbz	r0, 80016c6 <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 80016c0:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 80016c4:	e7cc      	b.n	8001660 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016c6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	2bff      	cmp	r3, #255	; 0xff
 80016cc:	4b36      	ldr	r3, [pc, #216]	; (80017a8 <HAL_I2C_Mem_Read+0x178>)
 80016ce:	d958      	bls.n	8001782 <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80016d0:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80016d2:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80016d4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80016d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80016da:	4639      	mov	r1, r7
 80016dc:	4620      	mov	r0, r4
 80016de:	f7ff fe55 	bl	800138c <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80016e2:	9600      	str	r6, [sp, #0]
 80016e4:	4643      	mov	r3, r8
 80016e6:	2200      	movs	r2, #0
 80016e8:	2104      	movs	r1, #4
 80016ea:	4620      	mov	r0, r4
 80016ec:	f7ff fe68 	bl	80013c0 <I2C_WaitOnFlagUntilTimeout>
 80016f0:	2800      	cmp	r0, #0
 80016f2:	d1b5      	bne.n	8001660 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80016f4:	6822      	ldr	r2, [r4, #0]
 80016f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80016f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80016fa:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80016fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80016fe:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001700:	3301      	adds	r3, #1
 8001702:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001704:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001706:	3b01      	subs	r3, #1
 8001708:	b29b      	uxth	r3, r3
 800170a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800170c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800170e:	3a01      	subs	r2, #1
 8001710:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001712:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001714:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001716:	b1ab      	cbz	r3, 8001744 <HAL_I2C_Mem_Read+0x114>
 8001718:	b9a2      	cbnz	r2, 8001744 <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800171a:	9600      	str	r6, [sp, #0]
 800171c:	4643      	mov	r3, r8
 800171e:	2180      	movs	r1, #128	; 0x80
 8001720:	4620      	mov	r0, r4
 8001722:	f7ff fe4d 	bl	80013c0 <I2C_WaitOnFlagUntilTimeout>
 8001726:	2800      	cmp	r0, #0
 8001728:	d19a      	bne.n	8001660 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800172a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800172c:	b29b      	uxth	r3, r3
 800172e:	2bff      	cmp	r3, #255	; 0xff
 8001730:	d92f      	bls.n	8001792 <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001732:	22ff      	movs	r2, #255	; 0xff
 8001734:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001736:	9000      	str	r0, [sp, #0]
 8001738:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800173c:	4639      	mov	r1, r7
 800173e:	4620      	mov	r0, r4
 8001740:	f7ff fe24 	bl	800138c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8001744:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001746:	b29b      	uxth	r3, r3
 8001748:	2b00      	cmp	r3, #0
 800174a:	d1ca      	bne.n	80016e2 <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800174c:	4632      	mov	r2, r6
 800174e:	4641      	mov	r1, r8
 8001750:	4620      	mov	r0, r4
 8001752:	f7ff fef7 	bl	8001544 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001756:	2800      	cmp	r0, #0
 8001758:	d182      	bne.n	8001660 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800175a:	6823      	ldr	r3, [r4, #0]
 800175c:	2120      	movs	r1, #32
 800175e:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001760:	685a      	ldr	r2, [r3, #4]
 8001762:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001766:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800176a:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800176e:	f022 0201 	bic.w	r2, r2, #1
 8001772:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001774:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001778:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800177c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001780:	e76f      	b.n	8001662 <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8001782:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001784:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001786:	b292      	uxth	r2, r2
 8001788:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800178a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800178e:	b2d2      	uxtb	r2, r2
 8001790:	e7a3      	b.n	80016da <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 8001792:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001794:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001796:	b292      	uxth	r2, r2
 8001798:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800179a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800179e:	b2d2      	uxtb	r2, r2
 80017a0:	e7cc      	b.n	800173c <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 80017a2:	2002      	movs	r0, #2
 80017a4:	e75d      	b.n	8001662 <HAL_I2C_Mem_Read+0x32>
 80017a6:	bf00      	nop
 80017a8:	80002400 	.word	0x80002400

080017ac <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017ac:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80017b0:	b2d2      	uxtb	r2, r2
 80017b2:	2a20      	cmp	r2, #32
{
 80017b4:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80017b6:	d11d      	bne.n	80017f4 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017b8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d019      	beq.n	80017f4 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80017c0:	2324      	movs	r3, #36	; 0x24
 80017c2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80017c6:	6803      	ldr	r3, [r0, #0]
 80017c8:	681c      	ldr	r4, [r3, #0]
 80017ca:	f024 0401 	bic.w	r4, r4, #1
 80017ce:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80017d0:	681c      	ldr	r4, [r3, #0]
 80017d2:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80017d6:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80017d8:	681c      	ldr	r4, [r3, #0]
 80017da:	4321      	orrs	r1, r4
 80017dc:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80017de:	6819      	ldr	r1, [r3, #0]
 80017e0:	f041 0101 	orr.w	r1, r1, #1
 80017e4:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017e6:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80017e8:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80017ec:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80017f0:	4618      	mov	r0, r3
 80017f2:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 80017f4:	2002      	movs	r0, #2
  }
}
 80017f6:	bd10      	pop	{r4, pc}

080017f8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80017f8:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017fa:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 80017fe:	b2e4      	uxtb	r4, r4
 8001800:	2c20      	cmp	r4, #32
 8001802:	d11c      	bne.n	800183e <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001804:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001808:	2b01      	cmp	r3, #1
 800180a:	d018      	beq.n	800183e <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800180c:	2324      	movs	r3, #36	; 0x24
 800180e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001812:	6803      	ldr	r3, [r0, #0]
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	f022 0201 	bic.w	r2, r2, #1
 800181a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800181c:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800181e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001822:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001826:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	f042 0201 	orr.w	r2, r2, #1
 800182e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001830:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001832:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001836:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 800183a:	4618      	mov	r0, r3
 800183c:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 800183e:	2002      	movs	r0, #2
  }
}
 8001840:	bd10      	pop	{r4, pc}
	...

08001844 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001844:	4b02      	ldr	r3, [pc, #8]	; (8001850 <HAL_PWREx_GetVoltageRange+0xc>)
 8001846:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001848:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	40007000 	.word	0x40007000

08001854 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001854:	4b17      	ldr	r3, [pc, #92]	; (80018b4 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001856:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001858:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800185c:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001860:	d11c      	bne.n	800189c <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001862:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001866:	d015      	beq.n	8001894 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 800186e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001872:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001874:	4a10      	ldr	r2, [pc, #64]	; (80018b8 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8001876:	6811      	ldr	r1, [r2, #0]
 8001878:	2232      	movs	r2, #50	; 0x32
 800187a:	434a      	muls	r2, r1
 800187c:	490f      	ldr	r1, [pc, #60]	; (80018bc <HAL_PWREx_ControlVoltageScaling+0x68>)
 800187e:	fbb2 f2f1 	udiv	r2, r2, r1
 8001882:	4619      	mov	r1, r3
 8001884:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001886:	6958      	ldr	r0, [r3, #20]
 8001888:	0540      	lsls	r0, r0, #21
 800188a:	d500      	bpl.n	800188e <HAL_PWREx_ControlVoltageScaling+0x3a>
 800188c:	b922      	cbnz	r2, 8001898 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800188e:	694b      	ldr	r3, [r1, #20]
 8001890:	055b      	lsls	r3, r3, #21
 8001892:	d40d      	bmi.n	80018b0 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001894:	2000      	movs	r0, #0
 8001896:	4770      	bx	lr
        wait_loop_index--;
 8001898:	3a01      	subs	r2, #1
 800189a:	e7f4      	b.n	8001886 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800189c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80018a0:	bf1f      	itttt	ne
 80018a2:	681a      	ldrne	r2, [r3, #0]
 80018a4:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 80018a8:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 80018ac:	601a      	strne	r2, [r3, #0]
 80018ae:	e7f1      	b.n	8001894 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 80018b0:	2003      	movs	r0, #3
}
 80018b2:	4770      	bx	lr
 80018b4:	40007000 	.word	0x40007000
 80018b8:	2000000c 	.word	0x2000000c
 80018bc:	000f4240 	.word	0x000f4240

080018c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80018c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80018c2:	4d1e      	ldr	r5, [pc, #120]	; (800193c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80018c4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80018c6:	00da      	lsls	r2, r3, #3
{
 80018c8:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80018ca:	d518      	bpl.n	80018fe <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80018cc:	f7ff ffba 	bl	8001844 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018d0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80018d4:	d123      	bne.n	800191e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80018d6:	2c80      	cmp	r4, #128	; 0x80
 80018d8:	d929      	bls.n	800192e <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80018da:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80018dc:	bf8c      	ite	hi
 80018de:	2002      	movhi	r0, #2
 80018e0:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80018e2:	4a17      	ldr	r2, [pc, #92]	; (8001940 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 80018e4:	6813      	ldr	r3, [r2, #0]
 80018e6:	f023 0307 	bic.w	r3, r3, #7
 80018ea:	4303      	orrs	r3, r0
 80018ec:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80018ee:	6813      	ldr	r3, [r2, #0]
 80018f0:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80018f4:	1a18      	subs	r0, r3, r0
 80018f6:	bf18      	it	ne
 80018f8:	2001      	movne	r0, #1
 80018fa:	b003      	add	sp, #12
 80018fc:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 80018fe:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001904:	65ab      	str	r3, [r5, #88]	; 0x58
 8001906:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001908:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800190c:	9301      	str	r3, [sp, #4]
 800190e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001910:	f7ff ff98 	bl	8001844 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001914:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001916:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800191a:	65ab      	str	r3, [r5, #88]	; 0x58
 800191c:	e7d8      	b.n	80018d0 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 800191e:	2c80      	cmp	r4, #128	; 0x80
 8001920:	d807      	bhi.n	8001932 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8001922:	d008      	beq.n	8001936 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8001924:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8001928:	4258      	negs	r0, r3
 800192a:	4158      	adcs	r0, r3
 800192c:	e7d9      	b.n	80018e2 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800192e:	2000      	movs	r0, #0
 8001930:	e7d7      	b.n	80018e2 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001932:	2003      	movs	r0, #3
 8001934:	e7d5      	b.n	80018e2 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001936:	2002      	movs	r0, #2
 8001938:	e7d3      	b.n	80018e2 <RCC_SetFlashLatencyFromMSIRange+0x22>
 800193a:	bf00      	nop
 800193c:	40021000 	.word	0x40021000
 8001940:	40022000 	.word	0x40022000

08001944 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001944:	4b25      	ldr	r3, [pc, #148]	; (80019dc <HAL_RCC_GetSysClockFreq+0x98>)
 8001946:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001948:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800194a:	f012 020c 	ands.w	r2, r2, #12
 800194e:	d005      	beq.n	800195c <HAL_RCC_GetSysClockFreq+0x18>
 8001950:	2a0c      	cmp	r2, #12
 8001952:	d115      	bne.n	8001980 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001954:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001958:	2901      	cmp	r1, #1
 800195a:	d118      	bne.n	800198e <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800195c:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 800195e:	4820      	ldr	r0, [pc, #128]	; (80019e0 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001960:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001962:	bf55      	itete	pl
 8001964:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001968:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800196a:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800196e:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8001972:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001976:	b382      	cbz	r2, 80019da <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001978:	2a0c      	cmp	r2, #12
 800197a:	d009      	beq.n	8001990 <HAL_RCC_GetSysClockFreq+0x4c>
 800197c:	2000      	movs	r0, #0
  return sysclockfreq;
 800197e:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001980:	2a04      	cmp	r2, #4
 8001982:	d029      	beq.n	80019d8 <HAL_RCC_GetSysClockFreq+0x94>
 8001984:	2a08      	cmp	r2, #8
 8001986:	4817      	ldr	r0, [pc, #92]	; (80019e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001988:	bf18      	it	ne
 800198a:	2000      	movne	r0, #0
 800198c:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800198e:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001990:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001992:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001994:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001998:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 800199c:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800199e:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 80019a2:	d005      	beq.n	80019b0 <HAL_RCC_GetSysClockFreq+0x6c>
 80019a4:	2903      	cmp	r1, #3
 80019a6:	d012      	beq.n	80019ce <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019a8:	68d9      	ldr	r1, [r3, #12]
 80019aa:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80019ae:	e003      	b.n	80019b8 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019b0:	68d9      	ldr	r1, [r3, #12]
 80019b2:	480d      	ldr	r0, [pc, #52]	; (80019e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80019b4:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80019b8:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019ba:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80019be:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80019c2:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019c4:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80019c6:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80019c8:	fbb0 f0f3 	udiv	r0, r0, r3
 80019cc:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019ce:	68d9      	ldr	r1, [r3, #12]
 80019d0:	4804      	ldr	r0, [pc, #16]	; (80019e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80019d2:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80019d6:	e7ef      	b.n	80019b8 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 80019d8:	4803      	ldr	r0, [pc, #12]	; (80019e8 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 80019da:	4770      	bx	lr
 80019dc:	40021000 	.word	0x40021000
 80019e0:	080047fc 	.word	0x080047fc
 80019e4:	007a1200 	.word	0x007a1200
 80019e8:	00f42400 	.word	0x00f42400

080019ec <HAL_RCC_OscConfig>:
{
 80019ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 80019f0:	4605      	mov	r5, r0
 80019f2:	b918      	cbnz	r0, 80019fc <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 80019f4:	2001      	movs	r0, #1
}
 80019f6:	b003      	add	sp, #12
 80019f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019fc:	4ca5      	ldr	r4, [pc, #660]	; (8001c94 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80019fe:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a00:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a02:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a04:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a06:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a0a:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a0e:	d53c      	bpl.n	8001a8a <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a10:	b11e      	cbz	r6, 8001a1a <HAL_RCC_OscConfig+0x2e>
 8001a12:	2e0c      	cmp	r6, #12
 8001a14:	d163      	bne.n	8001ade <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001a16:	2f01      	cmp	r7, #1
 8001a18:	d161      	bne.n	8001ade <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a1a:	6823      	ldr	r3, [r4, #0]
 8001a1c:	0798      	lsls	r0, r3, #30
 8001a1e:	d502      	bpl.n	8001a26 <HAL_RCC_OscConfig+0x3a>
 8001a20:	69ab      	ldr	r3, [r5, #24]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d0e6      	beq.n	80019f4 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a26:	6823      	ldr	r3, [r4, #0]
 8001a28:	6a28      	ldr	r0, [r5, #32]
 8001a2a:	0719      	lsls	r1, r3, #28
 8001a2c:	bf56      	itet	pl
 8001a2e:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001a32:	6823      	ldrmi	r3, [r4, #0]
 8001a34:	091b      	lsrpl	r3, r3, #4
 8001a36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a3a:	4283      	cmp	r3, r0
 8001a3c:	d23a      	bcs.n	8001ab4 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a3e:	f7ff ff3f 	bl	80018c0 <RCC_SetFlashLatencyFromMSIRange>
 8001a42:	2800      	cmp	r0, #0
 8001a44:	d1d6      	bne.n	80019f4 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a46:	6823      	ldr	r3, [r4, #0]
 8001a48:	f043 0308 	orr.w	r3, r3, #8
 8001a4c:	6023      	str	r3, [r4, #0]
 8001a4e:	6823      	ldr	r3, [r4, #0]
 8001a50:	6a2a      	ldr	r2, [r5, #32]
 8001a52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a56:	4313      	orrs	r3, r2
 8001a58:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a5a:	6863      	ldr	r3, [r4, #4]
 8001a5c:	69ea      	ldr	r2, [r5, #28]
 8001a5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a62:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001a66:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a68:	f7ff ff6c 	bl	8001944 <HAL_RCC_GetSysClockFreq>
 8001a6c:	68a3      	ldr	r3, [r4, #8]
 8001a6e:	4a8a      	ldr	r2, [pc, #552]	; (8001c98 <HAL_RCC_OscConfig+0x2ac>)
 8001a70:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001a74:	5cd3      	ldrb	r3, [r2, r3]
 8001a76:	f003 031f 	and.w	r3, r3, #31
 8001a7a:	40d8      	lsrs	r0, r3
 8001a7c:	4b87      	ldr	r3, [pc, #540]	; (8001c9c <HAL_RCC_OscConfig+0x2b0>)
 8001a7e:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001a80:	2000      	movs	r0, #0
 8001a82:	f7fe fd7d 	bl	8000580 <HAL_InitTick>
        if(status != HAL_OK)
 8001a86:	2800      	cmp	r0, #0
 8001a88:	d1b5      	bne.n	80019f6 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a8a:	682b      	ldr	r3, [r5, #0]
 8001a8c:	07d8      	lsls	r0, r3, #31
 8001a8e:	d45d      	bmi.n	8001b4c <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a90:	682b      	ldr	r3, [r5, #0]
 8001a92:	0799      	lsls	r1, r3, #30
 8001a94:	f100 809c 	bmi.w	8001bd0 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a98:	682b      	ldr	r3, [r5, #0]
 8001a9a:	0718      	lsls	r0, r3, #28
 8001a9c:	f100 80d0 	bmi.w	8001c40 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aa0:	682b      	ldr	r3, [r5, #0]
 8001aa2:	0759      	lsls	r1, r3, #29
 8001aa4:	f100 80fc 	bmi.w	8001ca0 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001aa8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f040 8165 	bne.w	8001d7a <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	e7a0      	b.n	80019f6 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ab4:	6823      	ldr	r3, [r4, #0]
 8001ab6:	f043 0308 	orr.w	r3, r3, #8
 8001aba:	6023      	str	r3, [r4, #0]
 8001abc:	6823      	ldr	r3, [r4, #0]
 8001abe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ac2:	4303      	orrs	r3, r0
 8001ac4:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ac6:	6863      	ldr	r3, [r4, #4]
 8001ac8:	69ea      	ldr	r2, [r5, #28]
 8001aca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001ace:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001ad2:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ad4:	f7ff fef4 	bl	80018c0 <RCC_SetFlashLatencyFromMSIRange>
 8001ad8:	2800      	cmp	r0, #0
 8001ada:	d0c5      	beq.n	8001a68 <HAL_RCC_OscConfig+0x7c>
 8001adc:	e78a      	b.n	80019f4 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ade:	69ab      	ldr	r3, [r5, #24]
 8001ae0:	b31b      	cbz	r3, 8001b2a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8001ae2:	6823      	ldr	r3, [r4, #0]
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001aea:	f7fe fd7f 	bl	80005ec <HAL_GetTick>
 8001aee:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001af0:	6823      	ldr	r3, [r4, #0]
 8001af2:	079a      	lsls	r2, r3, #30
 8001af4:	d511      	bpl.n	8001b1a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001af6:	6823      	ldr	r3, [r4, #0]
 8001af8:	f043 0308 	orr.w	r3, r3, #8
 8001afc:	6023      	str	r3, [r4, #0]
 8001afe:	6823      	ldr	r3, [r4, #0]
 8001b00:	6a2a      	ldr	r2, [r5, #32]
 8001b02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b06:	4313      	orrs	r3, r2
 8001b08:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b0a:	6863      	ldr	r3, [r4, #4]
 8001b0c:	69ea      	ldr	r2, [r5, #28]
 8001b0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001b12:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001b16:	6063      	str	r3, [r4, #4]
 8001b18:	e7b7      	b.n	8001a8a <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b1a:	f7fe fd67 	bl	80005ec <HAL_GetTick>
 8001b1e:	eba0 0008 	sub.w	r0, r0, r8
 8001b22:	2802      	cmp	r0, #2
 8001b24:	d9e4      	bls.n	8001af0 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8001b26:	2003      	movs	r0, #3
 8001b28:	e765      	b.n	80019f6 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8001b2a:	6823      	ldr	r3, [r4, #0]
 8001b2c:	f023 0301 	bic.w	r3, r3, #1
 8001b30:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b32:	f7fe fd5b 	bl	80005ec <HAL_GetTick>
 8001b36:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b38:	6823      	ldr	r3, [r4, #0]
 8001b3a:	079b      	lsls	r3, r3, #30
 8001b3c:	d5a5      	bpl.n	8001a8a <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b3e:	f7fe fd55 	bl	80005ec <HAL_GetTick>
 8001b42:	eba0 0008 	sub.w	r0, r0, r8
 8001b46:	2802      	cmp	r0, #2
 8001b48:	d9f6      	bls.n	8001b38 <HAL_RCC_OscConfig+0x14c>
 8001b4a:	e7ec      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001b4c:	2e08      	cmp	r6, #8
 8001b4e:	d003      	beq.n	8001b58 <HAL_RCC_OscConfig+0x16c>
 8001b50:	2e0c      	cmp	r6, #12
 8001b52:	d108      	bne.n	8001b66 <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8001b54:	2f03      	cmp	r7, #3
 8001b56:	d106      	bne.n	8001b66 <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b58:	6823      	ldr	r3, [r4, #0]
 8001b5a:	039a      	lsls	r2, r3, #14
 8001b5c:	d598      	bpl.n	8001a90 <HAL_RCC_OscConfig+0xa4>
 8001b5e:	686b      	ldr	r3, [r5, #4]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d195      	bne.n	8001a90 <HAL_RCC_OscConfig+0xa4>
 8001b64:	e746      	b.n	80019f4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b66:	686b      	ldr	r3, [r5, #4]
 8001b68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b6c:	d110      	bne.n	8001b90 <HAL_RCC_OscConfig+0x1a4>
 8001b6e:	6823      	ldr	r3, [r4, #0]
 8001b70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b74:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b76:	f7fe fd39 	bl	80005ec <HAL_GetTick>
 8001b7a:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b7c:	6823      	ldr	r3, [r4, #0]
 8001b7e:	039b      	lsls	r3, r3, #14
 8001b80:	d486      	bmi.n	8001a90 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b82:	f7fe fd33 	bl	80005ec <HAL_GetTick>
 8001b86:	eba0 0008 	sub.w	r0, r0, r8
 8001b8a:	2864      	cmp	r0, #100	; 0x64
 8001b8c:	d9f6      	bls.n	8001b7c <HAL_RCC_OscConfig+0x190>
 8001b8e:	e7ca      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b94:	d104      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x1b4>
 8001b96:	6823      	ldr	r3, [r4, #0]
 8001b98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b9c:	6023      	str	r3, [r4, #0]
 8001b9e:	e7e6      	b.n	8001b6e <HAL_RCC_OscConfig+0x182>
 8001ba0:	6822      	ldr	r2, [r4, #0]
 8001ba2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ba6:	6022      	str	r2, [r4, #0]
 8001ba8:	6822      	ldr	r2, [r4, #0]
 8001baa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001bae:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d1e0      	bne.n	8001b76 <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8001bb4:	f7fe fd1a 	bl	80005ec <HAL_GetTick>
 8001bb8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bba:	6823      	ldr	r3, [r4, #0]
 8001bbc:	0398      	lsls	r0, r3, #14
 8001bbe:	f57f af67 	bpl.w	8001a90 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bc2:	f7fe fd13 	bl	80005ec <HAL_GetTick>
 8001bc6:	eba0 0008 	sub.w	r0, r0, r8
 8001bca:	2864      	cmp	r0, #100	; 0x64
 8001bcc:	d9f5      	bls.n	8001bba <HAL_RCC_OscConfig+0x1ce>
 8001bce:	e7aa      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001bd0:	2e04      	cmp	r6, #4
 8001bd2:	d003      	beq.n	8001bdc <HAL_RCC_OscConfig+0x1f0>
 8001bd4:	2e0c      	cmp	r6, #12
 8001bd6:	d110      	bne.n	8001bfa <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8001bd8:	2f02      	cmp	r7, #2
 8001bda:	d10e      	bne.n	8001bfa <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bdc:	6823      	ldr	r3, [r4, #0]
 8001bde:	0559      	lsls	r1, r3, #21
 8001be0:	d503      	bpl.n	8001bea <HAL_RCC_OscConfig+0x1fe>
 8001be2:	68eb      	ldr	r3, [r5, #12]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	f43f af05 	beq.w	80019f4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bea:	6863      	ldr	r3, [r4, #4]
 8001bec:	692a      	ldr	r2, [r5, #16]
 8001bee:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001bf2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001bf6:	6063      	str	r3, [r4, #4]
 8001bf8:	e74e      	b.n	8001a98 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bfa:	68eb      	ldr	r3, [r5, #12]
 8001bfc:	b17b      	cbz	r3, 8001c1e <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8001bfe:	6823      	ldr	r3, [r4, #0]
 8001c00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c04:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001c06:	f7fe fcf1 	bl	80005ec <HAL_GetTick>
 8001c0a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c0c:	6823      	ldr	r3, [r4, #0]
 8001c0e:	055a      	lsls	r2, r3, #21
 8001c10:	d4eb      	bmi.n	8001bea <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c12:	f7fe fceb 	bl	80005ec <HAL_GetTick>
 8001c16:	1bc0      	subs	r0, r0, r7
 8001c18:	2802      	cmp	r0, #2
 8001c1a:	d9f7      	bls.n	8001c0c <HAL_RCC_OscConfig+0x220>
 8001c1c:	e783      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 8001c1e:	6823      	ldr	r3, [r4, #0]
 8001c20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c24:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001c26:	f7fe fce1 	bl	80005ec <HAL_GetTick>
 8001c2a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c2c:	6823      	ldr	r3, [r4, #0]
 8001c2e:	055b      	lsls	r3, r3, #21
 8001c30:	f57f af32 	bpl.w	8001a98 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c34:	f7fe fcda 	bl	80005ec <HAL_GetTick>
 8001c38:	1bc0      	subs	r0, r0, r7
 8001c3a:	2802      	cmp	r0, #2
 8001c3c:	d9f6      	bls.n	8001c2c <HAL_RCC_OscConfig+0x240>
 8001c3e:	e772      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c40:	696b      	ldr	r3, [r5, #20]
 8001c42:	b19b      	cbz	r3, 8001c6c <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8001c44:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001c48:	f043 0301 	orr.w	r3, r3, #1
 8001c4c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001c50:	f7fe fccc 	bl	80005ec <HAL_GetTick>
 8001c54:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c56:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001c5a:	079a      	lsls	r2, r3, #30
 8001c5c:	f53f af20 	bmi.w	8001aa0 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c60:	f7fe fcc4 	bl	80005ec <HAL_GetTick>
 8001c64:	1bc0      	subs	r0, r0, r7
 8001c66:	2802      	cmp	r0, #2
 8001c68:	d9f5      	bls.n	8001c56 <HAL_RCC_OscConfig+0x26a>
 8001c6a:	e75c      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 8001c6c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001c70:	f023 0301 	bic.w	r3, r3, #1
 8001c74:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001c78:	f7fe fcb8 	bl	80005ec <HAL_GetTick>
 8001c7c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c7e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001c82:	079b      	lsls	r3, r3, #30
 8001c84:	f57f af0c 	bpl.w	8001aa0 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c88:	f7fe fcb0 	bl	80005ec <HAL_GetTick>
 8001c8c:	1bc0      	subs	r0, r0, r7
 8001c8e:	2802      	cmp	r0, #2
 8001c90:	d9f5      	bls.n	8001c7e <HAL_RCC_OscConfig+0x292>
 8001c92:	e748      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
 8001c94:	40021000 	.word	0x40021000
 8001c98:	080047e3 	.word	0x080047e3
 8001c9c:	2000000c 	.word	0x2000000c
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ca0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001ca2:	00d8      	lsls	r0, r3, #3
 8001ca4:	d429      	bmi.n	8001cfa <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ca6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001ca8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cac:	65a3      	str	r3, [r4, #88]	; 0x58
 8001cae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001cb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001cb8:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cbc:	4f5d      	ldr	r7, [pc, #372]	; (8001e34 <HAL_RCC_OscConfig+0x448>)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	05d9      	lsls	r1, r3, #23
 8001cc2:	d51d      	bpl.n	8001d00 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cc4:	68ab      	ldr	r3, [r5, #8]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d12b      	bne.n	8001d22 <HAL_RCC_OscConfig+0x336>
 8001cca:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001cce:	f043 0301 	orr.w	r3, r3, #1
 8001cd2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8001cd6:	f7fe fc89 	bl	80005ec <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cda:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001cde:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ce0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001ce4:	079b      	lsls	r3, r3, #30
 8001ce6:	d542      	bpl.n	8001d6e <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8001ce8:	f1b8 0f00 	cmp.w	r8, #0
 8001cec:	f43f aedc 	beq.w	8001aa8 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cf0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001cf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cf6:	65a3      	str	r3, [r4, #88]	; 0x58
 8001cf8:	e6d6      	b.n	8001aa8 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 8001cfa:	f04f 0800 	mov.w	r8, #0
 8001cfe:	e7dd      	b.n	8001cbc <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d06:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001d08:	f7fe fc70 	bl	80005ec <HAL_GetTick>
 8001d0c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	05da      	lsls	r2, r3, #23
 8001d12:	d4d7      	bmi.n	8001cc4 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d14:	f7fe fc6a 	bl	80005ec <HAL_GetTick>
 8001d18:	eba0 0009 	sub.w	r0, r0, r9
 8001d1c:	2802      	cmp	r0, #2
 8001d1e:	d9f6      	bls.n	8001d0e <HAL_RCC_OscConfig+0x322>
 8001d20:	e701      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d22:	2b05      	cmp	r3, #5
 8001d24:	d106      	bne.n	8001d34 <HAL_RCC_OscConfig+0x348>
 8001d26:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001d2a:	f043 0304 	orr.w	r3, r3, #4
 8001d2e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8001d32:	e7ca      	b.n	8001cca <HAL_RCC_OscConfig+0x2de>
 8001d34:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001d38:	f022 0201 	bic.w	r2, r2, #1
 8001d3c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8001d40:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001d44:	f022 0204 	bic.w	r2, r2, #4
 8001d48:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d1c2      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 8001d50:	f7fe fc4c 	bl	80005ec <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d54:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001d58:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d5a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001d5e:	0798      	lsls	r0, r3, #30
 8001d60:	d5c2      	bpl.n	8001ce8 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d62:	f7fe fc43 	bl	80005ec <HAL_GetTick>
 8001d66:	1bc0      	subs	r0, r0, r7
 8001d68:	4548      	cmp	r0, r9
 8001d6a:	d9f6      	bls.n	8001d5a <HAL_RCC_OscConfig+0x36e>
 8001d6c:	e6db      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d6e:	f7fe fc3d 	bl	80005ec <HAL_GetTick>
 8001d72:	1bc0      	subs	r0, r0, r7
 8001d74:	4548      	cmp	r0, r9
 8001d76:	d9b3      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x2f4>
 8001d78:	e6d5      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d7a:	2e0c      	cmp	r6, #12
 8001d7c:	f43f ae3a 	beq.w	80019f4 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d80:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8001d82:	6823      	ldr	r3, [r4, #0]
 8001d84:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d88:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d8a:	d137      	bne.n	8001dfc <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 8001d8c:	f7fe fc2e 	bl	80005ec <HAL_GetTick>
 8001d90:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d92:	6823      	ldr	r3, [r4, #0]
 8001d94:	0199      	lsls	r1, r3, #6
 8001d96:	d42b      	bmi.n	8001df0 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d98:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001d9a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001d9c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001da0:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001da2:	3a01      	subs	r2, #1
 8001da4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001da8:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001daa:	0912      	lsrs	r2, r2, #4
 8001dac:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001db0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001db2:	0852      	lsrs	r2, r2, #1
 8001db4:	3a01      	subs	r2, #1
 8001db6:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8001dba:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001dbc:	0852      	lsrs	r2, r2, #1
 8001dbe:	3a01      	subs	r2, #1
 8001dc0:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001dc4:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001dc6:	6823      	ldr	r3, [r4, #0]
 8001dc8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dcc:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001dce:	68e3      	ldr	r3, [r4, #12]
 8001dd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dd4:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001dd6:	f7fe fc09 	bl	80005ec <HAL_GetTick>
 8001dda:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ddc:	6823      	ldr	r3, [r4, #0]
 8001dde:	019a      	lsls	r2, r3, #6
 8001de0:	f53f ae66 	bmi.w	8001ab0 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001de4:	f7fe fc02 	bl	80005ec <HAL_GetTick>
 8001de8:	1b40      	subs	r0, r0, r5
 8001dea:	2802      	cmp	r0, #2
 8001dec:	d9f6      	bls.n	8001ddc <HAL_RCC_OscConfig+0x3f0>
 8001dee:	e69a      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001df0:	f7fe fbfc 	bl	80005ec <HAL_GetTick>
 8001df4:	1b80      	subs	r0, r0, r6
 8001df6:	2802      	cmp	r0, #2
 8001df8:	d9cb      	bls.n	8001d92 <HAL_RCC_OscConfig+0x3a6>
 8001dfa:	e694      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001dfc:	6823      	ldr	r3, [r4, #0]
 8001dfe:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001e02:	bf02      	ittt	eq
 8001e04:	68e3      	ldreq	r3, [r4, #12]
 8001e06:	f023 0303 	biceq.w	r3, r3, #3
 8001e0a:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001e0c:	68e3      	ldr	r3, [r4, #12]
 8001e0e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001e12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e16:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001e18:	f7fe fbe8 	bl	80005ec <HAL_GetTick>
 8001e1c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e1e:	6823      	ldr	r3, [r4, #0]
 8001e20:	019b      	lsls	r3, r3, #6
 8001e22:	f57f ae45 	bpl.w	8001ab0 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e26:	f7fe fbe1 	bl	80005ec <HAL_GetTick>
 8001e2a:	1b40      	subs	r0, r0, r5
 8001e2c:	2802      	cmp	r0, #2
 8001e2e:	d9f6      	bls.n	8001e1e <HAL_RCC_OscConfig+0x432>
 8001e30:	e679      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
 8001e32:	bf00      	nop
 8001e34:	40007000 	.word	0x40007000

08001e38 <HAL_RCC_ClockConfig>:
{
 8001e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e3c:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8001e3e:	4604      	mov	r4, r0
 8001e40:	b910      	cbnz	r0, 8001e48 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001e42:	2001      	movs	r0, #1
 8001e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e48:	4a40      	ldr	r2, [pc, #256]	; (8001f4c <HAL_RCC_ClockConfig+0x114>)
 8001e4a:	6813      	ldr	r3, [r2, #0]
 8001e4c:	f003 0307 	and.w	r3, r3, #7
 8001e50:	428b      	cmp	r3, r1
 8001e52:	d329      	bcc.n	8001ea8 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e54:	6823      	ldr	r3, [r4, #0]
 8001e56:	07d9      	lsls	r1, r3, #31
 8001e58:	d431      	bmi.n	8001ebe <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e5a:	6821      	ldr	r1, [r4, #0]
 8001e5c:	078a      	lsls	r2, r1, #30
 8001e5e:	d45b      	bmi.n	8001f18 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e60:	4a3a      	ldr	r2, [pc, #232]	; (8001f4c <HAL_RCC_ClockConfig+0x114>)
 8001e62:	6813      	ldr	r3, [r2, #0]
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	429e      	cmp	r6, r3
 8001e6a:	d35d      	bcc.n	8001f28 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e6c:	f011 0f04 	tst.w	r1, #4
 8001e70:	4d37      	ldr	r5, [pc, #220]	; (8001f50 <HAL_RCC_ClockConfig+0x118>)
 8001e72:	d164      	bne.n	8001f3e <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e74:	070b      	lsls	r3, r1, #28
 8001e76:	d506      	bpl.n	8001e86 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e78:	68ab      	ldr	r3, [r5, #8]
 8001e7a:	6922      	ldr	r2, [r4, #16]
 8001e7c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001e80:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001e84:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e86:	f7ff fd5d 	bl	8001944 <HAL_RCC_GetSysClockFreq>
 8001e8a:	68ab      	ldr	r3, [r5, #8]
 8001e8c:	4a31      	ldr	r2, [pc, #196]	; (8001f54 <HAL_RCC_ClockConfig+0x11c>)
 8001e8e:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8001e92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e96:	5cd3      	ldrb	r3, [r2, r3]
 8001e98:	f003 031f 	and.w	r3, r3, #31
 8001e9c:	40d8      	lsrs	r0, r3
 8001e9e:	4b2e      	ldr	r3, [pc, #184]	; (8001f58 <HAL_RCC_ClockConfig+0x120>)
 8001ea0:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8001ea2:	2000      	movs	r0, #0
 8001ea4:	f7fe bb6c 	b.w	8000580 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ea8:	6813      	ldr	r3, [r2, #0]
 8001eaa:	f023 0307 	bic.w	r3, r3, #7
 8001eae:	430b      	orrs	r3, r1
 8001eb0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eb2:	6813      	ldr	r3, [r2, #0]
 8001eb4:	f003 0307 	and.w	r3, r3, #7
 8001eb8:	4299      	cmp	r1, r3
 8001eba:	d1c2      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xa>
 8001ebc:	e7ca      	b.n	8001e54 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ebe:	6862      	ldr	r2, [r4, #4]
 8001ec0:	4d23      	ldr	r5, [pc, #140]	; (8001f50 <HAL_RCC_ClockConfig+0x118>)
 8001ec2:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ec4:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ec6:	d11b      	bne.n	8001f00 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ec8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ecc:	d0b9      	beq.n	8001e42 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ece:	68ab      	ldr	r3, [r5, #8]
 8001ed0:	f023 0303 	bic.w	r3, r3, #3
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8001ed8:	f7fe fb88 	bl	80005ec <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001edc:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001ee0:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ee2:	68ab      	ldr	r3, [r5, #8]
 8001ee4:	6862      	ldr	r2, [r4, #4]
 8001ee6:	f003 030c 	and.w	r3, r3, #12
 8001eea:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001eee:	d0b4      	beq.n	8001e5a <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef0:	f7fe fb7c 	bl	80005ec <HAL_GetTick>
 8001ef4:	1bc0      	subs	r0, r0, r7
 8001ef6:	4540      	cmp	r0, r8
 8001ef8:	d9f3      	bls.n	8001ee2 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8001efa:	2003      	movs	r0, #3
}
 8001efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f00:	2a02      	cmp	r2, #2
 8001f02:	d102      	bne.n	8001f0a <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f04:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001f08:	e7e0      	b.n	8001ecc <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f0a:	b912      	cbnz	r2, 8001f12 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f0c:	f013 0f02 	tst.w	r3, #2
 8001f10:	e7dc      	b.n	8001ecc <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f12:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001f16:	e7d9      	b.n	8001ecc <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f18:	4a0d      	ldr	r2, [pc, #52]	; (8001f50 <HAL_RCC_ClockConfig+0x118>)
 8001f1a:	68a0      	ldr	r0, [r4, #8]
 8001f1c:	6893      	ldr	r3, [r2, #8]
 8001f1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f22:	4303      	orrs	r3, r0
 8001f24:	6093      	str	r3, [r2, #8]
 8001f26:	e79b      	b.n	8001e60 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f28:	6813      	ldr	r3, [r2, #0]
 8001f2a:	f023 0307 	bic.w	r3, r3, #7
 8001f2e:	4333      	orrs	r3, r6
 8001f30:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f32:	6813      	ldr	r3, [r2, #0]
 8001f34:	f003 0307 	and.w	r3, r3, #7
 8001f38:	429e      	cmp	r6, r3
 8001f3a:	d182      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xa>
 8001f3c:	e796      	b.n	8001e6c <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f3e:	68ab      	ldr	r3, [r5, #8]
 8001f40:	68e2      	ldr	r2, [r4, #12]
 8001f42:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001f46:	4313      	orrs	r3, r2
 8001f48:	60ab      	str	r3, [r5, #8]
 8001f4a:	e793      	b.n	8001e74 <HAL_RCC_ClockConfig+0x3c>
 8001f4c:	40022000 	.word	0x40022000
 8001f50:	40021000 	.word	0x40021000
 8001f54:	080047e3 	.word	0x080047e3
 8001f58:	2000000c 	.word	0x2000000c

08001f5c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001f5c:	4b05      	ldr	r3, [pc, #20]	; (8001f74 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001f5e:	4a06      	ldr	r2, [pc, #24]	; (8001f78 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001f66:	5cd3      	ldrb	r3, [r2, r3]
 8001f68:	4a04      	ldr	r2, [pc, #16]	; (8001f7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f6a:	6810      	ldr	r0, [r2, #0]
 8001f6c:	f003 031f 	and.w	r3, r3, #31
}
 8001f70:	40d8      	lsrs	r0, r3
 8001f72:	4770      	bx	lr
 8001f74:	40021000 	.word	0x40021000
 8001f78:	080047f3 	.word	0x080047f3
 8001f7c:	2000000c 	.word	0x2000000c

08001f80 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001f80:	4b05      	ldr	r3, [pc, #20]	; (8001f98 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001f82:	4a06      	ldr	r2, [pc, #24]	; (8001f9c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001f8a:	5cd3      	ldrb	r3, [r2, r3]
 8001f8c:	4a04      	ldr	r2, [pc, #16]	; (8001fa0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f8e:	6810      	ldr	r0, [r2, #0]
 8001f90:	f003 031f 	and.w	r3, r3, #31
}
 8001f94:	40d8      	lsrs	r0, r3
 8001f96:	4770      	bx	lr
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	080047f3 	.word	0x080047f3
 8001fa0:	2000000c 	.word	0x2000000c

08001fa4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001fa6:	4b45      	ldr	r3, [pc, #276]	; (80020bc <RCCEx_PLLSAI1_Config+0x118>)
 8001fa8:	68da      	ldr	r2, [r3, #12]
 8001faa:	f012 0f03 	tst.w	r2, #3
{
 8001fae:	4605      	mov	r5, r0
 8001fb0:	460e      	mov	r6, r1
 8001fb2:	461c      	mov	r4, r3
 8001fb4:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001fb6:	d02a      	beq.n	800200e <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001fb8:	68da      	ldr	r2, [r3, #12]
 8001fba:	f002 0203 	and.w	r2, r2, #3
 8001fbe:	4282      	cmp	r2, r0
 8001fc0:	d13c      	bne.n	800203c <RCCEx_PLLSAI1_Config+0x98>
       ||
 8001fc2:	2a00      	cmp	r2, #0
 8001fc4:	d03a      	beq.n	800203c <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001fc6:	68db      	ldr	r3, [r3, #12]
       ||
 8001fc8:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001fca:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001fce:	3301      	adds	r3, #1
       ||
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d133      	bne.n	800203c <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001fd4:	6823      	ldr	r3, [r4, #0]
 8001fd6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001fda:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fdc:	f7fe fb06 	bl	80005ec <HAL_GetTick>
 8001fe0:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001fe2:	6823      	ldr	r3, [r4, #0]
 8001fe4:	011a      	lsls	r2, r3, #4
 8001fe6:	d432      	bmi.n	800204e <RCCEx_PLLSAI1_Config+0xaa>
 8001fe8:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001fea:	2e00      	cmp	r6, #0
 8001fec:	d036      	beq.n	800205c <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001fee:	2e01      	cmp	r6, #1
 8001ff0:	d150      	bne.n	8002094 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001ff2:	6922      	ldr	r2, [r4, #16]
 8001ff4:	6928      	ldr	r0, [r5, #16]
 8001ff6:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001ffa:	0840      	lsrs	r0, r0, #1
 8001ffc:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002000:	3801      	subs	r0, #1
 8002002:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8002006:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 800200a:	6122      	str	r2, [r4, #16]
 800200c:	e032      	b.n	8002074 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 800200e:	2802      	cmp	r0, #2
 8002010:	d010      	beq.n	8002034 <RCCEx_PLLSAI1_Config+0x90>
 8002012:	2803      	cmp	r0, #3
 8002014:	d014      	beq.n	8002040 <RCCEx_PLLSAI1_Config+0x9c>
 8002016:	2801      	cmp	r0, #1
 8002018:	d110      	bne.n	800203c <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	079f      	lsls	r7, r3, #30
 800201e:	d538      	bpl.n	8002092 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002020:	68e3      	ldr	r3, [r4, #12]
 8002022:	686a      	ldr	r2, [r5, #4]
 8002024:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002028:	3a01      	subs	r2, #1
 800202a:	4318      	orrs	r0, r3
 800202c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002030:	60e0      	str	r0, [r4, #12]
 8002032:	e7cf      	b.n	8001fd4 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800203a:	d1f1      	bne.n	8002020 <RCCEx_PLLSAI1_Config+0x7c>
 800203c:	2001      	movs	r0, #1
 800203e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	0391      	lsls	r1, r2, #14
 8002044:	d4ec      	bmi.n	8002020 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800204c:	e7f5      	b.n	800203a <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800204e:	f7fe facd 	bl	80005ec <HAL_GetTick>
 8002052:	1bc0      	subs	r0, r0, r7
 8002054:	2802      	cmp	r0, #2
 8002056:	d9c4      	bls.n	8001fe2 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8002058:	2003      	movs	r0, #3
 800205a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800205c:	6921      	ldr	r1, [r4, #16]
 800205e:	68eb      	ldr	r3, [r5, #12]
 8002060:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8002064:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8002068:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 800206c:	091b      	lsrs	r3, r3, #4
 800206e:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8002072:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002074:	6823      	ldr	r3, [r4, #0]
 8002076:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800207a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800207c:	f7fe fab6 	bl	80005ec <HAL_GetTick>
 8002080:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002082:	6823      	ldr	r3, [r4, #0]
 8002084:	011b      	lsls	r3, r3, #4
 8002086:	d513      	bpl.n	80020b0 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002088:	6923      	ldr	r3, [r4, #16]
 800208a:	69aa      	ldr	r2, [r5, #24]
 800208c:	4313      	orrs	r3, r2
 800208e:	6123      	str	r3, [r4, #16]
 8002090:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002094:	6923      	ldr	r3, [r4, #16]
 8002096:	6968      	ldr	r0, [r5, #20]
 8002098:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800209c:	0840      	lsrs	r0, r0, #1
 800209e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80020a2:	3801      	subs	r0, #1
 80020a4:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80020a8:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80020ac:	6123      	str	r3, [r4, #16]
 80020ae:	e7e1      	b.n	8002074 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80020b0:	f7fe fa9c 	bl	80005ec <HAL_GetTick>
 80020b4:	1b80      	subs	r0, r0, r6
 80020b6:	2802      	cmp	r0, #2
 80020b8:	d9e3      	bls.n	8002082 <RCCEx_PLLSAI1_Config+0xde>
 80020ba:	e7cd      	b.n	8002058 <RCCEx_PLLSAI1_Config+0xb4>
 80020bc:	40021000 	.word	0x40021000

080020c0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80020c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80020c2:	4b3d      	ldr	r3, [pc, #244]	; (80021b8 <RCCEx_PLLSAI2_Config+0xf8>)
 80020c4:	68da      	ldr	r2, [r3, #12]
 80020c6:	f012 0f03 	tst.w	r2, #3
{
 80020ca:	4605      	mov	r5, r0
 80020cc:	460e      	mov	r6, r1
 80020ce:	461c      	mov	r4, r3
 80020d0:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80020d2:	d028      	beq.n	8002126 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80020d4:	68da      	ldr	r2, [r3, #12]
 80020d6:	f002 0203 	and.w	r2, r2, #3
 80020da:	4282      	cmp	r2, r0
 80020dc:	d13a      	bne.n	8002154 <RCCEx_PLLSAI2_Config+0x94>
       ||
 80020de:	2a00      	cmp	r2, #0
 80020e0:	d038      	beq.n	8002154 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80020e2:	68db      	ldr	r3, [r3, #12]
       ||
 80020e4:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80020e6:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80020ea:	3301      	adds	r3, #1
       ||
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d131      	bne.n	8002154 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80020f0:	6823      	ldr	r3, [r4, #0]
 80020f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020f6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020f8:	f7fe fa78 	bl	80005ec <HAL_GetTick>
 80020fc:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80020fe:	6823      	ldr	r3, [r4, #0]
 8002100:	009a      	lsls	r2, r3, #2
 8002102:	d430      	bmi.n	8002166 <RCCEx_PLLSAI2_Config+0xa6>
 8002104:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002106:	2e00      	cmp	r6, #0
 8002108:	d034      	beq.n	8002174 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800210a:	6963      	ldr	r3, [r4, #20]
 800210c:	6929      	ldr	r1, [r5, #16]
 800210e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002112:	0849      	lsrs	r1, r1, #1
 8002114:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002118:	3901      	subs	r1, #1
 800211a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800211e:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8002122:	6163      	str	r3, [r4, #20]
 8002124:	e032      	b.n	800218c <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8002126:	2802      	cmp	r0, #2
 8002128:	d010      	beq.n	800214c <RCCEx_PLLSAI2_Config+0x8c>
 800212a:	2803      	cmp	r0, #3
 800212c:	d014      	beq.n	8002158 <RCCEx_PLLSAI2_Config+0x98>
 800212e:	2801      	cmp	r0, #1
 8002130:	d110      	bne.n	8002154 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	079f      	lsls	r7, r3, #30
 8002136:	d538      	bpl.n	80021aa <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002138:	68e3      	ldr	r3, [r4, #12]
 800213a:	686a      	ldr	r2, [r5, #4]
 800213c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002140:	3a01      	subs	r2, #1
 8002142:	4318      	orrs	r0, r3
 8002144:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002148:	60e0      	str	r0, [r4, #12]
 800214a:	e7d1      	b.n	80020f0 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002152:	d1f1      	bne.n	8002138 <RCCEx_PLLSAI2_Config+0x78>
 8002154:	2001      	movs	r0, #1
 8002156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	0391      	lsls	r1, r2, #14
 800215c:	d4ec      	bmi.n	8002138 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002164:	e7f5      	b.n	8002152 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002166:	f7fe fa41 	bl	80005ec <HAL_GetTick>
 800216a:	1bc0      	subs	r0, r0, r7
 800216c:	2802      	cmp	r0, #2
 800216e:	d9c6      	bls.n	80020fe <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8002170:	2003      	movs	r0, #3
 8002172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002174:	6962      	ldr	r2, [r4, #20]
 8002176:	68eb      	ldr	r3, [r5, #12]
 8002178:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 800217c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002180:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002184:	091b      	lsrs	r3, r3, #4
 8002186:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 800218a:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800218c:	6823      	ldr	r3, [r4, #0]
 800218e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002192:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002194:	f7fe fa2a 	bl	80005ec <HAL_GetTick>
 8002198:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800219a:	6823      	ldr	r3, [r4, #0]
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	d505      	bpl.n	80021ac <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80021a0:	6963      	ldr	r3, [r4, #20]
 80021a2:	696a      	ldr	r2, [r5, #20]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	6163      	str	r3, [r4, #20]
 80021a8:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80021aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80021ac:	f7fe fa1e 	bl	80005ec <HAL_GetTick>
 80021b0:	1b80      	subs	r0, r0, r6
 80021b2:	2802      	cmp	r0, #2
 80021b4:	d9f1      	bls.n	800219a <RCCEx_PLLSAI2_Config+0xda>
 80021b6:	e7db      	b.n	8002170 <RCCEx_PLLSAI2_Config+0xb0>
 80021b8:	40021000 	.word	0x40021000

080021bc <HAL_RCCEx_PeriphCLKConfig>:
{
 80021bc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80021c0:	6806      	ldr	r6, [r0, #0]
 80021c2:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 80021c6:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80021c8:	d024      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80021ca:	6e41      	ldr	r1, [r0, #100]	; 0x64
 80021cc:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80021d0:	d02c      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x70>
 80021d2:	d802      	bhi.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80021d4:	b1c1      	cbz	r1, 8002208 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 80021d6:	2601      	movs	r6, #1
 80021d8:	e01c      	b.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80021da:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80021de:	d00d      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80021e0:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80021e4:	d1f7      	bne.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80021e6:	4a4d      	ldr	r2, [pc, #308]	; (800231c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021e8:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80021ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80021ee:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80021f2:	430b      	orrs	r3, r1
 80021f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80021f8:	2600      	movs	r6, #0
 80021fa:	e00b      	b.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80021fc:	4a47      	ldr	r2, [pc, #284]	; (800231c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021fe:	68d3      	ldr	r3, [r2, #12]
 8002200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002204:	60d3      	str	r3, [r2, #12]
      break;
 8002206:	e7ee      	b.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002208:	3004      	adds	r0, #4
 800220a:	f7ff fecb 	bl	8001fa4 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800220e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002210:	2800      	cmp	r0, #0
 8002212:	d0e8      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002214:	6823      	ldr	r3, [r4, #0]
 8002216:	04d8      	lsls	r0, r3, #19
 8002218:	d506      	bpl.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 800221a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800221c:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8002220:	d074      	beq.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x150>
 8002222:	d808      	bhi.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002224:	b1a9      	cbz	r1, 8002252 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8002226:	2601      	movs	r6, #1
 8002228:	4635      	mov	r5, r6
 800222a:	e021      	b.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800222c:	2100      	movs	r1, #0
 800222e:	3020      	adds	r0, #32
 8002230:	f7ff ff46 	bl	80020c0 <RCCEx_PLLSAI2_Config>
 8002234:	e7eb      	b.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002236:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800223a:	d004      	beq.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 800223c:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8002240:	d1f1      	bne.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002242:	4635      	mov	r5, r6
 8002244:	e009      	b.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002246:	4a35      	ldr	r2, [pc, #212]	; (800231c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002248:	68d3      	ldr	r3, [r2, #12]
 800224a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800224e:	60d3      	str	r3, [r2, #12]
 8002250:	e7f7      	b.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002252:	1d20      	adds	r0, r4, #4
 8002254:	f7ff fea6 	bl	8001fa4 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002258:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800225a:	2d00      	cmp	r5, #0
 800225c:	d15c      	bne.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800225e:	4a2f      	ldr	r2, [pc, #188]	; (800231c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002260:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002262:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002266:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800226a:	430b      	orrs	r3, r1
 800226c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002270:	6823      	ldr	r3, [r4, #0]
 8002272:	0399      	lsls	r1, r3, #14
 8002274:	f140 814f 	bpl.w	8002516 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002278:	4f28      	ldr	r7, [pc, #160]	; (800231c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800227a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800227c:	00da      	lsls	r2, r3, #3
 800227e:	f140 8176 	bpl.w	800256e <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 8002282:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002286:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8002320 <HAL_RCCEx_PeriphCLKConfig+0x164>
 800228a:	f8d9 3000 	ldr.w	r3, [r9]
 800228e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002292:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8002296:	f7fe f9a9 	bl	80005ec <HAL_GetTick>
 800229a:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800229c:	f8d9 3000 	ldr.w	r3, [r9]
 80022a0:	05db      	lsls	r3, r3, #23
 80022a2:	d53f      	bpl.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 80022a4:	2d00      	cmp	r5, #0
 80022a6:	d144      	bne.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022ac:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80022b0:	d015      	beq.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x122>
 80022b2:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d011      	beq.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 80022be:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80022c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80022c6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022ca:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022d2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80022d6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80022da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80022de:	07d8      	lsls	r0, r3, #31
 80022e0:	d509      	bpl.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 80022e2:	f7fe f983 	bl	80005ec <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022e6:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80022ea:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80022f0:	0799      	lsls	r1, r3, #30
 80022f2:	f140 8109 	bpl.w	8002508 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80022fa:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80022fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002302:	4313      	orrs	r3, r2
 8002304:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002308:	4635      	mov	r5, r6
 800230a:	e012      	b.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800230c:	2100      	movs	r1, #0
 800230e:	f104 0020 	add.w	r0, r4, #32
 8002312:	f7ff fed5 	bl	80020c0 <RCCEx_PLLSAI2_Config>
 8002316:	e79f      	b.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002318:	462e      	mov	r6, r5
 800231a:	e7a9      	b.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 800231c:	40021000 	.word	0x40021000
 8002320:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002324:	f7fe f962 	bl	80005ec <HAL_GetTick>
 8002328:	eba0 000a 	sub.w	r0, r0, sl
 800232c:	2802      	cmp	r0, #2
 800232e:	d9b5      	bls.n	800229c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8002330:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8002332:	f1b8 0f00 	cmp.w	r8, #0
 8002336:	d003      	beq.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002338:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800233a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800233e:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002340:	6823      	ldr	r3, [r4, #0]
 8002342:	07da      	lsls	r2, r3, #31
 8002344:	d508      	bpl.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002346:	4990      	ldr	r1, [pc, #576]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002348:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800234a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800234e:	f022 0203 	bic.w	r2, r2, #3
 8002352:	4302      	orrs	r2, r0
 8002354:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002358:	079f      	lsls	r7, r3, #30
 800235a:	d508      	bpl.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800235c:	498a      	ldr	r1, [pc, #552]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800235e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002360:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002364:	f022 020c 	bic.w	r2, r2, #12
 8002368:	4302      	orrs	r2, r0
 800236a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800236e:	075e      	lsls	r6, r3, #29
 8002370:	d508      	bpl.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002372:	4985      	ldr	r1, [pc, #532]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002374:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002376:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800237a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800237e:	4302      	orrs	r2, r0
 8002380:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002384:	0718      	lsls	r0, r3, #28
 8002386:	d508      	bpl.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002388:	497f      	ldr	r1, [pc, #508]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800238a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800238c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002390:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002394:	4302      	orrs	r2, r0
 8002396:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800239a:	06d9      	lsls	r1, r3, #27
 800239c:	d508      	bpl.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800239e:	497a      	ldr	r1, [pc, #488]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80023a0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80023a2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80023a6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80023aa:	4302      	orrs	r2, r0
 80023ac:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023b0:	069a      	lsls	r2, r3, #26
 80023b2:	d508      	bpl.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023b4:	4974      	ldr	r1, [pc, #464]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80023b6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80023b8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80023bc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80023c0:	4302      	orrs	r2, r0
 80023c2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023c6:	059f      	lsls	r7, r3, #22
 80023c8:	d508      	bpl.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80023ca:	496f      	ldr	r1, [pc, #444]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80023cc:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80023ce:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80023d2:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80023d6:	4302      	orrs	r2, r0
 80023d8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80023dc:	055e      	lsls	r6, r3, #21
 80023de:	d508      	bpl.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80023e0:	4969      	ldr	r1, [pc, #420]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80023e2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80023e4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80023e8:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80023ec:	4302      	orrs	r2, r0
 80023ee:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023f2:	0658      	lsls	r0, r3, #25
 80023f4:	d508      	bpl.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023f6:	4964      	ldr	r1, [pc, #400]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80023f8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80023fa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80023fe:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002402:	4302      	orrs	r2, r0
 8002404:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002408:	0619      	lsls	r1, r3, #24
 800240a:	d508      	bpl.n	800241e <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800240c:	495e      	ldr	r1, [pc, #376]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800240e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002410:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002414:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002418:	4302      	orrs	r2, r0
 800241a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800241e:	05da      	lsls	r2, r3, #23
 8002420:	d508      	bpl.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002422:	4959      	ldr	r1, [pc, #356]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002426:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800242a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800242e:	4302      	orrs	r2, r0
 8002430:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002434:	049b      	lsls	r3, r3, #18
 8002436:	d50f      	bpl.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002438:	4a53      	ldr	r2, [pc, #332]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800243a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800243c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002440:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002444:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002446:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800244a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800244e:	d164      	bne.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002450:	68d3      	ldr	r3, [r2, #12]
 8002452:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002456:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002458:	6823      	ldr	r3, [r4, #0]
 800245a:	031f      	lsls	r7, r3, #12
 800245c:	d50f      	bpl.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800245e:	4a4a      	ldr	r2, [pc, #296]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002460:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8002462:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002466:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800246a:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800246c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002470:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002474:	d15c      	bne.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002476:	68d3      	ldr	r3, [r2, #12]
 8002478:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800247c:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800247e:	6823      	ldr	r3, [r4, #0]
 8002480:	035e      	lsls	r6, r3, #13
 8002482:	d50f      	bpl.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002484:	4a40      	ldr	r2, [pc, #256]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002486:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002488:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800248c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002490:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002492:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002496:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800249a:	d154      	bne.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800249c:	68d3      	ldr	r3, [r2, #12]
 800249e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024a2:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024a4:	6823      	ldr	r3, [r4, #0]
 80024a6:	0458      	lsls	r0, r3, #17
 80024a8:	d512      	bpl.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024aa:	4937      	ldr	r1, [pc, #220]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80024ac:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80024ae:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80024b2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80024b6:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80024b8:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80024c0:	d14c      	bne.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80024c2:	2102      	movs	r1, #2
 80024c4:	1d20      	adds	r0, r4, #4
 80024c6:	f7ff fd6d 	bl	8001fa4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80024ca:	2800      	cmp	r0, #0
 80024cc:	bf18      	it	ne
 80024ce:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80024d0:	6822      	ldr	r2, [r4, #0]
 80024d2:	0411      	lsls	r1, r2, #16
 80024d4:	d508      	bpl.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80024d6:	492c      	ldr	r1, [pc, #176]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80024d8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80024da:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80024de:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80024e2:	4303      	orrs	r3, r0
 80024e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80024e8:	03d3      	lsls	r3, r2, #15
 80024ea:	d509      	bpl.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80024ec:	4a26      	ldr	r2, [pc, #152]	; (8002588 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80024ee:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80024f2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80024f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80024fa:	430b      	orrs	r3, r1
 80024fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002500:	4628      	mov	r0, r5
 8002502:	b002      	add	sp, #8
 8002504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002508:	f7fe f870 	bl	80005ec <HAL_GetTick>
 800250c:	1b40      	subs	r0, r0, r5
 800250e:	4548      	cmp	r0, r9
 8002510:	f67f aeec 	bls.w	80022ec <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002514:	e70c      	b.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002516:	4635      	mov	r5, r6
 8002518:	e712      	b.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800251a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800251e:	d19b      	bne.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002520:	2101      	movs	r1, #1
 8002522:	1d20      	adds	r0, r4, #4
 8002524:	f7ff fd3e 	bl	8001fa4 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8002528:	2800      	cmp	r0, #0
 800252a:	bf18      	it	ne
 800252c:	4605      	movne	r5, r0
 800252e:	e793      	b.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002530:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002534:	d1a3      	bne.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002536:	2101      	movs	r1, #1
 8002538:	1d20      	adds	r0, r4, #4
 800253a:	f7ff fd33 	bl	8001fa4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800253e:	2800      	cmp	r0, #0
 8002540:	bf18      	it	ne
 8002542:	4605      	movne	r5, r0
 8002544:	e79b      	b.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002546:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800254a:	d1ab      	bne.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800254c:	2101      	movs	r1, #1
 800254e:	1d20      	adds	r0, r4, #4
 8002550:	f7ff fd28 	bl	8001fa4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002554:	2800      	cmp	r0, #0
 8002556:	bf18      	it	ne
 8002558:	4605      	movne	r5, r0
 800255a:	e7a3      	b.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800255c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8002560:	d1b6      	bne.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002562:	2102      	movs	r1, #2
 8002564:	f104 0020 	add.w	r0, r4, #32
 8002568:	f7ff fdaa 	bl	80020c0 <RCCEx_PLLSAI2_Config>
 800256c:	e7ad      	b.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 800256e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002574:	65bb      	str	r3, [r7, #88]	; 0x58
 8002576:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800257c:	9301      	str	r3, [sp, #4]
 800257e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002580:	f04f 0801 	mov.w	r8, #1
 8002584:	e67f      	b.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0xca>
 8002586:	bf00      	nop
 8002588:	40021000 	.word	0x40021000

0800258c <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800258c:	6803      	ldr	r3, [r0, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 800258e:	480a      	ldr	r0, [pc, #40]	; (80025b8 <HAL_TIM_Base_Start_IT+0x2c>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002590:	68da      	ldr	r2, [r3, #12]
 8002592:	f042 0201 	orr.w	r2, r2, #1
 8002596:	60da      	str	r2, [r3, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 8002598:	6899      	ldr	r1, [r3, #8]
 800259a:	4001      	ands	r1, r0
 800259c:	2906      	cmp	r1, #6
 800259e:	d008      	beq.n	80025b2 <HAL_TIM_Base_Start_IT+0x26>
 80025a0:	689a      	ldr	r2, [r3, #8]
 80025a2:	4002      	ands	r2, r0
 80025a4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
  {
    __HAL_TIM_ENABLE(htim);
 80025a8:	bf1e      	ittt	ne
 80025aa:	681a      	ldrne	r2, [r3, #0]
 80025ac:	f042 0201 	orrne.w	r2, r2, #1
 80025b0:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80025b2:	2000      	movs	r0, #0
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	00010007 	.word	0x00010007

080025bc <HAL_TIM_OC_DelayElapsedCallback>:
 80025bc:	4770      	bx	lr

080025be <HAL_TIM_IC_CaptureCallback>:
 80025be:	4770      	bx	lr

080025c0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80025c0:	4770      	bx	lr

080025c2 <HAL_TIM_TriggerCallback>:
 80025c2:	4770      	bx	lr

080025c4 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025c4:	6803      	ldr	r3, [r0, #0]
 80025c6:	691a      	ldr	r2, [r3, #16]
 80025c8:	0791      	lsls	r1, r2, #30
{
 80025ca:	b510      	push	{r4, lr}
 80025cc:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025ce:	d50f      	bpl.n	80025f0 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025d0:	68da      	ldr	r2, [r3, #12]
 80025d2:	0792      	lsls	r2, r2, #30
 80025d4:	d50c      	bpl.n	80025f0 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025d6:	f06f 0202 	mvn.w	r2, #2
 80025da:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025dc:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025de:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025e0:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025e2:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025e4:	f000 8085 	beq.w	80026f2 <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025e8:	f7ff ffe9 	bl	80025be <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025ec:	2300      	movs	r3, #0
 80025ee:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025f0:	6823      	ldr	r3, [r4, #0]
 80025f2:	691a      	ldr	r2, [r3, #16]
 80025f4:	0752      	lsls	r2, r2, #29
 80025f6:	d510      	bpl.n	800261a <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80025f8:	68da      	ldr	r2, [r3, #12]
 80025fa:	0750      	lsls	r0, r2, #29
 80025fc:	d50d      	bpl.n	800261a <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80025fe:	f06f 0204 	mvn.w	r2, #4
 8002602:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002604:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002606:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002608:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800260c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800260e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002610:	d075      	beq.n	80026fe <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002612:	f7ff ffd4 	bl	80025be <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002616:	2300      	movs	r3, #0
 8002618:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800261a:	6823      	ldr	r3, [r4, #0]
 800261c:	691a      	ldr	r2, [r3, #16]
 800261e:	0711      	lsls	r1, r2, #28
 8002620:	d50f      	bpl.n	8002642 <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002622:	68da      	ldr	r2, [r3, #12]
 8002624:	0712      	lsls	r2, r2, #28
 8002626:	d50c      	bpl.n	8002642 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002628:	f06f 0208 	mvn.w	r2, #8
 800262c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800262e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002630:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002632:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002634:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002636:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002638:	d067      	beq.n	800270a <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800263a:	f7ff ffc0 	bl	80025be <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800263e:	2300      	movs	r3, #0
 8002640:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002642:	6823      	ldr	r3, [r4, #0]
 8002644:	691a      	ldr	r2, [r3, #16]
 8002646:	06d0      	lsls	r0, r2, #27
 8002648:	d510      	bpl.n	800266c <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800264a:	68da      	ldr	r2, [r3, #12]
 800264c:	06d1      	lsls	r1, r2, #27
 800264e:	d50d      	bpl.n	800266c <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002650:	f06f 0210 	mvn.w	r2, #16
 8002654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002656:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002658:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800265a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800265e:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002660:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002662:	d058      	beq.n	8002716 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8002664:	f7ff ffab 	bl	80025be <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002668:	2300      	movs	r3, #0
 800266a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800266c:	6823      	ldr	r3, [r4, #0]
 800266e:	691a      	ldr	r2, [r3, #16]
 8002670:	07d2      	lsls	r2, r2, #31
 8002672:	d508      	bpl.n	8002686 <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002674:	68da      	ldr	r2, [r3, #12]
 8002676:	07d0      	lsls	r0, r2, #31
 8002678:	d505      	bpl.n	8002686 <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800267a:	f06f 0201 	mvn.w	r2, #1
 800267e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002680:	4620      	mov	r0, r4
 8002682:	f000 ff67 	bl	8003554 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002686:	6823      	ldr	r3, [r4, #0]
 8002688:	691a      	ldr	r2, [r3, #16]
 800268a:	0611      	lsls	r1, r2, #24
 800268c:	d508      	bpl.n	80026a0 <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800268e:	68da      	ldr	r2, [r3, #12]
 8002690:	0612      	lsls	r2, r2, #24
 8002692:	d505      	bpl.n	80026a0 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002694:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002698:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800269a:	4620      	mov	r0, r4
 800269c:	f000 f99b 	bl	80029d6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80026a0:	6823      	ldr	r3, [r4, #0]
 80026a2:	691a      	ldr	r2, [r3, #16]
 80026a4:	05d0      	lsls	r0, r2, #23
 80026a6:	d508      	bpl.n	80026ba <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80026a8:	68da      	ldr	r2, [r3, #12]
 80026aa:	0611      	lsls	r1, r2, #24
 80026ac:	d505      	bpl.n	80026ba <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80026ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80026b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80026b4:	4620      	mov	r0, r4
 80026b6:	f000 f98f 	bl	80029d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80026ba:	6823      	ldr	r3, [r4, #0]
 80026bc:	691a      	ldr	r2, [r3, #16]
 80026be:	0652      	lsls	r2, r2, #25
 80026c0:	d508      	bpl.n	80026d4 <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80026c2:	68da      	ldr	r2, [r3, #12]
 80026c4:	0650      	lsls	r0, r2, #25
 80026c6:	d505      	bpl.n	80026d4 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80026c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80026cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80026ce:	4620      	mov	r0, r4
 80026d0:	f7ff ff77 	bl	80025c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80026d4:	6823      	ldr	r3, [r4, #0]
 80026d6:	691a      	ldr	r2, [r3, #16]
 80026d8:	0691      	lsls	r1, r2, #26
 80026da:	d522      	bpl.n	8002722 <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80026dc:	68da      	ldr	r2, [r3, #12]
 80026de:	0692      	lsls	r2, r2, #26
 80026e0:	d51f      	bpl.n	8002722 <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80026e2:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 80026e6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80026e8:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80026ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80026ee:	f000 b971 	b.w	80029d4 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026f2:	f7ff ff63 	bl	80025bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026f6:	4620      	mov	r0, r4
 80026f8:	f7ff ff62 	bl	80025c0 <HAL_TIM_PWM_PulseFinishedCallback>
 80026fc:	e776      	b.n	80025ec <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026fe:	f7ff ff5d 	bl	80025bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002702:	4620      	mov	r0, r4
 8002704:	f7ff ff5c 	bl	80025c0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002708:	e785      	b.n	8002616 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800270a:	f7ff ff57 	bl	80025bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800270e:	4620      	mov	r0, r4
 8002710:	f7ff ff56 	bl	80025c0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002714:	e793      	b.n	800263e <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002716:	f7ff ff51 	bl	80025bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800271a:	4620      	mov	r0, r4
 800271c:	f7ff ff50 	bl	80025c0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002720:	e7a2      	b.n	8002668 <HAL_TIM_IRQHandler+0xa4>
 8002722:	bd10      	pop	{r4, pc}

08002724 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002724:	4a30      	ldr	r2, [pc, #192]	; (80027e8 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8002726:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002728:	4290      	cmp	r0, r2
 800272a:	d012      	beq.n	8002752 <TIM_Base_SetConfig+0x2e>
 800272c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002730:	d00f      	beq.n	8002752 <TIM_Base_SetConfig+0x2e>
 8002732:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002736:	4290      	cmp	r0, r2
 8002738:	d00b      	beq.n	8002752 <TIM_Base_SetConfig+0x2e>
 800273a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800273e:	4290      	cmp	r0, r2
 8002740:	d007      	beq.n	8002752 <TIM_Base_SetConfig+0x2e>
 8002742:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002746:	4290      	cmp	r0, r2
 8002748:	d003      	beq.n	8002752 <TIM_Base_SetConfig+0x2e>
 800274a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800274e:	4290      	cmp	r0, r2
 8002750:	d119      	bne.n	8002786 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002752:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002754:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002758:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800275a:	4a23      	ldr	r2, [pc, #140]	; (80027e8 <TIM_Base_SetConfig+0xc4>)
 800275c:	4290      	cmp	r0, r2
 800275e:	d01d      	beq.n	800279c <TIM_Base_SetConfig+0x78>
 8002760:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002764:	d01a      	beq.n	800279c <TIM_Base_SetConfig+0x78>
 8002766:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800276a:	4290      	cmp	r0, r2
 800276c:	d016      	beq.n	800279c <TIM_Base_SetConfig+0x78>
 800276e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002772:	4290      	cmp	r0, r2
 8002774:	d012      	beq.n	800279c <TIM_Base_SetConfig+0x78>
 8002776:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800277a:	4290      	cmp	r0, r2
 800277c:	d00e      	beq.n	800279c <TIM_Base_SetConfig+0x78>
 800277e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8002782:	4290      	cmp	r0, r2
 8002784:	d00a      	beq.n	800279c <TIM_Base_SetConfig+0x78>
 8002786:	4a19      	ldr	r2, [pc, #100]	; (80027ec <TIM_Base_SetConfig+0xc8>)
 8002788:	4290      	cmp	r0, r2
 800278a:	d007      	beq.n	800279c <TIM_Base_SetConfig+0x78>
 800278c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002790:	4290      	cmp	r0, r2
 8002792:	d003      	beq.n	800279c <TIM_Base_SetConfig+0x78>
 8002794:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002798:	4290      	cmp	r0, r2
 800279a:	d103      	bne.n	80027a4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800279c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800279e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027a2:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027a4:	694a      	ldr	r2, [r1, #20]
 80027a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027aa:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80027ac:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027ae:	688b      	ldr	r3, [r1, #8]
 80027b0:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027b2:	680b      	ldr	r3, [r1, #0]
 80027b4:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027b6:	4b0c      	ldr	r3, [pc, #48]	; (80027e8 <TIM_Base_SetConfig+0xc4>)
 80027b8:	4298      	cmp	r0, r3
 80027ba:	d00f      	beq.n	80027dc <TIM_Base_SetConfig+0xb8>
 80027bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027c0:	4298      	cmp	r0, r3
 80027c2:	d00b      	beq.n	80027dc <TIM_Base_SetConfig+0xb8>
 80027c4:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80027c8:	4298      	cmp	r0, r3
 80027ca:	d007      	beq.n	80027dc <TIM_Base_SetConfig+0xb8>
 80027cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027d0:	4298      	cmp	r0, r3
 80027d2:	d003      	beq.n	80027dc <TIM_Base_SetConfig+0xb8>
 80027d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027d8:	4298      	cmp	r0, r3
 80027da:	d101      	bne.n	80027e0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027dc:	690b      	ldr	r3, [r1, #16]
 80027de:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027e0:	2301      	movs	r3, #1
 80027e2:	6143      	str	r3, [r0, #20]
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	40012c00 	.word	0x40012c00
 80027ec:	40014000 	.word	0x40014000

080027f0 <HAL_TIM_Base_Init>:
{
 80027f0:	b510      	push	{r4, lr}
  if (htim == NULL)
 80027f2:	4604      	mov	r4, r0
 80027f4:	b1a0      	cbz	r0, 8002820 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80027f6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027fa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80027fe:	b91b      	cbnz	r3, 8002808 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002800:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002804:	f000 ff38 	bl	8003678 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002808:	2302      	movs	r3, #2
 800280a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800280e:	6820      	ldr	r0, [r4, #0]
 8002810:	1d21      	adds	r1, r4, #4
 8002812:	f7ff ff87 	bl	8002724 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002816:	2301      	movs	r3, #1
 8002818:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800281c:	2000      	movs	r0, #0
 800281e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002820:	2001      	movs	r0, #1
}
 8002822:	bd10      	pop	{r4, pc}

08002824 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002824:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002826:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002828:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800282a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800282e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002832:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002834:	6083      	str	r3, [r0, #8]
 8002836:	bd10      	pop	{r4, pc}

08002838 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002838:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800283c:	2b01      	cmp	r3, #1
{
 800283e:	b570      	push	{r4, r5, r6, lr}
 8002840:	4604      	mov	r4, r0
 8002842:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002846:	d017      	beq.n	8002878 <HAL_TIM_ConfigClockSource+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 8002848:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800284c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800284e:	2301      	movs	r3, #1
 8002850:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002854:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002856:	4b48      	ldr	r3, [pc, #288]	; (8002978 <HAL_TIM_ConfigClockSource+0x140>)
 8002858:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 800285a:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800285c:	680b      	ldr	r3, [r1, #0]
 800285e:	2b40      	cmp	r3, #64	; 0x40
 8002860:	d072      	beq.n	8002948 <HAL_TIM_ConfigClockSource+0x110>
 8002862:	d815      	bhi.n	8002890 <HAL_TIM_ConfigClockSource+0x58>
 8002864:	2b10      	cmp	r3, #16
 8002866:	d00c      	beq.n	8002882 <HAL_TIM_ConfigClockSource+0x4a>
 8002868:	d807      	bhi.n	800287a <HAL_TIM_ConfigClockSource+0x42>
 800286a:	b153      	cbz	r3, 8002882 <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_READY;
 800286c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800286e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002870:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002874:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002878:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800287a:	2b20      	cmp	r3, #32
 800287c:	d001      	beq.n	8002882 <HAL_TIM_ConfigClockSource+0x4a>
 800287e:	2b30      	cmp	r3, #48	; 0x30
 8002880:	d1f4      	bne.n	800286c <HAL_TIM_ConfigClockSource+0x34>
  tmpsmcr = TIMx->SMCR;
 8002882:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002884:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8002888:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800288c:	4313      	orrs	r3, r2
 800288e:	e033      	b.n	80028f8 <HAL_TIM_ConfigClockSource+0xc0>
  switch (sClockSourceConfig->ClockSource)
 8002890:	2b70      	cmp	r3, #112	; 0x70
 8002892:	d033      	beq.n	80028fc <HAL_TIM_ConfigClockSource+0xc4>
 8002894:	d81b      	bhi.n	80028ce <HAL_TIM_ConfigClockSource+0x96>
 8002896:	2b50      	cmp	r3, #80	; 0x50
 8002898:	d03f      	beq.n	800291a <HAL_TIM_ConfigClockSource+0xe2>
 800289a:	2b60      	cmp	r3, #96	; 0x60
 800289c:	d1e6      	bne.n	800286c <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800289e:	684d      	ldr	r5, [r1, #4]
 80028a0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028a2:	6a01      	ldr	r1, [r0, #32]
 80028a4:	f021 0110 	bic.w	r1, r1, #16
 80028a8:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028aa:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80028ac:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028ae:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028b2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80028b6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028ba:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80028be:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80028c0:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80028c2:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80028c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028c8:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 80028cc:	e014      	b.n	80028f8 <HAL_TIM_ConfigClockSource+0xc0>
  switch (sClockSourceConfig->ClockSource)
 80028ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028d2:	d00c      	beq.n	80028ee <HAL_TIM_ConfigClockSource+0xb6>
 80028d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028d8:	d1c8      	bne.n	800286c <HAL_TIM_ConfigClockSource+0x34>
      TIM_ETR_SetConfig(htim->Instance,
 80028da:	68cb      	ldr	r3, [r1, #12]
 80028dc:	684a      	ldr	r2, [r1, #4]
 80028de:	6889      	ldr	r1, [r1, #8]
 80028e0:	f7ff ffa0 	bl	8002824 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028e4:	6822      	ldr	r2, [r4, #0]
 80028e6:	6893      	ldr	r3, [r2, #8]
 80028e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028ec:	e013      	b.n	8002916 <HAL_TIM_ConfigClockSource+0xde>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80028ee:	6883      	ldr	r3, [r0, #8]
 80028f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028f4:	f023 0307 	bic.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80028f8:	6083      	str	r3, [r0, #8]
 80028fa:	e7b7      	b.n	800286c <HAL_TIM_ConfigClockSource+0x34>
      TIM_ETR_SetConfig(htim->Instance,
 80028fc:	68cb      	ldr	r3, [r1, #12]
 80028fe:	684a      	ldr	r2, [r1, #4]
 8002900:	6889      	ldr	r1, [r1, #8]
 8002902:	f7ff ff8f 	bl	8002824 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002906:	6822      	ldr	r2, [r4, #0]
 8002908:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800290a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800290e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002912:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002916:	6093      	str	r3, [r2, #8]
      break;
 8002918:	e7a8      	b.n	800286c <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800291a:	684a      	ldr	r2, [r1, #4]
 800291c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800291e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002920:	6a05      	ldr	r5, [r0, #32]
 8002922:	f025 0501 	bic.w	r5, r5, #1
 8002926:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002928:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800292a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800292e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002932:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002936:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002938:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800293a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800293c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800293e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002942:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 8002946:	e7d7      	b.n	80028f8 <HAL_TIM_ConfigClockSource+0xc0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002948:	684a      	ldr	r2, [r1, #4]
 800294a:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800294c:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800294e:	6a05      	ldr	r5, [r0, #32]
 8002950:	f025 0501 	bic.w	r5, r5, #1
 8002954:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002956:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002958:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800295c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002960:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002964:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002966:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002968:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800296a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800296c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002970:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8002974:	e7c0      	b.n	80028f8 <HAL_TIM_ConfigClockSource+0xc0>
 8002976:	bf00      	nop
 8002978:	fffe0088 	.word	0xfffe0088

0800297c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800297c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002980:	2b01      	cmp	r3, #1
{
 8002982:	b530      	push	{r4, r5, lr}
 8002984:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002988:	d01f      	beq.n	80029ca <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800298a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800298c:	4d10      	ldr	r5, [pc, #64]	; (80029d0 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 800298e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002992:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8002994:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002996:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002998:	d003      	beq.n	80029a2 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 800299a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800299e:	42aa      	cmp	r2, r5
 80029a0:	d103      	bne.n	80029aa <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80029a2:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80029a4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80029a8:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029aa:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029ac:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80029ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029b2:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 80029b4:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029b8:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029ba:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029bc:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 80029be:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80029c0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029c4:	2300      	movs	r3, #0
 80029c6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80029ca:	4618      	mov	r0, r3

  return HAL_OK;
}
 80029cc:	bd30      	pop	{r4, r5, pc}
 80029ce:	bf00      	nop
 80029d0:	40012c00 	.word	0x40012c00

080029d4 <HAL_TIMEx_CommutationCallback>:
 80029d4:	4770      	bx	lr

080029d6 <HAL_TIMEx_BreakCallback>:
 80029d6:	4770      	bx	lr

080029d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80029d8:	4770      	bx	lr
	...

080029dc <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80029dc:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029de:	69c1      	ldr	r1, [r0, #28]
{
 80029e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e2:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029e4:	6883      	ldr	r3, [r0, #8]
 80029e6:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029e8:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029ea:	4303      	orrs	r3, r0
 80029ec:	6960      	ldr	r0, [r4, #20]
 80029ee:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029f0:	48ba      	ldr	r0, [pc, #744]	; (8002cdc <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029f2:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029f4:	4028      	ands	r0, r5
 80029f6:	4303      	orrs	r3, r0
 80029f8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029fa:	6853      	ldr	r3, [r2, #4]
 80029fc:	68e0      	ldr	r0, [r4, #12]
 80029fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a02:	4303      	orrs	r3, r0
 8002a04:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a06:	4bb6      	ldr	r3, [pc, #728]	; (8002ce0 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a08:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a0a:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002a0c:	bf1c      	itt	ne
 8002a0e:	6a23      	ldrne	r3, [r4, #32]
 8002a10:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a12:	6893      	ldr	r3, [r2, #8]
 8002a14:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002a18:	4303      	orrs	r3, r0
 8002a1a:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a1c:	4bb1      	ldr	r3, [pc, #708]	; (8002ce4 <UART_SetConfig+0x308>)
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d119      	bne.n	8002a56 <UART_SetConfig+0x7a>
 8002a22:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002a26:	4ab0      	ldr	r2, [pc, #704]	; (8002ce8 <UART_SetConfig+0x30c>)
 8002a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a2c:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a30:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002a34:	5cd3      	ldrb	r3, [r2, r3]
 8002a36:	f040 8138 	bne.w	8002caa <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 8002a3a:	2b08      	cmp	r3, #8
 8002a3c:	f200 808f 	bhi.w	8002b5e <UART_SetConfig+0x182>
 8002a40:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002a44:	00ca011a 	.word	0x00ca011a
 8002a48:	008d00f9 	.word	0x008d00f9
 8002a4c:	008d0114 	.word	0x008d0114
 8002a50:	008d008d 	.word	0x008d008d
 8002a54:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a56:	4ba5      	ldr	r3, [pc, #660]	; (8002cec <UART_SetConfig+0x310>)
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d107      	bne.n	8002a6c <UART_SetConfig+0x90>
 8002a5c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002a60:	4aa3      	ldr	r2, [pc, #652]	; (8002cf0 <UART_SetConfig+0x314>)
 8002a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a66:	f003 030c 	and.w	r3, r3, #12
 8002a6a:	e7e1      	b.n	8002a30 <UART_SetConfig+0x54>
 8002a6c:	4ba1      	ldr	r3, [pc, #644]	; (8002cf4 <UART_SetConfig+0x318>)
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d123      	bne.n	8002aba <UART_SetConfig+0xde>
 8002a72:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8002a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a7a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002a7e:	2b10      	cmp	r3, #16
 8002a80:	f000 80f1 	beq.w	8002c66 <UART_SetConfig+0x28a>
 8002a84:	d80b      	bhi.n	8002a9e <UART_SetConfig+0xc2>
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	f000 80f3 	beq.w	8002c72 <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a8c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002a90:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002a94:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a98:	f000 80f8 	beq.w	8002c8c <UART_SetConfig+0x2b0>
 8002a9c:	e0a8      	b.n	8002bf0 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a9e:	2b20      	cmp	r3, #32
 8002aa0:	f000 80c6 	beq.w	8002c30 <UART_SetConfig+0x254>
 8002aa4:	2b30      	cmp	r3, #48	; 0x30
 8002aa6:	d1f1      	bne.n	8002a8c <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002aa8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002aac:	f040 80b8 	bne.w	8002c20 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002ab0:	6860      	ldr	r0, [r4, #4]
 8002ab2:	0843      	lsrs	r3, r0, #1
 8002ab4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002ab8:	e0c3      	b.n	8002c42 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002aba:	4b8f      	ldr	r3, [pc, #572]	; (8002cf8 <UART_SetConfig+0x31c>)
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d11e      	bne.n	8002afe <UART_SetConfig+0x122>
 8002ac0:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8002ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ac8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002acc:	2b40      	cmp	r3, #64	; 0x40
 8002ace:	f000 80bb 	beq.w	8002c48 <UART_SetConfig+0x26c>
 8002ad2:	d80a      	bhi.n	8002aea <UART_SetConfig+0x10e>
 8002ad4:	b97b      	cbnz	r3, 8002af6 <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002ad6:	4b82      	ldr	r3, [pc, #520]	; (8002ce0 <UART_SetConfig+0x304>)
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	f040 80ca 	bne.w	8002c72 <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002ade:	f7ff fa3d 	bl	8001f5c <HAL_RCC_GetPCLK1Freq>
        break;
 8002ae2:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8002ae4:	bbb0      	cbnz	r0, 8002b54 <UART_SetConfig+0x178>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	e03a      	b.n	8002b60 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002aea:	2b80      	cmp	r3, #128	; 0x80
 8002aec:	f000 809d 	beq.w	8002c2a <UART_SetConfig+0x24e>
 8002af0:	2bc0      	cmp	r3, #192	; 0xc0
 8002af2:	f000 80b0 	beq.w	8002c56 <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002af6:	4b7a      	ldr	r3, [pc, #488]	; (8002ce0 <UART_SetConfig+0x304>)
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d1c7      	bne.n	8002a8c <UART_SetConfig+0xb0>
 8002afc:	e02f      	b.n	8002b5e <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002afe:	4b7f      	ldr	r3, [pc, #508]	; (8002cfc <UART_SetConfig+0x320>)
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d111      	bne.n	8002b28 <UART_SetConfig+0x14c>
 8002b04:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8002b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b14:	f000 8098 	beq.w	8002c48 <UART_SetConfig+0x26c>
 8002b18:	d9dc      	bls.n	8002ad4 <UART_SetConfig+0xf8>
 8002b1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b1e:	f000 8084 	beq.w	8002c2a <UART_SetConfig+0x24e>
 8002b22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b26:	e7e4      	b.n	8002af2 <UART_SetConfig+0x116>
 8002b28:	4b6d      	ldr	r3, [pc, #436]	; (8002ce0 <UART_SetConfig+0x304>)
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d1ae      	bne.n	8002a8c <UART_SetConfig+0xb0>
 8002b2e:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8002b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b36:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b3e:	f000 8083 	beq.w	8002c48 <UART_SetConfig+0x26c>
 8002b42:	d9c7      	bls.n	8002ad4 <UART_SetConfig+0xf8>
 8002b44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b48:	d06f      	beq.n	8002c2a <UART_SetConfig+0x24e>
 8002b4a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002b4e:	e7d0      	b.n	8002af2 <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002b50:	486b      	ldr	r0, [pc, #428]	; (8002d00 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b52:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002b54:	6862      	ldr	r2, [r4, #4]
 8002b56:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8002b5a:	4281      	cmp	r1, r0
 8002b5c:	d905      	bls.n	8002b6a <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8002b5e:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002b60:	2300      	movs	r3, #0
 8002b62:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002b64:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8002b66:	4610      	mov	r0, r2
 8002b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002b6a:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8002b6e:	d8f6      	bhi.n	8002b5e <UART_SetConfig+0x182>
        switch (clocksource)
 8002b70:	2b08      	cmp	r3, #8
 8002b72:	d82e      	bhi.n	8002bd2 <UART_SetConfig+0x1f6>
 8002b74:	e8df f003 	tbb	[pc, r3]
 8002b78:	2d1c2d05 	.word	0x2d1c2d05
 8002b7c:	2d2d2d24 	.word	0x2d2d2d24
 8002b80:	27          	.byte	0x27
 8002b81:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002b82:	f7ff f9eb 	bl	8001f5c <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002b86:	6862      	ldr	r2, [r4, #4]
 8002b88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b8c:	0856      	lsrs	r6, r2, #1
 8002b8e:	2700      	movs	r7, #0
 8002b90:	fbe1 6700 	umlal	r6, r7, r1, r0
 8002b94:	2300      	movs	r3, #0
 8002b96:	4630      	mov	r0, r6
 8002b98:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002b9a:	f7fd fb69 	bl	8000270 <__aeabi_uldivmod>
            break;
 8002b9e:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002ba0:	4b58      	ldr	r3, [pc, #352]	; (8002d04 <UART_SetConfig+0x328>)
 8002ba2:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002ba6:	4299      	cmp	r1, r3
 8002ba8:	d8d9      	bhi.n	8002b5e <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8002baa:	6823      	ldr	r3, [r4, #0]
 8002bac:	60d8      	str	r0, [r3, #12]
 8002bae:	e7d7      	b.n	8002b60 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002bb0:	4855      	ldr	r0, [pc, #340]	; (8002d08 <UART_SetConfig+0x32c>)
 8002bb2:	0855      	lsrs	r5, r2, #1
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002bba:	f141 0100 	adc.w	r1, r1, #0
 8002bbe:	e7ec      	b.n	8002b9a <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002bc0:	f7fe fec0 	bl	8001944 <HAL_RCC_GetSysClockFreq>
 8002bc4:	e7df      	b.n	8002b86 <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002bc6:	0850      	lsrs	r0, r2, #1
 8002bc8:	2100      	movs	r1, #0
 8002bca:	2300      	movs	r3, #0
 8002bcc:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8002bd0:	e7f3      	b.n	8002bba <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 8002bd2:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002bd4:	2000      	movs	r0, #0
 8002bd6:	e7e3      	b.n	8002ba0 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002bd8:	f7ff f9d2 	bl	8001f80 <HAL_RCC_GetPCLK2Freq>
 8002bdc:	e04e      	b.n	8002c7c <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002bde:	f7ff f9bd 	bl	8001f5c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002be2:	6862      	ldr	r2, [r4, #4]
 8002be4:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002be8:	fbb3 f3f2 	udiv	r3, r3, r2
 8002bec:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bee:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002bf0:	f1a3 0010 	sub.w	r0, r3, #16
 8002bf4:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002bf8:	4288      	cmp	r0, r1
 8002bfa:	d8b0      	bhi.n	8002b5e <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8002bfc:	6821      	ldr	r1, [r4, #0]
 8002bfe:	60cb      	str	r3, [r1, #12]
 8002c00:	e7ae      	b.n	8002b60 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002c02:	f7ff f9bd 	bl	8001f80 <HAL_RCC_GetPCLK2Freq>
 8002c06:	e7ec      	b.n	8002be2 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002c08:	6860      	ldr	r0, [r4, #4]
 8002c0a:	0843      	lsrs	r3, r0, #1
 8002c0c:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002c10:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002c14:	fbb3 f3f0 	udiv	r3, r3, r0
 8002c18:	e7e8      	b.n	8002bec <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002c1a:	f7fe fe93 	bl	8001944 <HAL_RCC_GetSysClockFreq>
 8002c1e:	e7e0      	b.n	8002be2 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002c20:	6860      	ldr	r0, [r4, #4]
 8002c22:	0843      	lsrs	r3, r0, #1
 8002c24:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002c28:	e7f4      	b.n	8002c14 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c2a:	4b2d      	ldr	r3, [pc, #180]	; (8002ce0 <UART_SetConfig+0x304>)
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d08f      	beq.n	8002b50 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c30:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002c34:	d1e8      	bne.n	8002c08 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002c36:	6860      	ldr	r0, [r4, #4]
 8002c38:	0843      	lsrs	r3, r0, #1
 8002c3a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002c3e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002c42:	fbb3 f3f0 	udiv	r3, r3, r0
 8002c46:	e01f      	b.n	8002c88 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c48:	4b25      	ldr	r3, [pc, #148]	; (8002ce0 <UART_SetConfig+0x304>)
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d10b      	bne.n	8002c66 <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002c4e:	f7fe fe79 	bl	8001944 <HAL_RCC_GetSysClockFreq>
        break;
 8002c52:	2304      	movs	r3, #4
 8002c54:	e746      	b.n	8002ae4 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c56:	4b22      	ldr	r3, [pc, #136]	; (8002ce0 <UART_SetConfig+0x304>)
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	f47f af25 	bne.w	8002aa8 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002c5e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c62:	2308      	movs	r3, #8
 8002c64:	e776      	b.n	8002b54 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c66:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002c6a:	d1d6      	bne.n	8002c1a <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002c6c:	f7fe fe6a 	bl	8001944 <HAL_RCC_GetSysClockFreq>
 8002c70:	e004      	b.n	8002c7c <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c72:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002c76:	d1b2      	bne.n	8002bde <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002c78:	f7ff f970 	bl	8001f5c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002c7c:	6861      	ldr	r1, [r4, #4]
 8002c7e:	084a      	lsrs	r2, r1, #1
 8002c80:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002c84:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c88:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c8a:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c8c:	f1a3 0010 	sub.w	r0, r3, #16
 8002c90:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002c94:	4288      	cmp	r0, r1
 8002c96:	f63f af62 	bhi.w	8002b5e <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8002c9a:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8002c9e:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ca0:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002ca4:	430b      	orrs	r3, r1
 8002ca6:	60c3      	str	r3, [r0, #12]
 8002ca8:	e75a      	b.n	8002b60 <UART_SetConfig+0x184>
    switch (clocksource)
 8002caa:	2b08      	cmp	r3, #8
 8002cac:	f63f af57 	bhi.w	8002b5e <UART_SetConfig+0x182>
 8002cb0:	a201      	add	r2, pc, #4	; (adr r2, 8002cb8 <UART_SetConfig+0x2dc>)
 8002cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb6:	bf00      	nop
 8002cb8:	08002bdf 	.word	0x08002bdf
 8002cbc:	08002c03 	.word	0x08002c03
 8002cc0:	08002c09 	.word	0x08002c09
 8002cc4:	08002b5f 	.word	0x08002b5f
 8002cc8:	08002c1b 	.word	0x08002c1b
 8002ccc:	08002b5f 	.word	0x08002b5f
 8002cd0:	08002b5f 	.word	0x08002b5f
 8002cd4:	08002b5f 	.word	0x08002b5f
 8002cd8:	08002c21 	.word	0x08002c21
 8002cdc:	efff69f3 	.word	0xefff69f3
 8002ce0:	40008000 	.word	0x40008000
 8002ce4:	40013800 	.word	0x40013800
 8002ce8:	08004774 	.word	0x08004774
 8002cec:	40004400 	.word	0x40004400
 8002cf0:	08004778 	.word	0x08004778
 8002cf4:	40004800 	.word	0x40004800
 8002cf8:	40004c00 	.word	0x40004c00
 8002cfc:	40005000 	.word	0x40005000
 8002d00:	00f42400 	.word	0x00f42400
 8002d04:	000ffcff 	.word	0x000ffcff
 8002d08:	f4240000 	.word	0xf4240000

08002d0c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d0c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002d0e:	07da      	lsls	r2, r3, #31
{
 8002d10:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d12:	d506      	bpl.n	8002d22 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d14:	6801      	ldr	r1, [r0, #0]
 8002d16:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002d18:	684a      	ldr	r2, [r1, #4]
 8002d1a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002d1e:	4322      	orrs	r2, r4
 8002d20:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d22:	079c      	lsls	r4, r3, #30
 8002d24:	d506      	bpl.n	8002d34 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002d26:	6801      	ldr	r1, [r0, #0]
 8002d28:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002d2a:	684a      	ldr	r2, [r1, #4]
 8002d2c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002d30:	4322      	orrs	r2, r4
 8002d32:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d34:	0759      	lsls	r1, r3, #29
 8002d36:	d506      	bpl.n	8002d46 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d38:	6801      	ldr	r1, [r0, #0]
 8002d3a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002d3c:	684a      	ldr	r2, [r1, #4]
 8002d3e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d42:	4322      	orrs	r2, r4
 8002d44:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002d46:	071a      	lsls	r2, r3, #28
 8002d48:	d506      	bpl.n	8002d58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002d4a:	6801      	ldr	r1, [r0, #0]
 8002d4c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002d4e:	684a      	ldr	r2, [r1, #4]
 8002d50:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d54:	4322      	orrs	r2, r4
 8002d56:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d58:	06dc      	lsls	r4, r3, #27
 8002d5a:	d506      	bpl.n	8002d6a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d5c:	6801      	ldr	r1, [r0, #0]
 8002d5e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002d60:	688a      	ldr	r2, [r1, #8]
 8002d62:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d66:	4322      	orrs	r2, r4
 8002d68:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d6a:	0699      	lsls	r1, r3, #26
 8002d6c:	d506      	bpl.n	8002d7c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002d6e:	6801      	ldr	r1, [r0, #0]
 8002d70:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002d72:	688a      	ldr	r2, [r1, #8]
 8002d74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d78:	4322      	orrs	r2, r4
 8002d7a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002d7c:	065a      	lsls	r2, r3, #25
 8002d7e:	d50f      	bpl.n	8002da0 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002d80:	6801      	ldr	r1, [r0, #0]
 8002d82:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002d84:	684a      	ldr	r2, [r1, #4]
 8002d86:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002d8a:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002d8c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002d90:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002d92:	d105      	bne.n	8002da0 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002d94:	684a      	ldr	r2, [r1, #4]
 8002d96:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002d98:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002d9c:	4322      	orrs	r2, r4
 8002d9e:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002da0:	061b      	lsls	r3, r3, #24
 8002da2:	d506      	bpl.n	8002db2 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002da4:	6802      	ldr	r2, [r0, #0]
 8002da6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002da8:	6853      	ldr	r3, [r2, #4]
 8002daa:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002dae:	430b      	orrs	r3, r1
 8002db0:	6053      	str	r3, [r2, #4]
 8002db2:	bd10      	pop	{r4, pc}

08002db4 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002db8:	9d06      	ldr	r5, [sp, #24]
 8002dba:	4604      	mov	r4, r0
 8002dbc:	460f      	mov	r7, r1
 8002dbe:	4616      	mov	r6, r2
 8002dc0:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dc2:	6821      	ldr	r1, [r4, #0]
 8002dc4:	69ca      	ldr	r2, [r1, #28]
 8002dc6:	ea37 0302 	bics.w	r3, r7, r2
 8002dca:	bf0c      	ite	eq
 8002dcc:	2201      	moveq	r2, #1
 8002dce:	2200      	movne	r2, #0
 8002dd0:	42b2      	cmp	r2, r6
 8002dd2:	d002      	beq.n	8002dda <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002dd4:	2000      	movs	r0, #0
}
 8002dd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002dda:	1c6b      	adds	r3, r5, #1
 8002ddc:	d0f2      	beq.n	8002dc4 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002dde:	b99d      	cbnz	r5, 8002e08 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002de0:	6823      	ldr	r3, [r4, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002de8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dea:	689a      	ldr	r2, [r3, #8]
 8002dec:	f022 0201 	bic.w	r2, r2, #1
 8002df0:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002df2:	2320      	movs	r3, #32
 8002df4:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8002df8:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8002e02:	2003      	movs	r0, #3
 8002e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002e08:	f7fd fbf0 	bl	80005ec <HAL_GetTick>
 8002e0c:	eba0 0008 	sub.w	r0, r0, r8
 8002e10:	4285      	cmp	r5, r0
 8002e12:	d2d6      	bcs.n	8002dc2 <UART_WaitOnFlagUntilTimeout+0xe>
 8002e14:	e7e4      	b.n	8002de0 <UART_WaitOnFlagUntilTimeout+0x2c>

08002e16 <HAL_UART_Transmit>:
{
 8002e16:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002e1a:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002e1c:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8002e20:	2b20      	cmp	r3, #32
{
 8002e22:	4604      	mov	r4, r0
 8002e24:	460d      	mov	r5, r1
 8002e26:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002e28:	d14a      	bne.n	8002ec0 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8002e2a:	2900      	cmp	r1, #0
 8002e2c:	d046      	beq.n	8002ebc <HAL_UART_Transmit+0xa6>
 8002e2e:	2a00      	cmp	r2, #0
 8002e30:	d044      	beq.n	8002ebc <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8002e32:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d042      	beq.n	8002ec0 <HAL_UART_Transmit+0xaa>
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e40:	2300      	movs	r3, #0
 8002e42:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e44:	2321      	movs	r3, #33	; 0x21
 8002e46:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8002e4a:	f7fd fbcf 	bl	80005ec <HAL_GetTick>
    huart->TxXferSize  = Size;
 8002e4e:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8002e52:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002e54:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002e58:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e5c:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 8002e5e:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e60:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 8002e62:	b952      	cbnz	r2, 8002e7a <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e64:	2140      	movs	r1, #64	; 0x40
 8002e66:	4620      	mov	r0, r4
 8002e68:	f7ff ffa4 	bl	8002db4 <UART_WaitOnFlagUntilTimeout>
 8002e6c:	b958      	cbnz	r0, 8002e86 <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 8002e6e:	2320      	movs	r3, #32
 8002e70:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 8002e74:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8002e78:	e006      	b.n	8002e88 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2180      	movs	r1, #128	; 0x80
 8002e7e:	4620      	mov	r0, r4
 8002e80:	f7ff ff98 	bl	8002db4 <UART_WaitOnFlagUntilTimeout>
 8002e84:	b118      	cbz	r0, 8002e8e <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 8002e86:	2003      	movs	r0, #3
}
 8002e88:	b002      	add	sp, #8
 8002e8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e8e:	68a3      	ldr	r3, [r4, #8]
 8002e90:	6822      	ldr	r2, [r4, #0]
 8002e92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e96:	d10d      	bne.n	8002eb4 <HAL_UART_Transmit+0x9e>
 8002e98:	6923      	ldr	r3, [r4, #16]
 8002e9a:	b95b      	cbnz	r3, 8002eb4 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002e9c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ea4:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002ea6:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8002eb2:	e7d1      	b.n	8002e58 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002eb4:	782b      	ldrb	r3, [r5, #0]
 8002eb6:	8513      	strh	r3, [r2, #40]	; 0x28
 8002eb8:	3501      	adds	r5, #1
 8002eba:	e7f4      	b.n	8002ea6 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8002ebc:	2001      	movs	r0, #1
 8002ebe:	e7e3      	b.n	8002e88 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 8002ec0:	2002      	movs	r0, #2
 8002ec2:	e7e1      	b.n	8002e88 <HAL_UART_Transmit+0x72>

08002ec4 <UART_CheckIdleState>:
{
 8002ec4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002ec6:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ec8:	2600      	movs	r6, #0
 8002eca:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8002ecc:	f7fd fb8e 	bl	80005ec <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ed0:	6823      	ldr	r3, [r4, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8002ed6:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ed8:	d417      	bmi.n	8002f0a <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002eda:	6823      	ldr	r3, [r4, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	075b      	lsls	r3, r3, #29
 8002ee0:	d50a      	bpl.n	8002ef8 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ee2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002ee6:	9300      	str	r3, [sp, #0]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	462b      	mov	r3, r5
 8002eec:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002ef0:	4620      	mov	r0, r4
 8002ef2:	f7ff ff5f 	bl	8002db4 <UART_WaitOnFlagUntilTimeout>
 8002ef6:	b9a0      	cbnz	r0, 8002f22 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8002ef8:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002efa:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002efc:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8002f00:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8002f04:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8002f08:	e00c      	b.n	8002f24 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f0a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	4632      	mov	r2, r6
 8002f12:	4603      	mov	r3, r0
 8002f14:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002f18:	4620      	mov	r0, r4
 8002f1a:	f7ff ff4b 	bl	8002db4 <UART_WaitOnFlagUntilTimeout>
 8002f1e:	2800      	cmp	r0, #0
 8002f20:	d0db      	beq.n	8002eda <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002f22:	2003      	movs	r0, #3
}
 8002f24:	b002      	add	sp, #8
 8002f26:	bd70      	pop	{r4, r5, r6, pc}

08002f28 <HAL_UART_Init>:
{
 8002f28:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002f2a:	4604      	mov	r4, r0
 8002f2c:	b360      	cbz	r0, 8002f88 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002f2e:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8002f32:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002f36:	b91b      	cbnz	r3, 8002f40 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002f38:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8002f3c:	f000 fbba 	bl	80036b4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002f40:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002f42:	2324      	movs	r3, #36	; 0x24
 8002f44:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8002f48:	6813      	ldr	r3, [r2, #0]
 8002f4a:	f023 0301 	bic.w	r3, r3, #1
 8002f4e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f50:	4620      	mov	r0, r4
 8002f52:	f7ff fd43 	bl	80029dc <UART_SetConfig>
 8002f56:	2801      	cmp	r0, #1
 8002f58:	d016      	beq.n	8002f88 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f5c:	b113      	cbz	r3, 8002f64 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8002f5e:	4620      	mov	r0, r4
 8002f60:	f7ff fed4 	bl	8002d0c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f64:	6823      	ldr	r3, [r4, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f6c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f6e:	689a      	ldr	r2, [r3, #8]
 8002f70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f74:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002f7c:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002f7e:	601a      	str	r2, [r3, #0]
}
 8002f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002f84:	f7ff bf9e 	b.w	8002ec4 <UART_CheckIdleState>
}
 8002f88:	2001      	movs	r0, #1
 8002f8a:	bd10      	pop	{r4, pc}

08002f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f8e:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f90:	2244      	movs	r2, #68	; 0x44
 8002f92:	2100      	movs	r1, #0
 8002f94:	a805      	add	r0, sp, #20
 8002f96:	f000 fc47 	bl	8003828 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f9a:	2214      	movs	r2, #20
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	4668      	mov	r0, sp
 8002fa0:	f000 fc42 	bl	8003828 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002fa4:	2288      	movs	r2, #136	; 0x88
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	a816      	add	r0, sp, #88	; 0x58
 8002faa:	f000 fc3d 	bl	8003828 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002fae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fb2:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002fb4:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002fb6:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002fb8:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002fba:	2701      	movs	r7, #1
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002fbc:	230a      	movs	r3, #10
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002fbe:	2607      	movs	r6, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fc0:	a805      	add	r0, sp, #20
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fc2:	2500      	movs	r5, #0
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002fc4:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002fc6:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002fc8:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002fca:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002fcc:	9711      	str	r7, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002fce:	9613      	str	r6, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002fd0:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002fd2:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fd4:	f7fe fd0a 	bl	80019ec <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fd8:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002fda:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fdc:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002fde:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fe0:	e88d 002c 	stmia.w	sp, {r2, r3, r5}
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002fe4:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002fe6:	9504      	str	r5, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002fe8:	f7fe ff26 	bl	8001e38 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8002fec:	f244 0342 	movw	r3, #16450	; 0x4042
 8002ff0:	9316      	str	r3, [sp, #88]	; 0x58
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002ff2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002ff6:	9334      	str	r3, [sp, #208]	; 0xd0
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002ff8:	2308      	movs	r3, #8
 8002ffa:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ffc:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002ffe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003002:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003004:	9525      	str	r5, [sp, #148]	; 0x94
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003006:	952a      	str	r5, [sp, #168]	; 0xa8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8003008:	9417      	str	r4, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800300a:	9718      	str	r7, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800300c:	961a      	str	r6, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800300e:	941b      	str	r4, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003010:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003012:	f7ff f8d3 	bl	80021bc <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003016:	f44f 7000 	mov.w	r0, #512	; 0x200
 800301a:	f7fe fc1b 	bl	8001854 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 800301e:	b039      	add	sp, #228	; 0xe4
 8003020:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003024 <_write>:

/* USER CODE BEGIN 4 */

//printf
int _write(int file,char *ptr, int len)
{
 8003024:	b510      	push	{r4, lr}
    HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8003026:	230a      	movs	r3, #10
{
 8003028:	4614      	mov	r4, r2
    HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 800302a:	4803      	ldr	r0, [pc, #12]	; (8003038 <_write+0x14>)
 800302c:	b292      	uxth	r2, r2
 800302e:	f7ff fef2 	bl	8002e16 <HAL_UART_Transmit>
    return len;
}
 8003032:	4620      	mov	r0, r4
 8003034:	bd10      	pop	{r4, pc}
 8003036:	bf00      	nop
 8003038:	200001b4 	.word	0x200001b4

0800303c <HAL_ADC_ConvCpltCallback>:
//ADC
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle) //Rcuprer la valeur de l'ADC une fois lIT acquitte
{
 800303c:	b508      	push	{r3, lr}
	valeurADC = HAL_ADC_GetValue(AdcHandle);
 800303e:	f7fd fbe3 	bl	8000808 <HAL_ADC_GetValue>
 8003042:	4b01      	ldr	r3, [pc, #4]	; (8003048 <HAL_ADC_ConvCpltCallback+0xc>)
 8003044:	8018      	strh	r0, [r3, #0]
 8003046:	bd08      	pop	{r3, pc}
 8003048:	200000aa 	.word	0x200000aa

0800304c <ADC_Init>:
	READ_SENSOR_MQ135();
	HAL_ADC_Start_IT(&hadc1);
}
void ADC_Init() //Lancer l'ADC
{
	if (HAL_ADC_Start_IT(&hadc1)!= HAL_OK)
 800304c:	4801      	ldr	r0, [pc, #4]	; (8003054 <ADC_Init+0x8>)
 800304e:	f7fd bf1d 	b.w	8000e8c <HAL_ADC_Start_IT>
 8003052:	bf00      	nop
 8003054:	2000014c 	.word	0x2000014c

08003058 <READ_SENSOR_MQ135>:
//		HAL_ADC_ConvCpltCallback(&hadc1);
//	}
}
void READ_SENSOR_MQ135()
{
	printf("SENSOR CO2 : %d\r\n", valeurADC);
 8003058:	4b02      	ldr	r3, [pc, #8]	; (8003064 <READ_SENSOR_MQ135+0xc>)
 800305a:	4803      	ldr	r0, [pc, #12]	; (8003068 <READ_SENSOR_MQ135+0x10>)
 800305c:	8819      	ldrh	r1, [r3, #0]
 800305e:	f000 bbeb 	b.w	8003838 <iprintf>
 8003062:	bf00      	nop
 8003064:	200000aa 	.word	0x200000aa
 8003068:	08004785 	.word	0x08004785

0800306c <Who_am_i>:
	uint16_t result = (valeur>>1);
	return result;
}

void Who_am_i()
{
 800306c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, sub_addr_who_am_i[0], 1, who_am_i, 1, I2C_TIMEOUT);
 800306e:	4b0f      	ldr	r3, [pc, #60]	; (80030ac <Who_am_i+0x40>)
 8003070:	4c0f      	ldr	r4, [pc, #60]	; (80030b0 <Who_am_i+0x44>)
 8003072:	781a      	ldrb	r2, [r3, #0]
 8003074:	480f      	ldr	r0, [pc, #60]	; (80030b4 <Who_am_i+0x48>)
 8003076:	9400      	str	r4, [sp, #0]
 8003078:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800307c:	9302      	str	r3, [sp, #8]
 800307e:	2301      	movs	r3, #1
 8003080:	9301      	str	r3, [sp, #4]
 8003082:	21bf      	movs	r1, #191	; 0xbf
 8003084:	f7fe fad4 	bl	8001630 <HAL_I2C_Mem_Read>
	  printf("Who AM I : %d", who_am_i[0]);
 8003088:	7821      	ldrb	r1, [r4, #0]
 800308a:	480b      	ldr	r0, [pc, #44]	; (80030b8 <Who_am_i+0x4c>)
 800308c:	f000 fbd4 	bl	8003838 <iprintf>
	  printf("abricot");
 8003090:	480a      	ldr	r0, [pc, #40]	; (80030bc <Who_am_i+0x50>)
 8003092:	f000 fbd1 	bl	8003838 <iprintf>
	  printf("Who AM I : %u", who_am_i[0]);
 8003096:	7821      	ldrb	r1, [r4, #0]
 8003098:	4809      	ldr	r0, [pc, #36]	; (80030c0 <Who_am_i+0x54>)
 800309a:	f000 fbcd 	bl	8003838 <iprintf>
	  HAL_Delay(10);
 800309e:	200a      	movs	r0, #10
}
 80030a0:	b004      	add	sp, #16
 80030a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_Delay(10);
 80030a6:	f7fd baa7 	b.w	80005f8 <HAL_Delay>
 80030aa:	bf00      	nop
 80030ac:	20000009 	.word	0x20000009
 80030b0:	200000ac 	.word	0x200000ac
 80030b4:	200000c0 	.word	0x200000c0
 80030b8:	08004797 	.word	0x08004797
 80030bc:	080047a5 	.word	0x080047a5
 80030c0:	080047ad 	.word	0x080047ad

080030c4 <main>:
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b08e      	sub	sp, #56	; 0x38
  HAL_Init();
 80030c8:	f7fd fa72 	bl	80005b0 <HAL_Init>
  SystemClock_Config();
 80030cc:	f7ff ff5e 	bl	8002f8c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030d0:	2214      	movs	r2, #20
 80030d2:	2100      	movs	r1, #0
 80030d4:	a808      	add	r0, sp, #32
 80030d6:	f000 fba7 	bl	8003828 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030da:	4b74      	ldr	r3, [pc, #464]	; (80032ac <main+0x1e8>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80030dc:	4874      	ldr	r0, [pc, #464]	; (80032b0 <main+0x1ec>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80030e0:	f042 0204 	orr.w	r2, r2, #4
 80030e4:	64da      	str	r2, [r3, #76]	; 0x4c
 80030e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80030e8:	f002 0204 	and.w	r2, r2, #4
 80030ec:	9200      	str	r2, [sp, #0]
 80030ee:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80030f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80030f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80030f6:	64da      	str	r2, [r3, #76]	; 0x4c
 80030f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80030fa:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80030fe:	9201      	str	r2, [sp, #4]
 8003100:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003102:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003104:	f042 0201 	orr.w	r2, r2, #1
 8003108:	64da      	str	r2, [r3, #76]	; 0x4c
 800310a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800310c:	f002 0201 	and.w	r2, r2, #1
 8003110:	9202      	str	r2, [sp, #8]
 8003112:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003114:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003116:	f042 0202 	orr.w	r2, r2, #2
 800311a:	64da      	str	r2, [r3, #76]	; 0x4c
 800311c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800311e:	f002 0202 	and.w	r2, r2, #2
 8003122:	9203      	str	r2, [sp, #12]
 8003124:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003126:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003128:	f042 0208 	orr.w	r2, r2, #8
 800312c:	64da      	str	r2, [r3, #76]	; 0x4c
 800312e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003130:	f003 0308 	and.w	r3, r3, #8
 8003134:	9304      	str	r3, [sp, #16]
 8003136:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Pin = B1_Pin;
 8003138:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800313c:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800313e:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003140:	4b5c      	ldr	r3, [pc, #368]	; (80032b4 <main+0x1f0>)
 8003142:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003144:	2400      	movs	r4, #0
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003146:	f7fe f837 	bl	80011b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800314a:	2503      	movs	r5, #3
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800314c:	f641 73ff 	movw	r3, #8191	; 0x1fff
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003150:	a908      	add	r1, sp, #32
 8003152:	4857      	ldr	r0, [pc, #348]	; (80032b0 <main+0x1ec>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003154:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003156:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003158:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800315a:	f7fe f82d 	bl	80011b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6 
 800315e:	f649 73e3 	movw	r3, #40931	; 0x9fe3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003162:	a908      	add	r1, sp, #32
 8003164:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6 
 8003168:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800316a:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316c:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800316e:	f7fe f823 	bl	80011b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8003172:	f64f 43f7 	movw	r3, #64759	; 0xfcf7
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003176:	a908      	add	r1, sp, #32
 8003178:	484f      	ldr	r0, [pc, #316]	; (80032b8 <main+0x1f4>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 800317a:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800317c:	2604      	movs	r6, #4
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800317e:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003180:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003182:	f7fe f819 	bl	80011b8 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003186:	a908      	add	r1, sp, #32
 8003188:	484c      	ldr	r0, [pc, #304]	; (80032bc <main+0x1f8>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800318a:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800318c:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800318e:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003190:	f7fe f812 	bl	80011b8 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8003194:	484a      	ldr	r0, [pc, #296]	; (80032c0 <main+0x1fc>)
  huart2.Init.BaudRate = 115200;
 8003196:	4a4b      	ldr	r2, [pc, #300]	; (80032c4 <main+0x200>)
  hadc1.Instance = ADC1;
 8003198:	4d4b      	ldr	r5, [pc, #300]	; (80032c8 <main+0x204>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800319a:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 800319c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80031a0:	e880 000c 	stmia.w	r0, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 80031a4:	230c      	movs	r3, #12
 80031a6:	6143      	str	r3, [r0, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80031a8:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80031aa:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031ac:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031ae:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031b0:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031b2:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80031b4:	f7ff feb8 	bl	8002f28 <HAL_UART_Init>
  ADC_ChannelConfTypeDef sConfig = {0};
 80031b8:	2218      	movs	r2, #24
 80031ba:	4621      	mov	r1, r4
 80031bc:	a808      	add	r0, sp, #32
  ADC_MultiModeTypeDef multimode = {0};
 80031be:	9405      	str	r4, [sp, #20]
 80031c0:	9406      	str	r4, [sp, #24]
 80031c2:	9407      	str	r4, [sp, #28]
  ADC_ChannelConfTypeDef sConfig = {0};
 80031c4:	f000 fb30 	bl	8003828 <memset>
  hadc1.Instance = ADC1;
 80031c8:	4b40      	ldr	r3, [pc, #256]	; (80032cc <main+0x208>)
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80031ca:	616e      	str	r6, [r5, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80031cc:	2701      	movs	r7, #1
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80031ce:	4628      	mov	r0, r5
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80031d0:	e885 0018 	stmia.w	r5, {r3, r4}
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80031d4:	60ac      	str	r4, [r5, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80031d6:	60ec      	str	r4, [r5, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80031d8:	612c      	str	r4, [r5, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80031da:	762c      	strb	r4, [r5, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80031dc:	766f      	strb	r7, [r5, #25]
  hadc1.Init.NbrOfConversion = 1;
 80031de:	61ef      	str	r7, [r5, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80031e0:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80031e4:	62ac      	str	r4, [r5, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80031e6:	62ec      	str	r4, [r5, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80031e8:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80031ec:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80031ee:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80031f2:	f7fd fa29 	bl	8000648 <HAL_ADC_Init>
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80031f6:	a905      	add	r1, sp, #20
 80031f8:	4628      	mov	r0, r5
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80031fa:	9405      	str	r4, [sp, #20]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80031fc:	f7fd fefc 	bl	8000ff8 <HAL_ADCEx_MultiModeConfigChannel>
  sConfig.Channel = ADC_CHANNEL_9;
 8003200:	4b33      	ldr	r3, [pc, #204]	; (80032d0 <main+0x20c>)
 8003202:	9308      	str	r3, [sp, #32]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003204:	2306      	movs	r3, #6
 8003206:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003208:	a908      	add	r1, sp, #32
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800320a:	237f      	movs	r3, #127	; 0x7f
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800320c:	4628      	mov	r0, r5
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800320e:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003210:	960c      	str	r6, [sp, #48]	; 0x30
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003212:	940a      	str	r4, [sp, #40]	; 0x28
  sConfig.Offset = 0;
 8003214:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003216:	f7fd fc1f 	bl	8000a58 <HAL_ADC_ConfigChannel>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800321a:	2210      	movs	r2, #16
 800321c:	4621      	mov	r1, r4
 800321e:	a808      	add	r0, sp, #32
 8003220:	f000 fb02 	bl	8003828 <memset>
  htim3.Instance = TIM3;
 8003224:	4e2b      	ldr	r6, [pc, #172]	; (80032d4 <main+0x210>)
  htim3.Init.Prescaler = 35999;
 8003226:	492c      	ldr	r1, [pc, #176]	; (80032d8 <main+0x214>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003228:	9405      	str	r4, [sp, #20]
  htim3.Init.Prescaler = 35999;
 800322a:	f648 439f 	movw	r3, #35999	; 0x8c9f
 800322e:	e886 000a 	stmia.w	r6, {r1, r3}
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003232:	4630      	mov	r0, r6
  htim3.Init.Period = 1000;
 8003234:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003238:	60f3      	str	r3, [r6, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800323a:	9406      	str	r4, [sp, #24]
 800323c:	9407      	str	r4, [sp, #28]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800323e:	60b4      	str	r4, [r6, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003240:	6134      	str	r4, [r6, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003242:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003244:	f7ff fad4 	bl	80027f0 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003248:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800324c:	a908      	add	r1, sp, #32
 800324e:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003250:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003252:	f7ff faf1 	bl	8002838 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003256:	a905      	add	r1, sp, #20
 8003258:	4630      	mov	r0, r6
  hi2c1.Instance = I2C1;
 800325a:	4d20      	ldr	r5, [pc, #128]	; (80032dc <main+0x218>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800325c:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800325e:	9407      	str	r4, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003260:	f7ff fb8c 	bl	800297c <HAL_TIMEx_MasterConfigSynchronization>
  hi2c1.Init.Timing = 0x10909CEC;
 8003264:	4b1e      	ldr	r3, [pc, #120]	; (80032e0 <main+0x21c>)
 8003266:	481f      	ldr	r0, [pc, #124]	; (80032e4 <main+0x220>)
  hi2c1.Init.OwnAddress1 = 0;
 8003268:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.Timing = 0x10909CEC;
 800326a:	e885 0009 	stmia.w	r5, {r0, r3}
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800326e:	4628      	mov	r0, r5
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003270:	60ef      	str	r7, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003272:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003274:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003276:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003278:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800327a:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800327c:	f7fe f987 	bl	800158e <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003280:	4621      	mov	r1, r4
 8003282:	4628      	mov	r0, r5
 8003284:	f7fe fa92 	bl	80017ac <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003288:	4621      	mov	r1, r4
 800328a:	4628      	mov	r0, r5
 800328c:	f7fe fab4 	bl	80017f8 <HAL_I2CEx_ConfigDigitalFilter>
  printf("\033[2J\033[1;1H"); //Affiche seulement les nouvelles valeurs
 8003290:	4815      	ldr	r0, [pc, #84]	; (80032e8 <main+0x224>)
 8003292:	f000 fad1 	bl	8003838 <iprintf>
  printf("GazYOSensor\r\n");
 8003296:	4815      	ldr	r0, [pc, #84]	; (80032ec <main+0x228>)
 8003298:	f000 fb42 	bl	8003920 <puts>
  Who_am_i(); //send in Decimal:188, Hex:0xbc
 800329c:	f7ff fee6 	bl	800306c <Who_am_i>
  ADC_Init();
 80032a0:	f7ff fed4 	bl	800304c <ADC_Init>
  HAL_TIM_Base_Start_IT(&htim3);//Donne base temps -> tous les 5 sec
 80032a4:	4630      	mov	r0, r6
 80032a6:	f7ff f971 	bl	800258c <HAL_TIM_Base_Start_IT>
 80032aa:	e7fe      	b.n	80032aa <main+0x1e6>
 80032ac:	40021000 	.word	0x40021000
 80032b0:	48000800 	.word	0x48000800
 80032b4:	10210000 	.word	0x10210000
 80032b8:	48000400 	.word	0x48000400
 80032bc:	48000c00 	.word	0x48000c00
 80032c0:	200001b4 	.word	0x200001b4
 80032c4:	40004400 	.word	0x40004400
 80032c8:	2000014c 	.word	0x2000014c
 80032cc:	50040000 	.word	0x50040000
 80032d0:	25b00200 	.word	0x25b00200
 80032d4:	2000010c 	.word	0x2000010c
 80032d8:	40000400 	.word	0x40000400
 80032dc:	200000c0 	.word	0x200000c0
 80032e0:	10909cec 	.word	0x10909cec
 80032e4:	40005400 	.word	0x40005400
 80032e8:	080047bb 	.word	0x080047bb
 80032ec:	080047c6 	.word	0x080047c6

080032f0 <temperature_IKSO1A2>:
	  HAL_I2C_Mem_Write(&hi2c1,0xBE, add_CTRL_REG1_TEMP[0], 1, CTRL_REG1_TEMP, 1, I2C_TIMEOUT);
	  HAL_Delay(10);
}
//Temperature
void temperature_IKSO1A2()
{
 80032f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	 HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 80032f4:	4b79      	ldr	r3, [pc, #484]	; (80034dc <temperature_IKSO1A2+0x1ec>)
 80032f6:	4d7a      	ldr	r5, [pc, #488]	; (80034e0 <temperature_IKSO1A2+0x1f0>)
 80032f8:	781a      	ldrb	r2, [r3, #0]
 80032fa:	4b7a      	ldr	r3, [pc, #488]	; (80034e4 <temperature_IKSO1A2+0x1f4>)
	  HAL_Delay(10);
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
	  HAL_Delay(10);
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
	  HAL_Delay(10);
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 80032fc:	4f7a      	ldr	r7, [pc, #488]	; (80034e8 <temperature_IKSO1A2+0x1f8>)
 80032fe:	f8df 8244 	ldr.w	r8, [pc, #580]	; 8003544 <temperature_IKSO1A2+0x254>
	  HAL_Delay(10);
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
	  HAL_Delay(10);
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
	  HAL_Delay(10);
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 8003302:	f8df a244 	ldr.w	sl, [pc, #580]	; 8003548 <temperature_IKSO1A2+0x258>
	  HAL_Delay(10);
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8003306:	f8df 9244 	ldr.w	r9, [pc, #580]	; 800354c <temperature_IKSO1A2+0x25c>
	  HAL_Delay(10);
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 800330a:	f8df b244 	ldr.w	fp, [pc, #580]	; 8003550 <temperature_IKSO1A2+0x260>
{
 800330e:	b085      	sub	sp, #20
	 HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 8003310:	2401      	movs	r4, #1
 8003312:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8003316:	9602      	str	r6, [sp, #8]
 8003318:	9401      	str	r4, [sp, #4]
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	21bf      	movs	r1, #191	; 0xbf
 800331e:	4623      	mov	r3, r4
 8003320:	4628      	mov	r0, r5
 8003322:	f7fe f985 	bl	8001630 <HAL_I2C_Mem_Read>
	  HAL_Delay(10);
 8003326:	200a      	movs	r0, #10
 8003328:	f7fd f966 	bl	80005f8 <HAL_Delay>
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
 800332c:	4b6f      	ldr	r3, [pc, #444]	; (80034ec <temperature_IKSO1A2+0x1fc>)
 800332e:	781a      	ldrb	r2, [r3, #0]
 8003330:	4b6f      	ldr	r3, [pc, #444]	; (80034f0 <temperature_IKSO1A2+0x200>)
 8003332:	9602      	str	r6, [sp, #8]
 8003334:	9401      	str	r4, [sp, #4]
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	21bf      	movs	r1, #191	; 0xbf
 800333a:	4623      	mov	r3, r4
 800333c:	4628      	mov	r0, r5
 800333e:	f7fe f977 	bl	8001630 <HAL_I2C_Mem_Read>
	  HAL_Delay(10);
 8003342:	200a      	movs	r0, #10
 8003344:	f7fd f958 	bl	80005f8 <HAL_Delay>
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
 8003348:	4b6a      	ldr	r3, [pc, #424]	; (80034f4 <temperature_IKSO1A2+0x204>)
 800334a:	781a      	ldrb	r2, [r3, #0]
 800334c:	4b6a      	ldr	r3, [pc, #424]	; (80034f8 <temperature_IKSO1A2+0x208>)
 800334e:	9602      	str	r6, [sp, #8]
 8003350:	9401      	str	r4, [sp, #4]
 8003352:	9300      	str	r3, [sp, #0]
 8003354:	21bf      	movs	r1, #191	; 0xbf
 8003356:	4623      	mov	r3, r4
 8003358:	4628      	mov	r0, r5
 800335a:	f7fe f969 	bl	8001630 <HAL_I2C_Mem_Read>
	  HAL_Delay(10);
 800335e:	200a      	movs	r0, #10
 8003360:	f7fd f94a 	bl	80005f8 <HAL_Delay>
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8003364:	783a      	ldrb	r2, [r7, #0]
 8003366:	9602      	str	r6, [sp, #8]
 8003368:	4623      	mov	r3, r4
 800336a:	9401      	str	r4, [sp, #4]
 800336c:	21bf      	movs	r1, #191	; 0xbf
 800336e:	f8cd 8000 	str.w	r8, [sp]
 8003372:	4628      	mov	r0, r5
 8003374:	f7fe f95c 	bl	8001630 <HAL_I2C_Mem_Read>
	  HAL_Delay(10);
 8003378:	200a      	movs	r0, #10
 800337a:	f7fd f93d 	bl	80005f8 <HAL_Delay>
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 800337e:	783a      	ldrb	r2, [r7, #0]
 8003380:	9602      	str	r6, [sp, #8]
 8003382:	4623      	mov	r3, r4
 8003384:	9401      	str	r4, [sp, #4]
 8003386:	21bf      	movs	r1, #191	; 0xbf
 8003388:	f8cd 8000 	str.w	r8, [sp]
 800338c:	4628      	mov	r0, r5
 800338e:	f7fe f94f 	bl	8001630 <HAL_I2C_Mem_Read>
	  HAL_Delay(10);
 8003392:	200a      	movs	r0, #10
 8003394:	f7fd f930 	bl	80005f8 <HAL_Delay>
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8003398:	4b58      	ldr	r3, [pc, #352]	; (80034fc <temperature_IKSO1A2+0x20c>)
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 800339a:	4f59      	ldr	r7, [pc, #356]	; (8003500 <temperature_IKSO1A2+0x210>)
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 800339c:	781a      	ldrb	r2, [r3, #0]
 800339e:	4b59      	ldr	r3, [pc, #356]	; (8003504 <temperature_IKSO1A2+0x214>)
 80033a0:	9602      	str	r6, [sp, #8]
 80033a2:	9401      	str	r4, [sp, #4]
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	21bf      	movs	r1, #191	; 0xbf
 80033a8:	4623      	mov	r3, r4
 80033aa:	4628      	mov	r0, r5
 80033ac:	f7fe f940 	bl	8001630 <HAL_I2C_Mem_Read>
	  HAL_Delay(10);
 80033b0:	200a      	movs	r0, #10
 80033b2:	f7fd f921 	bl	80005f8 <HAL_Delay>
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 80033b6:	4b54      	ldr	r3, [pc, #336]	; (8003508 <temperature_IKSO1A2+0x218>)
 80033b8:	781a      	ldrb	r2, [r3, #0]
 80033ba:	4b54      	ldr	r3, [pc, #336]	; (800350c <temperature_IKSO1A2+0x21c>)
 80033bc:	9602      	str	r6, [sp, #8]
 80033be:	9401      	str	r4, [sp, #4]
 80033c0:	9300      	str	r3, [sp, #0]
 80033c2:	21bf      	movs	r1, #191	; 0xbf
 80033c4:	4623      	mov	r3, r4
 80033c6:	4628      	mov	r0, r5
 80033c8:	f7fe f932 	bl	8001630 <HAL_I2C_Mem_Read>
	  HAL_Delay(10);
 80033cc:	200a      	movs	r0, #10
 80033ce:	f7fd f913 	bl	80005f8 <HAL_Delay>
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 80033d2:	4b4f      	ldr	r3, [pc, #316]	; (8003510 <temperature_IKSO1A2+0x220>)
 80033d4:	21bf      	movs	r1, #191	; 0xbf
 80033d6:	781a      	ldrb	r2, [r3, #0]
 80033d8:	9602      	str	r6, [sp, #8]
 80033da:	4623      	mov	r3, r4
 80033dc:	9401      	str	r4, [sp, #4]
 80033de:	f8cd a000 	str.w	sl, [sp]
 80033e2:	4628      	mov	r0, r5
 80033e4:	f7fe f924 	bl	8001630 <HAL_I2C_Mem_Read>
	  HAL_Delay(10);
 80033e8:	200a      	movs	r0, #10
 80033ea:	f7fd f905 	bl	80005f8 <HAL_Delay>
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 80033ee:	4b49      	ldr	r3, [pc, #292]	; (8003514 <temperature_IKSO1A2+0x224>)
 80033f0:	21bf      	movs	r1, #191	; 0xbf
 80033f2:	781a      	ldrb	r2, [r3, #0]
 80033f4:	9602      	str	r6, [sp, #8]
 80033f6:	4623      	mov	r3, r4
 80033f8:	9401      	str	r4, [sp, #4]
 80033fa:	f8cd 9000 	str.w	r9, [sp]
 80033fe:	4628      	mov	r0, r5
 8003400:	f7fe f916 	bl	8001630 <HAL_I2C_Mem_Read>
	  HAL_Delay(10);
 8003404:	200a      	movs	r0, #10
 8003406:	f7fd f8f7 	bl	80005f8 <HAL_Delay>
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 800340a:	f89b 2000 	ldrb.w	r2, [fp]
 800340e:	9602      	str	r6, [sp, #8]
 8003410:	4623      	mov	r3, r4
 8003412:	9401      	str	r4, [sp, #4]
 8003414:	21bf      	movs	r1, #191	; 0xbf
 8003416:	9700      	str	r7, [sp, #0]
 8003418:	4628      	mov	r0, r5
 800341a:	f7fe f909 	bl	8001630 <HAL_I2C_Mem_Read>
	  HAL_Delay(10);
 800341e:	200a      	movs	r0, #10
 8003420:	f7fd f8ea 	bl	80005f8 <HAL_Delay>
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8003424:	f89b 2000 	ldrb.w	r2, [fp]
 8003428:	9602      	str	r6, [sp, #8]
 800342a:	4623      	mov	r3, r4
 800342c:	9401      	str	r4, [sp, #4]
 800342e:	21bf      	movs	r1, #191	; 0xbf
 8003430:	9700      	str	r7, [sp, #0]
 8003432:	4628      	mov	r0, r5
 8003434:	f7fe f8fc 	bl	8001630 <HAL_I2C_Mem_Read>
	  HAL_Delay(10);
 8003438:	200a      	movs	r0, #10
 800343a:	f7fd f8dd 	bl	80005f8 <HAL_Delay>
	uint16_t valeur = (valeur_H<<8) + valeur_L;
 800343e:	4b31      	ldr	r3, [pc, #196]	; (8003504 <temperature_IKSO1A2+0x214>)
 8003440:	f898 1000 	ldrb.w	r1, [r8]
 8003444:	7818      	ldrb	r0, [r3, #0]

	  //CONCATENATION
	  T0_OUT[0]	= concatenate(T0_H[0],T0_L[0]);
 8003446:	4b34      	ldr	r3, [pc, #208]	; (8003518 <temperature_IKSO1A2+0x228>)
	uint16_t valeur = (valeur_H<<8) + valeur_L;
 8003448:	f89a 4000 	ldrb.w	r4, [sl]
 800344c:	783a      	ldrb	r2, [r7, #0]
	  est_negatif(T0_OUT[0]);
	  est_negatif(T1_OUT[0]);
	  est_negatif(T_OUT[0]);

	  //CALCUL DES T0_degC ET T1_degC FINALES
	  T0_msb[0]	= T0_T1_msb[0] & 0x3;
 800344e:	4d33      	ldr	r5, [pc, #204]	; (800351c <temperature_IKSO1A2+0x22c>)
	uint16_t valeur = (valeur_H<<8) + valeur_L;
 8003450:	eb00 2001 	add.w	r0, r0, r1, lsl #8
 8003454:	b280      	uxth	r0, r0
	  T0_OUT[0]	= concatenate(T0_H[0],T0_L[0]);
 8003456:	8018      	strh	r0, [r3, #0]
	uint16_t valeur = (valeur_H<<8) + valeur_L;
 8003458:	4b2c      	ldr	r3, [pc, #176]	; (800350c <temperature_IKSO1A2+0x21c>)
 800345a:	7819      	ldrb	r1, [r3, #0]
	  T1_OUT[0] = concatenate(T1_H[0],T1_L[0]);
 800345c:	4b30      	ldr	r3, [pc, #192]	; (8003520 <temperature_IKSO1A2+0x230>)
	uint16_t valeur = (valeur_H<<8) + valeur_L;
 800345e:	eb04 2401 	add.w	r4, r4, r1, lsl #8
 8003462:	b2a4      	uxth	r4, r4
	  T1_OUT[0] = concatenate(T1_H[0],T1_L[0]);
 8003464:	801c      	strh	r4, [r3, #0]
	uint16_t valeur = (valeur_H<<8) + valeur_L;
 8003466:	f899 3000 	ldrb.w	r3, [r9]
 800346a:	eb02 2203 	add.w	r2, r2, r3, lsl #8
	  T_OUT[0]	= concatenate(T_OUT_H[0],T_OUT_L[0]);
 800346e:	4b2d      	ldr	r3, [pc, #180]	; (8003524 <temperature_IKSO1A2+0x234>)
	uint16_t valeur = (valeur_H<<8) + valeur_L;
 8003470:	b292      	uxth	r2, r2
	  T_OUT[0]	= concatenate(T_OUT_H[0],T_OUT_L[0]);
 8003472:	801a      	strh	r2, [r3, #0]
	  T0_msb[0]	= T0_T1_msb[0] & 0x3;
 8003474:	4b20      	ldr	r3, [pc, #128]	; (80034f8 <temperature_IKSO1A2+0x208>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	f003 0103 	and.w	r1, r3, #3
	  T1_msb[0]	= (T0_T1_msb[0] & 0xC)>>2;
 800347c:	f3c3 0681 	ubfx	r6, r3, #2, #2
 8003480:	4b29      	ldr	r3, [pc, #164]	; (8003528 <temperature_IKSO1A2+0x238>)
	  T0_msb[0]	= T0_T1_msb[0] & 0x3;
 8003482:	7029      	strb	r1, [r5, #0]
	  T1_msb[0]	= (T0_T1_msb[0] & 0xC)>>2;
 8003484:	701e      	strb	r6, [r3, #0]
	uint16_t valeur = (valeur_H<<8) + valeur_L;
 8003486:	4b17      	ldr	r3, [pc, #92]	; (80034e4 <temperature_IKSO1A2+0x1f4>)
 8003488:	781d      	ldrb	r5, [r3, #0]

	  T0_degC[0] = concatenate(T0_msb[0],T0_degC_x8[0]);
 800348a:	4b28      	ldr	r3, [pc, #160]	; (800352c <temperature_IKSO1A2+0x23c>)
	uint16_t valeur = (valeur_H<<8) + valeur_L;
 800348c:	eb05 2501 	add.w	r5, r5, r1, lsl #8
	  T0_degC[0] = concatenate(T0_msb[0],T0_degC_x8[0]);
 8003490:	801d      	strh	r5, [r3, #0]
	uint16_t valeur = (valeur_H<<8) + valeur_L;
 8003492:	4b17      	ldr	r3, [pc, #92]	; (80034f0 <temperature_IKSO1A2+0x200>)
	  T1_degC[0] = concatenate(T1_msb[0],T1_degC_x8[0]);
 8003494:	4926      	ldr	r1, [pc, #152]	; (8003530 <temperature_IKSO1A2+0x240>)
	uint16_t valeur = (valeur_H<<8) + valeur_L;
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	eb03 2306 	add.w	r3, r3, r6, lsl #8
	  T1_degC[0] = concatenate(T1_msb[0],T1_degC_x8[0]);
 800349c:	800b      	strh	r3, [r1, #0]

	  T0_degC_DIV8[0]	= div8(T0_degC[0]);
 800349e:	4925      	ldr	r1, [pc, #148]	; (8003534 <temperature_IKSO1A2+0x244>)
	uint16_t result = (valeur>>3);
 80034a0:	08ed      	lsrs	r5, r5, #3
	  T1_degC_DIV8[0]	= div8(T1_degC[0]);

	  //CALCUL DE LA TEMPERATURE
	  temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80034a2:	1a12      	subs	r2, r2, r0
	  T0_degC_DIV8[0]	= div8(T0_degC[0]);
 80034a4:	800d      	strh	r5, [r1, #0]
	  temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80034a6:	b212      	sxth	r2, r2
	  T1_degC_DIV8[0]	= div8(T1_degC[0]);
 80034a8:	4923      	ldr	r1, [pc, #140]	; (8003538 <temperature_IKSO1A2+0x248>)
	uint16_t result = (valeur>>3);
 80034aa:	08db      	lsrs	r3, r3, #3
	  temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80034ac:	eb02 0282 	add.w	r2, r2, r2, lsl #2
	  T1_degC_DIV8[0]	= div8(T1_degC[0]);
 80034b0:	800b      	strh	r3, [r1, #0]
	  temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80034b2:	0052      	lsls	r2, r2, #1
 80034b4:	1b59      	subs	r1, r3, r5
 80034b6:	1a20      	subs	r0, r4, r0
 80034b8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80034bc:	4351      	muls	r1, r2
 80034be:	b200      	sxth	r0, r0
 80034c0:	4b1e      	ldr	r3, [pc, #120]	; (800353c <temperature_IKSO1A2+0x24c>)
 80034c2:	fb91 f1f0 	sdiv	r1, r1, r0
	  printf("Temperature :%d", temp16[0]);
 80034c6:	481e      	ldr	r0, [pc, #120]	; (8003540 <temperature_IKSO1A2+0x250>)
	  temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80034c8:	eb01 0145 	add.w	r1, r1, r5, lsl #1
 80034cc:	b289      	uxth	r1, r1
 80034ce:	8019      	strh	r1, [r3, #0]
}
 80034d0:	b005      	add	sp, #20
 80034d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	  printf("Temperature :%d", temp16[0]);
 80034d6:	f000 b9af 	b.w	8003838 <iprintf>
 80034da:	bf00      	nop
 80034dc:	20000003 	.word	0x20000003
 80034e0:	200000c0 	.word	0x200000c0
 80034e4:	2000009a 	.word	0x2000009a
 80034e8:	20000000 	.word	0x20000000
 80034ec:	20000006 	.word	0x20000006
 80034f0:	200000a4 	.word	0x200000a4
 80034f4:	20000002 	.word	0x20000002
 80034f8:	20000094 	.word	0x20000094
 80034fc:	20000001 	.word	0x20000001
 8003500:	200000a9 	.word	0x200000a9
 8003504:	20000091 	.word	0x20000091
 8003508:	20000004 	.word	0x20000004
 800350c:	2000009c 	.word	0x2000009c
 8003510:	20000005 	.word	0x20000005
 8003514:	20000007 	.word	0x20000007
 8003518:	20000092 	.word	0x20000092
 800351c:	2000009b 	.word	0x2000009b
 8003520:	2000009e 	.word	0x2000009e
 8003524:	200000a6 	.word	0x200000a6
 8003528:	200000a5 	.word	0x200000a5
 800352c:	20000096 	.word	0x20000096
 8003530:	200000a0 	.word	0x200000a0
 8003534:	20000098 	.word	0x20000098
 8003538:	200000a2 	.word	0x200000a2
 800353c:	200001b0 	.word	0x200001b0
 8003540:	080047d3 	.word	0x080047d3
 8003544:	20000090 	.word	0x20000090
 8003548:	2000009d 	.word	0x2000009d
 800354c:	200000a8 	.word	0x200000a8
 8003550:	20000008 	.word	0x20000008

08003554 <HAL_TIM_PeriodElapsedCallback>:
{
 8003554:	b508      	push	{r3, lr}
	temperature_IKSO1A2();
 8003556:	f7ff fecb 	bl	80032f0 <temperature_IKSO1A2>
	READ_SENSOR_MQ135();
 800355a:	f7ff fd7d 	bl	8003058 <READ_SENSOR_MQ135>
	HAL_ADC_Start_IT(&hadc1);
 800355e:	4802      	ldr	r0, [pc, #8]	; (8003568 <HAL_TIM_PeriodElapsedCallback+0x14>)
}
 8003560:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_ADC_Start_IT(&hadc1);
 8003564:	f7fd bc92 	b.w	8000e8c <HAL_ADC_Start_IT>
 8003568:	2000014c 	.word	0x2000014c

0800356c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800356c:	4b0a      	ldr	r3, [pc, #40]	; (8003598 <HAL_MspInit+0x2c>)
 800356e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003570:	f042 0201 	orr.w	r2, r2, #1
 8003574:	661a      	str	r2, [r3, #96]	; 0x60
 8003576:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8003578:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800357a:	f002 0201 	and.w	r2, r2, #1
 800357e:	9200      	str	r2, [sp, #0]
 8003580:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003582:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003584:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003588:	659a      	str	r2, [r3, #88]	; 0x58
 800358a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800358c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003590:	9301      	str	r3, [sp, #4]
 8003592:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003594:	b002      	add	sp, #8
 8003596:	4770      	bx	lr
 8003598:	40021000 	.word	0x40021000

0800359c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800359c:	b510      	push	{r4, lr}
 800359e:	4604      	mov	r4, r0
 80035a0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a2:	2214      	movs	r2, #20
 80035a4:	2100      	movs	r1, #0
 80035a6:	a803      	add	r0, sp, #12
 80035a8:	f000 f93e 	bl	8003828 <memset>
  if(hadc->Instance==ADC1)
 80035ac:	6822      	ldr	r2, [r4, #0]
 80035ae:	4b16      	ldr	r3, [pc, #88]	; (8003608 <HAL_ADC_MspInit+0x6c>)
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d126      	bne.n	8003602 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80035b4:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 80035b8:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    PA4     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035bc:	a903      	add	r1, sp, #12
    __HAL_RCC_ADC_CLK_ENABLE();
 80035be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035c4:	64da      	str	r2, [r3, #76]	; 0x4c
 80035c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035c8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80035cc:	9201      	str	r2, [sp, #4]
 80035ce:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035d2:	f042 0201 	orr.w	r2, r2, #1
 80035d6:	64da      	str	r2, [r3, #76]	; 0x4c
 80035d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	9302      	str	r3, [sp, #8]
 80035e0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80035e2:	2310      	movs	r3, #16
 80035e4:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80035ea:	230b      	movs	r3, #11
 80035ec:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035ee:	f7fd fde3 	bl	80011b8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80035f2:	2200      	movs	r2, #0
 80035f4:	2012      	movs	r0, #18
 80035f6:	4611      	mov	r1, r2
 80035f8:	f7fd fd88 	bl	800110c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80035fc:	2012      	movs	r0, #18
 80035fe:	f7fd fdb9 	bl	8001174 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003602:	b008      	add	sp, #32
 8003604:	bd10      	pop	{r4, pc}
 8003606:	bf00      	nop
 8003608:	50040000 	.word	0x50040000

0800360c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800360c:	b510      	push	{r4, lr}
 800360e:	4604      	mov	r4, r0
 8003610:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003612:	2214      	movs	r2, #20
 8003614:	2100      	movs	r1, #0
 8003616:	a803      	add	r0, sp, #12
 8003618:	f000 f906 	bl	8003828 <memset>
  if(hi2c->Instance==I2C1)
 800361c:	6822      	ldr	r2, [r4, #0]
 800361e:	4b13      	ldr	r3, [pc, #76]	; (800366c <HAL_I2C_MspInit+0x60>)
 8003620:	429a      	cmp	r2, r3
 8003622:	d121      	bne.n	8003668 <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003624:	4c12      	ldr	r4, [pc, #72]	; (8003670 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003626:	4813      	ldr	r0, [pc, #76]	; (8003674 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003628:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800362a:	f043 0302 	orr.w	r3, r3, #2
 800362e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003630:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003632:	f003 0302 	and.w	r3, r3, #2
 8003636:	9301      	str	r3, [sp, #4]
 8003638:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800363a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800363e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003640:	2312      	movs	r3, #18
 8003642:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003644:	2301      	movs	r3, #1
 8003646:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003648:	2303      	movs	r3, #3
 800364a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800364c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800364e:	2304      	movs	r3, #4
 8003650:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003652:	f7fd fdb1 	bl	80011b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003656:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003658:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800365c:	65a3      	str	r3, [r4, #88]	; 0x58
 800365e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003660:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003664:	9302      	str	r3, [sp, #8]
 8003666:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003668:	b008      	add	sp, #32
 800366a:	bd10      	pop	{r4, pc}
 800366c:	40005400 	.word	0x40005400
 8003670:	40021000 	.word	0x40021000
 8003674:	48000400 	.word	0x48000400

08003678 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003678:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM3)
 800367a:	4b0d      	ldr	r3, [pc, #52]	; (80036b0 <HAL_TIM_Base_MspInit+0x38>)
 800367c:	6802      	ldr	r2, [r0, #0]
 800367e:	429a      	cmp	r2, r3
 8003680:	d112      	bne.n	80036a8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003682:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003686:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003688:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800368a:	f042 0202 	orr.w	r2, r2, #2
 800368e:	659a      	str	r2, [r3, #88]	; 0x58
 8003690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003692:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800369a:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 800369c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800369e:	f7fd fd35 	bl	800110c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80036a2:	201d      	movs	r0, #29
 80036a4:	f7fd fd66 	bl	8001174 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80036a8:	b003      	add	sp, #12
 80036aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80036ae:	bf00      	nop
 80036b0:	40000400 	.word	0x40000400

080036b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036b4:	b510      	push	{r4, lr}
 80036b6:	4604      	mov	r4, r0
 80036b8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036ba:	2214      	movs	r2, #20
 80036bc:	2100      	movs	r1, #0
 80036be:	a803      	add	r0, sp, #12
 80036c0:	f000 f8b2 	bl	8003828 <memset>
  if(huart->Instance==USART2)
 80036c4:	6822      	ldr	r2, [r4, #0]
 80036c6:	4b13      	ldr	r3, [pc, #76]	; (8003714 <HAL_UART_MspInit+0x60>)
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d120      	bne.n	800370e <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80036cc:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036d0:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 80036d2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80036d4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80036d8:	659a      	str	r2, [r3, #88]	; 0x58
 80036da:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80036dc:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80036e0:	9201      	str	r2, [sp, #4]
 80036e2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80036e6:	f042 0201 	orr.w	r2, r2, #1
 80036ea:	64da      	str	r2, [r3, #76]	; 0x4c
 80036ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	9302      	str	r3, [sp, #8]
 80036f4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80036f6:	230c      	movs	r3, #12
 80036f8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036fa:	2302      	movs	r3, #2
 80036fc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036fe:	2303      	movs	r3, #3
 8003700:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003702:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003706:	2307      	movs	r3, #7
 8003708:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800370a:	f7fd fd55 	bl	80011b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800370e:	b008      	add	sp, #32
 8003710:	bd10      	pop	{r4, pc}
 8003712:	bf00      	nop
 8003714:	40004400 	.word	0x40004400

08003718 <NMI_Handler>:
 8003718:	4770      	bx	lr

0800371a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800371a:	e7fe      	b.n	800371a <HardFault_Handler>

0800371c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800371c:	e7fe      	b.n	800371c <MemManage_Handler>

0800371e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800371e:	e7fe      	b.n	800371e <BusFault_Handler>

08003720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003720:	e7fe      	b.n	8003720 <UsageFault_Handler>

08003722 <SVC_Handler>:
 8003722:	4770      	bx	lr

08003724 <DebugMon_Handler>:
 8003724:	4770      	bx	lr

08003726 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003726:	4770      	bx	lr

08003728 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003728:	f7fc bf58 	b.w	80005dc <HAL_IncTick>

0800372c <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800372c:	4801      	ldr	r0, [pc, #4]	; (8003734 <ADC1_2_IRQHandler+0x8>)
 800372e:	f7fd b871 	b.w	8000814 <HAL_ADC_IRQHandler>
 8003732:	bf00      	nop
 8003734:	2000014c 	.word	0x2000014c

08003738 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003738:	4801      	ldr	r0, [pc, #4]	; (8003740 <TIM3_IRQHandler+0x8>)
 800373a:	f7fe bf43 	b.w	80025c4 <HAL_TIM_IRQHandler>
 800373e:	bf00      	nop
 8003740:	2000010c 	.word	0x2000010c

08003744 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003744:	490f      	ldr	r1, [pc, #60]	; (8003784 <SystemInit+0x40>)
 8003746:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800374a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800374e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003752:	4b0d      	ldr	r3, [pc, #52]	; (8003788 <SystemInit+0x44>)
 8003754:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003756:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8003758:	f042 0201 	orr.w	r2, r2, #1
 800375c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 800375e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8003766:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800376a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800376c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003770:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003778:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800377a:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800377c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003780:	608b      	str	r3, [r1, #8]
 8003782:	4770      	bx	lr
 8003784:	e000ed00 	.word	0xe000ed00
 8003788:	40021000 	.word	0x40021000

0800378c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800378c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80037c4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003790:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003792:	e003      	b.n	800379c <LoopCopyDataInit>

08003794 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003794:	4b0c      	ldr	r3, [pc, #48]	; (80037c8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003796:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003798:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800379a:	3104      	adds	r1, #4

0800379c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800379c:	480b      	ldr	r0, [pc, #44]	; (80037cc <LoopForever+0xa>)
	ldr	r3, =_edata
 800379e:	4b0c      	ldr	r3, [pc, #48]	; (80037d0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80037a0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80037a2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80037a4:	d3f6      	bcc.n	8003794 <CopyDataInit>
	ldr	r2, =_sbss
 80037a6:	4a0b      	ldr	r2, [pc, #44]	; (80037d4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80037a8:	e002      	b.n	80037b0 <LoopFillZerobss>

080037aa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80037aa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80037ac:	f842 3b04 	str.w	r3, [r2], #4

080037b0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80037b0:	4b09      	ldr	r3, [pc, #36]	; (80037d8 <LoopForever+0x16>)
	cmp	r2, r3
 80037b2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80037b4:	d3f9      	bcc.n	80037aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80037b6:	f7ff ffc5 	bl	8003744 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037ba:	f000 f811 	bl	80037e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80037be:	f7ff fc81 	bl	80030c4 <main>

080037c2 <LoopForever>:

LoopForever:
    b LoopForever
 80037c2:	e7fe      	b.n	80037c2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80037c4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80037c8:	080048d4 	.word	0x080048d4
	ldr	r0, =_sdata
 80037cc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80037d0:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 80037d4:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 80037d8:	20000230 	.word	0x20000230

080037dc <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80037dc:	e7fe      	b.n	80037dc <ADC3_IRQHandler>
	...

080037e0 <__libc_init_array>:
 80037e0:	b570      	push	{r4, r5, r6, lr}
 80037e2:	4e0d      	ldr	r6, [pc, #52]	; (8003818 <__libc_init_array+0x38>)
 80037e4:	4c0d      	ldr	r4, [pc, #52]	; (800381c <__libc_init_array+0x3c>)
 80037e6:	1ba4      	subs	r4, r4, r6
 80037e8:	10a4      	asrs	r4, r4, #2
 80037ea:	2500      	movs	r5, #0
 80037ec:	42a5      	cmp	r5, r4
 80037ee:	d109      	bne.n	8003804 <__libc_init_array+0x24>
 80037f0:	4e0b      	ldr	r6, [pc, #44]	; (8003820 <__libc_init_array+0x40>)
 80037f2:	4c0c      	ldr	r4, [pc, #48]	; (8003824 <__libc_init_array+0x44>)
 80037f4:	f000 ffb2 	bl	800475c <_init>
 80037f8:	1ba4      	subs	r4, r4, r6
 80037fa:	10a4      	asrs	r4, r4, #2
 80037fc:	2500      	movs	r5, #0
 80037fe:	42a5      	cmp	r5, r4
 8003800:	d105      	bne.n	800380e <__libc_init_array+0x2e>
 8003802:	bd70      	pop	{r4, r5, r6, pc}
 8003804:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003808:	4798      	blx	r3
 800380a:	3501      	adds	r5, #1
 800380c:	e7ee      	b.n	80037ec <__libc_init_array+0xc>
 800380e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003812:	4798      	blx	r3
 8003814:	3501      	adds	r5, #1
 8003816:	e7f2      	b.n	80037fe <__libc_init_array+0x1e>
 8003818:	080048cc 	.word	0x080048cc
 800381c:	080048cc 	.word	0x080048cc
 8003820:	080048cc 	.word	0x080048cc
 8003824:	080048d0 	.word	0x080048d0

08003828 <memset>:
 8003828:	4402      	add	r2, r0
 800382a:	4603      	mov	r3, r0
 800382c:	4293      	cmp	r3, r2
 800382e:	d100      	bne.n	8003832 <memset+0xa>
 8003830:	4770      	bx	lr
 8003832:	f803 1b01 	strb.w	r1, [r3], #1
 8003836:	e7f9      	b.n	800382c <memset+0x4>

08003838 <iprintf>:
 8003838:	b40f      	push	{r0, r1, r2, r3}
 800383a:	4b0a      	ldr	r3, [pc, #40]	; (8003864 <iprintf+0x2c>)
 800383c:	b513      	push	{r0, r1, r4, lr}
 800383e:	681c      	ldr	r4, [r3, #0]
 8003840:	b124      	cbz	r4, 800384c <iprintf+0x14>
 8003842:	69a3      	ldr	r3, [r4, #24]
 8003844:	b913      	cbnz	r3, 800384c <iprintf+0x14>
 8003846:	4620      	mov	r0, r4
 8003848:	f000 fa24 	bl	8003c94 <__sinit>
 800384c:	ab05      	add	r3, sp, #20
 800384e:	9a04      	ldr	r2, [sp, #16]
 8003850:	68a1      	ldr	r1, [r4, #8]
 8003852:	9301      	str	r3, [sp, #4]
 8003854:	4620      	mov	r0, r4
 8003856:	f000 fbe1 	bl	800401c <_vfiprintf_r>
 800385a:	b002      	add	sp, #8
 800385c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003860:	b004      	add	sp, #16
 8003862:	4770      	bx	lr
 8003864:	20000010 	.word	0x20000010

08003868 <_puts_r>:
 8003868:	b570      	push	{r4, r5, r6, lr}
 800386a:	460e      	mov	r6, r1
 800386c:	4605      	mov	r5, r0
 800386e:	b118      	cbz	r0, 8003878 <_puts_r+0x10>
 8003870:	6983      	ldr	r3, [r0, #24]
 8003872:	b90b      	cbnz	r3, 8003878 <_puts_r+0x10>
 8003874:	f000 fa0e 	bl	8003c94 <__sinit>
 8003878:	69ab      	ldr	r3, [r5, #24]
 800387a:	68ac      	ldr	r4, [r5, #8]
 800387c:	b913      	cbnz	r3, 8003884 <_puts_r+0x1c>
 800387e:	4628      	mov	r0, r5
 8003880:	f000 fa08 	bl	8003c94 <__sinit>
 8003884:	4b23      	ldr	r3, [pc, #140]	; (8003914 <_puts_r+0xac>)
 8003886:	429c      	cmp	r4, r3
 8003888:	d117      	bne.n	80038ba <_puts_r+0x52>
 800388a:	686c      	ldr	r4, [r5, #4]
 800388c:	89a3      	ldrh	r3, [r4, #12]
 800388e:	071b      	lsls	r3, r3, #28
 8003890:	d51d      	bpl.n	80038ce <_puts_r+0x66>
 8003892:	6923      	ldr	r3, [r4, #16]
 8003894:	b1db      	cbz	r3, 80038ce <_puts_r+0x66>
 8003896:	3e01      	subs	r6, #1
 8003898:	68a3      	ldr	r3, [r4, #8]
 800389a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800389e:	3b01      	subs	r3, #1
 80038a0:	60a3      	str	r3, [r4, #8]
 80038a2:	b9e9      	cbnz	r1, 80038e0 <_puts_r+0x78>
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	da2e      	bge.n	8003906 <_puts_r+0x9e>
 80038a8:	4622      	mov	r2, r4
 80038aa:	210a      	movs	r1, #10
 80038ac:	4628      	mov	r0, r5
 80038ae:	f000 f83f 	bl	8003930 <__swbuf_r>
 80038b2:	3001      	adds	r0, #1
 80038b4:	d011      	beq.n	80038da <_puts_r+0x72>
 80038b6:	200a      	movs	r0, #10
 80038b8:	bd70      	pop	{r4, r5, r6, pc}
 80038ba:	4b17      	ldr	r3, [pc, #92]	; (8003918 <_puts_r+0xb0>)
 80038bc:	429c      	cmp	r4, r3
 80038be:	d101      	bne.n	80038c4 <_puts_r+0x5c>
 80038c0:	68ac      	ldr	r4, [r5, #8]
 80038c2:	e7e3      	b.n	800388c <_puts_r+0x24>
 80038c4:	4b15      	ldr	r3, [pc, #84]	; (800391c <_puts_r+0xb4>)
 80038c6:	429c      	cmp	r4, r3
 80038c8:	bf08      	it	eq
 80038ca:	68ec      	ldreq	r4, [r5, #12]
 80038cc:	e7de      	b.n	800388c <_puts_r+0x24>
 80038ce:	4621      	mov	r1, r4
 80038d0:	4628      	mov	r0, r5
 80038d2:	f000 f87f 	bl	80039d4 <__swsetup_r>
 80038d6:	2800      	cmp	r0, #0
 80038d8:	d0dd      	beq.n	8003896 <_puts_r+0x2e>
 80038da:	f04f 30ff 	mov.w	r0, #4294967295
 80038de:	bd70      	pop	{r4, r5, r6, pc}
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	da04      	bge.n	80038ee <_puts_r+0x86>
 80038e4:	69a2      	ldr	r2, [r4, #24]
 80038e6:	4293      	cmp	r3, r2
 80038e8:	db06      	blt.n	80038f8 <_puts_r+0x90>
 80038ea:	290a      	cmp	r1, #10
 80038ec:	d004      	beq.n	80038f8 <_puts_r+0x90>
 80038ee:	6823      	ldr	r3, [r4, #0]
 80038f0:	1c5a      	adds	r2, r3, #1
 80038f2:	6022      	str	r2, [r4, #0]
 80038f4:	7019      	strb	r1, [r3, #0]
 80038f6:	e7cf      	b.n	8003898 <_puts_r+0x30>
 80038f8:	4622      	mov	r2, r4
 80038fa:	4628      	mov	r0, r5
 80038fc:	f000 f818 	bl	8003930 <__swbuf_r>
 8003900:	3001      	adds	r0, #1
 8003902:	d1c9      	bne.n	8003898 <_puts_r+0x30>
 8003904:	e7e9      	b.n	80038da <_puts_r+0x72>
 8003906:	6823      	ldr	r3, [r4, #0]
 8003908:	200a      	movs	r0, #10
 800390a:	1c5a      	adds	r2, r3, #1
 800390c:	6022      	str	r2, [r4, #0]
 800390e:	7018      	strb	r0, [r3, #0]
 8003910:	bd70      	pop	{r4, r5, r6, pc}
 8003912:	bf00      	nop
 8003914:	0800484c 	.word	0x0800484c
 8003918:	0800486c 	.word	0x0800486c
 800391c:	0800482c 	.word	0x0800482c

08003920 <puts>:
 8003920:	4b02      	ldr	r3, [pc, #8]	; (800392c <puts+0xc>)
 8003922:	4601      	mov	r1, r0
 8003924:	6818      	ldr	r0, [r3, #0]
 8003926:	f7ff bf9f 	b.w	8003868 <_puts_r>
 800392a:	bf00      	nop
 800392c:	20000010 	.word	0x20000010

08003930 <__swbuf_r>:
 8003930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003932:	460e      	mov	r6, r1
 8003934:	4614      	mov	r4, r2
 8003936:	4605      	mov	r5, r0
 8003938:	b118      	cbz	r0, 8003942 <__swbuf_r+0x12>
 800393a:	6983      	ldr	r3, [r0, #24]
 800393c:	b90b      	cbnz	r3, 8003942 <__swbuf_r+0x12>
 800393e:	f000 f9a9 	bl	8003c94 <__sinit>
 8003942:	4b21      	ldr	r3, [pc, #132]	; (80039c8 <__swbuf_r+0x98>)
 8003944:	429c      	cmp	r4, r3
 8003946:	d12a      	bne.n	800399e <__swbuf_r+0x6e>
 8003948:	686c      	ldr	r4, [r5, #4]
 800394a:	69a3      	ldr	r3, [r4, #24]
 800394c:	60a3      	str	r3, [r4, #8]
 800394e:	89a3      	ldrh	r3, [r4, #12]
 8003950:	071a      	lsls	r2, r3, #28
 8003952:	d52e      	bpl.n	80039b2 <__swbuf_r+0x82>
 8003954:	6923      	ldr	r3, [r4, #16]
 8003956:	b363      	cbz	r3, 80039b2 <__swbuf_r+0x82>
 8003958:	6923      	ldr	r3, [r4, #16]
 800395a:	6820      	ldr	r0, [r4, #0]
 800395c:	1ac0      	subs	r0, r0, r3
 800395e:	6963      	ldr	r3, [r4, #20]
 8003960:	b2f6      	uxtb	r6, r6
 8003962:	4298      	cmp	r0, r3
 8003964:	4637      	mov	r7, r6
 8003966:	db04      	blt.n	8003972 <__swbuf_r+0x42>
 8003968:	4621      	mov	r1, r4
 800396a:	4628      	mov	r0, r5
 800396c:	f000 f928 	bl	8003bc0 <_fflush_r>
 8003970:	bb28      	cbnz	r0, 80039be <__swbuf_r+0x8e>
 8003972:	68a3      	ldr	r3, [r4, #8]
 8003974:	3b01      	subs	r3, #1
 8003976:	60a3      	str	r3, [r4, #8]
 8003978:	6823      	ldr	r3, [r4, #0]
 800397a:	1c5a      	adds	r2, r3, #1
 800397c:	6022      	str	r2, [r4, #0]
 800397e:	701e      	strb	r6, [r3, #0]
 8003980:	6963      	ldr	r3, [r4, #20]
 8003982:	3001      	adds	r0, #1
 8003984:	4298      	cmp	r0, r3
 8003986:	d004      	beq.n	8003992 <__swbuf_r+0x62>
 8003988:	89a3      	ldrh	r3, [r4, #12]
 800398a:	07db      	lsls	r3, r3, #31
 800398c:	d519      	bpl.n	80039c2 <__swbuf_r+0x92>
 800398e:	2e0a      	cmp	r6, #10
 8003990:	d117      	bne.n	80039c2 <__swbuf_r+0x92>
 8003992:	4621      	mov	r1, r4
 8003994:	4628      	mov	r0, r5
 8003996:	f000 f913 	bl	8003bc0 <_fflush_r>
 800399a:	b190      	cbz	r0, 80039c2 <__swbuf_r+0x92>
 800399c:	e00f      	b.n	80039be <__swbuf_r+0x8e>
 800399e:	4b0b      	ldr	r3, [pc, #44]	; (80039cc <__swbuf_r+0x9c>)
 80039a0:	429c      	cmp	r4, r3
 80039a2:	d101      	bne.n	80039a8 <__swbuf_r+0x78>
 80039a4:	68ac      	ldr	r4, [r5, #8]
 80039a6:	e7d0      	b.n	800394a <__swbuf_r+0x1a>
 80039a8:	4b09      	ldr	r3, [pc, #36]	; (80039d0 <__swbuf_r+0xa0>)
 80039aa:	429c      	cmp	r4, r3
 80039ac:	bf08      	it	eq
 80039ae:	68ec      	ldreq	r4, [r5, #12]
 80039b0:	e7cb      	b.n	800394a <__swbuf_r+0x1a>
 80039b2:	4621      	mov	r1, r4
 80039b4:	4628      	mov	r0, r5
 80039b6:	f000 f80d 	bl	80039d4 <__swsetup_r>
 80039ba:	2800      	cmp	r0, #0
 80039bc:	d0cc      	beq.n	8003958 <__swbuf_r+0x28>
 80039be:	f04f 37ff 	mov.w	r7, #4294967295
 80039c2:	4638      	mov	r0, r7
 80039c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039c6:	bf00      	nop
 80039c8:	0800484c 	.word	0x0800484c
 80039cc:	0800486c 	.word	0x0800486c
 80039d0:	0800482c 	.word	0x0800482c

080039d4 <__swsetup_r>:
 80039d4:	4b32      	ldr	r3, [pc, #200]	; (8003aa0 <__swsetup_r+0xcc>)
 80039d6:	b570      	push	{r4, r5, r6, lr}
 80039d8:	681d      	ldr	r5, [r3, #0]
 80039da:	4606      	mov	r6, r0
 80039dc:	460c      	mov	r4, r1
 80039de:	b125      	cbz	r5, 80039ea <__swsetup_r+0x16>
 80039e0:	69ab      	ldr	r3, [r5, #24]
 80039e2:	b913      	cbnz	r3, 80039ea <__swsetup_r+0x16>
 80039e4:	4628      	mov	r0, r5
 80039e6:	f000 f955 	bl	8003c94 <__sinit>
 80039ea:	4b2e      	ldr	r3, [pc, #184]	; (8003aa4 <__swsetup_r+0xd0>)
 80039ec:	429c      	cmp	r4, r3
 80039ee:	d10f      	bne.n	8003a10 <__swsetup_r+0x3c>
 80039f0:	686c      	ldr	r4, [r5, #4]
 80039f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	0715      	lsls	r5, r2, #28
 80039fa:	d42c      	bmi.n	8003a56 <__swsetup_r+0x82>
 80039fc:	06d0      	lsls	r0, r2, #27
 80039fe:	d411      	bmi.n	8003a24 <__swsetup_r+0x50>
 8003a00:	2209      	movs	r2, #9
 8003a02:	6032      	str	r2, [r6, #0]
 8003a04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a08:	81a3      	strh	r3, [r4, #12]
 8003a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003a0e:	bd70      	pop	{r4, r5, r6, pc}
 8003a10:	4b25      	ldr	r3, [pc, #148]	; (8003aa8 <__swsetup_r+0xd4>)
 8003a12:	429c      	cmp	r4, r3
 8003a14:	d101      	bne.n	8003a1a <__swsetup_r+0x46>
 8003a16:	68ac      	ldr	r4, [r5, #8]
 8003a18:	e7eb      	b.n	80039f2 <__swsetup_r+0x1e>
 8003a1a:	4b24      	ldr	r3, [pc, #144]	; (8003aac <__swsetup_r+0xd8>)
 8003a1c:	429c      	cmp	r4, r3
 8003a1e:	bf08      	it	eq
 8003a20:	68ec      	ldreq	r4, [r5, #12]
 8003a22:	e7e6      	b.n	80039f2 <__swsetup_r+0x1e>
 8003a24:	0751      	lsls	r1, r2, #29
 8003a26:	d512      	bpl.n	8003a4e <__swsetup_r+0x7a>
 8003a28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a2a:	b141      	cbz	r1, 8003a3e <__swsetup_r+0x6a>
 8003a2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a30:	4299      	cmp	r1, r3
 8003a32:	d002      	beq.n	8003a3a <__swsetup_r+0x66>
 8003a34:	4630      	mov	r0, r6
 8003a36:	f000 fa1b 	bl	8003e70 <_free_r>
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	6363      	str	r3, [r4, #52]	; 0x34
 8003a3e:	89a3      	ldrh	r3, [r4, #12]
 8003a40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003a44:	81a3      	strh	r3, [r4, #12]
 8003a46:	2300      	movs	r3, #0
 8003a48:	6063      	str	r3, [r4, #4]
 8003a4a:	6923      	ldr	r3, [r4, #16]
 8003a4c:	6023      	str	r3, [r4, #0]
 8003a4e:	89a3      	ldrh	r3, [r4, #12]
 8003a50:	f043 0308 	orr.w	r3, r3, #8
 8003a54:	81a3      	strh	r3, [r4, #12]
 8003a56:	6923      	ldr	r3, [r4, #16]
 8003a58:	b94b      	cbnz	r3, 8003a6e <__swsetup_r+0x9a>
 8003a5a:	89a3      	ldrh	r3, [r4, #12]
 8003a5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a64:	d003      	beq.n	8003a6e <__swsetup_r+0x9a>
 8003a66:	4621      	mov	r1, r4
 8003a68:	4630      	mov	r0, r6
 8003a6a:	f000 f9c1 	bl	8003df0 <__smakebuf_r>
 8003a6e:	89a2      	ldrh	r2, [r4, #12]
 8003a70:	f012 0301 	ands.w	r3, r2, #1
 8003a74:	d00c      	beq.n	8003a90 <__swsetup_r+0xbc>
 8003a76:	2300      	movs	r3, #0
 8003a78:	60a3      	str	r3, [r4, #8]
 8003a7a:	6963      	ldr	r3, [r4, #20]
 8003a7c:	425b      	negs	r3, r3
 8003a7e:	61a3      	str	r3, [r4, #24]
 8003a80:	6923      	ldr	r3, [r4, #16]
 8003a82:	b953      	cbnz	r3, 8003a9a <__swsetup_r+0xc6>
 8003a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a88:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003a8c:	d1ba      	bne.n	8003a04 <__swsetup_r+0x30>
 8003a8e:	bd70      	pop	{r4, r5, r6, pc}
 8003a90:	0792      	lsls	r2, r2, #30
 8003a92:	bf58      	it	pl
 8003a94:	6963      	ldrpl	r3, [r4, #20]
 8003a96:	60a3      	str	r3, [r4, #8]
 8003a98:	e7f2      	b.n	8003a80 <__swsetup_r+0xac>
 8003a9a:	2000      	movs	r0, #0
 8003a9c:	e7f7      	b.n	8003a8e <__swsetup_r+0xba>
 8003a9e:	bf00      	nop
 8003aa0:	20000010 	.word	0x20000010
 8003aa4:	0800484c 	.word	0x0800484c
 8003aa8:	0800486c 	.word	0x0800486c
 8003aac:	0800482c 	.word	0x0800482c

08003ab0 <__sflush_r>:
 8003ab0:	898a      	ldrh	r2, [r1, #12]
 8003ab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ab6:	4605      	mov	r5, r0
 8003ab8:	0710      	lsls	r0, r2, #28
 8003aba:	460c      	mov	r4, r1
 8003abc:	d45a      	bmi.n	8003b74 <__sflush_r+0xc4>
 8003abe:	684b      	ldr	r3, [r1, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	dc05      	bgt.n	8003ad0 <__sflush_r+0x20>
 8003ac4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	dc02      	bgt.n	8003ad0 <__sflush_r+0x20>
 8003aca:	2000      	movs	r0, #0
 8003acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ad0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ad2:	2e00      	cmp	r6, #0
 8003ad4:	d0f9      	beq.n	8003aca <__sflush_r+0x1a>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003adc:	682f      	ldr	r7, [r5, #0]
 8003ade:	602b      	str	r3, [r5, #0]
 8003ae0:	d033      	beq.n	8003b4a <__sflush_r+0x9a>
 8003ae2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003ae4:	89a3      	ldrh	r3, [r4, #12]
 8003ae6:	075a      	lsls	r2, r3, #29
 8003ae8:	d505      	bpl.n	8003af6 <__sflush_r+0x46>
 8003aea:	6863      	ldr	r3, [r4, #4]
 8003aec:	1ac0      	subs	r0, r0, r3
 8003aee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003af0:	b10b      	cbz	r3, 8003af6 <__sflush_r+0x46>
 8003af2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003af4:	1ac0      	subs	r0, r0, r3
 8003af6:	2300      	movs	r3, #0
 8003af8:	4602      	mov	r2, r0
 8003afa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003afc:	6a21      	ldr	r1, [r4, #32]
 8003afe:	4628      	mov	r0, r5
 8003b00:	47b0      	blx	r6
 8003b02:	1c43      	adds	r3, r0, #1
 8003b04:	89a3      	ldrh	r3, [r4, #12]
 8003b06:	d106      	bne.n	8003b16 <__sflush_r+0x66>
 8003b08:	6829      	ldr	r1, [r5, #0]
 8003b0a:	291d      	cmp	r1, #29
 8003b0c:	d84b      	bhi.n	8003ba6 <__sflush_r+0xf6>
 8003b0e:	4a2b      	ldr	r2, [pc, #172]	; (8003bbc <__sflush_r+0x10c>)
 8003b10:	40ca      	lsrs	r2, r1
 8003b12:	07d6      	lsls	r6, r2, #31
 8003b14:	d547      	bpl.n	8003ba6 <__sflush_r+0xf6>
 8003b16:	2200      	movs	r2, #0
 8003b18:	6062      	str	r2, [r4, #4]
 8003b1a:	04d9      	lsls	r1, r3, #19
 8003b1c:	6922      	ldr	r2, [r4, #16]
 8003b1e:	6022      	str	r2, [r4, #0]
 8003b20:	d504      	bpl.n	8003b2c <__sflush_r+0x7c>
 8003b22:	1c42      	adds	r2, r0, #1
 8003b24:	d101      	bne.n	8003b2a <__sflush_r+0x7a>
 8003b26:	682b      	ldr	r3, [r5, #0]
 8003b28:	b903      	cbnz	r3, 8003b2c <__sflush_r+0x7c>
 8003b2a:	6560      	str	r0, [r4, #84]	; 0x54
 8003b2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b2e:	602f      	str	r7, [r5, #0]
 8003b30:	2900      	cmp	r1, #0
 8003b32:	d0ca      	beq.n	8003aca <__sflush_r+0x1a>
 8003b34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003b38:	4299      	cmp	r1, r3
 8003b3a:	d002      	beq.n	8003b42 <__sflush_r+0x92>
 8003b3c:	4628      	mov	r0, r5
 8003b3e:	f000 f997 	bl	8003e70 <_free_r>
 8003b42:	2000      	movs	r0, #0
 8003b44:	6360      	str	r0, [r4, #52]	; 0x34
 8003b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b4a:	6a21      	ldr	r1, [r4, #32]
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	4628      	mov	r0, r5
 8003b50:	47b0      	blx	r6
 8003b52:	1c41      	adds	r1, r0, #1
 8003b54:	d1c6      	bne.n	8003ae4 <__sflush_r+0x34>
 8003b56:	682b      	ldr	r3, [r5, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d0c3      	beq.n	8003ae4 <__sflush_r+0x34>
 8003b5c:	2b1d      	cmp	r3, #29
 8003b5e:	d001      	beq.n	8003b64 <__sflush_r+0xb4>
 8003b60:	2b16      	cmp	r3, #22
 8003b62:	d101      	bne.n	8003b68 <__sflush_r+0xb8>
 8003b64:	602f      	str	r7, [r5, #0]
 8003b66:	e7b0      	b.n	8003aca <__sflush_r+0x1a>
 8003b68:	89a3      	ldrh	r3, [r4, #12]
 8003b6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b6e:	81a3      	strh	r3, [r4, #12]
 8003b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b74:	690f      	ldr	r7, [r1, #16]
 8003b76:	2f00      	cmp	r7, #0
 8003b78:	d0a7      	beq.n	8003aca <__sflush_r+0x1a>
 8003b7a:	0793      	lsls	r3, r2, #30
 8003b7c:	680e      	ldr	r6, [r1, #0]
 8003b7e:	bf08      	it	eq
 8003b80:	694b      	ldreq	r3, [r1, #20]
 8003b82:	600f      	str	r7, [r1, #0]
 8003b84:	bf18      	it	ne
 8003b86:	2300      	movne	r3, #0
 8003b88:	eba6 0807 	sub.w	r8, r6, r7
 8003b8c:	608b      	str	r3, [r1, #8]
 8003b8e:	f1b8 0f00 	cmp.w	r8, #0
 8003b92:	dd9a      	ble.n	8003aca <__sflush_r+0x1a>
 8003b94:	4643      	mov	r3, r8
 8003b96:	463a      	mov	r2, r7
 8003b98:	6a21      	ldr	r1, [r4, #32]
 8003b9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003b9c:	4628      	mov	r0, r5
 8003b9e:	47b0      	blx	r6
 8003ba0:	2800      	cmp	r0, #0
 8003ba2:	dc07      	bgt.n	8003bb4 <__sflush_r+0x104>
 8003ba4:	89a3      	ldrh	r3, [r4, #12]
 8003ba6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003baa:	81a3      	strh	r3, [r4, #12]
 8003bac:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bb4:	4407      	add	r7, r0
 8003bb6:	eba8 0800 	sub.w	r8, r8, r0
 8003bba:	e7e8      	b.n	8003b8e <__sflush_r+0xde>
 8003bbc:	20400001 	.word	0x20400001

08003bc0 <_fflush_r>:
 8003bc0:	b538      	push	{r3, r4, r5, lr}
 8003bc2:	690b      	ldr	r3, [r1, #16]
 8003bc4:	4605      	mov	r5, r0
 8003bc6:	460c      	mov	r4, r1
 8003bc8:	b1db      	cbz	r3, 8003c02 <_fflush_r+0x42>
 8003bca:	b118      	cbz	r0, 8003bd4 <_fflush_r+0x14>
 8003bcc:	6983      	ldr	r3, [r0, #24]
 8003bce:	b90b      	cbnz	r3, 8003bd4 <_fflush_r+0x14>
 8003bd0:	f000 f860 	bl	8003c94 <__sinit>
 8003bd4:	4b0c      	ldr	r3, [pc, #48]	; (8003c08 <_fflush_r+0x48>)
 8003bd6:	429c      	cmp	r4, r3
 8003bd8:	d109      	bne.n	8003bee <_fflush_r+0x2e>
 8003bda:	686c      	ldr	r4, [r5, #4]
 8003bdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003be0:	b17b      	cbz	r3, 8003c02 <_fflush_r+0x42>
 8003be2:	4621      	mov	r1, r4
 8003be4:	4628      	mov	r0, r5
 8003be6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bea:	f7ff bf61 	b.w	8003ab0 <__sflush_r>
 8003bee:	4b07      	ldr	r3, [pc, #28]	; (8003c0c <_fflush_r+0x4c>)
 8003bf0:	429c      	cmp	r4, r3
 8003bf2:	d101      	bne.n	8003bf8 <_fflush_r+0x38>
 8003bf4:	68ac      	ldr	r4, [r5, #8]
 8003bf6:	e7f1      	b.n	8003bdc <_fflush_r+0x1c>
 8003bf8:	4b05      	ldr	r3, [pc, #20]	; (8003c10 <_fflush_r+0x50>)
 8003bfa:	429c      	cmp	r4, r3
 8003bfc:	bf08      	it	eq
 8003bfe:	68ec      	ldreq	r4, [r5, #12]
 8003c00:	e7ec      	b.n	8003bdc <_fflush_r+0x1c>
 8003c02:	2000      	movs	r0, #0
 8003c04:	bd38      	pop	{r3, r4, r5, pc}
 8003c06:	bf00      	nop
 8003c08:	0800484c 	.word	0x0800484c
 8003c0c:	0800486c 	.word	0x0800486c
 8003c10:	0800482c 	.word	0x0800482c

08003c14 <_cleanup_r>:
 8003c14:	4901      	ldr	r1, [pc, #4]	; (8003c1c <_cleanup_r+0x8>)
 8003c16:	f000 b8a9 	b.w	8003d6c <_fwalk_reent>
 8003c1a:	bf00      	nop
 8003c1c:	08003bc1 	.word	0x08003bc1

08003c20 <std.isra.0>:
 8003c20:	2300      	movs	r3, #0
 8003c22:	b510      	push	{r4, lr}
 8003c24:	4604      	mov	r4, r0
 8003c26:	6003      	str	r3, [r0, #0]
 8003c28:	6043      	str	r3, [r0, #4]
 8003c2a:	6083      	str	r3, [r0, #8]
 8003c2c:	8181      	strh	r1, [r0, #12]
 8003c2e:	6643      	str	r3, [r0, #100]	; 0x64
 8003c30:	81c2      	strh	r2, [r0, #14]
 8003c32:	6103      	str	r3, [r0, #16]
 8003c34:	6143      	str	r3, [r0, #20]
 8003c36:	6183      	str	r3, [r0, #24]
 8003c38:	4619      	mov	r1, r3
 8003c3a:	2208      	movs	r2, #8
 8003c3c:	305c      	adds	r0, #92	; 0x5c
 8003c3e:	f7ff fdf3 	bl	8003828 <memset>
 8003c42:	4b05      	ldr	r3, [pc, #20]	; (8003c58 <std.isra.0+0x38>)
 8003c44:	6263      	str	r3, [r4, #36]	; 0x24
 8003c46:	4b05      	ldr	r3, [pc, #20]	; (8003c5c <std.isra.0+0x3c>)
 8003c48:	62a3      	str	r3, [r4, #40]	; 0x28
 8003c4a:	4b05      	ldr	r3, [pc, #20]	; (8003c60 <std.isra.0+0x40>)
 8003c4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003c4e:	4b05      	ldr	r3, [pc, #20]	; (8003c64 <std.isra.0+0x44>)
 8003c50:	6224      	str	r4, [r4, #32]
 8003c52:	6323      	str	r3, [r4, #48]	; 0x30
 8003c54:	bd10      	pop	{r4, pc}
 8003c56:	bf00      	nop
 8003c58:	08004595 	.word	0x08004595
 8003c5c:	080045b7 	.word	0x080045b7
 8003c60:	080045ef 	.word	0x080045ef
 8003c64:	08004613 	.word	0x08004613

08003c68 <__sfmoreglue>:
 8003c68:	b570      	push	{r4, r5, r6, lr}
 8003c6a:	1e4a      	subs	r2, r1, #1
 8003c6c:	2568      	movs	r5, #104	; 0x68
 8003c6e:	4355      	muls	r5, r2
 8003c70:	460e      	mov	r6, r1
 8003c72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003c76:	f000 f949 	bl	8003f0c <_malloc_r>
 8003c7a:	4604      	mov	r4, r0
 8003c7c:	b140      	cbz	r0, 8003c90 <__sfmoreglue+0x28>
 8003c7e:	2100      	movs	r1, #0
 8003c80:	e880 0042 	stmia.w	r0, {r1, r6}
 8003c84:	300c      	adds	r0, #12
 8003c86:	60a0      	str	r0, [r4, #8]
 8003c88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003c8c:	f7ff fdcc 	bl	8003828 <memset>
 8003c90:	4620      	mov	r0, r4
 8003c92:	bd70      	pop	{r4, r5, r6, pc}

08003c94 <__sinit>:
 8003c94:	6983      	ldr	r3, [r0, #24]
 8003c96:	b510      	push	{r4, lr}
 8003c98:	4604      	mov	r4, r0
 8003c9a:	bb33      	cbnz	r3, 8003cea <__sinit+0x56>
 8003c9c:	6483      	str	r3, [r0, #72]	; 0x48
 8003c9e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003ca0:	6503      	str	r3, [r0, #80]	; 0x50
 8003ca2:	4b12      	ldr	r3, [pc, #72]	; (8003cec <__sinit+0x58>)
 8003ca4:	4a12      	ldr	r2, [pc, #72]	; (8003cf0 <__sinit+0x5c>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6282      	str	r2, [r0, #40]	; 0x28
 8003caa:	4298      	cmp	r0, r3
 8003cac:	bf04      	itt	eq
 8003cae:	2301      	moveq	r3, #1
 8003cb0:	6183      	streq	r3, [r0, #24]
 8003cb2:	f000 f81f 	bl	8003cf4 <__sfp>
 8003cb6:	6060      	str	r0, [r4, #4]
 8003cb8:	4620      	mov	r0, r4
 8003cba:	f000 f81b 	bl	8003cf4 <__sfp>
 8003cbe:	60a0      	str	r0, [r4, #8]
 8003cc0:	4620      	mov	r0, r4
 8003cc2:	f000 f817 	bl	8003cf4 <__sfp>
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	60e0      	str	r0, [r4, #12]
 8003cca:	2104      	movs	r1, #4
 8003ccc:	6860      	ldr	r0, [r4, #4]
 8003cce:	f7ff ffa7 	bl	8003c20 <std.isra.0>
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	2109      	movs	r1, #9
 8003cd6:	68a0      	ldr	r0, [r4, #8]
 8003cd8:	f7ff ffa2 	bl	8003c20 <std.isra.0>
 8003cdc:	2202      	movs	r2, #2
 8003cde:	2112      	movs	r1, #18
 8003ce0:	68e0      	ldr	r0, [r4, #12]
 8003ce2:	f7ff ff9d 	bl	8003c20 <std.isra.0>
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	61a3      	str	r3, [r4, #24]
 8003cea:	bd10      	pop	{r4, pc}
 8003cec:	0800488c 	.word	0x0800488c
 8003cf0:	08003c15 	.word	0x08003c15

08003cf4 <__sfp>:
 8003cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cf6:	4b1c      	ldr	r3, [pc, #112]	; (8003d68 <__sfp+0x74>)
 8003cf8:	681e      	ldr	r6, [r3, #0]
 8003cfa:	69b3      	ldr	r3, [r6, #24]
 8003cfc:	4607      	mov	r7, r0
 8003cfe:	b913      	cbnz	r3, 8003d06 <__sfp+0x12>
 8003d00:	4630      	mov	r0, r6
 8003d02:	f7ff ffc7 	bl	8003c94 <__sinit>
 8003d06:	3648      	adds	r6, #72	; 0x48
 8003d08:	68b4      	ldr	r4, [r6, #8]
 8003d0a:	6873      	ldr	r3, [r6, #4]
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	d503      	bpl.n	8003d18 <__sfp+0x24>
 8003d10:	6833      	ldr	r3, [r6, #0]
 8003d12:	b133      	cbz	r3, 8003d22 <__sfp+0x2e>
 8003d14:	6836      	ldr	r6, [r6, #0]
 8003d16:	e7f7      	b.n	8003d08 <__sfp+0x14>
 8003d18:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003d1c:	b16d      	cbz	r5, 8003d3a <__sfp+0x46>
 8003d1e:	3468      	adds	r4, #104	; 0x68
 8003d20:	e7f4      	b.n	8003d0c <__sfp+0x18>
 8003d22:	2104      	movs	r1, #4
 8003d24:	4638      	mov	r0, r7
 8003d26:	f7ff ff9f 	bl	8003c68 <__sfmoreglue>
 8003d2a:	6030      	str	r0, [r6, #0]
 8003d2c:	2800      	cmp	r0, #0
 8003d2e:	d1f1      	bne.n	8003d14 <__sfp+0x20>
 8003d30:	230c      	movs	r3, #12
 8003d32:	603b      	str	r3, [r7, #0]
 8003d34:	4604      	mov	r4, r0
 8003d36:	4620      	mov	r0, r4
 8003d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d3e:	81e3      	strh	r3, [r4, #14]
 8003d40:	2301      	movs	r3, #1
 8003d42:	81a3      	strh	r3, [r4, #12]
 8003d44:	6665      	str	r5, [r4, #100]	; 0x64
 8003d46:	6025      	str	r5, [r4, #0]
 8003d48:	60a5      	str	r5, [r4, #8]
 8003d4a:	6065      	str	r5, [r4, #4]
 8003d4c:	6125      	str	r5, [r4, #16]
 8003d4e:	6165      	str	r5, [r4, #20]
 8003d50:	61a5      	str	r5, [r4, #24]
 8003d52:	2208      	movs	r2, #8
 8003d54:	4629      	mov	r1, r5
 8003d56:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003d5a:	f7ff fd65 	bl	8003828 <memset>
 8003d5e:	6365      	str	r5, [r4, #52]	; 0x34
 8003d60:	63a5      	str	r5, [r4, #56]	; 0x38
 8003d62:	64a5      	str	r5, [r4, #72]	; 0x48
 8003d64:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003d66:	e7e6      	b.n	8003d36 <__sfp+0x42>
 8003d68:	0800488c 	.word	0x0800488c

08003d6c <_fwalk_reent>:
 8003d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d70:	4680      	mov	r8, r0
 8003d72:	4689      	mov	r9, r1
 8003d74:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003d78:	2600      	movs	r6, #0
 8003d7a:	b914      	cbnz	r4, 8003d82 <_fwalk_reent+0x16>
 8003d7c:	4630      	mov	r0, r6
 8003d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d82:	68a5      	ldr	r5, [r4, #8]
 8003d84:	6867      	ldr	r7, [r4, #4]
 8003d86:	3f01      	subs	r7, #1
 8003d88:	d501      	bpl.n	8003d8e <_fwalk_reent+0x22>
 8003d8a:	6824      	ldr	r4, [r4, #0]
 8003d8c:	e7f5      	b.n	8003d7a <_fwalk_reent+0xe>
 8003d8e:	89ab      	ldrh	r3, [r5, #12]
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d907      	bls.n	8003da4 <_fwalk_reent+0x38>
 8003d94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	d003      	beq.n	8003da4 <_fwalk_reent+0x38>
 8003d9c:	4629      	mov	r1, r5
 8003d9e:	4640      	mov	r0, r8
 8003da0:	47c8      	blx	r9
 8003da2:	4306      	orrs	r6, r0
 8003da4:	3568      	adds	r5, #104	; 0x68
 8003da6:	e7ee      	b.n	8003d86 <_fwalk_reent+0x1a>

08003da8 <__swhatbuf_r>:
 8003da8:	b570      	push	{r4, r5, r6, lr}
 8003daa:	460e      	mov	r6, r1
 8003dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003db0:	2900      	cmp	r1, #0
 8003db2:	b090      	sub	sp, #64	; 0x40
 8003db4:	4614      	mov	r4, r2
 8003db6:	461d      	mov	r5, r3
 8003db8:	da07      	bge.n	8003dca <__swhatbuf_r+0x22>
 8003dba:	2300      	movs	r3, #0
 8003dbc:	602b      	str	r3, [r5, #0]
 8003dbe:	89b3      	ldrh	r3, [r6, #12]
 8003dc0:	061a      	lsls	r2, r3, #24
 8003dc2:	d410      	bmi.n	8003de6 <__swhatbuf_r+0x3e>
 8003dc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003dc8:	e00e      	b.n	8003de8 <__swhatbuf_r+0x40>
 8003dca:	aa01      	add	r2, sp, #4
 8003dcc:	f000 fc48 	bl	8004660 <_fstat_r>
 8003dd0:	2800      	cmp	r0, #0
 8003dd2:	dbf2      	blt.n	8003dba <__swhatbuf_r+0x12>
 8003dd4:	9a02      	ldr	r2, [sp, #8]
 8003dd6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003dda:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003dde:	425a      	negs	r2, r3
 8003de0:	415a      	adcs	r2, r3
 8003de2:	602a      	str	r2, [r5, #0]
 8003de4:	e7ee      	b.n	8003dc4 <__swhatbuf_r+0x1c>
 8003de6:	2340      	movs	r3, #64	; 0x40
 8003de8:	2000      	movs	r0, #0
 8003dea:	6023      	str	r3, [r4, #0]
 8003dec:	b010      	add	sp, #64	; 0x40
 8003dee:	bd70      	pop	{r4, r5, r6, pc}

08003df0 <__smakebuf_r>:
 8003df0:	898b      	ldrh	r3, [r1, #12]
 8003df2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003df4:	079d      	lsls	r5, r3, #30
 8003df6:	4606      	mov	r6, r0
 8003df8:	460c      	mov	r4, r1
 8003dfa:	d507      	bpl.n	8003e0c <__smakebuf_r+0x1c>
 8003dfc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003e00:	6023      	str	r3, [r4, #0]
 8003e02:	6123      	str	r3, [r4, #16]
 8003e04:	2301      	movs	r3, #1
 8003e06:	6163      	str	r3, [r4, #20]
 8003e08:	b002      	add	sp, #8
 8003e0a:	bd70      	pop	{r4, r5, r6, pc}
 8003e0c:	ab01      	add	r3, sp, #4
 8003e0e:	466a      	mov	r2, sp
 8003e10:	f7ff ffca 	bl	8003da8 <__swhatbuf_r>
 8003e14:	9900      	ldr	r1, [sp, #0]
 8003e16:	4605      	mov	r5, r0
 8003e18:	4630      	mov	r0, r6
 8003e1a:	f000 f877 	bl	8003f0c <_malloc_r>
 8003e1e:	b948      	cbnz	r0, 8003e34 <__smakebuf_r+0x44>
 8003e20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e24:	059a      	lsls	r2, r3, #22
 8003e26:	d4ef      	bmi.n	8003e08 <__smakebuf_r+0x18>
 8003e28:	f023 0303 	bic.w	r3, r3, #3
 8003e2c:	f043 0302 	orr.w	r3, r3, #2
 8003e30:	81a3      	strh	r3, [r4, #12]
 8003e32:	e7e3      	b.n	8003dfc <__smakebuf_r+0xc>
 8003e34:	4b0d      	ldr	r3, [pc, #52]	; (8003e6c <__smakebuf_r+0x7c>)
 8003e36:	62b3      	str	r3, [r6, #40]	; 0x28
 8003e38:	89a3      	ldrh	r3, [r4, #12]
 8003e3a:	6020      	str	r0, [r4, #0]
 8003e3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e40:	81a3      	strh	r3, [r4, #12]
 8003e42:	9b00      	ldr	r3, [sp, #0]
 8003e44:	6163      	str	r3, [r4, #20]
 8003e46:	9b01      	ldr	r3, [sp, #4]
 8003e48:	6120      	str	r0, [r4, #16]
 8003e4a:	b15b      	cbz	r3, 8003e64 <__smakebuf_r+0x74>
 8003e4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e50:	4630      	mov	r0, r6
 8003e52:	f000 fc17 	bl	8004684 <_isatty_r>
 8003e56:	b128      	cbz	r0, 8003e64 <__smakebuf_r+0x74>
 8003e58:	89a3      	ldrh	r3, [r4, #12]
 8003e5a:	f023 0303 	bic.w	r3, r3, #3
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	81a3      	strh	r3, [r4, #12]
 8003e64:	89a3      	ldrh	r3, [r4, #12]
 8003e66:	431d      	orrs	r5, r3
 8003e68:	81a5      	strh	r5, [r4, #12]
 8003e6a:	e7cd      	b.n	8003e08 <__smakebuf_r+0x18>
 8003e6c:	08003c15 	.word	0x08003c15

08003e70 <_free_r>:
 8003e70:	b538      	push	{r3, r4, r5, lr}
 8003e72:	4605      	mov	r5, r0
 8003e74:	2900      	cmp	r1, #0
 8003e76:	d045      	beq.n	8003f04 <_free_r+0x94>
 8003e78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e7c:	1f0c      	subs	r4, r1, #4
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	bfb8      	it	lt
 8003e82:	18e4      	addlt	r4, r4, r3
 8003e84:	f000 fc20 	bl	80046c8 <__malloc_lock>
 8003e88:	4a1f      	ldr	r2, [pc, #124]	; (8003f08 <_free_r+0x98>)
 8003e8a:	6813      	ldr	r3, [r2, #0]
 8003e8c:	4610      	mov	r0, r2
 8003e8e:	b933      	cbnz	r3, 8003e9e <_free_r+0x2e>
 8003e90:	6063      	str	r3, [r4, #4]
 8003e92:	6014      	str	r4, [r2, #0]
 8003e94:	4628      	mov	r0, r5
 8003e96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e9a:	f000 bc16 	b.w	80046ca <__malloc_unlock>
 8003e9e:	42a3      	cmp	r3, r4
 8003ea0:	d90c      	bls.n	8003ebc <_free_r+0x4c>
 8003ea2:	6821      	ldr	r1, [r4, #0]
 8003ea4:	1862      	adds	r2, r4, r1
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	bf04      	itt	eq
 8003eaa:	681a      	ldreq	r2, [r3, #0]
 8003eac:	685b      	ldreq	r3, [r3, #4]
 8003eae:	6063      	str	r3, [r4, #4]
 8003eb0:	bf04      	itt	eq
 8003eb2:	1852      	addeq	r2, r2, r1
 8003eb4:	6022      	streq	r2, [r4, #0]
 8003eb6:	6004      	str	r4, [r0, #0]
 8003eb8:	e7ec      	b.n	8003e94 <_free_r+0x24>
 8003eba:	4613      	mov	r3, r2
 8003ebc:	685a      	ldr	r2, [r3, #4]
 8003ebe:	b10a      	cbz	r2, 8003ec4 <_free_r+0x54>
 8003ec0:	42a2      	cmp	r2, r4
 8003ec2:	d9fa      	bls.n	8003eba <_free_r+0x4a>
 8003ec4:	6819      	ldr	r1, [r3, #0]
 8003ec6:	1858      	adds	r0, r3, r1
 8003ec8:	42a0      	cmp	r0, r4
 8003eca:	d10b      	bne.n	8003ee4 <_free_r+0x74>
 8003ecc:	6820      	ldr	r0, [r4, #0]
 8003ece:	4401      	add	r1, r0
 8003ed0:	1858      	adds	r0, r3, r1
 8003ed2:	4282      	cmp	r2, r0
 8003ed4:	6019      	str	r1, [r3, #0]
 8003ed6:	d1dd      	bne.n	8003e94 <_free_r+0x24>
 8003ed8:	6810      	ldr	r0, [r2, #0]
 8003eda:	6852      	ldr	r2, [r2, #4]
 8003edc:	605a      	str	r2, [r3, #4]
 8003ede:	4401      	add	r1, r0
 8003ee0:	6019      	str	r1, [r3, #0]
 8003ee2:	e7d7      	b.n	8003e94 <_free_r+0x24>
 8003ee4:	d902      	bls.n	8003eec <_free_r+0x7c>
 8003ee6:	230c      	movs	r3, #12
 8003ee8:	602b      	str	r3, [r5, #0]
 8003eea:	e7d3      	b.n	8003e94 <_free_r+0x24>
 8003eec:	6820      	ldr	r0, [r4, #0]
 8003eee:	1821      	adds	r1, r4, r0
 8003ef0:	428a      	cmp	r2, r1
 8003ef2:	bf04      	itt	eq
 8003ef4:	6811      	ldreq	r1, [r2, #0]
 8003ef6:	6852      	ldreq	r2, [r2, #4]
 8003ef8:	6062      	str	r2, [r4, #4]
 8003efa:	bf04      	itt	eq
 8003efc:	1809      	addeq	r1, r1, r0
 8003efe:	6021      	streq	r1, [r4, #0]
 8003f00:	605c      	str	r4, [r3, #4]
 8003f02:	e7c7      	b.n	8003e94 <_free_r+0x24>
 8003f04:	bd38      	pop	{r3, r4, r5, pc}
 8003f06:	bf00      	nop
 8003f08:	200000b0 	.word	0x200000b0

08003f0c <_malloc_r>:
 8003f0c:	b570      	push	{r4, r5, r6, lr}
 8003f0e:	1ccd      	adds	r5, r1, #3
 8003f10:	f025 0503 	bic.w	r5, r5, #3
 8003f14:	3508      	adds	r5, #8
 8003f16:	2d0c      	cmp	r5, #12
 8003f18:	bf38      	it	cc
 8003f1a:	250c      	movcc	r5, #12
 8003f1c:	2d00      	cmp	r5, #0
 8003f1e:	4606      	mov	r6, r0
 8003f20:	db01      	blt.n	8003f26 <_malloc_r+0x1a>
 8003f22:	42a9      	cmp	r1, r5
 8003f24:	d903      	bls.n	8003f2e <_malloc_r+0x22>
 8003f26:	230c      	movs	r3, #12
 8003f28:	6033      	str	r3, [r6, #0]
 8003f2a:	2000      	movs	r0, #0
 8003f2c:	bd70      	pop	{r4, r5, r6, pc}
 8003f2e:	f000 fbcb 	bl	80046c8 <__malloc_lock>
 8003f32:	4a23      	ldr	r2, [pc, #140]	; (8003fc0 <_malloc_r+0xb4>)
 8003f34:	6814      	ldr	r4, [r2, #0]
 8003f36:	4621      	mov	r1, r4
 8003f38:	b991      	cbnz	r1, 8003f60 <_malloc_r+0x54>
 8003f3a:	4c22      	ldr	r4, [pc, #136]	; (8003fc4 <_malloc_r+0xb8>)
 8003f3c:	6823      	ldr	r3, [r4, #0]
 8003f3e:	b91b      	cbnz	r3, 8003f48 <_malloc_r+0x3c>
 8003f40:	4630      	mov	r0, r6
 8003f42:	f000 fb17 	bl	8004574 <_sbrk_r>
 8003f46:	6020      	str	r0, [r4, #0]
 8003f48:	4629      	mov	r1, r5
 8003f4a:	4630      	mov	r0, r6
 8003f4c:	f000 fb12 	bl	8004574 <_sbrk_r>
 8003f50:	1c43      	adds	r3, r0, #1
 8003f52:	d126      	bne.n	8003fa2 <_malloc_r+0x96>
 8003f54:	230c      	movs	r3, #12
 8003f56:	6033      	str	r3, [r6, #0]
 8003f58:	4630      	mov	r0, r6
 8003f5a:	f000 fbb6 	bl	80046ca <__malloc_unlock>
 8003f5e:	e7e4      	b.n	8003f2a <_malloc_r+0x1e>
 8003f60:	680b      	ldr	r3, [r1, #0]
 8003f62:	1b5b      	subs	r3, r3, r5
 8003f64:	d41a      	bmi.n	8003f9c <_malloc_r+0x90>
 8003f66:	2b0b      	cmp	r3, #11
 8003f68:	d90f      	bls.n	8003f8a <_malloc_r+0x7e>
 8003f6a:	600b      	str	r3, [r1, #0]
 8003f6c:	50cd      	str	r5, [r1, r3]
 8003f6e:	18cc      	adds	r4, r1, r3
 8003f70:	4630      	mov	r0, r6
 8003f72:	f000 fbaa 	bl	80046ca <__malloc_unlock>
 8003f76:	f104 000b 	add.w	r0, r4, #11
 8003f7a:	1d23      	adds	r3, r4, #4
 8003f7c:	f020 0007 	bic.w	r0, r0, #7
 8003f80:	1ac3      	subs	r3, r0, r3
 8003f82:	d01b      	beq.n	8003fbc <_malloc_r+0xb0>
 8003f84:	425a      	negs	r2, r3
 8003f86:	50e2      	str	r2, [r4, r3]
 8003f88:	bd70      	pop	{r4, r5, r6, pc}
 8003f8a:	428c      	cmp	r4, r1
 8003f8c:	bf0d      	iteet	eq
 8003f8e:	6863      	ldreq	r3, [r4, #4]
 8003f90:	684b      	ldrne	r3, [r1, #4]
 8003f92:	6063      	strne	r3, [r4, #4]
 8003f94:	6013      	streq	r3, [r2, #0]
 8003f96:	bf18      	it	ne
 8003f98:	460c      	movne	r4, r1
 8003f9a:	e7e9      	b.n	8003f70 <_malloc_r+0x64>
 8003f9c:	460c      	mov	r4, r1
 8003f9e:	6849      	ldr	r1, [r1, #4]
 8003fa0:	e7ca      	b.n	8003f38 <_malloc_r+0x2c>
 8003fa2:	1cc4      	adds	r4, r0, #3
 8003fa4:	f024 0403 	bic.w	r4, r4, #3
 8003fa8:	42a0      	cmp	r0, r4
 8003faa:	d005      	beq.n	8003fb8 <_malloc_r+0xac>
 8003fac:	1a21      	subs	r1, r4, r0
 8003fae:	4630      	mov	r0, r6
 8003fb0:	f000 fae0 	bl	8004574 <_sbrk_r>
 8003fb4:	3001      	adds	r0, #1
 8003fb6:	d0cd      	beq.n	8003f54 <_malloc_r+0x48>
 8003fb8:	6025      	str	r5, [r4, #0]
 8003fba:	e7d9      	b.n	8003f70 <_malloc_r+0x64>
 8003fbc:	bd70      	pop	{r4, r5, r6, pc}
 8003fbe:	bf00      	nop
 8003fc0:	200000b0 	.word	0x200000b0
 8003fc4:	200000b4 	.word	0x200000b4

08003fc8 <__sfputc_r>:
 8003fc8:	6893      	ldr	r3, [r2, #8]
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	b410      	push	{r4}
 8003fd0:	6093      	str	r3, [r2, #8]
 8003fd2:	da09      	bge.n	8003fe8 <__sfputc_r+0x20>
 8003fd4:	6994      	ldr	r4, [r2, #24]
 8003fd6:	42a3      	cmp	r3, r4
 8003fd8:	db02      	blt.n	8003fe0 <__sfputc_r+0x18>
 8003fda:	b2cb      	uxtb	r3, r1
 8003fdc:	2b0a      	cmp	r3, #10
 8003fde:	d103      	bne.n	8003fe8 <__sfputc_r+0x20>
 8003fe0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fe4:	f7ff bca4 	b.w	8003930 <__swbuf_r>
 8003fe8:	6813      	ldr	r3, [r2, #0]
 8003fea:	1c58      	adds	r0, r3, #1
 8003fec:	6010      	str	r0, [r2, #0]
 8003fee:	7019      	strb	r1, [r3, #0]
 8003ff0:	b2c8      	uxtb	r0, r1
 8003ff2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <__sfputs_r>:
 8003ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ffa:	4606      	mov	r6, r0
 8003ffc:	460f      	mov	r7, r1
 8003ffe:	4614      	mov	r4, r2
 8004000:	18d5      	adds	r5, r2, r3
 8004002:	42ac      	cmp	r4, r5
 8004004:	d101      	bne.n	800400a <__sfputs_r+0x12>
 8004006:	2000      	movs	r0, #0
 8004008:	e007      	b.n	800401a <__sfputs_r+0x22>
 800400a:	463a      	mov	r2, r7
 800400c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004010:	4630      	mov	r0, r6
 8004012:	f7ff ffd9 	bl	8003fc8 <__sfputc_r>
 8004016:	1c43      	adds	r3, r0, #1
 8004018:	d1f3      	bne.n	8004002 <__sfputs_r+0xa>
 800401a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800401c <_vfiprintf_r>:
 800401c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004020:	b09d      	sub	sp, #116	; 0x74
 8004022:	460c      	mov	r4, r1
 8004024:	4617      	mov	r7, r2
 8004026:	9303      	str	r3, [sp, #12]
 8004028:	4606      	mov	r6, r0
 800402a:	b118      	cbz	r0, 8004034 <_vfiprintf_r+0x18>
 800402c:	6983      	ldr	r3, [r0, #24]
 800402e:	b90b      	cbnz	r3, 8004034 <_vfiprintf_r+0x18>
 8004030:	f7ff fe30 	bl	8003c94 <__sinit>
 8004034:	4b7c      	ldr	r3, [pc, #496]	; (8004228 <_vfiprintf_r+0x20c>)
 8004036:	429c      	cmp	r4, r3
 8004038:	d157      	bne.n	80040ea <_vfiprintf_r+0xce>
 800403a:	6874      	ldr	r4, [r6, #4]
 800403c:	89a3      	ldrh	r3, [r4, #12]
 800403e:	0718      	lsls	r0, r3, #28
 8004040:	d55d      	bpl.n	80040fe <_vfiprintf_r+0xe2>
 8004042:	6923      	ldr	r3, [r4, #16]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d05a      	beq.n	80040fe <_vfiprintf_r+0xe2>
 8004048:	2300      	movs	r3, #0
 800404a:	9309      	str	r3, [sp, #36]	; 0x24
 800404c:	2320      	movs	r3, #32
 800404e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004052:	2330      	movs	r3, #48	; 0x30
 8004054:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004058:	f04f 0b01 	mov.w	fp, #1
 800405c:	46b8      	mov	r8, r7
 800405e:	4645      	mov	r5, r8
 8004060:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004064:	2b00      	cmp	r3, #0
 8004066:	d155      	bne.n	8004114 <_vfiprintf_r+0xf8>
 8004068:	ebb8 0a07 	subs.w	sl, r8, r7
 800406c:	d00b      	beq.n	8004086 <_vfiprintf_r+0x6a>
 800406e:	4653      	mov	r3, sl
 8004070:	463a      	mov	r2, r7
 8004072:	4621      	mov	r1, r4
 8004074:	4630      	mov	r0, r6
 8004076:	f7ff ffbf 	bl	8003ff8 <__sfputs_r>
 800407a:	3001      	adds	r0, #1
 800407c:	f000 80c4 	beq.w	8004208 <_vfiprintf_r+0x1ec>
 8004080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004082:	4453      	add	r3, sl
 8004084:	9309      	str	r3, [sp, #36]	; 0x24
 8004086:	f898 3000 	ldrb.w	r3, [r8]
 800408a:	2b00      	cmp	r3, #0
 800408c:	f000 80bc 	beq.w	8004208 <_vfiprintf_r+0x1ec>
 8004090:	2300      	movs	r3, #0
 8004092:	f04f 32ff 	mov.w	r2, #4294967295
 8004096:	9304      	str	r3, [sp, #16]
 8004098:	9307      	str	r3, [sp, #28]
 800409a:	9205      	str	r2, [sp, #20]
 800409c:	9306      	str	r3, [sp, #24]
 800409e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80040a2:	931a      	str	r3, [sp, #104]	; 0x68
 80040a4:	2205      	movs	r2, #5
 80040a6:	7829      	ldrb	r1, [r5, #0]
 80040a8:	4860      	ldr	r0, [pc, #384]	; (800422c <_vfiprintf_r+0x210>)
 80040aa:	f7fc f891 	bl	80001d0 <memchr>
 80040ae:	f105 0801 	add.w	r8, r5, #1
 80040b2:	9b04      	ldr	r3, [sp, #16]
 80040b4:	2800      	cmp	r0, #0
 80040b6:	d131      	bne.n	800411c <_vfiprintf_r+0x100>
 80040b8:	06d9      	lsls	r1, r3, #27
 80040ba:	bf44      	itt	mi
 80040bc:	2220      	movmi	r2, #32
 80040be:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80040c2:	071a      	lsls	r2, r3, #28
 80040c4:	bf44      	itt	mi
 80040c6:	222b      	movmi	r2, #43	; 0x2b
 80040c8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80040cc:	782a      	ldrb	r2, [r5, #0]
 80040ce:	2a2a      	cmp	r2, #42	; 0x2a
 80040d0:	d02c      	beq.n	800412c <_vfiprintf_r+0x110>
 80040d2:	9a07      	ldr	r2, [sp, #28]
 80040d4:	2100      	movs	r1, #0
 80040d6:	200a      	movs	r0, #10
 80040d8:	46a8      	mov	r8, r5
 80040da:	3501      	adds	r5, #1
 80040dc:	f898 3000 	ldrb.w	r3, [r8]
 80040e0:	3b30      	subs	r3, #48	; 0x30
 80040e2:	2b09      	cmp	r3, #9
 80040e4:	d96d      	bls.n	80041c2 <_vfiprintf_r+0x1a6>
 80040e6:	b371      	cbz	r1, 8004146 <_vfiprintf_r+0x12a>
 80040e8:	e026      	b.n	8004138 <_vfiprintf_r+0x11c>
 80040ea:	4b51      	ldr	r3, [pc, #324]	; (8004230 <_vfiprintf_r+0x214>)
 80040ec:	429c      	cmp	r4, r3
 80040ee:	d101      	bne.n	80040f4 <_vfiprintf_r+0xd8>
 80040f0:	68b4      	ldr	r4, [r6, #8]
 80040f2:	e7a3      	b.n	800403c <_vfiprintf_r+0x20>
 80040f4:	4b4f      	ldr	r3, [pc, #316]	; (8004234 <_vfiprintf_r+0x218>)
 80040f6:	429c      	cmp	r4, r3
 80040f8:	bf08      	it	eq
 80040fa:	68f4      	ldreq	r4, [r6, #12]
 80040fc:	e79e      	b.n	800403c <_vfiprintf_r+0x20>
 80040fe:	4621      	mov	r1, r4
 8004100:	4630      	mov	r0, r6
 8004102:	f7ff fc67 	bl	80039d4 <__swsetup_r>
 8004106:	2800      	cmp	r0, #0
 8004108:	d09e      	beq.n	8004048 <_vfiprintf_r+0x2c>
 800410a:	f04f 30ff 	mov.w	r0, #4294967295
 800410e:	b01d      	add	sp, #116	; 0x74
 8004110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004114:	2b25      	cmp	r3, #37	; 0x25
 8004116:	d0a7      	beq.n	8004068 <_vfiprintf_r+0x4c>
 8004118:	46a8      	mov	r8, r5
 800411a:	e7a0      	b.n	800405e <_vfiprintf_r+0x42>
 800411c:	4a43      	ldr	r2, [pc, #268]	; (800422c <_vfiprintf_r+0x210>)
 800411e:	1a80      	subs	r0, r0, r2
 8004120:	fa0b f000 	lsl.w	r0, fp, r0
 8004124:	4318      	orrs	r0, r3
 8004126:	9004      	str	r0, [sp, #16]
 8004128:	4645      	mov	r5, r8
 800412a:	e7bb      	b.n	80040a4 <_vfiprintf_r+0x88>
 800412c:	9a03      	ldr	r2, [sp, #12]
 800412e:	1d11      	adds	r1, r2, #4
 8004130:	6812      	ldr	r2, [r2, #0]
 8004132:	9103      	str	r1, [sp, #12]
 8004134:	2a00      	cmp	r2, #0
 8004136:	db01      	blt.n	800413c <_vfiprintf_r+0x120>
 8004138:	9207      	str	r2, [sp, #28]
 800413a:	e004      	b.n	8004146 <_vfiprintf_r+0x12a>
 800413c:	4252      	negs	r2, r2
 800413e:	f043 0302 	orr.w	r3, r3, #2
 8004142:	9207      	str	r2, [sp, #28]
 8004144:	9304      	str	r3, [sp, #16]
 8004146:	f898 3000 	ldrb.w	r3, [r8]
 800414a:	2b2e      	cmp	r3, #46	; 0x2e
 800414c:	d110      	bne.n	8004170 <_vfiprintf_r+0x154>
 800414e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004152:	2b2a      	cmp	r3, #42	; 0x2a
 8004154:	f108 0101 	add.w	r1, r8, #1
 8004158:	d137      	bne.n	80041ca <_vfiprintf_r+0x1ae>
 800415a:	9b03      	ldr	r3, [sp, #12]
 800415c:	1d1a      	adds	r2, r3, #4
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	9203      	str	r2, [sp, #12]
 8004162:	2b00      	cmp	r3, #0
 8004164:	bfb8      	it	lt
 8004166:	f04f 33ff 	movlt.w	r3, #4294967295
 800416a:	f108 0802 	add.w	r8, r8, #2
 800416e:	9305      	str	r3, [sp, #20]
 8004170:	4d31      	ldr	r5, [pc, #196]	; (8004238 <_vfiprintf_r+0x21c>)
 8004172:	f898 1000 	ldrb.w	r1, [r8]
 8004176:	2203      	movs	r2, #3
 8004178:	4628      	mov	r0, r5
 800417a:	f7fc f829 	bl	80001d0 <memchr>
 800417e:	b140      	cbz	r0, 8004192 <_vfiprintf_r+0x176>
 8004180:	2340      	movs	r3, #64	; 0x40
 8004182:	1b40      	subs	r0, r0, r5
 8004184:	fa03 f000 	lsl.w	r0, r3, r0
 8004188:	9b04      	ldr	r3, [sp, #16]
 800418a:	4303      	orrs	r3, r0
 800418c:	9304      	str	r3, [sp, #16]
 800418e:	f108 0801 	add.w	r8, r8, #1
 8004192:	f898 1000 	ldrb.w	r1, [r8]
 8004196:	4829      	ldr	r0, [pc, #164]	; (800423c <_vfiprintf_r+0x220>)
 8004198:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800419c:	2206      	movs	r2, #6
 800419e:	f108 0701 	add.w	r7, r8, #1
 80041a2:	f7fc f815 	bl	80001d0 <memchr>
 80041a6:	2800      	cmp	r0, #0
 80041a8:	d034      	beq.n	8004214 <_vfiprintf_r+0x1f8>
 80041aa:	4b25      	ldr	r3, [pc, #148]	; (8004240 <_vfiprintf_r+0x224>)
 80041ac:	bb03      	cbnz	r3, 80041f0 <_vfiprintf_r+0x1d4>
 80041ae:	9b03      	ldr	r3, [sp, #12]
 80041b0:	3307      	adds	r3, #7
 80041b2:	f023 0307 	bic.w	r3, r3, #7
 80041b6:	3308      	adds	r3, #8
 80041b8:	9303      	str	r3, [sp, #12]
 80041ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041bc:	444b      	add	r3, r9
 80041be:	9309      	str	r3, [sp, #36]	; 0x24
 80041c0:	e74c      	b.n	800405c <_vfiprintf_r+0x40>
 80041c2:	fb00 3202 	mla	r2, r0, r2, r3
 80041c6:	2101      	movs	r1, #1
 80041c8:	e786      	b.n	80040d8 <_vfiprintf_r+0xbc>
 80041ca:	2300      	movs	r3, #0
 80041cc:	9305      	str	r3, [sp, #20]
 80041ce:	4618      	mov	r0, r3
 80041d0:	250a      	movs	r5, #10
 80041d2:	4688      	mov	r8, r1
 80041d4:	3101      	adds	r1, #1
 80041d6:	f898 2000 	ldrb.w	r2, [r8]
 80041da:	3a30      	subs	r2, #48	; 0x30
 80041dc:	2a09      	cmp	r2, #9
 80041de:	d903      	bls.n	80041e8 <_vfiprintf_r+0x1cc>
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0c5      	beq.n	8004170 <_vfiprintf_r+0x154>
 80041e4:	9005      	str	r0, [sp, #20]
 80041e6:	e7c3      	b.n	8004170 <_vfiprintf_r+0x154>
 80041e8:	fb05 2000 	mla	r0, r5, r0, r2
 80041ec:	2301      	movs	r3, #1
 80041ee:	e7f0      	b.n	80041d2 <_vfiprintf_r+0x1b6>
 80041f0:	ab03      	add	r3, sp, #12
 80041f2:	9300      	str	r3, [sp, #0]
 80041f4:	4622      	mov	r2, r4
 80041f6:	4b13      	ldr	r3, [pc, #76]	; (8004244 <_vfiprintf_r+0x228>)
 80041f8:	a904      	add	r1, sp, #16
 80041fa:	4630      	mov	r0, r6
 80041fc:	f3af 8000 	nop.w
 8004200:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004204:	4681      	mov	r9, r0
 8004206:	d1d8      	bne.n	80041ba <_vfiprintf_r+0x19e>
 8004208:	89a3      	ldrh	r3, [r4, #12]
 800420a:	065b      	lsls	r3, r3, #25
 800420c:	f53f af7d 	bmi.w	800410a <_vfiprintf_r+0xee>
 8004210:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004212:	e77c      	b.n	800410e <_vfiprintf_r+0xf2>
 8004214:	ab03      	add	r3, sp, #12
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	4622      	mov	r2, r4
 800421a:	4b0a      	ldr	r3, [pc, #40]	; (8004244 <_vfiprintf_r+0x228>)
 800421c:	a904      	add	r1, sp, #16
 800421e:	4630      	mov	r0, r6
 8004220:	f000 f888 	bl	8004334 <_printf_i>
 8004224:	e7ec      	b.n	8004200 <_vfiprintf_r+0x1e4>
 8004226:	bf00      	nop
 8004228:	0800484c 	.word	0x0800484c
 800422c:	08004890 	.word	0x08004890
 8004230:	0800486c 	.word	0x0800486c
 8004234:	0800482c 	.word	0x0800482c
 8004238:	08004896 	.word	0x08004896
 800423c:	0800489a 	.word	0x0800489a
 8004240:	00000000 	.word	0x00000000
 8004244:	08003ff9 	.word	0x08003ff9

08004248 <_printf_common>:
 8004248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800424c:	4691      	mov	r9, r2
 800424e:	461f      	mov	r7, r3
 8004250:	688a      	ldr	r2, [r1, #8]
 8004252:	690b      	ldr	r3, [r1, #16]
 8004254:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004258:	4293      	cmp	r3, r2
 800425a:	bfb8      	it	lt
 800425c:	4613      	movlt	r3, r2
 800425e:	f8c9 3000 	str.w	r3, [r9]
 8004262:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004266:	4606      	mov	r6, r0
 8004268:	460c      	mov	r4, r1
 800426a:	b112      	cbz	r2, 8004272 <_printf_common+0x2a>
 800426c:	3301      	adds	r3, #1
 800426e:	f8c9 3000 	str.w	r3, [r9]
 8004272:	6823      	ldr	r3, [r4, #0]
 8004274:	0699      	lsls	r1, r3, #26
 8004276:	bf42      	ittt	mi
 8004278:	f8d9 3000 	ldrmi.w	r3, [r9]
 800427c:	3302      	addmi	r3, #2
 800427e:	f8c9 3000 	strmi.w	r3, [r9]
 8004282:	6825      	ldr	r5, [r4, #0]
 8004284:	f015 0506 	ands.w	r5, r5, #6
 8004288:	d107      	bne.n	800429a <_printf_common+0x52>
 800428a:	f104 0a19 	add.w	sl, r4, #25
 800428e:	68e3      	ldr	r3, [r4, #12]
 8004290:	f8d9 2000 	ldr.w	r2, [r9]
 8004294:	1a9b      	subs	r3, r3, r2
 8004296:	429d      	cmp	r5, r3
 8004298:	db29      	blt.n	80042ee <_printf_common+0xa6>
 800429a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800429e:	6822      	ldr	r2, [r4, #0]
 80042a0:	3300      	adds	r3, #0
 80042a2:	bf18      	it	ne
 80042a4:	2301      	movne	r3, #1
 80042a6:	0692      	lsls	r2, r2, #26
 80042a8:	d42e      	bmi.n	8004308 <_printf_common+0xc0>
 80042aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80042ae:	4639      	mov	r1, r7
 80042b0:	4630      	mov	r0, r6
 80042b2:	47c0      	blx	r8
 80042b4:	3001      	adds	r0, #1
 80042b6:	d021      	beq.n	80042fc <_printf_common+0xb4>
 80042b8:	6823      	ldr	r3, [r4, #0]
 80042ba:	68e5      	ldr	r5, [r4, #12]
 80042bc:	f8d9 2000 	ldr.w	r2, [r9]
 80042c0:	f003 0306 	and.w	r3, r3, #6
 80042c4:	2b04      	cmp	r3, #4
 80042c6:	bf08      	it	eq
 80042c8:	1aad      	subeq	r5, r5, r2
 80042ca:	68a3      	ldr	r3, [r4, #8]
 80042cc:	6922      	ldr	r2, [r4, #16]
 80042ce:	bf0c      	ite	eq
 80042d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042d4:	2500      	movne	r5, #0
 80042d6:	4293      	cmp	r3, r2
 80042d8:	bfc4      	itt	gt
 80042da:	1a9b      	subgt	r3, r3, r2
 80042dc:	18ed      	addgt	r5, r5, r3
 80042de:	f04f 0900 	mov.w	r9, #0
 80042e2:	341a      	adds	r4, #26
 80042e4:	454d      	cmp	r5, r9
 80042e6:	d11b      	bne.n	8004320 <_printf_common+0xd8>
 80042e8:	2000      	movs	r0, #0
 80042ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042ee:	2301      	movs	r3, #1
 80042f0:	4652      	mov	r2, sl
 80042f2:	4639      	mov	r1, r7
 80042f4:	4630      	mov	r0, r6
 80042f6:	47c0      	blx	r8
 80042f8:	3001      	adds	r0, #1
 80042fa:	d103      	bne.n	8004304 <_printf_common+0xbc>
 80042fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004304:	3501      	adds	r5, #1
 8004306:	e7c2      	b.n	800428e <_printf_common+0x46>
 8004308:	18e1      	adds	r1, r4, r3
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	2030      	movs	r0, #48	; 0x30
 800430e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004312:	4422      	add	r2, r4
 8004314:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004318:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800431c:	3302      	adds	r3, #2
 800431e:	e7c4      	b.n	80042aa <_printf_common+0x62>
 8004320:	2301      	movs	r3, #1
 8004322:	4622      	mov	r2, r4
 8004324:	4639      	mov	r1, r7
 8004326:	4630      	mov	r0, r6
 8004328:	47c0      	blx	r8
 800432a:	3001      	adds	r0, #1
 800432c:	d0e6      	beq.n	80042fc <_printf_common+0xb4>
 800432e:	f109 0901 	add.w	r9, r9, #1
 8004332:	e7d7      	b.n	80042e4 <_printf_common+0x9c>

08004334 <_printf_i>:
 8004334:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004338:	4617      	mov	r7, r2
 800433a:	7e0a      	ldrb	r2, [r1, #24]
 800433c:	b085      	sub	sp, #20
 800433e:	2a6e      	cmp	r2, #110	; 0x6e
 8004340:	4698      	mov	r8, r3
 8004342:	4606      	mov	r6, r0
 8004344:	460c      	mov	r4, r1
 8004346:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004348:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800434c:	f000 80bc 	beq.w	80044c8 <_printf_i+0x194>
 8004350:	d81a      	bhi.n	8004388 <_printf_i+0x54>
 8004352:	2a63      	cmp	r2, #99	; 0x63
 8004354:	d02e      	beq.n	80043b4 <_printf_i+0x80>
 8004356:	d80a      	bhi.n	800436e <_printf_i+0x3a>
 8004358:	2a00      	cmp	r2, #0
 800435a:	f000 80c8 	beq.w	80044ee <_printf_i+0x1ba>
 800435e:	2a58      	cmp	r2, #88	; 0x58
 8004360:	f000 808a 	beq.w	8004478 <_printf_i+0x144>
 8004364:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004368:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800436c:	e02a      	b.n	80043c4 <_printf_i+0x90>
 800436e:	2a64      	cmp	r2, #100	; 0x64
 8004370:	d001      	beq.n	8004376 <_printf_i+0x42>
 8004372:	2a69      	cmp	r2, #105	; 0x69
 8004374:	d1f6      	bne.n	8004364 <_printf_i+0x30>
 8004376:	6821      	ldr	r1, [r4, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800437e:	d023      	beq.n	80043c8 <_printf_i+0x94>
 8004380:	1d11      	adds	r1, r2, #4
 8004382:	6019      	str	r1, [r3, #0]
 8004384:	6813      	ldr	r3, [r2, #0]
 8004386:	e027      	b.n	80043d8 <_printf_i+0xa4>
 8004388:	2a73      	cmp	r2, #115	; 0x73
 800438a:	f000 80b4 	beq.w	80044f6 <_printf_i+0x1c2>
 800438e:	d808      	bhi.n	80043a2 <_printf_i+0x6e>
 8004390:	2a6f      	cmp	r2, #111	; 0x6f
 8004392:	d02a      	beq.n	80043ea <_printf_i+0xb6>
 8004394:	2a70      	cmp	r2, #112	; 0x70
 8004396:	d1e5      	bne.n	8004364 <_printf_i+0x30>
 8004398:	680a      	ldr	r2, [r1, #0]
 800439a:	f042 0220 	orr.w	r2, r2, #32
 800439e:	600a      	str	r2, [r1, #0]
 80043a0:	e003      	b.n	80043aa <_printf_i+0x76>
 80043a2:	2a75      	cmp	r2, #117	; 0x75
 80043a4:	d021      	beq.n	80043ea <_printf_i+0xb6>
 80043a6:	2a78      	cmp	r2, #120	; 0x78
 80043a8:	d1dc      	bne.n	8004364 <_printf_i+0x30>
 80043aa:	2278      	movs	r2, #120	; 0x78
 80043ac:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80043b0:	496e      	ldr	r1, [pc, #440]	; (800456c <_printf_i+0x238>)
 80043b2:	e064      	b.n	800447e <_printf_i+0x14a>
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80043ba:	1d11      	adds	r1, r2, #4
 80043bc:	6019      	str	r1, [r3, #0]
 80043be:	6813      	ldr	r3, [r2, #0]
 80043c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80043c4:	2301      	movs	r3, #1
 80043c6:	e0a3      	b.n	8004510 <_printf_i+0x1dc>
 80043c8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80043cc:	f102 0104 	add.w	r1, r2, #4
 80043d0:	6019      	str	r1, [r3, #0]
 80043d2:	d0d7      	beq.n	8004384 <_printf_i+0x50>
 80043d4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	da03      	bge.n	80043e4 <_printf_i+0xb0>
 80043dc:	222d      	movs	r2, #45	; 0x2d
 80043de:	425b      	negs	r3, r3
 80043e0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80043e4:	4962      	ldr	r1, [pc, #392]	; (8004570 <_printf_i+0x23c>)
 80043e6:	220a      	movs	r2, #10
 80043e8:	e017      	b.n	800441a <_printf_i+0xe6>
 80043ea:	6820      	ldr	r0, [r4, #0]
 80043ec:	6819      	ldr	r1, [r3, #0]
 80043ee:	f010 0f80 	tst.w	r0, #128	; 0x80
 80043f2:	d003      	beq.n	80043fc <_printf_i+0xc8>
 80043f4:	1d08      	adds	r0, r1, #4
 80043f6:	6018      	str	r0, [r3, #0]
 80043f8:	680b      	ldr	r3, [r1, #0]
 80043fa:	e006      	b.n	800440a <_printf_i+0xd6>
 80043fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004400:	f101 0004 	add.w	r0, r1, #4
 8004404:	6018      	str	r0, [r3, #0]
 8004406:	d0f7      	beq.n	80043f8 <_printf_i+0xc4>
 8004408:	880b      	ldrh	r3, [r1, #0]
 800440a:	4959      	ldr	r1, [pc, #356]	; (8004570 <_printf_i+0x23c>)
 800440c:	2a6f      	cmp	r2, #111	; 0x6f
 800440e:	bf14      	ite	ne
 8004410:	220a      	movne	r2, #10
 8004412:	2208      	moveq	r2, #8
 8004414:	2000      	movs	r0, #0
 8004416:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800441a:	6865      	ldr	r5, [r4, #4]
 800441c:	60a5      	str	r5, [r4, #8]
 800441e:	2d00      	cmp	r5, #0
 8004420:	f2c0 809c 	blt.w	800455c <_printf_i+0x228>
 8004424:	6820      	ldr	r0, [r4, #0]
 8004426:	f020 0004 	bic.w	r0, r0, #4
 800442a:	6020      	str	r0, [r4, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d13f      	bne.n	80044b0 <_printf_i+0x17c>
 8004430:	2d00      	cmp	r5, #0
 8004432:	f040 8095 	bne.w	8004560 <_printf_i+0x22c>
 8004436:	4675      	mov	r5, lr
 8004438:	2a08      	cmp	r2, #8
 800443a:	d10b      	bne.n	8004454 <_printf_i+0x120>
 800443c:	6823      	ldr	r3, [r4, #0]
 800443e:	07da      	lsls	r2, r3, #31
 8004440:	d508      	bpl.n	8004454 <_printf_i+0x120>
 8004442:	6923      	ldr	r3, [r4, #16]
 8004444:	6862      	ldr	r2, [r4, #4]
 8004446:	429a      	cmp	r2, r3
 8004448:	bfde      	ittt	le
 800444a:	2330      	movle	r3, #48	; 0x30
 800444c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004450:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004454:	ebae 0305 	sub.w	r3, lr, r5
 8004458:	6123      	str	r3, [r4, #16]
 800445a:	f8cd 8000 	str.w	r8, [sp]
 800445e:	463b      	mov	r3, r7
 8004460:	aa03      	add	r2, sp, #12
 8004462:	4621      	mov	r1, r4
 8004464:	4630      	mov	r0, r6
 8004466:	f7ff feef 	bl	8004248 <_printf_common>
 800446a:	3001      	adds	r0, #1
 800446c:	d155      	bne.n	800451a <_printf_i+0x1e6>
 800446e:	f04f 30ff 	mov.w	r0, #4294967295
 8004472:	b005      	add	sp, #20
 8004474:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004478:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800447c:	493c      	ldr	r1, [pc, #240]	; (8004570 <_printf_i+0x23c>)
 800447e:	6822      	ldr	r2, [r4, #0]
 8004480:	6818      	ldr	r0, [r3, #0]
 8004482:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004486:	f100 0504 	add.w	r5, r0, #4
 800448a:	601d      	str	r5, [r3, #0]
 800448c:	d001      	beq.n	8004492 <_printf_i+0x15e>
 800448e:	6803      	ldr	r3, [r0, #0]
 8004490:	e002      	b.n	8004498 <_printf_i+0x164>
 8004492:	0655      	lsls	r5, r2, #25
 8004494:	d5fb      	bpl.n	800448e <_printf_i+0x15a>
 8004496:	8803      	ldrh	r3, [r0, #0]
 8004498:	07d0      	lsls	r0, r2, #31
 800449a:	bf44      	itt	mi
 800449c:	f042 0220 	orrmi.w	r2, r2, #32
 80044a0:	6022      	strmi	r2, [r4, #0]
 80044a2:	b91b      	cbnz	r3, 80044ac <_printf_i+0x178>
 80044a4:	6822      	ldr	r2, [r4, #0]
 80044a6:	f022 0220 	bic.w	r2, r2, #32
 80044aa:	6022      	str	r2, [r4, #0]
 80044ac:	2210      	movs	r2, #16
 80044ae:	e7b1      	b.n	8004414 <_printf_i+0xe0>
 80044b0:	4675      	mov	r5, lr
 80044b2:	fbb3 f0f2 	udiv	r0, r3, r2
 80044b6:	fb02 3310 	mls	r3, r2, r0, r3
 80044ba:	5ccb      	ldrb	r3, [r1, r3]
 80044bc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80044c0:	4603      	mov	r3, r0
 80044c2:	2800      	cmp	r0, #0
 80044c4:	d1f5      	bne.n	80044b2 <_printf_i+0x17e>
 80044c6:	e7b7      	b.n	8004438 <_printf_i+0x104>
 80044c8:	6808      	ldr	r0, [r1, #0]
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	6949      	ldr	r1, [r1, #20]
 80044ce:	f010 0f80 	tst.w	r0, #128	; 0x80
 80044d2:	d004      	beq.n	80044de <_printf_i+0x1aa>
 80044d4:	1d10      	adds	r0, r2, #4
 80044d6:	6018      	str	r0, [r3, #0]
 80044d8:	6813      	ldr	r3, [r2, #0]
 80044da:	6019      	str	r1, [r3, #0]
 80044dc:	e007      	b.n	80044ee <_printf_i+0x1ba>
 80044de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80044e2:	f102 0004 	add.w	r0, r2, #4
 80044e6:	6018      	str	r0, [r3, #0]
 80044e8:	6813      	ldr	r3, [r2, #0]
 80044ea:	d0f6      	beq.n	80044da <_printf_i+0x1a6>
 80044ec:	8019      	strh	r1, [r3, #0]
 80044ee:	2300      	movs	r3, #0
 80044f0:	6123      	str	r3, [r4, #16]
 80044f2:	4675      	mov	r5, lr
 80044f4:	e7b1      	b.n	800445a <_printf_i+0x126>
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	1d11      	adds	r1, r2, #4
 80044fa:	6019      	str	r1, [r3, #0]
 80044fc:	6815      	ldr	r5, [r2, #0]
 80044fe:	6862      	ldr	r2, [r4, #4]
 8004500:	2100      	movs	r1, #0
 8004502:	4628      	mov	r0, r5
 8004504:	f7fb fe64 	bl	80001d0 <memchr>
 8004508:	b108      	cbz	r0, 800450e <_printf_i+0x1da>
 800450a:	1b40      	subs	r0, r0, r5
 800450c:	6060      	str	r0, [r4, #4]
 800450e:	6863      	ldr	r3, [r4, #4]
 8004510:	6123      	str	r3, [r4, #16]
 8004512:	2300      	movs	r3, #0
 8004514:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004518:	e79f      	b.n	800445a <_printf_i+0x126>
 800451a:	6923      	ldr	r3, [r4, #16]
 800451c:	462a      	mov	r2, r5
 800451e:	4639      	mov	r1, r7
 8004520:	4630      	mov	r0, r6
 8004522:	47c0      	blx	r8
 8004524:	3001      	adds	r0, #1
 8004526:	d0a2      	beq.n	800446e <_printf_i+0x13a>
 8004528:	6823      	ldr	r3, [r4, #0]
 800452a:	079b      	lsls	r3, r3, #30
 800452c:	d507      	bpl.n	800453e <_printf_i+0x20a>
 800452e:	2500      	movs	r5, #0
 8004530:	f104 0919 	add.w	r9, r4, #25
 8004534:	68e3      	ldr	r3, [r4, #12]
 8004536:	9a03      	ldr	r2, [sp, #12]
 8004538:	1a9b      	subs	r3, r3, r2
 800453a:	429d      	cmp	r5, r3
 800453c:	db05      	blt.n	800454a <_printf_i+0x216>
 800453e:	68e0      	ldr	r0, [r4, #12]
 8004540:	9b03      	ldr	r3, [sp, #12]
 8004542:	4298      	cmp	r0, r3
 8004544:	bfb8      	it	lt
 8004546:	4618      	movlt	r0, r3
 8004548:	e793      	b.n	8004472 <_printf_i+0x13e>
 800454a:	2301      	movs	r3, #1
 800454c:	464a      	mov	r2, r9
 800454e:	4639      	mov	r1, r7
 8004550:	4630      	mov	r0, r6
 8004552:	47c0      	blx	r8
 8004554:	3001      	adds	r0, #1
 8004556:	d08a      	beq.n	800446e <_printf_i+0x13a>
 8004558:	3501      	adds	r5, #1
 800455a:	e7eb      	b.n	8004534 <_printf_i+0x200>
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1a7      	bne.n	80044b0 <_printf_i+0x17c>
 8004560:	780b      	ldrb	r3, [r1, #0]
 8004562:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004566:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800456a:	e765      	b.n	8004438 <_printf_i+0x104>
 800456c:	080048b2 	.word	0x080048b2
 8004570:	080048a1 	.word	0x080048a1

08004574 <_sbrk_r>:
 8004574:	b538      	push	{r3, r4, r5, lr}
 8004576:	4c06      	ldr	r4, [pc, #24]	; (8004590 <_sbrk_r+0x1c>)
 8004578:	2300      	movs	r3, #0
 800457a:	4605      	mov	r5, r0
 800457c:	4608      	mov	r0, r1
 800457e:	6023      	str	r3, [r4, #0]
 8004580:	f000 f8de 	bl	8004740 <_sbrk>
 8004584:	1c43      	adds	r3, r0, #1
 8004586:	d102      	bne.n	800458e <_sbrk_r+0x1a>
 8004588:	6823      	ldr	r3, [r4, #0]
 800458a:	b103      	cbz	r3, 800458e <_sbrk_r+0x1a>
 800458c:	602b      	str	r3, [r5, #0]
 800458e:	bd38      	pop	{r3, r4, r5, pc}
 8004590:	2000022c 	.word	0x2000022c

08004594 <__sread>:
 8004594:	b510      	push	{r4, lr}
 8004596:	460c      	mov	r4, r1
 8004598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800459c:	f000 f896 	bl	80046cc <_read_r>
 80045a0:	2800      	cmp	r0, #0
 80045a2:	bfab      	itete	ge
 80045a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80045a6:	89a3      	ldrhlt	r3, [r4, #12]
 80045a8:	181b      	addge	r3, r3, r0
 80045aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80045ae:	bfac      	ite	ge
 80045b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80045b2:	81a3      	strhlt	r3, [r4, #12]
 80045b4:	bd10      	pop	{r4, pc}

080045b6 <__swrite>:
 80045b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045ba:	461f      	mov	r7, r3
 80045bc:	898b      	ldrh	r3, [r1, #12]
 80045be:	05db      	lsls	r3, r3, #23
 80045c0:	4605      	mov	r5, r0
 80045c2:	460c      	mov	r4, r1
 80045c4:	4616      	mov	r6, r2
 80045c6:	d505      	bpl.n	80045d4 <__swrite+0x1e>
 80045c8:	2302      	movs	r3, #2
 80045ca:	2200      	movs	r2, #0
 80045cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045d0:	f000 f868 	bl	80046a4 <_lseek_r>
 80045d4:	89a3      	ldrh	r3, [r4, #12]
 80045d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045de:	81a3      	strh	r3, [r4, #12]
 80045e0:	4632      	mov	r2, r6
 80045e2:	463b      	mov	r3, r7
 80045e4:	4628      	mov	r0, r5
 80045e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045ea:	f000 b817 	b.w	800461c <_write_r>

080045ee <__sseek>:
 80045ee:	b510      	push	{r4, lr}
 80045f0:	460c      	mov	r4, r1
 80045f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045f6:	f000 f855 	bl	80046a4 <_lseek_r>
 80045fa:	1c43      	adds	r3, r0, #1
 80045fc:	89a3      	ldrh	r3, [r4, #12]
 80045fe:	bf15      	itete	ne
 8004600:	6560      	strne	r0, [r4, #84]	; 0x54
 8004602:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004606:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800460a:	81a3      	strheq	r3, [r4, #12]
 800460c:	bf18      	it	ne
 800460e:	81a3      	strhne	r3, [r4, #12]
 8004610:	bd10      	pop	{r4, pc}

08004612 <__sclose>:
 8004612:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004616:	f000 b813 	b.w	8004640 <_close_r>
	...

0800461c <_write_r>:
 800461c:	b538      	push	{r3, r4, r5, lr}
 800461e:	4c07      	ldr	r4, [pc, #28]	; (800463c <_write_r+0x20>)
 8004620:	4605      	mov	r5, r0
 8004622:	4608      	mov	r0, r1
 8004624:	4611      	mov	r1, r2
 8004626:	2200      	movs	r2, #0
 8004628:	6022      	str	r2, [r4, #0]
 800462a:	461a      	mov	r2, r3
 800462c:	f7fe fcfa 	bl	8003024 <_write>
 8004630:	1c43      	adds	r3, r0, #1
 8004632:	d102      	bne.n	800463a <_write_r+0x1e>
 8004634:	6823      	ldr	r3, [r4, #0]
 8004636:	b103      	cbz	r3, 800463a <_write_r+0x1e>
 8004638:	602b      	str	r3, [r5, #0]
 800463a:	bd38      	pop	{r3, r4, r5, pc}
 800463c:	2000022c 	.word	0x2000022c

08004640 <_close_r>:
 8004640:	b538      	push	{r3, r4, r5, lr}
 8004642:	4c06      	ldr	r4, [pc, #24]	; (800465c <_close_r+0x1c>)
 8004644:	2300      	movs	r3, #0
 8004646:	4605      	mov	r5, r0
 8004648:	4608      	mov	r0, r1
 800464a:	6023      	str	r3, [r4, #0]
 800464c:	f000 f850 	bl	80046f0 <_close>
 8004650:	1c43      	adds	r3, r0, #1
 8004652:	d102      	bne.n	800465a <_close_r+0x1a>
 8004654:	6823      	ldr	r3, [r4, #0]
 8004656:	b103      	cbz	r3, 800465a <_close_r+0x1a>
 8004658:	602b      	str	r3, [r5, #0]
 800465a:	bd38      	pop	{r3, r4, r5, pc}
 800465c:	2000022c 	.word	0x2000022c

08004660 <_fstat_r>:
 8004660:	b538      	push	{r3, r4, r5, lr}
 8004662:	4c07      	ldr	r4, [pc, #28]	; (8004680 <_fstat_r+0x20>)
 8004664:	2300      	movs	r3, #0
 8004666:	4605      	mov	r5, r0
 8004668:	4608      	mov	r0, r1
 800466a:	4611      	mov	r1, r2
 800466c:	6023      	str	r3, [r4, #0]
 800466e:	f000 f847 	bl	8004700 <_fstat>
 8004672:	1c43      	adds	r3, r0, #1
 8004674:	d102      	bne.n	800467c <_fstat_r+0x1c>
 8004676:	6823      	ldr	r3, [r4, #0]
 8004678:	b103      	cbz	r3, 800467c <_fstat_r+0x1c>
 800467a:	602b      	str	r3, [r5, #0]
 800467c:	bd38      	pop	{r3, r4, r5, pc}
 800467e:	bf00      	nop
 8004680:	2000022c 	.word	0x2000022c

08004684 <_isatty_r>:
 8004684:	b538      	push	{r3, r4, r5, lr}
 8004686:	4c06      	ldr	r4, [pc, #24]	; (80046a0 <_isatty_r+0x1c>)
 8004688:	2300      	movs	r3, #0
 800468a:	4605      	mov	r5, r0
 800468c:	4608      	mov	r0, r1
 800468e:	6023      	str	r3, [r4, #0]
 8004690:	f000 f83e 	bl	8004710 <_isatty>
 8004694:	1c43      	adds	r3, r0, #1
 8004696:	d102      	bne.n	800469e <_isatty_r+0x1a>
 8004698:	6823      	ldr	r3, [r4, #0]
 800469a:	b103      	cbz	r3, 800469e <_isatty_r+0x1a>
 800469c:	602b      	str	r3, [r5, #0]
 800469e:	bd38      	pop	{r3, r4, r5, pc}
 80046a0:	2000022c 	.word	0x2000022c

080046a4 <_lseek_r>:
 80046a4:	b538      	push	{r3, r4, r5, lr}
 80046a6:	4c07      	ldr	r4, [pc, #28]	; (80046c4 <_lseek_r+0x20>)
 80046a8:	4605      	mov	r5, r0
 80046aa:	4608      	mov	r0, r1
 80046ac:	4611      	mov	r1, r2
 80046ae:	2200      	movs	r2, #0
 80046b0:	6022      	str	r2, [r4, #0]
 80046b2:	461a      	mov	r2, r3
 80046b4:	f000 f834 	bl	8004720 <_lseek>
 80046b8:	1c43      	adds	r3, r0, #1
 80046ba:	d102      	bne.n	80046c2 <_lseek_r+0x1e>
 80046bc:	6823      	ldr	r3, [r4, #0]
 80046be:	b103      	cbz	r3, 80046c2 <_lseek_r+0x1e>
 80046c0:	602b      	str	r3, [r5, #0]
 80046c2:	bd38      	pop	{r3, r4, r5, pc}
 80046c4:	2000022c 	.word	0x2000022c

080046c8 <__malloc_lock>:
 80046c8:	4770      	bx	lr

080046ca <__malloc_unlock>:
 80046ca:	4770      	bx	lr

080046cc <_read_r>:
 80046cc:	b538      	push	{r3, r4, r5, lr}
 80046ce:	4c07      	ldr	r4, [pc, #28]	; (80046ec <_read_r+0x20>)
 80046d0:	4605      	mov	r5, r0
 80046d2:	4608      	mov	r0, r1
 80046d4:	4611      	mov	r1, r2
 80046d6:	2200      	movs	r2, #0
 80046d8:	6022      	str	r2, [r4, #0]
 80046da:	461a      	mov	r2, r3
 80046dc:	f000 f828 	bl	8004730 <_read>
 80046e0:	1c43      	adds	r3, r0, #1
 80046e2:	d102      	bne.n	80046ea <_read_r+0x1e>
 80046e4:	6823      	ldr	r3, [r4, #0]
 80046e6:	b103      	cbz	r3, 80046ea <_read_r+0x1e>
 80046e8:	602b      	str	r3, [r5, #0]
 80046ea:	bd38      	pop	{r3, r4, r5, pc}
 80046ec:	2000022c 	.word	0x2000022c

080046f0 <_close>:
 80046f0:	4b02      	ldr	r3, [pc, #8]	; (80046fc <_close+0xc>)
 80046f2:	2258      	movs	r2, #88	; 0x58
 80046f4:	601a      	str	r2, [r3, #0]
 80046f6:	f04f 30ff 	mov.w	r0, #4294967295
 80046fa:	4770      	bx	lr
 80046fc:	2000022c 	.word	0x2000022c

08004700 <_fstat>:
 8004700:	4b02      	ldr	r3, [pc, #8]	; (800470c <_fstat+0xc>)
 8004702:	2258      	movs	r2, #88	; 0x58
 8004704:	601a      	str	r2, [r3, #0]
 8004706:	f04f 30ff 	mov.w	r0, #4294967295
 800470a:	4770      	bx	lr
 800470c:	2000022c 	.word	0x2000022c

08004710 <_isatty>:
 8004710:	4b02      	ldr	r3, [pc, #8]	; (800471c <_isatty+0xc>)
 8004712:	2258      	movs	r2, #88	; 0x58
 8004714:	601a      	str	r2, [r3, #0]
 8004716:	2000      	movs	r0, #0
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	2000022c 	.word	0x2000022c

08004720 <_lseek>:
 8004720:	4b02      	ldr	r3, [pc, #8]	; (800472c <_lseek+0xc>)
 8004722:	2258      	movs	r2, #88	; 0x58
 8004724:	601a      	str	r2, [r3, #0]
 8004726:	f04f 30ff 	mov.w	r0, #4294967295
 800472a:	4770      	bx	lr
 800472c:	2000022c 	.word	0x2000022c

08004730 <_read>:
 8004730:	4b02      	ldr	r3, [pc, #8]	; (800473c <_read+0xc>)
 8004732:	2258      	movs	r2, #88	; 0x58
 8004734:	601a      	str	r2, [r3, #0]
 8004736:	f04f 30ff 	mov.w	r0, #4294967295
 800473a:	4770      	bx	lr
 800473c:	2000022c 	.word	0x2000022c

08004740 <_sbrk>:
 8004740:	4b04      	ldr	r3, [pc, #16]	; (8004754 <_sbrk+0x14>)
 8004742:	6819      	ldr	r1, [r3, #0]
 8004744:	4602      	mov	r2, r0
 8004746:	b909      	cbnz	r1, 800474c <_sbrk+0xc>
 8004748:	4903      	ldr	r1, [pc, #12]	; (8004758 <_sbrk+0x18>)
 800474a:	6019      	str	r1, [r3, #0]
 800474c:	6818      	ldr	r0, [r3, #0]
 800474e:	4402      	add	r2, r0
 8004750:	601a      	str	r2, [r3, #0]
 8004752:	4770      	bx	lr
 8004754:	200000b8 	.word	0x200000b8
 8004758:	20000230 	.word	0x20000230

0800475c <_init>:
 800475c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800475e:	bf00      	nop
 8004760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004762:	bc08      	pop	{r3}
 8004764:	469e      	mov	lr, r3
 8004766:	4770      	bx	lr

08004768 <_fini>:
 8004768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800476a:	bf00      	nop
 800476c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800476e:	bc08      	pop	{r3}
 8004770:	469e      	mov	lr, r3
 8004772:	4770      	bx	lr
