Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 10 10:41:39 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.528        0.000                      0                17510        0.077        0.000                      0                17510        3.750        0.000                       0                  6811  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.528        0.000                      0                17447        0.077        0.000                      0                17447        3.750        0.000                       0                  6811  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.791        0.000                      0                   63        0.574        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[55][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/mem_addr_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 2.723ns (29.847%)  route 6.400ns (70.153%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.555     5.076    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  cpu0/icache0/cache_tag_reg[55][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  cpu0/icache0/cache_tag_reg[55][5]/Q
                         net (fo=1, routed)           1.288     6.842    cpu0/icache0/cache_tag_reg_n_1_[55][5]
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.295     7.137 r  cpu0/icache0/FSM_sequential_cnt[3]_i_299/O
                         net (fo=1, routed)           0.000     7.137    cpu0/icache0/FSM_sequential_cnt[3]_i_299_n_1
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     7.384 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138/O
                         net (fo=1, routed)           0.000     7.384    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138_n_1
    SLICE_X38Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     7.482 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58/O
                         net (fo=1, routed)           1.026     8.507    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58_n_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.319     8.826 r  cpu0/icache0/FSM_sequential_cnt[3]_i_26/O
                         net (fo=2, routed)           0.000     8.826    cpu0/icache0/FSM_sequential_cnt[3]_i_26_n_1
    SLICE_X38Y96         MUXF7 (Prop_muxf7_I0_O)      0.209     9.035 r  cpu0/icache0/FSM_sequential_cnt_reg[2]_i_14/O
                         net (fo=1, routed)           0.606     9.641    cpu0/if0/cache_raddr_o_reg[6]_0[2]
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.297     9.938 r  cpu0/if0/FSM_sequential_cnt[2]_i_8__0/O
                         net (fo=1, routed)           0.923    10.861    cpu0/if0/FSM_sequential_cnt[2]_i_8__0_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.985 f  cpu0/if0/FSM_sequential_cnt[2]_i_4__0/O
                         net (fo=36, routed)          1.142    12.127    cpu0/if0/icache0/hit_o0
    SLICE_X26Y109        LUT5 (Prop_lut5_I1_O)        0.118    12.245 r  cpu0/if0/FSM_sequential_cnt[2]_i_2__0/O
                         net (fo=2, routed)           0.486    12.731    cpu0/if0/FSM_sequential_cnt[2]_i_2__0_n_1
    SLICE_X25Y109        LUT6 (Prop_lut6_I4_O)        0.326    13.057 r  cpu0/if0/mem_addr_o[17]_i_3/O
                         net (fo=1, routed)           0.000    13.057    cpu0/if0/mem_addr_o[17]_i_3_n_1
    SLICE_X25Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    13.269 r  cpu0/if0/mem_addr_o_reg[17]_i_1/O
                         net (fo=18, routed)          0.930    14.199    cpu0/if0/mem_addr_o_reg[17]_i_1_n_1
    SLICE_X19Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.615    14.956    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X19Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[0]/C
                         clock pessimism              0.187    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.380    14.728    cpu0/if0/mem_addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -14.199    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[55][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/mem_addr_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 2.723ns (29.985%)  route 6.358ns (70.015%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.555     5.076    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  cpu0/icache0/cache_tag_reg[55][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  cpu0/icache0/cache_tag_reg[55][5]/Q
                         net (fo=1, routed)           1.288     6.842    cpu0/icache0/cache_tag_reg_n_1_[55][5]
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.295     7.137 r  cpu0/icache0/FSM_sequential_cnt[3]_i_299/O
                         net (fo=1, routed)           0.000     7.137    cpu0/icache0/FSM_sequential_cnt[3]_i_299_n_1
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     7.384 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138/O
                         net (fo=1, routed)           0.000     7.384    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138_n_1
    SLICE_X38Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     7.482 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58/O
                         net (fo=1, routed)           1.026     8.507    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58_n_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.319     8.826 r  cpu0/icache0/FSM_sequential_cnt[3]_i_26/O
                         net (fo=2, routed)           0.000     8.826    cpu0/icache0/FSM_sequential_cnt[3]_i_26_n_1
    SLICE_X38Y96         MUXF7 (Prop_muxf7_I0_O)      0.209     9.035 r  cpu0/icache0/FSM_sequential_cnt_reg[2]_i_14/O
                         net (fo=1, routed)           0.606     9.641    cpu0/if0/cache_raddr_o_reg[6]_0[2]
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.297     9.938 r  cpu0/if0/FSM_sequential_cnt[2]_i_8__0/O
                         net (fo=1, routed)           0.923    10.861    cpu0/if0/FSM_sequential_cnt[2]_i_8__0_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.985 f  cpu0/if0/FSM_sequential_cnt[2]_i_4__0/O
                         net (fo=36, routed)          1.142    12.127    cpu0/if0/icache0/hit_o0
    SLICE_X26Y109        LUT5 (Prop_lut5_I1_O)        0.118    12.245 r  cpu0/if0/FSM_sequential_cnt[2]_i_2__0/O
                         net (fo=2, routed)           0.486    12.731    cpu0/if0/FSM_sequential_cnt[2]_i_2__0_n_1
    SLICE_X25Y109        LUT6 (Prop_lut6_I4_O)        0.326    13.057 r  cpu0/if0/mem_addr_o[17]_i_3/O
                         net (fo=1, routed)           0.000    13.057    cpu0/if0/mem_addr_o[17]_i_3_n_1
    SLICE_X25Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    13.269 r  cpu0/if0/mem_addr_o_reg[17]_i_1/O
                         net (fo=18, routed)          0.888    14.157    cpu0/if0/mem_addr_o_reg[17]_i_1_n_1
    SLICE_X23Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.614    14.955    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X23Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[1]/C
                         clock pessimism              0.187    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X23Y100        FDRE (Setup_fdre_C_CE)      -0.380    14.727    cpu0/if0/mem_addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[55][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/mem_addr_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 2.723ns (29.985%)  route 6.358ns (70.015%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.555     5.076    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  cpu0/icache0/cache_tag_reg[55][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  cpu0/icache0/cache_tag_reg[55][5]/Q
                         net (fo=1, routed)           1.288     6.842    cpu0/icache0/cache_tag_reg_n_1_[55][5]
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.295     7.137 r  cpu0/icache0/FSM_sequential_cnt[3]_i_299/O
                         net (fo=1, routed)           0.000     7.137    cpu0/icache0/FSM_sequential_cnt[3]_i_299_n_1
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     7.384 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138/O
                         net (fo=1, routed)           0.000     7.384    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138_n_1
    SLICE_X38Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     7.482 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58/O
                         net (fo=1, routed)           1.026     8.507    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58_n_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.319     8.826 r  cpu0/icache0/FSM_sequential_cnt[3]_i_26/O
                         net (fo=2, routed)           0.000     8.826    cpu0/icache0/FSM_sequential_cnt[3]_i_26_n_1
    SLICE_X38Y96         MUXF7 (Prop_muxf7_I0_O)      0.209     9.035 r  cpu0/icache0/FSM_sequential_cnt_reg[2]_i_14/O
                         net (fo=1, routed)           0.606     9.641    cpu0/if0/cache_raddr_o_reg[6]_0[2]
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.297     9.938 r  cpu0/if0/FSM_sequential_cnt[2]_i_8__0/O
                         net (fo=1, routed)           0.923    10.861    cpu0/if0/FSM_sequential_cnt[2]_i_8__0_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.985 f  cpu0/if0/FSM_sequential_cnt[2]_i_4__0/O
                         net (fo=36, routed)          1.142    12.127    cpu0/if0/icache0/hit_o0
    SLICE_X26Y109        LUT5 (Prop_lut5_I1_O)        0.118    12.245 r  cpu0/if0/FSM_sequential_cnt[2]_i_2__0/O
                         net (fo=2, routed)           0.486    12.731    cpu0/if0/FSM_sequential_cnt[2]_i_2__0_n_1
    SLICE_X25Y109        LUT6 (Prop_lut6_I4_O)        0.326    13.057 r  cpu0/if0/mem_addr_o[17]_i_3/O
                         net (fo=1, routed)           0.000    13.057    cpu0/if0/mem_addr_o[17]_i_3_n_1
    SLICE_X25Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    13.269 r  cpu0/if0/mem_addr_o_reg[17]_i_1/O
                         net (fo=18, routed)          0.888    14.157    cpu0/if0/mem_addr_o_reg[17]_i_1_n_1
    SLICE_X23Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.614    14.955    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X23Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[2]/C
                         clock pessimism              0.187    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X23Y100        FDRE (Setup_fdre_C_CE)      -0.380    14.727    cpu0/if0/mem_addr_o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[55][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/mem_addr_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 2.723ns (29.985%)  route 6.358ns (70.015%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.555     5.076    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  cpu0/icache0/cache_tag_reg[55][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  cpu0/icache0/cache_tag_reg[55][5]/Q
                         net (fo=1, routed)           1.288     6.842    cpu0/icache0/cache_tag_reg_n_1_[55][5]
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.295     7.137 r  cpu0/icache0/FSM_sequential_cnt[3]_i_299/O
                         net (fo=1, routed)           0.000     7.137    cpu0/icache0/FSM_sequential_cnt[3]_i_299_n_1
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     7.384 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138/O
                         net (fo=1, routed)           0.000     7.384    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138_n_1
    SLICE_X38Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     7.482 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58/O
                         net (fo=1, routed)           1.026     8.507    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58_n_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.319     8.826 r  cpu0/icache0/FSM_sequential_cnt[3]_i_26/O
                         net (fo=2, routed)           0.000     8.826    cpu0/icache0/FSM_sequential_cnt[3]_i_26_n_1
    SLICE_X38Y96         MUXF7 (Prop_muxf7_I0_O)      0.209     9.035 r  cpu0/icache0/FSM_sequential_cnt_reg[2]_i_14/O
                         net (fo=1, routed)           0.606     9.641    cpu0/if0/cache_raddr_o_reg[6]_0[2]
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.297     9.938 r  cpu0/if0/FSM_sequential_cnt[2]_i_8__0/O
                         net (fo=1, routed)           0.923    10.861    cpu0/if0/FSM_sequential_cnt[2]_i_8__0_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.985 f  cpu0/if0/FSM_sequential_cnt[2]_i_4__0/O
                         net (fo=36, routed)          1.142    12.127    cpu0/if0/icache0/hit_o0
    SLICE_X26Y109        LUT5 (Prop_lut5_I1_O)        0.118    12.245 r  cpu0/if0/FSM_sequential_cnt[2]_i_2__0/O
                         net (fo=2, routed)           0.486    12.731    cpu0/if0/FSM_sequential_cnt[2]_i_2__0_n_1
    SLICE_X25Y109        LUT6 (Prop_lut6_I4_O)        0.326    13.057 r  cpu0/if0/mem_addr_o[17]_i_3/O
                         net (fo=1, routed)           0.000    13.057    cpu0/if0/mem_addr_o[17]_i_3_n_1
    SLICE_X25Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    13.269 r  cpu0/if0/mem_addr_o_reg[17]_i_1/O
                         net (fo=18, routed)          0.888    14.157    cpu0/if0/mem_addr_o_reg[17]_i_1_n_1
    SLICE_X23Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.614    14.955    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X23Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[3]/C
                         clock pessimism              0.187    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X23Y100        FDRE (Setup_fdre_C_CE)      -0.380    14.727    cpu0/if0/mem_addr_o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[55][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/mem_addr_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 2.723ns (29.985%)  route 6.358ns (70.015%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.555     5.076    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  cpu0/icache0/cache_tag_reg[55][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  cpu0/icache0/cache_tag_reg[55][5]/Q
                         net (fo=1, routed)           1.288     6.842    cpu0/icache0/cache_tag_reg_n_1_[55][5]
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.295     7.137 r  cpu0/icache0/FSM_sequential_cnt[3]_i_299/O
                         net (fo=1, routed)           0.000     7.137    cpu0/icache0/FSM_sequential_cnt[3]_i_299_n_1
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     7.384 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138/O
                         net (fo=1, routed)           0.000     7.384    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138_n_1
    SLICE_X38Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     7.482 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58/O
                         net (fo=1, routed)           1.026     8.507    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58_n_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.319     8.826 r  cpu0/icache0/FSM_sequential_cnt[3]_i_26/O
                         net (fo=2, routed)           0.000     8.826    cpu0/icache0/FSM_sequential_cnt[3]_i_26_n_1
    SLICE_X38Y96         MUXF7 (Prop_muxf7_I0_O)      0.209     9.035 r  cpu0/icache0/FSM_sequential_cnt_reg[2]_i_14/O
                         net (fo=1, routed)           0.606     9.641    cpu0/if0/cache_raddr_o_reg[6]_0[2]
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.297     9.938 r  cpu0/if0/FSM_sequential_cnt[2]_i_8__0/O
                         net (fo=1, routed)           0.923    10.861    cpu0/if0/FSM_sequential_cnt[2]_i_8__0_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.985 f  cpu0/if0/FSM_sequential_cnt[2]_i_4__0/O
                         net (fo=36, routed)          1.142    12.127    cpu0/if0/icache0/hit_o0
    SLICE_X26Y109        LUT5 (Prop_lut5_I1_O)        0.118    12.245 r  cpu0/if0/FSM_sequential_cnt[2]_i_2__0/O
                         net (fo=2, routed)           0.486    12.731    cpu0/if0/FSM_sequential_cnt[2]_i_2__0_n_1
    SLICE_X25Y109        LUT6 (Prop_lut6_I4_O)        0.326    13.057 r  cpu0/if0/mem_addr_o[17]_i_3/O
                         net (fo=1, routed)           0.000    13.057    cpu0/if0/mem_addr_o[17]_i_3_n_1
    SLICE_X25Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    13.269 r  cpu0/if0/mem_addr_o_reg[17]_i_1/O
                         net (fo=18, routed)          0.888    14.157    cpu0/if0/mem_addr_o_reg[17]_i_1_n_1
    SLICE_X23Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.614    14.955    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X23Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[4]/C
                         clock pessimism              0.187    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X23Y100        FDRE (Setup_fdre_C_CE)      -0.380    14.727    cpu0/if0/mem_addr_o_reg[4]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[55][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/mem_addr_o_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 2.723ns (30.329%)  route 6.255ns (69.671%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.555     5.076    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  cpu0/icache0/cache_tag_reg[55][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  cpu0/icache0/cache_tag_reg[55][5]/Q
                         net (fo=1, routed)           1.288     6.842    cpu0/icache0/cache_tag_reg_n_1_[55][5]
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.295     7.137 r  cpu0/icache0/FSM_sequential_cnt[3]_i_299/O
                         net (fo=1, routed)           0.000     7.137    cpu0/icache0/FSM_sequential_cnt[3]_i_299_n_1
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     7.384 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138/O
                         net (fo=1, routed)           0.000     7.384    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138_n_1
    SLICE_X38Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     7.482 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58/O
                         net (fo=1, routed)           1.026     8.507    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58_n_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.319     8.826 r  cpu0/icache0/FSM_sequential_cnt[3]_i_26/O
                         net (fo=2, routed)           0.000     8.826    cpu0/icache0/FSM_sequential_cnt[3]_i_26_n_1
    SLICE_X38Y96         MUXF7 (Prop_muxf7_I0_O)      0.209     9.035 r  cpu0/icache0/FSM_sequential_cnt_reg[2]_i_14/O
                         net (fo=1, routed)           0.606     9.641    cpu0/if0/cache_raddr_o_reg[6]_0[2]
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.297     9.938 r  cpu0/if0/FSM_sequential_cnt[2]_i_8__0/O
                         net (fo=1, routed)           0.923    10.861    cpu0/if0/FSM_sequential_cnt[2]_i_8__0_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.985 f  cpu0/if0/FSM_sequential_cnt[2]_i_4__0/O
                         net (fo=36, routed)          1.142    12.127    cpu0/if0/icache0/hit_o0
    SLICE_X26Y109        LUT5 (Prop_lut5_I1_O)        0.118    12.245 r  cpu0/if0/FSM_sequential_cnt[2]_i_2__0/O
                         net (fo=2, routed)           0.486    12.731    cpu0/if0/FSM_sequential_cnt[2]_i_2__0_n_1
    SLICE_X25Y109        LUT6 (Prop_lut6_I4_O)        0.326    13.057 r  cpu0/if0/mem_addr_o[17]_i_3/O
                         net (fo=1, routed)           0.000    13.057    cpu0/if0/mem_addr_o[17]_i_3_n_1
    SLICE_X25Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    13.269 r  cpu0/if0/mem_addr_o_reg[17]_i_1/O
                         net (fo=18, routed)          0.785    14.054    cpu0/if0/mem_addr_o_reg[17]_i_1_n_1
    SLICE_X21Y101        FDRE                                         r  cpu0/if0/mem_addr_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.614    14.955    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X21Y101        FDRE                                         r  cpu0/if0/mem_addr_o_reg[11]/C
                         clock pessimism              0.187    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X21Y101        FDRE (Setup_fdre_C_CE)      -0.380    14.727    cpu0/if0/mem_addr_o_reg[11]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.054    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[55][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/mem_addr_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 2.723ns (30.329%)  route 6.255ns (69.671%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.555     5.076    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  cpu0/icache0/cache_tag_reg[55][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  cpu0/icache0/cache_tag_reg[55][5]/Q
                         net (fo=1, routed)           1.288     6.842    cpu0/icache0/cache_tag_reg_n_1_[55][5]
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.295     7.137 r  cpu0/icache0/FSM_sequential_cnt[3]_i_299/O
                         net (fo=1, routed)           0.000     7.137    cpu0/icache0/FSM_sequential_cnt[3]_i_299_n_1
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     7.384 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138/O
                         net (fo=1, routed)           0.000     7.384    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138_n_1
    SLICE_X38Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     7.482 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58/O
                         net (fo=1, routed)           1.026     8.507    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58_n_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.319     8.826 r  cpu0/icache0/FSM_sequential_cnt[3]_i_26/O
                         net (fo=2, routed)           0.000     8.826    cpu0/icache0/FSM_sequential_cnt[3]_i_26_n_1
    SLICE_X38Y96         MUXF7 (Prop_muxf7_I0_O)      0.209     9.035 r  cpu0/icache0/FSM_sequential_cnt_reg[2]_i_14/O
                         net (fo=1, routed)           0.606     9.641    cpu0/if0/cache_raddr_o_reg[6]_0[2]
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.297     9.938 r  cpu0/if0/FSM_sequential_cnt[2]_i_8__0/O
                         net (fo=1, routed)           0.923    10.861    cpu0/if0/FSM_sequential_cnt[2]_i_8__0_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.985 f  cpu0/if0/FSM_sequential_cnt[2]_i_4__0/O
                         net (fo=36, routed)          1.142    12.127    cpu0/if0/icache0/hit_o0
    SLICE_X26Y109        LUT5 (Prop_lut5_I1_O)        0.118    12.245 r  cpu0/if0/FSM_sequential_cnt[2]_i_2__0/O
                         net (fo=2, routed)           0.486    12.731    cpu0/if0/FSM_sequential_cnt[2]_i_2__0_n_1
    SLICE_X25Y109        LUT6 (Prop_lut6_I4_O)        0.326    13.057 r  cpu0/if0/mem_addr_o[17]_i_3/O
                         net (fo=1, routed)           0.000    13.057    cpu0/if0/mem_addr_o[17]_i_3_n_1
    SLICE_X25Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    13.269 r  cpu0/if0/mem_addr_o_reg[17]_i_1/O
                         net (fo=18, routed)          0.785    14.054    cpu0/if0/mem_addr_o_reg[17]_i_1_n_1
    SLICE_X21Y101        FDRE                                         r  cpu0/if0/mem_addr_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.614    14.955    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X21Y101        FDRE                                         r  cpu0/if0/mem_addr_o_reg[5]/C
                         clock pessimism              0.187    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X21Y101        FDRE (Setup_fdre_C_CE)      -0.380    14.727    cpu0/if0/mem_addr_o_reg[5]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.054    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[55][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/mem_addr_o_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 2.723ns (30.329%)  route 6.255ns (69.671%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.555     5.076    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  cpu0/icache0/cache_tag_reg[55][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  cpu0/icache0/cache_tag_reg[55][5]/Q
                         net (fo=1, routed)           1.288     6.842    cpu0/icache0/cache_tag_reg_n_1_[55][5]
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.295     7.137 r  cpu0/icache0/FSM_sequential_cnt[3]_i_299/O
                         net (fo=1, routed)           0.000     7.137    cpu0/icache0/FSM_sequential_cnt[3]_i_299_n_1
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     7.384 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138/O
                         net (fo=1, routed)           0.000     7.384    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138_n_1
    SLICE_X38Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     7.482 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58/O
                         net (fo=1, routed)           1.026     8.507    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58_n_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.319     8.826 r  cpu0/icache0/FSM_sequential_cnt[3]_i_26/O
                         net (fo=2, routed)           0.000     8.826    cpu0/icache0/FSM_sequential_cnt[3]_i_26_n_1
    SLICE_X38Y96         MUXF7 (Prop_muxf7_I0_O)      0.209     9.035 r  cpu0/icache0/FSM_sequential_cnt_reg[2]_i_14/O
                         net (fo=1, routed)           0.606     9.641    cpu0/if0/cache_raddr_o_reg[6]_0[2]
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.297     9.938 r  cpu0/if0/FSM_sequential_cnt[2]_i_8__0/O
                         net (fo=1, routed)           0.923    10.861    cpu0/if0/FSM_sequential_cnt[2]_i_8__0_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.985 f  cpu0/if0/FSM_sequential_cnt[2]_i_4__0/O
                         net (fo=36, routed)          1.142    12.127    cpu0/if0/icache0/hit_o0
    SLICE_X26Y109        LUT5 (Prop_lut5_I1_O)        0.118    12.245 r  cpu0/if0/FSM_sequential_cnt[2]_i_2__0/O
                         net (fo=2, routed)           0.486    12.731    cpu0/if0/FSM_sequential_cnt[2]_i_2__0_n_1
    SLICE_X25Y109        LUT6 (Prop_lut6_I4_O)        0.326    13.057 r  cpu0/if0/mem_addr_o[17]_i_3/O
                         net (fo=1, routed)           0.000    13.057    cpu0/if0/mem_addr_o[17]_i_3_n_1
    SLICE_X25Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    13.269 r  cpu0/if0/mem_addr_o_reg[17]_i_1/O
                         net (fo=18, routed)          0.785    14.054    cpu0/if0/mem_addr_o_reg[17]_i_1_n_1
    SLICE_X21Y101        FDRE                                         r  cpu0/if0/mem_addr_o_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.614    14.955    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X21Y101        FDRE                                         r  cpu0/if0/mem_addr_o_reg[8]/C
                         clock pessimism              0.187    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X21Y101        FDRE (Setup_fdre_C_CE)      -0.380    14.727    cpu0/if0/mem_addr_o_reg[8]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.054    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[55][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/mem_addr_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 2.723ns (30.479%)  route 6.211ns (69.521%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.555     5.076    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  cpu0/icache0/cache_tag_reg[55][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  cpu0/icache0/cache_tag_reg[55][5]/Q
                         net (fo=1, routed)           1.288     6.842    cpu0/icache0/cache_tag_reg_n_1_[55][5]
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.295     7.137 r  cpu0/icache0/FSM_sequential_cnt[3]_i_299/O
                         net (fo=1, routed)           0.000     7.137    cpu0/icache0/FSM_sequential_cnt[3]_i_299_n_1
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     7.384 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138/O
                         net (fo=1, routed)           0.000     7.384    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138_n_1
    SLICE_X38Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     7.482 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58/O
                         net (fo=1, routed)           1.026     8.507    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58_n_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.319     8.826 r  cpu0/icache0/FSM_sequential_cnt[3]_i_26/O
                         net (fo=2, routed)           0.000     8.826    cpu0/icache0/FSM_sequential_cnt[3]_i_26_n_1
    SLICE_X38Y96         MUXF7 (Prop_muxf7_I0_O)      0.209     9.035 r  cpu0/icache0/FSM_sequential_cnt_reg[2]_i_14/O
                         net (fo=1, routed)           0.606     9.641    cpu0/if0/cache_raddr_o_reg[6]_0[2]
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.297     9.938 r  cpu0/if0/FSM_sequential_cnt[2]_i_8__0/O
                         net (fo=1, routed)           0.923    10.861    cpu0/if0/FSM_sequential_cnt[2]_i_8__0_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.985 f  cpu0/if0/FSM_sequential_cnt[2]_i_4__0/O
                         net (fo=36, routed)          1.142    12.127    cpu0/if0/icache0/hit_o0
    SLICE_X26Y109        LUT5 (Prop_lut5_I1_O)        0.118    12.245 r  cpu0/if0/FSM_sequential_cnt[2]_i_2__0/O
                         net (fo=2, routed)           0.486    12.731    cpu0/if0/FSM_sequential_cnt[2]_i_2__0_n_1
    SLICE_X25Y109        LUT6 (Prop_lut6_I4_O)        0.326    13.057 r  cpu0/if0/mem_addr_o[17]_i_3/O
                         net (fo=1, routed)           0.000    13.057    cpu0/if0/mem_addr_o[17]_i_3_n_1
    SLICE_X25Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    13.269 r  cpu0/if0/mem_addr_o_reg[17]_i_1/O
                         net (fo=18, routed)          0.741    14.010    cpu0/if0/mem_addr_o_reg[17]_i_1_n_1
    SLICE_X24Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.613    14.954    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X24Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[6]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X24Y100        FDRE (Setup_fdre_C_CE)      -0.380    14.726    cpu0/if0/mem_addr_o_reg[6]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 cpu0/icache0/cache_tag_reg[55][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/mem_addr_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 2.723ns (30.479%)  route 6.211ns (69.521%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.555     5.076    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  cpu0/icache0/cache_tag_reg[55][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  cpu0/icache0/cache_tag_reg[55][5]/Q
                         net (fo=1, routed)           1.288     6.842    cpu0/icache0/cache_tag_reg_n_1_[55][5]
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.295     7.137 r  cpu0/icache0/FSM_sequential_cnt[3]_i_299/O
                         net (fo=1, routed)           0.000     7.137    cpu0/icache0/FSM_sequential_cnt[3]_i_299_n_1
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     7.384 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138/O
                         net (fo=1, routed)           0.000     7.384    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_138_n_1
    SLICE_X38Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     7.482 r  cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58/O
                         net (fo=1, routed)           1.026     8.507    cpu0/icache0/FSM_sequential_cnt_reg[3]_i_58_n_1
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.319     8.826 r  cpu0/icache0/FSM_sequential_cnt[3]_i_26/O
                         net (fo=2, routed)           0.000     8.826    cpu0/icache0/FSM_sequential_cnt[3]_i_26_n_1
    SLICE_X38Y96         MUXF7 (Prop_muxf7_I0_O)      0.209     9.035 r  cpu0/icache0/FSM_sequential_cnt_reg[2]_i_14/O
                         net (fo=1, routed)           0.606     9.641    cpu0/if0/cache_raddr_o_reg[6]_0[2]
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.297     9.938 r  cpu0/if0/FSM_sequential_cnt[2]_i_8__0/O
                         net (fo=1, routed)           0.923    10.861    cpu0/if0/FSM_sequential_cnt[2]_i_8__0_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.985 f  cpu0/if0/FSM_sequential_cnt[2]_i_4__0/O
                         net (fo=36, routed)          1.142    12.127    cpu0/if0/icache0/hit_o0
    SLICE_X26Y109        LUT5 (Prop_lut5_I1_O)        0.118    12.245 r  cpu0/if0/FSM_sequential_cnt[2]_i_2__0/O
                         net (fo=2, routed)           0.486    12.731    cpu0/if0/FSM_sequential_cnt[2]_i_2__0_n_1
    SLICE_X25Y109        LUT6 (Prop_lut6_I4_O)        0.326    13.057 r  cpu0/if0/mem_addr_o[17]_i_3/O
                         net (fo=1, routed)           0.000    13.057    cpu0/if0/mem_addr_o[17]_i_3_n_1
    SLICE_X25Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    13.269 r  cpu0/if0/mem_addr_o_reg[17]_i_1/O
                         net (fo=18, routed)          0.741    14.010    cpu0/if0/mem_addr_o_reg[17]_i_1_n_1
    SLICE_X24Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.613    14.954    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X24Y100        FDRE                                         r  cpu0/if0/mem_addr_o_reg[7]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X24Y100        FDRE (Setup_fdre_C_CE)      -0.380    14.726    cpu0/if0/mem_addr_o_reg[7]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                  0.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cpu0/if0/cache_waddr_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_tag_reg[78][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.561     1.444    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X37Y96         FDRE                                         r  cpu0/if0/cache_waddr_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  cpu0/if0/cache_waddr_o_reg[11]/Q
                         net (fo=128, routed)         0.262     1.847    cpu0/icache0/cache_waddr_o[4]
    SLICE_X34Y93         FDRE                                         r  cpu0/icache0/cache_tag_reg[78][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.828     1.956    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  cpu0/icache0/cache_tag_reg[78][4]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.063     1.770    cpu0/icache0/cache_tag_reg[78][4]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X35Y68         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.265     1.842    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD0
    SLICE_X34Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.819     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X34Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X34Y68         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X35Y68         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.265     1.842    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD0
    SLICE_X34Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.819     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X34Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X34Y68         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X35Y68         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.265     1.842    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD0
    SLICE_X34Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.819     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X34Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X34Y68         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X35Y68         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.265     1.842    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD0
    SLICE_X34Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.819     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X34Y68         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X34Y68         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.552     1.435    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X41Y70         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.268     1.845    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD1
    SLICE_X42Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.821     1.948    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X42Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X42Y69         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.552     1.435    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X41Y70         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.268     1.845    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD1
    SLICE_X42Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.821     1.948    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X42Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X42Y69         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.552     1.435    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X41Y70         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.268     1.845    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD1
    SLICE_X42Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.821     1.948    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X42Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X42Y69         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.552     1.435    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X41Y70         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.268     1.845    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/ADDRD1
    SLICE_X42Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.821     1.948    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X42Y69         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X42Y69         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.074%)  route 0.165ns (53.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.552     1.435    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y70         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.165     1.741    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/ADDRD4
    SLICE_X38Y70         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.818     1.946    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/WCLK
    SLICE_X38Y70         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMA/CLK
                         clock pessimism             -0.498     1.448    
    SLICE_X38Y70         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.648    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16  ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y18  ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y19  ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14  ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y23  ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y82  hci0/io_in_fifo/q_data_array_reg_768_831_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y79  hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y79  hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y79  hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y79  hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y80  hci0/io_in_fifo/q_data_array_reg_896_959_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y80  hci0/io_in_fifo/q_data_array_reg_896_959_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y80  hci0/io_in_fifo/q_data_array_reg_896_959_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y80  hci0/io_in_fifo/q_data_array_reg_896_959_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y70  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y76  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y76  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y76  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y76  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y75  hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y75  hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y75  hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y75  hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y82  hci0/io_in_fifo/q_data_array_reg_832_895_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y82  hci0/io_in_fifo/q_data_array_reg_832_895_6_6/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.518ns (7.701%)  route 6.209ns (92.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.543     5.064    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.582 f  rst_reg/Q
                         net (fo=1128, routed)        6.209    11.790    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.423    14.764    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X31Y71         FDCE (Recov_fdce_C_CLR)     -0.405    14.582    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.518ns (7.701%)  route 6.209ns (92.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.543     5.064    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.582 f  rst_reg/Q
                         net (fo=1128, routed)        6.209    11.790    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y71         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.423    14.764    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y71         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X31Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    14.628    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 0.518ns (8.055%)  route 5.913ns (91.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.543     5.064    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.582 f  rst_reg/Q
                         net (fo=1128, routed)        5.913    11.494    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.425    14.766    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X28Y71         FDCE (Recov_fdce_C_CLR)     -0.405    14.584    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 0.518ns (8.055%)  route 5.913ns (91.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.543     5.064    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.582 f  rst_reg/Q
                         net (fo=1128, routed)        5.913    11.494    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.425    14.766    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X28Y71         FDCE (Recov_fdce_C_CLR)     -0.405    14.584    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 0.518ns (8.055%)  route 5.913ns (91.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.543     5.064    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.582 f  rst_reg/Q
                         net (fo=1128, routed)        5.913    11.494    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.425    14.766    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X28Y71         FDCE (Recov_fdce_C_CLR)     -0.405    14.584    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 0.518ns (8.055%)  route 5.913ns (91.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.543     5.064    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.582 f  rst_reg/Q
                         net (fo=1128, routed)        5.913    11.494    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.425    14.766    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X28Y71         FDCE (Recov_fdce_C_CLR)     -0.405    14.584    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 0.518ns (8.061%)  route 5.908ns (91.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.543     5.064    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.582 f  rst_reg/Q
                         net (fo=1128, routed)        5.908    11.490    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.425    14.766    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X29Y71         FDCE (Recov_fdce_C_CLR)     -0.405    14.584    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 0.518ns (8.061%)  route 5.908ns (91.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.543     5.064    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.582 f  rst_reg/Q
                         net (fo=1128, routed)        5.908    11.490    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.425    14.766    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X29Y71         FDCE (Recov_fdce_C_CLR)     -0.405    14.584    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 0.518ns (8.188%)  route 5.808ns (91.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.543     5.064    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.582 f  rst_reg/Q
                         net (fo=1128, routed)        5.808    11.390    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y64         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.432    14.773    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y64         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X28Y64         FDCE (Recov_fdce_C_CLR)     -0.405    14.591    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 0.518ns (8.188%)  route 5.808ns (91.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.543     5.064    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.582 f  rst_reg/Q
                         net (fo=1128, routed)        5.808    11.390    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y64         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        1.432    14.773    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y64         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X28Y64         FDCE (Recov_fdce_C_CLR)     -0.405    14.591    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                  3.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.347%)  route 0.376ns (69.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_reg/Q
                         net (fo=1128, routed)        0.376     1.978    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X10Y81         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.824     1.952    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X10Y81         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.403    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.065%)  route 0.517ns (75.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_reg/Q
                         net (fo=1128, routed)        0.517     2.119    hci0/uart_blk/rst
    SLICE_X13Y75         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.817     1.945    hci0/uart_blk/clk
    SLICE_X13Y75         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.478     1.467    
    SLICE_X13Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.160%)  route 0.739ns (81.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_reg/Q
                         net (fo=1128, routed)        0.739     2.340    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y77         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.817     1.945    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y77         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X29Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.160%)  route 0.739ns (81.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_reg/Q
                         net (fo=1128, routed)        0.739     2.340    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y77         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.817     1.945    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y77         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X29Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.160%)  route 0.739ns (81.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_reg/Q
                         net (fo=1128, routed)        0.739     2.340    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y77         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.817     1.945    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y77         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X29Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.160%)  route 0.739ns (81.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_reg/Q
                         net (fo=1128, routed)        0.739     2.340    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y77         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.817     1.945    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y77         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X29Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.160%)  route 0.739ns (81.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_reg/Q
                         net (fo=1128, routed)        0.739     2.340    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y77         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.817     1.945    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y77         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X29Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     1.372    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.164ns (18.072%)  route 0.743ns (81.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_reg/Q
                         net (fo=1128, routed)        0.743     2.345    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y77         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.817     1.945    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X28Y77         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.478     1.467    
    SLICE_X28Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.164ns (18.072%)  route 0.743ns (81.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_reg/Q
                         net (fo=1128, routed)        0.743     2.345    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y77         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.817     1.945    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X28Y77         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism             -0.478     1.467    
    SLICE_X28Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.164ns (16.791%)  route 0.813ns (83.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.164     1.601 f  rst_reg/Q
                         net (fo=1128, routed)        0.813     2.414    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y76         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6810, routed)        0.816     1.943    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y76         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X29Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.373    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  1.041    





